TimeQuest Timing Analyzer report for rgb2vga
Sat Nov 14 16:39:08 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Slow 1200mV 85C Model Metastability Summary
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Setup: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 40. Slow 1200mV 0C Model Hold: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 43. Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Slow 1200mV 0C Model Metastability Summary
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 60. Fast 1200mV 0C Model Setup: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'
 61. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 62. Fast 1200mV 0C Model Hold: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'
 63. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 64. Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 65. Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 67. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 68. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 69. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Fast 1200mV 0C Model Metastability Summary
 75. Multicorner Timing Analysis Summary
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. Board Trace Model Assignments
 81. Input Transition Times
 82. Signal Integrity Metrics (Slow 1200mv 0c Model)
 83. Signal Integrity Metrics (Slow 1200mv 85c Model)
 84. Signal Integrity Metrics (Fast 1200mv 0c Model)
 85. Setup Transfers
 86. Hold Transfers
 87. Recovery Transfers
 88. Removal Transfers
 89. Report TCCS
 90. Report RSKM
 91. Unconstrained Paths
 92. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; rgb2vga                                            ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; rgb2vga.out.sdc ; OK     ; Sat Nov 14 16:39:06 2015 ;
+-----------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; CLOCK_50                                             ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { CLOCK_50 }                                             ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 8.730  ; 114.55 MHz ; 0.000 ; 4.365  ; 50.00      ; 55        ; 126         ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 8.730  ; 114.55 MHz ; 1.091 ; 5.456  ; 50.00      ; 55        ; 126         ; 45.0  ;        ;           ;            ; false    ; CLOCK_50 ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll_svga|altpll_component|auto_generated|pll1|inclk[0] ; { pll_svga|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 71.67 MHz  ; 71.67 MHz       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 139.33 MHz ; 139.33 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 155.59 MHz ; 155.59 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.553  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.303  ; 0.000         ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 11.048 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.305 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                       ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.868 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.432 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.103  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.115  ; 0.000         ;
; CLOCK_50                                             ; 9.835  ; 0.000         ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 12.246 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                       ;
+-------+-------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.553 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[13]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 7.102      ;
; 1.553 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[7]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 7.102      ;
; 1.554 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[10]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 7.101      ;
; 1.555 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[3]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 7.100      ;
; 1.555 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[2]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 7.100      ;
; 1.556 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[12]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 7.099      ;
; 1.556 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[5]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 7.099      ;
; 1.556 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[4]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 7.099      ;
; 1.556 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[1]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 7.099      ;
; 1.557 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[14]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 7.098      ;
; 1.558 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[15]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 7.097      ;
; 1.558 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[11]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 7.097      ;
; 1.558 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[6]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 7.097      ;
; 1.561 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[8]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 7.094      ;
; 1.563 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[9]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 7.092      ;
; 1.721 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrDat[13]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.934      ;
; 1.721 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrDat[7]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.934      ;
; 1.722 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrDat[10]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.933      ;
; 1.723 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrDat[3]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.932      ;
; 1.723 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrDat[2]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.932      ;
; 1.724 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrDat[12]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.931      ;
; 1.724 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrDat[5]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.931      ;
; 1.724 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrDat[4]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.931      ;
; 1.724 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrDat[1]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.931      ;
; 1.725 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrDat[14]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.930      ;
; 1.726 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrDat[15]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.929      ;
; 1.726 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrDat[11]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.929      ;
; 1.726 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrDat[6]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.929      ;
; 1.729 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrDat[8]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.926      ;
; 1.731 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrDat[9]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.924      ;
; 1.753 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrDat[13]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.902      ;
; 1.753 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrDat[7]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.902      ;
; 1.754 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrDat[10]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.901      ;
; 1.755 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrDat[3]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.900      ;
; 1.755 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrDat[2]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.900      ;
; 1.756 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrDat[12]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.899      ;
; 1.756 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrDat[5]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.899      ;
; 1.756 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrDat[4]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.899      ;
; 1.756 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrDat[1]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.899      ;
; 1.757 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrDat[14]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.898      ;
; 1.758 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrDat[15]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.897      ;
; 1.758 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrDat[11]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.897      ;
; 1.758 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrDat[6]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.897      ;
; 1.761 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrDat[8]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.894      ;
; 1.763 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrDat[9]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.892      ;
; 1.835 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrDat[13]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.820      ;
; 1.835 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrDat[7]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.820      ;
; 1.836 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrDat[10]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.819      ;
; 1.837 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrDat[3]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.818      ;
; 1.837 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrDat[2]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.818      ;
; 1.838 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrDat[12]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.817      ;
; 1.838 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrDat[5]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.817      ;
; 1.838 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrDat[4]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.817      ;
; 1.838 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrDat[1]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.817      ;
; 1.839 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrDat[14]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.816      ;
; 1.840 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrDat[15]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.815      ;
; 1.840 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrDat[11]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.815      ;
; 1.840 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrDat[6]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.815      ;
; 1.843 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrDat[8]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.812      ;
; 1.845 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrDat[9]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.810      ;
; 1.929 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrDat[13]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.726      ;
; 1.929 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrDat[7]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.726      ;
; 1.930 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrDat[10]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.725      ;
; 1.931 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrDat[3]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.724      ;
; 1.931 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrDat[2]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.724      ;
; 1.932 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrDat[12]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.723      ;
; 1.932 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrDat[5]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.723      ;
; 1.932 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrDat[4]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.723      ;
; 1.932 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrDat[1]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.723      ;
; 1.933 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrDat[14]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.722      ;
; 1.934 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrDat[15]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.721      ;
; 1.934 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrDat[11]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.721      ;
; 1.934 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrDat[6]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.721      ;
; 1.937 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrDat[8]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.718      ;
; 1.939 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrDat[9]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.070     ; 6.716      ;
; 1.968 ; sdram:inst1|SdrRoutineSeq[9]  ; sdram:inst1|SdrRoutine.SdrRoutine_StoreRow ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.061     ; 6.696      ;
; 1.969 ; sdram:inst1|SdrRoutineSeq[9]  ; sdram:inst1|SdrRoutine.SdrRoutine_LoadRow  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.061     ; 6.695      ;
; 1.995 ; sdram:inst1|SdrRoutineSeq[10] ; sdram:inst1|SdrRoutine.SdrRoutine_StoreRow ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.061     ; 6.669      ;
; 1.996 ; sdram:inst1|SdrRoutineSeq[10] ; sdram:inst1|SdrRoutine.SdrRoutine_LoadRow  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.061     ; 6.668      ;
; 2.030 ; sdram:inst1|SdrRoutineSeq[9]  ; sdram:inst1|SdrRoutineSeq[11]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.061     ; 6.634      ;
; 2.030 ; sdram:inst1|SdrRoutineSeq[9]  ; sdram:inst1|SdrRoutineSeq[8]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.061     ; 6.634      ;
; 2.030 ; sdram:inst1|SdrRoutineSeq[9]  ; sdram:inst1|SdrRoutineSeq[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.061     ; 6.634      ;
; 2.030 ; sdram:inst1|SdrRoutineSeq[9]  ; sdram:inst1|SdrRoutineSeq[1]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.061     ; 6.634      ;
; 2.030 ; sdram:inst1|SdrRoutineSeq[9]  ; sdram:inst1|SdrRoutineSeq[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.061     ; 6.634      ;
; 2.030 ; sdram:inst1|SdrRoutineSeq[9]  ; sdram:inst1|SdrRoutineSeq[3]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.061     ; 6.634      ;
; 2.030 ; sdram:inst1|SdrRoutineSeq[9]  ; sdram:inst1|SdrRoutineSeq[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.061     ; 6.634      ;
; 2.030 ; sdram:inst1|SdrRoutineSeq[9]  ; sdram:inst1|SdrRoutineSeq[5]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.061     ; 6.634      ;
; 2.030 ; sdram:inst1|SdrRoutineSeq[9]  ; sdram:inst1|SdrRoutineSeq[6]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.061     ; 6.634      ;
; 2.030 ; sdram:inst1|SdrRoutineSeq[9]  ; sdram:inst1|SdrRoutineSeq[7]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.061     ; 6.634      ;
; 2.030 ; sdram:inst1|SdrRoutineSeq[9]  ; sdram:inst1|SdrRoutineSeq[10]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.061     ; 6.634      ;
; 2.030 ; sdram:inst1|SdrRoutineSeq[9]  ; sdram:inst1|SdrRoutineSeq[9]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.061     ; 6.634      ;
; 2.031 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutine.SdrRoutine_LoadRow  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.061     ; 6.633      ;
; 2.032 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutine.SdrRoutine_StoreRow ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.061     ; 6.632      ;
; 2.057 ; sdram:inst1|SdrRoutineSeq[10] ; sdram:inst1|SdrRoutineSeq[11]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.061     ; 6.607      ;
; 2.057 ; sdram:inst1|SdrRoutineSeq[10] ; sdram:inst1|SdrRoutineSeq[8]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.061     ; 6.607      ;
; 2.057 ; sdram:inst1|SdrRoutineSeq[10] ; sdram:inst1|SdrRoutineSeq[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.061     ; 6.607      ;
; 2.057 ; sdram:inst1|SdrRoutineSeq[10] ; sdram:inst1|SdrRoutineSeq[1]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.061     ; 6.607      ;
; 2.057 ; sdram:inst1|SdrRoutineSeq[10] ; sdram:inst1|SdrRoutineSeq[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.061     ; 6.607      ;
; 2.057 ; sdram:inst1|SdrRoutineSeq[10] ; sdram:inst1|SdrRoutineSeq[3]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.061     ; 6.607      ;
; 2.057 ; sdram:inst1|SdrRoutineSeq[10] ; sdram:inst1|SdrRoutineSeq[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.061     ; 6.607      ;
+-------+-------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                            ;
+-------+-----------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.303 ; FP1                                           ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 7.695      ;
; 2.317 ; FP1                                           ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.272      ; 7.680      ;
; 2.322 ; FP1                                           ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.272      ; 7.675      ;
; 2.398 ; FP1                                           ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 7.600      ;
; 2.405 ; FP1                                           ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 7.593      ;
; 2.410 ; FP1                                           ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 7.588      ;
; 2.439 ; FP1                                           ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.272      ; 7.558      ;
; 2.527 ; FP1                                           ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 7.471      ;
; 2.547 ; FP1                                           ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 7.451      ;
; 2.759 ; FP1                                           ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 7.239      ;
; 2.777 ; FP1                                           ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.272      ; 7.220      ;
; 2.821 ; FP1                                           ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 7.177      ;
; 2.875 ; FP1                                           ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 7.123      ;
; 2.898 ; FP1                                           ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.272      ; 7.099      ;
; 2.952 ; FP1                                           ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 7.046      ;
; 2.983 ; FP1                                           ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 7.015      ;
; 3.000 ; FP1                                           ; input_detect:input_detect|\horizontal:count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 6.998      ;
; 3.015 ; FP1                                           ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 6.983      ;
; 3.023 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.636      ;
; 3.099 ; FP1                                           ; input_detect:input_detect|\horizontal:count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 6.899      ;
; 3.102 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.558      ;
; 3.103 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.556      ;
; 3.105 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.555      ;
; 3.116 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.543      ;
; 3.140 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.519      ;
; 3.171 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.489      ;
; 3.185 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.475      ;
; 3.185 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.474      ;
; 3.189 ; FP1                                           ; input_detect:input_detect|\horizontal:count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 6.809      ;
; 3.197 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.463      ;
; 3.204 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.456      ;
; 3.211 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.448      ;
; 3.220 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.439      ;
; 3.226 ; FP1                                           ; input_detect:input_detect|\horizontal:count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 6.772      ;
; 3.228 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.432      ;
; 3.243 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.417      ;
; 3.266 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.394      ;
; 3.273 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.387      ;
; 3.274 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.386      ;
; 3.288 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.371      ;
; 3.293 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.367      ;
; 3.308 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.352      ;
; 3.323 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.337      ;
; 3.328 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.331      ;
; 3.369 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.291      ;
; 3.376 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.284      ;
; 3.416 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.244      ;
; 3.431 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.229      ;
; 3.522 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.272      ; 6.475      ;
; 3.542 ; FP1                                           ; input_detect:input_detect|\horizontal:count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 6.456      ;
; 3.548 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 6.450      ;
; 3.558 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.102      ;
; 3.562 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.272      ; 6.435      ;
; 3.576 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.083      ;
; 3.599 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.060      ;
; 3.604 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 6.394      ;
; 3.620 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.040      ;
; 3.627 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.033      ;
; 3.639 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.272      ; 6.358      ;
; 3.643 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 6.355      ;
; 3.645 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.014      ;
; 3.650 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 6.348      ;
; 3.653 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.007      ;
; 3.664 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 4.995      ;
; 3.674 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 4.986      ;
; 3.679 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 4.980      ;
; 3.680 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 4.980      ;
; 3.689 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 4.971      ;
; 3.697 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 4.963      ;
; 3.711 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 4.948      ;
; 3.716 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 4.944      ;
; 3.727 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 6.271      ;
; 3.730 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 4.930      ;
; 3.733 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 4.927      ;
; 3.742 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 6.256      ;
; 3.743 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 4.917      ;
; 3.746 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 4.914      ;
; 3.748 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 4.911      ;
; 3.760 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 4.900      ;
; 3.781 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 4.878      ;
; 3.787 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 4.872      ;
; 3.792 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 4.868      ;
; 3.792 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 4.868      ;
; 3.796 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 4.864      ;
; 3.799 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 4.861      ;
; 3.799 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 4.861      ;
; 3.800 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 4.860      ;
; 3.819 ; FP1                                           ; input_detect:input_detect|video_active          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 6.179      ;
; 3.841 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 4.819      ;
; 3.846 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 4.814      ;
; 3.868 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 4.792      ;
; 3.868 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 4.792      ;
; 3.869 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 4.791      ;
; 3.874 ; input_detect:input_detect|\horizontal:sync    ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 4.785      ;
; 3.880 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 4.780      ;
; 3.881 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 4.779      ;
; 3.884 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 4.776      ;
; 3.900 ; input_detect:input_detect|\horizontal:sync    ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 4.760      ;
; 3.904 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 4.756      ;
; 3.914 ; input_detect:input_detect|\horizontal:sync    ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 4.745      ;
+-------+-----------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                 ;
+--------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 11.048 ; vgaout:inst|pixel[2]     ; VGAB0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.413     ; 8.519      ;
; 11.682 ; vgaout:inst|barcolor[2]  ; VGAB0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.410     ; 7.888      ;
; 14.168 ; vgaout:inst|barcolor[7]  ; VGAG2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.413     ; 5.399      ;
; 14.354 ; vgaout:inst|pixel[9]     ; VGAR1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.410     ; 5.216      ;
; 14.371 ; vgaout:inst|barcolor[9]  ; VGAR1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.410     ; 5.199      ;
; 14.453 ; vgaout:inst|pixel[7]     ; VGAG2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.413     ; 5.114      ;
; 14.454 ; vgaout:inst|barcolor[6]  ; VGAG1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.413     ; 5.113      ;
; 14.498 ; vgaout:inst|barcolor[10] ; VGAR2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.410     ; 5.072      ;
; 14.503 ; vgaout:inst|barcolor[5]  ; VGAG0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.411     ; 5.066      ;
; 14.636 ; vgaout:inst|barcolor[8]  ; VGAR0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.410     ; 4.934      ;
; 14.637 ; vgaout:inst|pixel[10]    ; VGAR2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.410     ; 4.933      ;
; 14.689 ; vgaout:inst|pixel[6]     ; VGAG1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.413     ; 4.878      ;
; 14.755 ; vgaout:inst|pixel[5]     ; VGAG0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.413     ; 4.812      ;
; 14.781 ; vgaout:inst|pixel[3]     ; VGAB1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.413     ; 4.786      ;
; 14.907 ; vgaout:inst|pixel[8]     ; VGAR0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.410     ; 4.663      ;
; 15.053 ; vgaout:inst|barcolor[4]  ; VGAB2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.413     ; 4.514      ;
; 15.083 ; vgaout:inst|barcolor[3]  ; VGAB1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.413     ; 4.484      ;
; 15.324 ; vgaout:inst|pixel[4]     ; VGAB2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.413     ; 4.243      ;
; 15.529 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 9.394      ;
; 15.642 ; vgaout:inst|pixel[0]     ; VGAVS                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.420     ; 3.918      ;
; 15.696 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 9.227      ;
; 15.801 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 9.123      ;
; 15.834 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 9.089      ;
; 15.863 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 9.060      ;
; 15.909 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 9.014      ;
; 15.928 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.995      ;
; 15.934 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.989      ;
; 15.969 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.951      ;
; 15.971 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.949      ;
; 15.980 ; vgaout:inst|barcolor[1]  ; VGAHS                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.416     ; 3.584      ;
; 15.987 ; vgaout:inst|hcount[7]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.936      ;
; 16.067 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.856      ;
; 16.090 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.833      ;
; 16.136 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.784      ;
; 16.138 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.782      ;
; 16.196 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 8.728      ;
; 16.216 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.707      ;
; 16.234 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.689      ;
; 16.241 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 8.680      ;
; 16.243 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 8.678      ;
; 16.259 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.664      ;
; 16.274 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.646      ;
; 16.276 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.644      ;
; 16.287 ; vgaout:inst|hcount[6]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.636      ;
; 16.303 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.617      ;
; 16.305 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.615      ;
; 16.339 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 8.585      ;
; 16.349 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.571      ;
; 16.351 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.569      ;
; 16.368 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.552      ;
; 16.370 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.550      ;
; 16.372 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.551      ;
; 16.372 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.551      ;
; 16.374 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.546      ;
; 16.376 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.544      ;
; 16.379 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[6]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.544      ;
; 16.383 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.540      ;
; 16.401 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.522      ;
; 16.427 ; vgaout:inst|hcount[7]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.493      ;
; 16.429 ; vgaout:inst|hcount[7]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.491      ;
; 16.447 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.476      ;
; 16.466 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.457      ;
; 16.472 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 8.449      ;
; 16.472 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.451      ;
; 16.488 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 8.436      ;
; 16.521 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.402      ;
; 16.525 ; vgaout:inst|hcount[7]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.398      ;
; 16.530 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.390      ;
; 16.532 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.388      ;
; 16.546 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[6]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.377      ;
; 16.550 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.373      ;
; 16.590 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.330      ;
; 16.596 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.327      ;
; 16.615 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.308      ;
; 16.621 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.302      ;
; 16.628 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.295      ;
; 16.636 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 8.285      ;
; 16.638 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 8.283      ;
; 16.639 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 8.282      ;
; 16.648 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[2]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.272      ;
; 16.651 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[6]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 8.273      ;
; 16.674 ; vgaout:inst|hcount[7]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.249      ;
; 16.684 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[6]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.239      ;
; 16.699 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.221      ;
; 16.701 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.219      ;
; 16.713 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[6]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.210      ;
; 16.727 ; vgaout:inst|hcount[6]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.193      ;
; 16.729 ; vgaout:inst|hcount[6]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.191      ;
; 16.734 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 8.190      ;
; 16.744 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 8.178      ;
; 16.757 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.163      ;
; 16.759 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[6]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.164      ;
; 16.777 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.146      ;
; 16.777 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 8.144      ;
; 16.778 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[6]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.145      ;
; 16.784 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[6]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.139      ;
; 16.797 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 8.126      ;
; 16.806 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 8.115      ;
; 16.812 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.108      ;
; 16.814 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 8.106      ;
+--------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.305 ; sdram:inst1|pixelOut[5]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 0.873      ;
; 0.311 ; sdram:inst1|pixelOut[2]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 0.879      ;
; 0.314 ; genlock:inst4|col_number[0]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 0.878      ;
; 0.316 ; sdram:inst1|colLoadNr[8]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 0.880      ;
; 0.317 ; genlock:inst4|col_number[5]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.376      ; 0.880      ;
; 0.317 ; genlock:inst4|col_number[8]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.376      ; 0.880      ;
; 0.318 ; sdram:inst1|colLoadNr[0]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 0.882      ;
; 0.319 ; genlock:inst4|col_number[1]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.376      ; 0.882      ;
; 0.323 ; sdram:inst1|pixelOut[7]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 0.891      ;
; 0.324 ; sdram:inst1|pixelOut[3]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 0.892      ;
; 0.325 ; sdram:inst1|colLoadNr[4]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 0.889      ;
; 0.326 ; sdram:inst1|colLoadNr[3]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 0.890      ;
; 0.329 ; sdram:inst1|colLoadNr[2]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 0.893      ;
; 0.333 ; sdram:inst1|pixelOut[1]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 0.901      ;
; 0.337 ; sdram:inst1|pixelOut[4]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 0.905      ;
; 0.339 ; sdram:inst1|pixelOut[0]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 0.907      ;
; 0.344 ; sdram:inst1|pixelOut[8]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 0.912      ;
; 0.345 ; genlock:inst4|col_number[4]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.376      ; 0.908      ;
; 0.348 ; sdram:inst1|colLoadNr[6]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 0.912      ;
; 0.350 ; sdram:inst1|colLoadNr[9]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 0.914      ;
; 0.352 ; sdram:inst1|pixelOut[6]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 0.920      ;
; 0.358 ; sdram:inst1|SdrBa0                         ; sdram:inst1|SdrBa0                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:inst4|artifact_mode                ; genlock:inst4|artifact_mode                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|\channel_blue0:blue_adc[3]       ; adc:inst2|\channel_blue0:blue_adc[3]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|\channel_blue0:blue_adc[0]       ; adc:inst2|\channel_blue0:blue_adc[0]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|\channel_red0:red_adc[2]         ; adc:inst2|\channel_red0:red_adc[2]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|\channel_red0:red_adc[0]         ; adc:inst2|\channel_red0:red_adc[0]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|\channel_red0:red_adc[3]         ; adc:inst2|\channel_red0:red_adc[3]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|\channel_red0:red_adc[6]         ; adc:inst2|\channel_red0:red_adc[6]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram:inst1|colLoadNr[7]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 0.922      ;
; 0.359 ; sdram:inst1|SdrLdq                         ; sdram:inst1|SdrLdq                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram:inst1|SdrBa1                         ; sdram:inst1|SdrBa1                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; genlock:inst4|col_number[6]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.376      ; 0.922      ;
; 0.359 ; adc:inst2|\channel_green0:green_adc[4]     ; adc:inst2|\channel_green0:green_adc[4]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; adc:inst2|\channel_green0:green_adc[5]     ; adc:inst2|\channel_green0:green_adc[5]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; adc:inst2|\channel_green0:green_adc[6]     ; adc:inst2|\channel_green0:green_adc[6]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; adc:inst2|\channel_green0:green_adc[0]     ; adc:inst2|\channel_green0:green_adc[0]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; adc:inst2|\channel_green0:green_adc[1]     ; adc:inst2|\channel_green0:green_adc[1]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; adc:inst2|\channel_green0:green_adc[2]     ; adc:inst2|\channel_green0:green_adc[2]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; adc:inst2|\channel_green0:green_adc[3]     ; adc:inst2|\channel_green0:green_adc[3]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; adc:inst2|\channel_blue0:blue_adc[4]       ; adc:inst2|\channel_blue0:blue_adc[4]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; adc:inst2|\channel_blue0:blue_adc[5]       ; adc:inst2|\channel_blue0:blue_adc[5]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; adc:inst2|\channel_blue0:blue_adc[1]       ; adc:inst2|\channel_blue0:blue_adc[1]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; adc:inst2|\channel_blue0:blue_adc[2]       ; adc:inst2|\channel_blue0:blue_adc[2]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; adc:inst2|\channel_red0:red_adc[4]         ; adc:inst2|\channel_red0:red_adc[4]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; adc:inst2|\channel_red0:red_adc[5]         ; adc:inst2|\channel_red0:red_adc[5]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; adc:inst2|\channel_red0:red_adc[1]         ; adc:inst2|\channel_red0:red_adc[1]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; counter:inst3|\count:bitcount[2]           ; counter:inst3|\count:bitcount[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; counter:inst3|\count:bitcount[1]           ; counter:inst3|\count:bitcount[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram:inst1|SdrRoutine.SdrRoutine_Idle     ; sdram:inst1|SdrRoutine.SdrRoutine_Idle                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram:inst1|SdrRoutine.SdrRoutine_Init     ; sdram:inst1|SdrRoutine.SdrRoutine_Init                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram:inst1|SdrRoutine.SdrRoutine_Null     ; sdram:inst1|SdrRoutine.SdrRoutine_Null                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram:inst1|SdrRoutine.SdrRoutine_LoadRow  ; sdram:inst1|SdrRoutine.SdrRoutine_LoadRow                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram:inst1|SdrRoutine.SdrRoutine_StoreRow ; sdram:inst1|SdrRoutine.SdrRoutine_StoreRow                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:inst|load_req                       ; vgaout:inst|load_req                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; genlock:inst4|col_number[3]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.376      ; 0.924      ;
; 0.361 ; genlock:inst4|column[0]                    ; genlock:inst4|column[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; genlock:inst4|vcount[0]                    ; genlock:inst4|vcount[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; sdram:inst1|SdrAddress[0]                  ; sdram:inst1|SdrAddress[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; sdram:inst1|Add0~0_OTERM47                 ; sdram:inst1|Add0~0_OTERM47                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; counter:inst3|\count:bitcount[0]           ; counter:inst3|\count:bitcount[0]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; genlock:inst4|hcount[0]                    ; genlock:inst4|hcount[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.580      ;
; 0.369 ; sdram:inst1|colLoadNr[1]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 0.933      ;
; 0.373 ; counter:inst3|\count:bitcount[1]           ; counter:inst3|\count:bitcount[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.591      ;
; 0.390 ; sdram:inst1|colStoreNr[9]                  ; sdram:inst1|colStoreNr[9]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.609      ;
; 0.391 ; sdram:inst1|SdrRoutineSeq[11]              ; sdram:inst1|SdrRoutineSeq[11]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.609      ;
; 0.393 ; sdram:inst1|colStoreNr[2]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.317      ; 0.897      ;
; 0.394 ; genlock:inst4|column[0]                    ; genlock:inst4|col_number[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.613      ;
; 0.396 ; genlock:inst4|column[11]                   ; genlock:inst4|column[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.615      ;
; 0.398 ; sdram:inst1|colStoreNr[7]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.317      ; 0.902      ;
; 0.399 ; sdram:inst1|colStoreNr[5]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.317      ; 0.903      ;
; 0.399 ; sdram:inst1|colStoreNr[5]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.317      ; 0.903      ;
; 0.420 ; sdram:inst1|colStoreNr[2]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.317      ; 0.924      ;
; 0.423 ; genlock:inst4|hcount[4]                    ; genlock:inst4|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.641      ;
; 0.489 ; counter:inst3|\count:bitcount[0]           ; counter:inst3|q[0]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.707      ;
; 0.499 ; genlock:inst4|row_number[2]                ; sdram:inst1|curRow[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.718      ;
; 0.518 ; genlock:inst4|row_number[9]                ; sdram:inst1|curRow[9]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.736      ;
; 0.519 ; sdram:inst1|SdrAddress[4]                  ; sdram:inst1|SdrAdr[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.737      ;
; 0.521 ; genlock:inst4|row_number[1]                ; sdram:inst1|SdrAddress[10]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.740      ;
; 0.524 ; genlock:inst4|row_number[1]                ; sdram:inst1|curRow[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.743      ;
; 0.534 ; sdram:inst1|SdrAddress[5]                  ; sdram:inst1|SdrAdr[5]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.752      ;
; 0.536 ; genlock:inst4|row_number[8]                ; sdram:inst1|curRow[8]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.754      ;
; 0.537 ; genlock:inst4|hcount[3]                    ; genlock:inst4|pixel_d[3]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.755      ;
; 0.538 ; genlock:inst4|\process_b:pixel[0]          ; genlock:inst4|\process_b:pixel[1]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.757      ;
; 0.550 ; genlock:inst4|column[9]                    ; genlock:inst4|col_number[9]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.769      ;
; 0.551 ; sdram:inst1|wren_sdr                       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 1.115      ;
; 0.552 ; sdram:inst1|curRow[5]                      ; sdram:inst1|SdrAddress[14]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; sdram:inst1|curRow[7]                      ; sdram:inst1|SdrAddress[16]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.771      ;
; 0.556 ; sdram:inst1|Add0~30_OTERM17                ; sdram:inst1|Add0~30_OTERM17                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.775      ;
; 0.556 ; sdram:inst1|Add0~22_OTERM25                ; sdram:inst1|Add0~22_OTERM25                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.775      ;
; 0.556 ; sdram:inst1|Add0~18_OTERM29                ; sdram:inst1|Add0~18_OTERM29                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.775      ;
; 0.557 ; sdram:inst1|colLoadNr[5]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 1.121      ;
; 0.557 ; sdram:inst1|Add0~14_OTERM33                ; sdram:inst1|Add0~14_OTERM33                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.776      ;
; 0.557 ; sdram:inst1|Add0~2_OTERM45                 ; sdram:inst1|Add0~2_OTERM45                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.776      ;
; 0.558 ; sdram:inst1|Add0~34_OTERM13                ; sdram:inst1|Add0~34_OTERM13                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; sdram:inst1|Add0~26_OTERM21                ; sdram:inst1|Add0~26_OTERM21                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; sdram:inst1|Add0~4_OTERM43                 ; sdram:inst1|Add0~4_OTERM43                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; genlock:inst4|hcount[2]                    ; genlock:inst4|hcount[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.777      ;
; 0.559 ; genlock:inst4|vcount[11]                   ; genlock:inst4|vcount[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.777      ;
; 0.560 ; genlock:inst4|col_number[2]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.376      ; 1.123      ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                               ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.358 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|\vertical:sync        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; input_detect:input_detect|\vertical:peak[3]     ; input_detect:input_detect|\vertical:peak[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; input_detect:input_detect|\horizontal:count[19] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; input_detect:input_detect|\horizontal:count[20] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|\horizontal:sync      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; input_detect:input_detect|\vertical:peak[0]     ; input_detect:input_detect|\vertical:peak[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; input_detect:input_detect|\horizontal:count[0]  ; input_detect:input_detect|\horizontal:count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; input_detect:input_detect|\horizontal:peak[0]   ; input_detect:input_detect|\horizontal:peak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.712 ; HSYNC                                           ; input_detect:input_detect|hblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.431      ; 2.300      ;
; 0.798 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|\vertical:peak[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.017      ;
; 0.799 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|\vertical:peak[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.018      ;
; 0.805 ; VSYNC                                           ; input_detect:input_detect|vblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.431      ; 2.393      ;
; 0.811 ; VSYNC                                           ; input_detect:input_detect|\vertical:sync        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.431      ; 2.399      ;
; 0.846 ; input_detect:input_detect|\horizontal:count[11] ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.849 ; input_detect:input_detect|\horizontal:count[9]  ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.067      ;
; 0.862 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.886 ; HSYNC                                           ; input_detect:input_detect|\horizontal:peak[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.431      ; 2.474      ;
; 0.948 ; input_detect:input_detect|\horizontal:peak[1]   ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.167      ;
; 0.950 ; input_detect:input_detect|\vertical:peak[1]     ; input_detect:input_detect|\vertical:peak[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.169      ;
; 0.954 ; input_detect:input_detect|\horizontal:count[8]  ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.172      ;
; 0.955 ; input_detect:input_detect|\horizontal:count[10] ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.173      ;
; 0.962 ; input_detect:input_detect|\vertical:peak[3]     ; input_detect:input_detect|\vertical:peak[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.181      ;
; 0.987 ; input_detect:input_detect|\horizontal:count[12] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.206      ;
; 0.992 ; HSYNC                                           ; input_detect:input_detect|\horizontal:sync      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.431      ; 2.580      ;
; 0.998 ; input_detect:input_detect|\horizontal:peak[3]   ; input_detect:input_detect|\horizontal:peak[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.217      ;
; 1.027 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|hblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.246      ;
; 1.035 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|\horizontal:peak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.254      ;
; 1.035 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|\horizontal:peak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.254      ;
; 1.035 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.254      ;
; 1.035 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|hblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.254      ;
; 1.036 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|\horizontal:peak[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.255      ;
; 1.058 ; input_detect:input_detect|\horizontal:count[1]  ; input_detect:input_detect|\horizontal:count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.276      ;
; 1.112 ; input_detect:input_detect|\horizontal:count[15] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.331      ;
; 1.121 ; input_detect:input_detect|\horizontal:count[11] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.340      ;
; 1.126 ; VSYNC                                           ; input_detect:input_detect|\vertical:peak[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.431      ; 2.714      ;
; 1.127 ; VSYNC                                           ; input_detect:input_detect|\vertical:peak[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.431      ; 2.715      ;
; 1.138 ; input_detect:input_detect|\horizontal:count[10] ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.356      ;
; 1.138 ; input_detect:input_detect|\horizontal:count[8]  ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.356      ;
; 1.139 ; input_detect:input_detect|\horizontal:count[10] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.357      ;
; 1.143 ; input_detect:input_detect|\horizontal:count[6]  ; input_detect:input_detect|\horizontal:count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.362      ;
; 1.150 ; input_detect:input_detect|\horizontal:count[20] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.369      ;
; 1.151 ; input_detect:input_detect|\horizontal:count[2]  ; input_detect:input_detect|\horizontal:count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.370      ;
; 1.151 ; input_detect:input_detect|\horizontal:peak[3]   ; input_detect:input_detect|hblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.370      ;
; 1.155 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|\horizontal:sync      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.374      ;
; 1.155 ; input_detect:input_detect|\horizontal:peak[3]   ; input_detect:input_detect|\horizontal:sync      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.374      ;
; 1.156 ; input_detect:input_detect|\horizontal:peak[3]   ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.375      ;
; 1.157 ; input_detect:input_detect|\horizontal:peak[3]   ; input_detect:input_detect|\horizontal:peak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.376      ;
; 1.157 ; input_detect:input_detect|\horizontal:peak[3]   ; input_detect:input_detect|\horizontal:peak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.376      ;
; 1.169 ; input_detect:input_detect|\horizontal:count[7]  ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.388      ;
; 1.174 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.394      ;
; 1.179 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|video_active          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.399      ;
; 1.180 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.399      ;
; 1.181 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.401      ;
; 1.181 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|\horizontal:peak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.400      ;
; 1.181 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|\horizontal:peak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.400      ;
; 1.182 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.402      ;
; 1.182 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.402      ;
; 1.188 ; input_detect:input_detect|\vertical:peak[2]     ; input_detect:input_detect|\vertical:peak[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.407      ;
; 1.203 ; input_detect:input_detect|\horizontal:count[5]  ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.421      ;
; 1.213 ; input_detect:input_detect|\horizontal:count[13] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.432      ;
; 1.228 ; input_detect:input_detect|\horizontal:count[9]  ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.446      ;
; 1.234 ; input_detect:input_detect|\horizontal:count[9]  ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.452      ;
; 1.235 ; input_detect:input_detect|\horizontal:count[9]  ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.453      ;
; 1.237 ; input_detect:input_detect|\horizontal:count[14] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.456      ;
; 1.240 ; input_detect:input_detect|\horizontal:peak[0]   ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.459      ;
; 1.243 ; input_detect:input_detect|\vertical:peak[0]     ; input_detect:input_detect|\vertical:peak[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.462      ;
; 1.244 ; input_detect:input_detect|\horizontal:count[8]  ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.462      ;
; 1.250 ; input_detect:input_detect|\horizontal:count[8]  ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.468      ;
; 1.251 ; input_detect:input_detect|\horizontal:count[1]  ; input_detect:input_detect|\horizontal:count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.470      ;
; 1.251 ; input_detect:input_detect|\horizontal:count[8]  ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.469      ;
; 1.253 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|\vertical:peak[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.472      ;
; 1.254 ; input_detect:input_detect|\horizontal:count[3]  ; input_detect:input_detect|\horizontal:count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.473      ;
; 1.255 ; input_detect:input_detect|\horizontal:peak[1]   ; input_detect:input_detect|hblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.474      ;
; 1.256 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|\vertical:peak[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.475      ;
; 1.259 ; input_detect:input_detect|\horizontal:peak[1]   ; input_detect:input_detect|\horizontal:sync      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.478      ;
; 1.261 ; input_detect:input_detect|\horizontal:peak[1]   ; input_detect:input_detect|\horizontal:peak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.480      ;
; 1.261 ; input_detect:input_detect|\horizontal:peak[1]   ; input_detect:input_detect|\horizontal:peak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.480      ;
; 1.274 ; input_detect:input_detect|\horizontal:count[19] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.493      ;
; 1.274 ; input_detect:input_detect|\horizontal:peak[0]   ; input_detect:input_detect|hblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.493      ;
; 1.277 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.497      ;
; 1.278 ; input_detect:input_detect|\horizontal:peak[0]   ; input_detect:input_detect|\horizontal:sync      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.497      ;
; 1.280 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.500      ;
; 1.280 ; input_detect:input_detect|\horizontal:peak[0]   ; input_detect:input_detect|\horizontal:peak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.499      ;
; 1.286 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.506      ;
; 1.296 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|\horizontal:peak[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.515      ;
; 1.325 ; input_detect:input_detect|\horizontal:count[4]  ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.544      ;
; 1.332 ; input_detect:input_detect|\horizontal:count[18] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.551      ;
; 1.332 ; input_detect:input_detect|\horizontal:count[18] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.551      ;
; 1.334 ; input_detect:input_detect|\horizontal:count[16] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.553      ;
; 1.337 ; input_detect:input_detect|\horizontal:count[18] ; input_detect:input_detect|video_active          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.556      ;
; 1.339 ; HSYNC                                           ; input_detect:input_detect|\horizontal:peak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.431      ; 2.927      ;
; 1.339 ; HSYNC                                           ; input_detect:input_detect|\horizontal:peak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.431      ; 2.927      ;
; 1.339 ; HSYNC                                           ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.431      ; 2.927      ;
; 1.339 ; input_detect:input_detect|\horizontal:count[18] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.558      ;
; 1.340 ; input_detect:input_detect|\horizontal:count[18] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.559      ;
; 1.347 ; input_detect:input_detect|\vertical:peak[1]     ; input_detect:input_detect|\vertical:peak[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.566      ;
; 1.351 ; input_detect:input_detect|\vertical:peak[2]     ; input_detect:input_detect|\vertical:peak[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.570      ;
; 1.351 ; input_detect:input_detect|\horizontal:count[17] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.570      ;
; 1.366 ; input_detect:input_detect|\vertical:peak[0]     ; input_detect:input_detect|\vertical:peak[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.585      ;
; 1.376 ; input_detect:input_detect|\horizontal:peak[1]   ; input_detect:input_detect|\horizontal:peak[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.595      ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                  ;
+-------+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.358 ; vgaout:inst|\bar:posy[2]  ; vgaout:inst|\bar:posy[2]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posy[1]  ; vgaout:inst|\bar:posy[1]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posy[0]  ; vgaout:inst|\bar:posy[0]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posx[10] ; vgaout:inst|\bar:posx[10]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posx[0]  ; vgaout:inst|\bar:posx[0]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posx[6]  ; vgaout:inst|\bar:posx[6]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posx[5]  ; vgaout:inst|\bar:posx[5]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posx[7]  ; vgaout:inst|\bar:posx[7]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posx[4]  ; vgaout:inst|\bar:posx[4]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posx[2]  ; vgaout:inst|\bar:posx[2]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posx[1]  ; vgaout:inst|\bar:posx[1]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posx[3]  ; vgaout:inst|\bar:posx[3]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posx[8]  ; vgaout:inst|\bar:posx[8]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posx[9]  ; vgaout:inst|\bar:posx[9]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|vcount[0]     ; vgaout:inst|vcount[0]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|vcount[6]     ; vgaout:inst|vcount[6]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|vcount[1]     ; vgaout:inst|vcount[1]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|vcount[2]     ; vgaout:inst|vcount[2]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|vcount[3]     ; vgaout:inst|vcount[3]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|vcount[4]     ; vgaout:inst|vcount[4]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|vcount[5]     ; vgaout:inst|vcount[5]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|vcount[8]     ; vgaout:inst|vcount[8]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|vcount[7]     ; vgaout:inst|vcount[7]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|vcount[9]     ; vgaout:inst|vcount[9]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; vgaout:inst|col_number[2] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 0.865      ;
; 0.372 ; vgaout:inst|col_number[1] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 0.876      ;
; 0.383 ; vgaout:inst|col_number[9] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 0.887      ;
; 0.391 ; vgaout:inst|col_number[3] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 0.895      ;
; 0.407 ; vgaout:inst|hcount[13]    ; vgaout:inst|hcount[13]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.627      ;
; 0.515 ; vgaout:inst|vsync         ; vgaout:inst|pixel[0]                                                                                     ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.734      ;
; 0.555 ; vgaout:inst|hcount[0]     ; vgaout:inst|col_number[0]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.568 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[2]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.788      ;
; 0.570 ; vgaout:inst|vcount[7]     ; vgaout:inst|row_number[6]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; vgaout:inst|hcount[3]     ; vgaout:inst|hcount[3]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.790      ;
; 0.571 ; vgaout:inst|hcount[9]     ; vgaout:inst|hcount[9]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.791      ;
; 0.571 ; vgaout:inst|hcount[7]     ; vgaout:inst|hcount[7]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.791      ;
; 0.573 ; vgaout:inst|hcount[8]     ; vgaout:inst|hcount[8]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.793      ;
; 0.573 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[6]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.793      ;
; 0.574 ; vgaout:inst|vcount[7]     ; vgaout:inst|row_number[5]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.575 ; vgaout:inst|vcount[7]     ; vgaout:inst|row_number[7]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.794      ;
; 0.577 ; vgaout:inst|hcount[12]    ; vgaout:inst|hcount[12]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.797      ;
; 0.578 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[11]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.798      ;
; 0.588 ; vgaout:inst|hcount[4]     ; vgaout:inst|hcount[4]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.808      ;
; 0.588 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[1]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.808      ;
; 0.590 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[0]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.810      ;
; 0.601 ; vgaout:inst|col_number[7] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 1.105      ;
; 0.611 ; vgaout:inst|col_number[0] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.305      ; 1.103      ;
; 0.626 ; vgaout:inst|col_number[5] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 1.130      ;
; 0.630 ; vgaout:inst|col_number[6] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 1.134      ;
; 0.645 ; vgaout:inst|col_number[8] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 1.149      ;
; 0.732 ; vgaout:inst|hcount[10]    ; vgaout:inst|hcount[5]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.951      ;
; 0.735 ; vgaout:inst|hcount[10]    ; vgaout:inst|hcount[10]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.954      ;
; 0.765 ; vgaout:inst|vcount[8]     ; vgaout:inst|row_number[7]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.984      ;
; 0.766 ; vgaout:inst|vcount[6]     ; vgaout:inst|row_number[6]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.985      ;
; 0.781 ; vgaout:inst|vcount[5]     ; vgaout:inst|vsync                                                                                        ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.000      ;
; 0.785 ; vgaout:inst|vcount[6]     ; vgaout:inst|row_number[5]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.004      ;
; 0.808 ; vgaout:inst|vcount[6]     ; vgaout:inst|row_number[7]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.027      ;
; 0.826 ; vgaout:inst|vcount[8]     ; vgaout:inst|row_number[6]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.045      ;
; 0.826 ; vgaout:inst|vcount[8]     ; vgaout:inst|row_number[5]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.045      ;
; 0.838 ; vgaout:inst|vcount[6]     ; vgaout:inst|row_number[8]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.053      ;
; 0.841 ; vgaout:inst|vcount[3]     ; vgaout:inst|row_number[2]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.056      ;
; 0.844 ; vgaout:inst|hcount[3]     ; vgaout:inst|hcount[4]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.064      ;
; 0.845 ; vgaout:inst|vcount[3]     ; vgaout:inst|vsync                                                                                        ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; vgaout:inst|hcount[7]     ; vgaout:inst|hcount[8]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.065      ;
; 0.849 ; vgaout:inst|col_number[4] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 1.353      ;
; 0.849 ; vgaout:inst|hcount[13]    ; vgaout:inst|col_number[0]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.068      ;
; 0.852 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[12]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.072      ;
; 0.856 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[3]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.076      ;
; 0.857 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[1]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.077      ;
; 0.858 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[4]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.078      ;
; 0.859 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[2]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.079      ;
; 0.860 ; vgaout:inst|hcount[8]     ; vgaout:inst|hcount[9]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.080      ;
; 0.860 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[7]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.080      ;
; 0.862 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[8]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.082      ;
; 0.862 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[2]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.082      ;
; 0.865 ; vgaout:inst|hcount[12]    ; vgaout:inst|hcount[13]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.085      ;
; 0.878 ; vgaout:inst|hcount[4]     ; vgaout:inst|hcount[6]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.098      ;
; 0.885 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[6]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.104      ;
; 0.885 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[5]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.104      ;
; 0.886 ; vgaout:inst|vcount[2]     ; vgaout:inst|vsync                                                                                        ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.105      ;
; 0.888 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[7]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.107      ;
; 0.899 ; vgaout:inst|vcount[0]     ; vgaout:inst|vsync                                                                                        ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.118      ;
; 0.910 ; vgaout:inst|vcount[1]     ; vgaout:inst|vsync                                                                                        ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.129      ;
; 0.922 ; vgaout:inst|vcount[8]     ; vgaout:inst|row_number[8]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.137      ;
; 0.935 ; vgaout:inst|hcount[10]    ; vgaout:inst|col_number[0]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.154      ;
; 0.955 ; vgaout:inst|hcount[9]     ; vgaout:inst|hcount[11]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.175      ;
; 0.955 ; vgaout:inst|hcount[7]     ; vgaout:inst|hcount[9]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.175      ;
; 0.956 ; vgaout:inst|hcount[3]     ; vgaout:inst|hcount[6]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.176      ;
; 0.957 ; vgaout:inst|hcount[9]     ; vgaout:inst|hcount[12]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.177      ;
; 0.962 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[13]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.182      ;
; 0.966 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[3]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.181      ;
; 0.967 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[4]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.182      ;
; 0.969 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[3]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.189      ;
; 0.970 ; vgaout:inst|vcount[2]     ; vgaout:inst|row_number[1]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.185      ;
; 0.970 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[6]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.190      ;
; 0.971 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[0]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.186      ;
; 0.971 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[4]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.191      ;
; 0.972 ; vgaout:inst|hcount[8]     ; vgaout:inst|hcount[11]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.192      ;
; 0.972 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[9]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.192      ;
; 0.972 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[3]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.192      ;
+-------+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                       ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 6.868 ; sdram:inst1|rowLoadAck ; vgaout:inst|load_req ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.065     ; 1.792      ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                        ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.432 ; sdram:inst1|rowLoadAck ; vgaout:inst|load_req ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.646      ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 4.103 ; 4.333        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.103 ; 4.333        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.103 ; 4.333        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.104 ; 4.334        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.104 ; 4.334        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.104 ; 4.334        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.104 ; 4.334        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 4.104 ; 4.334        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 4.104 ; 4.334        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_we_reg       ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[10]                         ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[11]                         ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[12]                         ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[13]                         ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[14]                         ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[15]                         ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[9]                          ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|wren_pixel                                                                                 ;
; 4.117 ; 4.347        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 4.117 ; 4.347        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[1]                                                                     ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[2]                                                                     ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[4]                                                                     ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[5]                                                                     ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[0]                                                                   ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[1]                                                                   ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[2]                                                                   ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[3]                                                                   ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[4]                                                                   ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[5]                                                                   ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[6]                                                                   ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[1]                                                                       ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[4]                                                                       ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[5]                                                                       ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[0]                                                                                   ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[1]                                                                                   ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[3]                                                                                   ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[4]                                                                                   ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[5]                                                                                   ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|\count:bitcount[0]                                                                         ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|\count:bitcount[1]                                                                         ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|\count:bitcount[2]                                                                         ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|q[0]                                                                                       ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|q[1]                                                                                       ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|q[2]                                                                                       ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:pixel[0]                                                                        ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:pixel[1]                                                                        ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:pixel[2]                                                                        ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[0]                                                                                    ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[5]                                                                                    ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|artifact_mode                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[0]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[1]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[2]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[3]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[4]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[5]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[6]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[7]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[8]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[9]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[0]                                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|front_porch[1]                                                                             ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|front_porch[4]                                                                             ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|hcount[0]                                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|hcount[1]                                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|hcount[2]                                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|hcount[3]                                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|hcount[4]                                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[0]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[1]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[2]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[3]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[4]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[5]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[6]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[7]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[8]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[0]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[2]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[3]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[4]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[6]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[7]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[8]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[10]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[11]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[12]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[13]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[1]                                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[2]                                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[3]                                                                                  ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 4.115 ; 4.331        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[10]                            ;
; 4.115 ; 4.331        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[1]                             ;
; 4.115 ; 4.331        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[5]                             ;
; 4.115 ; 4.331        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[8]                             ;
; 4.115 ; 4.331        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[9]                             ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[0]                             ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[11]                            ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[12]                            ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[13]                            ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[14]                            ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[15]                            ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[16]                            ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[17]                            ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[18]                            ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[19]                            ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[20]                            ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[21]                            ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[2]                             ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[3]                             ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[4]                             ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[6]                             ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[7]                             ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[0]                              ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[1]                              ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[2]                              ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[3]                              ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:sync                                 ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[0]                                ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[1]                                ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[2]                                ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[3]                                ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:sync                                   ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|hblank_out                                       ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|vblank_out                                       ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|video_active                                     ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|store_req                                        ;
; 4.211 ; 4.395        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|store_req                                        ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[0]                             ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[10]                            ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[11]                            ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[12]                            ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[13]                            ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[14]                            ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[15]                            ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[16]                            ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[17]                            ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[18]                            ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[19]                            ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[1]                             ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[20]                            ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[21]                            ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[2]                             ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[3]                             ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[4]                             ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[5]                             ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[6]                             ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[7]                             ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[8]                             ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[9]                             ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[0]                              ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[1]                              ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[2]                              ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[3]                              ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:sync                                 ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[0]                                ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[1]                                ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[2]                                ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[3]                                ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:sync                                   ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|hblank_out                                       ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|vblank_out                                       ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|video_active                                     ;
; 4.349 ; 4.349        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 4.349 ; 4.349        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[0]|clk                                      ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[10]|clk                                     ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[11]|clk                                     ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[12]|clk                                     ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[13]|clk                                     ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[14]|clk                                     ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[15]|clk                                     ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[16]|clk                                     ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[17]|clk                                     ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[18]|clk                                     ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[19]|clk                                     ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[1]|clk                                      ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[20]|clk                                     ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[21]|clk                                     ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[2]|clk                                      ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[3]|clk                                      ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[4]|clk                                      ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[5]|clk                                      ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[6]|clk                                      ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[7]|clk                                      ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[8]|clk                                      ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[9]|clk                                      ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:peak[0]|clk                                       ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:peak[1]|clk                                       ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:peak[2]|clk                                       ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:peak[3]|clk                                       ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[1]                                                                                ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[2]                                                                                ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[3]                                                                                ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[4]                                                                                ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[5]                                                                                ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[6]                                                                                ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[7]                                                                                ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[8]                                                                                ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[9]                                                                                ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|videoh                                                                                       ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[0]                                                                                 ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[10]                                                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[1]                                                                                 ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[2]                                                                                 ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[3]                                                                                 ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[4]                                                                                 ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[5]                                                                                 ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[6]                                                                                 ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[7]                                                                                 ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[8]                                                                                 ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[9]                                                                                 ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posy[0]                                                                                 ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posy[1]                                                                                 ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posy[2]                                                                                 ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[10]                                                                                 ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[2]                                                                                  ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[3]                                                                                  ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[4]                                                                                  ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[5]                                                                                  ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[6]                                                                                  ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[7]                                                                                  ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[8]                                                                                  ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[9]                                                                                  ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hsync                                                                                        ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[10]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[2]                                                                                     ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[3]                                                                                     ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[4]                                                                                     ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[5]                                                                                     ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[6]                                                                                     ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[7]                                                                                     ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[8]                                                                                     ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[9]                                                                                     ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[1]                                                                                  ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[0]                                                                                ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[10]                                                                                   ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[5]                                                                                    ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[0]                                                                                     ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[5]                                                                                ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[6]                                                                                ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[7]                                                                                ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[0]                                                                                    ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[1]                                                                                    ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[3]                                                                                    ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[4]                                                                                    ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vsync                                                                                        ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[0]                                                                                    ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[11]                                                                                   ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[12]                                                                                   ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[13]                                                                                   ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[1]                                                                                    ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[2]                                                                                    ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[3]                                                                                    ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[4]                                                                                    ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[6]                                                                                    ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[7]                                                                                    ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[8]                                                                                    ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[9]                                                                                    ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[0]                                                                                ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[1]                                                                                ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[2]                                                                                ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[3]                                                                                ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[4]                                                                                ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[8]                                                                                ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[2]                                                                                    ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[5]                                                                                    ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[6]                                                                                    ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[7]                                                                                    ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[8]                                                                                    ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[9]                                                                                    ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|videov                                                                                       ;
; 12.256 ; 12.486       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 12.256 ; 12.486       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 12.256 ; 12.486       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 12.256 ; 12.486       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 12.256 ; 12.486       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 12.256 ; 12.486       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 12.256 ; 12.486       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 12.256 ; 12.486       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 12.256 ; 12.486       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 12.258 ; 12.488       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 12.277 ; 12.507       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 12.277 ; 12.507       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 12.277 ; 12.507       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 12.277 ; 12.507       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 12.277 ; 12.507       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 12.277 ; 12.507       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 12.277 ; 12.507       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 12.277 ; 12.507       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; 6.951 ; 7.308 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; 6.038 ; 6.089 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC     ; CLOCK_50   ; 3.534 ; 3.572 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; BRIGHT    ; CLOCK_50   ; 3.647 ; 4.244 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFB     ; CLOCK_50   ; 5.162 ; 5.577 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFG     ; CLOCK_50   ; 6.031 ; 6.392 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFR     ; CLOCK_50   ; 4.657 ; 5.043 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP2       ; CLOCK_50   ; 2.598 ; 3.059 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP3       ; CLOCK_50   ; 2.588 ; 3.030 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP4       ; CLOCK_50   ; 3.576 ; 4.008 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP5       ; CLOCK_50   ; 4.286 ; 4.711 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP0       ; CLOCK_50   ; 6.118 ; 6.696 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; -2.477 ; -2.839 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; -1.347 ; -1.484 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC     ; CLOCK_50   ; -1.440 ; -1.484 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; BRIGHT    ; CLOCK_50   ; -2.042 ; -2.561 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFB     ; CLOCK_50   ; -2.191 ; -2.510 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFG     ; CLOCK_50   ; -1.715 ; -2.007 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFR     ; CLOCK_50   ; -2.040 ; -2.361 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP2       ; CLOCK_50   ; -1.799 ; -2.275 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP3       ; CLOCK_50   ; -1.832 ; -2.250 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP4       ; CLOCK_50   ; -2.137 ; -2.609 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP5       ; CLOCK_50   ; -2.227 ; -2.718 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP0       ; CLOCK_50   ; -4.327 ; -4.824 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 7.894 ; 8.841 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB1     ; CLOCK_50   ; 4.918 ; 5.108 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB2     ; CLOCK_50   ; 4.655 ; 4.836 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG0     ; CLOCK_50   ; 5.289 ; 5.386 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG1     ; CLOCK_50   ; 5.363 ; 5.435 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG2     ; CLOCK_50   ; 5.537 ; 5.721 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAHS     ; CLOCK_50   ; 3.810 ; 3.909 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR0     ; CLOCK_50   ; 5.089 ; 5.253 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR1     ; CLOCK_50   ; 5.327 ; 5.535 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR2     ; CLOCK_50   ; 5.226 ; 5.391 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAVS     ; CLOCK_50   ; 4.138 ; 4.247 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 6.740 ; 7.664 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB1     ; CLOCK_50   ; 4.137 ; 4.270 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB2     ; CLOCK_50   ; 3.896 ; 4.039 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG0     ; CLOCK_50   ; 4.446 ; 4.585 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG1     ; CLOCK_50   ; 4.450 ; 4.569 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG2     ; CLOCK_50   ; 4.745 ; 4.882 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAHS     ; CLOCK_50   ; 3.312 ; 3.409 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR0     ; CLOCK_50   ; 4.317 ; 4.447 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR1     ; CLOCK_50   ; 4.710 ; 4.896 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR2     ; CLOCK_50   ; 4.569 ; 4.705 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAVS     ; CLOCK_50   ; 3.628 ; 3.735 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 80.83 MHz  ; 80.83 MHz       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 155.18 MHz ; 155.18 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 170.74 MHz ; 170.74 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.286  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.873  ; 0.000         ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 12.629 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.297 ; 0.000         ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.311 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 7.069 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.309 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.110  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.112  ; 0.000         ;
; CLOCK_50                                             ; 9.817  ; 0.000         ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 12.244 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                        ;
+-------+-------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.286 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[13]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.379      ;
; 2.287 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[7]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.378      ;
; 2.287 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[4]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.378      ;
; 2.287 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[3]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.378      ;
; 2.288 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[10]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.377      ;
; 2.289 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[15]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.376      ;
; 2.289 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[12]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.376      ;
; 2.289 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[2]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.376      ;
; 2.290 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[14]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.375      ;
; 2.290 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[11]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.375      ;
; 2.290 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[6]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.375      ;
; 2.290 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[5]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.375      ;
; 2.290 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[1]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.375      ;
; 2.293 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[8]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.372      ;
; 2.295 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[9]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.370      ;
; 2.446 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrDat[13]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.219      ;
; 2.447 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrDat[7]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.218      ;
; 2.447 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrDat[4]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.218      ;
; 2.447 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrDat[3]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.218      ;
; 2.448 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrDat[10]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.217      ;
; 2.449 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrDat[15]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.216      ;
; 2.449 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrDat[12]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.216      ;
; 2.449 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrDat[2]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.216      ;
; 2.450 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrDat[14]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.215      ;
; 2.450 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrDat[11]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.215      ;
; 2.450 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrDat[6]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.215      ;
; 2.450 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrDat[5]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.215      ;
; 2.450 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrDat[1]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.215      ;
; 2.453 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrDat[8]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.212      ;
; 2.455 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrDat[9]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.210      ;
; 2.472 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrDat[13]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.193      ;
; 2.473 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrDat[7]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.192      ;
; 2.473 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrDat[4]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.192      ;
; 2.473 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrDat[3]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.192      ;
; 2.474 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrDat[10]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.191      ;
; 2.475 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrDat[15]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.190      ;
; 2.475 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrDat[12]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.190      ;
; 2.475 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrDat[2]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.190      ;
; 2.476 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrDat[14]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.189      ;
; 2.476 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrDat[11]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.189      ;
; 2.476 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrDat[6]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.189      ;
; 2.476 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrDat[5]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.189      ;
; 2.476 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrDat[1]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.189      ;
; 2.479 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrDat[8]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.186      ;
; 2.481 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrDat[9]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.184      ;
; 2.543 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrDat[13]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.122      ;
; 2.544 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrDat[7]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.121      ;
; 2.544 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrDat[4]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.121      ;
; 2.544 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrDat[3]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.121      ;
; 2.545 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrDat[10]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.120      ;
; 2.546 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrDat[15]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.119      ;
; 2.546 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrDat[12]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.119      ;
; 2.546 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrDat[2]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.119      ;
; 2.547 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrDat[14]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.118      ;
; 2.547 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrDat[11]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.118      ;
; 2.547 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrDat[6]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.118      ;
; 2.547 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrDat[5]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.118      ;
; 2.547 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrDat[1]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.118      ;
; 2.550 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrDat[8]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.115      ;
; 2.552 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrDat[9]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.113      ;
; 2.581 ; sdram:inst1|SdrRoutineSeq[9]  ; sdram:inst1|SdrRoutine.SdrRoutine_LoadRow  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.055     ; 6.089      ;
; 2.581 ; sdram:inst1|SdrRoutineSeq[9]  ; sdram:inst1|SdrRoutine.SdrRoutine_StoreRow ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.055     ; 6.089      ;
; 2.621 ; sdram:inst1|SdrRoutineSeq[10] ; sdram:inst1|SdrRoutine.SdrRoutine_LoadRow  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.055     ; 6.049      ;
; 2.621 ; sdram:inst1|SdrRoutineSeq[10] ; sdram:inst1|SdrRoutine.SdrRoutine_StoreRow ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.055     ; 6.049      ;
; 2.633 ; sdram:inst1|SdrRoutineSeq[9]  ; sdram:inst1|SdrRoutineSeq[11]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.055     ; 6.037      ;
; 2.633 ; sdram:inst1|SdrRoutineSeq[9]  ; sdram:inst1|SdrRoutineSeq[8]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.055     ; 6.037      ;
; 2.633 ; sdram:inst1|SdrRoutineSeq[9]  ; sdram:inst1|SdrRoutineSeq[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.055     ; 6.037      ;
; 2.633 ; sdram:inst1|SdrRoutineSeq[9]  ; sdram:inst1|SdrRoutineSeq[1]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.055     ; 6.037      ;
; 2.633 ; sdram:inst1|SdrRoutineSeq[9]  ; sdram:inst1|SdrRoutineSeq[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.055     ; 6.037      ;
; 2.633 ; sdram:inst1|SdrRoutineSeq[9]  ; sdram:inst1|SdrRoutineSeq[3]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.055     ; 6.037      ;
; 2.633 ; sdram:inst1|SdrRoutineSeq[9]  ; sdram:inst1|SdrRoutineSeq[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.055     ; 6.037      ;
; 2.633 ; sdram:inst1|SdrRoutineSeq[9]  ; sdram:inst1|SdrRoutineSeq[5]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.055     ; 6.037      ;
; 2.633 ; sdram:inst1|SdrRoutineSeq[9]  ; sdram:inst1|SdrRoutineSeq[6]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.055     ; 6.037      ;
; 2.633 ; sdram:inst1|SdrRoutineSeq[9]  ; sdram:inst1|SdrRoutineSeq[7]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.055     ; 6.037      ;
; 2.633 ; sdram:inst1|SdrRoutineSeq[9]  ; sdram:inst1|SdrRoutineSeq[10]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.055     ; 6.037      ;
; 2.633 ; sdram:inst1|SdrRoutineSeq[9]  ; sdram:inst1|SdrRoutineSeq[9]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.055     ; 6.037      ;
; 2.633 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutine.SdrRoutine_LoadRow  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.055     ; 6.037      ;
; 2.633 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutine.SdrRoutine_StoreRow ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.055     ; 6.037      ;
; 2.645 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrDat[13]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.020      ;
; 2.646 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrDat[7]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.019      ;
; 2.646 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrDat[4]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.019      ;
; 2.646 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrDat[3]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.019      ;
; 2.647 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrDat[10]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.018      ;
; 2.648 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrDat[15]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.017      ;
; 2.648 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrDat[12]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.017      ;
; 2.648 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrDat[2]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.017      ;
; 2.649 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrDat[14]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.016      ;
; 2.649 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrDat[11]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.016      ;
; 2.649 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrDat[6]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.016      ;
; 2.649 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrDat[5]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.016      ;
; 2.649 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrDat[1]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.016      ;
; 2.652 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrDat[8]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.013      ;
; 2.654 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrDat[9]~en                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.011      ;
; 2.655 ; DIFFG                         ; adc:inst2|pixel_adc[5]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; 2.901      ; 6.971      ;
; 2.673 ; sdram:inst1|SdrRoutineSeq[10] ; sdram:inst1|SdrRoutineSeq[11]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.055     ; 5.997      ;
; 2.673 ; sdram:inst1|SdrRoutineSeq[10] ; sdram:inst1|SdrRoutineSeq[8]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.055     ; 5.997      ;
; 2.673 ; sdram:inst1|SdrRoutineSeq[10] ; sdram:inst1|SdrRoutineSeq[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.055     ; 5.997      ;
; 2.673 ; sdram:inst1|SdrRoutineSeq[10] ; sdram:inst1|SdrRoutineSeq[1]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.055     ; 5.997      ;
; 2.673 ; sdram:inst1|SdrRoutineSeq[10] ; sdram:inst1|SdrRoutineSeq[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.055     ; 5.997      ;
; 2.673 ; sdram:inst1|SdrRoutineSeq[10] ; sdram:inst1|SdrRoutineSeq[3]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.055     ; 5.997      ;
+-------+-------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+-------+-----------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.873 ; FP1                                           ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 6.762      ;
; 2.878 ; FP1                                           ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.909      ; 6.756      ;
; 2.901 ; FP1                                           ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.909      ; 6.733      ;
; 2.934 ; FP1                                           ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 6.701      ;
; 2.956 ; FP1                                           ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 6.679      ;
; 2.968 ; FP1                                           ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 6.667      ;
; 2.978 ; FP1                                           ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.909      ; 6.656      ;
; 3.052 ; FP1                                           ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 6.583      ;
; 3.055 ; FP1                                           ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 6.580      ;
; 3.287 ; FP1                                           ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 6.348      ;
; 3.299 ; FP1                                           ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.909      ; 6.335      ;
; 3.338 ; FP1                                           ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 6.297      ;
; 3.375 ; FP1                                           ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.909      ; 6.259      ;
; 3.387 ; FP1                                           ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 6.248      ;
; 3.428 ; FP1                                           ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 6.207      ;
; 3.429 ; FP1                                           ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 6.206      ;
; 3.474 ; FP1                                           ; input_detect:input_detect|\horizontal:count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 6.161      ;
; 3.477 ; FP1                                           ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 6.158      ;
; 3.542 ; FP1                                           ; input_detect:input_detect|\horizontal:count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 6.093      ;
; 3.625 ; FP1                                           ; input_detect:input_detect|\horizontal:count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 6.010      ;
; 3.647 ; FP1                                           ; input_detect:input_detect|\horizontal:count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 5.988      ;
; 3.687 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.979      ;
; 3.743 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.924      ;
; 3.745 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.922      ;
; 3.754 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.912      ;
; 3.773 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.893      ;
; 3.787 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.879      ;
; 3.805 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.862      ;
; 3.810 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.857      ;
; 3.815 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.909      ; 5.819      ;
; 3.828 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.839      ;
; 3.833 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.833      ;
; 3.834 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 5.801      ;
; 3.840 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.827      ;
; 3.846 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.820      ;
; 3.854 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.812      ;
; 3.861 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.806      ;
; 3.862 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.909      ; 5.772      ;
; 3.864 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.803      ;
; 3.871 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 5.764      ;
; 3.888 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.779      ;
; 3.895 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.772      ;
; 3.900 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.767      ;
; 3.902 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.765      ;
; 3.915 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.909      ; 5.719      ;
; 3.917 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 5.718      ;
; 3.923 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.743      ;
; 3.928 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.739      ;
; 3.929 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 5.706      ;
; 3.931 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.736      ;
; 3.941 ; FP1                                           ; input_detect:input_detect|\horizontal:count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 5.694      ;
; 3.946 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.720      ;
; 3.978 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.689      ;
; 3.989 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 5.646      ;
; 3.990 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.677      ;
; 3.992 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 5.643      ;
; 4.020 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.647      ;
; 4.023 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.644      ;
; 4.159 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.508      ;
; 4.171 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.495      ;
; 4.184 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.482      ;
; 4.206 ; FP1                                           ; input_detect:input_detect|video_active          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 5.429      ;
; 4.210 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.457      ;
; 4.219 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.448      ;
; 4.231 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.435      ;
; 4.237 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.430      ;
; 4.238 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.429      ;
; 4.244 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.422      ;
; 4.248 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 5.387      ;
; 4.251 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.415      ;
; 4.259 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.408      ;
; 4.260 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.909      ; 5.374      ;
; 4.265 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.402      ;
; 4.270 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.397      ;
; 4.286 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.381      ;
; 4.293 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.373      ;
; 4.299 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 5.336      ;
; 4.300 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.367      ;
; 4.304 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.363      ;
; 4.305 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.362      ;
; 4.309 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.358      ;
; 4.312 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.909      ; 5.322      ;
; 4.319 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.348      ;
; 4.321 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.345      ;
; 4.343 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.323      ;
; 4.344 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.322      ;
; 4.346 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.321      ;
; 4.348 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 5.287      ;
; 4.348 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.319      ;
; 4.351 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.316      ;
; 4.353 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.314      ;
; 4.360 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.307      ;
; 4.360 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.307      ;
; 4.365 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 5.270      ;
; 4.366 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 5.269      ;
; 4.396 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.271      ;
; 4.397 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.270      ;
; 4.406 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.261      ;
; 4.409 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.258      ;
; 4.414 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 5.221      ;
+-------+-----------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+--------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 12.629 ; vgaout:inst|pixel[2]     ; VGAB0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.035     ; 7.316      ;
; 13.190 ; vgaout:inst|barcolor[2]  ; VGAB0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.032     ; 6.758      ;
; 15.209 ; vgaout:inst|barcolor[7]  ; VGAG2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.035     ; 4.736      ;
; 15.376 ; vgaout:inst|pixel[9]     ; VGAR1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.032     ; 4.572      ;
; 15.383 ; vgaout:inst|barcolor[6]  ; VGAG1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.035     ; 4.562      ;
; 15.390 ; vgaout:inst|barcolor[9]  ; VGAR1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.032     ; 4.558      ;
; 15.459 ; vgaout:inst|barcolor[5]  ; VGAG0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.033     ; 4.488      ;
; 15.462 ; vgaout:inst|pixel[7]     ; VGAG2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.035     ; 4.483      ;
; 15.478 ; vgaout:inst|barcolor[10] ; VGAR2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.032     ; 4.470      ;
; 15.606 ; vgaout:inst|pixel[10]    ; VGAR2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.032     ; 4.342      ;
; 15.620 ; vgaout:inst|barcolor[8]  ; VGAR0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.032     ; 4.328      ;
; 15.628 ; vgaout:inst|pixel[6]     ; VGAG1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.035     ; 4.317      ;
; 15.699 ; vgaout:inst|pixel[5]     ; VGAG0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.035     ; 4.246      ;
; 15.716 ; vgaout:inst|pixel[3]     ; VGAB1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.035     ; 4.229      ;
; 15.859 ; vgaout:inst|pixel[8]     ; VGAR0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.032     ; 4.089      ;
; 15.969 ; vgaout:inst|barcolor[4]  ; VGAB2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.035     ; 3.976      ;
; 15.984 ; vgaout:inst|barcolor[3]  ; VGAB1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.035     ; 3.961      ;
; 16.209 ; vgaout:inst|pixel[4]     ; VGAB2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.035     ; 3.736      ;
; 16.481 ; vgaout:inst|pixel[0]     ; VGAVS                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.040     ; 3.459      ;
; 16.509 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 8.423      ;
; 16.669 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 8.263      ;
; 16.752 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 8.181      ;
; 16.760 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 8.172      ;
; 16.778 ; vgaout:inst|barcolor[1]  ; VGAHS                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.037     ; 3.165      ;
; 16.818 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 8.114      ;
; 16.831 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 8.101      ;
; 16.852 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 8.080      ;
; 16.866 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 8.066      ;
; 16.904 ; vgaout:inst|hcount[7]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 8.028      ;
; 16.950 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.066     ; 7.979      ;
; 16.952 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.066     ; 7.977      ;
; 16.998 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.934      ;
; 17.025 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.907      ;
; 17.079 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 7.854      ;
; 17.110 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.066     ; 7.819      ;
; 17.112 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.066     ; 7.817      ;
; 17.150 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.782      ;
; 17.154 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.778      ;
; 17.170 ; vgaout:inst|hcount[6]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.762      ;
; 17.185 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.747      ;
; 17.193 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 7.737      ;
; 17.195 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 7.735      ;
; 17.201 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.066     ; 7.728      ;
; 17.203 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.066     ; 7.726      ;
; 17.247 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.685      ;
; 17.259 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.066     ; 7.670      ;
; 17.261 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.066     ; 7.668      ;
; 17.268 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 7.665      ;
; 17.272 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.066     ; 7.657      ;
; 17.274 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.066     ; 7.655      ;
; 17.276 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.656      ;
; 17.293 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.066     ; 7.636      ;
; 17.295 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.066     ; 7.634      ;
; 17.305 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[6]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.627      ;
; 17.307 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.066     ; 7.622      ;
; 17.309 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.066     ; 7.620      ;
; 17.314 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.618      ;
; 17.334 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.598      ;
; 17.345 ; vgaout:inst|hcount[7]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.066     ; 7.584      ;
; 17.347 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.585      ;
; 17.347 ; vgaout:inst|hcount[7]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.066     ; 7.582      ;
; 17.368 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.564      ;
; 17.371 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 7.559      ;
; 17.382 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.550      ;
; 17.397 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 7.536      ;
; 17.405 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.527      ;
; 17.420 ; vgaout:inst|hcount[7]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.512      ;
; 17.439 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.066     ; 7.490      ;
; 17.441 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.066     ; 7.488      ;
; 17.463 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.469      ;
; 17.465 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[6]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.467      ;
; 17.476 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.456      ;
; 17.489 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.066     ; 7.440      ;
; 17.497 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.435      ;
; 17.511 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.421      ;
; 17.514 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.418      ;
; 17.520 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 7.410      ;
; 17.522 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 7.408      ;
; 17.531 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 7.399      ;
; 17.542 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[2]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.066     ; 7.387      ;
; 17.548 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[6]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 7.385      ;
; 17.549 ; vgaout:inst|hcount[7]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.383      ;
; 17.556 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[6]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.376      ;
; 17.591 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.066     ; 7.338      ;
; 17.593 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.066     ; 7.336      ;
; 17.595 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 7.338      ;
; 17.611 ; vgaout:inst|hcount[6]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.066     ; 7.318      ;
; 17.613 ; vgaout:inst|hcount[6]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.066     ; 7.316      ;
; 17.614 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[6]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.318      ;
; 17.614 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 7.317      ;
; 17.622 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 7.308      ;
; 17.627 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[6]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.305      ;
; 17.643 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.289      ;
; 17.648 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[6]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.284      ;
; 17.649 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.066     ; 7.280      ;
; 17.662 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[6]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.270      ;
; 17.666 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.266      ;
; 17.680 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 7.250      ;
; 17.686 ; vgaout:inst|hcount[6]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 7.246      ;
; 17.688 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.066     ; 7.241      ;
+--------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.297 ; sdram:inst1|pixelOut[5]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.340      ; 0.806      ;
; 0.302 ; sdram:inst1|pixelOut[2]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.340      ; 0.811      ;
; 0.307 ; sdram:inst1|colLoadNr[8]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 0.812      ;
; 0.310 ; genlock:inst4|col_number[0]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.337      ; 0.816      ;
; 0.311 ; genlock:inst4|col_number[8]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 0.816      ;
; 0.311 ; sdram:inst1|colLoadNr[0]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 0.816      ;
; 0.312 ; sdram:inst1|SdrBa0                         ; sdram:inst1|SdrBa0                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; genlock:inst4|col_number[1]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 0.817      ;
; 0.312 ; adc:inst2|\channel_green0:green_adc[6]     ; adc:inst2|\channel_green0:green_adc[6]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst2|\channel_green0:green_adc[3]     ; adc:inst2|\channel_green0:green_adc[3]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst2|\channel_red0:red_adc[4]         ; adc:inst2|\channel_red0:red_adc[4]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst2|\channel_red0:red_adc[5]         ; adc:inst2|\channel_red0:red_adc[5]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst2|\channel_red0:red_adc[1]         ; adc:inst2|\channel_red0:red_adc[1]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; counter:inst3|\count:bitcount[2]           ; counter:inst3|\count:bitcount[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; counter:inst3|\count:bitcount[1]           ; counter:inst3|\count:bitcount[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram:inst1|SdrRoutine.SdrRoutine_Idle     ; sdram:inst1|SdrRoutine.SdrRoutine_Idle                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram:inst1|SdrRoutine.SdrRoutine_Init     ; sdram:inst1|SdrRoutine.SdrRoutine_Init                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram:inst1|SdrRoutine.SdrRoutine_Null     ; sdram:inst1|SdrRoutine.SdrRoutine_Null                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram:inst1|SdrRoutine.SdrRoutine_LoadRow  ; sdram:inst1|SdrRoutine.SdrRoutine_LoadRow                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram:inst1|SdrRoutine.SdrRoutine_StoreRow ; sdram:inst1|SdrRoutine.SdrRoutine_StoreRow                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|load_req                       ; vgaout:inst|load_req                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; sdram:inst1|SdrLdq                         ; sdram:inst1|SdrLdq                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram:inst1|SdrBa1                         ; sdram:inst1|SdrBa1                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:inst4|col_number[5]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 0.818      ;
; 0.313 ; genlock:inst4|artifact_mode                ; genlock:inst4|artifact_mode                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; adc:inst2|\channel_green0:green_adc[4]     ; adc:inst2|\channel_green0:green_adc[4]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; adc:inst2|\channel_green0:green_adc[5]     ; adc:inst2|\channel_green0:green_adc[5]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; adc:inst2|\channel_green0:green_adc[0]     ; adc:inst2|\channel_green0:green_adc[0]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; adc:inst2|\channel_green0:green_adc[1]     ; adc:inst2|\channel_green0:green_adc[1]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; adc:inst2|\channel_green0:green_adc[2]     ; adc:inst2|\channel_green0:green_adc[2]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; adc:inst2|\channel_blue0:blue_adc[4]       ; adc:inst2|\channel_blue0:blue_adc[4]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; adc:inst2|\channel_blue0:blue_adc[5]       ; adc:inst2|\channel_blue0:blue_adc[5]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; adc:inst2|\channel_blue0:blue_adc[3]       ; adc:inst2|\channel_blue0:blue_adc[3]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; adc:inst2|\channel_blue0:blue_adc[1]       ; adc:inst2|\channel_blue0:blue_adc[1]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; adc:inst2|\channel_blue0:blue_adc[0]       ; adc:inst2|\channel_blue0:blue_adc[0]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; adc:inst2|\channel_blue0:blue_adc[2]       ; adc:inst2|\channel_blue0:blue_adc[2]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; adc:inst2|\channel_red0:red_adc[2]         ; adc:inst2|\channel_red0:red_adc[2]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; adc:inst2|\channel_red0:red_adc[0]         ; adc:inst2|\channel_red0:red_adc[0]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; adc:inst2|\channel_red0:red_adc[3]         ; adc:inst2|\channel_red0:red_adc[3]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; adc:inst2|\channel_red0:red_adc[6]         ; adc:inst2|\channel_red0:red_adc[6]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram:inst1|pixelOut[3]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.340      ; 0.822      ;
; 0.314 ; sdram:inst1|pixelOut[7]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.340      ; 0.823      ;
; 0.317 ; sdram:inst1|colLoadNr[3]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 0.822      ;
; 0.317 ; sdram:inst1|colLoadNr[4]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 0.822      ;
; 0.319 ; sdram:inst1|colLoadNr[2]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 0.824      ;
; 0.320 ; genlock:inst4|column[0]                    ; genlock:inst4|column[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sdram:inst1|SdrAddress[0]                  ; sdram:inst1|SdrAddress[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; counter:inst3|\count:bitcount[0]           ; counter:inst3|\count:bitcount[0]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; genlock:inst4|hcount[0]                    ; genlock:inst4|hcount[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; genlock:inst4|vcount[0]                    ; genlock:inst4|vcount[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; sdram:inst1|Add0~0_OTERM47                 ; sdram:inst1|Add0~0_OTERM47                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; sdram:inst1|pixelOut[1]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.341      ; 0.831      ;
; 0.325 ; sdram:inst1|pixelOut[4]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.340      ; 0.834      ;
; 0.327 ; sdram:inst1|pixelOut[0]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.340      ; 0.836      ;
; 0.332 ; counter:inst3|\count:bitcount[1]           ; counter:inst3|\count:bitcount[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.531      ;
; 0.332 ; sdram:inst1|pixelOut[8]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.341      ; 0.842      ;
; 0.335 ; sdram:inst1|colLoadNr[9]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 0.840      ;
; 0.339 ; sdram:inst1|pixelOut[6]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.340      ; 0.848      ;
; 0.340 ; genlock:inst4|col_number[4]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 0.845      ;
; 0.340 ; sdram:inst1|colLoadNr[6]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 0.845      ;
; 0.346 ; sdram:inst1|colLoadNr[7]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 0.851      ;
; 0.347 ; sdram:inst1|SdrRoutineSeq[11]              ; sdram:inst1|SdrRoutineSeq[11]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.546      ;
; 0.348 ; sdram:inst1|colStoreNr[9]                  ; sdram:inst1|colStoreNr[9]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.546      ;
; 0.353 ; genlock:inst4|col_number[6]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 0.858      ;
; 0.353 ; genlock:inst4|column[11]                   ; genlock:inst4|column[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.551      ;
; 0.355 ; genlock:inst4|col_number[3]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 0.860      ;
; 0.357 ; genlock:inst4|column[0]                    ; genlock:inst4|col_number[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; sdram:inst1|colLoadNr[1]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 0.863      ;
; 0.377 ; genlock:inst4|hcount[4]                    ; genlock:inst4|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.576      ;
; 0.381 ; sdram:inst1|colStoreNr[2]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.278      ; 0.828      ;
; 0.385 ; sdram:inst1|colStoreNr[7]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.278      ; 0.832      ;
; 0.386 ; sdram:inst1|colStoreNr[5]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.278      ; 0.833      ;
; 0.387 ; sdram:inst1|colStoreNr[5]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.278      ; 0.834      ;
; 0.407 ; sdram:inst1|colStoreNr[2]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.278      ; 0.854      ;
; 0.435 ; counter:inst3|\count:bitcount[0]           ; counter:inst3|q[0]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.634      ;
; 0.451 ; genlock:inst4|row_number[2]                ; sdram:inst1|curRow[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.649      ;
; 0.471 ; genlock:inst4|hcount[3]                    ; genlock:inst4|pixel_d[3]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.670      ;
; 0.475 ; genlock:inst4|row_number[9]                ; sdram:inst1|curRow[9]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.673      ;
; 0.480 ; sdram:inst1|SdrAddress[4]                  ; sdram:inst1|SdrAdr[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.679      ;
; 0.482 ; genlock:inst4|row_number[1]                ; sdram:inst1|SdrAddress[10]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.680      ;
; 0.485 ; sdram:inst1|SdrAddress[5]                  ; sdram:inst1|SdrAdr[5]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.684      ;
; 0.485 ; genlock:inst4|row_number[1]                ; sdram:inst1|curRow[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.683      ;
; 0.486 ; genlock:inst4|\process_b:pixel[0]          ; genlock:inst4|\process_b:pixel[1]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.684      ;
; 0.490 ; genlock:inst4|row_number[8]                ; sdram:inst1|curRow[8]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.688      ;
; 0.496 ; sdram:inst1|curRow[7]                      ; sdram:inst1|SdrAddress[16]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; sdram:inst1|curRow[5]                      ; sdram:inst1|SdrAddress[14]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.695      ;
; 0.499 ; sdram:inst1|wren_sdr                       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.337      ; 1.005      ;
; 0.499 ; sdram:inst1|Add0~30_OTERM17                ; sdram:inst1|Add0~30_OTERM17                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; sdram:inst1|Add0~22_OTERM25                ; sdram:inst1|Add0~22_OTERM25                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; sdram:inst1|Add0~14_OTERM33                ; sdram:inst1|Add0~14_OTERM33                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; genlock:inst4|column[9]                    ; genlock:inst4|col_number[9]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; sdram:inst1|Add0~26_OTERM21                ; sdram:inst1|Add0~26_OTERM21                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; sdram:inst1|Add0~18_OTERM29                ; sdram:inst1|Add0~18_OTERM29                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; genlock:inst4|hcount[2]                    ; genlock:inst4|hcount[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; sdram:inst1|Add0~4_OTERM43                 ; sdram:inst1|Add0~4_OTERM43                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; sdram:inst1|Add0~2_OTERM45                 ; sdram:inst1|Add0~2_OTERM45                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; genlock:inst4|vcount[11]                   ; genlock:inst4|vcount[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.700      ;
; 0.502 ; sdram:inst1|Add0~46_OTERM1                 ; sdram:inst1|Add0~46_OTERM1                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; sdram:inst1|Add0~34_OTERM13                ; sdram:inst1|Add0~34_OTERM13                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; genlock:inst4|vcount[12]                   ; genlock:inst4|vcount[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.701      ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.311 ; vgaout:inst|vcount[6]     ; vgaout:inst|vcount[6]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vgaout:inst|vcount[2]     ; vgaout:inst|vcount[2]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vgaout:inst|vcount[5]     ; vgaout:inst|vcount[5]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vgaout:inst|vcount[8]     ; vgaout:inst|vcount[8]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vgaout:inst|vcount[7]     ; vgaout:inst|vcount[7]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vgaout:inst|vcount[9]     ; vgaout:inst|vcount[9]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posy[2]  ; vgaout:inst|\bar:posy[2]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posy[1]  ; vgaout:inst|\bar:posy[1]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posy[0]  ; vgaout:inst|\bar:posy[0]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posx[10] ; vgaout:inst|\bar:posx[10]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posx[0]  ; vgaout:inst|\bar:posx[0]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posx[6]  ; vgaout:inst|\bar:posx[6]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posx[5]  ; vgaout:inst|\bar:posx[5]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posx[7]  ; vgaout:inst|\bar:posx[7]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posx[4]  ; vgaout:inst|\bar:posx[4]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posx[2]  ; vgaout:inst|\bar:posx[2]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posx[1]  ; vgaout:inst|\bar:posx[1]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posx[3]  ; vgaout:inst|\bar:posx[3]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posx[8]  ; vgaout:inst|\bar:posx[8]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posx[9]  ; vgaout:inst|\bar:posx[9]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|vcount[0]     ; vgaout:inst|vcount[0]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|vcount[1]     ; vgaout:inst|vcount[1]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|vcount[3]     ; vgaout:inst|vcount[3]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|vcount[4]     ; vgaout:inst|vcount[4]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.358 ; vgaout:inst|col_number[2] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 0.807      ;
; 0.364 ; vgaout:inst|hcount[13]    ; vgaout:inst|hcount[13]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.563      ;
; 0.369 ; vgaout:inst|col_number[1] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 0.818      ;
; 0.379 ; vgaout:inst|col_number[9] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 0.828      ;
; 0.386 ; vgaout:inst|col_number[3] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 0.835      ;
; 0.465 ; vgaout:inst|vsync         ; vgaout:inst|pixel[0]                                                                                     ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.664      ;
; 0.511 ; vgaout:inst|hcount[0]     ; vgaout:inst|col_number[0]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.709      ;
; 0.511 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[2]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.514 ; vgaout:inst|hcount[9]     ; vgaout:inst|hcount[9]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; vgaout:inst|hcount[7]     ; vgaout:inst|hcount[7]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; vgaout:inst|hcount[3]     ; vgaout:inst|hcount[3]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.516 ; vgaout:inst|hcount[8]     ; vgaout:inst|hcount[8]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[6]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.518 ; vgaout:inst|hcount[12]    ; vgaout:inst|hcount[12]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.519 ; vgaout:inst|vcount[7]     ; vgaout:inst|row_number[6]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.718      ;
; 0.519 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[11]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.718      ;
; 0.523 ; vgaout:inst|vcount[7]     ; vgaout:inst|row_number[7]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.722      ;
; 0.528 ; vgaout:inst|vcount[7]     ; vgaout:inst|row_number[5]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.727      ;
; 0.529 ; vgaout:inst|hcount[4]     ; vgaout:inst|hcount[4]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.530 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[1]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.729      ;
; 0.530 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[0]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.729      ;
; 0.578 ; vgaout:inst|col_number[7] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.027      ;
; 0.589 ; vgaout:inst|col_number[0] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.269      ; 1.027      ;
; 0.598 ; vgaout:inst|col_number[5] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.047      ;
; 0.602 ; vgaout:inst|col_number[6] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.051      ;
; 0.616 ; vgaout:inst|col_number[8] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.065      ;
; 0.658 ; vgaout:inst|hcount[10]    ; vgaout:inst|hcount[5]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.857      ;
; 0.661 ; vgaout:inst|hcount[10]    ; vgaout:inst|hcount[10]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.860      ;
; 0.691 ; vgaout:inst|vcount[6]     ; vgaout:inst|row_number[6]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.890      ;
; 0.695 ; vgaout:inst|vcount[8]     ; vgaout:inst|row_number[7]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.894      ;
; 0.704 ; vgaout:inst|vcount[5]     ; vgaout:inst|vsync                                                                                        ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.903      ;
; 0.708 ; vgaout:inst|vcount[6]     ; vgaout:inst|row_number[5]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.907      ;
; 0.728 ; vgaout:inst|vcount[6]     ; vgaout:inst|row_number[7]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.927      ;
; 0.751 ; vgaout:inst|vcount[8]     ; vgaout:inst|row_number[5]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.950      ;
; 0.752 ; vgaout:inst|vcount[8]     ; vgaout:inst|row_number[6]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.951      ;
; 0.756 ; vgaout:inst|vcount[3]     ; vgaout:inst|vsync                                                                                        ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.955      ;
; 0.759 ; vgaout:inst|hcount[7]     ; vgaout:inst|hcount[8]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; vgaout:inst|hcount[3]     ; vgaout:inst|hcount[4]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[3]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.959      ;
; 0.763 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[1]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.764 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[12]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.963      ;
; 0.765 ; vgaout:inst|hcount[8]     ; vgaout:inst|hcount[9]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[7]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.767 ; vgaout:inst|hcount[12]    ; vgaout:inst|hcount[13]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.966      ;
; 0.767 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[4]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.966      ;
; 0.768 ; vgaout:inst|vcount[6]     ; vgaout:inst|row_number[8]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.963      ;
; 0.770 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[2]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.969      ;
; 0.771 ; vgaout:inst|vcount[3]     ; vgaout:inst|row_number[2]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.967      ;
; 0.772 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[8]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.775 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[2]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.974      ;
; 0.782 ; vgaout:inst|hcount[13]    ; vgaout:inst|col_number[0]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.980      ;
; 0.785 ; vgaout:inst|hcount[4]     ; vgaout:inst|hcount[6]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.984      ;
; 0.805 ; vgaout:inst|col_number[4] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.254      ;
; 0.809 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[6]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.008      ;
; 0.809 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[5]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.008      ;
; 0.811 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[7]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.010      ;
; 0.811 ; vgaout:inst|vcount[2]     ; vgaout:inst|vsync                                                                                        ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.010      ;
; 0.814 ; vgaout:inst|vcount[0]     ; vgaout:inst|vsync                                                                                        ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.013      ;
; 0.823 ; vgaout:inst|vcount[1]     ; vgaout:inst|vsync                                                                                        ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.022      ;
; 0.842 ; vgaout:inst|vcount[8]     ; vgaout:inst|row_number[8]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.037      ;
; 0.843 ; vgaout:inst|hcount[10]    ; vgaout:inst|col_number[0]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.042      ;
; 0.848 ; vgaout:inst|hcount[9]     ; vgaout:inst|hcount[11]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.047      ;
; 0.848 ; vgaout:inst|hcount[7]     ; vgaout:inst|hcount[9]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.047      ;
; 0.853 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[13]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.052      ;
; 0.855 ; vgaout:inst|hcount[9]     ; vgaout:inst|hcount[12]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.054      ;
; 0.855 ; vgaout:inst|hcount[3]     ; vgaout:inst|hcount[6]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.054      ;
; 0.859 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[3]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.058      ;
; 0.861 ; vgaout:inst|hcount[8]     ; vgaout:inst|hcount[11]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.060      ;
; 0.861 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[9]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.060      ;
; 0.863 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[6]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.062      ;
; 0.864 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[3]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.063      ;
; 0.866 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[4]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.065      ;
; 0.868 ; vgaout:inst|hcount[8]     ; vgaout:inst|hcount[12]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.067      ;
; 0.871 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[4]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.070      ;
; 0.874 ; vgaout:inst|hcount[4]     ; vgaout:inst|hcount[7]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.073      ;
; 0.877 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[4]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.073      ;
+-------+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.312 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|\vertical:sync        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; input_detect:input_detect|\vertical:peak[3]     ; input_detect:input_detect|\vertical:peak[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; input_detect:input_detect|\horizontal:count[19] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; input_detect:input_detect|\horizontal:count[20] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|\horizontal:sync      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; input_detect:input_detect|\vertical:peak[0]     ; input_detect:input_detect|\vertical:peak[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; input_detect:input_detect|\horizontal:peak[0]   ; input_detect:input_detect|\horizontal:peak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; input_detect:input_detect|\horizontal:count[0]  ; input_detect:input_detect|\horizontal:count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.717 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|\vertical:peak[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.916      ;
; 0.718 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|\vertical:peak[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.917      ;
; 0.765 ; input_detect:input_detect|\horizontal:count[11] ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.768 ; input_detect:input_detect|\horizontal:count[9]  ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.966      ;
; 0.780 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.979      ;
; 0.856 ; input_detect:input_detect|\horizontal:peak[1]   ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.055      ;
; 0.858 ; input_detect:input_detect|\vertical:peak[1]     ; input_detect:input_detect|\vertical:peak[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.057      ;
; 0.858 ; input_detect:input_detect|\vertical:peak[3]     ; input_detect:input_detect|\vertical:peak[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.057      ;
; 0.862 ; input_detect:input_detect|\horizontal:count[8]  ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.060      ;
; 0.863 ; input_detect:input_detect|\horizontal:count[10] ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.061      ;
; 0.899 ; input_detect:input_detect|\horizontal:count[12] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.098      ;
; 0.908 ; input_detect:input_detect|\horizontal:peak[3]   ; input_detect:input_detect|\horizontal:peak[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.107      ;
; 0.909 ; HSYNC                                           ; input_detect:input_detect|hblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.050      ; 2.103      ;
; 0.920 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|hblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.119      ;
; 0.922 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|\horizontal:peak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.121      ;
; 0.924 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|\horizontal:peak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.123      ;
; 0.924 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.123      ;
; 0.925 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|\horizontal:peak[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.124      ;
; 0.925 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|hblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.124      ;
; 0.952 ; input_detect:input_detect|\horizontal:count[1]  ; input_detect:input_detect|\horizontal:count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.150      ;
; 0.994 ; VSYNC                                           ; input_detect:input_detect|vblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.050      ; 2.188      ;
; 1.006 ; VSYNC                                           ; input_detect:input_detect|\vertical:sync        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.050      ; 2.200      ;
; 1.009 ; input_detect:input_detect|\horizontal:count[11] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.208      ;
; 1.018 ; input_detect:input_detect|\horizontal:count[10] ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.216      ;
; 1.018 ; input_detect:input_detect|\horizontal:count[8]  ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.216      ;
; 1.021 ; input_detect:input_detect|\horizontal:count[15] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.219      ;
; 1.025 ; input_detect:input_detect|\horizontal:count[20] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.224      ;
; 1.026 ; input_detect:input_detect|\horizontal:count[10] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.224      ;
; 1.030 ; input_detect:input_detect|\horizontal:peak[3]   ; input_detect:input_detect|hblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.229      ;
; 1.035 ; input_detect:input_detect|\horizontal:peak[3]   ; input_detect:input_detect|\horizontal:sync      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.234      ;
; 1.035 ; input_detect:input_detect|\horizontal:peak[3]   ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.234      ;
; 1.036 ; input_detect:input_detect|\horizontal:peak[3]   ; input_detect:input_detect|\horizontal:peak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.235      ;
; 1.036 ; input_detect:input_detect|\horizontal:peak[3]   ; input_detect:input_detect|\horizontal:peak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.235      ;
; 1.037 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|\horizontal:sync      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.236      ;
; 1.051 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.250      ;
; 1.052 ; input_detect:input_detect|\horizontal:count[6]  ; input_detect:input_detect|\horizontal:count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.251      ;
; 1.055 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.254      ;
; 1.056 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|\horizontal:peak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.255      ;
; 1.056 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|\horizontal:peak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.255      ;
; 1.059 ; input_detect:input_detect|\horizontal:count[2]  ; input_detect:input_detect|\horizontal:count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.258      ;
; 1.059 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.258      ;
; 1.060 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.259      ;
; 1.060 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.259      ;
; 1.062 ; HSYNC                                           ; input_detect:input_detect|\horizontal:peak[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.050      ; 2.256      ;
; 1.064 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|video_active          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.263      ;
; 1.073 ; input_detect:input_detect|\horizontal:count[7]  ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.272      ;
; 1.082 ; input_detect:input_detect|\vertical:peak[2]     ; input_detect:input_detect|\vertical:peak[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.281      ;
; 1.091 ; input_detect:input_detect|\horizontal:count[5]  ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.289      ;
; 1.101 ; input_detect:input_detect|\horizontal:count[9]  ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.299      ;
; 1.106 ; input_detect:input_detect|\horizontal:count[9]  ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.304      ;
; 1.109 ; input_detect:input_detect|\horizontal:count[9]  ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.307      ;
; 1.111 ; input_detect:input_detect|\horizontal:count[13] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.309      ;
; 1.114 ; input_detect:input_detect|\horizontal:count[8]  ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.312      ;
; 1.115 ; input_detect:input_detect|\horizontal:peak[0]   ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.314      ;
; 1.117 ; input_detect:input_detect|\vertical:peak[0]     ; input_detect:input_detect|\vertical:peak[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.316      ;
; 1.119 ; input_detect:input_detect|\horizontal:count[8]  ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.317      ;
; 1.122 ; input_detect:input_detect|\horizontal:peak[1]   ; input_detect:input_detect|hblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.321      ;
; 1.122 ; input_detect:input_detect|\horizontal:count[8]  ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.320      ;
; 1.127 ; input_detect:input_detect|\horizontal:peak[1]   ; input_detect:input_detect|\horizontal:sync      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.326      ;
; 1.128 ; input_detect:input_detect|\horizontal:peak[1]   ; input_detect:input_detect|\horizontal:peak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.327      ;
; 1.128 ; input_detect:input_detect|\horizontal:peak[1]   ; input_detect:input_detect|\horizontal:peak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.327      ;
; 1.129 ; input_detect:input_detect|\horizontal:count[1]  ; input_detect:input_detect|\horizontal:count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.328      ;
; 1.132 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|\vertical:peak[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.331      ;
; 1.134 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|\vertical:peak[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.333      ;
; 1.137 ; input_detect:input_detect|\horizontal:peak[0]   ; input_detect:input_detect|hblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.336      ;
; 1.139 ; input_detect:input_detect|\horizontal:count[14] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.337      ;
; 1.142 ; input_detect:input_detect|\horizontal:peak[0]   ; input_detect:input_detect|\horizontal:sync      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.341      ;
; 1.143 ; input_detect:input_detect|\horizontal:peak[0]   ; input_detect:input_detect|\horizontal:peak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.342      ;
; 1.147 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.346      ;
; 1.151 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.350      ;
; 1.152 ; input_detect:input_detect|\horizontal:count[3]  ; input_detect:input_detect|\horizontal:count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.351      ;
; 1.155 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.354      ;
; 1.156 ; input_detect:input_detect|\horizontal:count[19] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.355      ;
; 1.164 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|\horizontal:peak[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.363      ;
; 1.165 ; HSYNC                                           ; input_detect:input_detect|\horizontal:sync      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.050      ; 2.359      ;
; 1.189 ; input_detect:input_detect|\horizontal:count[18] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.387      ;
; 1.197 ; input_detect:input_detect|\horizontal:count[18] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.395      ;
; 1.197 ; input_detect:input_detect|\vertical:peak[1]     ; input_detect:input_detect|\vertical:peak[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.396      ;
; 1.198 ; input_detect:input_detect|\horizontal:count[18] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.396      ;
; 1.198 ; input_detect:input_detect|\horizontal:count[18] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.396      ;
; 1.202 ; input_detect:input_detect|\horizontal:count[18] ; input_detect:input_detect|video_active          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.400      ;
; 1.211 ; input_detect:input_detect|\horizontal:count[4]  ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.410      ;
; 1.212 ; input_detect:input_detect|\vertical:peak[2]     ; input_detect:input_detect|\vertical:peak[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.411      ;
; 1.213 ; input_detect:input_detect|\vertical:peak[0]     ; input_detect:input_detect|\vertical:peak[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.412      ;
; 1.225 ; input_detect:input_detect|\horizontal:count[16] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.423      ;
; 1.236 ; input_detect:input_detect|\horizontal:peak[1]   ; input_detect:input_detect|\horizontal:peak[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.435      ;
; 1.240 ; input_detect:input_detect|\horizontal:count[19] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.439      ;
; 1.246 ; input_detect:input_detect|\horizontal:count[17] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.444      ;
; 1.251 ; input_detect:input_detect|\horizontal:peak[0]   ; input_detect:input_detect|\horizontal:peak[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.450      ;
; 1.257 ; input_detect:input_detect|\horizontal:count[7]  ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.455      ;
; 1.266 ; input_detect:input_detect|\horizontal:count[5]  ; input_detect:input_detect|\horizontal:count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.465      ;
; 1.270 ; input_detect:input_detect|\horizontal:count[7]  ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.468      ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                        ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 7.069 ; sdram:inst1|rowLoadAck ; vgaout:inst|load_req ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.059     ; 1.597      ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                         ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.309 ; sdram:inst1|rowLoadAck ; vgaout:inst|load_req ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.504      ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 4.110 ; 4.340        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.110 ; 4.340        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.110 ; 4.340        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.110 ; 4.340        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.110 ; 4.340        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 4.110 ; 4.340        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_we_reg       ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[0]                                                                     ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[1]                                                                     ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[2]                                                                     ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[3]                                                                     ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[4]                                                                     ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[5]                                                                     ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[6]                                                                     ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[0]                                                                   ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[1]                                                                   ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[2]                                                                   ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[3]                                                                   ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[4]                                                                   ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[5]                                                                   ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[6]                                                                   ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[0]                                                                       ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[1]                                                                       ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[2]                                                                       ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[3]                                                                       ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[4]                                                                       ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[5]                                                                       ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[6]                                                                       ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[0]                                                                                   ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[1]                                                                                   ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[2]                                                                                   ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[3]                                                                                   ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[4]                                                                                   ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[5]                                                                                   ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[6]                                                                                   ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[7]                                                                                   ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[8]                                                                                   ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|\count:bitcount[0]                                                                         ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|\count:bitcount[1]                                                                         ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|\count:bitcount[2]                                                                         ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|q[0]                                                                                       ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|q[1]                                                                                       ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|q[2]                                                                                       ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:pixel[0]                                                                        ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:pixel[1]                                                                        ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:pixel[2]                                                                        ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[0]                                                                                    ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[5]                                                                                    ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|artifact_mode                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|hcount[0]                                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|hcount[1]                                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|hcount[2]                                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|hcount[3]                                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|hcount[4]                                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[0]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[1]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[2]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[3]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[4]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[5]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[6]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[7]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[8]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[0]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[1]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[2]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[3]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[4]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[5]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[6]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[7]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[8]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|top_border[1]                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[0]                                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[10]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[11]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[12]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[13]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[1]                                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[2]                                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[3]                                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[4]                                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[5]                                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[6]                                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[7]                                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[8]                                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[9]                                                                                  ;
; 4.112 ; 4.342        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.112 ; 4.342        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.112 ; 4.342        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:inst1|Add0~0_OTERM47                                                                               ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:inst1|Add0~10_OTERM37                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:inst1|Add0~12_OTERM35                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:inst1|Add0~14_OTERM33                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:inst1|Add0~16_OTERM31                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:inst1|Add0~18_OTERM29                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:inst1|Add0~20_OTERM27                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:inst1|Add0~22_OTERM25                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:inst1|Add0~24_OTERM23                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:inst1|Add0~26_OTERM21                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram:inst1|Add0~28_OTERM19                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                          ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[10]                            ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[1]                             ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[5]                             ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[8]                             ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[9]                             ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[0]                             ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[11]                            ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[12]                            ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[13]                            ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[14]                            ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[15]                            ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[16]                            ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[17]                            ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[18]                            ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[19]                            ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[20]                            ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[21]                            ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[2]                             ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[3]                             ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[4]                             ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[6]                             ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[7]                             ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[0]                              ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[1]                              ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[2]                              ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[3]                              ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:sync                                 ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[0]                                ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[1]                                ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[2]                                ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[3]                                ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:sync                                   ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|hblank_out                                       ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|store_req                                        ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|vblank_out                                       ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|video_active                                     ;
; 4.216 ; 4.400        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|store_req                                        ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[0]                             ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[10]                            ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[11]                            ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[12]                            ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[13]                            ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[14]                            ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[15]                            ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[16]                            ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[17]                            ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[18]                            ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[19]                            ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[1]                             ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[20]                            ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[21]                            ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[2]                             ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[3]                             ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[4]                             ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[5]                             ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[6]                             ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[7]                             ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[8]                             ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[9]                             ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[0]                              ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[1]                              ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[2]                              ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[3]                              ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:sync                                 ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[0]                                ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[1]                                ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[2]                                ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[3]                                ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:sync                                   ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|hblank_out                                       ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|vblank_out                                       ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|video_active                                     ;
; 4.348 ; 4.348        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 4.348 ; 4.348        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 4.352 ; 4.352        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[10]|clk                                     ;
; 4.352 ; 4.352        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[1]|clk                                      ;
; 4.352 ; 4.352        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[5]|clk                                      ;
; 4.352 ; 4.352        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[8]|clk                                      ;
; 4.352 ; 4.352        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[9]|clk                                      ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[0]|clk                                      ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[11]|clk                                     ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[12]|clk                                     ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[13]|clk                                     ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[14]|clk                                     ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[15]|clk                                     ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[16]|clk                                     ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[17]|clk                                     ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[18]|clk                                     ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[19]|clk                                     ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[20]|clk                                     ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[21]|clk                                     ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[2]|clk                                      ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[3]|clk                                      ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[4]|clk                                      ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[6]|clk                                      ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[7]|clk                                      ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:peak[0]|clk                                       ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:peak[1]|clk                                       ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:peak[2]|clk                                       ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:peak[3]|clk                                       ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.878  ; 9.878        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.879  ; 9.879        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.120 ; 10.120       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.121 ; 10.121       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[0]                                                                                 ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[10]                                                                                ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[1]                                                                                 ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[2]                                                                                 ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[3]                                                                                 ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[4]                                                                                 ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[5]                                                                                 ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[6]                                                                                 ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[7]                                                                                 ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[8]                                                                                 ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[9]                                                                                 ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posy[0]                                                                                 ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posy[1]                                                                                 ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posy[2]                                                                                 ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[10]                                                                                 ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[1]                                                                                  ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[2]                                                                                  ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[3]                                                                                  ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[4]                                                                                  ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[5]                                                                                  ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[6]                                                                                  ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[7]                                                                                  ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[8]                                                                                  ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[9]                                                                                  ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[1]                                                                                ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[2]                                                                                ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[3]                                                                                ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[4]                                                                                ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[5]                                                                                ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[6]                                                                                ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[7]                                                                                ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[8]                                                                                ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[9]                                                                                ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hsync                                                                                        ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[10]                                                                                    ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[2]                                                                                     ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[3]                                                                                     ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[4]                                                                                     ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[5]                                                                                     ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[6]                                                                                     ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[7]                                                                                     ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[8]                                                                                     ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[9]                                                                                     ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|videoh                                                                                       ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[0]                                                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[0]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[10]                                                                                   ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[11]                                                                                   ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[12]                                                                                   ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[13]                                                                                   ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[1]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[2]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[3]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[4]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[5]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[6]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[7]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[8]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[9]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[0]                                                                                     ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[0]                                                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[1]                                                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[2]                                                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[3]                                                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[4]                                                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[5]                                                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[6]                                                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[7]                                                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[8]                                                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[0]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[1]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[2]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[3]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[4]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[5]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[6]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[7]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[8]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[9]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|videov                                                                                       ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vsync                                                                                        ;
; 12.257 ; 12.487       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 12.257 ; 12.487       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 12.257 ; 12.487       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 12.257 ; 12.487       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 12.257 ; 12.487       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 12.257 ; 12.487       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 12.257 ; 12.487       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 12.257 ; 12.487       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 12.257 ; 12.487       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 12.257 ; 12.487       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 12.280 ; 12.510       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 12.280 ; 12.510       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 12.280 ; 12.510       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 12.280 ; 12.510       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 12.280 ; 12.510       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 12.280 ; 12.510       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 12.280 ; 12.510       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 12.280 ; 12.510       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 12.280 ; 12.510       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; 6.101 ; 6.358 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; 5.348 ; 5.416 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC     ; CLOCK_50   ; 3.167 ; 3.239 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; BRIGHT    ; CLOCK_50   ; 3.073 ; 3.507 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFB     ; CLOCK_50   ; 4.404 ; 4.688 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFG     ; CLOCK_50   ; 5.219 ; 5.485 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFR     ; CLOCK_50   ; 3.948 ; 4.227 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP2       ; CLOCK_50   ; 2.096 ; 2.454 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP3       ; CLOCK_50   ; 2.101 ; 2.439 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP4       ; CLOCK_50   ; 2.978 ; 3.321 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP5       ; CLOCK_50   ; 3.607 ; 3.936 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP0       ; CLOCK_50   ; 5.369 ; 5.843 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; -2.155 ; -2.427 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; -1.195 ; -1.340 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC     ; CLOCK_50   ; -1.280 ; -1.350 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; BRIGHT    ; CLOCK_50   ; -1.633 ; -2.038 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFB     ; CLOCK_50   ; -1.755 ; -1.963 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFG     ; CLOCK_50   ; -1.369 ; -1.554 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFR     ; CLOCK_50   ; -1.615 ; -1.850 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP2       ; CLOCK_50   ; -1.395 ; -1.763 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP3       ; CLOCK_50   ; -1.427 ; -1.754 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP4       ; CLOCK_50   ; -1.704 ; -2.085 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP5       ; CLOCK_50   ; -1.792 ; -2.165 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP0       ; CLOCK_50   ; -3.780 ; -4.162 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 7.086 ; 7.670 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB1     ; CLOCK_50   ; 4.479 ; 4.583 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB2     ; CLOCK_50   ; 4.242 ; 4.330 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG0     ; CLOCK_50   ; 4.840 ; 4.812 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG1     ; CLOCK_50   ; 4.916 ; 4.875 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG2     ; CLOCK_50   ; 5.035 ; 5.090 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAHS     ; CLOCK_50   ; 3.464 ; 3.521 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR0     ; CLOCK_50   ; 4.627 ; 4.679 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR1     ; CLOCK_50   ; 4.849 ; 4.923 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR2     ; CLOCK_50   ; 4.757 ; 4.821 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAVS     ; CLOCK_50   ; 3.764 ; 3.818 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 6.033 ; 6.616 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB1     ; CLOCK_50   ; 3.770 ; 3.830 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB2     ; CLOCK_50   ; 3.554 ; 3.614 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG0     ; CLOCK_50   ; 4.056 ; 4.102 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG1     ; CLOCK_50   ; 4.053 ; 4.099 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG2     ; CLOCK_50   ; 4.318 ; 4.335 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAHS     ; CLOCK_50   ; 3.011 ; 3.067 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR0     ; CLOCK_50   ; 3.926 ; 3.952 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR1     ; CLOCK_50   ; 4.284 ; 4.344 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR2     ; CLOCK_50   ; 4.160 ; 4.197 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAVS     ; CLOCK_50   ; 3.299 ; 3.352 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.984  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.988  ; 0.000         ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 15.510 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.146 ; 0.000         ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.182 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 7.649 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.792 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.115  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.149  ; 0.000         ;
; CLOCK_50                                             ; 9.587  ; 0.000         ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 12.255 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+-------+-----------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.984 ; FP1                                           ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.700      ;
; 3.990 ; FP1                                           ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.694      ;
; 3.994 ; FP1                                           ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.690      ;
; 4.038 ; FP1                                           ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.646      ;
; 4.041 ; FP1                                           ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.643      ;
; 4.051 ; FP1                                           ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.633      ;
; 4.057 ; FP1                                           ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.627      ;
; 4.114 ; FP1                                           ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.570      ;
; 4.118 ; FP1                                           ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.566      ;
; 4.257 ; FP1                                           ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.427      ;
; 4.262 ; FP1                                           ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.422      ;
; 4.293 ; FP1                                           ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.391      ;
; 4.325 ; FP1                                           ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.359      ;
; 4.325 ; FP1                                           ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.359      ;
; 4.364 ; FP1                                           ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.320      ;
; 4.373 ; FP1                                           ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.311      ;
; 4.393 ; FP1                                           ; input_detect:input_detect|\horizontal:count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.291      ;
; 4.394 ; FP1                                           ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.290      ;
; 4.451 ; FP1                                           ; input_detect:input_detect|\horizontal:count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.233      ;
; 4.509 ; FP1                                           ; input_detect:input_detect|\horizontal:count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.175      ;
; 4.519 ; FP1                                           ; input_detect:input_detect|\horizontal:count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.165      ;
; 4.676 ; FP1                                           ; input_detect:input_detect|\horizontal:count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.008      ;
; 4.741 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.943      ;
; 4.747 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.937      ;
; 4.751 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.933      ;
; 4.795 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.889      ;
; 4.798 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.886      ;
; 4.808 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.876      ;
; 4.814 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.870      ;
; 4.832 ; FP1                                           ; input_detect:input_detect|video_active          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.852      ;
; 4.871 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.813      ;
; 4.875 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.809      ;
; 5.014 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.670      ;
; 5.019 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.665      ;
; 5.050 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.634      ;
; 5.082 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.602      ;
; 5.082 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.602      ;
; 5.121 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.563      ;
; 5.130 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.554      ;
; 5.150 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.534      ;
; 5.151 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.533      ;
; 5.208 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.476      ;
; 5.266 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.418      ;
; 5.276 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.408      ;
; 5.433 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.251      ;
; 5.551 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.126      ;
; 5.557 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.120      ;
; 5.561 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.116      ;
; 5.589 ; HSYNC                                         ; input_detect:input_detect|video_active          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.095      ;
; 5.597 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.080      ;
; 5.603 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.074      ;
; 5.605 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.072      ;
; 5.607 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.070      ;
; 5.608 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.069      ;
; 5.618 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.059      ;
; 5.624 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.053      ;
; 5.651 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.026      ;
; 5.654 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.023      ;
; 5.661 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.016      ;
; 5.664 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.013      ;
; 5.667 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.010      ;
; 5.670 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.007      ;
; 5.671 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.006      ;
; 5.681 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.996      ;
; 5.685 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.992      ;
; 5.715 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.962      ;
; 5.718 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.959      ;
; 5.727 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.950      ;
; 5.728 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.949      ;
; 5.731 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.946      ;
; 5.734 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.943      ;
; 5.766 ; FP1                                           ; input_detect:input_detect|hblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.970      ; 2.921      ;
; 5.791 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.886      ;
; 5.795 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.882      ;
; 5.824 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.853      ;
; 5.829 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.848      ;
; 5.860 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.817      ;
; 5.870 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.807      ;
; 5.873 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.804      ;
; 5.875 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.802      ;
; 5.879 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.798      ;
; 5.883 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.794      ;
; 5.892 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.785      ;
; 5.892 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.785      ;
; 5.906 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.771      ;
; 5.927 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.750      ;
; 5.930 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.747      ;
; 5.931 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.746      ;
; 5.934 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.743      ;
; 5.938 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.739      ;
; 5.938 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.739      ;
; 5.939 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.738      ;
; 5.940 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.737      ;
; 5.940 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.737      ;
; 5.946 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.731      ;
; 5.960 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.717      ;
; 5.961 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.716      ;
; 5.970 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.707      ;
; 5.977 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.700      ;
; 5.984 ; input_detect:input_detect|\horizontal:sync    ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.693      ;
+-------+-----------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                    ;
+-------+------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.988 ; DIFFG                        ; adc:inst2|pixel_adc[5]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; 1.960      ; 4.689      ;
; 4.447 ; DIFFB                        ; adc:inst2|pixel_adc[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; 1.959      ; 4.229      ;
; 4.527 ; DIFFB                        ; adc:inst2|pixel_adc[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; 1.958      ; 4.148      ;
; 4.597 ; sdram:inst1|SdrRoutineSeq[7] ; sdram:inst1|SdrDat[12]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 4.081      ;
; 4.597 ; sdram:inst1|SdrRoutineSeq[7] ; sdram:inst1|SdrDat[5]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 4.081      ;
; 4.598 ; sdram:inst1|SdrRoutineSeq[7] ; sdram:inst1|SdrDat[14]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 4.080      ;
; 4.598 ; sdram:inst1|SdrRoutineSeq[7] ; sdram:inst1|SdrDat[4]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 4.080      ;
; 4.598 ; sdram:inst1|SdrRoutineSeq[7] ; sdram:inst1|SdrDat[3]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 4.080      ;
; 4.599 ; sdram:inst1|SdrRoutineSeq[7] ; sdram:inst1|SdrDat[13]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 4.079      ;
; 4.599 ; sdram:inst1|SdrRoutineSeq[7] ; sdram:inst1|SdrDat[10]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 4.079      ;
; 4.600 ; sdram:inst1|SdrRoutineSeq[7] ; sdram:inst1|SdrDat[15]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 4.078      ;
; 4.600 ; sdram:inst1|SdrRoutineSeq[7] ; sdram:inst1|SdrDat[7]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 4.078      ;
; 4.601 ; sdram:inst1|SdrRoutineSeq[7] ; sdram:inst1|SdrDat[9]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 4.077      ;
; 4.601 ; sdram:inst1|SdrRoutineSeq[7] ; sdram:inst1|SdrDat[6]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 4.077      ;
; 4.602 ; sdram:inst1|SdrRoutineSeq[7] ; sdram:inst1|SdrDat[11]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 4.076      ;
; 4.602 ; sdram:inst1|SdrRoutineSeq[7] ; sdram:inst1|SdrDat[8]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 4.076      ;
; 4.603 ; sdram:inst1|SdrRoutineSeq[7] ; sdram:inst1|SdrDat[2]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 4.075      ;
; 4.604 ; sdram:inst1|SdrRoutineSeq[7] ; sdram:inst1|SdrDat[1]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 4.074      ;
; 4.704 ; sdram:inst1|SdrRoutineSeq[4] ; sdram:inst1|SdrDat[12]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.974      ;
; 4.704 ; sdram:inst1|SdrRoutineSeq[4] ; sdram:inst1|SdrDat[5]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.974      ;
; 4.705 ; sdram:inst1|SdrRoutineSeq[4] ; sdram:inst1|SdrDat[14]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.973      ;
; 4.705 ; sdram:inst1|SdrRoutineSeq[4] ; sdram:inst1|SdrDat[4]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.973      ;
; 4.705 ; sdram:inst1|SdrRoutineSeq[4] ; sdram:inst1|SdrDat[3]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.973      ;
; 4.706 ; sdram:inst1|SdrRoutineSeq[4] ; sdram:inst1|SdrDat[13]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.972      ;
; 4.706 ; sdram:inst1|SdrRoutineSeq[4] ; sdram:inst1|SdrDat[10]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.972      ;
; 4.707 ; sdram:inst1|SdrRoutineSeq[4] ; sdram:inst1|SdrDat[15]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.971      ;
; 4.707 ; sdram:inst1|SdrRoutineSeq[4] ; sdram:inst1|SdrDat[7]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.971      ;
; 4.708 ; sdram:inst1|SdrRoutineSeq[4] ; sdram:inst1|SdrDat[9]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.970      ;
; 4.708 ; sdram:inst1|SdrRoutineSeq[4] ; sdram:inst1|SdrDat[6]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.970      ;
; 4.709 ; sdram:inst1|SdrRoutineSeq[4] ; sdram:inst1|SdrDat[11]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.969      ;
; 4.709 ; sdram:inst1|SdrRoutineSeq[4] ; sdram:inst1|SdrDat[8]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.969      ;
; 4.710 ; sdram:inst1|SdrRoutineSeq[4] ; sdram:inst1|SdrDat[2]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.968      ;
; 4.711 ; sdram:inst1|SdrRoutineSeq[4] ; sdram:inst1|SdrDat[1]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.967      ;
; 4.719 ; sdram:inst1|SdrRoutineSeq[5] ; sdram:inst1|SdrDat[12]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.959      ;
; 4.719 ; sdram:inst1|SdrRoutineSeq[5] ; sdram:inst1|SdrDat[5]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.959      ;
; 4.720 ; sdram:inst1|SdrRoutineSeq[5] ; sdram:inst1|SdrDat[14]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.958      ;
; 4.720 ; sdram:inst1|SdrRoutineSeq[5] ; sdram:inst1|SdrDat[4]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.958      ;
; 4.720 ; sdram:inst1|SdrRoutineSeq[5] ; sdram:inst1|SdrDat[3]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.958      ;
; 4.721 ; sdram:inst1|SdrRoutineSeq[5] ; sdram:inst1|SdrDat[13]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.957      ;
; 4.721 ; sdram:inst1|SdrRoutineSeq[5] ; sdram:inst1|SdrDat[10]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.957      ;
; 4.722 ; sdram:inst1|SdrRoutineSeq[5] ; sdram:inst1|SdrDat[15]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.956      ;
; 4.722 ; sdram:inst1|SdrRoutineSeq[5] ; sdram:inst1|SdrDat[7]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.956      ;
; 4.723 ; sdram:inst1|SdrRoutineSeq[5] ; sdram:inst1|SdrDat[9]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.955      ;
; 4.723 ; sdram:inst1|SdrRoutineSeq[5] ; sdram:inst1|SdrDat[6]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.955      ;
; 4.724 ; sdram:inst1|SdrRoutineSeq[5] ; sdram:inst1|SdrDat[11]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.954      ;
; 4.724 ; sdram:inst1|SdrRoutineSeq[5] ; sdram:inst1|SdrDat[8]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.954      ;
; 4.725 ; sdram:inst1|SdrRoutineSeq[5] ; sdram:inst1|SdrDat[2]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.953      ;
; 4.726 ; sdram:inst1|SdrRoutineSeq[5] ; sdram:inst1|SdrDat[1]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.952      ;
; 4.767 ; sdram:inst1|SdrRoutineSeq[3] ; sdram:inst1|SdrDat[12]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.911      ;
; 4.767 ; sdram:inst1|SdrRoutineSeq[3] ; sdram:inst1|SdrDat[5]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.911      ;
; 4.768 ; FP5                          ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; 2.140      ; 4.111      ;
; 4.768 ; sdram:inst1|SdrRoutineSeq[3] ; sdram:inst1|SdrDat[14]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.910      ;
; 4.768 ; sdram:inst1|SdrRoutineSeq[3] ; sdram:inst1|SdrDat[4]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.910      ;
; 4.768 ; sdram:inst1|SdrRoutineSeq[3] ; sdram:inst1|SdrDat[3]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.910      ;
; 4.769 ; sdram:inst1|SdrRoutineSeq[3] ; sdram:inst1|SdrDat[13]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.909      ;
; 4.769 ; sdram:inst1|SdrRoutineSeq[3] ; sdram:inst1|SdrDat[10]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.909      ;
; 4.770 ; sdram:inst1|SdrRoutineSeq[3] ; sdram:inst1|SdrDat[15]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.908      ;
; 4.770 ; sdram:inst1|SdrRoutineSeq[3] ; sdram:inst1|SdrDat[7]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.908      ;
; 4.771 ; sdram:inst1|SdrRoutineSeq[3] ; sdram:inst1|SdrDat[9]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.907      ;
; 4.771 ; sdram:inst1|SdrRoutineSeq[3] ; sdram:inst1|SdrDat[6]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.907      ;
; 4.772 ; sdram:inst1|SdrRoutineSeq[3] ; sdram:inst1|SdrDat[11]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.906      ;
; 4.772 ; sdram:inst1|SdrRoutineSeq[3] ; sdram:inst1|SdrDat[8]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.906      ;
; 4.773 ; sdram:inst1|SdrRoutineSeq[3] ; sdram:inst1|SdrDat[2]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.905      ;
; 4.774 ; sdram:inst1|SdrRoutineSeq[3] ; sdram:inst1|SdrDat[1]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.904      ;
; 4.779 ; DIFFR                        ; adc:inst2|pixel_adc[8]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; 1.957      ; 3.895      ;
; 4.786 ; DIFFB                        ; adc:inst2|pixel_adc[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; 1.959      ; 3.890      ;
; 4.800 ; sdram:inst1|SdrRoutineSeq[1] ; sdram:inst1|SdrDat[12]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.878      ;
; 4.800 ; sdram:inst1|SdrRoutineSeq[1] ; sdram:inst1|SdrDat[5]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.878      ;
; 4.801 ; sdram:inst1|SdrRoutineSeq[1] ; sdram:inst1|SdrDat[14]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.877      ;
; 4.801 ; sdram:inst1|SdrRoutineSeq[1] ; sdram:inst1|SdrDat[4]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.877      ;
; 4.801 ; sdram:inst1|SdrRoutineSeq[1] ; sdram:inst1|SdrDat[3]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.877      ;
; 4.802 ; sdram:inst1|SdrRoutineSeq[1] ; sdram:inst1|SdrDat[13]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.876      ;
; 4.802 ; sdram:inst1|SdrRoutineSeq[1] ; sdram:inst1|SdrDat[10]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.876      ;
; 4.803 ; sdram:inst1|SdrRoutineSeq[1] ; sdram:inst1|SdrDat[15]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.875      ;
; 4.803 ; sdram:inst1|SdrRoutineSeq[1] ; sdram:inst1|SdrDat[7]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.875      ;
; 4.804 ; sdram:inst1|SdrRoutineSeq[1] ; sdram:inst1|SdrDat[9]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.874      ;
; 4.804 ; sdram:inst1|SdrRoutineSeq[1] ; sdram:inst1|SdrDat[6]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.874      ;
; 4.805 ; sdram:inst1|SdrRoutineSeq[1] ; sdram:inst1|SdrDat[11]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.873      ;
; 4.805 ; sdram:inst1|SdrRoutineSeq[1] ; sdram:inst1|SdrDat[8]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.873      ;
; 4.806 ; sdram:inst1|SdrRoutineSeq[1] ; sdram:inst1|SdrDat[2]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.872      ;
; 4.807 ; sdram:inst1|SdrRoutineSeq[1] ; sdram:inst1|SdrDat[1]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.871      ;
; 4.889 ; sdram:inst1|SdrRoutineSeq[6] ; sdram:inst1|SdrDat[12]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.789      ;
; 4.889 ; sdram:inst1|SdrRoutineSeq[6] ; sdram:inst1|SdrDat[5]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.789      ;
; 4.890 ; sdram:inst1|SdrRoutineSeq[6] ; sdram:inst1|SdrDat[14]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.788      ;
; 4.890 ; sdram:inst1|SdrRoutineSeq[6] ; sdram:inst1|SdrDat[4]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.788      ;
; 4.890 ; sdram:inst1|SdrRoutineSeq[6] ; sdram:inst1|SdrDat[3]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.788      ;
; 4.891 ; sdram:inst1|SdrRoutineSeq[6] ; sdram:inst1|SdrDat[13]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.787      ;
; 4.891 ; sdram:inst1|SdrRoutineSeq[6] ; sdram:inst1|SdrDat[10]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.787      ;
; 4.892 ; sdram:inst1|SdrRoutineSeq[6] ; sdram:inst1|SdrDat[15]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.786      ;
; 4.892 ; sdram:inst1|SdrRoutineSeq[6] ; sdram:inst1|SdrDat[7]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.786      ;
; 4.893 ; sdram:inst1|SdrRoutineSeq[6] ; sdram:inst1|SdrDat[9]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.785      ;
; 4.893 ; sdram:inst1|SdrRoutineSeq[6] ; sdram:inst1|SdrDat[6]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.785      ;
; 4.894 ; sdram:inst1|SdrRoutineSeq[6] ; sdram:inst1|SdrDat[11]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.784      ;
; 4.894 ; sdram:inst1|SdrRoutineSeq[6] ; sdram:inst1|SdrDat[8]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.784      ;
; 4.895 ; sdram:inst1|SdrRoutineSeq[6] ; sdram:inst1|SdrDat[2]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.783      ;
; 4.896 ; sdram:inst1|SdrRoutineSeq[6] ; sdram:inst1|SdrDat[1]~en                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.782      ;
; 4.911 ; DIFFR                        ; adc:inst2|pixel_adc[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; 1.957      ; 3.763      ;
; 4.911 ; sdram:inst1|SdrRoutineSeq[5] ; sdram:inst1|SdrAddress[12]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.034     ; 3.772      ;
; 4.911 ; sdram:inst1|SdrRoutineSeq[9] ; sdram:inst1|SdrRoutine.SdrRoutine_LoadRow                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.036     ; 3.770      ;
; 4.912 ; sdram:inst1|SdrRoutineSeq[9] ; sdram:inst1|SdrRoutine.SdrRoutine_StoreRow                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.036     ; 3.769      ;
+-------+------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+--------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.510 ; vgaout:inst|pixel[2]     ; VGAB0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.046     ; 5.424      ;
; 15.880 ; vgaout:inst|barcolor[2]  ; VGAB0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.044     ; 5.056      ;
; 17.651 ; vgaout:inst|barcolor[7]  ; VGAG2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.046     ; 3.283      ;
; 17.759 ; vgaout:inst|pixel[9]     ; VGAR1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.044     ; 3.177      ;
; 17.770 ; vgaout:inst|barcolor[9]  ; VGAR1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.044     ; 3.166      ;
; 17.811 ; vgaout:inst|pixel[7]     ; VGAG2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.046     ; 3.123      ;
; 17.831 ; vgaout:inst|barcolor[10] ; VGAR2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.044     ; 3.105      ;
; 17.833 ; vgaout:inst|barcolor[6]  ; VGAG1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.046     ; 3.101      ;
; 17.846 ; vgaout:inst|barcolor[5]  ; VGAG0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.045     ; 3.089      ;
; 17.906 ; vgaout:inst|pixel[10]    ; VGAR2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.044     ; 3.030      ;
; 17.927 ; vgaout:inst|barcolor[8]  ; VGAR0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.044     ; 3.009      ;
; 17.981 ; vgaout:inst|pixel[6]     ; VGAG1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.046     ; 2.953      ;
; 18.012 ; vgaout:inst|pixel[5]     ; VGAG0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.046     ; 2.922      ;
; 18.028 ; vgaout:inst|pixel[3]     ; VGAB1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.046     ; 2.906      ;
; 18.080 ; vgaout:inst|pixel[8]     ; VGAR0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.044     ; 2.856      ;
; 18.197 ; vgaout:inst|barcolor[3]  ; VGAB1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.046     ; 2.737      ;
; 18.206 ; vgaout:inst|barcolor[4]  ; VGAB2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.046     ; 2.728      ;
; 18.360 ; vgaout:inst|pixel[4]     ; VGAB2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.046     ; 2.574      ;
; 18.529 ; vgaout:inst|pixel[0]     ; VGAVS                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.049     ; 2.402      ;
; 18.741 ; vgaout:inst|barcolor[1]  ; VGAHS                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.048     ; 2.191      ;
; 19.547 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 5.399      ;
; 19.630 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 5.316      ;
; 19.692 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 5.255      ;
; 19.717 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 5.229      ;
; 19.784 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 5.162      ;
; 19.797 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 5.147      ;
; 19.799 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 5.145      ;
; 19.811 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 5.135      ;
; 19.831 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 5.115      ;
; 19.836 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 5.110      ;
; 19.856 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 5.090      ;
; 19.857 ; vgaout:inst|hcount[7]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 5.089      ;
; 19.880 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 5.064      ;
; 19.882 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 5.062      ;
; 19.883 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 5.063      ;
; 19.938 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 5.008      ;
; 19.939 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 5.007      ;
; 19.942 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 5.003      ;
; 19.944 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 5.001      ;
; 19.967 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.980      ;
; 19.967 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 4.977      ;
; 19.969 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 4.975      ;
; 19.974 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 4.972      ;
; 20.001 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.946      ;
; 20.012 ; vgaout:inst|hcount[6]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 4.934      ;
; 20.021 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 4.925      ;
; 20.026 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 4.920      ;
; 20.030 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[6]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 4.916      ;
; 20.034 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 4.910      ;
; 20.036 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 4.908      ;
; 20.037 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 4.909      ;
; 20.061 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 4.883      ;
; 20.063 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 4.881      ;
; 20.081 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 4.863      ;
; 20.083 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 4.861      ;
; 20.083 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.864      ;
; 20.086 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 4.858      ;
; 20.088 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 4.856      ;
; 20.093 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 4.853      ;
; 20.107 ; vgaout:inst|hcount[7]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 4.837      ;
; 20.108 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 4.838      ;
; 20.109 ; vgaout:inst|hcount[7]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 4.835      ;
; 20.110 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 4.835      ;
; 20.113 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[6]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 4.833      ;
; 20.120 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 4.826      ;
; 20.133 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 4.811      ;
; 20.135 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 4.809      ;
; 20.140 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 4.806      ;
; 20.145 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 4.801      ;
; 20.166 ; vgaout:inst|hcount[7]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 4.780      ;
; 20.175 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 4.771      ;
; 20.175 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[6]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.772      ;
; 20.181 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 4.763      ;
; 20.192 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 4.754      ;
; 20.193 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 4.752      ;
; 20.200 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[6]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 4.746      ;
; 20.202 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 4.744      ;
; 20.214 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[2]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 4.730      ;
; 20.217 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 4.728      ;
; 20.219 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 4.726      ;
; 20.222 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 4.724      ;
; 20.224 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 4.720      ;
; 20.226 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 4.718      ;
; 20.227 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 4.719      ;
; 20.248 ; vgaout:inst|hcount[7]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 4.698      ;
; 20.255 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 4.691      ;
; 20.262 ; vgaout:inst|hcount[6]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 4.682      ;
; 20.264 ; vgaout:inst|hcount[6]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 4.680      ;
; 20.264 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 4.680      ;
; 20.267 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[6]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 4.679      ;
; 20.274 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 4.672      ;
; 20.276 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.671      ;
; 20.280 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 4.665      ;
; 20.283 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 4.663      ;
; 20.287 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 4.657      ;
; 20.289 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 4.655      ;
; 20.294 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[6]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 4.652      ;
; 20.297 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[2]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 4.647      ;
; 20.314 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[6]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 4.632      ;
; 20.319 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[6]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 4.627      ;
+--------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.146 ; sdram:inst1|pixelOut[5]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.470      ;
; 0.151 ; sdram:inst1|pixelOut[2]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.475      ;
; 0.153 ; genlock:inst4|col_number[0]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.476      ;
; 0.155 ; genlock:inst4|col_number[8]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.478      ;
; 0.155 ; sdram:inst1|pixelOut[7]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.479      ;
; 0.157 ; genlock:inst4|col_number[1]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.480      ;
; 0.159 ; genlock:inst4|col_number[5]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.482      ;
; 0.159 ; sdram:inst1|pixelOut[3]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.483      ;
; 0.159 ; sdram:inst1|colLoadNr[0]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.481      ;
; 0.160 ; sdram:inst1|pixelOut[1]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.484      ;
; 0.161 ; sdram:inst1|colLoadNr[8]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.483      ;
; 0.163 ; sdram:inst1|pixelOut[4]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.487      ;
; 0.163 ; sdram:inst1|colLoadNr[4]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.485      ;
; 0.164 ; sdram:inst1|pixelOut[8]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.488      ;
; 0.164 ; sdram:inst1|colLoadNr[3]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.486      ;
; 0.165 ; sdram:inst1|pixelOut[0]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.489      ;
; 0.166 ; sdram:inst1|colLoadNr[2]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.488      ;
; 0.173 ; sdram:inst1|pixelOut[6]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.497      ;
; 0.174 ; genlock:inst4|col_number[4]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.497      ;
; 0.174 ; sdram:inst1|colLoadNr[6]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.496      ;
; 0.174 ; sdram:inst1|colLoadNr[9]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.496      ;
; 0.181 ; genlock:inst4|col_number[6]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.504      ;
; 0.181 ; sdram:inst1|colLoadNr[7]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.503      ;
; 0.183 ; genlock:inst4|col_number[3]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.506      ;
; 0.184 ; sdram:inst1|colLoadNr[1]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.506      ;
; 0.187 ; sdram:inst1|SdrBa0                         ; sdram:inst1|SdrBa0                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:inst1|SdrBa1                         ; sdram:inst1|SdrBa1                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; genlock:inst4|artifact_mode                ; genlock:inst4|artifact_mode                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst2|\channel_green0:green_adc[4]     ; adc:inst2|\channel_green0:green_adc[4]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst2|\channel_green0:green_adc[5]     ; adc:inst2|\channel_green0:green_adc[5]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst2|\channel_green0:green_adc[0]     ; adc:inst2|\channel_green0:green_adc[0]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst2|\channel_green0:green_adc[1]     ; adc:inst2|\channel_green0:green_adc[1]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst2|\channel_green0:green_adc[2]     ; adc:inst2|\channel_green0:green_adc[2]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst2|\channel_blue0:blue_adc[4]       ; adc:inst2|\channel_blue0:blue_adc[4]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst2|\channel_blue0:blue_adc[5]       ; adc:inst2|\channel_blue0:blue_adc[5]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst2|\channel_blue0:blue_adc[3]       ; adc:inst2|\channel_blue0:blue_adc[3]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst2|\channel_blue0:blue_adc[1]       ; adc:inst2|\channel_blue0:blue_adc[1]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst2|\channel_blue0:blue_adc[0]       ; adc:inst2|\channel_blue0:blue_adc[0]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst2|\channel_blue0:blue_adc[2]       ; adc:inst2|\channel_blue0:blue_adc[2]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:inst1|SdrRoutine.SdrRoutine_Idle     ; sdram:inst1|SdrRoutine.SdrRoutine_Idle                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:inst1|SdrRoutine.SdrRoutine_Init     ; sdram:inst1|SdrRoutine.SdrRoutine_Init                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:inst1|SdrRoutine.SdrRoutine_LoadRow  ; sdram:inst1|SdrRoutine.SdrRoutine_LoadRow                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:inst1|SdrRoutine.SdrRoutine_StoreRow ; sdram:inst1|SdrRoutine.SdrRoutine_StoreRow                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:inst|load_req                       ; vgaout:inst|load_req                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sdram:inst1|SdrLdq                         ; sdram:inst1|SdrLdq                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; adc:inst2|\channel_green0:green_adc[6]     ; adc:inst2|\channel_green0:green_adc[6]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; adc:inst2|\channel_green0:green_adc[3]     ; adc:inst2|\channel_green0:green_adc[3]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; adc:inst2|\channel_red0:red_adc[2]         ; adc:inst2|\channel_red0:red_adc[2]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; adc:inst2|\channel_red0:red_adc[4]         ; adc:inst2|\channel_red0:red_adc[4]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; adc:inst2|\channel_red0:red_adc[5]         ; adc:inst2|\channel_red0:red_adc[5]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; adc:inst2|\channel_red0:red_adc[0]         ; adc:inst2|\channel_red0:red_adc[0]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; adc:inst2|\channel_red0:red_adc[1]         ; adc:inst2|\channel_red0:red_adc[1]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; adc:inst2|\channel_red0:red_adc[3]         ; adc:inst2|\channel_red0:red_adc[3]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; adc:inst2|\channel_red0:red_adc[6]         ; adc:inst2|\channel_red0:red_adc[6]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; counter:inst3|\count:bitcount[2]           ; counter:inst3|\count:bitcount[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; counter:inst3|\count:bitcount[1]           ; counter:inst3|\count:bitcount[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram:inst1|SdrRoutine.SdrRoutine_Null     ; sdram:inst1|SdrRoutine.SdrRoutine_Null                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; genlock:inst4|column[0]                    ; genlock:inst4|column[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram:inst1|SdrAddress[0]                  ; sdram:inst1|SdrAddress[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram:inst1|Add0~0_OTERM47                 ; sdram:inst1|Add0~0_OTERM47                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; genlock:inst4|hcount[0]                    ; genlock:inst4|hcount[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; genlock:inst4|vcount[0]                    ; genlock:inst4|vcount[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; counter:inst3|\count:bitcount[0]           ; counter:inst3|\count:bitcount[0]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.197 ; counter:inst3|\count:bitcount[1]           ; counter:inst3|\count:bitcount[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.316      ;
; 0.205 ; sdram:inst1|colStoreNr[9]                  ; sdram:inst1|colStoreNr[9]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; genlock:inst4|column[0]                    ; genlock:inst4|col_number[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; sdram:inst1|SdrRoutineSeq[11]              ; sdram:inst1|SdrRoutineSeq[11]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.325      ;
; 0.208 ; genlock:inst4|column[11]                   ; genlock:inst4|column[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.328      ;
; 0.215 ; sdram:inst1|colStoreNr[2]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.499      ;
; 0.217 ; sdram:inst1|colStoreNr[7]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.501      ;
; 0.218 ; sdram:inst1|colStoreNr[5]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.502      ;
; 0.218 ; sdram:inst1|colStoreNr[5]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.502      ;
; 0.224 ; genlock:inst4|hcount[4]                    ; genlock:inst4|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.344      ;
; 0.225 ; sdram:inst1|colStoreNr[2]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.509      ;
; 0.263 ; counter:inst3|\count:bitcount[0]           ; counter:inst3|q[0]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.382      ;
; 0.266 ; sdram:inst1|SdrAddress[4]                  ; sdram:inst1|SdrAdr[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; genlock:inst4|row_number[9]                ; sdram:inst1|curRow[9]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; genlock:inst4|row_number[2]                ; sdram:inst1|curRow[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; genlock:inst4|row_number[1]                ; sdram:inst1|SdrAddress[10]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.386      ;
; 0.269 ; genlock:inst4|row_number[1]                ; sdram:inst1|curRow[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.389      ;
; 0.271 ; sdram:inst1|SdrAddress[5]                  ; sdram:inst1|SdrAdr[5]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.391      ;
; 0.274 ; genlock:inst4|row_number[8]                ; sdram:inst1|curRow[8]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.394      ;
; 0.280 ; genlock:inst4|\process_b:pixel[0]          ; genlock:inst4|\process_b:pixel[1]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.399      ;
; 0.284 ; genlock:inst4|column[9]                    ; genlock:inst4|col_number[9]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.404      ;
; 0.285 ; genlock:inst4|col_number[2]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.608      ;
; 0.287 ; sdram:inst1|colLoadNr[5]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.609      ;
; 0.290 ; genlock:inst4|hcount[3]                    ; genlock:inst4|pixel_d[3]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.410      ;
; 0.294 ; sdram:inst1|curRow[5]                      ; sdram:inst1|SdrAddress[14]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; genlock:inst4|col_number[3]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.618      ;
; 0.296 ; sdram:inst1|Add0~22_OTERM25                ; sdram:inst1|Add0~22_OTERM25                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; sdram:inst1|curRow[7]                      ; sdram:inst1|SdrAddress[16]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; sdram:inst1|Add0~30_OTERM17                ; sdram:inst1|Add0~30_OTERM17                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; sdram:inst1|Add0~18_OTERM29                ; sdram:inst1|Add0~18_OTERM29                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; genlock:inst4|hcount[2]                    ; genlock:inst4|hcount[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; genlock:inst4|vcount[12]                   ; genlock:inst4|vcount[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sdram:inst1|Add0~26_OTERM21                ; sdram:inst1|Add0~26_OTERM21                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sdram:inst1|Add0~20_OTERM27                ; sdram:inst1|Add0~20_OTERM27                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sdram:inst1|Add0~14_OTERM33                ; sdram:inst1|Add0~14_OTERM33                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sdram:inst1|Add0~4_OTERM43                 ; sdram:inst1|Add0~4_OTERM43                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; genlock:inst4|vcount[11]                   ; genlock:inst4|vcount[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.182 ; vgaout:inst|col_number[2] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.468      ;
; 0.186 ; vgaout:inst|vcount[0]     ; vgaout:inst|vcount[0]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|vcount[1]     ; vgaout:inst|vcount[1]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|vcount[3]     ; vgaout:inst|vcount[3]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|vcount[4]     ; vgaout:inst|vcount[4]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vgaout:inst|\bar:posy[2]  ; vgaout:inst|\bar:posy[2]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:inst|\bar:posy[1]  ; vgaout:inst|\bar:posy[1]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:inst|\bar:posy[0]  ; vgaout:inst|\bar:posy[0]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:inst|\bar:posx[10] ; vgaout:inst|\bar:posx[10]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:inst|\bar:posx[0]  ; vgaout:inst|\bar:posx[0]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:inst|\bar:posx[6]  ; vgaout:inst|\bar:posx[6]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:inst|\bar:posx[5]  ; vgaout:inst|\bar:posx[5]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:inst|\bar:posx[7]  ; vgaout:inst|\bar:posx[7]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:inst|\bar:posx[4]  ; vgaout:inst|\bar:posx[4]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:inst|\bar:posx[2]  ; vgaout:inst|\bar:posx[2]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:inst|\bar:posx[1]  ; vgaout:inst|\bar:posx[1]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:inst|\bar:posx[3]  ; vgaout:inst|\bar:posx[3]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:inst|\bar:posx[8]  ; vgaout:inst|\bar:posx[8]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:inst|\bar:posx[9]  ; vgaout:inst|\bar:posx[9]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:inst|vcount[6]     ; vgaout:inst|vcount[6]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:inst|vcount[2]     ; vgaout:inst|vcount[2]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:inst|vcount[5]     ; vgaout:inst|vcount[5]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:inst|vcount[8]     ; vgaout:inst|vcount[8]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:inst|vcount[7]     ; vgaout:inst|vcount[7]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:inst|vcount[9]     ; vgaout:inst|vcount[9]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; vgaout:inst|col_number[1] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.474      ;
; 0.193 ; vgaout:inst|col_number[9] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.479      ;
; 0.198 ; vgaout:inst|col_number[3] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.484      ;
; 0.215 ; vgaout:inst|hcount[13]    ; vgaout:inst|hcount[13]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.336      ;
; 0.265 ; vgaout:inst|vsync         ; vgaout:inst|pixel[0]                                                                                     ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.285 ; vgaout:inst|hcount[0]     ; vgaout:inst|col_number[0]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.297 ; vgaout:inst|vcount[7]     ; vgaout:inst|row_number[6]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; vgaout:inst|vcount[7]     ; vgaout:inst|row_number[5]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.300 ; vgaout:inst|vcount[7]     ; vgaout:inst|row_number[7]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.304 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[2]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; vgaout:inst|hcount[9]     ; vgaout:inst|hcount[9]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vgaout:inst|hcount[7]     ; vgaout:inst|hcount[7]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vgaout:inst|hcount[3]     ; vgaout:inst|hcount[3]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; vgaout:inst|hcount[8]     ; vgaout:inst|hcount[8]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[6]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.309 ; vgaout:inst|hcount[12]    ; vgaout:inst|hcount[12]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[11]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.316 ; vgaout:inst|hcount[4]     ; vgaout:inst|hcount[4]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[1]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[0]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.320 ; vgaout:inst|col_number[7] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.606      ;
; 0.326 ; vgaout:inst|col_number[0] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.604      ;
; 0.330 ; vgaout:inst|col_number[5] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.616      ;
; 0.335 ; vgaout:inst|col_number[6] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.621      ;
; 0.344 ; vgaout:inst|col_number[8] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.630      ;
; 0.391 ; vgaout:inst|hcount[10]    ; vgaout:inst|hcount[5]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.511      ;
; 0.394 ; vgaout:inst|hcount[10]    ; vgaout:inst|hcount[10]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.514      ;
; 0.398 ; vgaout:inst|vcount[6]     ; vgaout:inst|row_number[6]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.518      ;
; 0.404 ; vgaout:inst|vcount[8]     ; vgaout:inst|row_number[7]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.524      ;
; 0.408 ; vgaout:inst|vcount[6]     ; vgaout:inst|row_number[5]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.528      ;
; 0.415 ; vgaout:inst|vcount[5]     ; vgaout:inst|vsync                                                                                        ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.535      ;
; 0.423 ; vgaout:inst|vcount[6]     ; vgaout:inst|row_number[7]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.543      ;
; 0.438 ; vgaout:inst|vcount[8]     ; vgaout:inst|row_number[6]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.558      ;
; 0.438 ; vgaout:inst|vcount[8]     ; vgaout:inst|row_number[5]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.558      ;
; 0.447 ; vgaout:inst|hcount[13]    ; vgaout:inst|col_number[0]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.449 ; vgaout:inst|col_number[4] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.735      ;
; 0.449 ; vgaout:inst|vcount[6]     ; vgaout:inst|row_number[8]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.565      ;
; 0.451 ; vgaout:inst|vcount[3]     ; vgaout:inst|vsync                                                                                        ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; vgaout:inst|vcount[3]     ; vgaout:inst|row_number[2]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.570      ;
; 0.454 ; vgaout:inst|hcount[7]     ; vgaout:inst|hcount[8]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; vgaout:inst|hcount[3]     ; vgaout:inst|hcount[4]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.458 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[12]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.462 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[3]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.583      ;
; 0.462 ; vgaout:inst|vcount[2]     ; vgaout:inst|vsync                                                                                        ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.463 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[1]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; vgaout:inst|hcount[8]     ; vgaout:inst|hcount[9]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[7]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[2]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[4]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[2]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; vgaout:inst|hcount[12]    ; vgaout:inst|hcount[13]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[6]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[5]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[8]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.470 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[7]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.476 ; vgaout:inst|vcount[0]     ; vgaout:inst|vsync                                                                                        ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.597      ;
; 0.477 ; vgaout:inst|hcount[4]     ; vgaout:inst|hcount[6]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.598      ;
; 0.482 ; vgaout:inst|vcount[1]     ; vgaout:inst|vsync                                                                                        ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.603      ;
; 0.494 ; vgaout:inst|vcount[8]     ; vgaout:inst|row_number[8]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.610      ;
; 0.499 ; vgaout:inst|hcount[10]    ; vgaout:inst|col_number[0]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.619      ;
; 0.517 ; vgaout:inst|hcount[9]     ; vgaout:inst|hcount[11]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; vgaout:inst|hcount[7]     ; vgaout:inst|hcount[9]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.519 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[4]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.636      ;
; 0.520 ; vgaout:inst|hcount[9]     ; vgaout:inst|hcount[12]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; vgaout:inst|hcount[3]     ; vgaout:inst|hcount[6]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[3]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.638      ;
; 0.521 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[0]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.638      ;
; 0.521 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[13]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[2]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.639      ;
; 0.525 ; vgaout:inst|vcount[2]     ; vgaout:inst|row_number[1]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.642      ;
; 0.527 ; vgaout:inst|hcount[2]     ; vgaout:inst|col_number[2]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.640      ;
; 0.527 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[1]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.644      ;
; 0.528 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[3]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.649      ;
; 0.529 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[3]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; vgaout:inst|hcount[8]     ; vgaout:inst|hcount[11]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.651      ;
+-------+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.186 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|\vertical:sync        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; input_detect:input_detect|\vertical:peak[3]     ; input_detect:input_detect|\vertical:peak[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; input_detect:input_detect|\horizontal:count[19] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; input_detect:input_detect|\horizontal:count[20] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|\horizontal:sync      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; input_detect:input_detect|\vertical:peak[0]     ; input_detect:input_detect|\vertical:peak[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; input_detect:input_detect|\horizontal:count[0]  ; input_detect:input_detect|\horizontal:count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; input_detect:input_detect|\horizontal:peak[0]   ; input_detect:input_detect|\horizontal:peak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.420 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|\vertical:peak[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.541      ;
; 0.425 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|\vertical:peak[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.546      ;
; 0.451 ; input_detect:input_detect|\horizontal:count[9]  ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.572      ;
; 0.451 ; input_detect:input_detect|\horizontal:count[11] ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.572      ;
; 0.457 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.507 ; input_detect:input_detect|\horizontal:peak[1]   ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.628      ;
; 0.509 ; input_detect:input_detect|\vertical:peak[1]     ; input_detect:input_detect|\vertical:peak[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.630      ;
; 0.510 ; input_detect:input_detect|\horizontal:count[8]  ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.631      ;
; 0.510 ; input_detect:input_detect|\horizontal:count[10] ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.631      ;
; 0.516 ; input_detect:input_detect|\vertical:peak[3]     ; input_detect:input_detect|\vertical:peak[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.519 ; input_detect:input_detect|\horizontal:count[12] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.533 ; input_detect:input_detect|\horizontal:peak[3]   ; input_detect:input_detect|\horizontal:peak[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.654      ;
; 0.554 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|\horizontal:peak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.675      ;
; 0.555 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|\horizontal:peak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.676      ;
; 0.556 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|hblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.677      ;
; 0.556 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|\horizontal:peak[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.677      ;
; 0.556 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.677      ;
; 0.558 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|hblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.679      ;
; 0.568 ; input_detect:input_detect|\horizontal:count[1]  ; input_detect:input_detect|\horizontal:count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.689      ;
; 0.582 ; input_detect:input_detect|\horizontal:count[15] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.703      ;
; 0.592 ; input_detect:input_detect|\horizontal:count[6]  ; input_detect:input_detect|\horizontal:count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.714      ;
; 0.595 ; input_detect:input_detect|\horizontal:count[2]  ; input_detect:input_detect|\horizontal:count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.717      ;
; 0.599 ; input_detect:input_detect|\horizontal:count[11] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.720      ;
; 0.605 ; input_detect:input_detect|\horizontal:count[7]  ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.727      ;
; 0.609 ; input_detect:input_detect|\horizontal:count[8]  ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.730      ;
; 0.610 ; input_detect:input_detect|\horizontal:count[10] ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.731      ;
; 0.612 ; input_detect:input_detect|\horizontal:count[10] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.733      ;
; 0.616 ; input_detect:input_detect|\horizontal:count[20] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.737      ;
; 0.619 ; input_detect:input_detect|\horizontal:peak[3]   ; input_detect:input_detect|\horizontal:sync      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.740      ;
; 0.621 ; input_detect:input_detect|\horizontal:peak[3]   ; input_detect:input_detect|hblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.742      ;
; 0.624 ; input_detect:input_detect|\horizontal:peak[3]   ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.745      ;
; 0.625 ; input_detect:input_detect|\horizontal:peak[3]   ; input_detect:input_detect|\horizontal:peak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.746      ;
; 0.626 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.747      ;
; 0.626 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|\horizontal:sync      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.747      ;
; 0.626 ; input_detect:input_detect|\horizontal:peak[3]   ; input_detect:input_detect|\horizontal:peak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.747      ;
; 0.629 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|video_active          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.750      ;
; 0.631 ; input_detect:input_detect|\vertical:peak[2]     ; input_detect:input_detect|\vertical:peak[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.752      ;
; 0.633 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.754      ;
; 0.633 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.754      ;
; 0.635 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.756      ;
; 0.638 ; input_detect:input_detect|\horizontal:count[5]  ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.759      ;
; 0.638 ; input_detect:input_detect|\horizontal:count[13] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.759      ;
; 0.641 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.762      ;
; 0.642 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|\horizontal:peak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.763      ;
; 0.643 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|\horizontal:peak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.764      ;
; 0.650 ; input_detect:input_detect|\horizontal:count[14] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.771      ;
; 0.654 ; input_detect:input_detect|\horizontal:count[3]  ; input_detect:input_detect|\horizontal:count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.776      ;
; 0.659 ; input_detect:input_detect|\horizontal:count[9]  ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.780      ;
; 0.659 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|\vertical:peak[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.780      ;
; 0.661 ; input_detect:input_detect|\horizontal:count[1]  ; input_detect:input_detect|\horizontal:count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.783      ;
; 0.662 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|\vertical:peak[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.783      ;
; 0.664 ; input_detect:input_detect|\horizontal:count[9]  ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.785      ;
; 0.666 ; input_detect:input_detect|\horizontal:count[9]  ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.787      ;
; 0.667 ; input_detect:input_detect|\horizontal:peak[0]   ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.788      ;
; 0.667 ; input_detect:input_detect|\vertical:peak[0]     ; input_detect:input_detect|\vertical:peak[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.788      ;
; 0.671 ; input_detect:input_detect|\horizontal:count[8]  ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.792      ;
; 0.673 ; input_detect:input_detect|\horizontal:count[19] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.794      ;
; 0.676 ; input_detect:input_detect|\horizontal:count[8]  ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.797      ;
; 0.678 ; input_detect:input_detect|\horizontal:count[8]  ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.799      ;
; 0.681 ; input_detect:input_detect|\horizontal:peak[1]   ; input_detect:input_detect|\horizontal:sync      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.802      ;
; 0.683 ; input_detect:input_detect|\horizontal:peak[1]   ; input_detect:input_detect|hblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.804      ;
; 0.684 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.805      ;
; 0.686 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.807      ;
; 0.687 ; input_detect:input_detect|\horizontal:peak[1]   ; input_detect:input_detect|\horizontal:peak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.808      ;
; 0.688 ; input_detect:input_detect|\horizontal:peak[1]   ; input_detect:input_detect|\horizontal:peak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.809      ;
; 0.691 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.812      ;
; 0.695 ; input_detect:input_detect|\horizontal:count[4]  ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.817      ;
; 0.695 ; input_detect:input_detect|\horizontal:peak[0]   ; input_detect:input_detect|\horizontal:sync      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.816      ;
; 0.696 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|\horizontal:peak[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.817      ;
; 0.697 ; input_detect:input_detect|\horizontal:peak[0]   ; input_detect:input_detect|hblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.818      ;
; 0.698 ; input_detect:input_detect|\horizontal:count[16] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.819      ;
; 0.698 ; input_detect:input_detect|\horizontal:count[18] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.819      ;
; 0.701 ; input_detect:input_detect|\horizontal:peak[0]   ; input_detect:input_detect|\horizontal:peak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.822      ;
; 0.704 ; input_detect:input_detect|\horizontal:count[17] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.825      ;
; 0.712 ; input_detect:input_detect|\horizontal:count[18] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.833      ;
; 0.715 ; input_detect:input_detect|\horizontal:count[18] ; input_detect:input_detect|video_active          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.836      ;
; 0.719 ; input_detect:input_detect|\horizontal:count[18] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.840      ;
; 0.719 ; input_detect:input_detect|\horizontal:count[18] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.840      ;
; 0.727 ; input_detect:input_detect|\horizontal:count[5]  ; input_detect:input_detect|\horizontal:count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.849      ;
; 0.729 ; input_detect:input_detect|\vertical:peak[1]     ; input_detect:input_detect|\vertical:peak[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.850      ;
; 0.730 ; input_detect:input_detect|\vertical:peak[2]     ; input_detect:input_detect|\vertical:peak[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.851      ;
; 0.736 ; input_detect:input_detect|\horizontal:count[19] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.857      ;
; 0.740 ; input_detect:input_detect|\horizontal:count[7]  ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.861      ;
; 0.741 ; input_detect:input_detect|\horizontal:peak[1]   ; input_detect:input_detect|\horizontal:peak[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.862      ;
; 0.741 ; input_detect:input_detect|\horizontal:count[15] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.862      ;
; 0.741 ; input_detect:input_detect|\vertical:peak[0]     ; input_detect:input_detect|\vertical:peak[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.862      ;
; 0.744 ; input_detect:input_detect|\horizontal:count[7]  ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.865      ;
; 0.748 ; input_detect:input_detect|\horizontal:count[14] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.869      ;
; 0.751 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.872      ;
; 0.751 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.872      ;
; 0.751 ; input_detect:input_detect|\horizontal:count[6]  ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.872      ;
; 0.752 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.873      ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                        ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 7.649 ; sdram:inst1|rowLoadAck ; vgaout:inst|load_req ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.040     ; 1.028      ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                         ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.792 ; sdram:inst1|rowLoadAck ; vgaout:inst|load_req ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.908      ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.116 ; 4.346        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.116 ; 4.346        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.116 ; 4.346        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 4.116 ; 4.346        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_we_reg       ;
; 4.117 ; 4.347        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.118 ; 4.348        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.118 ; 4.348        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 4.119 ; 4.349        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 4.119 ; 4.349        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[10]                         ;
; 4.119 ; 4.349        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[11]                         ;
; 4.119 ; 4.349        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[12]                         ;
; 4.119 ; 4.349        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[13]                         ;
; 4.119 ; 4.349        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[14]                         ;
; 4.119 ; 4.349        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[15]                         ;
; 4.119 ; 4.349        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 4.119 ; 4.349        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 4.119 ; 4.349        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 4.119 ; 4.349        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 4.119 ; 4.349        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 4.119 ; 4.349        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 4.119 ; 4.349        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 4.119 ; 4.349        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 4.119 ; 4.349        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[9]                          ;
; 4.119 ; 4.349        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 4.119 ; 4.349        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 4.146 ; 4.376        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 4.146 ; 4.376        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[10]                         ;
; 4.146 ; 4.376        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[11]                         ;
; 4.146 ; 4.376        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[12]                         ;
; 4.146 ; 4.376        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[13]                         ;
; 4.146 ; 4.376        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[14]                         ;
; 4.146 ; 4.376        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[15]                         ;
; 4.146 ; 4.376        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 4.146 ; 4.376        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 4.146 ; 4.376        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 4.146 ; 4.376        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 4.146 ; 4.376        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 4.146 ; 4.376        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 4.146 ; 4.376        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 4.146 ; 4.376        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 4.146 ; 4.376        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[9]                          ;
; 4.147 ; 4.377        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 4.147 ; 4.377        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[0]                                                                     ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[1]                                                                     ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[2]                                                                     ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[3]                                                                     ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[4]                                                                     ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[5]                                                                     ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[6]                                                                     ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[0]                                                                   ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[1]                                                                   ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[2]                                                                   ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[3]                                                                   ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[4]                                                                   ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[5]                                                                   ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[6]                                                                   ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[0]                                                                       ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[1]                                                                       ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[2]                                                                       ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[3]                                                                       ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[4]                                                                       ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[5]                                                                       ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[6]                                                                       ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[0]                                                                                   ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[1]                                                                                   ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[2]                                                                                   ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[3]                                                                                   ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[4]                                                                                   ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[5]                                                                                   ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[6]                                                                                   ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[7]                                                                                   ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[8]                                                                                   ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|\count:bitcount[0]                                                                         ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|\count:bitcount[1]                                                                         ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|\count:bitcount[2]                                                                         ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|q[0]                                                                                       ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|q[1]                                                                                       ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|q[2]                                                                                       ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:pixel[0]                                                                        ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:pixel[1]                                                                        ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:pixel[2]                                                                        ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[0]                                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[5]                                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[0]                                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[1]                                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[2]                                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[3]                                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[4]                                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[5]                                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[6]                                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[7]                                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[8]                                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[9]                                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[0]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[10]                                                                                 ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[11]                                                                                 ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[1]                                                                                  ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------+
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[0]  ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[10] ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[11] ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[12] ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[13] ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[14] ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[15] ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[16] ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[17] ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[18] ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[19] ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[1]  ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[20] ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[21] ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[5]  ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[8]  ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[9]  ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[0]   ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[1]   ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[2]   ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[3]   ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:sync      ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[0]     ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[1]     ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[2]     ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[3]     ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:sync        ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|hblank_out            ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|store_req             ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|vblank_out            ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|video_active          ;
; 4.150 ; 4.366        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[2]  ;
; 4.150 ; 4.366        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[3]  ;
; 4.150 ; 4.366        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[4]  ;
; 4.150 ; 4.366        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[6]  ;
; 4.150 ; 4.366        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[7]  ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[0]  ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[10] ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[13] ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[14] ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[15] ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[16] ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[17] ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[18] ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[1]  ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[5]  ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[8]  ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[9]  ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[0]   ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[1]   ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[2]   ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[3]   ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:sync      ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[0]     ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[1]     ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[2]     ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[3]     ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:sync        ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|hblank_out            ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|vblank_out            ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|video_active          ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[11] ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[12] ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[19] ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[20] ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[21] ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[2]  ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[3]  ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[4]  ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[6]  ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[7]  ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|store_req             ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[0]|clk           ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[10]|clk          ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[13]|clk          ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[14]|clk          ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[15]|clk          ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[16]|clk          ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[17]|clk          ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[18]|clk          ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[1]|clk           ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[2]|clk           ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[3]|clk           ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[4]|clk           ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[5]|clk           ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[6]|clk           ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[7]|clk           ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[8]|clk           ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[9]|clk           ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:peak[0]|clk            ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:peak[1]|clk            ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:peak[2]|clk            ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:peak[3]|clk            ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:sync|clk               ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\vertical:peak[0]|clk              ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\vertical:peak[1]|clk              ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\vertical:peak[2]|clk              ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\vertical:peak[3]|clk              ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\vertical:sync|clk                 ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|hblank_out|clk                     ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.368 ; 10.368       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.369 ; 10.369       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 12.255 ; 12.485       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 12.255 ; 12.485       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 12.255 ; 12.485       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 12.255 ; 12.485       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 12.255 ; 12.485       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 12.255 ; 12.485       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 12.255 ; 12.485       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 12.255 ; 12.485       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 12.255 ; 12.485       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 12.255 ; 12.485       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 12.280 ; 12.510       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 12.280 ; 12.510       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 12.280 ; 12.510       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 12.280 ; 12.510       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 12.280 ; 12.510       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 12.280 ; 12.510       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 12.280 ; 12.510       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 12.280 ; 12.510       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 12.280 ; 12.510       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 12.281 ; 12.511       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[0]                                                                                 ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[10]                                                                                ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[1]                                                                                 ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[2]                                                                                 ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[3]                                                                                 ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[4]                                                                                 ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[5]                                                                                 ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[6]                                                                                 ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[7]                                                                                 ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[8]                                                                                 ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[9]                                                                                 ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posy[0]                                                                                 ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posy[1]                                                                                 ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posy[2]                                                                                 ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[10]                                                                                 ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[1]                                                                                  ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[2]                                                                                  ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[5]                                                                                  ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[8]                                                                                  ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[9]                                                                                  ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hsync                                                                                        ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[10]                                                                                    ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[8]                                                                                     ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[9]                                                                                     ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[3]                                                                                  ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[4]                                                                                  ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[6]                                                                                  ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[7]                                                                                  ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[1]                                                                                ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[2]                                                                                ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[3]                                                                                ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[4]                                                                                ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[5]                                                                                ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[6]                                                                                ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[7]                                                                                ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[8]                                                                                ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[9]                                                                                ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[2]                                                                                     ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[3]                                                                                     ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[4]                                                                                     ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[5]                                                                                     ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[6]                                                                                     ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[7]                                                                                     ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|videoh                                                                                       ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[0]                                                                                ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[0]                                                                                    ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[10]                                                                                   ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[11]                                                                                   ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[12]                                                                                   ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[13]                                                                                   ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[1]                                                                                    ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[2]                                                                                    ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[3]                                                                                    ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[4]                                                                                    ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[5]                                                                                    ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[6]                                                                                    ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[7]                                                                                    ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[8]                                                                                    ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[9]                                                                                    ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[0]                                                                                     ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[0]                                                                                ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[1]                                                                                ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[2]                                                                                ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[3]                                                                                ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[4]                                                                                ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[5]                                                                                ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[6]                                                                                ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[7]                                                                                ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[8]                                                                                ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[0]                                                                                    ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[1]                                                                                    ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[2]                                                                                    ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[3]                                                                                    ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[4]                                                                                    ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[5]                                                                                    ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[6]                                                                                    ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[7]                                                                                    ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[8]                                                                                    ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[9]                                                                                    ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|videov                                                                                       ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; 3.977 ; 4.519 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; 3.544 ; 3.762 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC     ; CLOCK_50   ; 2.141 ; 2.353 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; BRIGHT    ; CLOCK_50   ; 1.614 ; 2.333 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFB     ; CLOCK_50   ; 2.597 ; 2.965 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFG     ; CLOCK_50   ; 3.118 ; 3.424 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFR     ; CLOCK_50   ; 2.323 ; 2.633 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP2       ; CLOCK_50   ; 1.025 ; 1.632 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP3       ; CLOCK_50   ; 0.994 ; 1.600 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP4       ; CLOCK_50   ; 1.586 ; 2.208 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP5       ; CLOCK_50   ; 2.006 ; 2.644 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP0       ; CLOCK_50   ; 3.553 ; 4.282 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; -1.396 ; -1.949 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; -0.725 ; -1.057 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC     ; CLOCK_50   ; -0.926 ; -1.148 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; BRIGHT    ; CLOCK_50   ; -0.716 ; -1.374 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFB     ; CLOCK_50   ; -0.927 ; -1.204 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFG     ; CLOCK_50   ; -0.641 ; -0.899 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFR     ; CLOCK_50   ; -0.848 ; -1.122 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP2       ; CLOCK_50   ; -0.565 ; -1.174 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP3       ; CLOCK_50   ; -0.563 ; -1.152 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP4       ; CLOCK_50   ; -0.768 ; -1.425 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP5       ; CLOCK_50   ; -0.805 ; -1.466 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP0       ; CLOCK_50   ; -2.514 ; -3.158 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 4.840 ; 5.552 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB1     ; CLOCK_50   ; 2.886 ; 3.034 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB2     ; CLOCK_50   ; 2.728 ; 2.856 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG0     ; CLOCK_50   ; 3.056 ; 3.216 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG1     ; CLOCK_50   ; 3.079 ; 3.229 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG2     ; CLOCK_50   ; 3.172 ; 3.411 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAHS     ; CLOCK_50   ; 2.256 ; 2.321 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR0     ; CLOCK_50   ; 2.924 ; 3.135 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR1     ; CLOCK_50   ; 3.070 ; 3.303 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR2     ; CLOCK_50   ; 3.009 ; 3.231 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAVS     ; CLOCK_50   ; 2.439 ; 2.533 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 4.187 ; 4.853 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB1     ; CLOCK_50   ; 2.426 ; 2.541 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB2     ; CLOCK_50   ; 2.282 ; 2.385 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG0     ; CLOCK_50   ; 2.580 ; 2.719 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG1     ; CLOCK_50   ; 2.575 ; 2.702 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG2     ; CLOCK_50   ; 2.709 ; 2.920 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAHS     ; CLOCK_50   ; 1.956 ; 2.019 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR0     ; CLOCK_50   ; 2.473 ; 2.661 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR1     ; CLOCK_50   ; 2.705 ; 2.922 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR2     ; CLOCK_50   ; 2.622 ; 2.828 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAVS     ; CLOCK_50   ; 2.131 ; 2.222 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 1.553  ; 0.146 ; 6.868    ; 0.792   ; 4.103               ;
;  CLOCK_50                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 9.587               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.303  ; 0.186 ; N/A      ; N/A     ; 4.112               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.553  ; 0.146 ; 6.868    ; 0.792   ; 4.103               ;
;  pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 11.048 ; 0.182 ; N/A      ; N/A     ; 12.244              ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; 6.951 ; 7.308 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; 6.038 ; 6.089 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC     ; CLOCK_50   ; 3.534 ; 3.572 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; BRIGHT    ; CLOCK_50   ; 3.647 ; 4.244 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFB     ; CLOCK_50   ; 5.162 ; 5.577 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFG     ; CLOCK_50   ; 6.031 ; 6.392 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFR     ; CLOCK_50   ; 4.657 ; 5.043 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP2       ; CLOCK_50   ; 2.598 ; 3.059 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP3       ; CLOCK_50   ; 2.588 ; 3.030 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP4       ; CLOCK_50   ; 3.576 ; 4.008 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP5       ; CLOCK_50   ; 4.286 ; 4.711 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP0       ; CLOCK_50   ; 6.118 ; 6.696 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; -1.396 ; -1.949 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; -0.725 ; -1.057 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC     ; CLOCK_50   ; -0.926 ; -1.148 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; BRIGHT    ; CLOCK_50   ; -0.716 ; -1.374 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFB     ; CLOCK_50   ; -0.927 ; -1.204 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFG     ; CLOCK_50   ; -0.641 ; -0.899 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFR     ; CLOCK_50   ; -0.848 ; -1.122 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP2       ; CLOCK_50   ; -0.565 ; -1.174 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP3       ; CLOCK_50   ; -0.563 ; -1.152 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP4       ; CLOCK_50   ; -0.768 ; -1.425 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP5       ; CLOCK_50   ; -0.805 ; -1.466 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP0       ; CLOCK_50   ; -2.514 ; -3.158 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 7.894 ; 8.841 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB1     ; CLOCK_50   ; 4.918 ; 5.108 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB2     ; CLOCK_50   ; 4.655 ; 4.836 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG0     ; CLOCK_50   ; 5.289 ; 5.386 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG1     ; CLOCK_50   ; 5.363 ; 5.435 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG2     ; CLOCK_50   ; 5.537 ; 5.721 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAHS     ; CLOCK_50   ; 3.810 ; 3.909 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR0     ; CLOCK_50   ; 5.089 ; 5.253 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR1     ; CLOCK_50   ; 5.327 ; 5.535 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR2     ; CLOCK_50   ; 5.226 ; 5.391 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAVS     ; CLOCK_50   ; 4.138 ; 4.247 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 4.187 ; 4.853 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB1     ; CLOCK_50   ; 2.426 ; 2.541 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB2     ; CLOCK_50   ; 2.282 ; 2.385 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG0     ; CLOCK_50   ; 2.580 ; 2.719 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG1     ; CLOCK_50   ; 2.575 ; 2.702 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG2     ; CLOCK_50   ; 2.709 ; 2.920 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAHS     ; CLOCK_50   ; 1.956 ; 2.019 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR0     ; CLOCK_50   ; 2.473 ; 2.661 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR1     ; CLOCK_50   ; 2.705 ; 2.922 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR2     ; CLOCK_50   ; 2.622 ; 2.828 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAVS     ; CLOCK_50   ; 2.131 ; 2.222 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DRAM_CLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAR0         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAR1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAG0         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAG1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAB0         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAB1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAR2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAG2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAVS         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAHS         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAB2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; FP7                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP6                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIFFB                   ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; DIFFBn                  ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; DIFFG                   ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; DIFFGn                  ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; DIFFR                   ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; DIFFRn                  ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP0                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSYNC                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP1                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP5                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VSYNC                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP4                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP2                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BRIGHT                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP3                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DCLK~           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; D0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; D1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; D2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; VGAR0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-08 V                   ; 2.35 V              ; -0.0103 V           ; 0.196 V                              ; 0.083 V                              ; 9.04e-10 s                  ; 1.06e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.08e-08 V                  ; 2.35 V             ; -0.0103 V          ; 0.196 V                             ; 0.083 V                             ; 9.04e-10 s                 ; 1.06e-09 s                 ; No                        ; Yes                       ;
; VGAR1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-08 V                   ; 2.35 V              ; -0.0103 V           ; 0.196 V                              ; 0.083 V                              ; 9.04e-10 s                  ; 1.06e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.08e-08 V                  ; 2.35 V             ; -0.0103 V          ; 0.196 V                             ; 0.083 V                             ; 9.04e-10 s                 ; 1.06e-09 s                 ; No                        ; Yes                       ;
; VGAG0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; VGAG1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; VGAB0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.33 V              ; -0.00166 V          ; 0.209 V                              ; 0.107 V                              ; 5.19e-09 s                  ; 5.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.33 V             ; -0.00166 V         ; 0.209 V                             ; 0.107 V                             ; 5.19e-09 s                 ; 5.87e-09 s                 ; Yes                       ; Yes                       ;
; VGAB1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; VGAR2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-08 V                   ; 2.35 V              ; -0.0103 V           ; 0.196 V                              ; 0.083 V                              ; 9.04e-10 s                  ; 1.06e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.08e-08 V                  ; 2.35 V             ; -0.0103 V          ; 0.196 V                             ; 0.083 V                             ; 9.04e-10 s                 ; 1.06e-09 s                 ; No                        ; Yes                       ;
; VGAG2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-08 V                   ; 2.35 V              ; -0.0103 V           ; 0.196 V                              ; 0.083 V                              ; 9.04e-10 s                  ; 1.06e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.08e-08 V                  ; 2.35 V             ; -0.0103 V          ; 0.196 V                             ; 0.083 V                             ; 9.04e-10 s                 ; 1.06e-09 s                 ; No                        ; Yes                       ;
; VGAVS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; VGAHS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; VGAB2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; D0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; D1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; D2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; VGAR0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-06 V                   ; 2.34 V              ; -0.00708 V          ; 0.179 V                              ; 0.08 V                               ; 1.11e-09 s                  ; 1.38e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-06 V                  ; 2.34 V             ; -0.00708 V         ; 0.179 V                             ; 0.08 V                              ; 1.11e-09 s                 ; 1.38e-09 s                 ; Yes                       ; Yes                       ;
; VGAR1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-06 V                   ; 2.34 V              ; -0.00708 V          ; 0.179 V                              ; 0.08 V                               ; 1.11e-09 s                  ; 1.38e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-06 V                  ; 2.34 V             ; -0.00708 V         ; 0.179 V                             ; 0.08 V                              ; 1.11e-09 s                 ; 1.38e-09 s                 ; Yes                       ; Yes                       ;
; VGAG0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; VGAG1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; VGAB0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.32 V              ; 2.78e-06 V          ; 0.135 V                              ; 0.077 V                              ; 6.17e-09 s                  ; 7.57e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.32 V             ; 2.78e-06 V         ; 0.135 V                             ; 0.077 V                             ; 6.17e-09 s                 ; 7.57e-09 s                 ; Yes                       ; Yes                       ;
; VGAB1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; VGAR2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-06 V                   ; 2.34 V              ; -0.00708 V          ; 0.179 V                              ; 0.08 V                               ; 1.11e-09 s                  ; 1.38e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-06 V                  ; 2.34 V             ; -0.00708 V         ; 0.179 V                             ; 0.08 V                              ; 1.11e-09 s                 ; 1.38e-09 s                 ; Yes                       ; Yes                       ;
; VGAG2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-06 V                   ; 2.34 V              ; -0.00708 V          ; 0.179 V                              ; 0.08 V                               ; 1.11e-09 s                  ; 1.38e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-06 V                  ; 2.34 V             ; -0.00708 V         ; 0.179 V                             ; 0.08 V                              ; 1.11e-09 s                 ; 1.38e-09 s                 ; Yes                       ; Yes                       ;
; VGAVS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; VGAHS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; VGAB2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; D0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; D1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; D2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; VGAR0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 6.82e-08 V                   ; 2.68 V              ; -0.0164 V           ; 0.263 V                              ; 0.093 V                              ; 7.03e-10 s                  ; 8.91e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 6.82e-08 V                  ; 2.68 V             ; -0.0164 V          ; 0.263 V                             ; 0.093 V                             ; 7.03e-10 s                 ; 8.91e-10 s                 ; No                        ; Yes                       ;
; VGAR1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 6.82e-08 V                   ; 2.68 V              ; -0.0164 V           ; 0.263 V                              ; 0.093 V                              ; 7.03e-10 s                  ; 8.91e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 6.82e-08 V                  ; 2.68 V             ; -0.0164 V          ; 0.263 V                             ; 0.093 V                             ; 7.03e-10 s                 ; 8.91e-10 s                 ; No                        ; Yes                       ;
; VGAG0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; VGAG1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; VGAB0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.63 V              ; -0.0038 V           ; 0.24 V                               ; 0.186 V                              ; 4.3e-09 s                   ; 4.98e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.63 V             ; -0.0038 V          ; 0.24 V                              ; 0.186 V                             ; 4.3e-09 s                  ; 4.98e-09 s                 ; No                        ; Yes                       ;
; VGAB1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; VGAR2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 6.82e-08 V                   ; 2.68 V              ; -0.0164 V           ; 0.263 V                              ; 0.093 V                              ; 7.03e-10 s                  ; 8.91e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 6.82e-08 V                  ; 2.68 V             ; -0.0164 V          ; 0.263 V                             ; 0.093 V                             ; 7.03e-10 s                 ; 8.91e-10 s                 ; No                        ; Yes                       ;
; VGAG2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 6.82e-08 V                   ; 2.68 V              ; -0.0164 V           ; 0.263 V                              ; 0.093 V                              ; 7.03e-10 s                  ; 8.91e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 6.82e-08 V                  ; 2.68 V             ; -0.0164 V          ; 0.263 V                             ; 0.093 V                             ; 7.03e-10 s                 ; 8.91e-10 s                 ; No                        ; Yes                       ;
; VGAVS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; VGAHS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; VGAB2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6164       ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 29230      ; 0          ; 0        ; 0        ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0        ; 0        ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 33673      ; 0          ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6164       ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 29230      ; 0          ; 0        ; 0        ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0        ; 0        ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 33673      ; 0          ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1          ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1          ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Sat Nov 14 16:39:05 2015
Info: Command: quartus_sta rgb2vga -c rgb2vga
Info: qsta_default_script.tcl version: #11
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'rgb2vga.out.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 55 -multiply_by 126 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 55 -multiply_by 126 -phase 45.00 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll_svga|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {pll_svga|altpll_component|auto_generated|pll1|clk[0]} {pll_svga|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.553
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.553               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.303               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    11.048               0.000 pll_svga|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.305
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.305               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.358               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.358               0.000 pll_svga|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 6.868
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.868               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.432
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.432               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.103
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.103               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.115               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.835               0.000 CLOCK_50 
    Info (332119):    12.246               0.000 pll_svga|altpll_component|auto_generated|pll1|clk[0] 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.553
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.553 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdram:inst1|SdrRoutineSeq[7]
    Info (332115): To Node      : sdram:inst1|SdrDat[13]~en
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.877      0.786  R        clock network delay
    Info (332115):      2.076      0.199     uTco  sdram:inst1|SdrRoutineSeq[7]
    Info (332115):      2.076      0.000 FF  CELL  inst1|SdrRoutineSeq[7]|q
    Info (332115):      2.781      0.705 FF    IC  inst1|process_0~1|dataa
    Info (332115):      3.131      0.350 FR  CELL  inst1|process_0~1|combout
    Info (332115):      3.478      0.347 RR    IC  inst1|process_0~10|dataa
    Info (332115):      3.844      0.366 RF  CELL  inst1|process_0~10|combout
    Info (332115):      4.080      0.236 FF    IC  inst1|process_0~13|datab
    Info (332115):      4.449      0.369 FF  CELL  inst1|process_0~13|combout
    Info (332115):      5.328      0.879 FF    IC  inst1|SdrAddress[16]~15|datab
    Info (332115):      5.709      0.381 FR  CELL  inst1|SdrAddress[16]~15|combout
    Info (332115):      6.358      0.649 RR    IC  inst1|Selector63~0|datab
    Info (332115):      6.690      0.332 RF  CELL  inst1|Selector63~0|combout
    Info (332115):      8.187      1.497 FF    IC  inst1|Selector63~1|datad
    Info (332115):      8.297      0.110 FF  CELL  inst1|Selector63~1|combout
    Info (332115):      8.646      0.349 FF    IC  inst1|SdrDat[13]~enfeeder|datac
    Info (332115):      8.888      0.242 FF  CELL  inst1|SdrDat[13]~enfeeder|combout
    Info (332115):      8.888      0.000 FF    IC  inst1|SdrDat[13]~en|d
    Info (332115):      8.979      0.091 FF  CELL  sdram:inst1|SdrDat[13]~en
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      9.821      9.821           latch edge time
    Info (332115):     10.194      0.373  R        clock network delay
    Info (332115):     10.537      0.343           clock pessimism removed
    Info (332115):     10.517     -0.020           clock uncertainty
    Info (332115):     10.532      0.015     uTsu  sdram:inst1|SdrDat[13]~en
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.979
    Info (332115): Data Required Time :    10.532
    Info (332115): Slack              :     1.553 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.303
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.303 
    Info (332115): ===================================================================
    Info (332115): From Node    : FP1
    Info (332115): To Node      : input_detect:input_detect|\horizontal:count[18]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -2.635     -2.635  R        clock network delay
    Info (332115):     -0.635      2.000  F  iExt  FP1
    Info (332115):     -0.635      0.000 FF    IC  FP1~input|i
    Info (332115):      0.044      0.679 FF  CELL  FP1~input|o
    Info (332115):      2.837      2.793 FF    IC  input_detect|horizontal~0|datad
    Info (332115):      2.947      0.110 FF  CELL  input_detect|horizontal~0|combout
    Info (332115):      3.526      0.579 FF    IC  input_detect|count~0|dataa
    Info (332115):      3.873      0.347 FF  CELL  input_detect|count~0|combout
    Info (332115):      4.729      0.856 FF    IC  input_detect|Add1~2|dataa
    Info (332115):      5.165      0.436 FR  CELL  input_detect|Add1~2|cout
    Info (332115):      5.165      0.000 RR    IC  input_detect|Add1~4|cin
    Info (332115):      5.223      0.058 RF  CELL  input_detect|Add1~4|cout
    Info (332115):      5.223      0.000 FF    IC  input_detect|Add1~6|cin
    Info (332115):      5.281      0.058 FR  CELL  input_detect|Add1~6|cout
    Info (332115):      5.281      0.000 RR    IC  input_detect|Add1~8|cin
    Info (332115):      5.339      0.058 RF  CELL  input_detect|Add1~8|cout
    Info (332115):      5.339      0.000 FF    IC  input_detect|Add1~10|cin
    Info (332115):      5.397      0.058 FR  CELL  input_detect|Add1~10|cout
    Info (332115):      5.397      0.000 RR    IC  input_detect|Add1~12|cin
    Info (332115):      5.455      0.058 RF  CELL  input_detect|Add1~12|cout
    Info (332115):      5.455      0.000 FF    IC  input_detect|Add1~14|cin
    Info (332115):      5.513      0.058 FR  CELL  input_detect|Add1~14|cout
    Info (332115):      5.513      0.000 RR    IC  input_detect|Add1~16|cin
    Info (332115):      5.571      0.058 RF  CELL  input_detect|Add1~16|cout
    Info (332115):      5.571      0.000 FF    IC  input_detect|Add1~18|cin
    Info (332115):      5.629      0.058 FR  CELL  input_detect|Add1~18|cout
    Info (332115):      5.629      0.000 RR    IC  input_detect|Add1~20|cin
    Info (332115):      5.687      0.058 RF  CELL  input_detect|Add1~20|cout
    Info (332115):      5.687      0.000 FF    IC  input_detect|Add1~22|cin
    Info (332115):      5.745      0.058 FR  CELL  input_detect|Add1~22|cout
    Info (332115):      5.745      0.000 RR    IC  input_detect|Add1~24|cin
    Info (332115):      5.803      0.058 RF  CELL  input_detect|Add1~24|cout
    Info (332115):      5.803      0.000 FF    IC  input_detect|Add1~26|cin
    Info (332115):      5.861      0.058 FR  CELL  input_detect|Add1~26|cout
    Info (332115):      5.861      0.000 RR    IC  input_detect|Add1~28|cin
    Info (332115):      5.919      0.058 RF  CELL  input_detect|Add1~28|cout
    Info (332115):      5.919      0.000 FF    IC  input_detect|Add1~30|cin
    Info (332115):      5.977      0.058 FR  CELL  input_detect|Add1~30|cout
    Info (332115):      5.977      0.000 RR    IC  input_detect|Add1~32|cin
    Info (332115):      6.035      0.058 RF  CELL  input_detect|Add1~32|cout
    Info (332115):      6.035      0.000 FF    IC  input_detect|Add1~34|cin
    Info (332115):      6.093      0.058 FR  CELL  input_detect|Add1~34|cout
    Info (332115):      6.093      0.000 RR    IC  input_detect|Add1~36|cin
    Info (332115):      6.548      0.455 RR  CELL  input_detect|Add1~36|combout
    Info (332115):      6.856      0.308 RR    IC  input_detect|count~6|datad
    Info (332115):      6.986      0.130 RR  CELL  input_detect|count~6|combout
    Info (332115):      6.986      0.000 RR    IC  input_detect|\horizontal:count[18]|d
    Info (332115):      7.060      0.074 RR  CELL  input_detect:input_detect|\horizontal:count[18]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.730      8.730           latch edge time
    Info (332115):      9.102      0.372  R        clock network delay
    Info (332115):      9.368      0.266           clock pessimism removed
    Info (332115):      9.348     -0.020           clock uncertainty
    Info (332115):      9.363      0.015     uTsu  input_detect:input_detect|\horizontal:count[18]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.060
    Info (332115): Data Required Time :     9.363
    Info (332115): Slack              :     2.303 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.048
    Info (332115): -to_clock [get_clocks {pll_svga|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 11.048 
    Info (332115): ===================================================================
    Info (332115): From Node    : vgaout:inst|pixel[2]
    Info (332115): To Node      : VGAB0
    Info (332115): Launch Clock : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.322      0.322  R        clock network delay
    Info (332115):      0.521      0.199     uTco  vgaout:inst|pixel[2]
    Info (332115):      0.521      0.000 FF  CELL  inst|pixel[2]|q
    Info (332115):      1.180      0.659 FF    IC  inst|vga_out[2]~4|dataa
    Info (332115):      1.547      0.367 FF  CELL  inst|vga_out[2]~4|combout
    Info (332115):      2.855      1.308 FF    IC  VGAB0~output|i
    Info (332115):      8.841      5.986 FF  CELL  VGAB0~output|o
    Info (332115):      8.841      0.000 FF  CELL  VGAB0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     25.000     25.000           latch edge time
    Info (332115):     21.661     -3.339  R        clock network delay
    Info (332115):     21.909      0.248           clock pessimism removed
    Info (332115):     21.889     -0.020           clock uncertainty
    Info (332115):     19.889     -2.000  F  oExt  VGAB0
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.841
    Info (332115): Data Required Time :    19.889
    Info (332115): Slack              :    11.048 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.305
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.305 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdram:inst1|pixelOut[5]
    Info (332115): To Node      : ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.456      0.365  R        clock network delay
    Info (332115):      1.655      0.199     uTco  sdram:inst1|pixelOut[5]
    Info (332115):      1.655      0.000 RR  CELL  inst1|pixelOut[5]|q
    Info (332115):      2.266      0.611 RR    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|portadatain[5]
    Info (332115):      2.329      0.063 RR  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           latch edge time
    Info (332115):      2.196      1.105  R        clock network delay
    Info (332115):      1.837     -0.359           clock pessimism removed
    Info (332115):      1.837      0.000           clock uncertainty
    Info (332115):      2.024      0.187      uTh  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.329
    Info (332115): Data Required Time :     2.024
    Info (332115): Slack              :     0.305 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.358
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.358 
    Info (332115): ===================================================================
    Info (332115): From Node    : input_detect:input_detect|\vertical:sync
    Info (332115): To Node      : input_detect:input_detect|\vertical:sync
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.375      0.375  R        clock network delay
    Info (332115):      0.574      0.199     uTco  input_detect:input_detect|\vertical:sync
    Info (332115):      0.574      0.000 RR  CELL  input_detect|\vertical:sync|q
    Info (332115):      0.574      0.000 RR    IC  input_detect|\vertical:sync~0|datac
    Info (332115):      0.893      0.319 RR  CELL  input_detect|\vertical:sync~0|combout
    Info (332115):      0.893      0.000 RR    IC  input_detect|\vertical:sync|d
    Info (332115):      0.952      0.059 RR  CELL  input_detect:input_detect|\vertical:sync
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.796      0.796  R        clock network delay
    Info (332115):      0.437     -0.359           clock pessimism removed
    Info (332115):      0.437      0.000           clock uncertainty
    Info (332115):      0.594      0.157      uTh  input_detect:input_detect|\vertical:sync
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.952
    Info (332115): Data Required Time :     0.594
    Info (332115): Slack              :     0.358 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.358
    Info (332115): -to_clock [get_clocks {pll_svga|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.358 
    Info (332115): ===================================================================
    Info (332115): From Node    : vgaout:inst|\bar:posy[2]
    Info (332115): To Node      : vgaout:inst|\bar:posy[2]
    Info (332115): Launch Clock : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -0.082     -0.082  R        clock network delay
    Info (332115):      0.117      0.199     uTco  vgaout:inst|\bar:posy[2]
    Info (332115):      0.117      0.000 RR  CELL  inst|\bar:posy[2]|q
    Info (332115):      0.117      0.000 RR    IC  inst|posy~5|datac
    Info (332115):      0.436      0.319 RR  CELL  inst|posy~5|combout
    Info (332115):      0.436      0.000 RR    IC  inst|\bar:posy[2]|d
    Info (332115):      0.495      0.059 RR  CELL  vgaout:inst|\bar:posy[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.320      0.320  R        clock network delay
    Info (332115):     -0.020     -0.340           clock pessimism removed
    Info (332115):     -0.020      0.000           clock uncertainty
    Info (332115):      0.137      0.157      uTh  vgaout:inst|\bar:posy[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.495
    Info (332115): Data Required Time :     0.137
    Info (332115): Slack              :     0.358 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.868
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 6.868 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdram:inst1|rowLoadAck
    Info (332115): To Node      : vgaout:inst|load_req
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.877      0.786  R        clock network delay
    Info (332115):      2.076      0.199     uTco  sdram:inst1|rowLoadAck
    Info (332115):      2.076      0.000 FF  CELL  inst1|rowLoadAck|q
    Info (332115):      2.985      0.909 FF    IC  inst|load_req|clrn
    Info (332115):      3.669      0.684 FR  CELL  vgaout:inst|load_req
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      9.821      9.821           latch edge time
    Info (332115):     10.183      0.362  R        clock network delay
    Info (332115):     10.542      0.359           clock pessimism removed
    Info (332115):     10.522     -0.020           clock uncertainty
    Info (332115):     10.537      0.015     uTsu  vgaout:inst|load_req
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.669
    Info (332115): Data Required Time :    10.537
    Info (332115): Slack              :     6.868 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.432
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.432 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdram:inst1|rowLoadAck
    Info (332115): To Node      : vgaout:inst|load_req
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.457      0.366  R        clock network delay
    Info (332115):      1.656      0.199     uTco  sdram:inst1|rowLoadAck
    Info (332115):      1.656      0.000 RR  CELL  inst1|rowLoadAck|q
    Info (332115):      2.463      0.807 RR    IC  inst|load_req|clrn
    Info (332115):      3.103      0.640 RF  CELL  vgaout:inst|load_req
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           latch edge time
    Info (332115):      1.873      0.782  R        clock network delay
    Info (332115):      1.514     -0.359           clock pessimism removed
    Info (332115):      1.514      0.000           clock uncertainty
    Info (332115):      1.671      0.157      uTh  vgaout:inst|load_req
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.103
    Info (332115): Data Required Time :     1.671
    Info (332115): Slack              :     1.432 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.103
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.103 
    Info (332113): ===================================================================
    Info (332113): Node             : ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      5.456      5.456           launch edge time
    Info (332113):      5.456      0.000           source latency
    Info (332113):      5.456      0.000           CLOCK_50
    Info (332113):      5.456      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      5.970      0.514 RR  CELL  CLOCK_50~input|o
    Info (332113):      8.304      2.334 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      2.821     -5.483 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      2.821      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):      4.695      1.874 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):      4.695      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):      5.715      1.020 FF    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|clk0
    Info (332113):      6.589      0.874 FF  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      9.821      9.821           launch edge time
    Info (332113):      9.821      0.000           source latency
    Info (332113):      9.821      0.000           CLOCK_50
    Info (332113):      9.821      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     10.335      0.514 RR  CELL  CLOCK_50~input|o
    Info (332113):     12.576      2.241 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      6.920     -5.656 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      6.920      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):      8.734      1.814 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):      8.734      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):      9.704      0.970 RR    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|clk0
    Info (332113):     10.502      0.798 RR  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113):     10.922      0.420           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :     4.333
    Info (332113): Slack            :     4.103
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.115
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.115 
    Info (332113): ===================================================================
    Info (332113): Node             : input_detect:input_detect|\horizontal:count[10]
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      0.514      0.514 RR  CELL  CLOCK_50~input|o
    Info (332113):      2.848      2.334 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -2.635     -5.483 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -2.635      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     -0.745      1.890 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):     -0.745      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      0.273      1.018 RR    IC  input_detect|\horizontal:count[10]|clk
    Info (332113):      0.792      0.519 RR  CELL  input_detect:input_detect|\horizontal:count[10]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      4.365      4.365           launch edge time
    Info (332113):      4.365      0.000           source latency
    Info (332113):      4.365      0.000           CLOCK_50
    Info (332113):      4.365      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      4.879      0.514 RR  CELL  CLOCK_50~input|o
    Info (332113):      7.120      2.241 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      1.464     -5.656 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      1.464      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):      3.263      1.799 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):      3.263      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      4.246      0.983 FF    IC  input_detect|\horizontal:count[10]|clk
    Info (332113):      4.703      0.457 FF  CELL  input_detect:input_detect|\horizontal:count[10]
    Info (332113):      5.123      0.420           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :     4.331
    Info (332113): Slack            :     4.115
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.835
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.835 
    Info (332113): ===================================================================
    Info (332113): Node             : CLOCK_50~input|o
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLOCK_50
    Info (332113):     10.000      0.000 FF    IC  CLOCK_50~input|i
    Info (332113):     10.679      0.679 FF  CELL  CLOCK_50~input|o
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           CLOCK_50
    Info (332113):     20.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     20.514      0.514 RR  CELL  CLOCK_50~input|o
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :     9.835
    Info (332113): Slack            :     9.835
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.246
    Info (332113): Targets: [get_clocks {pll_svga|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 12.246 
    Info (332113): ===================================================================
    Info (332113): Node             : vgaout:inst|col_number[1]
    Info (332113): Clock            : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      0.514      0.514 RR  CELL  CLOCK_50~input|o
    Info (332113):      2.392      1.878 RR    IC  pll_svga|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -3.091     -5.483 RR  CELL  pll_svga|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -3.091      0.000 RR  CELL  pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     -1.195      1.896 RR    IC  pll_svga|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):     -1.195      0.000 RR  CELL  pll_svga|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):     -0.201      0.994 RR    IC  inst|col_number[1]|clk
    Info (332113):      0.318      0.519 RR  CELL  vgaout:inst|col_number[1]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     12.500     12.500           launch edge time
    Info (332113):     12.500      0.000           source latency
    Info (332113):     12.500      0.000           CLOCK_50
    Info (332113):     12.500      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     13.014      0.514 RR  CELL  CLOCK_50~input|o
    Info (332113):     14.817      1.803 RR    IC  pll_svga|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      9.161     -5.656 RR  CELL  pll_svga|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      9.161      0.000 RR  CELL  pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     10.964      1.803 FF    IC  pll_svga|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):     10.964      0.000 FF  CELL  pll_svga|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):     11.922      0.958 FF    IC  inst|col_number[1]|clk
    Info (332113):     12.379      0.457 FF  CELL  vgaout:inst|col_number[1]
    Info (332113):     12.780      0.401           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :    12.462
    Info (332113): Slack            :    12.246
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.286
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.286               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.873               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    12.629               0.000 pll_svga|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.297               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.311               0.000 pll_svga|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.312               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 7.069
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.069               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.309
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.309               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.110
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.110               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.112               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.817               0.000 CLOCK_50 
    Info (332119):    12.244               0.000 pll_svga|altpll_component|auto_generated|pll1|clk[0] 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.286
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.286 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdram:inst1|SdrRoutineSeq[7]
    Info (332115): To Node      : sdram:inst1|SdrDat[13]~en
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.845      0.754  R        clock network delay
    Info (332115):      2.025      0.180     uTco  sdram:inst1|SdrRoutineSeq[7]
    Info (332115):      2.025      0.000 FF  CELL  inst1|SdrRoutineSeq[7]|q
    Info (332115):      2.658      0.633 FF    IC  inst1|process_0~1|dataa
    Info (332115):      2.967      0.309 FR  CELL  inst1|process_0~1|combout
    Info (332115):      3.296      0.329 RR    IC  inst1|process_0~10|dataa
    Info (332115):      3.622      0.326 RF  CELL  inst1|process_0~10|combout
    Info (332115):      3.836      0.214 FF    IC  inst1|process_0~13|datab
    Info (332115):      4.160      0.324 FF  CELL  inst1|process_0~13|combout
    Info (332115):      4.946      0.786 FF    IC  inst1|SdrAddress[16]~15|datab
    Info (332115):      5.282      0.336 FR  CELL  inst1|SdrAddress[16]~15|combout
    Info (332115):      5.889      0.607 RR    IC  inst1|Selector63~0|datab
    Info (332115):      6.183      0.294 RF  CELL  inst1|Selector63~0|combout
    Info (332115):      7.530      1.347 FF    IC  inst1|Selector63~1|datad
    Info (332115):      7.625      0.095 FF  CELL  inst1|Selector63~1|combout
    Info (332115):      7.930      0.305 FF    IC  inst1|SdrDat[13]~enfeeder|datac
    Info (332115):      8.146      0.216 FF  CELL  inst1|SdrDat[13]~enfeeder|combout
    Info (332115):      8.146      0.000 FF    IC  inst1|SdrDat[13]~en|d
    Info (332115):      8.224      0.078 FF  CELL  sdram:inst1|SdrDat[13]~en
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      9.821      9.821           latch edge time
    Info (332115):     10.212      0.391  R        clock network delay
    Info (332115):     10.515      0.303           clock pessimism removed
    Info (332115):     10.495     -0.020           clock uncertainty
    Info (332115):     10.510      0.015     uTsu  sdram:inst1|SdrDat[13]~en
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.224
    Info (332115): Data Required Time :    10.510
    Info (332115): Slack              :     2.286 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.873
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.873 
    Info (332115): ===================================================================
    Info (332115): From Node    : FP1
    Info (332115): To Node      : input_detect:input_detect|\horizontal:count[18]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -2.286     -2.286  R        clock network delay
    Info (332115):     -0.286      2.000  F  iExt  FP1
    Info (332115):     -0.286      0.000 FF    IC  FP1~input|i
    Info (332115):      0.357      0.643 FF  CELL  FP1~input|o
    Info (332115):      2.758      2.401 FF    IC  input_detect|horizontal~0|datad
    Info (332115):      2.853      0.095 FF  CELL  input_detect|horizontal~0|combout
    Info (332115):      3.365      0.512 FF    IC  input_detect|count~0|dataa
    Info (332115):      3.671      0.306 FF  CELL  input_detect|count~0|combout
    Info (332115):      4.418      0.747 FF    IC  input_detect|Add1~2|dataa
    Info (332115):      4.794      0.376 FR  CELL  input_detect|Add1~2|cout
    Info (332115):      4.794      0.000 RR    IC  input_detect|Add1~4|cin
    Info (332115):      4.844      0.050 RF  CELL  input_detect|Add1~4|cout
    Info (332115):      4.844      0.000 FF    IC  input_detect|Add1~6|cin
    Info (332115):      4.894      0.050 FR  CELL  input_detect|Add1~6|cout
    Info (332115):      4.894      0.000 RR    IC  input_detect|Add1~8|cin
    Info (332115):      4.944      0.050 RF  CELL  input_detect|Add1~8|cout
    Info (332115):      4.944      0.000 FF    IC  input_detect|Add1~10|cin
    Info (332115):      4.994      0.050 FR  CELL  input_detect|Add1~10|cout
    Info (332115):      4.994      0.000 RR    IC  input_detect|Add1~12|cin
    Info (332115):      5.044      0.050 RF  CELL  input_detect|Add1~12|cout
    Info (332115):      5.044      0.000 FF    IC  input_detect|Add1~14|cin
    Info (332115):      5.094      0.050 FR  CELL  input_detect|Add1~14|cout
    Info (332115):      5.094      0.000 RR    IC  input_detect|Add1~16|cin
    Info (332115):      5.144      0.050 RF  CELL  input_detect|Add1~16|cout
    Info (332115):      5.144      0.000 FF    IC  input_detect|Add1~18|cin
    Info (332115):      5.194      0.050 FR  CELL  input_detect|Add1~18|cout
    Info (332115):      5.194      0.000 RR    IC  input_detect|Add1~20|cin
    Info (332115):      5.244      0.050 RF  CELL  input_detect|Add1~20|cout
    Info (332115):      5.244      0.000 FF    IC  input_detect|Add1~22|cin
    Info (332115):      5.294      0.050 FR  CELL  input_detect|Add1~22|cout
    Info (332115):      5.294      0.000 RR    IC  input_detect|Add1~24|cin
    Info (332115):      5.344      0.050 RF  CELL  input_detect|Add1~24|cout
    Info (332115):      5.344      0.000 FF    IC  input_detect|Add1~26|cin
    Info (332115):      5.394      0.050 FR  CELL  input_detect|Add1~26|cout
    Info (332115):      5.394      0.000 RR    IC  input_detect|Add1~28|cin
    Info (332115):      5.444      0.050 RF  CELL  input_detect|Add1~28|cout
    Info (332115):      5.444      0.000 FF    IC  input_detect|Add1~30|cin
    Info (332115):      5.494      0.050 FR  CELL  input_detect|Add1~30|cout
    Info (332115):      5.494      0.000 RR    IC  input_detect|Add1~32|cin
    Info (332115):      5.544      0.050 RF  CELL  input_detect|Add1~32|cout
    Info (332115):      5.544      0.000 FF    IC  input_detect|Add1~34|cin
    Info (332115):      5.594      0.050 FR  CELL  input_detect|Add1~34|cout
    Info (332115):      5.594      0.000 RR    IC  input_detect|Add1~36|cin
    Info (332115):      6.002      0.408 RR  CELL  input_detect|Add1~36|combout
    Info (332115):      6.290      0.288 RR    IC  input_detect|count~6|datad
    Info (332115):      6.409      0.119 RR  CELL  input_detect|count~6|combout
    Info (332115):      6.409      0.000 RR    IC  input_detect|\horizontal:count[18]|d
    Info (332115):      6.476      0.067 RR  CELL  input_detect:input_detect|\horizontal:count[18]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.730      8.730           latch edge time
    Info (332115):      9.119      0.389  R        clock network delay
    Info (332115):      9.354      0.235           clock pessimism removed
    Info (332115):      9.334     -0.020           clock uncertainty
    Info (332115):      9.349      0.015     uTsu  input_detect:input_detect|\horizontal:count[18]
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.476
    Info (332115): Data Required Time :     9.349
    Info (332115): Slack              :     2.873 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 12.629
    Info (332115): -to_clock [get_clocks {pll_svga|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 12.629 
    Info (332115): ===================================================================
    Info (332115): From Node    : vgaout:inst|pixel[2]
    Info (332115): To Node      : VGAB0
    Info (332115): Launch Clock : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.354      0.354  R        clock network delay
    Info (332115):      0.534      0.180     uTco  vgaout:inst|pixel[2]
    Info (332115):      0.534      0.000 FF  CELL  inst|pixel[2]|q
    Info (332115):      1.118      0.584 FF    IC  inst|vga_out[2]~4|dataa
    Info (332115):      1.441      0.323 FF  CELL  inst|vga_out[2]~4|combout
    Info (332115):      2.633      1.192 FF    IC  VGAB0~output|i
    Info (332115):      7.670      5.037 FF  CELL  VGAB0~output|o
    Info (332115):      7.670      0.000 FF  CELL  VGAB0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     25.000     25.000           latch edge time
    Info (332115):     22.100     -2.900  R        clock network delay
    Info (332115):     22.319      0.219           clock pessimism removed
    Info (332115):     22.299     -0.020           clock uncertainty
    Info (332115):     20.299     -2.000  F  oExt  VGAB0
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.670
    Info (332115): Data Required Time :    20.299
    Info (332115): Slack              :    12.629 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.297
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.297 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdram:inst1|pixelOut[5]
    Info (332115): To Node      : ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.473      0.382  R        clock network delay
    Info (332115):      1.653      0.180     uTco  sdram:inst1|pixelOut[5]
    Info (332115):      1.653      0.000 RR  CELL  inst1|pixelOut[5]|q
    Info (332115):      2.215      0.562 RR    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|portadatain[5]
    Info (332115):      2.279      0.064 RR  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           latch edge time
    Info (332115):      2.130      1.039  R        clock network delay
    Info (332115):      1.813     -0.317           clock pessimism removed
    Info (332115):      1.813      0.000           clock uncertainty
    Info (332115):      1.982      0.169      uTh  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.279
    Info (332115): Data Required Time :     1.982
    Info (332115): Slack              :     0.297 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.311
    Info (332115): -to_clock [get_clocks {pll_svga|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.311 
    Info (332115): ===================================================================
    Info (332115): From Node    : vgaout:inst|vcount[6]
    Info (332115): To Node      : vgaout:inst|vcount[6]
    Info (332115): Launch Clock : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.003      0.003  R        clock network delay
    Info (332115):      0.183      0.180     uTco  vgaout:inst|vcount[6]
    Info (332115):      0.183      0.000 FF  CELL  inst|vcount[6]|q
    Info (332115):      0.183      0.000 FF    IC  inst|vcount[6]~8|datac
    Info (332115):      0.457      0.274 FF  CELL  inst|vcount[6]~8|combout
    Info (332115):      0.457      0.000 FF    IC  inst|vcount[6]|d
    Info (332115):      0.514      0.057 FF  CELL  vgaout:inst|vcount[6]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.360      0.360  R        clock network delay
    Info (332115):      0.059     -0.301           clock pessimism removed
    Info (332115):      0.059      0.000           clock uncertainty
    Info (332115):      0.203      0.144      uTh  vgaout:inst|vcount[6]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.514
    Info (332115): Data Required Time :     0.203
    Info (332115): Slack              :     0.311 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.312 
    Info (332115): ===================================================================
    Info (332115): From Node    : input_detect:input_detect|\vertical:sync
    Info (332115): To Node      : input_detect:input_detect|\vertical:sync
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.392      0.392  R        clock network delay
    Info (332115):      0.572      0.180     uTco  input_detect:input_detect|\vertical:sync
    Info (332115):      0.572      0.000 FF  CELL  input_detect|\vertical:sync|q
    Info (332115):      0.572      0.000 FF    IC  input_detect|\vertical:sync~0|datac
    Info (332115):      0.846      0.274 FF  CELL  input_detect|\vertical:sync~0|combout
    Info (332115):      0.846      0.000 FF    IC  input_detect|\vertical:sync|d
    Info (332115):      0.903      0.057 FF  CELL  input_detect:input_detect|\vertical:sync
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.764      0.764  R        clock network delay
    Info (332115):      0.447     -0.317           clock pessimism removed
    Info (332115):      0.447      0.000           clock uncertainty
    Info (332115):      0.591      0.144      uTh  input_detect:input_detect|\vertical:sync
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.903
    Info (332115): Data Required Time :     0.591
    Info (332115): Slack              :     0.312 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.069
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 7.069 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdram:inst1|rowLoadAck
    Info (332115): To Node      : vgaout:inst|load_req
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.845      0.754  R        clock network delay
    Info (332115):      2.025      0.180     uTco  sdram:inst1|rowLoadAck
    Info (332115):      2.025      0.000 FF  CELL  inst1|rowLoadAck|q
    Info (332115):      2.828      0.803 FF    IC  inst|load_req|clrn
    Info (332115):      3.442      0.614 FR  CELL  vgaout:inst|load_req
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      9.821      9.821           latch edge time
    Info (332115):     10.199      0.378  R        clock network delay
    Info (332115):     10.516      0.317           clock pessimism removed
    Info (332115):     10.496     -0.020           clock uncertainty
    Info (332115):     10.511      0.015     uTsu  vgaout:inst|load_req
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.442
    Info (332115): Data Required Time :    10.511
    Info (332115): Slack              :     7.069 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.309
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.309 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdram:inst1|rowLoadAck
    Info (332115): To Node      : vgaout:inst|load_req
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.473      0.382  R        clock network delay
    Info (332115):      1.653      0.180     uTco  sdram:inst1|rowLoadAck
    Info (332115):      1.653      0.000 RR  CELL  inst1|rowLoadAck|q
    Info (332115):      2.408      0.755 RR    IC  inst|load_req|clrn
    Info (332115):      2.977      0.569 RF  CELL  vgaout:inst|load_req
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           latch edge time
    Info (332115):      1.841      0.750  R        clock network delay
    Info (332115):      1.524     -0.317           clock pessimism removed
    Info (332115):      1.524      0.000           clock uncertainty
    Info (332115):      1.668      0.144      uTh  vgaout:inst|load_req
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.977
    Info (332115): Data Required Time :     1.668
    Info (332115): Slack              :     1.309 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.110
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.110 
    Info (332113): ===================================================================
    Info (332113): Node             : ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      5.456      5.456           launch edge time
    Info (332113):      5.456      0.000           source latency
    Info (332113):      5.456      0.000           CLOCK_50
    Info (332113):      5.456      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      5.955      0.499 RR  CELL  CLOCK_50~input|o
    Info (332113):      8.033      2.078 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      3.170     -4.863 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      3.170      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):      4.838      1.668 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):      4.838      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):      5.727      0.889 FF    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|clk0
    Info (332113):      6.514      0.787 FF  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      9.821      9.821           launch edge time
    Info (332113):      9.821      0.000           source latency
    Info (332113):      9.821      0.000           CLOCK_50
    Info (332113):      9.821      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     10.320      0.499 RR  CELL  CLOCK_50~input|o
    Info (332113):     12.315      1.995 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      7.300     -5.015 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      7.300      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):      8.918      1.618 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):      8.918      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):      9.766      0.848 RR    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|clk0
    Info (332113):     10.479      0.713 RR  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113):     10.854      0.375           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :     4.340
    Info (332113): Slack            :     4.110
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.112
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.112 
    Info (332113): ===================================================================
    Info (332113): Node             : input_detect:input_detect|\horizontal:count[10]
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      0.499      0.499 RR  CELL  CLOCK_50~input|o
    Info (332113):      2.577      2.078 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -2.286     -4.863 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -2.286      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     -0.601      1.685 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):     -0.601      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      0.290      0.891 RR    IC  input_detect|\horizontal:count[10]|clk
    Info (332113):      0.760      0.470 RR  CELL  input_detect:input_detect|\horizontal:count[10]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      4.365      4.365           launch edge time
    Info (332113):      4.365      0.000           source latency
    Info (332113):      4.365      0.000           CLOCK_50
    Info (332113):      4.365      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      4.864      0.499 RR  CELL  CLOCK_50~input|o
    Info (332113):      6.859      1.995 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      1.844     -5.015 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      1.844      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):      3.445      1.601 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):      3.445      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      4.305      0.860 FF    IC  input_detect|\horizontal:count[10]|clk
    Info (332113):      4.717      0.412 FF  CELL  input_detect:input_detect|\horizontal:count[10]
    Info (332113):      5.088      0.371           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :     4.328
    Info (332113): Slack            :     4.112
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.817
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.817 
    Info (332113): ===================================================================
    Info (332113): Node             : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLOCK_50
    Info (332113):     10.000      0.000 FF    IC  CLOCK_50~input|i
    Info (332113):     10.643      0.643 FF  CELL  CLOCK_50~input|o
    Info (332113):     12.698      2.055 FF    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      7.894     -4.804 FF  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      7.894      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           CLOCK_50
    Info (332113):     20.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     20.499      0.499 RR  CELL  CLOCK_50~input|o
    Info (332113):     22.494      1.995 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     17.479     -5.015 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     17.479      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     17.711      0.232           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :     9.817
    Info (332113): Slack            :     9.817
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.244
    Info (332113): Targets: [get_clocks {pll_svga|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 12.244 
    Info (332113): ===================================================================
    Info (332113): Node             : vgaout:inst|\bar:posx[0]
    Info (332113): Clock            : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      0.499      0.499 RR  CELL  CLOCK_50~input|o
    Info (332113):      2.182      1.683 RR    IC  pll_svga|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -2.681     -4.863 RR  CELL  pll_svga|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -2.681      0.000 RR  CELL  pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     -0.991      1.690 RR    IC  pll_svga|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):     -0.991      0.000 RR  CELL  pll_svga|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):     -0.113      0.878 RR    IC  inst|\bar:posx[0]|clk
    Info (332113):      0.357      0.470 RR  CELL  vgaout:inst|\bar:posx[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     12.500     12.500           launch edge time
    Info (332113):     12.500      0.000           source latency
    Info (332113):     12.500      0.000           CLOCK_50
    Info (332113):     12.500      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     12.999      0.499 RR  CELL  CLOCK_50~input|o
    Info (332113):     14.615      1.616 RR    IC  pll_svga|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      9.600     -5.015 RR  CELL  pll_svga|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      9.600      0.000 RR  CELL  pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     11.204      1.604 FF    IC  pll_svga|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):     11.204      0.000 FF  CELL  pll_svga|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):     12.050      0.846 FF    IC  inst|\bar:posx[0]|clk
    Info (332113):     12.462      0.412 FF  CELL  vgaout:inst|\bar:posx[0]
    Info (332113):     12.817      0.355           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :    12.460
    Info (332113): Slack            :    12.244
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.984
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.984               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.988               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    15.510               0.000 pll_svga|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.146
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.146               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.182               0.000 pll_svga|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 7.649
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.649               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.792
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.792               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.115
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.115               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.149               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.587               0.000 CLOCK_50 
    Info (332119):    12.255               0.000 pll_svga|altpll_component|auto_generated|pll1|clk[0] 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.984
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.984 
    Info (332115): ===================================================================
    Info (332115): From Node    : FP1
    Info (332115): To Node      : input_detect:input_detect|\horizontal:count[18]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -1.631     -1.631  R        clock network delay
    Info (332115):      0.369      2.000  F  iExt  FP1
    Info (332115):      0.369      0.000 FF    IC  FP1~input|i
    Info (332115):      0.986      0.617 FF  CELL  FP1~input|o
    Info (332115):      2.653      1.667 FF    IC  input_detect|horizontal~0|datad
    Info (332115):      2.716      0.063 FF  CELL  input_detect|horizontal~0|combout
    Info (332115):      3.047      0.331 FF    IC  input_detect|count~0|dataa
    Info (332115):      3.240      0.193 FF  CELL  input_detect|count~0|combout
    Info (332115):      3.743      0.503 FF    IC  input_detect|Add1~2|dataa
    Info (332115):      3.993      0.250 FR  CELL  input_detect|Add1~2|cout
    Info (332115):      3.993      0.000 RR    IC  input_detect|Add1~4|cin
    Info (332115):      4.027      0.034 RF  CELL  input_detect|Add1~4|cout
    Info (332115):      4.027      0.000 FF    IC  input_detect|Add1~6|cin
    Info (332115):      4.061      0.034 FR  CELL  input_detect|Add1~6|cout
    Info (332115):      4.061      0.000 RR    IC  input_detect|Add1~8|cin
    Info (332115):      4.095      0.034 RF  CELL  input_detect|Add1~8|cout
    Info (332115):      4.095      0.000 FF    IC  input_detect|Add1~10|cin
    Info (332115):      4.129      0.034 FR  CELL  input_detect|Add1~10|cout
    Info (332115):      4.129      0.000 RR    IC  input_detect|Add1~12|cin
    Info (332115):      4.163      0.034 RF  CELL  input_detect|Add1~12|cout
    Info (332115):      4.163      0.000 FF    IC  input_detect|Add1~14|cin
    Info (332115):      4.197      0.034 FR  CELL  input_detect|Add1~14|cout
    Info (332115):      4.197      0.000 RR    IC  input_detect|Add1~16|cin
    Info (332115):      4.231      0.034 RF  CELL  input_detect|Add1~16|cout
    Info (332115):      4.231      0.000 FF    IC  input_detect|Add1~18|cin
    Info (332115):      4.265      0.034 FR  CELL  input_detect|Add1~18|cout
    Info (332115):      4.265      0.000 RR    IC  input_detect|Add1~20|cin
    Info (332115):      4.299      0.034 RF  CELL  input_detect|Add1~20|cout
    Info (332115):      4.299      0.000 FF    IC  input_detect|Add1~22|cin
    Info (332115):      4.333      0.034 FR  CELL  input_detect|Add1~22|cout
    Info (332115):      4.333      0.000 RR    IC  input_detect|Add1~24|cin
    Info (332115):      4.367      0.034 RF  CELL  input_detect|Add1~24|cout
    Info (332115):      4.367      0.000 FF    IC  input_detect|Add1~26|cin
    Info (332115):      4.401      0.034 FR  CELL  input_detect|Add1~26|cout
    Info (332115):      4.401      0.000 RR    IC  input_detect|Add1~28|cin
    Info (332115):      4.435      0.034 RF  CELL  input_detect|Add1~28|cout
    Info (332115):      4.435      0.000 FF    IC  input_detect|Add1~30|cin
    Info (332115):      4.469      0.034 FR  CELL  input_detect|Add1~30|cout
    Info (332115):      4.469      0.000 RR    IC  input_detect|Add1~32|cin
    Info (332115):      4.503      0.034 RF  CELL  input_detect|Add1~32|cout
    Info (332115):      4.503      0.000 FF    IC  input_detect|Add1~34|cin
    Info (332115):      4.537      0.034 FR  CELL  input_detect|Add1~34|cout
    Info (332115):      4.537      0.000 RR    IC  input_detect|Add1~36|cin
    Info (332115):      4.771      0.234 RF  CELL  input_detect|Add1~36|combout
    Info (332115):      4.956      0.185 FF    IC  input_detect|count~6|datad
    Info (332115):      5.019      0.063 FF  CELL  input_detect|count~6|combout
    Info (332115):      5.019      0.000 FF    IC  input_detect|\horizontal:count[18]|d
    Info (332115):      5.069      0.050 FF  CELL  input_detect:input_detect|\horizontal:count[18]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.730      8.730           latch edge time
    Info (332115):      8.904      0.174  R        clock network delay
    Info (332115):      9.066      0.162           clock pessimism removed
    Info (332115):      9.046     -0.020           clock uncertainty
    Info (332115):      9.053      0.007     uTsu  input_detect:input_detect|\horizontal:count[18]
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.069
    Info (332115): Data Required Time :     9.053
    Info (332115): Slack              :     3.984 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.988
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.988 
    Info (332115): ===================================================================
    Info (332115): From Node    : DIFFG
    Info (332115): To Node      : adc:inst2|pixel_adc[5]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):     -0.540     -1.631  R        clock network delay
    Info (332115):      1.460      2.000  F  iExt  DIFFG
    Info (332115):      1.460      0.000 FF    IC  lvds|altiobuf_iobuf_in_m0j_component|\loop0:1:ibufa|i
    Info (332115):      1.843      0.383 FF  CELL  lvds|altiobuf_iobuf_in_m0j_component|\loop0:1:ibufa|o
    Info (332115):      3.978      2.135 FF    IC  inst2|green_adc~2|datab
    Info (332115):      4.185      0.207 FF  CELL  inst2|green_adc~2|combout
    Info (332115):      4.329      0.144 FF    IC  inst2|Mux3~6|datab
    Info (332115):      4.521      0.192 FF  CELL  inst2|Mux3~6|combout
    Info (332115):      4.779      0.258 FF    IC  inst2|Mux3~14|dataa
    Info (332115):      4.983      0.204 FF  CELL  inst2|Mux3~14|combout
    Info (332115):      5.610      0.627 FF    IC  inst2|Mux3~10|dataa
    Info (332115):      5.789      0.179 FF  CELL  inst2|Mux3~10|combout
    Info (332115):      5.922      0.133 FF    IC  inst2|Mux3~12|datab
    Info (332115):      6.099      0.177 FF  CELL  inst2|Mux3~12|combout
    Info (332115):      6.099      0.000 FF    IC  inst2|pixel_adc[5]|d
    Info (332115):      6.149      0.050 FF  CELL  adc:inst2|pixel_adc[5]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      9.821      9.821           latch edge time
    Info (332115):      9.988      0.167  R        clock network delay
    Info (332115):     10.150      0.162           clock pessimism removed
    Info (332115):     10.130     -0.020           clock uncertainty
    Info (332115):     10.137      0.007     uTsu  adc:inst2|pixel_adc[5]
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.149
    Info (332115): Data Required Time :    10.137
    Info (332115): Slack              :     3.988 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.510
    Info (332115): -to_clock [get_clocks {pll_svga|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 15.510 
    Info (332115): ===================================================================
    Info (332115): From Node    : vgaout:inst|pixel[2]
    Info (332115): To Node      : VGAB0
    Info (332115): Launch Clock : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.128      0.128  R        clock network delay
    Info (332115):      0.233      0.105     uTco  vgaout:inst|pixel[2]
    Info (332115):      0.233      0.000 FF  CELL  inst|pixel[2]|q
    Info (332115):      0.613      0.380 FF    IC  inst|vga_out[2]~4|dataa
    Info (332115):      0.817      0.204 FF  CELL  inst|vga_out[2]~4|combout
    Info (332115):      1.633      0.816 FF    IC  VGAB0~output|i
    Info (332115):      5.552      3.919 FF  CELL  VGAB0~output|o
    Info (332115):      5.552      0.000 FF  CELL  VGAB0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     25.000     25.000           latch edge time
    Info (332115):     22.931     -2.069  R        clock network delay
    Info (332115):     23.082      0.151           clock pessimism removed
    Info (332115):     23.062     -0.020           clock uncertainty
    Info (332115):     21.062     -2.000  F  oExt  VGAB0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.552
    Info (332115): Data Required Time :    21.062
    Info (332115): Slack              :    15.510 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.146
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.146 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdram:inst1|pixelOut[5]
    Info (332115): To Node      : ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.259      0.168  R        clock network delay
    Info (332115):      1.364      0.105     uTco  sdram:inst1|pixelOut[5]
    Info (332115):      1.364      0.000 RR  CELL  inst1|pixelOut[5]|q
    Info (332115):      1.693      0.329 RR    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|portadatain[5]
    Info (332115):      1.729      0.036 RR  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           latch edge time
    Info (332115):      1.697      0.606  R        clock network delay
    Info (332115):      1.479     -0.218           clock pessimism removed
    Info (332115):      1.479      0.000           clock uncertainty
    Info (332115):      1.583      0.104      uTh  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.729
    Info (332115): Data Required Time :     1.583
    Info (332115): Slack              :     0.146 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.182
    Info (332115): -to_clock [get_clocks {pll_svga|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.182 
    Info (332115): ===================================================================
    Info (332115): From Node    : vgaout:inst|col_number[2]
    Info (332115): To Node      : ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0
    Info (332115): Launch Clock : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -0.119     -0.119  R        clock network delay
    Info (332115):     -0.014      0.105     uTco  vgaout:inst|col_number[2]
    Info (332115):     -0.014      0.000 RR  CELL  inst|col_number[2]|q
    Info (332115):      0.311      0.325 RR    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|portbaddr[2]
    Info (332115):      0.349      0.038 RR  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.270      0.270  R        clock network delay
    Info (332115):      0.063     -0.207           clock pessimism removed
    Info (332115):      0.063      0.000           clock uncertainty
    Info (332115):      0.167      0.104      uTh  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.349
    Info (332115): Data Required Time :     0.167
    Info (332115): Slack              :     0.182 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.186
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.186 
    Info (332115): ===================================================================
    Info (332115): From Node    : input_detect:input_detect|\vertical:sync
    Info (332115): To Node      : input_detect:input_detect|\vertical:sync
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.177      0.177  R        clock network delay
    Info (332115):      0.282      0.105     uTco  input_detect:input_detect|\vertical:sync
    Info (332115):      0.282      0.000 RR  CELL  input_detect|\vertical:sync|q
    Info (332115):      0.282      0.000 RR    IC  input_detect|\vertical:sync~0|datac
    Info (332115):      0.453      0.171 RR  CELL  input_detect|\vertical:sync~0|combout
    Info (332115):      0.453      0.000 RR    IC  input_detect|\vertical:sync|d
    Info (332115):      0.484      0.031 RR  CELL  input_detect:input_detect|\vertical:sync
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.431      0.431  R        clock network delay
    Info (332115):      0.214     -0.217           clock pessimism removed
    Info (332115):      0.214      0.000           clock uncertainty
    Info (332115):      0.298      0.084      uTh  input_detect:input_detect|\vertical:sync
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.484
    Info (332115): Data Required Time :     0.298
    Info (332115): Slack              :     0.186 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.649
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 7.649 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdram:inst1|rowLoadAck
    Info (332115): To Node      : vgaout:inst|load_req
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.513      0.422  R        clock network delay
    Info (332115):      1.618      0.105     uTco  sdram:inst1|rowLoadAck
    Info (332115):      1.618      0.000 FF  CELL  inst1|rowLoadAck|q
    Info (332115):      2.150      0.532 FF    IC  inst|load_req|clrn
    Info (332115):      2.541      0.391 FR  CELL  vgaout:inst|load_req
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      9.821      9.821           latch edge time
    Info (332115):      9.985      0.164  R        clock network delay
    Info (332115):     10.203      0.218           clock pessimism removed
    Info (332115):     10.183     -0.020           clock uncertainty
    Info (332115):     10.190      0.007     uTsu  vgaout:inst|load_req
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.541
    Info (332115): Data Required Time :    10.190
    Info (332115): Slack              :     7.649 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.792
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.792 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdram:inst1|rowLoadAck
    Info (332115): To Node      : vgaout:inst|load_req
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.259      0.168  R        clock network delay
    Info (332115):      1.364      0.105     uTco  sdram:inst1|rowLoadAck
    Info (332115):      1.364      0.000 RR  CELL  inst1|rowLoadAck|q
    Info (332115):      1.801      0.437 RR    IC  inst|load_req|clrn
    Info (332115):      2.167      0.366 RF  CELL  vgaout:inst|load_req
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           latch edge time
    Info (332115):      1.509      0.418  R        clock network delay
    Info (332115):      1.291     -0.218           clock pessimism removed
    Info (332115):      1.291      0.000           clock uncertainty
    Info (332115):      1.375      0.084      uTh  vgaout:inst|load_req
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.167
    Info (332115): Data Required Time :     1.375
    Info (332115): Slack              :     0.792 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.115
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.115 
    Info (332113): ===================================================================
    Info (332113): Node             : ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      5.456      5.456           launch edge time
    Info (332113):      5.456      0.000           source latency
    Info (332113):      5.456      0.000           CLOCK_50
    Info (332113):      5.456      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      5.694      0.238 RR  CELL  CLOCK_50~input|o
    Info (332113):      7.105      1.411 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      3.825     -3.280 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      3.825      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):      4.958      1.133 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):      4.958      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):      5.589      0.631 FF    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|clk0
    Info (332113):      6.077      0.488 FF  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      9.821      9.821           launch edge time
    Info (332113):      9.821      0.000           source latency
    Info (332113):      9.821      0.000           CLOCK_50
    Info (332113):      9.821      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     10.059      0.238 RR  CELL  CLOCK_50~input|o
    Info (332113):     11.414      1.355 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      8.028     -3.386 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      8.028      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):      9.120      1.092 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):      9.120      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):      9.716      0.596 RR    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|clk0
    Info (332113):     10.164      0.448 RR  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113):     10.422      0.258           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :     4.345
    Info (332113): Slack            :     4.115
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.149
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.149 
    Info (332113): ===================================================================
    Info (332113): Node             : input_detect:input_detect|\horizontal:count[0]
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      0.238      0.238 RR  CELL  CLOCK_50~input|o
    Info (332113):      1.649      1.411 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -1.631     -3.280 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -1.631      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     -0.494      1.137 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):     -0.494      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      0.133      0.627 RR    IC  input_detect|\horizontal:count[0]|clk
    Info (332113):      0.428      0.295 RR  CELL  input_detect:input_detect|\horizontal:count[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      4.365      4.365           launch edge time
    Info (332113):      4.365      0.000           source latency
    Info (332113):      4.365      0.000           CLOCK_50
    Info (332113):      4.365      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      4.603      0.238 RR  CELL  CLOCK_50~input|o
    Info (332113):      5.958      1.355 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      2.572     -3.386 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      2.572      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):      3.660      1.088 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):      3.660      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      4.272      0.612 FF    IC  input_detect|\horizontal:count[0]|clk
    Info (332113):      4.539      0.267 FF  CELL  input_detect:input_detect|\horizontal:count[0]
    Info (332113):      4.793      0.254           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :     4.365
    Info (332113): Slack            :     4.149
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.587
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.587 
    Info (332113): ===================================================================
    Info (332113): Node             : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLOCK_50
    Info (332113):     10.000      0.000 FF    IC  CLOCK_50~input|i
    Info (332113):     10.617      0.617 FF  CELL  CLOCK_50~input|o
    Info (332113):     11.731      1.114 FF    IC  pll_svga|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      8.494     -3.237 FF  CELL  pll_svga|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      8.494      0.000 FF  CELL  pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           CLOCK_50
    Info (332113):     20.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     20.238      0.238 RR  CELL  CLOCK_50~input|o
    Info (332113):     21.317      1.079 RR    IC  pll_svga|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     17.931     -3.386 RR  CELL  pll_svga|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     17.931      0.000 RR  CELL  pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     18.081      0.150           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :     9.587
    Info (332113): Slack            :     9.587
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.255
    Info (332113): Targets: [get_clocks {pll_svga|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 12.255 
    Info (332113): ===================================================================
    Info (332113): Node             : ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]
    Info (332113): Clock            : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     12.500     12.500           launch edge time
    Info (332113):     12.500      0.000           source latency
    Info (332113):     12.500      0.000           CLOCK_50
    Info (332113):     12.500      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     12.738      0.238 RR  CELL  CLOCK_50~input|o
    Info (332113):     13.862      1.124 RR    IC  pll_svga|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     10.582     -3.280 RR  CELL  pll_svga|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     10.582      0.000 RR  CELL  pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     11.718      1.136 FF    IC  pll_svga|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):     11.718      0.000 FF  CELL  pll_svga|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):     12.337      0.619 FF    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|clk1
    Info (332113):     12.784      0.447 FF  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     25.000     25.000           launch edge time
    Info (332113):     25.000      0.000           source latency
    Info (332113):     25.000      0.000           CLOCK_50
    Info (332113):     25.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     25.238      0.238 RR  CELL  CLOCK_50~input|o
    Info (332113):     26.317      1.079 RR    IC  pll_svga|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     22.931     -3.386 RR  CELL  pll_svga|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     22.931      0.000 RR  CELL  pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     24.026      1.095 RR    IC  pll_svga|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):     24.026      0.000 RR  CELL  pll_svga|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):     24.612      0.586 RR    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|clk1
    Info (332113):     25.028      0.416 RR  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]
    Info (332113):     25.269      0.241           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :    12.485
    Info (332113): Slack            :    12.255
    Info (332113): ===================================================================
    Info (332113): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 730 megabytes
    Info: Processing ended: Sat Nov 14 16:39:08 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


