verilog work "cla_4_bit_augment.v"
