
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_0_1/design_1_axi_fifo_mm_s_0_1.dcp' for cell 'design_1_i/axi_fifo_mm_s_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_0_2/design_1_axi_fifo_mm_s_0_2.dcp' for cell 'design_1_i/axi_fifo_mm_s_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0.dcp' for cell 'design_1_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp' for cell 'design_1_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp' for cell 'design_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.dcp' for cell 'design_1_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_xfft_0_0/design_1_xfft_0_0.dcp' for cell 'design_1_i/xfft_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.785 . Memory (MB): peak = 1161.648 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 859 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1751.516 ; gain = 554.164
Finished Parsing XDC File [c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0.xdc] for cell 'design_1_i/axi_intc_0/U0'
Finished Parsing XDC File [c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0.xdc] for cell 'design_1_i/axi_intc_0/U0'
Parsing XDC File [c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [C:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/constrs_1/new/APP6.xdc]
Finished Parsing XDC File [C:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/constrs_1/new/APP6.xdc]
Parsing XDC File [c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0_clocks.xdc] for cell 'design_1_i/axi_intc_0/U0'
Finished Parsing XDC File [c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0_clocks.xdc] for cell 'design_1_i/axi_intc_0/U0'
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1751.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 159 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 96 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  RAM64M => RAM64M (RAMD64E(x4)): 14 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2 instances
  RAM64X1S => RAM64X1S (RAMS64E): 31 instances

30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1751.516 ; gain = 589.867
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1751.516 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 2374a20f0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1773.344 ; gain = 21.828

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 12 inverter(s) to 15 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 255c6a502

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1977.887 ; gain = 0.055
INFO: [Opt 31-389] Phase Retarget created 228 cells and removed 355 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 29e0a58cf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1977.887 ; gain = 0.055
INFO: [Opt 31-389] Phase Constant propagation created 6 cells and removed 27 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ed7966f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1977.887 ; gain = 0.055
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 185 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1f9034d27

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1977.887 ; gain = 0.055
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1d8d741f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1977.887 ; gain = 0.055
INFO: [Opt 31-389] Phase Shift Register Optimization created 1 cells and removed 3 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ddf24019

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1977.887 ; gain = 0.055
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             228  |             355  |                                              3  |
|  Constant propagation         |               6  |              27  |                                              1  |
|  Sweep                        |               0  |             185  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               1  |               3  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1977.887 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1fd3c74e5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1977.887 ; gain = 0.055

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 37 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 74
Ending PowerOpt Patch Enables Task | Checksum: 1b7fa1b65

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.415 . Memory (MB): peak = 2164.652 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1b7fa1b65

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2164.652 ; gain = 186.766

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b7fa1b65

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2164.652 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2164.652 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1c4ef1b92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2164.652 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2164.652 ; gain = 413.137
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 2164.652 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2164.652 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2164.652 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2164.652 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 194b4072a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 2164.652 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2164.652 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b9f3ffe7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2164.652 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20c0ccad3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2164.652 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20c0ccad3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2164.652 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 20c0ccad3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2164.652 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a6348f4a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2164.652 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c3344843

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2164.652 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 287 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 0, total 1, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 126 nets or cells. Created 1 new cell, deleted 125 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_0 could not be optimized because driver design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_2 could not be optimized because driver design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2164.652 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |            125  |                   126  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |            125  |                   126  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1bcc8a984

Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2164.652 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 1b939d104

Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 2164.652 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1b939d104

Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 2164.652 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b8623b0a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 2164.652 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10487cd97

Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2164.652 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1478655f2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2164.652 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d44fee1d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2164.652 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1b22c0472

Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2164.652 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: f82441c1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 2164.652 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 28a1296e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 2164.652 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: e2642ef6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 2164.652 ; gain = 0.000
Phase 3 Detail Placement | Checksum: e2642ef6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 2164.652 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f6f0992f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.468 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: e2798295

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2164.652 ; gain = 0.000
INFO: [Place 46-33] Processed net design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 8d924851

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2164.652 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: f6f0992f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 2164.652 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.571. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 2164.652 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: d82e9010

Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 2164.652 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d82e9010

Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 2164.652 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: d82e9010

Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 2164.652 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: d82e9010

Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 2164.652 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2164.652 ; gain = 0.000

Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 2164.652 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 153dc395e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 2164.652 ; gain = 0.000
Ending Placer Task | Checksum: fd59f03b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 2164.652 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 2164.652 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2164.652 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/etipr/Projet_autotune_FPGA/Vivado_projet_3/APP6/APP6.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2164.652 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 2164.652 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 2164.652 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 69073e06 ConstDB: 0 ShapeSum: 9452b235 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9e190116

Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2164.652 ; gain = 0.000
Post Restoration Checksum: NetGraph: 450d122d NumContArr: 590beee9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9e190116

Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2164.652 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9e190116

Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2164.652 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9e190116

Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2164.652 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15b7bcaea

Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2164.652 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.765  | TNS=0.000  | WHS=-0.380 | THS=-542.729|

Phase 2 Router Initialization | Checksum: 130c2b15f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2193.488 ; gain = 28.836

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00591216 %
  Global Horizontal Routing Utilization  = 0.0011489 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10920
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10920
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 130c2b15f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2193.488 ; gain = 28.836
Phase 3 Initial Routing | Checksum: 20832984f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 2231.074 ; gain = 66.422

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1059
