

================================================================
== Vivado HLS Report for 'Simulate_HW'
================================================================
* Date:           Sat Oct 27 15:25:03 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        IP_2018
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.06|        6.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+----------+
    |    Latency   |   Interval   | Pipeline |
    | min |   max  | min |   max  |   Type   |
    +-----+--------+-----+--------+----------+
    |   53|  105678|   54|  105679| dataflow |
    +-----+--------+-----+--------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 1.00ns
ST_1: size_read (51)  [2/2] 1.00ns
codeRepl:11  %size_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %size)


 <State 2>: 1.00ns
ST_2: size_read (51)  [1/2] 1.00ns
codeRepl:11  %size_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %size)

ST_2: StgValue_7 (52)  [2/2] 0.00ns
codeRepl:12  call fastcc void @Loop_ROW_LOOP_proc(i32 %size_read, float* %input_V_data, i1* %input_V_last_V, float* %output_V_data, i1* %output_V_last_V)


 <State 3>: 0.00ns
ST_3: StgValue_8 (52)  [1/2] 0.00ns
codeRepl:12  call fastcc void @Loop_ROW_LOOP_proc(i32 %size_read, float* %input_V_data, i1* %input_V_last_V, float* %output_V_data, i1* %output_V_last_V)


 <State 4>: 0.00ns
ST_4: StgValue_9 (40)  [1/1] 0.00ns  loc: ../Archivos_from_Kaleb/Stream.cpp:21
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_10 (41)  [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(float* %input_V_data), !map !34

ST_4: StgValue_11 (42)  [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_V_last_V), !map !38

ST_4: StgValue_12 (43)  [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %output_V_data), !map !42

ST_4: StgValue_13 (44)  [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_V_last_V), !map !46

ST_4: StgValue_14 (45)  [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %size), !map !50

ST_4: StgValue_15 (46)  [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @Simulate_HW_str) nounwind

ST_4: StgValue_16 (47)  [1/1] 0.00ns  loc: ../Archivos_from_Kaleb/Stream.cpp:24
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_17 (48)  [1/1] 0.00ns  loc: ../Archivos_from_Kaleb/Stream.cpp:25
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(float* %input_V_data, i1* %input_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_18 (49)  [1/1] 0.00ns  loc: ../Archivos_from_Kaleb/Stream.cpp:26
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(float* %output_V_data, i1* %output_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_19 (50)  [1/1] 0.00ns  loc: ../Archivos_from_Kaleb/Stream.cpp:27
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i32 %size, [10 x i8]* @p_str2, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_20 (53)  [1/1] 0.00ns  loc: ../Archivos_from_Kaleb/Stream.cpp:98
codeRepl:13  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 6ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'size' [51]  (1 ns)

 <State 2>: 1ns
The critical path consists of the following:
	s_axi read on port 'size' [51]  (1 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
