

================================================================
== Vitis HLS Report for 'EphemeralKeyGeneration_A_1_Pipeline_VITIS_LOOP_40_1'
================================================================
* Date:           Tue May 20 14:37:25 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      135|      135|  1.350 us|  1.350 us|  128|  128|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1  |      133|      133|        10|          2|          1|    63|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    502|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    114|    -|
|Register         |        -|    -|     244|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     244|    616|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+-----+------------+------------+
    |add_ln40_fu_171_p2              |         +|   0|  0|   14|           6|           1|
    |add_ln42_fu_179_p2              |         +|   0|  0|   39|          32|          32|
    |add_ln43_1_fu_226_p2            |         +|   0|  0|   39|          32|          32|
    |add_ln43_fu_216_p2              |         +|   0|  0|   14|           7|           6|
    |ap_block_pp0_stage0_11001_grp4  |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001_grp2  |       and|   0|  0|    2|           1|           1|
    |ap_condition_482                |       and|   0|  0|    2|           1|           1|
    |ap_condition_486                |       and|   0|  0|    2|           1|           1|
    |icmp_ln40_fu_137_p2             |      icmp|   0|  0|   14|           6|           2|
    |lshr_ln42_2_fu_207_p2           |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln43_fu_237_p2             |      lshr|   0|  0|  182|          64|          64|
    |ap_block_pp0_stage0_11001       |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001_grp1  |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001       |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001_grp3  |        or|   0|  0|    2|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|    2|           1|           2|
    +--------------------------------+----------+----+---+-----+------------+------------+
    |Total                           |          |   0|  0|  502|         220|         211|
    +--------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_294   |   9|          2|    6|         12|
    |gmem0_blk_n_AW           |   9|          2|    1|          2|
    |gmem0_blk_n_B            |   9|          2|    1|          2|
    |gmem0_blk_n_W            |   9|          2|    1|          2|
    |i_fu_62                  |   9|          2|    6|         12|
    |m_axi_gmem0_0_AWADDR     |  14|          3|   32|         96|
    |m_axi_gmem0_0_WDATA      |  14|          3|    8|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 114|         25|   59|        159|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   2|   0|    2|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp1_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp4_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp2_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp3_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |gmem0_addr_2_reg_285                       |  32|   0|   32|          0|
    |gmem0_addr_3_reg_306                       |  32|   0|   32|          0|
    |i_294_reg_258                              |   6|   0|    6|          0|
    |i_fu_62                                    |   6|   0|    6|          0|
    |icmp_ln40_reg_266                          |   1|   0|    1|          0|
    |t_i_load_2_reg_291                         |  64|   0|   64|          0|
    |t_i_load_reg_280                           |  64|   0|   64|          0|
    |trunc_ln42_reg_301                         |   8|   0|    8|          0|
    |trunc_ln43_reg_312                         |   8|   0|    8|          0|
    |zext_ln42_3_reg_296                        |   6|   0|   64|         58|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 244|   0|  302|         58|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  EphemeralKeyGeneration_A.1_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  EphemeralKeyGeneration_A.1_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  EphemeralKeyGeneration_A.1_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  EphemeralKeyGeneration_A.1_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  EphemeralKeyGeneration_A.1_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  EphemeralKeyGeneration_A.1_Pipeline_VITIS_LOOP_40_1|  return value|
|m_axi_gmem0_0_AWVALID   |  out|    1|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_AWREADY   |   in|    1|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_AWADDR    |  out|   32|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_AWID      |  out|    1|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_AWLEN     |  out|   32|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_AWSIZE    |  out|    3|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_AWBURST   |  out|    2|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_AWLOCK    |  out|    2|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_AWCACHE   |  out|    4|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_AWPROT    |  out|    3|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_AWQOS     |  out|    4|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_AWREGION  |  out|    4|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_AWUSER    |  out|    1|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_WVALID    |  out|    1|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_WREADY    |   in|    1|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_WDATA     |  out|    8|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_WSTRB     |  out|    1|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_WLAST     |  out|    1|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_WID       |  out|    1|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_WUSER     |  out|    1|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_ARVALID   |  out|    1|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_ARREADY   |   in|    1|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_ARADDR    |  out|   32|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_ARID      |  out|    1|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_ARLEN     |  out|   32|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_ARSIZE    |  out|    3|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_ARBURST   |  out|    2|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_ARLOCK    |  out|    2|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_ARCACHE   |  out|    4|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_ARPROT    |  out|    3|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_ARQOS     |  out|    4|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_ARREGION  |  out|    4|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_ARUSER    |  out|    1|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_RVALID    |   in|    1|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_RREADY    |  out|    1|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_RDATA     |   in|    8|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_RLAST     |   in|    1|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_RID       |   in|    1|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_RFIFONUM  |   in|   11|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_RUSER     |   in|    1|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_RRESP     |   in|    2|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_BVALID    |   in|    1|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_BREADY    |  out|    1|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_BRESP     |   in|    2|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_BID       |   in|    1|       m_axi|                                                gmem0|       pointer|
|m_axi_gmem0_0_BUSER     |   in|    1|       m_axi|                                                gmem0|       pointer|
|PublicKeyA              |   in|   32|     ap_none|                                           PublicKeyA|        scalar|
|t_i_address0            |  out|    4|   ap_memory|                                                  t_i|         array|
|t_i_ce0                 |  out|    1|   ap_memory|                                                  t_i|         array|
|t_i_q0                  |   in|   64|   ap_memory|                                                  t_i|         array|
|t_i_address1            |  out|    4|   ap_memory|                                                  t_i|         array|
|t_i_ce1                 |  out|    1|   ap_memory|                                                  t_i|         array|
|t_i_q1                  |   in|   64|   ap_memory|                                                  t_i|         array|
+------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 2, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.84>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/sidh.c:36->src/sidh.c:143]   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_88, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_71, void @empty_58, void @empty_44, i32 16, i32 16, i32 16, i32 16, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%PublicKeyA_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %PublicKeyA"   --->   Operation 15 'read' 'PublicKeyA_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln36 = store i6 0, i6 %i" [src/sidh.c:36->src/sidh.c:143]   --->   Operation 16 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i397"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_294 = load i6 %i" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 18 'load' 'i_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.82ns)   --->   "%icmp_ln40 = icmp_eq  i6 %i_294, i6 63" [src/sidh.c:40->src/sidh.c:143]   --->   Operation 19 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc.i397.split, void %fp2_encode.exit.exitStub" [src/sidh.c:40->src/sidh.c:143]   --->   Operation 20 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%lshr_ln42 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %i_294, i32 3, i32 5" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 21 'partselect' 'lshr_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i3 %lshr_ln42" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 22 'zext' 'zext_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%t_i_addr = getelementptr i64 %t_i, i32 0, i32 %zext_ln42" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 23 'getelementptr' 't_i_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%t_i_load = load i4 %t_i_addr" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 24 'load' 't_i_load' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %lshr_ln42" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 25 'bitconcatenate' 'zext_ln' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i4 %zext_ln" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 26 'zext' 'zext_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%t_i_addr_2 = getelementptr i64 %t_i, i32 0, i32 %zext_ln43" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 27 'getelementptr' 't_i_addr_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%t_i_load_2 = load i4 %t_i_addr_2" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 28 'load' 't_i_load_2' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 29 [1/1] (1.82ns)   --->   "%add_ln40 = add i6 %i_294, i6 1" [src/sidh.c:40->src/sidh.c:143]   --->   Operation 29 'add' 'add_ln40' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i6 %i_294" [src/sidh.c:36->src/sidh.c:143]   --->   Operation 30 'zext' 'zext_ln36' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 31 [1/2] ( I:3.25ns O:3.25ns )   --->   "%t_i_load = load i4 %t_i_addr" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 31 'load' 't_i_load' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 32 [1/1] (2.55ns)   --->   "%add_ln42 = add i32 %zext_ln36, i32 %PublicKeyA_read" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 32 'add' 'add_ln42' <Predicate = (!icmp_ln40)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%gmem0_addr_2 = getelementptr i8 %gmem0, i32 %add_ln42" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 33 'getelementptr' 'gmem0_addr_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 34 [1/2] ( I:3.25ns O:3.25ns )   --->   "%t_i_load_2 = load i4 %t_i_addr_2" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 34 'load' 't_i_load_2' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln36 = store i6 %add_ln40, i6 %i" [src/sidh.c:36->src/sidh.c:143]   --->   Operation 35 'store' 'store_ln36' <Predicate = (!icmp_ln40)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i6 %i_294" [src/sidh.c:40->src/sidh.c:143]   --->   Operation 36 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln42 = shl i6 %i_294, i6 3" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 37 'shl' 'shl_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i6 %shl_ln42" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 38 'zext' 'zext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (4.59ns)   --->   "%lshr_ln42_2 = lshr i64 %t_i_load, i64 %zext_ln42_3" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 39 'lshr' 'lshr_ln42_2' <Predicate = true> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i64 %lshr_ln42_2" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 40 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (7.30ns)   --->   "%gmem0_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i32 %gmem0_addr_2, i32 1" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 41 'writereq' 'gmem0_addr_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 42 [1/1] (1.87ns)   --->   "%add_ln43 = add i7 %zext_ln40, i7 63" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 42 'add' 'add_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i7 %add_ln43" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 43 'zext' 'zext_ln43_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (2.55ns)   --->   "%add_ln43_1 = add i32 %zext_ln43_2, i32 %PublicKeyA_read" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 44 'add' 'add_ln43_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%gmem0_addr_3 = getelementptr i8 %gmem0, i32 %add_ln43_1" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 45 'getelementptr' 'gmem0_addr_3' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 46 [1/1] (7.30ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.m_axi.i8P1A, i32 %gmem0_addr_2, i8 %trunc_ln42, i1 1" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 46 'write' 'write_ln42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 47 [1/1] (4.59ns)   --->   "%lshr_ln43 = lshr i64 %t_i_load_2, i64 %zext_ln42_3" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 47 'lshr' 'lshr_ln43' <Predicate = true> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i64 %lshr_ln43" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 48 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (7.30ns)   --->   "%gmem0_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i32 %gmem0_addr_3, i32 1" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 49 'writereq' 'gmem0_addr_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 50 [5/5] (7.30ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i32 %gmem0_addr_2" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 50 'writeresp' 'gmem0_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 51 [1/1] (7.30ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.m_axi.i8P1A, i32 %gmem0_addr_3, i8 %trunc_ln43, i1 1" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 51 'write' 'write_ln43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 52 [4/5] (7.30ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i32 %gmem0_addr_2" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 52 'writeresp' 'gmem0_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 53 [5/5] (7.30ns)   --->   "%gmem0_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i32 %gmem0_addr_3" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 53 'writeresp' 'gmem0_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 54 [3/5] (7.30ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i32 %gmem0_addr_2" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 54 'writeresp' 'gmem0_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 55 [4/5] (7.30ns)   --->   "%gmem0_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i32 %gmem0_addr_3" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 55 'writeresp' 'gmem0_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 56 [2/5] (7.30ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i32 %gmem0_addr_2" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 56 'writeresp' 'gmem0_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 57 [3/5] (7.30ns)   --->   "%gmem0_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i32 %gmem0_addr_3" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 57 'writeresp' 'gmem0_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 65 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 58 [1/5] (7.30ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i32 %gmem0_addr_2" [src/sidh.c:42->src/sidh.c:143]   --->   Operation 58 'writeresp' 'gmem0_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 59 [2/5] (7.30ns)   --->   "%gmem0_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i32 %gmem0_addr_3" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 59 'writeresp' 'gmem0_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/sidh.c:36->src/sidh.c:143]   --->   Operation 60 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 63, i64 63, i64 63" [src/sidh.c:36->src/sidh.c:143]   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/sidh.c:40->src/sidh.c:143]   --->   Operation 62 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/5] (7.30ns)   --->   "%gmem0_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i32 %gmem0_addr_3" [src/sidh.c:43->src/sidh.c:143]   --->   Operation 63 'writeresp' 'gmem0_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc.i397" [src/sidh.c:40->src/sidh.c:143]   --->   Operation 64 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ PublicKeyA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 01100000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
PublicKeyA_read        (read             ) [ 01110000000]
store_ln36             (store            ) [ 00000000000]
br_ln0                 (br               ) [ 00000000000]
i_294                  (load             ) [ 01110000000]
icmp_ln40              (icmp             ) [ 01111111100]
br_ln40                (br               ) [ 00000000000]
lshr_ln42              (partselect       ) [ 00000000000]
zext_ln42              (zext             ) [ 00000000000]
t_i_addr               (getelementptr    ) [ 00100000000]
zext_ln                (bitconcatenate   ) [ 00000000000]
zext_ln43              (zext             ) [ 00000000000]
t_i_addr_2             (getelementptr    ) [ 00100000000]
add_ln40               (add              ) [ 00000000000]
zext_ln36              (zext             ) [ 00000000000]
t_i_load               (load             ) [ 01010000000]
add_ln42               (add              ) [ 00000000000]
gmem0_addr_2           (getelementptr    ) [ 01111111110]
t_i_load_2             (load             ) [ 01111000000]
store_ln36             (store            ) [ 00000000000]
zext_ln40              (zext             ) [ 00000000000]
shl_ln42               (shl              ) [ 00000000000]
zext_ln42_3            (zext             ) [ 00101000000]
lshr_ln42_2            (lshr             ) [ 00000000000]
trunc_ln42             (trunc            ) [ 00101000000]
gmem0_addr_2_req       (writereq         ) [ 00000000000]
add_ln43               (add              ) [ 00000000000]
zext_ln43_2            (zext             ) [ 00000000000]
add_ln43_1             (add              ) [ 00000000000]
gmem0_addr_3           (getelementptr    ) [ 01101111111]
write_ln42             (write            ) [ 00000000000]
lshr_ln43              (lshr             ) [ 00000000000]
trunc_ln43             (trunc            ) [ 01000100000]
gmem0_addr_3_req       (writereq         ) [ 00000000000]
write_ln43             (write            ) [ 00000000000]
gmem0_addr_2_resp      (writeresp        ) [ 00000000000]
specpipeline_ln36      (specpipeline     ) [ 00000000000]
speclooptripcount_ln36 (speclooptripcount) [ 00000000000]
specloopname_ln40      (specloopname     ) [ 00000000000]
gmem0_addr_3_resp      (writeresp        ) [ 00000000000]
br_ln40                (br               ) [ 00000000000]
ret_ln0                (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="PublicKeyA">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PublicKeyA"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="t_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_i"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_88"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_58"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="PublicKeyA_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="PublicKeyA_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_writeresp_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="1"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem0_addr_2_req/3 gmem0_addr_2_resp/5 "/>
</bind>
</comp>

<comp id="79" class="1004" name="write_ln42_write_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="0" slack="0"/>
<pin id="81" dir="0" index="1" bw="8" slack="2"/>
<pin id="82" dir="0" index="2" bw="8" slack="1"/>
<pin id="83" dir="0" index="3" bw="1" slack="0"/>
<pin id="84" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln42/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_writeresp_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="8" slack="1"/>
<pin id="90" dir="0" index="2" bw="1" slack="0"/>
<pin id="91" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem0_addr_3_req/4 gmem0_addr_3_resp/6 "/>
</bind>
</comp>

<comp id="95" class="1004" name="write_ln43_write_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="0" slack="0"/>
<pin id="97" dir="0" index="1" bw="8" slack="2"/>
<pin id="98" dir="0" index="2" bw="8" slack="1"/>
<pin id="99" dir="0" index="3" bw="1" slack="0"/>
<pin id="100" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln43/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="t_i_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="3" slack="0"/>
<pin id="108" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_i_addr/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="0"/>
<pin id="116" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="117" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="118" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="64" slack="2"/>
<pin id="119" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_i_load/1 t_i_load_2/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="t_i_addr_2_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="4" slack="0"/>
<pin id="125" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_i_addr_2/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln36_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="6" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_294_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_294/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="icmp_ln40_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="0"/>
<pin id="139" dir="0" index="1" bw="6" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="lshr_ln42_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="0"/>
<pin id="145" dir="0" index="1" bw="6" slack="0"/>
<pin id="146" dir="0" index="2" bw="3" slack="0"/>
<pin id="147" dir="0" index="3" bw="4" slack="0"/>
<pin id="148" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln42/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln42_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="0"/>
<pin id="155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="3" slack="0"/>
<pin id="162" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln43_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln40_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="6" slack="1"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln36_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="1"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln42_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="6" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="1"/>
<pin id="182" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="gmem0_addr_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr_2/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln36_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="0"/>
<pin id="192" dir="0" index="1" bw="6" slack="1"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln40_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="6" slack="2"/>
<pin id="197" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="shl_ln42_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="2"/>
<pin id="200" dir="0" index="1" bw="3" slack="0"/>
<pin id="201" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln42/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln42_3_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_3/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="lshr_ln42_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="1"/>
<pin id="209" dir="0" index="1" bw="6" slack="0"/>
<pin id="210" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln42_2/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="trunc_ln42_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln43_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="0"/>
<pin id="218" dir="0" index="1" bw="7" slack="0"/>
<pin id="219" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln43_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_2/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln43_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="2"/>
<pin id="229" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="gmem0_addr_3_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr_3/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="lshr_ln43_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="2"/>
<pin id="239" dir="0" index="1" bw="6" slack="1"/>
<pin id="240" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln43/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="trunc_ln43_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="0"/>
<pin id="243" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/4 "/>
</bind>
</comp>

<comp id="245" class="1005" name="i_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="252" class="1005" name="PublicKeyA_read_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="PublicKeyA_read "/>
</bind>
</comp>

<comp id="258" class="1005" name="i_294_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="1"/>
<pin id="260" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_294 "/>
</bind>
</comp>

<comp id="266" class="1005" name="icmp_ln40_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="270" class="1005" name="t_i_addr_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="1"/>
<pin id="272" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="t_i_addr "/>
</bind>
</comp>

<comp id="275" class="1005" name="t_i_addr_2_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="1"/>
<pin id="277" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="t_i_addr_2 "/>
</bind>
</comp>

<comp id="280" class="1005" name="t_i_load_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="1"/>
<pin id="282" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t_i_load "/>
</bind>
</comp>

<comp id="285" class="1005" name="gmem0_addr_2_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="1"/>
<pin id="287" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_2 "/>
</bind>
</comp>

<comp id="291" class="1005" name="t_i_load_2_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="2"/>
<pin id="293" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="t_i_load_2 "/>
</bind>
</comp>

<comp id="296" class="1005" name="zext_ln42_3_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="1"/>
<pin id="298" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln42_3 "/>
</bind>
</comp>

<comp id="301" class="1005" name="trunc_ln42_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="1"/>
<pin id="303" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42 "/>
</bind>
</comp>

<comp id="306" class="1005" name="gmem0_addr_3_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="1"/>
<pin id="308" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_3 "/>
</bind>
</comp>

<comp id="312" class="1005" name="trunc_ln43_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="1"/>
<pin id="314" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln43 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="24" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="44" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="85"><net_src comp="48" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="86"><net_src comp="38" pin="0"/><net_sink comp="79" pin=3"/></net>

<net id="92"><net_src comp="44" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="94"><net_src comp="50" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="101"><net_src comp="48" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="38" pin="0"/><net_sink comp="95" pin=3"/></net>

<net id="103"><net_src comp="50" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="120"><net_src comp="104" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="121" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="141"><net_src comp="134" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="134" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="152"><net_src comp="34" pin="0"/><net_sink comp="143" pin=3"/></net>

<net id="156"><net_src comp="143" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="143" pin="4"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="158" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="175"><net_src comp="40" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="176" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="0" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="179" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="171" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="202"><net_src comp="42" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="198" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="203" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="207" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="195" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="46" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="0" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="226" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="244"><net_src comp="237" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="62" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="251"><net_src comp="245" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="255"><net_src comp="66" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="261"><net_src comp="134" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="264"><net_src comp="258" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="265"><net_src comp="258" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="269"><net_src comp="137" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="104" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="278"><net_src comp="121" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="283"><net_src comp="111" pin="7"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="288"><net_src comp="184" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="294"><net_src comp="111" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="299"><net_src comp="203" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="304"><net_src comp="212" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="309"><net_src comp="231" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="315"><net_src comp="241" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="95" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {3 4 5 6 7 8 9 10 }
 - Input state : 
	Port: EphemeralKeyGeneration_A.1_Pipeline_VITIS_LOOP_40_1 : gmem0 | {}
	Port: EphemeralKeyGeneration_A.1_Pipeline_VITIS_LOOP_40_1 : PublicKeyA | {1 }
	Port: EphemeralKeyGeneration_A.1_Pipeline_VITIS_LOOP_40_1 : t_i | {1 2 }
  - Chain level:
	State 1
		store_ln36 : 1
		i_294 : 1
		icmp_ln40 : 2
		br_ln40 : 3
		lshr_ln42 : 2
		zext_ln42 : 3
		t_i_addr : 4
		t_i_load : 5
		zext_ln : 3
		zext_ln43 : 4
		t_i_addr_2 : 5
		t_i_load_2 : 6
	State 2
		add_ln42 : 1
		gmem0_addr_2 : 2
		store_ln36 : 1
	State 3
		lshr_ln42_2 : 1
		trunc_ln42 : 2
		add_ln43 : 1
		zext_ln43_2 : 2
		add_ln43_1 : 3
		gmem0_addr_3 : 4
	State 4
		trunc_ln43 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   lshr   |     lshr_ln42_2_fu_207     |    0    |   182   |
|          |      lshr_ln43_fu_237      |    0    |   182   |
|----------|----------------------------|---------|---------|
|          |       add_ln40_fu_171      |    0    |    14   |
|    add   |       add_ln42_fu_179      |    0    |    39   |
|          |       add_ln43_fu_216      |    0    |    14   |
|          |      add_ln43_1_fu_226     |    0    |    39   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln40_fu_137      |    0    |    14   |
|----------|----------------------------|---------|---------|
|   read   | PublicKeyA_read_read_fu_66 |    0    |    0    |
|----------|----------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_72    |    0    |    0    |
|          |     grp_writeresp_fu_87    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln42_write_fu_79   |    0    |    0    |
|          |   write_ln43_write_fu_95   |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|      lshr_ln42_fu_143      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln42_fu_153      |    0    |    0    |
|          |      zext_ln43_fu_166      |    0    |    0    |
|   zext   |      zext_ln36_fu_176      |    0    |    0    |
|          |      zext_ln40_fu_195      |    0    |    0    |
|          |     zext_ln42_3_fu_203     |    0    |    0    |
|          |     zext_ln43_2_fu_222     |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|       zext_ln_fu_158       |    0    |    0    |
|----------|----------------------------|---------|---------|
|    shl   |       shl_ln42_fu_198      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln42_fu_212     |    0    |    0    |
|          |      trunc_ln43_fu_241     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   484   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|PublicKeyA_read_reg_252|   32   |
|  gmem0_addr_2_reg_285 |    8   |
|  gmem0_addr_3_reg_306 |    8   |
|     i_294_reg_258     |    6   |
|       i_reg_245       |    6   |
|   icmp_ln40_reg_266   |    1   |
|   t_i_addr_2_reg_275  |    4   |
|    t_i_addr_reg_270   |    4   |
|   t_i_load_2_reg_291  |   64   |
|    t_i_load_reg_280   |   64   |
|   trunc_ln42_reg_301  |    8   |
|   trunc_ln43_reg_312  |    8   |
|  zext_ln42_3_reg_296  |   64   |
+-----------------------+--------+
|         Total         |   277  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------|------|------|------|--------||---------||---------||---------|
| grp_writeresp_fu_72 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_87 |  p0  |   2  |   1  |    2   |
|  grp_access_fu_111  |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|  grp_access_fu_111  |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|---------------------|------|------|------|--------||---------||---------||---------|
|        Total        |      |      |      |   12   ||  6.352  ||    0    ||    18   |
|---------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   484  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    0   |   18   |
|  Register |    -   |   277  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   277  |   502  |
+-----------+--------+--------+--------+
