If i develop a submodule in the freedom project how should i make verification in chisel Hello I am totally new to the RISCV domain I considering implementing Rocket Chip on FPGA and I found out that this is doable using SiFive Freedom However it is stated that the supported boards are ARTY and VC I am wondering if it is possible to use Xilinx VC instead of VC If yes what issues or challenges should I expect out of this switching Thanks Im in Branch bumpstuff I can successfully add Inclusive cache to RocketChip by adding this to systemConfigsscala scala class L CacheConfig extends Confignew WithInclusiveCache new DefaultConfig However when I modify freedoms unleashedDevKitConfigsscala like this scala Default FreedomU Config class FreedomU Config extends Config new WithJtagDTM new WithNMemoryChannels new WithNBigCores new BaseConfig new L CacheConfig It failed when generating verilog error runmain javalangIllegalArgumentException requirement failed AcquireBTransferSizes AcquireTTransferSizes error javalangIllegalArgumentException requirement failed AcquireBTransferSizes AcquireTTransferSizes error at scalaPredefrequirePredefscala error at freechipsrocketchiptilelinkTLManagerParametersinitParametersscala error at freechipsrocketchiptilelinkTLManagerParameterscopyParametersscala error at freechipsrocketchiptilelinkTLCacheCorkanonfunnode CacheCorkscala error at scalacollectionTraversableLikeanonfunmap TraversableLikescala error at scalacollectionimmutableListforeachListscala error at scalacollectionTraversableLikemapTraversableLikescala error at scalacollectionTraversableLikemapTraversableLikescala error at scalacollectionimmutableListmapListscala error at freechipsrocketchiptilelinkTLCacheCorkanonfunnode CacheCorkscala error at scalacollectionTraversableLikeanonfunmap TraversableLikescala error at scalacollectionimmutableListforeachListscala error at scalacollectionTraversableLikemapTraversableLikescala error at scalacollectionTraversableLikemapTraversableLikescala error at scalacollectionimmutableListmapListscala error at freechipsrocketchipdiplomacyMixedAdapterNodemapParamsUNodesscala error at freechipsrocketchipdiplomacyMixedNodeliftedTree Nodesscala error at freechipsrocketchipdiplomacyMixedNodeuiParamslzycomputeNodesscala error at freechipsrocketchipdiplomacyMixedNodeuiParamsNodesscala Does anyone know how to solve this Hello could someone give me a clue about how to implement a delay module to delay memory request signal sent from CPU to memory controller Which source files should I edit and how to build a module that function correctly with the others Hello could somebody give a short explain about the differences between the file VC Shellscala and VC NewShellscala under path fpgashellssrcmainscalashellxilinx Do they complement each other or VC Shellscala is a legacy file Hello im trying to setup my arty board for FE development I know that we can build the fpga bitstreams for FE from source But I wanted to get the prebuilt image for FE from sifive to directly flash try it in Arty board Where can i get the prebuilt image Thanks in advance Regards Vinoth What is the difference between the two from an architectural SOC viewpoint And how can I find the memory map for what peripherals are created for each file Also how to Hi everyone I am a newbie in Chisel Does anyone has experience in that case please help me Thank you so much for any kind helps My goal is to add a instruction detecting signal in particular the DIVISION instruction to the rocket class of the Rocket Core module of the freedom repository I want to connect it to one of pin of JA on board Arty T to check that if I detect successfully while the chip is running on a FPGA I connect the signal from RocketCore RocketTile RocketSubsystem System Platform FPGAchip However when I compile to generate Verilogthe bugs are as following info Running freechipsrocketchipsystemGenerator homephuongTestRocketchipfreedombuildse artydevkit sifivefreedomeverywheree artydevkit E ArtyDevKitFPGAChip sifivefreedomeverywheree artydevkit E ArtyDevKitConfig info Elaborating design error runmain javalangreflectInvocationTargetException error javalangreflectInvocationTargetException error at javabasejdkinternalreflectNativeConstructorAccessorImplnewInstance Native Method error at javabasejdkinternalreflectNativeConstructorAccessorImplnewInstanceNativeConstructorAccessorImpljava error at javabasejdkinternalreflectDelegatingConstructorAccessorImplnewInstanceDelegatingConstructorAccessorImpljava error at javabasejavalangreflectConstructornewInstanceConstructorjava error at freechipsrocketchiputilHasGeneratorUtilitiesanonfunelaborate GeneratorUtilsscala error at chisel coreModuledoapplyModulescala error at chisel Driveranonfunelaborate Driverscala error at chisel internalBuilderanonfunbuild Builderscala error at scalautilDynamicVariablewithValueDynamicVariablescala error at chisel internalBuilderbuildBuilderscala error at chisel DriverelaborateDriverscala error at freechipsrocketchiputilHasGeneratorUtilitieselaborateGeneratorUtilsscala error at freechipsrocketchiputilHasGeneratorUtilitieselaborateGeneratorUtilsscala error at freechipsrocketchipsystemGeneratorelaborateGeneratorscala error at freechipsrocketchiputilGeneratorAppcircuitGeneratorUtilsscala error at freechipsrocketchiputilGeneratorAppcircuitGeneratorUtilsscala error at freechipsrocketchipsystemGeneratorcircuitlzycomputeGeneratorscala error at freechipsrocketchipsystemGeneratorcircuitGeneratorscala error at freechipsrocketchiputilGeneratorAppgenerateFirrtlGeneratorUtilsscala error at freechipsrocketchiputilGeneratorAppgenerateFirrtlGeneratorUtilsscala error at freechipsrocketchipsystemGeneratorgenerateFirrtlGeneratorscala error at freechipsrocketchipsystemGeneratordelayedEndpointfreechipsrocketchipsystemGenerator Generatorscala error at freechipsrocketchipsystemGeneratordelayedInitbodyapplyGeneratorscala error at scalaFunction applymcVspFunction scala error at scalaFunction applymcVspFunction scala error at scalaruntimeAbstractFunction applymcVspAbstractFunction scala error at scalaAppanonfunmain adaptedAppscala error at scalacollectionimmutableListforeachListscala error at scalaAppmainAppscala error at scalaAppmainAppscala error at freechipsrocketchipsystemGeneratormainGeneratorscala error at freechipsrocketchipsystemGeneratormainGeneratorscala error at javabasejdkinternalreflectNativeMethodAccessorImplinvoke Native Method error at javabasejdkinternalreflectNativeMethodAccessorImplinvokeNativeMethodAccessorImpljava error at javabasejdkinternalreflectDelegatingMethodAccessorImplinvokeDelegatingMethodAccessorImpljava error at javabasejavalangreflectMethodinvokeMethodjava error at sbtRuninvokeMainRunscala error at sbtRunrun Runscala error at sbtRunexecute Runscala error at sbtRunanonfunrun Runscala error at scalaruntimejava JFunction mcVspapplyJFunction mcVspjava error at sbtutilInterfaceUtilanon getInterfaceUtilscala error at sbtTrapExitApprunTrapExitscala error at javabasejavalangThreadrunThreadjava error Caused by chisel internalChiselException Error Called Module twice without instantiating a Module See RocketTilescala error at chisel internalthrowExceptionapplyErrorscala error at chisel coreModuledoapplyModulescala error at freechipsrocketchiptileRocketTileinitRocketTilescala error at freechipsrocketchipsubsystemHasRocketTilesanonfunrocketTiles RocketSubsystemscala error at scalacollectionTraversableLikeanonfunmap TraversableLikescala error at scalacollectionimmutableListforeachListscala error at scalacollectionTraversableLikemapTraversableLikescala error at scalacollectionTraversableLikemapTraversableLikescala error at scalacollectionimmutableListmapListscala error at freechipsrocketchipsubsystemHasRocketTilesinitRocketSubsystemscala error at freechipsrocketchipsubsystemRocketSubsysteminitRocketSubsystemscala error at sifivefreedomeverywheree artydevkitE ArtyDevKitSysteminitSystemscala error at sifivefreedomeverywheree artydevkitE ArtyDevKitPlatformanonfunsys Platformscala error at chisel coreModuledoapplyModulescala error at sifivefreedomeverywheree artydevkitE ArtyDevKitPlatforminitPlatformscala error at sifivefreedomeverywheree artydevkitE ArtyDevKitFPGAChipanonfunnew FPGAChipscala error at chisel coreModuledoapplyModulescala error at sifivefreedomeverywheree artydevkitE ArtyDevKitFPGAChipanonfunnew FPGAChipscala error at scalaruntimejava JFunction mcVspapplyJFunction mcVspjava error at chisel corewithClockAndResetapplyMultiClockscala error at sifivefreedomeverywheree artydevkitE ArtyDevKitFPGAChipinitFPGAChipscala error at javabasejdkinternalreflectNativeConstructorAccessorImplnewInstance Native Method error at javabasejdkinternalreflectNativeConstructorAccessorImplnewInstanceNativeConstructorAccessorImpljava error at javabasejdkinternalreflectDelegatingConstructorAccessorImplnewInstanceDelegatingConstructorAccessorImpljava error at javabasejavalangreflectConstructornewInstanceConstructorjava error at freechipsrocketchiputilHasGeneratorUtilitiesanonfunelaborate GeneratorUtilsscala error at chisel coreModuledoapplyModulescala error at chisel Driveranonfunelaborate Driverscala error at chisel internalBuilderanonfunbuild Builderscala error at scalautilDynamicVariablewithValueDynamicVariablescala error at chisel internalBuilderbuildBuilderscala error at chisel DriverelaborateDriverscala error at freechipsrocketchiputilHasGeneratorUtilitieselaborateGeneratorUtilsscala error at freechipsrocketchiputilHasGeneratorUtilitieselaborateGeneratorUtilsscala error at freechipsrocketchipsystemGeneratorelaborateGeneratorscala error at freechipsrocketchiputilGeneratorAppcircuitGeneratorUtilsscala error at freechipsrocketchiputilGeneratorAppcircuitGeneratorUtilsscala error at freechipsrocketchipsystemGeneratorcircuitlzycomputeGeneratorscala error at freechipsrocketchipsystemGeneratorcircuitGeneratorscala error at freechipsrocketchiputilGeneratorAppgenerateFirrtlGeneratorUtilsscala error at freechipsrocketchiputilGeneratorAppgenerateFirrtlGeneratorUtilsscala error at freechipsrocketchipsystemGeneratorgenerateFirrtlGeneratorscala error at freechipsrocketchipsystemGeneratordelayedEndpointfreechipsrocketchipsystemGenerator Generatorscala error at freechipsrocketchipsystemGeneratordelayedInitbodyapplyGeneratorscala error at scalaFunction applymcVspFunction scala error at scalaFunction applymcVspFunction scala error at scalaruntimeAbstractFunction applymcVspAbstractFunction scala error at scalaAppanonfunmain adaptedAppscala error at scalacollectionimmutableListforeachListscala error at scalaAppmainAppscala error at scalaAppmainAppscala error at freechipsrocketchipsystemGeneratormainGeneratorscala error at freechipsrocketchipsystemGeneratormainGeneratorscala error at javabasejdkinternalreflectNativeMethodAccessorImplinvoke Native Method error at javabasejdkinternalreflectNativeMethodAccessorImplinvokeNativeMethodAccessorImpljava error at javabasejdkinternalreflectDelegatingMethodAccessorImplinvokeDelegatingMethodAccessorImpljava error at javabasejavalangreflectMethodinvokeMethodjava error at sbtRuninvokeMainRunscala error at sbtRunrun Runscala error at sbtRunexecute Runscala error at sbtRunanonfunrun Runscala error at scalaruntimejava JFunction mcVspapplyJFunction mcVspjava error at sbtutilInterfaceUtilanon getInterfaceUtilscala error at sbtTrapExitApprunTrapExitscala error at javabasejavalangThreadrunThreadjava error javalangRuntimeException Nonzero exit code error at sbtRunexecuteTrapExitRunscala error at sbtRunrunRunscala error at sbtDefaultsanonfunbgRunMainTask Defaultsscala error at sbtDefaultsanonfunbgRunMainTask adaptedDefaultsscala error at sbtinternalBackgroundThreadPoolanonfunrun DefaultBackgroundJobServicescala error at scalaruntimejava JFunction mcVspapplyJFunction mcVspjava error at scalautilTryapplyTryscala error at sbtinternalBackgroundThreadPoolBackgroundRunnablerunDefaultBackgroundJobServicescala error at javabasejavautilconcurrentThreadPoolExecutorrunWorkerThreadPoolExecutorjava error at javabasejavautilconcurrentThreadPoolExecutorWorkerrunThreadPoolExecutorjava error at javabasejavalangThreadrunThreadjava error Compile runMain Nonzero exit code error Total time s completed Aug PM commonmk recipe for target homephuongTestRocketchipfreedombuildse artydevkitsifivefreedomeverywheree artydevkitE ArtyDevKitConfigfir failed make homephuongTestRocketchipfreedombuildse artydevkitsifivefreedomeverywheree artydevkitE ArtyDevKitConfigfir Error Hello I have successfully build and uploaded Freedom E on my Arty Rev C board using Vivado OpenOCD can detect the core but when I send telnet command to it it returns Error Target not examined yet nfubuntuoptFreedomStudioSiFiveriscvopenocdriscvopenocd bin openocd f homenfwsRISCVfreedome artyhellobspopenocdcfg Open OnChip Debugger dev SiFive OpenOCD Licensed under GNU GPL v For bug reports adapter speed kHz Info autoselecting first available session transport jtag To override use transport select transport Info Listening on port for tcl connections Info Listening on port for telnet connections Info ftdi if you experience problems at higher adapter clocks try the command ftditdosampleedge falling Info clock speed kHz Info JTAG tap riscvcpu tapdevice found x mfg x SiFive Inc part x ver x Info Listening on port for gdb connections Info accepting telnet connection on tcp Error Target not examined yet Any ideas