//===-- KTIRPipeline.cpp ----------------------------------------*- c++ -*-===//
//
// Part of the Dataflow Scheduler project.
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
//
//===----------------------------------------------------------------------===//

#include <llvm/ADT/STLExtras.h>
#include <llvm/ADT/SmallVector.h>
#include <llvm/ADT/SmallVectorExtras.h>
#include <llvm/Support/Casting.h>
#include <llvm/Support/DebugLog.h>
#include <llvm/Support/LogicalResult.h>
#include <mlir/Dialect/Func/IR/FuncOps.h>
#include <mlir/Dialect/Linalg/IR/Linalg.h>
#include <mlir/Dialect/MemRef/IR/MemRef.h>
#include <mlir/Dialect/SCF/IR/SCF.h>
#include <mlir/Dialect/Tensor/IR/Tensor.h>
#include <mlir/IR/Attributes.h>
#include <mlir/IR/Builders.h>
#include <mlir/IR/BuiltinAttributeInterfaces.h>
#include <mlir/IR/Dominance.h>
#include <mlir/IR/Location.h>
#include <mlir/IR/OpDefinition.h>
#include <mlir/IR/Operation.h>
#include <mlir/IR/PatternMatch.h>
#include <mlir/Pass/Pass.h>
#include <mlir/Transforms/DialectConversion.h>
#include <mlir/Transforms/GreedyPatternRewriteDriver.h>

#include "Utils.h"
#include "dataflow-scheduler/Conversion/frontend/KTIRToScheduleIR/Passes.h"  // IWYU pragma: keep
#include "dataflow-scheduler/Dialect/KTDF/KTDF.h"
#include "dataflow-scheduler/Dialect/KTDF/Transforms/PipelineBuilder.h"
#include "dataflow-scheduler/Dialect/KTDFArch/Analysis/Mapping.h"
#include "dataflow-scheduler/Dialect/KTDFArch/KTDFArch.h"
#include "dataflow-scheduler/Dialect/KTDFArch/KTDFArchAttributes.h"
#include "dataflow-scheduler/Dialect/KTDPLowering/KTDPLowering.h"

#define PASS_NAME "ktir-pipeline"
#define DEBUG_TYPE PASS_NAME

static llvm::cl::opt<bool> disable_this_pass(
    "disable-" PASS_NAME, llvm::cl::desc("Disable KTIR Pipeline pass"),
    llvm::cl::init(false));

using namespace scheduler;

namespace scheduler {
#define GEN_PASS_DEF_KTIRPIPELINEPASS
#include "dataflow-scheduler/Conversion/frontend/KTIRToScheduleIR/Passes.h.inc"
}  // namespace scheduler

namespace {

/// Combines FIFO slot allocations of the same FIFO type.
class Allocator : public mlir::ktdf::PipelineBuilder::Allocator {
  // TODO: Add support for dynamic dimensions.
  //
  // canAllocate will have to ensure that the shape can be reified in the
  // PrivateOp. Since that will be canonicalized by the builder, it can do this
  // speculatively.
  //
  // allocate will need to use the reified shape computation and should combine
  // FIFO slot allocations based on type _and_ shape operands.

 public:
  auto allocate(mlir::ktdf::PipelineBuilder& builder, mlir::OpResult producer,
                mlir::ktdf::StageOp consumer) -> mlir::ktdf::FifoSlot override {
    mlir::IRRewriter rewriter(builder.getPrivateBuilder());

    const auto type = getFifoSlotType(producer, consumer);
    auto& alloc = by_type_[type];
    if (!alloc) {
      // Create a new allocation.
      alloc = mlir::ktdf::FifoAllocateOp::create(rewriter, producer.getLoc(),
                                                 {type}, {});
    } else {
      // Expand the existing allocation to have one more slot.
      const llvm::SmallVector<mlir::Type> slot_types(alloc->getNumResults() + 1,
                                                     type);
      auto old_alloc = std::exchange(
          alloc, mlir::ktdf::FifoAllocateOp::create(rewriter, producer.getLoc(),
                                                    slot_types, {}));
      rewriter.replaceOp(old_alloc, alloc->getResults().drop_front());
    }

    return mlir::cast<mlir::ktdf::FifoSlot>(alloc.getResults().front());
  }

 private:
  llvm::DenseMap<mlir::ktdf::FifoSlotType, mlir::ktdf::FifoAllocateOp> by_type_;
};

struct KTIRPipelinePass : public impl::KTIRPipelinePassBase<KTIRPipelinePass> {
  using KTIRPipelinePassBase<KTIRPipelinePass>::KTIRPipelinePassBase;

  void runOnOperation() override;

 private:
  static auto createPipeline(mlir::RewriterBase& rewriter, mlir::Location loc,
                             mlir::DominanceInfo& dominance)
      -> mlir::ktdf::PipelineOp;
};

template <class OpType>
[[nodiscard]] auto getSingleUserOfType(mlir::Value value) -> OpType {
  auto* const use = getSingleUse(value);
  return use ? mlir::dyn_cast<OpType>(use->getOwner()) : nullptr;
}

[[nodiscard]] auto createMap(mlir::OpBuilder& builder,
                             mlir::OffsetSizeAndStrideOpInterface iface)
    -> std::tuple<mlir::AffineMap, mlir::ValueRange,
                  mlir::SmallVector<mlir::OpFoldResult>> {
  llvm::SmallVector<mlir::AffineExpr> results;

  auto offsets = iface.getMixedOffsets();
  auto strides = iface.getMixedStrides();
  unsigned dim_idx = 0;
  for (auto idx : llvm::iota_range<unsigned>(0, offsets.size(), false)) {
    if (const auto value = mlir::getConstantIntValue(offsets[idx]); value) {
      results.push_back(builder.getAffineConstantExpr(*value));
    } else {
      results.push_back(builder.getAffineDimExpr(dim_idx++));
    }

    if (const auto value = mlir::getConstantIntValue(strides[idx]); value) {
      results.back() = results.back() * builder.getAffineConstantExpr(*value);
    } else {
      llvm::report_fatal_error("dynamic strides are not supported");
    }
  }

  return {mlir::AffineMap::get(iface.getOffsets().size(), 0, results,
                               builder.getContext()),
          iface.getOffsets(), iface.getMixedSizes()};
}

struct LowerLoadToFifo : mlir::OpRewritePattern<mlir::ktdf::WriteToFifoOp> {
  using OpRewritePattern::OpRewritePattern;

  auto matchAndRewrite(mlir::ktdf::WriteToFifoOp write,
                       mlir::PatternRewriter& rewriter) const
      -> llvm::LogicalResult override {
    auto bcast = write.getData().getDefiningOp<mlir::tensor::ExtractSliceOp>();
    auto load =
        bcast ? bcast.getSource().getDefiningOp<mlir::ktdp_lowering::LoadOp>()
              : write.getData().getDefiningOp<mlir::ktdp_lowering::LoadOp>();
    if (!load) {
      return rewriter.notifyMatchFailure(write, "does not read from memory");
    }
    auto memref = mlir::dyn_cast<MemRef>(load.getSource());
    if (!memref) {
      return rewriter.notifyMatchFailure(load, "not bufferized");
    }

    const auto [source_map, source_offsets, source_sizes] =
        createMap(rewriter, load);
    llvm::SmallVector<mlir::OpFoldResult> dest_sizes(source_sizes);
    if (bcast) {
      const auto [dest_map, dest_offsets, sizes] = createMap(rewriter, bcast);
      if (!dest_map.isConstant() ||
          llvm::count(dest_map.getConstantResults(), 0) !=
              dest_map.getNumResults()) {
        return rewriter.notifyMatchFailure(bcast, "broadcast not legalizble");
      }
      dest_sizes = sizes;
    }
    auto transfer = mlir::ktdf::DataTransferOp::create(
        rewriter, rewriter.getFusedLoc({load.getLoc(), write.getLoc()}), memref,
        source_map, source_offsets, source_sizes, write.getFifoSlot(), {}, {},
        dest_sizes);
    transfer->setDiscardableAttrs(load->getRawDictionaryAttrs());
    rewriter.eraseOp(write);
    return llvm::success();
  }
};

struct LowerStoreFromFifo
    : mlir::OpRewritePattern<mlir::ktdp_lowering::StoreOp> {
  using OpRewritePattern::OpRewritePattern;

  auto matchAndRewrite(mlir::ktdp_lowering::StoreOp store,
                       mlir::PatternRewriter& rewriter) const
      -> llvm::LogicalResult override {
    auto read = store.getSource().getDefiningOp<mlir::ktdf::ReadFromFifoOp>();
    if (!read) {
      return rewriter.notifyMatchFailure(store, "does not read from FIFO");
    }
    if (!read->hasOneUse()) {
      return read.emitError("has multiple uses");
    }
    auto memref = mlir::dyn_cast<MemRef>(store.getDest());
    if (!memref) {
      return rewriter.notifyMatchFailure(store, "not bufferized");
    }

    auto [map, ivs, sizes] = createMap(rewriter, store);
    auto transfer = mlir::ktdf::DataTransferOp::create(
        rewriter, rewriter.getFusedLoc({read.getLoc(), store.getLoc()}),
        read.getFifoSlot(), {}, {}, sizes, memref, map, ivs, sizes);
    transfer->setDiscardableAttrs(store->getRawDictionaryAttrs());
    rewriter.eraseOp(store);
    rewriter.eraseOp(read);
    return llvm::success();
  }
};

struct LowerStoreFromLoad
    : mlir::OpRewritePattern<mlir::ktdp_lowering::StoreOp> {
  using OpRewritePattern::OpRewritePattern;

  auto matchAndRewrite(mlir::ktdp_lowering::StoreOp store,
                       mlir::PatternRewriter& rewriter) const
      -> llvm::LogicalResult override {
    auto load = store.getSource().getDefiningOp<mlir::ktdp_lowering::LoadOp>();
    if (!load) {
      return rewriter.notifyMatchFailure(store, "does not load from memory");
    }

    auto [load_map, load_ivs, load_sizes] = createMap(rewriter, load);
    auto [store_map, store_ivs, store_sizes] = createMap(rewriter, store);
    auto transfer = mlir::ktdf::DataTransferOp::create(
        rewriter, rewriter.getFusedLoc({load.getLoc(), store.getLoc()}),
        load.getSource(), load_map, load_ivs, load_sizes, store.getDest(),
        store_map, store_ivs, store_sizes);
    transfer->setDiscardableAttrs(store->getRawDictionaryAttrs());
    rewriter.eraseOp(store);
    return llvm::success();
  }
};

struct LowerViaMemory : mlir::OpRewritePattern<mlir::ktdf::ViaOp> {
  explicit LowerViaMemory(mlir::MLIRContext* context,
                          mlir::ktdf_arch::Mapping& mapping)
      : OpRewritePattern(context), mapping_(mapping) {}

  auto matchAndRewrite(mlir::ktdf::ViaOp via,
                       mlir::PatternRewriter& rewriter) const
      -> llvm::LogicalResult override {
    auto stage = via->getParentOfType<mlir::ktdf::StageOp>();
    if (!stage) {
      return rewriter.notifyMatchFailure(via, "expected stage");
    }
    auto pipeline = llvm::cast<mlir::ktdf::PipelineOp>(stage->getParentOp());

    if (via.getHops().size() != 1) {
      return rewriter.notifyMatchFailure(via, "expected one hop");
    }
    const auto memory_space = mlir::dyn_cast<mlir::ktdf_arch::ResourceSpecAttr>(
        via.getHops().getValue().front());
    if (!memory_space) {
      return rewriter.notifyMatchFailure(via, "exepcted resource specifier");
    }
    auto memory = mapping_.lookup<mlir::ktdf_arch::MemoryOp>(memory_space);
    if (!memory) {
      return rewriter.notifyMatchFailure(via, "expected memory space");
    }

    auto read = via.getOperand().getDefiningOp<mlir::ktdf::ReadFromFifoOp>();
    if (!read->hasOneUse()) {
      return rewriter.notifyMatchFailure(
          via, "expected to be single consumer of read");
    }
    auto write = getSingleUserOfType<mlir::ktdf::WriteToFifoOp>(via);
    if (!write) {
      return rewriter.notifyMatchFailure(
          via, "expected to be single producer of write");
    }

    const auto type = via.getType();
    if (!type.hasStaticShape()) {
      return rewriter.notifyMatchFailure(via, "expected static shape");
    }
    const auto alloc_type =
        mlir::MemRefType::get(type.getShape(), type.getElementType(),
                              mlir::MemRefLayoutAttrInterface{}, memory_space);

    mlir::ktdf::PrivateBuilder private_builder(pipeline, std::nullopt,
                                               rewriter.getListener());
    auto token = private_builder.createToken(via->getLoc());
    auto alloc = mlir::memref::AllocOp::create(private_builder, alloc_type);

    rewriter.setInsertionPoint(stage);
    mlir::ktdf::StageOp::create(
        rewriter, via.getLoc(), stage.getDependsIn(), {token},
        [&](mlir::OpBuilder& builder, mlir::Location loc) {
          auto store = mlir::ktdp_lowering::StoreOp::create(
              builder, loc, read, alloc, {}, type.getShape());
          store->setDiscardableAttrs(via->getRawDictionaryAttrs());
          rewriter.moveOpBefore(read, store);
        });

    rewriter.setInsertionPoint(via);
    auto load = mlir::ktdp_lowering::LoadOp::create(
        rewriter, via.getLoc(),
        llvm::cast<mlir::RankedTensorType>(via.getType()), alloc, {},
        type.getShape());
    load->setDiscardableAttrs(via->getRawDictionaryAttrs());
    rewriter.replaceOp(via, load);
    rewriter.modifyOpInPlace(stage, [&]() { stage.setDependsIn({token}); });
    return llvm::success();
  }

 private:
  mlir::ktdf_arch::Mapping& mapping_;
};

struct EraseStageMapping : mlir::OpRewritePattern<mlir::ktdf::StageOp> {
  explicit EraseStageMapping(mlir::MLIRContext* context,
                             mlir::ktdf_arch::Mapping& mapping)
      : OpRewritePattern(context), mapping_(mapping) {}

  auto matchAndRewrite(mlir::ktdf::StageOp stage,
                       mlir::PatternRewriter& rewriter) const
      -> llvm::LogicalResult override {
    const auto units_attr = stage.getApplicableUnitsAttr();
    if (!units_attr) {
      return rewriter.notifyMatchFailure(stage, "no units set");
    }

    auto changed = false;
    llvm::SmallVector<mlir::Attribute> exec_units;
    for (auto unit : units_attr) {
      const auto resource_spec =
          llvm::dyn_cast<mlir::ktdf_arch::ResourceSpecAttr>(unit);
      if (!resource_spec ||
          !mapping_.lookup<mlir::ktdf_arch::ExecutionUnitOp>(resource_spec)) {
        changed = true;
        continue;
      }

      exec_units.push_back(unit);
    }
    if (!changed && !exec_units.empty()) {
      return llvm::failure();
    }

    rewriter.modifyOpInPlace(stage, [&]() {
      if (exec_units.empty()) {
        stage.removeApplicableUnitsAttr();
      } else {
        stage.setApplicableUnitsAttr(rewriter.getArrayAttr(exec_units));
      }
    });
    return llvm::success();
  }

 private:
  mlir::ktdf_arch::Mapping& mapping_;
};

/// Finds the innermost perfectly nested `scf.for` from @p loop .
[[nodiscard]] auto findInnermost(mlir::scf::ForOp loop) -> mlir::scf::ForOp {
  while (loop) {
    const auto body = loop.getBody()->without_terminator();
    if (body.empty() || std::next(body.begin()) != body.end()) {
      break;
    }

    auto inner = llvm::cast<mlir::scf::ForOp>(&*body.begin());
    if (!inner) {
      break;
    }

    loop = inner;
  }

  return loop;
}

}  // namespace

void KTIRPipelinePass::runOnOperation() {
  if (disable_this_pass) {
    return;
  }

  mlir::func::FuncOp func = getOperation();
  mlir::IRRewriter rewriter(func);
  mlir::DominanceInfo dominance;

  // Obtain the default device and start a mapping.
  auto& default_device = getAnalysis<mlir::ktdf_arch::DefaultDevice>();
  if (!default_device) {
    signalPassFailure();
    return;
  }
  mlir::ktdf_arch::Mapping mapping(default_device.getRef());

  // Create the pipelines.
  const auto pipelines = llvm::map_to_vector(
      func.getOps<mlir::scf::ForOp>(),
      [&](mlir::scf::ForOp outermost) -> mlir::Operation* {
        rewriter.setInsertionPointToEnd(findInnermost(outermost).getBody());
        return createPipeline(rewriter, outermost->getLoc(), dominance);
      });

  // Normalize the pipelines.
  {
    mlir::RewritePatternSet patterns(&getContext());
    patterns.add<LowerLoadToFifo, LowerStoreFromFifo, LowerStoreFromLoad>(
        patterns.getContext());
    patterns.add<LowerViaMemory, EraseStageMapping>(patterns.getContext(),
                                                    mapping);

    if (failed(
            mlir::applyPatternsGreedily(getOperation(), std::move(patterns)))) {
      signalPassFailure();
      return;
    }
  }

  // Check that the pipelines are legal.
  {
    mlir::ConversionTarget target(getContext());
    target.addIllegalOp<mlir::ktdp_lowering::LoadOp>();
    target.addIllegalOp<mlir::ktdp_lowering::StoreOp>();
    target.addIllegalOp<mlir::ktdf::ViaOp>();

    if (failed(mlir::applyPartialConversion(pipelines, target, {}))) {
      signalPassFailure();
      return;
    }
  }
}

auto KTIRPipelinePass::createPipeline(mlir::RewriterBase& rewriter,
                                      mlir::Location loc,
                                      mlir::DominanceInfo& dominance)
    -> mlir::ktdf::PipelineOp {
  // Create the pipeline at the end of the insertion block.
  mlir::OpBuilder::InsertionGuard guard(rewriter);
  rewriter.setInsertionPoint(
      rewriter.getInsertionBlock(),
      rewriter.getInsertionBlock()->without_terminator().end());
  Allocator allocator;
  mlir::ktdf::PipelineBuilder builder(rewriter, loc, &allocator);
  llvm::DenseMap<mlir::Attribute, mlir::ktdf::StageOp> store_stages;

  const auto place =
      [&](mlir::ktdf::PipelineBuilder& builder,
          mlir::Operation* op) -> mlir::ktdf::PipelineBuilder::Placement {
    // Stores go into the special store_stages that aren't considerd otherwise.
    if (auto store = llvm::dyn_cast<mlir::ktdp_lowering::StoreOp>(op); store) {
      LDBG() << "inserting store " << store;
      const auto memory_space = getMemorySpace(store.getDest());
      if (!memory_space) {
        LDBG() << "  (FAILED) unable to determine memory space" << store;
        return nullptr;
      }

      const auto [it, invalid] = store_stages.try_emplace(memory_space);
      if (invalid) {
        auto stage_builder = builder.getStageBuilder();
        it->second = mlir::ktdf::StageOp::create(stage_builder, {}, {});
        it->second.setApplicableUnitsAttr(
            stage_builder.getArrayAttr({memory_space}));
      }

      return it->second;
    }

    // Loads go into existing or newly created, reusable stages.
    if (auto load = llvm::dyn_cast<mlir::ktdp_lowering::LoadOp>(op); load) {
      return builder.tryPlacement(getMemorySpace(load.getSource()));
    }

    // Vias are split into hops and go into newly created stages not considered
    // for any other placements.
    if (auto via = llvm::dyn_cast<mlir::ktdf::ViaOp>(op); via) {
      if (via.getHops().size() > 1) {
        rewriter.setInsertionPoint(via);
        auto rest = mlir::ktdf::ViaOp::create(
            rewriter, via.getLoc(), via.getOperand(),
            rewriter.getArrayAttr(via.getHops().getValue().drop_back(1)));
        rewriter.modifyOpInPlace(via, [&]() {
          via.setOperand(rest);
          via.setHopsAttr(
              rewriter.getArrayAttr(via.getHops().getValue().back()));
        });
      }

      auto stage = builder.createStage();
      stage.setApplicableUnitsAttr(via.getHopsAttr());
      return {stage, true};
    }

    // Mapped operations go into existing or newly created, reusable stages.
    if (auto mapping = mlir::ktdf_arch::Mappable::getMapsTo(op); mapping) {
      return builder.tryPlacement(mapping);
    }

    // Everything else inside the insertion block may follow its users.
    return rewriter.getInsertionBlock()->getParentOp()->isAncestor(op)
               ? mlir::ktdf::PipelineBuilder::Placement::natural(op)
               : nullptr;
  };

  // Insert all the stores and their dependencies.
  rewriter.getInsertionBlock()->walk([&](mlir::ktdp_lowering::StoreOp store) {
    builder.insert({store}, place, dominance);
  });

  auto result = builder.build();
  LDBG() << "created " << result;
  return result;
}
