--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf cunit.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s500e,ft256,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
instruct_dir<0>|    4.348(R)|   -0.575(R)|clk_BUFGP         |   0.000|
instruct_dir<1>|    4.362(R)|   -0.203(R)|clk_BUFGP         |   0.000|
instruct_dir<2>|    4.360(R)|    0.486(R)|clk_BUFGP         |   0.000|
instruct_dir<3>|    4.364(R)|   -0.800(R)|clk_BUFGP         |   0.000|
instruct_dir<4>|    4.640(R)|   -1.189(R)|clk_BUFGP         |   0.000|
instruct_dir<5>|    4.362(R)|   -0.908(R)|clk_BUFGP         |   0.000|
instruct_dir<6>|    4.358(R)|   -0.403(R)|clk_BUFGP         |   0.000|
instruct_dir<7>|    4.360(R)|   -0.598(R)|clk_BUFGP         |   0.000|
---------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LED<0>      |    7.027(R)|clk_BUFGP         |   0.000|
LED<1>      |    8.110(R)|clk_BUFGP         |   0.000|
LED<2>      |    8.121(R)|clk_BUFGP         |   0.000|
LED<3>      |    8.179(R)|clk_BUFGP         |   0.000|
LED<4>      |    6.828(R)|clk_BUFGP         |   0.000|
LED<5>      |    8.012(R)|clk_BUFGP         |   0.000|
LED<6>      |    7.731(R)|clk_BUFGP         |   0.000|
LED<7>      |    7.410(R)|clk_BUFGP         |   0.000|
is_ovf      |    9.802(R)|clk_BUFGP         |   0.000|
is_zero     |    9.502(R)|clk_BUFGP         |   0.000|
register<0> |    8.491(R)|clk_BUFGP         |   0.000|
register<1> |    8.224(R)|clk_BUFGP         |   0.000|
register<2> |    8.957(R)|clk_BUFGP         |   0.000|
register<3> |    9.172(R)|clk_BUFGP         |   0.000|
register<4> |    8.927(R)|clk_BUFGP         |   0.000|
register<5> |    8.719(R)|clk_BUFGP         |   0.000|
register<6> |    9.171(R)|clk_BUFGP         |   0.000|
register<7> |    9.388(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
instruct_dir<0>|is_ovf         |   10.685|
instruct_dir<0>|is_zero        |   10.385|
instruct_dir<1>|is_ovf         |   10.222|
instruct_dir<1>|is_zero        |    9.922|
instruct_dir<2>|is_ovf         |   10.169|
instruct_dir<2>|is_zero        |    9.869|
instruct_dir<3>|is_ovf         |   11.710|
instruct_dir<3>|is_zero        |   11.410|
instruct_dir<4>|is_ovf         |   12.390|
instruct_dir<4>|is_zero        |   12.090|
instruct_dir<5>|is_ovf         |   11.845|
instruct_dir<5>|is_zero        |   11.545|
instruct_dir<6>|is_ovf         |   11.213|
instruct_dir<6>|is_zero        |   10.913|
instruct_dir<7>|is_ovf         |   11.457|
instruct_dir<7>|is_zero        |   11.157|
read_address<0>|register<0>    |    7.741|
read_address<0>|register<1>    |    7.474|
read_address<0>|register<2>    |    8.207|
read_address<0>|register<3>    |    8.422|
read_address<0>|register<4>    |    8.177|
read_address<0>|register<5>    |    7.969|
read_address<0>|register<6>    |    8.421|
read_address<0>|register<7>    |    8.638|
read_address<1>|register<0>    |    8.706|
read_address<1>|register<1>    |    8.439|
read_address<1>|register<2>    |    9.172|
read_address<1>|register<3>    |    9.387|
read_address<1>|register<4>    |    9.142|
read_address<1>|register<5>    |    8.934|
read_address<1>|register<6>    |    9.386|
read_address<1>|register<7>    |    9.603|
---------------+---------------+---------+


Analysis completed Thu Sep 15 22:12:59 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 117 MB



