#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Apr 24 13:29:28 2021
# Process ID: 7356
# Current directory: C:/Users/Gabri/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7292
# Log file: C:/Users/Gabri/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/Gabri/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
opexit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 24 13:32:21 2021...
O_2048.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.ipdefs/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1289.668 ; gain = 143.820
reset_run synth_1
reset_run base_APPROX_LOG_MOD_0_1_synth_1
reset_run base_APPROX_LOG_MOD_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
CRITICAL WARNING: [BD 41-967] AXI interface pin /Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/m_axis_aud is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/s_axis_l is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/s_axis_r is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /HDMI_FFT_LR/FFT_BRAM_0/s_axis_l is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /HDMI_FFT_LR/FFT_BRAM_0/s_axis_r is not associated to any clock pin. It may not work correctly.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /HDMI_FFT_LR/axi_bram_ctrl_0: PORT /HDMI_FFT_LR/axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /HDMI_FFT_LR/axi_bram_ctrl_0: PORT /HDMI_FFT_LR/axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [xilinx.com:ip:cordic:6.0-7] /HDMI_FFT_LR/cordic_L Setting Input Width to 48. S_AXIS_CARTESIAN_TDATA real input width: 48.
INFO: [xilinx.com:ip:cordic:6.0-913] /HDMI_FFT_LR/cordic_L Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-913] /HDMI_FFT_LR/cordic_L cartesian_tuser_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-7] /HDMI_FFT_LR/cordic_L Setting Input Width to 48. S_AXIS_CARTESIAN_TDATA real input width: 48.
INFO: [xilinx.com:ip:cordic:6.0-913] /HDMI_FFT_LR/cordic_L Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-913] /HDMI_FFT_LR/cordic_L cartesian_tuser_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /HDMI_FFT_LR/FFT_R data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /HDMI_FFT_LR/FFT_R input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /HDMI_FFT_LR/FFT_R data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /HDMI_FFT_LR/FFT_R input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /HDMI_FFT_LR/FFT_L data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /HDMI_FFT_LR/FFT_L input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /HDMI_FFT_LR/FFT_L data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /HDMI_FFT_LR/FFT_L input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-7] /HDMI_FFT_LR/cordic_R Setting Input Width to 48. S_AXIS_CARTESIAN_TDATA real input width: 48.
INFO: [xilinx.com:ip:cordic:6.0-913] /HDMI_FFT_LR/cordic_R Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-913] /HDMI_FFT_LR/cordic_R cartesian_tuser_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-7] /HDMI_FFT_LR/cordic_R Setting Input Width to 48. S_AXIS_CARTESIAN_TDATA real input width: 48.
INFO: [xilinx.com:ip:cordic:6.0-913] /HDMI_FFT_LR/cordic_R Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-913] /HDMI_FFT_LR/cordic_R cartesian_tuser_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /Audio_controller/clk_wiz_audio clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /Audio_controller/clk_wiz_audio clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /HDMI_FFT_LR/CORDIC_FIFO_R/S_AXIS(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 25} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_real {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value real} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency real_width format long minimum {} maximum {}} value 25} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 16} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 16}) and /HDMI_FFT_LR/AXI_MUX_R/m_axis(undef)
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /HDMI_FFT_LR/CORDIC_FIFO_L/S_AXIS(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 25} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_real {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value real} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency real_width format long minimum {} maximum {}} value 25} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 16} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 16}) and /HDMI_FFT_LR/AXI_MUX_L/m_axis(undef)
WARNING: [BD 41-926] Following properties on interface pin /HDMI_FFT_LR/Ext_Mod_R/s_axis have been updated from connected ip, but BD cell '/HDMI_FFT_LR/Ext_Mod_R' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 98304} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 98304} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 98280} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 2048} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 23} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 98280} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 24} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 2048} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 23} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 48 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 11} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 11} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 16} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 16} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 16}

Please resolve any mismatches by directly setting properties on BD cell </HDMI_FFT_LR/Ext_Mod_R> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /HDMI_FFT_LR/Ext_Mod_L/s_axis have been updated from connected ip, but BD cell '/HDMI_FFT_LR/Ext_Mod_L' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 98304} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 98304} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 98280} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 2048} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 23} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 98280} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 24} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 2048} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 23} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 48 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 11} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 11} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 16} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 16} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 16}

Please resolve any mismatches by directly setting properties on BD cell </HDMI_FFT_LR/Ext_Mod_L> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /HDMI_FFT_LR/FFT_BRAM_0/s_axis_l have been updated from connected ip, but BD cell '/HDMI_FFT_LR/FFT_BRAM_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 25} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_real {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value real} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency real_width format long minimum {} maximum {}} value 25} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 16} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 16}

Please resolve any mismatches by directly setting properties on BD cell </HDMI_FFT_LR/FFT_BRAM_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /HDMI_FFT_LR/FFT_BRAM_0/s_axis_r have been updated from connected ip, but BD cell '/HDMI_FFT_LR/FFT_BRAM_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 25} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_real {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value real} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency real_width format long minimum {} maximum {}} value 25} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 16} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 16}

Please resolve any mismatches by directly setting properties on BD cell </HDMI_FFT_LR/FFT_BRAM_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /HDMI_FFT_LR/AXI_MUX_R/s_axis_in0 have been updated from connected ip, but BD cell '/HDMI_FFT_LR/AXI_MUX_R' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 25} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_real {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value real} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency real_width format long minimum {} maximum {}} value 25} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 16} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 16}

Please resolve any mismatches by directly setting properties on BD cell </HDMI_FFT_LR/AXI_MUX_R> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /HDMI_FFT_LR/AXI_MUX_L/s_axis_in0 have been updated from connected ip, but BD cell '/HDMI_FFT_LR/AXI_MUX_L' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 25} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_real {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value real} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency real_width format long minimum {} maximum {}} value 25} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 16} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 16}

Please resolve any mismatches by directly setting properties on BD cell </HDMI_FFT_LR/AXI_MUX_L> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/HDMI_FFT_LR/FFT_BRAM_0/FFT_offset
/HDMI_FFT_LR/FFT_BRAM_0/FFT_offset_valid

Wrote  : <G:\Vivado\FFT_VIDEO\FFT_VIDEO_2048.xpr\FFT_VIDEO_2048\FFT_VIDEO_2048.srcs\sources_1\bd\base\base.bd> 
VHDL Output written to : G:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.srcs/sources_1/bd/base/synth/base.v
VHDL Output written to : G:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.srcs/sources_1/bd/base/sim/base.v
VHDL Output written to : G:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.srcs/sources_1/bd/base/hdl/base_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_FFT_LR/APPROX_LOG_MOD_L .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_FFT_LR/APPROX_LOG_MOD_R .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.srcs/sources_1/bd/base/ip/base_auto_pc_6/base_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.srcs/sources_1/bd/base/ip/base_auto_pc_0/base_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.srcs/sources_1/bd/base/ip/base_auto_pc_1/base_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.srcs/sources_1/bd/base/ip/base_auto_pc_2/base_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.srcs/sources_1/bd/base/ip/base_auto_pc_3/base_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.srcs/sources_1/bd/base/ip/base_auto_pc_4/base_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.srcs/sources_1/bd/base/ip/base_auto_pc_5/base_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m07_couplers/auto_pc .
Exporting to file G:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.srcs/sources_1/bd/base/hw_handoff/base.hwh
Generated Block Design Tcl file G:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.srcs/sources_1/bd/base/hw_handoff/base_bd.tcl
Generated Hardware Definition File G:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.srcs/sources_1/bd/base/synth/base.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis_aud could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis_l could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis_r could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis_l could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /HDMI_FFT_LR/FFT_BRAM_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis_r could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /HDMI_FFT_LR/FFT_BRAM_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_6
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP base_auto_pc_0, cache-ID = 9dc57d5617e81bf2; cache size = 134.876 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP base_auto_pc_1, cache-ID = 9dc57d5617e81bf2; cache size = 134.876 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP base_auto_pc_2, cache-ID = 9dc57d5617e81bf2; cache size = 134.876 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP base_auto_pc_3, cache-ID = 9dc57d5617e81bf2; cache size = 134.876 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP base_auto_pc_4, cache-ID = 9dc57d5617e81bf2; cache size = 134.876 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP base_auto_pc_5, cache-ID = 9dc57d5617e81bf2; cache size = 134.876 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP base_auto_pc_6, cache-ID = 35725c0547d67d7e; cache size = 134.876 MB.
[Sat Apr 24 13:32:28 2021] Launched base_APPROX_LOG_MOD_0_1_synth_1, base_APPROX_LOG_MOD_0_0_synth_1, synth_1...
Run output will be captured here:
base_APPROX_LOG_MOD_0_1_synth_1: G:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.runs/base_APPROX_LOG_MOD_0_1_synth_1/runme.log
base_APPROX_LOG_MOD_0_0_synth_1: G:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.runs/base_APPROX_LOG_MOD_0_0_synth_1/runme.log
synth_1: G:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.runs/synth_1/runme.log
[Sat Apr 24 13:32:29 2021] Launched impl_1...
Run output will be captured here: G:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:48 ; elapsed = 00:02:15 . Memory (MB): peak = 1596.984 ; gain = 285.633
update_compile_order -fileset sources_1
archive_project G:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048.xpr.zip -temp_dir C:/Users/Gabri/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-7356-DESKTOP-4SFHT1M -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Gabri/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-7356-DESKTOP-4SFHT1M' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.ipdefs/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/Gabri/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-7356-DESKTOP-4SFHT1M/PrjAr/_X_'.
WARNING: [IP_Flow 19-3571] IP 'base_APPROX_LOG_MOD_0_1' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'base_AXI_DEMUX_0_1' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'base_AXI_MUX_0_1' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'base_Ext_Mod_L_0' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'base_Packet_framer_L_0' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'base_Windowing_0_1' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Curr' has a dependency on the module local parameter or undefined parameter 'wait_for_data'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Next' has a dependency on the module local parameter or undefined parameter 'wait_for_data'.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_aud' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_aud_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_aud_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's_axis_aud_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axis_aud_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axis_aud'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axis_aud_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axis_aud_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.ipdefs/ip'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Curr' has a dependency on the module local parameter or undefined parameter 'wait_for_l_data'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Next' has a dependency on the module local parameter or undefined parameter 'wait_for_l_data'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_aud' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_l_fir' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_r_fir' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_aud_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_aud_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_aud_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_aud_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'm_axis_aud_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axis_aud_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axis_aud_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis_aud'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axis_aud_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm_axis_aud_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axis_aud_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axis_aud_aresetn'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'm_axis_aud_tready' and definition port 'TREADY'.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_l_fir': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_r_fir': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'm_axis_aud_aclk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 's_axis_aud_aclk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.ipdefs/ip'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Curr' has a dependency on the module local parameter or undefined parameter 'wait_for_data'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Next' has a dependency on the module local parameter or undefined parameter 'wait_for_data'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.ipdefs/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_dout' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_din' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis_dout'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.ipdefs/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_dout' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_din' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis_dout'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.ipdefs/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_out0' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_out1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis_out0'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.ipdefs/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_out0' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_out1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis_out0'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.ipdefs/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_in0' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_in1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.ipdefs/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_in0' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_in1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.ipdefs/ip'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Curr' has a dependency on the module local parameter or undefined parameter 'wait_for_data'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Next' has a dependency on the module local parameter or undefined parameter 'wait_for_data'.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_aud' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_aud_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_aud_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's_axis_aud_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axis_aud_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axis_aud'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axis_aud_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axis_aud_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.ipdefs/ip'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Curr' has a dependency on the module local parameter or undefined parameter 'wait_for_data'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Next' has a dependency on the module local parameter or undefined parameter 'wait_for_data'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.ipdefs/ip'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Curr' has a dependency on the module local parameter or undefined parameter 'wait_for_data'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Next' has a dependency on the module local parameter or undefined parameter 'wait_for_data'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.ipdefs/ip'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Curr_l' has a dependency on the module local parameter or undefined parameter 'wait_for_data'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Next_l' has a dependency on the module local parameter or undefined parameter 'wait_for_data'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Curr_r' has a dependency on the module local parameter or undefined parameter 'wait_for_data'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Next_r' has a dependency on the module local parameter or undefined parameter 'wait_for_data'.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_l' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_r' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_l': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_r': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.ipdefs/ip'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Curr' has a dependency on the module local parameter or undefined parameter 'wait_btn'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Next' has a dependency on the module local parameter or undefined parameter 'wait_btn'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_fftconfig' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis_fftconfig'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.ipdefs/ip'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Curr' has a dependency on the module local parameter or undefined parameter 'outwindow'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Next' has a dependency on the module local parameter or undefined parameter 'outwindow'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.ipdefs/ip'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Curr' has a dependency on the module local parameter or undefined parameter 'wait_for_l_data'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Next' has a dependency on the module local parameter or undefined parameter 'wait_for_l_data'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_aud' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_l' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_r' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_aud_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_aud_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's_axis_aud_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axis_aud_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axis_aud_aresetn'.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_aud': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_l': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_r': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-5661] Bus Interface 's_axis_aud_aclk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.ipdefs/ip'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Curr' has a dependency on the module local parameter or undefined parameter 'wait_for_data'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Next' has a dependency on the module local parameter or undefined parameter 'wait_for_data'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.ipdefs/ip'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Curr' has a dependency on the module local parameter or undefined parameter 'wait_for_data'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Next' has a dependency on the module local parameter or undefined parameter 'wait_for_data'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.ipdefs/ip'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Curr_L' has a dependency on the module local parameter or undefined parameter 'wait_for_tvalid'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Next_L' has a dependency on the module local parameter or undefined parameter 'wait_for_tvalid'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Curr_R' has a dependency on the module local parameter or undefined parameter 'wait_for_tvalid'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Next_R' has a dependency on the module local parameter or undefined parameter 'wait_for_tvalid'.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_aud_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_aud_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's_axis_aud_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axis_aud_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axis_aud_aresetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 's_axis_aud_aclk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.ipdefs/ip'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Curr' has a dependency on the module local parameter or undefined parameter 'get_data'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Next' has a dependency on the module local parameter or undefined parameter 'get_data'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_DATA' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS_DATA' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS_DATA'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.ipdefs/ip'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Curr' has a dependency on the module local parameter or undefined parameter 'get_data'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_Next' has a dependency on the module local parameter or undefined parameter 'get_data'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_DATA' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS_DATA' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS_DATA'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.ipdefs/ip'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_audio_codec_ctrl_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_rst_ps7_0_fclk0_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_ps7_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_rst_ps7_0_fclk0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_bclk_mux_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_clk_wiz_10MHz_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_lrclk_mux_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_xfft_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_rgb2dvi_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_cordic_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_axi_gpio_0_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_i2s_receiver_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_axi_gpio_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_i2s_transmitter_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_axis_data_fifo_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_axis_data_fifo_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_FFT_config_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_Ext_Mod_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_LR_Stream_2_AXI_I2S_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_AXI_aud_interface_0_upgraded_ipi_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_Pulse_LED_controller_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_Ext_Mod_L_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_FFT_L_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_util_vector_logic_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_Packet_framer_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_Packet_framer_L_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_mux_vector_0_2_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_FFT_L_last_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_mux_vector_0_3_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_FFT_L_last_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_FFT_L_data_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_FFT_L_last_2_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_axi_gpio_0_2_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_axis_data_fifo_0_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_CORDIC_FIFO_L_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_FFT_BRAM_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_HDMI_test_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_Windowing_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_Windowing_0_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_axi_bram_ctrl_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_AXI_MUX_0_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_AXI_MUX_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_AXI_DEMUX_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_AXI_DEMUX_0_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_APPROX_LOG_MOD_0_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'base_APPROX_LOG_MOD_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'base_audio_codec_ctrl_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_rst_ps7_0_fclk0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_ps7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_rst_ps7_0_fclk0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_bclk_mux_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_clk_wiz_10MHz_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_lrclk_mux_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_xfft_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_rgb2dvi_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_cordic_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_axi_gpio_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_i2s_receiver_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_axi_gpio_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_i2s_transmitter_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_axis_data_fifo_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_axis_data_fifo_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_FFT_config_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_Ext_Mod_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_LR_Stream_2_AXI_I2S_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_AXI_aud_interface_0_upgraded_ipi_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_Pulse_LED_controller_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_Ext_Mod_L_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_FFT_L_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_util_vector_logic_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_Packet_framer_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_Packet_framer_L_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_mux_vector_0_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_FFT_L_last_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_mux_vector_0_3_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_FFT_L_last_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_FFT_L_data_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_FFT_L_last_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_axi_gpio_0_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_axis_data_fifo_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_CORDIC_FIFO_L_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_FFT_BRAM_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_HDMI_test_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_Windowing_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_Windowing_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_axi_bram_ctrl_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_AXI_MUX_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_AXI_MUX_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_AXI_DEMUX_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_AXI_DEMUX_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_APPROX_LOG_MOD_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_APPROX_LOG_MOD_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_APPROX_LOG_MOD_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_APPROX_LOG_MOD_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_APPROX_LOG_MOD_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_APPROX_LOG_MOD_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_AXI_DEMUX_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_AXI_DEMUX_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_AXI_DEMUX_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_AXI_DEMUX_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_AXI_MUX_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_AXI_MUX_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_AXI_MUX_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_AXI_MUX_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_AXI_aud_interface_0_upgraded_ipi_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_AXI_aud_interface_0_upgraded_ipi_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_CORDIC_FIFO_L_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_CORDIC_FIFO_L_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_Ext_Mod_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_Ext_Mod_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_Ext_Mod_L_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_Ext_Mod_L_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_FFT_BRAM_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_FFT_BRAM_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_FFT_L_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_FFT_L_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_FFT_L_data_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_FFT_L_data_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_FFT_L_last_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_FFT_L_last_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_FFT_L_last_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_FFT_L_last_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_FFT_L_last_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_FFT_L_last_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_FFT_config_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_FFT_config_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_HDMI_test_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_HDMI_test_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_LR_Stream_2_AXI_I2S_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_LR_Stream_2_AXI_I2S_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_Packet_framer_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_Packet_framer_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_Packet_framer_L_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_Packet_framer_L_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_Pulse_LED_controller_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_Pulse_LED_controller_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_Windowing_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_Windowing_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_Windowing_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_Windowing_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_audio_codec_ctrl_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_audio_codec_ctrl_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_axi_bram_ctrl_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_axi_bram_ctrl_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_axi_gpio_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_axi_gpio_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_axi_gpio_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_axi_gpio_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_axi_gpio_0_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_axi_gpio_0_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_axis_data_fifo_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_axis_data_fifo_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_axis_data_fifo_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_axis_data_fifo_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_axis_data_fifo_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_axis_data_fifo_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_bclk_mux_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_bclk_mux_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_clk_wiz_10MHz_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_clk_wiz_10MHz_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_cordic_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_cordic_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_i2s_receiver_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_i2s_receiver_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_i2s_transmitter_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_i2s_transmitter_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_lrclk_mux_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_lrclk_mux_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_mux_vector_0_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_mux_vector_0_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_mux_vector_0_3'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_mux_vector_0_3'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_ps7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_ps7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_rgb2dvi_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_rgb2dvi_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_rst_ps7_0_fclk0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_rst_ps7_0_fclk0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_rst_ps7_0_fclk0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_rst_ps7_0_fclk0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_util_vector_logic_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_util_vector_logic_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_xfft_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_xfft_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
