Release 10.1.03 - par K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Thu Feb 06 18:21:32 2025

  SmartGuide Results
  ------------------
  This section describes the guide results after invoking the Router. This
  report accurately reflects the differences between the input design
  and the guide design.

  Number of Components in the input design    |  15150
    Number of guided Components               |  11261 out of  15150  74.3%
    Number of re-implemented Components       |   2476 out of  15150  16.3%
    Number of new/changed Components          |   1413 out of  15150   9.3%
  Number of Nets in the input design          |  34213
    Number of guided Nets                     |  20287 out of  34213  59.3%
    Number of partially guided Nets           |   3537 out of  34213  10.3%
    Number of re-routed Nets                  |   7730 out of  34213  22.6%
    Number of new/changed Nets                |   2659 out of  34213   7.8%


The following Components were re-implemented.
---------------------------------------------
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_state(3) : SLICE_X92Y51.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<4>
: SLICE_X110Y64.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(2) : SLICE_X113Y105.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_ack : SLICE_X27Y125.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_31_not0001 : SLICE_X81Y57.
 nf2_core/in_data(2)(22) : SLICE_X110Y65.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<
4> : SLICE_X111Y64.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(20) : SLICE_X115Y113.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(46) : SLICE_X113Y114.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(4) : SLICE_X14Y15.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(4) : SLICE_X32Y14.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/rd_ptr(0) : SLICE_X119Y108.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(4) : SLICE_X46Y26.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(52) : SLICE_X111Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_b_delayed : SLICE_X15Y136.
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/empty : SLICE_X105Y71.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/rd_ptr(0) : SLICE_X118Y67.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(12) : SLICE_X118Y113.
 nf2_core/in_ctrl(1)(2) : SLICE_X118Y107.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<0> : SLICE_X72Y114.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<2> : SLICE_X72Y115.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<4> : SLICE_X72Y116.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<6> : SLICE_X72Y117.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<8> : SLICE_X72Y118.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/depth(0) : SLICE_X116Y66.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(54) : SLICE_X119Y70.
 nf2_core/in_ctrl(7)(3) : SLICE_X124Y109.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(48) : SLICE_X121Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_we_b : SLICE_X18Y138.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_no_chk_crc_reg : SLICE_X44Y21.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_no_chk_crc_reg : SLICE_X42Y42.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_no_chk_crc_reg : SLICE_X55Y50.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/depth(1) : SLICE_X128Y78.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(12) : SLICE_X127Y90.
 nf2_core/in_data(7)(43) : SLICE_X128Y107.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(5) : SLICE_X130Y102.
 nf2_core/in_data(4)(59) : SLICE_X127Y114.
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_rx_dvld : SLICE_X66Y75.
 nf2_core/user_data_path/input_arbiter/state_next_0_and00014 : SLICE_X126Y91.
 nf2_core/in_ctrl(4)(2) : SLICE_X126Y107.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/depth(1) : SLICE_X131Y103.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_not0001 : SLICE_X56Y83.
 nf2_core/in_data(4)(16) : SLICE_X124Y113.
 nf2_core/core_4mb_reg_rd_data(21) : SLICE_X54Y137.
 nf2_core/core_4mb_reg_rd_data(22) : SLICE_X58Y113.
 nf2_core/core_4mb_reg_rd_data(23) : SLICE_X54Y139.
 nf2_core/core_4mb_reg_rd_data(24) : SLICE_X54Y133.
 nf2_core/core_4mb_reg_rd_data(25) : SLICE_X56Y143.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)86 : SLICE_X18Y123.
 nf2_core/in_data(7)(25) : SLICE_X129Y106.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/depth(0) : SLICE_X128Y106.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N108 : SLICE_X86Y85.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(6) : SLICE_X43Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_we_a_SW1_1 : SLICE_X27Y123.
 nf2_core/core_4mb_reg_rd_data(18) : SLICE_X58Y129.
 nf2_core/core_4mb_reg_rd_data(19) : SLICE_X58Y135.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(6) : SLICE_X127Y106.
 nf2_core/core_4mb_reg_rd_data(20) : SLICE_X58Y127.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(4) : SLICE_X127Y107.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_12 : SLICE_X67Y82.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(3)1 : SLICE_X53Y68.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f51 : SLICE_X53Y69.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(3)1 : SLICE_X54Y76.
 nf2_core/in_ctrl(7)(6) : SLICE_X126Y103.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(3)1 : SLICE_X71Y100.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(3)1 : SLICE_X78Y142.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f51 : SLICE_X78Y143.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_wr_addr(1) :
SLICE_X30Y69.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(4)1 : SLICE_X50Y66.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(4)1 : SLICE_X56Y70.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(4)1 : SLICE_X77Y106.
 nf2_core/user_data_path/oq_in_reg_rd_wr_L : SLICE_X40Y88.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f52 : SLICE_X77Y107.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(4)1 : SLICE_X79Y144.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f52 : SLICE_X79Y145.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(5)1 : SLICE_X54Y70.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f53 : SLICE_X54Y71.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(5)1 : SLICE_X57Y70.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(5)1 : SLICE_X79Y106.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f53 : SLICE_X79Y107.
 nf2_core/nf2_dma/nf2_dma_regs/control_reg(14) : SLICE_X57Y163.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(5)1 : SLICE_X78Y144.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f53 : SLICE_X78Y145.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(6)1 : SLICE_X51Y70.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f54 : SLICE_X51Y71.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(6)1 : SLICE_X57Y74.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f54 : SLICE_X57Y75.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(6)1 : SLICE_X84Y98.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(6)1 : SLICE_X79Y146.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f54 : SLICE_X79Y147.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(7)1 : SLICE_X52Y74.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(7)1 : SLICE_X57Y76.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f55 : SLICE_X57Y77.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(7)1 : SLICE_X79Y108.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f55 : SLICE_X79Y109.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(7)1 : SLICE_X78Y146.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f55 : SLICE_X78Y147.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(8)1 : SLICE_X53Y78.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(8)1 : SLICE_X57Y78.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(13) : SLICE_X40Y37.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(8)1 : SLICE_X78Y98.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(13) : SLICE_X54Y38.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f56 : SLICE_X78Y99.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(8)1 : SLICE_X76Y148.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f56 : SLICE_X76Y149.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(9)1 : SLICE_X53Y72.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f57 : SLICE_X53Y73.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(9)1 : SLICE_X56Y76.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f57 : SLICE_X56Y77.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(9)1 : SLICE_X78Y100.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(9)1 : SLICE_X77Y146.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f57 : SLICE_X77Y147.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(2)1 : SLICE_X50Y70.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f5 : SLICE_X50Y71.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(2)1 : SLICE_X56Y74.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f5 : SLICE_X56Y75.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(2)1 : SLICE_X76Y106.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f5 : SLICE_X76Y107.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(2)1 : SLICE_X79Y142.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_vld : SLICE_X34Y83.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f5 : SLICE_X79Y143.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_5_f6 : SLICE_X51Y72.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd1 : SLICE_X99Y83.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_5_f6 : SLICE_X58Y76.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(42) : SLICE_X114Y109.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_5_f6 : SLICE_X80Y104.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_7_f5 : SLICE_X80Y105.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_5_f6 : SLICE_X78Y150.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_7_f5 : SLICE_X78Y151.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_110 : SLICE_X30Y94.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_111 : SLICE_X31Y96.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_112 : SLICE_X30Y90.
 nf2_core/user_data_path/output_queues/store_pkt/_COND_109 : SLICE_X15Y104.
 gmii_1_txd_int(3) : SLICE_X21Y15.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_stored_reg_ack : SLICE_X37Y108.
 gmii_3_txd_int(3) : SLICE_X52Y38.
 gmii_3_txd_int(5) : SLICE_X52Y40.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(17) : SLICE_X4Y73.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(15) : SLICE_X50Y82.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(15) : SLICE_X54Y92.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(64) : SLICE_X35Y85.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(8) : SLICE_X35Y26.
 nf2_core/nf2_mdio/state(0) : SLICE_X9Y77.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(9) : SLICE_X48Y31.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(68) : SLICE_X35Y82.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(69) : SLICE_X36Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_6_not0001 : SLICE_X13Y84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_addr_a(2) : SLICE_X36Y138.
 nf2_core/nf2_dma/pkt_egress : SLICE_X68Y95.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(2)132_1 : SLICE_X12Y11.
 nf2_core/user_data_path/ids/matcher/clr : SLICE_X76Y91.
 nf2_core/user_data_path/ids/matcher_match : SLICE_X81Y93.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(2)132_1 : SLICE_X45Y26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/merge_update : SLICE_X27Y120.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(3)132_1 : SLICE_X32Y23.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(3)132_1 : SLICE_X42Y23.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(13) : SLICE_X15Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(15) : SLICE_X17Y109.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In6 : SLICE_X18Y15.
 nf2_core/user_data_path/input_arbiter/_COND_22 : SLICE_X127Y88.
 nf2_core/user_data_path/input_arbiter/Mmux__COND_22_4_f5 : SLICE_X127Y89.
 nf2_core/device_id_reg/Mrom__varindex000023_f6 : SLICE_X55Y144.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(15) : SLICE_X105Y21.
 nf2_core/device_id_reg/Mrom__varindex000023_f51 : SLICE_X55Y145.
 nf2_core/device_id_reg/Mrom__varindex000024_f6 : SLICE_X50Y144.
 nf2_core/device_id_reg/Mrom__varindex000024_f51 : SLICE_X50Y145.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/_COND_124 : SLICE_X34Y100.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(18) : SLICE_X108Y16.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(24)_bdd4 : SLICE_X19Y13.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(24)_bdd4 : SLICE_X36Y14.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/waddr(1) : SLICE_X82Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(11) :
SLICE_X17Y117.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3 : SLICE_X46Y23.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3 : SLICE_X47Y44.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3 : SLICE_X54Y49.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(6) : SLICE_X15Y12.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(6) : SLICE_X32Y15.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(6) : SLICE_X34Y27.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(6) : SLICE_X46Y25.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(12) :
SLICE_X27Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(15) :
SLICE_X28Y104.
 nf2_core/user_data_path/op_lut_in_reg_data(15) : SLICE_X76Y69.
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_rx_badframe : SLICE_X29Y18.
 nf2_core/mac_groups[1].nf2_mac_grp/gmac_rx_badframe : SLICE_X47Y33.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/rd_ptr(1) : SLICE_X120Y68.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld(5) : SLICE_X43Y52.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld(5) : SLICE_X56Y53.
 nf2_core/user_data_path/ids_in_reg_addr(11) : SLICE_X60Y63.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/N5 : SLICE_X27Y19.
 nf2_core/user_data_path/ids_in_reg_addr(13) : SLICE_X61Y48.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/N5 : SLICE_X36Y12.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/N5 : SLICE_X54Y36.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue20/SP : SLICE_X106Y69.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(19) : SLICE_X107Y69.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(1) : SLICE_X69Y102.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(2) : SLICE_X69Y99.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(4) : SLICE_X102Y25.
 nf2_core/nf2_mdio/wr_data(15) : SLICE_X1Y69.
 nf2_core/core_256kb_0_reg_rd_data(74) : SLICE_X59Y148.
 nf2_core/core_256kb_0_reg_rd_data(75) : SLICE_X58Y151.
 nf2_core/core_256kb_0_reg_rd_data(77) : SLICE_X58Y146.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(7)132_1 : SLICE_X30Y27.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue15/SP : SLICE_X124Y65.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(14) : SLICE_X125Y65.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(7)132_1 : SLICE_X42Y25.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_removed_reg_acked : SLICE_X16Y132.
 nf2_core/wr_0_data(44) : SLICE_X13Y99.
 nf2_core/user_data_path/ids_in_reg_addr(7) : SLICE_X48Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(2) : SLICE_X17Y121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(2) : SLICE_X41Y121.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(8)132_1 : SLICE_X30Y29.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(8)132_1 : SLICE_X43Y28.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_3 : SLICE_X80Y60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(1) :
SLICE_X41Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(2) : SLICE_X41Y129.
 nf2_core/wr_0_addr(15) : SLICE_X8Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(3) : SLICE_X41Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(0) :
SLICE_X44Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(5) : SLICE_X40Y139.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/Mram_queue58/SP : SLICE_X124Y69.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(57) : SLICE_X125Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N11 : SLICE_X29Y126.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(8) :
SLICE_X35Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_a(1) : SLICE_X28Y126.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue11/SP : SLICE_X126Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(9) : SLICE_X40Y140.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(10) : SLICE_X127Y115.
 nf2_core/user_data_path/in_arb_in_reg_data(12) : SLICE_X50Y94.
 nf2_core/user_data_path/in_arb_in_reg_data(13) : SLICE_X49Y98.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue40/SP : SLICE_X120Y107.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(39) : SLICE_X121Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(11) :
SLICE_X45Y114.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue16/SP : SLICE_X126Y102.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(15) : SLICE_X127Y102.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue26/SP : SLICE_X122Y114.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(25) : SLICE_X123Y114.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7> :
SLICE_X56Y161.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(31) : SLICE_X81Y95.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(24) : SLICE_X87Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(2) :
SLICE_X12Y106.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Mram_queue35/SP : SLICE_X118Y110.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(34) : SLICE_X119Y110.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(28) : SLICE_X87Y112.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr(1) : SLICE_X96Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(3) :
SLICE_X44Y113.
 nf2_core/user_data_path/oq_in_reg_data(11) : SLICE_X31Y73.
 nf2_core/user_data_path/output_port_lookup/eth_parser/empty : SLICE_X97Y67.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_reg_ack : SLICE_X26Y118.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(22) : SLICE_X110Y41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_b : SLICE_X33Y128.
 nf2_core/wr_0_data(29) : SLICE_X31Y85.
 nf2_core/user_data_path/output_queues/removed_oq(2) : SLICE_X23Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(16) : SLICE_X14Y120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(15) : SLICE_X13Y135.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_ack : SLICE_X27Y131.
 nf2_core/user_data_path/output_port_lookup/eth_parser/state : SLICE_X100Y61.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue10/SP : SLICE_X120Y110.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(9) : SLICE_X121Y110.
 nf2_core/user_data_path/ids_in_reg_data(11) : SLICE_X34Y68.
 nf2_core/user_data_path/ids_in_reg_data(12) : SLICE_X32Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/bypass_read_b : SLICE_X17Y135.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(2) : SLICE_X11Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/bypass_read_b : SLICE_X14Y125.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue15/SP : SLICE_X124Y112.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(14) : SLICE_X125Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(10) :
SLICE_X33Y129.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(12) : SLICE_X41Y104.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue41/SP : SLICE_X110Y107.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(40) : SLICE_X111Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(14) :
SLICE_X26Y143.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue33/SP : SLICE_X112Y121.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(32) : SLICE_X113Y121.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue25/SP : SLICE_X116Y106.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(24) : SLICE_X117Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(1) : SLICE_X28Y110.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue42/SP : SLICE_X118Y112.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(41) : SLICE_X119Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(3) :
SLICE_X18Y117.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue34/SP : SLICE_X112Y115.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(3) : SLICE_X98Y50.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(33) : SLICE_X113Y115.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue26/SP : SLICE_X110Y112.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(25) : SLICE_X111Y112.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue51/SP : SLICE_X114Y111.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(50) : SLICE_X115Y111.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue35/SP : SLICE_X116Y108.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(34) : SLICE_X117Y108.
 nf2_core/nf2_reg_grp_u/cpu_addr(2) : SLICE_X19Y129.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Mram_queue36/SP : SLICE_X112Y113.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(35) : SLICE_X113Y113.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_ack : SLICE_X35Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N49 : SLICE_X34Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_b : SLICE_X27Y142.
 nf2_core/core_256kb_0_reg_rd_data(64) : SLICE_X60Y137.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(5) : SLICE_X92Y50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(1) : SLICE_X23Y130.
 nf2_core/core_256kb_0_reg_rd_data(65) : SLICE_X62Y142.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(2) : SLICE_X30Y149.
 nf2_core/core_256kb_0_reg_rd_data(66) : SLICE_X58Y142.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(3) : SLICE_X33Y147.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(4) : SLICE_X31Y126.
 nf2_core/core_256kb_0_reg_rd_data(68) : SLICE_X57Y145.
 nf2_core/core_256kb_0_reg_wr_data(44) : SLICE_X8Y79.
 nf2_core/core_256kb_0_reg_rd_data(69) : SLICE_X57Y146.
 nf2_core/core_256kb_0_reg_rd_data(70) : SLICE_X58Y138.
 nf2_core/core_256kb_0_reg_wr_data(47) : SLICE_X5Y76.
 nf2_core/core_256kb_0_reg_rd_data(72) : SLICE_X56Y146.
 nf2_core/core_256kb_0_reg_rd_data(73) : SLICE_X55Y150.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_and0000 : SLICE_X45Y80.
 nf2_core/core_256kb_0_reg_rd_data(23) : SLICE_X53Y112.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(7)58_2 : SLICE_X95Y53.
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_tx_dvld : SLICE_X58Y132.
 nf2_core/core_256kb_0_reg_rd_data(170) : SLICE_X65Y122.
 nf2_core/core_256kb_0_reg_rd_data(187) : SLICE_X65Y139.
 nf2_core/core_256kb_0_reg_rd_data(140) : SLICE_X55Y112.
 nf2_core/core_256kb_0_reg_rd_data(188) : SLICE_X63Y141.
 nf2_core/core_256kb_0_reg_rd_data(189) : SLICE_X63Y138.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/depth(1) : SLICE_X85Y74.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_ack : SLICE_X19Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_addr_a(0) : SLICE_X38Y123.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_en : SLICE_X48Y36.
 nf2_core/unused_reg_core_256kb_0[2]..unused_reg_core_256kb_0_x/reg_req_d1 : SLICE_X49Y134.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state(3) : SLICE_X89Y84.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state(5) : SLICE_X83Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state(2) : SLICE_X24Y120.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue1/SP : SLICE_X118Y65.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(0) : SLICE_X119Y65.
 nf2_core/user_data_path/input_arbiter/state_next_0_and000168_1 : SLICE_X126Y90.
 nf2_core/user_data_path/oq_in_reg_data(5) : SLICE_X33Y95.
 nf2_core/core_256kb_0_reg_wr_data(302) : SLICE_X56Y90.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue5/SP : SLICE_X132Y67.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(4) : SLICE_X133Y67.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_26 : SLICE_X83Y94.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(15) : SLICE_X40Y125.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue21/SP : SLICE_X120Y69.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/depth(1) : SLICE_X131Y106.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(20) : SLICE_X121Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(3) : SLICE_X14Y128.
 nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype(2) : SLICE_X115Y66.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue40/SP : SLICE_X116Y63.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(39) : SLICE_X117Y63.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue32/SP : SLICE_X116Y64.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(31) : SLICE_X117Y64.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue24/SP : SLICE_X116Y67.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(23) : SLICE_X117Y67.
 nf2_core/user_data_path/in_arb_in_reg_data(4) : SLICE_X50Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000122 :
SLICE_X31Y134.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue41/SP : SLICE_X112Y67.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(40) : SLICE_X113Y67.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue33/SP : SLICE_X114Y67.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(32) : SLICE_X115Y67.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue25/SP : SLICE_X114Y64.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(24) : SLICE_X115Y64.
 nf2_core/user_data_path/ids_in_reg_ack : SLICE_X43Y72.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue42/SP : SLICE_X124Y66.
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(21) : SLICE_X108Y38.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(41) : SLICE_X125Y66.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/ram_wr_en : SLICE_X53Y31.
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(22) : SLICE_X109Y36.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue18/SP : SLICE_X120Y70.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(17) : SLICE_X121Y70.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/ram_wr_en :
SLICE_X50Y96.
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(17) : SLICE_X100Y46.
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(26) : SLICE_X104Y40.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue43/SP : SLICE_X118Y60.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(42) : SLICE_X119Y60.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/ram_wr_en :
SLICE_X42Y75.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue35/SP : SLICE_X108Y68.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(34) : SLICE_X109Y68.
 nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/depth_not0001 : SLICE_X101Y60.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Mram_queue27/SP : SLICE_X110Y66.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(26) : SLICE_X111Y66.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(1) : SLICE_X21Y114.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(1) : SLICE_X100Y59.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_or0000 : SLICE_X100Y60.
 nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/Mram_queue1/SP : SLICE_X104Y58.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(0) : SLICE_X105Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(0) : SLICE_X29Y129.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(0) : SLICE_X33Y125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_we_a : SLICE_X26Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(1) : SLICE_X23Y129.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(4) : SLICE_X30Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(8) : SLICE_X33Y130.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_en_reg : SLICE_X46Y20.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_en_reg : SLICE_X43Y44.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_en_reg : SLICE_X54Y53.
 nf2_core/core_256kb_0_reg_rd_data(234) : SLICE_X47Y110.
 nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/Mram_queue3/SP : SLICE_X104Y61.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(2) : SLICE_X105Y61.
 nf2_core/core_256kb_0_reg_rd_data(235) : SLICE_X50Y107.
 nf2_core/core_256kb_0_reg_rd_data(251) : SLICE_X68Y137.
 nf2_core/core_256kb_0_reg_rd_data(204) : SLICE_X62Y122.
 nf2_core/core_256kb_0_reg_rd_data(220) : SLICE_X71Y136.
 nf2_core/core_256kb_0_reg_rd_data(236) : SLICE_X53Y110.
 nf2_core/core_256kb_0_reg_rd_data(252) : SLICE_X67Y138.
 nf2_core/core_256kb_0_reg_rd_data(221) : SLICE_X71Y134.
 nf2_core/core_256kb_0_reg_rd_data(237) : SLICE_X51Y108.
 nf2_core/core_256kb_0_reg_rd_data(222) : SLICE_X69Y132.
 nf2_core/user_data_path/oq_in_data(5) : SLICE_X82Y80.
 nf2_core/core_256kb_0_reg_rd_data(223) : SLICE_X66Y133.
 nf2_core/core_256kb_0_reg_rd_data(239) : SLICE_X50Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/bypass_read_a : SLICE_X38Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N96 : SLICE_X27Y118.
 nf2_core/in_wr(5) : SLICE_X129Y78.
 nf2_core/in_wr(7) : SLICE_X110Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_in_q_reg_req_cmp_eq0000 : SLICE_X32Y121.
 nf2_core/core_256kb_0_reg_rd_data(192) : SLICE_X60Y114.
 nf2_core/core_256kb_0_reg_rd_data(208) : SLICE_X73Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_a(1) : SLICE_X33Y120.
 nf2_core/core_256kb_0_reg_rd_data(224) : SLICE_X53Y101.
 nf2_core/core_256kb_0_reg_rd_data(240) : SLICE_X68Y129.
 nf2_core/core_256kb_0_reg_rd_data(193) : SLICE_X67Y114.
 nf2_core/core_256kb_0_reg_rd_data(209) : SLICE_X75Y127.
 nf2_core/core_256kb_0_reg_rd_data(225) : SLICE_X55Y105.
 nf2_core/core_256kb_0_reg_rd_data(241) : SLICE_X69Y130.
 nf2_core/core_256kb_0_reg_rd_data(210) : SLICE_X71Y128.
 nf2_core/core_256kb_0_reg_rd_data(226) : SLICE_X49Y102.
 nf2_core/core_256kb_0_reg_rd_data(195) : SLICE_X62Y114.
 nf2_core/core_256kb_0_reg_rd_data(227) : SLICE_X48Y109.
 nf2_core/core_256kb_0_reg_rd_data(212) : SLICE_X71Y129.
 nf2_core/core_256kb_0_reg_rd_data(228) : SLICE_X48Y105.
 nf2_core/core_256kb_0_reg_rd_data(244) : SLICE_X68Y132.
 nf2_core/core_256kb_0_reg_rd_data(197) : SLICE_X61Y117.
 nf2_core/core_256kb_0_reg_rd_data(213) : SLICE_X69Y134.
 nf2_core/core_256kb_0_reg_rd_data(245) : SLICE_X67Y135.
 nf2_core/core_256kb_0_reg_rd_data(198) : SLICE_X61Y109.
 nf2_core/core_256kb_0_reg_rd_data(214) : SLICE_X71Y125.
 nf2_core/core_256kb_0_reg_rd_data(230) : SLICE_X48Y100.
 nf2_core/core_256kb_0_reg_rd_data(246) : SLICE_X66Y127.
 nf2_core/core_256kb_0_reg_rd_data(199) : SLICE_X58Y119.
 nf2_core/core_256kb_0_reg_rd_data(215) : SLICE_X67Y136.
 nf2_core/core_256kb_0_reg_rd_data(247) : SLICE_X65Y136.
 nf2_core/core_256kb_0_reg_rd_data(200) : SLICE_X58Y116.
 nf2_core/core_256kb_0_reg_rd_data(216) : SLICE_X68Y133.
 nf2_core/core_256kb_0_reg_rd_data(248) : SLICE_X65Y134.
 nf2_core/core_256kb_0_reg_rd_data(201) : SLICE_X61Y120.
 nf2_core/core_256kb_0_reg_rd_data(217) : SLICE_X68Y139.
 nf2_core/core_256kb_0_reg_rd_data(233) : SLICE_X49Y113.
 nf2_core/core_256kb_0_reg_rd_data(249) : SLICE_X64Y139.
 nf2_core/user_data_path/output_queues/removed_pkt_total_word_length(4) : SLICE_X35Y92.
 nf2_core/core_256kb_0_reg_rd_data(185) : SLICE_X61Y145.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(15) : SLICE_X55Y93.
 nf2_core/nf2_reg_grp_u/cpu_wr_data(12) : SLICE_X16Y127.
 nf2_core/nf2_reg_grp_u/cpu_wr_data(13) : SLICE_X16Y129.
 nf2_core/nf2_reg_grp_u/cpu_wr_data(0) : SLICE_X17Y129.
 nf2_core/nf2_reg_grp_u/cpu_wr_data(8) : SLICE_X15Y127.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(13)132_1 : SLICE_X14Y11.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(13)132_1 : SLICE_X34Y32.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(13)132_1 : SLICE_X42Y24.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N14 : SLICE_X66Y145.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(21)131 : SLICE_X13Y13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_local4 : SLICE_X31Y118.
 nf2_core/user_data_path/oq_in_reg_src(1) : SLICE_X38Y78.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1 : SLICE_X34Y17.
 nf2_core/user_data_path/udp_reg_data_in(13) : SLICE_X33Y110.
 nf2_core/nf2_reg_grp_u/cpu_rd_data(8) : SLICE_X27Y134.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1 : SLICE_X43Y32.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1 : SLICE_X49Y37.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_not0001 : SLICE_X44Y78.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In18 : SLICE_X54Y39.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In27 : SLICE_X41Y36.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/depth_not0001 : SLICE_X87Y77.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(14)132_1 : SLICE_X12Y15.
 nf2_core/user_data_path/udp_reg_data_in(15) : SLICE_X30Y111.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(14)132_1 : SLICE_X30Y11.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_pulled_nxt25_1 : SLICE_X82Y43.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(14)132_1 : SLICE_X30Y24.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(14)132_1 : SLICE_X43Y31.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_236(0) : SLICE_X63Y156.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(22)131 : SLICE_X19Y14.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(1) : SLICE_X35Y10.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(1) : SLICE_X31Y24.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(1) : SLICE_X48Y30.
 nf2_core/user_data_path/output_port_lookup/mac_1(13) : SLICE_X93Y56.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(3) : SLICE_X79Y105.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(15)132_1 : SLICE_X15Y14.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(15)132_1 : SLICE_X32Y25.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(0) :
SLICE_X43Y113.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(15)132_1 : SLICE_X46Y28.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(7) : SLICE_X19Y15.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(2) :
SLICE_X42Y137.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(7) : SLICE_X33Y10.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(7) : SLICE_X33Y28.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(7) : SLICE_X45Y31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(6) : SLICE_X48Y141.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25)144_1 : SLICE_X15Y13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(4) :
SLICE_X42Y116.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25)144_1 : SLICE_X32Y17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(4) :
SLICE_X13Y102.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In10 : SLICE_X27Y18.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In10 : SLICE_X55Y46.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next_cmp_eq0006 : SLICE_X82Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000 : SLICE_X30Y133.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/N8 : SLICE_X46Y22.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/N8 : SLICE_X55Y47.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue1/SP : SLICE_X96Y90.
 nf2_core/user_data_path/ids/in_fifo_data(0) : SLICE_X97Y90.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue2/SP : SLICE_X92Y74.
 nf2_core/user_data_path/ids/in_fifo_data(1) : SLICE_X93Y74.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue3/SP : SLICE_X52Y87.
 nf2_core/user_data_path/ids/in_fifo_data(2) : SLICE_X53Y87.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue4/SP : SLICE_X64Y87.
 nf2_core/user_data_path/ids/in_fifo_data(3) : SLICE_X65Y87.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue5/SP : SLICE_X66Y86.
 nf2_core/user_data_path/ids/in_fifo_data(4) : SLICE_X67Y86.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue6/SP : SLICE_X80Y80.
 nf2_core/user_data_path/ids/in_fifo_data(5) : SLICE_X81Y80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(9) : SLICE_X8Y132.
 nf2_core/core_256kb_0_reg_ack(2) : SLICE_X49Y135.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(5) : SLICE_X15Y9.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(5) : SLICE_X33Y26.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(5) : SLICE_X47Y26.
 nf2_core/user_data_path/output_port_lookup/mac_3(29) : SLICE_X89Y69.
 nf2_core/core_256kb_0_reg_wr_data(177) : SLICE_X73Y142.
 nf2_core/core_256kb_0_reg_wr_data(193) : SLICE_X68Y113.
 nf2_core/core_256kb_0_reg_wr_data(211) : SLICE_X72Y126.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(13) : SLICE_X13Y10.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(13) : SLICE_X31Y13.
 nf2_core/core_256kb_0_reg_wr_data(213) : SLICE_X71Y131.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(13) : SLICE_X32Y29.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(13) : SLICE_X47Y28.
 nf2_core/core_256kb_0_reg_wr_data(215) : SLICE_X71Y130.
 nf2_core/core_256kb_0_reg_wr_data(216) : SLICE_X73Y129.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(12) : SLICE_X15Y10.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(12) : SLICE_X32Y26.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(12) : SLICE_X43Y25.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/bypass_read_b : SLICE_X29Y133.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_and0000 : SLICE_X70Y101.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(28)112 : SLICE_X19Y10.
 nf2_core/core_256kb_0_reg_wr_data(78) : SLICE_X54Y156.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)36 :
SLICE_X79Y63.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(3) : SLICE_X19Y11.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(3) : SLICE_X33Y15.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(3) : SLICE_X35Y27.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(5) : SLICE_X12Y99.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(3) : SLICE_X42Y29.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(10) : SLICE_X9Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(13) : SLICE_X44Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(13) :
SLICE_X42Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(13) :
SLICE_X41Y145.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(15) :
SLICE_X45Y117.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/txfifo_wr : SLICE_X34Y82.
 nf2_core/core_256kb_0_reg_wr_data(170) : SLICE_X66Y112.
 nf2_core/core_256kb_0_reg_wr_data(172) : SLICE_X66Y114.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(2) : SLICE_X12Y12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_update_and0000 :
SLICE_X42Y101.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(2) : SLICE_X33Y13.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(2) : SLICE_X32Y28.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(2) : SLICE_X44Y28.
 nf2_core/core_256kb_0_reg_wr_data(219) : SLICE_X74Y135.
 nf2_core/core_256kb_0_reg_wr_data(234) : SLICE_X44Y100.
 nf2_core/core_256kb_0_reg_wr_data(238) : SLICE_X46Y102.
 nf2_core/core_256kb_0_reg_wr_data(239) : SLICE_X46Y103.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/N31 : SLICE_X98Y165.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N70 : SLICE_X36Y121.
 nf2_core/user_data_path/output_queues/remove_pkt/header_parse_state : SLICE_X32Y80.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N14.111654 : SLICE_X75Y117.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2 :
SLICE_X42Y105.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_18/I_36_41/free/I_36_41_2 : SLICE_X62Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/wr_update_b_delayed_or0000 :
SLICE_X31Y158.
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_encoded(2) : SLICE_X52Y100.
 nf2_core/core_256kb_0_reg_rd_data(38) : SLICE_X43Y106.
 nf2_core/nf2_dma/nf2_dma_regs/N2 : SLICE_X68Y146.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(10) : SLICE_X35Y114.
 nf2_core/cpci_reg_rd_data(7) : SLICE_X29Y152.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(11) : SLICE_X30Y68.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(12) : SLICE_X32Y70.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(13) : SLICE_X33Y69.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(15) : SLICE_X33Y73.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_not0001 : SLICE_X34Y31.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N28 : SLICE_X66Y128.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_not0001 : SLICE_X48Y37.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(0) : SLICE_X94Y62.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_18/I_36_32/I_36_32_1 : SLICE_X61Y132.
 nf2_core/user_data_path/oq_in_reg_addr(11) : SLICE_X57Y72.
 nf2_core/user_data_path/oq_in_reg_addr(12).116714 : SLICE_X36Y105.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(4) : SLICE_X80Y75.
 nf2_core/user_data_path/oq_in_reg_addr(15).116718 : SLICE_X48Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_0_or0000 : SLICE_X6Y115.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(2) : SLICE_X65Y109.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(4) : SLICE_X101Y65.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(5)14_2 : SLICE_X92Y60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(5) : SLICE_X19Y112.
 nf2_core/user_data_path/ids/state_cmp_eq0001 : SLICE_X73Y96.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(9)10 :
SLICE_X74Y52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N49 : SLICE_X19Y130.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_nxt(4)24 : SLICE_X105Y164.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)96 :
SLICE_X83Y55.
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Mram_queue3/SP : SLICE_X108Y63.
 nf2_core/user_data_path/output_port_lookup/input_port_num(2) : SLICE_X109Y63.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)90 :
SLICE_X86Y59.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)51 :
SLICE_X84Y47.
 nf2_core/in_ctrl(0)(7) : SLICE_X107Y63.
 nf2_core/in_data(1)(7) : SLICE_X111Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(0) : SLICE_X16Y137.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)51 :
SLICE_X87Y46.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state(4) : SLICE_X86Y83.
 nf2_core/user_data_path/oq_in_reg_data(2).111795 : SLICE_X39Y61.
 nf2_core/user_data_path/oq_in_reg_data(3).111797 : SLICE_X38Y59.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/depth_not0001 : SLICE_X126Y77.
 nf2_core/user_data_path/oq_in_reg_data(6).111800 : SLICE_X29Y55.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)51 :
SLICE_X91Y48.
 nf2_core/user_data_path/oq_in_reg_data(7).111802 : SLICE_X30Y59.
 nf2_core/user_data_path/oq_in_reg_data(8).111804 : SLICE_X33Y64.
 nf2_core/user_data_path/oq_in_reg_data(9).111806 : SLICE_X34Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N12 : SLICE_X12Y141.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)51 :
SLICE_X86Y48.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)36 :
SLICE_X93Y40.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)96 :
SLICE_X83Y52.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(7)90 :
SLICE_X82Y50.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Mram_queue37/SP : SLICE_X104Y89.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(36) : SLICE_X105Y89.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)116_2 :
SLICE_X88Y48.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(33) : SLICE_X90Y63.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(9)90 :
SLICE_X78Y55.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(10)67 : SLICE_X96Y86.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(9)78 :
SLICE_X78Y52.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(11)67 : SLICE_X94Y91.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(13)2 : SLICE_X68Y89.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(12)67 : SLICE_X98Y98.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(3)62 : SLICE_X98Y93.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(14)2 : SLICE_X64Y89.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(13)67 : SLICE_X92Y88.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(14)64 : SLICE_X89Y80.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(15)2 : SLICE_X58Y84.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(15)67 : SLICE_X86Y78.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(4)59 : SLICE_X96Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_b(2) : SLICE_X26Y136.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(63)10 : SLICE_X86Y67.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(55)5 : SLICE_X83Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(14) :
SLICE_X38Y139.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(8)33 : SLICE_X92Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(15) :
SLICE_X40Y117.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(9)21 : SLICE_X98Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_b_lut(2) :
SLICE_X30Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
4) : SLICE_X13Y115.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin<7> :
SLICE_X101Y64.
 nf2_core/core_256kb_0_reg_addr(167) : SLICE_X34Y128.
 gmii_3_txd_int(0) : SLICE_X55Y42.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_ack_in_d1 :
SLICE_X50Y74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N14 : SLICE_X5Y136.
 nf2_core/core_256kb_0_reg_addr(232) : SLICE_X30Y113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N16 : SLICE_X27Y108.
 nf2_core/user_data_path/output_queues/enable_send_pkt(0) : SLICE_X33Y101.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)12 : SLICE_X70Y98.
 nf2_core/user_data_path/output_queues/src_oq(1) : SLICE_X31Y89.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)12 : SLICE_X77Y135.
 nf2_core/user_data_path/output_port_lookup/arp_rd_addr(0) : SLICE_X94Y48.
 nf2_core/user_data_path/output_port_lookup/arp_rd_addr(1) : SLICE_X90Y49.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(3) : SLICE_X66Y96.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(3) : SLICE_X42Y82.
 nf2_core/core_256kb_0_reg_wr_data(40) : SLICE_X5Y69.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)55 : SLICE_X78Y130.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)55 : SLICE_X64Y140.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(15) :
SLICE_X27Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(15) :
SLICE_X11Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/bypass_read_a : SLICE_X29Y145.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_req : SLICE_X17Y124.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_or0000 : SLICE_X66Y87.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Mram_queue25/SP : SLICE_X102Y101.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(24) : SLICE_X103Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and000093 :
SLICE_X20Y126.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N16 : SLICE_X5Y137.
 nf2_core/core_256kb_0_reg_addr(140) : SLICE_X30Y108.
 nf2_core/core_256kb_0_reg_wr_data(38) : SLICE_X5Y68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(0)_1 :
SLICE_X15Y115.
 nf2_core/core_256kb_0_reg_wr_data(36) : SLICE_X5Y72.
 nf2_core/core_4mb_reg_wr_data(18) : SLICE_X46Y105.
 nf2_core/core_4mb_reg_wr_data(19) : SLICE_X46Y104.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(11)18 : SLICE_X12Y110.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_adjusted_checksum_mux0000_lut(0)_1 : SLICE_X91Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N18 : SLICE_X4Y138.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N1 : SLICE_X38Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_addr_a(0) :
SLICE_X34Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_addr_a(1) :
SLICE_X37Y126.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_addr_a(2) :
SLICE_X39Y116.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(34)58_2 : SLICE_X91Y59.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(19) : SLICE_X92Y55.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(12)18 : SLICE_X10Y116.
 nf2_core/user_data_path/output_queues/input_fifo/fifo/N3 : SLICE_X50Y90.
 nf2_core/core_256kb_0_reg_wr_data(34) : SLICE_X9Y62.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N64 : SLICE_X41Y80.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Eqn_031_2 : SLICE_X76Y156.
 nf2_core/core_256kb_0_reg_wr_data(32) : SLICE_X6Y62.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<1> : SLICE_X73Y114.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<7> :
SLICE_X126Y148.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(15)18 : SLICE_X13Y112.
 nf2_core/wr_0_data(11) : SLICE_X9Y80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a(7) :
SLICE_X46Y130.
 nf2_core/wr_0_data(61) : SLICE_X7Y97.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_wr_req_cmp_eq0000 :
SLICE_X83Y44.
 nf2_core/wr_0_addr(6) : SLICE_X6Y102.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_rd_req_good152_2 :
SLICE_X58Y61.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/N52 : SLICE_X129Y60.
 nf2_core/user_data_path/output_port_lookup/word_ETH_IP_VER : SLICE_X103Y73.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(1) : SLICE_X71Y147.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(7)62 : SLICE_X95Y89.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N71 : SLICE_X59Y71.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N73 : SLICE_X79Y154.
 nf2_core/nf2_mdio/tri_ctrl(20) : SLICE_X3Y62.
 nf2_core/wr_0_data(46) : SLICE_X11Y100.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(12)36 : SLICE_X97Y92.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(13)36 : SLICE_X93Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_mux000011 : SLICE_X26Y113.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(14)33 : SLICE_X90Y85.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(15)21 : SLICE_X91Y81.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(15)36 : SLICE_X91Y82.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/_in_pkt_not0001 : SLICE_X63Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(10) : SLICE_X38Y129.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(17)18 : SLICE_X14Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(14) : SLICE_X41Y126.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N6 : SLICE_X43Y123.
 nf2_core/core_reg_wr_data(2) : SLICE_X37Y113.
 nf2_core/user_data_path/output_queues/enable_send_pkt(1) : SLICE_X33Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_removed_reg_req_SW0_2 : SLICE_X24Y112.
 nf2_core/core_reg_wr_data(8) : SLICE_X38Y120.
 nf2_core/device_id_reg/N17 : SLICE_X56Y139.
 nf2_core/wr_0_data(10) : SLICE_X11Y79.
 nf2_core/core_256kb_0_reg_addr(24) : SLICE_X9Y84.
 nf2_core/core_256kb_0_reg_addr(23) : SLICE_X8Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_7_mux00005 : SLICE_X33Y99.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(18)18 : SLICE_X7Y105.
 nf2_core/device_id_reg/Mrom__varindex0000342 : SLICE_X54Y141.
 nf2_core/wr_0_addr(8) : SLICE_X8Y101.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(11) : SLICE_X59Y67.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(13) : SLICE_X58Y55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(4) : SLICE_X9Y104.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(14) : SLICE_X57Y64.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(18) : SLICE_X9Y107.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(15) : SLICE_X54Y68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N51 : SLICE_X14Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N49 : SLICE_X25Y110.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In27_1 : SLICE_X3Y17.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In27_1 : SLICE_X32Y42.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N471 : SLICE_X24Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N10 : SLICE_X40Y122.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(20) : SLICE_X7Y62.
 nf2_core/user_data_path/ids_in_reg_addr(0) : SLICE_X33Y70.
 nf2_core/user_data_path/ids_in_reg_addr(1) : SLICE_X36Y75.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue13/SP : SLICE_X130Y107.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(12) : SLICE_X131Y107.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_19/I_36_32/free/I_36_32_2 : SLICE_X65Y141.
 nf2_core/core_256kb_0_reg_wr_data(42) : SLICE_X6Y80.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(0) : SLICE_X67Y98.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_ack_or0001 : SLICE_X10Y103.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_we_b : SLICE_X20Y107.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(51) : SLICE_X9Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_we_b : SLICE_X8Y115.
 nf2_core/wr_0_addr(9) : SLICE_X8Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N12 : SLICE_X61Y123.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(17) : SLICE_X5Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(18) : SLICE_X9Y106.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_not0001 : SLICE_X45Y82.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt(1) : SLICE_X76Y100.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N14 : SLICE_X80Y154.
 nf2_core/nf2_mdio/N111 : SLICE_X12Y76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/bypass_read_a_and0000_1 :
SLICE_X43Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/bypass_read_a_and0000_1 :
SLICE_X15Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_a :
SLICE_X34Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_update : SLICE_X13Y87.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(10) : SLICE_X50Y73.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(10) : SLICE_X56Y80.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(10) : SLICE_X70Y113.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(10) : SLICE_X75Y150.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(2) : SLICE_X9Y102.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N211 : SLICE_X69Y56.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(11) : SLICE_X56Y79.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(11) : SLICE_X71Y112.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(11) : SLICE_X74Y150.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_not0001 : SLICE_X42Y70.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_not0001 : SLICE_X73Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(12) : SLICE_X30Y169.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Mram_queue42/SP : SLICE_X124Y108.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(41) : SLICE_X125Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_req_held_not0001 : SLICE_X37Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/req_in_progress_not0001124 : SLICE_X36Y88.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(11) : SLICE_X96Y121.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_not00011_1 : SLICE_X56Y110.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N181 : SLICE_X52Y60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_2_not000134_2 : SLICE_X8Y84.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd7-In121 : SLICE_X116Y166.
 nf2_core/wr_0_data(4) : SLICE_X10Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/Madd_curr_plus_new_b_lut(1) :
SLICE_X20Y140.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/Madd_curr_plus_new_b_lut(2) :
SLICE_X30Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(4) : SLICE_X7Y101.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/N11 : SLICE_X103Y75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_a : SLICE_X9Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)61_2 : SLICE_X32Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)19 : SLICE_X33Y117.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_0_and0000 : SLICE_X96Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)96 : SLICE_X22Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)75 : SLICE_X31Y116.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_0_and000036 : SLICE_X101Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)3 : SLICE_X46Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)107 : SLICE_X30Y114.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(17) : SLICE_X13Y15.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)3 : SLICE_X28Y114.
 nf2_core/wr_0_data(25) : SLICE_X10Y77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)96 : SLICE_X31Y114.
 nf2_core/user_data_path/output_queues/removed_pkt_data_length(8) : SLICE_X13Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)5 : SLICE_X32Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)3 : SLICE_X32Y125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_a : SLICE_X12Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(2) : SLICE_X12Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N4 : SLICE_X35Y161.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(0) :
SLICE_X13Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)96 : SLICE_X35Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(1) : SLICE_X14Y142.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)96 : SLICE_X32Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N53 : SLICE_X44Y114.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue10/SP : SLICE_X60Y111.
 nf2_core/user_data_path/ids/in_fifo_data(9) : SLICE_X61Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N6 : SLICE_X34Y153.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(10) : SLICE_X12Y13.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue11/SP : SLICE_X64Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)31 : SLICE_X41Y124.
 nf2_core/user_data_path/ids/in_fifo_data(10) : SLICE_X65Y98.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue20/SP : SLICE_X50Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)96 : SLICE_X36Y119.
 nf2_core/user_data_path/ids/in_fifo_data(19) : SLICE_X51Y95.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue12/SP : SLICE_X64Y99.
 nf2_core/user_data_path/ids/in_fifo_data(11) : SLICE_X65Y99.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue21/SP : SLICE_X70Y89.
 nf2_core/user_data_path/ids/in_fifo_data(20) : SLICE_X71Y89.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue13/SP : SLICE_X94Y88.
 nf2_core/nf2_reg_grp_u/sram_reg_req_and0000 : SLICE_X11Y113.
 nf2_core/user_data_path/ids/in_fifo_data(12) : SLICE_X95Y88.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue30/SP : SLICE_X58Y74.
 nf2_core/user_data_path/ids/in_fifo_data(29) : SLICE_X59Y74.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue22/SP : SLICE_X56Y68.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In18 : SLICE_X0Y33.
 nf2_core/user_data_path/ids/in_fifo_data(21) : SLICE_X57Y68.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In18 : SLICE_X3Y15.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue14/SP : SLICE_X92Y95.
 nf2_core/user_data_path/ids/in_fifo_data(13) : SLICE_X93Y95.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In18 : SLICE_X32Y43.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue31/SP : SLICE_X64Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(5) : SLICE_X39Y139.
 nf2_core/user_data_path/output_queues/removed_pkt_data_length(4) : SLICE_X12Y77.
 nf2_core/user_data_path/ids/in_fifo_data(30) : SLICE_X65Y100.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In27 : SLICE_X3Y34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a(2) :
SLICE_X11Y86.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue23/SP : SLICE_X60Y77.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In27 : SLICE_X5Y17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a(4) :
SLICE_X13Y86.
 nf2_core/user_data_path/ids/in_fifo_data(22) : SLICE_X61Y77.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue15/SP : SLICE_X126Y66.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In27 : SLICE_X33Y42.
 nf2_core/user_data_path/ids/in_fifo_data(14) : SLICE_X127Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(3) : SLICE_X13Y96.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue40/SP : SLICE_X70Y56.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg<0> : SLICE_X12Y93.
 nf2_core/user_data_path/ids/in_fifo_data(39) : SLICE_X71Y56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_num_pkts_in_q_done_held : SLICE_X30Y92.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue32/SP : SLICE_X96Y102.
 nf2_core/user_data_path/output_queues/oq_regs/initialize_oq(0) : SLICE_X13Y95.
 nf2_core/user_data_path/ids/in_fifo_data(31) : SLICE_X97Y102.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(1) : SLICE_X13Y94.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue24/SP : SLICE_X60Y42.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(2) : SLICE_X12Y102.
 nf2_core/user_data_path/ids/in_fifo_data(23) : SLICE_X61Y42.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue16/SP : SLICE_X96Y78.
 nf2_core/user_data_path/ids/in_fifo_data(15) : SLICE_X97Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(3) : SLICE_X17Y105.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue41/SP : SLICE_X62Y80.
 nf2_core/user_data_path/ids/in_fifo_data(40) : SLICE_X63Y80.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue33/SP : SLICE_X62Y68.
 nf2_core/user_data_path/ids/in_fifo_data(32) : SLICE_X63Y68.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue25/SP : SLICE_X72Y84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_b : SLICE_X15Y133.
 nf2_core/user_data_path/ids/in_fifo_data(24) : SLICE_X73Y84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(3) : SLICE_X12Y142.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue17/SP : SLICE_X74Y64.
 nf2_core/user_data_path/ids/in_fifo_data(16) : SLICE_X75Y64.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue42/SP : SLICE_X74Y86.
 nf2_core/user_data_path/ids/in_fifo_data(41) : SLICE_X75Y86.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue34/SP : SLICE_X78Y90.
 nf2_core/user_data_path/ids/in_fifo_data(33) : SLICE_X79Y90.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue26/SP : SLICE_X76Y104.
 nf2_core/user_data_path/ids/in_fifo_data(25) : SLICE_X77Y104.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(5) : SLICE_X65Y75.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue18/SP : SLICE_X70Y86.
 nf2_core/user_data_path/ids/in_fifo_data(17) : SLICE_X71Y86.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(5) : SLICE_X72Y72.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue43/SP : SLICE_X72Y101.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(21) : SLICE_X12Y10.
 nf2_core/user_data_path/ids/in_fifo_data(42) : SLICE_X73Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_addr_a(0) : SLICE_X22Y114.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue35/SP : SLICE_X86Y99.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(16) : SLICE_X15Y15.
 nf2_core/user_data_path/ids/in_fifo_data(34) : SLICE_X87Y99.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue27/SP : SLICE_X78Y97.
 nf2_core/user_data_path/ids/in_fifo_data(26) : SLICE_X79Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_addr_a(1) : SLICE_X22Y117.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue19/SP : SLICE_X76Y86.
 nf2_core/user_data_path/ids/in_fifo_data(18) : SLICE_X77Y86.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N211 : SLICE_X47Y90.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue36/SP : SLICE_X94Y79.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_or0000 : SLICE_X22Y113.
 nf2_core/user_data_path/ids/in_fifo_data(35) : SLICE_X95Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N471 : SLICE_X38Y137.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue28/SP : SLICE_X80Y89.
 nf2_core/user_data_path/ids/in_fifo_data(27) : SLICE_X81Y89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2_mux000012 : SLICE_X34Y92.
 nf2_core/sram_reg_wr_data(5) : SLICE_X16Y109.
 nf2_core/user_data_path/output_queues/enable_send_pkt(2) : SLICE_X35Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/held_wr_a : SLICE_X14Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N45 : SLICE_X39Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(12) : SLICE_X17Y127.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(14) : SLICE_X48Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(0) : SLICE_X14Y127.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(14) : SLICE_X52Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(13) : SLICE_X16Y126.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(14) : SLICE_X72Y107.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(14) : SLICE_X68Y156.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(12) : SLICE_X50Y85.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(12) : SLICE_X54Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/held_wr_a : SLICE_X19Y139.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(12) : SLICE_X70Y112.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(12) : SLICE_X68Y152.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(2) : SLICE_X13Y142.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(8) : SLICE_X50Y84.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(8) : SLICE_X52Y91.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(8) : SLICE_X72Y113.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(8) : SLICE_X68Y150.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(8) : SLICE_X14Y8.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(17)143 : SLICE_X14Y10.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(20) : SLICE_X13Y11.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/N39 : SLICE_X87Y38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N16 : SLICE_X28Y149.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(1) : SLICE_X16Y120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(6) : SLICE_X17Y123.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(10) : SLICE_X17Y125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(9) : SLICE_X16Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_req2_2 : SLICE_X30Y119.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(15) : SLICE_X73Y50.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/N41 : SLICE_X83Y45.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(9) : SLICE_X17Y14.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(15) : SLICE_X74Y78.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(0) : SLICE_X61Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_b : SLICE_X14Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_ack : SLICE_X15Y108.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(1) : SLICE_X111Y108.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(41) : SLICE_X14Y123.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(12) : SLICE_X14Y126.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(65) : SLICE_X112Y107.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(17) : SLICE_X122Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(16) : SLICE_X17Y137.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(5) : SLICE_X17Y139.
 nf2_core/nf2_reg_grp_u/cpu_addr(10) : SLICE_X17Y140.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(29) : SLICE_X109Y113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(13) : SLICE_X17Y143.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N20 : SLICE_X26Y150.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_nxt(7)7 : SLICE_X96Y116.
 nf2_core/user_data_path/output_queues/oq_regs/addr(2) : SLICE_X34Y111.
 nf2_core/sram_reg_addr(10) : SLICE_X14Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(5) : SLICE_X55Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/held_wr_b : SLICE_X16Y123.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_a(1) : SLICE_X17Y122.
 nf2_core/sram_reg_wr_data(10) : SLICE_X18Y130.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/N51 : SLICE_X64Y44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(11) : SLICE_X16Y134.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q<4> : SLICE_X86Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(6) : SLICE_X16Y139.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_a(2) : SLICE_X17Y138.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(10) : SLICE_X17Y141.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(9) : SLICE_X16Y141.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(12) : SLICE_X16Y142.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)12 : SLICE_X65Y95.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)112 : SLICE_X64Y102.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)112 : SLICE_X83Y122.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)112 : SLICE_X77Y136.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N68 : SLICE_X76Y105.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N68 : SLICE_X74Y136.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)24 : SLICE_X72Y92.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)24 : SLICE_X44Y81.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)24 : SLICE_X70Y124.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)32 : SLICE_X66Y89.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)32 : SLICE_X78Y118.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)32 : SLICE_X70Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(8) : SLICE_X17Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(6) : SLICE_X18Y122.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)24 : SLICE_X70Y90.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)24 : SLICE_X45Y76.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)24 : SLICE_X64Y126.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(11) : SLICE_X19Y12.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)32 : SLICE_X66Y88.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)32 : SLICE_X80Y118.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)32 : SLICE_X61Y126.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(1) : SLICE_X35Y133.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)24 : SLICE_X64Y94.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)97 : SLICE_X82Y119.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)97 : SLICE_X40Y85.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)97 : SLICE_X72Y131.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)24 : SLICE_X72Y129.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)97 : SLICE_X61Y95.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)97 : SLICE_X79Y118.
 nf2_core/nf2_reg_grp_u/cpu_addr(16) : SLICE_X14Y138.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(9) : SLICE_X25Y15.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)97 : SLICE_X64Y131.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(5)12 : SLICE_X80Y114.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)97 : SLICE_X70Y92.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(5)17 : SLICE_X46Y84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(2) : SLICE_X23Y112.
 nf2_core/user_data_path/output_queues/oq_regs/reg_addr(1) : SLICE_X21Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(7) : SLICE_X20Y121.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(6)12 : SLICE_X63Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(4) : SLICE_X23Y132.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(5) : SLICE_X45Y86.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(1) : SLICE_X12Y146.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(7)12 : SLICE_X65Y89.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(7)12 : SLICE_X82Y120.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(8)12 : SLICE_X55Y91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)59 : SLICE_X20Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/merge_update : SLICE_X23Y120.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(8)17 : SLICE_X78Y131.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(9)12 : SLICE_X54Y94.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(9)17 : SLICE_X58Y114.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(9)17 : SLICE_X51Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_mux0000(2)31 : SLICE_X23Y119.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(9)39 : SLICE_X55Y110.
 nf2_core/user_data_path/output_queues/pkt_removed : SLICE_X23Y121.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(9)39 : SLICE_X71Y132.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(3) : SLICE_X26Y125.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(1) : SLICE_X26Y121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_b_and000010 :
SLICE_X21Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_b_and000010 :
SLICE_X10Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N46 : SLICE_X16Y131.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/N27 : SLICE_X16Y28.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/N27 : SLICE_X54Y16.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(17) : SLICE_X25Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(7) : SLICE_X25Y113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(10) : SLICE_X25Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_local9 : SLICE_X25Y120.
 nf2_core/unused_reg_core_256kb_0[7]..unused_reg_core_256kb_0_x/reg_req_d1 : SLICE_X48Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(4) : SLICE_X27Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_acked : SLICE_X19Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b(2) : SLICE_X26Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N6 : SLICE_X44Y101.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N304 : SLICE_X80Y46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N52 : SLICE_X14Y136.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(14) : SLICE_X58Y80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(14) :
SLICE_X20Y113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(15) : SLICE_X57Y80.
 nf2_core/user_data_path/ids/begin_pkt : SLICE_X69Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(2) : SLICE_X29Y113.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(8) : SLICE_X28Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_b : SLICE_X26Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_removed_reg_req_1 : SLICE_X23Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_a : SLICE_X26Y115.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(4)31 : SLICE_X57Y101.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)2 : SLICE_X58Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N8 : SLICE_X37Y101.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(12) : SLICE_X36Y120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/wr_update_a_delayed : SLICE_X33Y155.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/N23 : SLICE_X19Y70.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/N23 : SLICE_X20Y49.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(7)78 : SLICE_X90Y86.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(38) : SLICE_X25Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(0) : SLICE_X24Y116.
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(4) : SLICE_X104Y43.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_in_q_reg_acked : SLICE_X25Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_a(0) : SLICE_X23Y123.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<
1> : SLICE_X71Y52.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr : SLICE_X27Y129.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(6)39 : SLICE_X78Y132.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(6)39 : SLICE_X43Y87.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(7)39 : SLICE_X66Y103.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(7)39 : SLICE_X85Y132.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(7)39 : SLICE_X45Y84.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(7)39 : SLICE_X77Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_mux0000(2)10 : SLICE_X18Y118.
 nf2_core/core_reg_addr(14) : SLICE_X30Y121.
 nf2_core/core_256kb_0_reg_ack(6) : SLICE_X54Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_rd_addr_reg_acked : SLICE_X26Y117.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(15) : SLICE_X28Y117.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(12) : SLICE_X27Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(0) : SLICE_X23Y127.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst_wr_done : SLICE_X23Y125.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg(0) : SLICE_X50Y65.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(0) : SLICE_X26Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(10) : SLICE_X27Y126.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(11) : SLICE_X26Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_a(2) : SLICE_X27Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(14) : SLICE_X27Y128.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N111 : SLICE_X95Y90.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(16) : SLICE_X27Y136.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(3)111 : SLICE_X80Y52.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(12) : SLICE_X29Y142.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(13) : SLICE_X26Y144.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/txfifo_wr : SLICE_X47Y93.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/txfifo_wr : SLICE_X60Y121.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(9) : SLICE_X29Y8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/wr_update_b_delayed : SLICE_X29Y149.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N9 : SLICE_X98Y92.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(2) : SLICE_X61Y152.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(3) : SLICE_X61Y154.
 nf2_core/user_data_path/ids/module_regs/hw_reg_rd_wr_L_out : SLICE_X35Y74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(2) : SLICE_X27Y139.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(7) : SLICE_X30Y132.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(5) : SLICE_X58Y154.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(6) : SLICE_X61Y156.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(8) : SLICE_X57Y158.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/queue_3_not0001 : SLICE_X80Y67.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(27) : SLICE_X28Y9.
 nf2_core/user_data_path/output_queues/enable_send_pkt(3) : SLICE_X32Y101.
 rgmii_2_io/gmii_rxd_reg(6) : SLICE_X29Y19.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/N18 : SLICE_X127Y78.
 nf2_core/core_reg_wr_data(13) : SLICE_X59Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_b_delayed :
SLICE_X28Y105.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1(1) : SLICE_X95Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N17 : SLICE_X28Y135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(6) : SLICE_X30Y135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a : SLICE_X32Y132.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(2) : SLICE_X29Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state(0) : SLICE_X24Y121.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_src(18) : SLICE_X30Y146.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/
blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x18.ram : RAMB16_X5Y9.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(21) : SLICE_X30Y12.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(31) : SLICE_X28Y13.
 N351 : SLICE_X94Y117.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(23) : SLICE_X28Y11.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(20) : SLICE_X31Y12.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(11) : SLICE_X31Y30.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(10) : SLICE_X32Y31.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N3 : SLICE_X70Y111.
 nf2_core/user_data_path/oq_in_reg_data(1).112896 : SLICE_X34Y60.
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/depth(0) : SLICE_X108Y84.
 nf2_core/wr_0_data(56) : SLICE_X10Y99.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_34/B10 : RAMB16_X6Y12.
 nf2_core/user_data_path/output_queues/src_oq(0) : SLICE_X30Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(16) : SLICE_X28Y148.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(63)22 : SLICE_X84Y68.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(3)116 : SLICE_X30Y104.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(29) : SLICE_X30Y9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_7_mux00004 : SLICE_X20Y146.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(22) : SLICE_X31Y15.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(10) : SLICE_X35Y12.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_19/I_36_41/free/I_36_41_2 : SLICE_X63Y140.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(16) : SLICE_X31Y10.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(17)120 : SLICE_X33Y14.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(27) : SLICE_X30Y26.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(24) : SLICE_X32Y27.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err21 : SLICE_X30Y28.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.
gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram : RAMB16_X5Y10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/addr_good :
SLICE_X54Y62.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(5) : SLICE_X28Y63.
 nf2_core/wr_0_data(62) : SLICE_X13Y93.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<3> : SLICE_X73Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_stored_reg_acked : SLICE_X34Y113.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_34/B6 : RAMB16_X7Y12.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<5> : SLICE_X73Y110.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<7> :
SLICE_X38Y94.
 nf2_core/nf2_reg_grp_u/N1 : SLICE_X22Y153.
 rgmii_1_io/gmii_rx_dv_reg : SLICE_X33Y11.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err99 : SLICE_X35Y15.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(16) : SLICE_X31Y26.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(21) : SLICE_X33Y30.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(17)20 : SLICE_X62Y102.
 nf2_core/cpu_q_dma_rd_data(1)(0) : SLICE_X69Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a(2) : SLICE_X41Y139.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_5_mux00008 : SLICE_X37Y94.
 nf2_core/user_data_path/oq_in_reg_data(13).112950 : SLICE_X31Y66.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(0) : SLICE_X32Y103.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_held : SLICE_X31Y103.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N54 : SLICE_X71Y111.
 nf2_core/device_id_reg/N12 : SLICE_X57Y135.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(18) : SLICE_X35Y11.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr(18) : SLICE_X5Y110.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(15) : SLICE_X35Y13.
 nf2_core/device_id_reg/N82 : SLICE_X58Y130.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(29) : SLICE_X33Y27.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_b_and000051_2 :
SLICE_X39Y121.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(24)_bdd4 : SLICE_X33Y25.
 nf2_core/device_id_reg/N19 : SLICE_X57Y139.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(17)120 : SLICE_X30Y31.
 nf2_core/user_data_path/oq_in_reg_data(0).112982 : SLICE_X33Y62.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N351 : SLICE_X66Y98.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_ack_del(3) : SLICE_X34Y85.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N351 : SLICE_X77Y121.
 nf2_core/sram64.sram_arbiter/sram_reg_access/Madd_sram_word_not0000(2)_5_f514 : SLICE_X2Y101.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state(0) : SLICE_X12Y92.
 nf2_core/user_data_path/udp_reg_data_in(8) : SLICE_X32Y97.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N51 : SLICE_X46Y87.
 nf2_core/user_data_path/udp_reg_data_in(14) : SLICE_X39Y101.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In21 : SLICE_X20Y15.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In21 : SLICE_X37Y21.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(17) : SLICE_X19Y104.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In21 : SLICE_X38Y33.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In21 : SLICE_X51Y34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N44 : SLICE_X32Y118.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In89 : SLICE_X47Y22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_dropped_reg_acked : SLICE_X30Y125.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In89 : SLICE_X42Y43.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out_next20_2 : SLICE_X64Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(11) : SLICE_X15Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(12) : SLICE_X17Y134.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(36)13 : SLICE_X134Y120.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N158 : SLICE_X104Y44.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(24)112 : SLICE_X32Y11.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(5)131 : SLICE_X34Y28.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err112 : SLICE_X34Y29.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(7) : SLICE_X16Y128.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(18) : SLICE_X35Y28.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(8) : SLICE_X13Y133.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(14) : SLICE_X14Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(9) : SLICE_X15Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(15) : SLICE_X13Y134.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N531 : SLICE_X46Y90.
 nf2_core/user_data_path/oq_in_reg_src(0).113014 : SLICE_X35Y73.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(3) : SLICE_X41Y84.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(11) : SLICE_X49Y89.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(2)37 : SLICE_X92Y82.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(12) : SLICE_X47Y92.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(3)37 : SLICE_X90Y84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(1) : SLICE_X32Y134.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(14) : SLICE_X75Y146.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(6)37 : SLICE_X92Y84.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(15) : SLICE_X46Y92.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(7)37 : SLICE_X91Y88.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(15) : SLICE_X74Y148.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_0_mux000044 : SLICE_X16Y70.
 rgmii_2_io/gmii_rxd_reg(0) : SLICE_X34Y13.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(26) : SLICE_X35Y30.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held(0) : SLICE_X25Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N12 : SLICE_X23Y115.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<10> :
SLICE_X36Y92.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_comb : SLICE_X43Y102.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/wr_update_a : SLICE_X37Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_addr_a(1) :
SLICE_X36Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N8 : SLICE_X22Y121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(0) : SLICE_X26Y120.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(1) : SLICE_X107Y114.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(70) : SLICE_X36Y84.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(7) : SLICE_X40Y84.
 nf2_core/core_reg_addr(20) : SLICE_X39Y136.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held(2) : SLICE_X36Y137.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held(0) : SLICE_X37Y140.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a(0) : SLICE_X36Y139.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/_or0000 : SLICE_X61Y75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held(10) : SLICE_X34Y143.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg : SLICE_X44Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/wr_update_a_delayed_or0000 :
SLICE_X34Y171.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(0) : SLICE_X52Y71.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(0) : SLICE_X38Y84.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(0) : SLICE_X75Y103.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(1) : SLICE_X39Y86.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In6 : SLICE_X35Y16.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(5) : SLICE_X53Y77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(11) : SLICE_X38Y124.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(9) : SLICE_X45Y78.
 nf2_core/nf2_mdio/phy_rd_data(6) : SLICE_X36Y102.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(12) : SLICE_X36Y123.
 nf2_core/nf2_mdio/phy_rd_data(7) : SLICE_X37Y103.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/depth(2) : SLICE_X117Y66.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<3> :
SLICE_X36Y108.
 nf2_core/user_data_path/output_port_lookup/mac_0(3) : SLICE_X91Y49.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/depth(2) : SLICE_X128Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_a_delayed :
SLICE_X36Y141.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/depth(2) : SLICE_X130Y103.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_236(1) : SLICE_X62Y153.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(8) : SLICE_X38Y140.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(8) : SLICE_X36Y15.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(12) : SLICE_X37Y15.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_6_f51 : SLICE_X43Y60.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_6_f51 : SLICE_X74Y147.
 nf2_core/user_data_path/output_port_lookup/mac_3(3) : SLICE_X90Y48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(15) : SLICE_X39Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(10) : SLICE_X36Y140.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N17 : SLICE_X102Y69.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_236(4) : SLICE_X64Y150.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(0) : SLICE_X36Y10.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_236(5) : SLICE_X67Y149.
 nf2_core/user_data_path/ids/input_fifo/fifo/depth(2) : SLICE_X82Y72.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_236(8) : SLICE_X67Y150.
 nf2_core/nf2_dma/nf2_dma_regs/N3 : SLICE_X68Y147.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(12) : SLICE_X71Y106.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta(3) : SLICE_X38Y75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(6) : SLICE_X4Y101.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(12) : SLICE_X82Y129.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(12) : SLICE_X47Y87.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N2 : SLICE_X94Y53.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(12) : SLICE_X78Y135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(5) : SLICE_X37Y100.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(11) : SLICE_X53Y162.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(1)1 : SLICE_X42Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(5) : SLICE_X40Y123.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(1)1 : SLICE_X54Y78.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(1)1 : SLICE_X77Y103.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(1)1 : SLICE_X76Y147.
 nf2_core/user_data_path/output_queues/enable_send_pkt(4) : SLICE_X32Y100.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(6) : SLICE_X36Y13.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_8_f5 : SLICE_X45Y63.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(4) : SLICE_X39Y11.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_8_f5 : SLICE_X54Y79.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_8_f5 : SLICE_X83Y105.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(15) : SLICE_X57Y161.
 nf2_core/core_256kb_0_reg_wr_data(148) : SLICE_X53Y106.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_9_f5 : SLICE_X73Y94.
 nf2_core/core_256kb_0_reg_wr_data(149) : SLICE_X53Y153.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_9_f5 : SLICE_X75Y148.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/state : SLICE_X50Y77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2_mux000047 : SLICE_X33Y94.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(10) :
SLICE_X49Y64.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_not0001 : SLICE_X72Y89.
 nf2_core/core_256kb_0_reg_wr_data(290) : SLICE_X40Y72.
 nf2_core/core_256kb_0_reg_rd_data(6) : SLICE_X61Y138.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_nxt(4)9 : SLICE_X102Y167.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)84 : SLICE_X38Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(4) : SLICE_X41Y107.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_out(4) : SLICE_X52Y158.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_out(15) : SLICE_X54Y162.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(3) : SLICE_X41Y122.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_out(14) : SLICE_X52Y162.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_out(13) : SLICE_X56Y158.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<11> :
SLICE_X13Y97.
 nf2_core/sram_reg_addr(21) : SLICE_X9Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N12 : SLICE_X31Y129.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_or0000 : SLICE_X53Y65.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(7) : SLICE_X46Y89.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N59 : SLICE_X74Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(7) : SLICE_X38Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(8) : SLICE_X40Y108.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(10) : SLICE_X42Y89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(9) : SLICE_X39Y108.
 nf2_core/nf2_mdio/phy_rd_data(10) : SLICE_X37Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N171 : SLICE_X27Y135.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(11) : SLICE_X48Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_removed_reg_req_1 : SLICE_X18Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_addr_a(1) : SLICE_X37Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(15) : SLICE_X38Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)31 : SLICE_X41Y125.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_removed : SLICE_X72Y120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_addr_a(1) : SLICE_X24Y107.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_removed : SLICE_X42Y68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_addr_a(1) :
SLICE_X15Y116.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(4) : SLICE_X46Y88.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(10) : SLICE_X43Y26.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(15) : SLICE_X46Y93.
 nf2_core/nf2_reg_grp_u/bus_rd_data(0)141_2 : SLICE_X23Y155.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(24) : SLICE_X43Y24.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err99 : SLICE_X44Y29.
 nf2_core/in_data(1)(39) : SLICE_X103Y106.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(5) : SLICE_X41Y32.
 nf2_core/in_data(3)(39) : SLICE_X134Y114.
 nf2_core/user_data_path/oq_in_reg_addr(6).118202 : SLICE_X49Y83.
 nf2_core/in_data(7)(39) : SLICE_X113Y107.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<
5> : SLICE_X43Y42.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(14) : SLICE_X44Y94.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)44 : SLICE_X96Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N78 : SLICE_X39Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_addr_a(2) : SLICE_X24Y106.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(11) : SLICE_X42Y27.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(28) : SLICE_X45Y27.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)131 : SLICE_X43Y29.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_byte_cnt(11) : SLICE_X69Y121.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(20) : SLICE_X42Y26.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_asreg_d1 : SLICE_X47Y47.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/ram_full_fb_i : SLICE_X37Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_4_mux000047 : SLICE_X18Y70.
 nf2_core/device_id_reg/N6 : SLICE_X56Y137.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(7)2 : SLICE_X63Y89.
 nf2_core/user_data_path/oq_in_reg_addr(9).113225 : SLICE_X44Y74.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(8)2 : SLICE_X63Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress : SLICE_X31Y113.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(8)64 : SLICE_X96Y79.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(10) : SLICE_X43Y90.
 nf2_core/core_256kb_0_reg_wr_data(450) : SLICE_X43Y88.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<0> :
SLICE_X41Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/bypass_read_a : SLICE_X42Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N76 : SLICE_X38Y121.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_or0000 : SLICE_X52Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(11) : SLICE_X41Y141.
 nf2_core/core_256kb_0_reg_addr(3) : SLICE_X55Y141.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress_mux000032 : SLICE_X32Y112.
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/depth(5) : SLICE_X98Y83.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(1) : SLICE_X42Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress_mux000018 : SLICE_X32Y108.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg(0) : SLICE_X45Y22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_b : SLICE_X12Y109.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(16) : SLICE_X42Y28.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(22) : SLICE_X42Y31.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_word_cnt(8) : SLICE_X50Y89.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_word_cnt(9) : SLICE_X50Y88.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In62 : SLICE_X36Y18.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In62 : SLICE_X51Y23.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<3> :
SLICE_X45Y109.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In62 : SLICE_X59Y55.
 nf2_core/core_256kb_0_reg_addr(152) : SLICE_X49Y109.
 nf2_core/sram64.sram_arbiter/sram_reg_access/Madd_sram_word_not0000(2)_5_f51 : SLICE_X9Y103.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(48)26 : SLICE_X83Y69.
 nf2_core/sram64.sram_arbiter/sram_reg_access/Madd_sram_word_not0000(2)_5_f54 : SLICE_X8Y98.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/to_from_cpu_next22 : SLICE_X92Y79.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(27) : SLICE_X44Y23.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N74 : SLICE_X33Y127.
 nf2_core/sram64.sram_arbiter/sram_reg_access/Madd_sram_word_not0000(2)_5_f56 : SLICE_X8Y97.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(15) : SLICE_X44Y27.
 nf2_core/sram64.sram_arbiter/sram_reg_access/Madd_sram_word_not0000(2)_5_f57 : SLICE_X3Y71.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(21) : SLICE_X45Y28.
 nf2_core/sram64.sram_arbiter/sram_reg_access/Madd_sram_word_not0000(2)_5_f59 : SLICE_X4Y94.
 nf2_core/sram64.sram_arbiter/sram_reg_access/Madd_sram_word_not0000(2)_5_f510 : SLICE_X6Y92.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)133 : SLICE_X67Y96.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)133 : SLICE_X41Y85.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta_cy(3)11_2 : SLICE_X39Y73.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(0) : SLICE_X43Y82.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(1) : SLICE_X66Y106.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(11) : SLICE_X66Y111.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(3) : SLICE_X68Y105.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(12) : SLICE_X64Y110.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i123
: SLICE_X65Y45.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(4) : SLICE_X68Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_data_b(12) : SLICE_X34Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(1) :
SLICE_X43Y111.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(15) : SLICE_X66Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_6_mux000044 : SLICE_X16Y71.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(13) : SLICE_X68Y108.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(7) : SLICE_X64Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(15) : SLICE_X29Y131.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(0) : SLICE_X66Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(7) : SLICE_X39Y123.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(9) : SLICE_X66Y110.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_or0000 : SLICE_X69Y74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(8) : SLICE_X39Y124.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(10) : SLICE_X68Y106.
 nf2_core/core_256kb_0_reg_req(1) : SLICE_X12Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)96 : SLICE_X33Y121.
 nf2_core/device_id_reg/N0 : SLICE_X56Y145.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(31) : SLICE_X44Y30.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(0)13 : SLICE_X10Y104.
 nf2_core/user_data_path/ids/drop_fifo/raddr(1) : SLICE_X58Y139.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(1)13 : SLICE_X19Y105.
 nf2_core/user_data_path/ids/drop_fifo/raddr(2) : SLICE_X61Y137.
 nf2_core/user_data_path/ids/drop_fifo/raddr(3) : SLICE_X61Y136.
 nf2_core/user_data_path/ids/drop_fifo/raddr(5) : SLICE_X60Y139.
 nf2_core/user_data_path/ids/drop_fifo/raddr(6) : SLICE_X61Y141.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)96 : SLICE_X31Y120.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<11> :
SLICE_X12Y95.
 nf2_core/user_data_path/ids/drop_fifo/raddr(7) : SLICE_X60Y136.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)59 : SLICE_X15Y124.
 nf2_core/user_data_path/ids/drop_fifo/waddr(0) : SLICE_X68Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N72 : SLICE_X37Y121.
 nf2_core/user_data_path/ids/drop_fifo/waddr(1) : SLICE_X72Y122.
 nf2_core/device_id_reg/Mrom__varindex000034_f5 : SLICE_X55Y140.
 nf2_core/nf2_dma/nf2_dma_que_intfc/state_FSM_FFd1 : SLICE_X69Y92.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state(5) : SLICE_X74Y45.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err21 : SLICE_X47Y29.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_comb : SLICE_X40Y44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)67 : SLICE_X38Y130.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(3) : SLICE_X40Y76.
 nf2_core/user_data_path/ids/module_regs/hw_reg_ack_out : SLICE_X35Y69.
 nf2_core/user_data_path/udp_reg_addr_in(0) : SLICE_X48Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/merge_update_and0000 : SLICE_X31Y125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(0) : SLICE_X21Y123.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/N33 : SLICE_X21Y139.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(6) : SLICE_X48Y95.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N43 : SLICE_X70Y57.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out_next20_SW0_1 : SLICE_X62Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_addr_a(0) : SLICE_X36Y132.
 nf2_core/sram64.sram_arbiter/sram_reg_access/Mmux_sram_data_word_5_f5 : SLICE_X2Y84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_addr_a(0) :
SLICE_X34Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_addr_a(1) : SLICE_X36Y135.
 nf2_core/user_data_path/ids/module_regs/sw_reg_src_out(0) : SLICE_X35Y75.
 nf2_core/user_data_path/ids/module_regs/sw_reg_src_out(1) : SLICE_X37Y74.
 nf2_core/cpu_q_dma_rd_data(2)(13) : SLICE_X49Y65.
 nf2_core/user_data_path/output_queues/enable_send_pkt(5) : SLICE_X33Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_addr_a(2) : SLICE_X34Y130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_addr_a(2) :
SLICE_X37Y117.
 nf2_core/user_data_path/oq_in_reg_addr(8).113378 : SLICE_X56Y72.
 nf2_core/core_256kb_0_reg_addr(128) : SLICE_X51Y84.
 nf2_core/core_256kb_0_reg_wr_data(271) : SLICE_X48Y84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(8) : SLICE_X20Y134.
 nf2_core/user_data_path/ids/header_counter(0) : SLICE_X74Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N75 : SLICE_X22Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N75 : SLICE_X19Y113.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(58) : SLICE_X60Y92.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(59) : SLICE_X67Y101.
 nf2_core/user_data_path/ids/header_counter(1) : SLICE_X68Y100.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(62) : SLICE_X56Y93.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<4> : SLICE_X50Y72.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt(1) : SLICE_X50Y68.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_word_cnt(3) : SLICE_X50Y76.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(4) : SLICE_X49Y76.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(47) : SLICE_X77Y95.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_and0000 : SLICE_X66Y156.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/wr_addr_q<1> : SLICE_X84Y122.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<1> : SLICE_X38Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N69 : SLICE_X27Y105.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<
3> : SLICE_X52Y27.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N67 : SLICE_X17Y114.
 nf2_core/in_ctrl(1)(0) : SLICE_X115Y112.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(29) : SLICE_X75Y91.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(31) : SLICE_X92Y103.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd8-In12 : SLICE_X122Y173.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/N14 : SLICE_X20Y14.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N172 : SLICE_X98Y26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N63 : SLICE_X23Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N63 : SLICE_X15Y113.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(12) : SLICE_X91Y94.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(13) : SLICE_X89Y98.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/DEBUG_RAM_RD_EN : SLICE_X118Y61.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(14) : SLICE_X107Y86.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<10> :
SLICE_X11Y85.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(11) : SLICE_X52Y39.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(9) : SLICE_X54Y35.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/N14 : SLICE_X53Y41.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta(2) : SLICE_X54Y58.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(4)146_1 : SLICE_X45Y23.
 nf2_core/user_data_path/output_queues/oq_regs/reg_addr(0) : SLICE_X24Y123.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(0) : SLICE_X54Y30.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(7) : SLICE_X46Y80.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(7) : SLICE_X52Y88.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(7) : SLICE_X70Y110.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(7) : SLICE_X72Y152.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(6) : SLICE_X46Y83.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(3) : SLICE_X53Y33.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(6) : SLICE_X56Y86.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(1) : SLICE_X53Y30.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(6) : SLICE_X72Y106.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(7) : SLICE_X52Y37.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(6) : SLICE_X68Y148.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(4) : SLICE_X53Y32.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(8) : SLICE_X24Y15.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(5) : SLICE_X46Y82.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(5) : SLICE_X52Y92.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(5) : SLICE_X70Y108.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(5) : SLICE_X72Y148.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(4) : SLICE_X48Y82.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(4) : SLICE_X50Y86.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(4) : SLICE_X68Y107.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(4) : SLICE_X68Y149.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held(1) : SLICE_X37Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(15) : SLICE_X49Y131.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7> :
SLICE_X53Y167.
 nf2_core/nf2_reg_grp_u/cpu_rd_data(1) : SLICE_X20Y104.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(43) : SLICE_X12Y122.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)77 : SLICE_X62Y94.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)77 : SLICE_X87Y118.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N64 : SLICE_X80Y86.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)77 : SLICE_X39Y83.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)77 : SLICE_X64Y130.
 nf2_core/user_data_path/output_port_lookup/ip_arp/output_port_latched(5) : SLICE_X85Y44.
 nf2_core/nf2_reg_grp_u/cpu_rd_data(3) : SLICE_X31Y102.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_addr_a(0)111_1 :
SLICE_X21Y106.
 nf2_core/user_data_path/oq_in_reg_addr(14).113569 : SLICE_X56Y65.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/out_rdy_latched : SLICE_X109Y86.
 nf2_core/in_data(2)(42) : SLICE_X119Y66.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N1 : SLICE_X44Y98.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N1 : SLICE_X68Y140.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<8> :
SLICE_X55Y160.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_cmp_din(17) : SLICE_X97Y115.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<2>
: SLICE_X68Y50.
 nf2_core/user_data_path/udp_reg_data_in(2) : SLICE_X34Y103.
 nf2_core/user_data_path/oq_in_reg_addr(10).113583 : SLICE_X58Y78.
 nf2_core/wr_0_addr(0) : SLICE_X8Y102.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0)18 : SLICE_X94Y130.
 nf2_core/user_data_path/output_port_lookup/ip_arp/empty : SLICE_X87Y67.
 nf2_core/core_256kb_0_reg_wr_data(299) : SLICE_X55Y88.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0)18 : SLICE_X74Y128.
 nf2_core/in_data(0)(19) : SLICE_X108Y67.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta(2) : SLICE_X45Y81.
 nf2_core/in_data(2)(51) : SLICE_X118Y71.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(2) : SLICE_X26Y104.
 nf2_core/in_data(2)(19) : SLICE_X107Y68.
 nf2_core/user_data_path/in_arb_in_reg_addr(13) : SLICE_X59Y77.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_not0001 : SLICE_X66Y97.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta_xor(4)118 : SLICE_X41Y74.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_not0001 : SLICE_X77Y133.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(3) : SLICE_X34Y57.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_not0001 : SLICE_X64Y109.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0) : SLICE_X68Y102.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr(0) : SLICE_X57Y56.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0) : SLICE_X81Y128.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_byte_cnt(8) : SLICE_X57Y69.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0) : SLICE_X43Y81.
 nf2_core/user_data_path/output_queues/input_fifo/fifo/depth(1) : SLICE_X58Y90.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0) : SLICE_X76Y137.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(5) : SLICE_X32Y86.
 nf2_core/in_data(2)(52) : SLICE_X119Y64.
 nf2_core/in_data(2)(44) : SLICE_X125Y62.
 nf2_core/nf2_reg_grp_u/cpu_rd_data(7) : SLICE_X24Y117.
 gmii_1_tx_en_int : SLICE_X25Y19.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(5)146_1 : SLICE_X34Y30.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)0 : SLICE_X66Y99.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(5)146_1 : SLICE_X43Y27.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)0 : SLICE_X75Y131.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)208 : SLICE_X53Y82.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N37 : SLICE_X69Y101.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N37 : SLICE_X43Y83.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift5 : SLICE_X78Y103.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)2 : SLICE_X82Y126.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)2 : SLICE_X45Y85.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)2 : SLICE_X76Y134.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N331 : SLICE_X64Y101.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N331 : SLICE_X81Y126.
 nf2_core/in_data(6)(29) : SLICE_X112Y117.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N331 : SLICE_X40Y86.
 nf2_core/core_256kb_0_reg_wr_data(289) : SLICE_X60Y75.
 nf2_core/nf2_reg_grp_u/cpu_rd_data(9) : SLICE_X25Y130.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_or0000 : SLICE_X47Y65.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_wr_req_cmp_eq0000 :
SLICE_X87Y37.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(4) : SLICE_X38Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_a(4) :
SLICE_X43Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(2
) : SLICE_X40Y111.
 nf2_core/in_data(2)(57) : SLICE_X125Y68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(7) :
SLICE_X38Y131.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_pulled_nxt4 : SLICE_X113Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(9) :
SLICE_X36Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_we_b : SLICE_X30Y129.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N38 : SLICE_X26Y124.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_pulled : SLICE_X112Y64.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_13/I_36_28/free/I_36_28_2 : SLICE_X59Y144.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_7 : SLICE_X65Y135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/bypass_read_a : SLICE_X15Y123.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_cmp_eq0013 :
SLICE_X83Y62.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)125 :
SLICE_X79Y51.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_47_not0001 : SLICE_X71Y55.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(11) : SLICE_X57Y67.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(12) : SLICE_X43Y94.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(13) : SLICE_X56Y63.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(15) : SLICE_X52Y76.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(6) : SLICE_X105Y53.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(6)58_2 : SLICE_X110Y50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_b(2) : SLICE_X14Y139.
 nf2_core/user_data_path/ids/module_regs/hw_reg_req_out : SLICE_X36Y70.
 nf2_core/user_data_path/output_queues/enable_send_pkt(6) : SLICE_X35Y96.
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/in_port_decoded(1) : SLICE_X110Y61.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(11) : SLICE_X67Y110.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(14) : SLICE_X67Y111.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in(12) :
SLICE_X28Y66.
 nf2_core/core_reg_addr(17) : SLICE_X44Y137.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(11) : SLICE_X99Y93.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(12) : SLICE_X101Y99.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(13) : SLICE_X90Y89.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(30) : SLICE_X12Y9.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(14) : SLICE_X97Y85.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(30) : SLICE_X30Y14.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(30) : SLICE_X30Y30.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(30) : SLICE_X44Y31.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(32) : SLICE_X98Y82.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_bad_delta : SLICE_X52Y61.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(36) : SLICE_X99Y82.
 nf2_core/core_256kb_0_reg_addr(162) : SLICE_X68Y109.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxer_in_reg : SLICE_X55Y38.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(39) : SLICE_X92Y94.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(32) : SLICE_X99Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(2) : SLICE_X43Y121.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(37) : SLICE_X96Y87.
 nf2_core/device_id_reg/N3 : SLICE_X59Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(3) : SLICE_X42Y122.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(2) : SLICE_X69Y104.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/state : SLICE_X69Y105.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(13) : SLICE_X69Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(5) : SLICE_X38Y125.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(8) : SLICE_X65Y111.
 nf2_core/device_id_reg/N13 : SLICE_X56Y136.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(0)1164_1 :
SLICE_X76Y46.
 nf2_core/user_data_path/ids/module_regs/sw_reg_ack_out : SLICE_X38Y72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2_cmp_eq0001 : SLICE_X35Y98.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(0) : SLICE_X31Y81.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(0) : SLICE_X94Y80.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(2) : SLICE_X94Y81.
 nf2_core/wr_0_data(9) : SLICE_X12Y94.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(4) : SLICE_X94Y82.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(2) : SLICE_X39Y88.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(6) : SLICE_X94Y83.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(3) : SLICE_X41Y89.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(8) : SLICE_X94Y84.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(10) : SLICE_X94Y85.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(12) : SLICE_X94Y86.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(5) : SLICE_X53Y74.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(14) : SLICE_X94Y87.
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/depth(2) : SLICE_X70Y93.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_req_d1 : SLICE_X66Y109.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(6) : SLICE_X69Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_a(2) : SLICE_X23Y126.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(40)11 : SLICE_X103Y55.
 nf2_core/user_data_path/output_queues/oq_regs/req_in_progress : SLICE_X32Y113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_we_a : SLICE_X20Y110.
 nf2_core/user_data_path/oq_in_reg_rd_wr_L.118892 : SLICE_X37Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(8) : SLICE_X16Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_we_b : SLICE_X37Y110.
 nf2_core/user_data_path/output_queues/remove_pkt/N39 : SLICE_X14Y107.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_byte_cnt(1) : SLICE_X69Y116.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_byte_cnt(3) : SLICE_X69Y117.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt_or0000111 : SLICE_X59Y81.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(9)2 : SLICE_X62Y87.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt_or0000119 : SLICE_X61Y83.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)120 :
SLICE_X85Y56.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_wr_en14 : SLICE_X100Y54.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(34) : SLICE_X96Y58.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(35) : SLICE_X94Y58.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(0) : SLICE_X66Y104.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(36) : SLICE_X94Y60.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(44) : SLICE_X93Y62.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(45)11 : SLICE_X94Y63.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3-In4 : SLICE_X8Y41.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3-In4 : SLICE_X14Y27.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(10) : SLICE_X69Y107.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(37) : SLICE_X95Y60.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(45) : SLICE_X93Y63.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state(2) : SLICE_X87Y84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)8 : SLICE_X26Y110.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(47) : SLICE_X95Y63.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd6-In2 : SLICE_X56Y13.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt(3) : SLICE_X55Y67.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd6-In2 : SLICE_X30Y51.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_cnt(3) : SLICE_X55Y82.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/addr_good25 : SLICE_X34Y110.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/addr_good49 : SLICE_X43Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)3 : SLICE_X31Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(13) : SLICE_X19Y137.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(14) : SLICE_X18Y139.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_word_cnt(7) : SLICE_X78Y93.
 nf2_core/user_data_path/ids/drop_fifo/waddr(4) : SLICE_X69Y125.
 nf2_core/user_data_path/ids/drop_fifo/waddr(7) : SLICE_X74Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_addr_a(1) : SLICE_X13Y106.
 nf2_core/user_data_path/ids/drop_fifo/waddr(2) : SLICE_X77Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N75 : SLICE_X39Y113.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt(2) : SLICE_X77Y102.
 nf2_core/core_256kb_0_reg_wr_data(140).104011 : SLICE_X60Y158.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(20)146_1 : SLICE_X18Y11.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt_and0000 : SLICE_X105Y124.
 nf2_core/in_data(7)(55) : SLICE_X113Y106.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)2 : SLICE_X83Y130.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)2 : SLICE_X79Y134.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxdv_in_reg : SLICE_X36Y16.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxdv_in_reg : SLICE_X41Y33.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_we_b : SLICE_X20Y127.
 nf2_core/user_data_path/oq_in_reg_ack : SLICE_X39Y75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N6 : SLICE_X10Y120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_b_and00006 :
SLICE_X18Y109.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(9)18 : SLICE_X13Y110.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2) : SLICE_X99Y54.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(0) : SLICE_X70Y148.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(2) : SLICE_X70Y149.
 nf2_core/user_data_path/output_queues/enable_send_pkt(7) : SLICE_X33Y97.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(25) : SLICE_X13Y14.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(25) : SLICE_X32Y13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N69 : SLICE_X45Y110.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(25) : SLICE_X33Y24.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(25) : SLICE_X47Y32.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(14) : SLICE_X70Y155.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000327_SW0/O : SLICE_X109Y161.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(0) : SLICE_X67Y102.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000327_SW0/O : SLICE_X131Y145.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(2) : SLICE_X67Y103.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(4) : SLICE_X67Y104.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000327_SW0/O : SLICE_X122Y152.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state(1) : SLICE_X87Y85.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(6) : SLICE_X67Y105.
 nf2_core/core_256kb_0_reg_req(12) : SLICE_X67Y106.
 nf2_core/user_data_path/ids/drop_fifo/raddr(4) : SLICE_X64Y134.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(10) : SLICE_X67Y107.
 nf2_core/core_256kb_0_reg_addr(163) : SLICE_X67Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N67 : SLICE_X42Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_addr_a(0)111_1 :
SLICE_X37Y115.
 nf2_core/user_data_path/oq_in_reg_data(10).109062 : SLICE_X36Y67.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_mux0000(3) :
SLICE_X67Y58.
 nf2_core/user_data_path/oq_in_reg_data(14).109070 : SLICE_X36Y66.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(0) : SLICE_X30Y117.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(0) : SLICE_X75Y138.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(4) : SLICE_X75Y140.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(8) : SLICE_X75Y142.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_b(1) : SLICE_X25Y137.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(10) : SLICE_X20Y148.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(14) : SLICE_X75Y145.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/ctrl_prev_is_0_cmp_eq000012 : SLICE_X83Y93.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N21 : SLICE_X58Y81.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_jumbo_en_reg : SLICE_X45Y20.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_jumbo_en_reg : SLICE_X55Y44.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_27(0) : SLICE_X68Y123.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_and0000 : SLICE_X82Y149.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_27(1) : SLICE_X71Y120.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_27(2) : SLICE_X73Y125.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/ctrl_prev_is_0 : SLICE_X82Y92.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(6) : SLICE_X32Y115.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_27(4) : SLICE_X68Y125.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_27(6) : SLICE_X68Y121.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_27(7) : SLICE_X71Y124.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(7) : SLICE_X31Y115.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_cmp_eq0003 :
SLICE_X86Y49.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N95 : SLICE_X78Y46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N61 : SLICE_X49Y139.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N61 : SLICE_X39Y112.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/rd_ptr(1) : SLICE_X134Y82.
 nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/rd_ptr(0) : SLICE_X104Y55.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0C9 : SLICE_X103Y81.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i : SLICE_X45Y99.
 nf2_core/user_data_path/ids/drop_fifo/waddr(3) : SLICE_X76Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N59 : SLICE_X38Y132.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state(6) : SLICE_X85Y84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N59 : SLICE_X36Y116.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)28_SW0_2 : SLICE_X97Y91.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt(0) : SLICE_X77Y105.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(21)146_1 : SLICE_X13Y12.
 nf2_core/user_data_path/oq_in_data(15) : SLICE_X87Y82.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(21)146_1 : SLICE_X34Y12.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(21)146_1 : SLICE_X43Y23.
 nf2_core/user_data_path/oq_in_data(14) : SLICE_X85Y87.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N02 : SLICE_X96Y123.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N02 : SLICE_X126Y131.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N02 : SLICE_X87Y86.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N02 : SLICE_X113Y142.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(23) : SLICE_X83Y77.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(22)146_1 : SLICE_X18Y14.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(22)146_1 : SLICE_X49Y31.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err41 : SLICE_X16Y15.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(43) : SLICE_X78Y61.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err41 : SLICE_X30Y10.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err41 : SLICE_X31Y29.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err41 : SLICE_X46Y31.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<1> :
SLICE_X59Y49.
 nf2_core/user_data_path/ids_in_data(50) : SLICE_X80Y78.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_cmp_eq0000 :
SLICE_X86Y47.
 nf2_core/user_data_path/oq_in_data(8) : SLICE_X86Y84.
 nf2_core/user_data_path/oq_in_data(10) : SLICE_X87Y89.
 nf2_core/user_data_path/ids_in_data(51) : SLICE_X81Y70.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err126 : SLICE_X35Y31.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err126 : SLICE_X44Y26.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(45)10 : SLICE_X89Y49.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(53)12 : SLICE_X94Y65.
 nf2_core/user_data_path/ids_in_data(60) : SLICE_X81Y75.
 nf2_core/user_data_path/ids_in_data(61) : SLICE_X70Y67.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(62)22 : SLICE_X80Y64.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(26) : SLICE_X17Y11.
 nf2_core/user_data_path/ids_in_data(62) : SLICE_X74Y66.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(26) : SLICE_X34Y15.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a_and0000_2 :
SLICE_X32Y147.
 nf2_core/user_data_path/ids_in_data(63) : SLICE_X87Y75.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(27) : SLICE_X12Y17.
 nf2_core/user_data_path/ids_in_data(48) : SLICE_X81Y74.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(23)146_1 : SLICE_X47Y27.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(29) : SLICE_X12Y16.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(2) : SLICE_X93Y76.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(8) : SLICE_X98Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(15) : SLICE_X18Y127.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(9) : SLICE_X100Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(9) : SLICE_X15Y109.
 nf2_core/core_256kb_0_reg_grp/int_reg_req_9_or0000 : SLICE_X52Y108.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(16)146_1 : SLICE_X34Y11.
 nf2_core/nf2_reg_grp_u/cpu_addr(0) : SLICE_X18Y128.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(16)146_1 : SLICE_X47Y23.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(7) : SLICE_X13Y104.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(1) : SLICE_X47Y88.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)51 :
SLICE_X81Y59.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)78 :
SLICE_X81Y54.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)81 :
SLICE_X91Y45.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_addr(3) : SLICE_X72Y156.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)83 :
SLICE_X91Y44.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)86 :
SLICE_X90Y45.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<1> :
SLICE_X51Y51.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(8) : SLICE_X73Y140.
 nf2_core/user_data_path/ids/drop_fifo/waddr(5) : SLICE_X77Y128.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)51 :
SLICE_X85Y65.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_ack : SLICE_X35Y124.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)86 :
SLICE_X90Y44.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<6> : SLICE_X129Y63.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)89 :
SLICE_X90Y42.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)51 :
SLICE_X85Y64.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)86 :
SLICE_X91Y43.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)89 :
SLICE_X90Y43.
 nf2_core/user_data_path/output_port_lookup/arp_wr_addr(4) : SLICE_X91Y61.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)86 :
SLICE_X91Y42.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(3) : SLICE_X46Y101.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(5) : SLICE_X71Y133.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(5) : SLICE_X47Y102.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)89 :
SLICE_X88Y42.
 nf2_core/nf2_reg_grp_u/bus_rd_data(0)141_SW0_1 : SLICE_X23Y150.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(9) : SLICE_X47Y104.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In16 : SLICE_X17Y15.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In16 : SLICE_X34Y14.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In16 : SLICE_X35Y33.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In16 : SLICE_X46Y30.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(5) : SLICE_X90Y60.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(2) : SLICE_X95Y61.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N49 : SLICE_X57Y58.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N69 : SLICE_X82Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(16) : SLICE_X24Y114.
 nf2_core/user_data_path/output_port_lookup/mac_0(0) : SLICE_X94Y51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(15) : SLICE_X41Y137.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(15) :
SLICE_X43Y114.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(3) : SLICE_X97Y60.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(14) : SLICE_X14Y12.
 nf2_core/core_256kb_0_reg_rd_data(37) : SLICE_X50Y109.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(14) : SLICE_X32Y30.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_we_a : SLICE_X17Y118.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(14) : SLICE_X45Y25.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(11) :
SLICE_X22Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(12) :
SLICE_X12Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N6 : SLICE_X32Y120.
 nf2_core/user_data_path/in_arb_in_reg_addr(5) : SLICE_X55Y76.
 nf2_core/user_data_path/output_port_lookup/mac_0(4) : SLICE_X95Y49.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta(1) : SLICE_X50Y64.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1(0) : SLICE_X93Y58.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(0)118 : SLICE_X83Y43.
 nf2_core/user_data_path/output_queues/remove_pkt/N2 : SLICE_X36Y82.
 nf2_core/user_data_path/ids/drop_fifo/waddr(6) : SLICE_X70Y117.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state(6) : SLICE_X74Y48.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(1)14_SW0_2 : SLICE_X94Y57.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(37) : SLICE_X93Y49.
 nf2_core/core_256kb_0_reg_addr(239) : SLICE_X21Y112.
 nf2_core/user_data_path/output_port_lookup/mac_0(40) : SLICE_X97Y52.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(3)150 : SLICE_X80Y49.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(4)111 : SLICE_X81Y51.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(4)133 : SLICE_X84Y42.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)116 : SLICE_X15Y8.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)116 : SLICE_X30Y13.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)116 : SLICE_X33Y29.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(5)153 : SLICE_X81Y47.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)116 : SLICE_X46Y24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N92 : SLICE_X30Y124.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(6)113 : SLICE_X78Y45.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(2)10 : SLICE_X82Y63.
 nf2_core/user_data_path/output_port_lookup/mac_0(10) : SLICE_X95Y51.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(7)122 : SLICE_X74Y51.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(5)11 : SLICE_X93Y48.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(44) : SLICE_X96Y52.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(1) : SLICE_X103Y60.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(11)19 : SLICE_X86Y70.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(2) : SLICE_X36Y63.
 nf2_core/out_wr(7) : SLICE_X55Y66.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(3) : SLICE_X37Y58.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(5) : SLICE_X34Y74.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(32)19 : SLICE_X74Y58.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(8) : SLICE_X32Y67.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(41)5 : SLICE_X81Y72.
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/depth(4) : SLICE_X100Y82.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(43)0 : SLICE_X83Y84.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(43)19 : SLICE_X87Y66.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(44)19 : SLICE_X82Y62.
 nf2_core/user_data_path/ids_in_data(52) : SLICE_X78Y75.
 nf2_core/user_data_path/ids_in_data(56) : SLICE_X86Y76.
 nf2_core/user_data_path/ids_in_data(53) : SLICE_X93Y69.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<1> :
SLICE_X115Y60.
 nf2_core/user_data_path/ids_in_data(54) : SLICE_X78Y66.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(26)154 : SLICE_X14Y9.
 nf2_core/user_data_path/ids_in_data(55) : SLICE_X89Y85.
 nf2_core/user_data_path/ids_in_data(49) : SLICE_X82Y69.
 nf2_core/user_data_path/ids_in_data(57) : SLICE_X95Y80.
 nf2_core/user_data_path/ids_in_data(58) : SLICE_X69Y70.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N14 : SLICE_X134Y112.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en : SLICE_X63Y135.
 nf2_core/user_data_path/ids_in_data(59) : SLICE_X77Y89.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/ram_rd_en :
SLICE_X44Y60.
 nf2_core/user_data_path/oq_in_wr.119554 : SLICE_X56Y126.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(13) : SLICE_X110Y62.
 nf2_core/core_4mb_reg_wr_data(31) : SLICE_X49Y118.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)116 : SLICE_X15Y11.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)116 : SLICE_X29Y11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(35)11 : SLICE_X94Y61.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)116 : SLICE_X44Y25.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(3) :
SLICE_X51Y57.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(19) : SLICE_X32Y10.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(19) : SLICE_X31Y31.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(49) : SLICE_X74Y85.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(19) : SLICE_X45Y30.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(51) : SLICE_X61Y90.
 nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_not000120_2 : SLICE_X57Y60.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(32) : SLICE_X75Y82.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8> :
SLICE_X106Y63.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(34) : SLICE_X89Y99.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(36) : SLICE_X84Y87.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(37) : SLICE_X77Y91.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(40) : SLICE_X99Y51.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(40) : SLICE_X69Y90.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(22) : SLICE_X74Y87.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(23) : SLICE_X74Y72.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(24) : SLICE_X80Y94.
 nf2_core/user_data_path/output_queues/removed_oq(0) : SLICE_X21Y130.
 nf2_core/core_256kb_0_reg_addr(22) : SLICE_X10Y73.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(6) : SLICE_X82Y89.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(8) : SLICE_X87Y94.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<
5> : SLICE_X126Y149.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<9> :
SLICE_X8Y85.
 nf2_core/user_data_path/ids_in_reg_req : SLICE_X48Y71.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/dvld_d1 : SLICE_X101Y55.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/in_pkt_and00009 : SLICE_X112Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(8) : SLICE_X52Y128.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1_1 :
SLICE_X99Y73.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N631 : SLICE_X67Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(14) : SLICE_X52Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(11) : SLICE_X11Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N84 : SLICE_X35Y126.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(0)110 : SLICE_X93Y80.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state(0) : SLICE_X85Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a(1) :
SLICE_X32Y91.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(1)132 : SLICE_X94Y78.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_0(4) : SLICE_X95Y87.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(1)126 : SLICE_X91Y77.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1 :
SLICE_X105Y60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(0) : SLICE_X15Y121.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_2_1 :
SLICE_X78Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(1) : SLICE_X27Y148.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(3) : SLICE_X27Y149.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(5) : SLICE_X27Y150.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(7) : SLICE_X27Y151.
 nf2_core/in_data(5)(32) : SLICE_X96Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(9) : SLICE_X27Y152.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(11) :
SLICE_X27Y153.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(13) :
SLICE_X27Y154.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(15) :
SLICE_X27Y155.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_wr_en :
SLICE_X26Y64.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(10) : SLICE_X102Y97.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(5)123 : SLICE_X80Y91.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(14) : SLICE_X116Y127.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(0) : SLICE_X101Y54.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(16) : SLICE_X104Y69.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg(1) : SLICE_X44Y20.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(30) : SLICE_X104Y60.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/c0/carrynet<3> :
SLICE_X59Y155.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(44) : SLICE_X103Y62.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(21) : SLICE_X102Y68.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg(3) : SLICE_X48Y23.
 nf2_core/in_data(7)(50) : SLICE_X100Y103.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/depth_not0001 : SLICE_X126Y79.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp1 : SLICE_X48Y68.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<3> : SLICE_X70Y114.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<0> : SLICE_X70Y115.
 nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/rd_ptr(1) : SLICE_X103Y63.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(68) : SLICE_X101Y80.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(38) : SLICE_X106Y87.
 nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/wr_ptr(1) : SLICE_X105Y59.
 nf2_core/nf2_dma/sys_rxfifo_nearly_full : SLICE_X79Y94.
 nf2_core/in_data(5)(34) : SLICE_X107Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(8) : SLICE_X42Y128.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/waddr(0) : SLICE_X82Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(6) :
SLICE_X40Y131.
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/rd_ptr(1) : SLICE_X108Y59.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_asreg : SLICE_X46Y47.
 nf2_core/user_data_path/oq_in_data(38) : SLICE_X83Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(12) :
SLICE_X30Y102.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/wr_ptr(0) : SLICE_X112Y59.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<2>
: SLICE_X109Y62.
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/depth(3) : SLICE_X69Y94.
 nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype(14) : SLICE_X110Y67.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next_and0001 : SLICE_X71Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_ack : SLICE_X14Y121.
 nf2_core/in_data(5)(1) : SLICE_X105Y88.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(56) : SLICE_X108Y69.
 nf2_core/in_data(5)(47) : SLICE_X104Y87.
 nf2_core/in_data(0)(20) : SLICE_X113Y66.
 nf2_core/in_data(5)(3) : SLICE_X100Y87.
 nf2_core/user_data_path/op_lut_in_ctrl(6) : SLICE_X109Y84.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_not0001 : SLICE_X54Y55.
 nf2_core/cpu_q_dma_wr_data(0)(12) : SLICE_X113Y120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/bypass_read_a : SLICE_X15Y134.
 nf2_core/nf2_mdio/glue_state_and0001 : SLICE_X33Y86.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(68) : SLICE_X108Y110.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(44) : SLICE_X108Y115.
 nf2_core/in_data(1)(45) : SLICE_X109Y114.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(50) : SLICE_X110Y113.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/comp0 : SLICE_X52Y68.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/c0/carrynet<1> : SLICE_X71Y114.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(9)0 : SLICE_X84Y86.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(2) : SLICE_X108Y111.
 nf2_core/in_data(1)(51) : SLICE_X109Y110.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(42) : SLICE_X109Y115.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/rd_ptr(0) : SLICE_X116Y107.
 nf2_core/in_data(1)(10) : SLICE_X110Y111.
 nf2_core/core_4mb_reg_addr(37) : SLICE_X48Y131.
 nf2_core/in_ctrl(0)(2) : SLICE_X109Y67.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(6) : SLICE_X111Y111.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(8) : SLICE_X109Y116.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(10) : SLICE_X109Y117.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(48) : SLICE_X113Y112.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err4 : SLICE_X47Y31.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(5) : SLICE_X113Y122.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(4) : SLICE_X113Y116.
 nf2_core/user_data_path/reset_3 : SLICE_X0Y0.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(2)31 : SLICE_X2Y111.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(15)32 : SLICE_X2Y113.
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr(17) : SLICE_X4Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N6 : SLICE_X5Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(6) : SLICE_X6Y98.
 nf2_core/sram_reg_addr(20) : SLICE_X8Y107.
 nf2_core/sram_reg_addr(7) : SLICE_X10Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N12 : SLICE_X10Y122.
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_vld_latched : SLICE_X11Y102.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(16) : SLICE_X11Y104.
 nf2_core/sram_reg_rd_wr_L : SLICE_X11Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(7) :
SLICE_X11Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N55 : SLICE_X12Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(15) :
SLICE_X12Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(7) : SLICE_X13Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(11) :
SLICE_X13Y116.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_ack : SLICE_X14Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(18) :
SLICE_X14Y141.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(1) : SLICE_X15Y105.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(15) : SLICE_X15Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_num_pkts_in_q_done_held : SLICE_X15Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(6) : SLICE_X15Y129.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_addr_a(2) :
SLICE_X17Y115.
 nf2_core/nf2_reg_grp_u/cpu_wr_data(5) : SLICE_X18Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/merge_update_or000063_SW0_1 :
SLICE_X19Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(7) : SLICE_X19Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(7) :
SLICE_X20Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)54 : SLICE_X20Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)71 : SLICE_X20Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)54 : SLICE_X21Y121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(7) : SLICE_X21Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(10) : SLICE_X21Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N55 : SLICE_X22Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_update_b : SLICE_X22Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(12) : SLICE_X22Y133.
 nf2_core/nf2_reg_grp_u/fifo_rd_en117_2 : SLICE_X22Y154.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_a(8) :
SLICE_X24Y105.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/N12 : SLICE_X25Y14.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N67 : SLICE_X25Y106.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_ack : SLICE_X25Y108.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_src_wr_done : SLICE_X25Y121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_held_not0001 : SLICE_X26Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N73 : SLICE_X26Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(12) :
SLICE_X26Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_0_mux0000111_2 : SLICE_X26Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/held_wr_a : SLICE_X26Y133.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(5) : SLICE_X26Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(12) : SLICE_X26Y135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(9) : SLICE_X26Y137.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N34 : SLICE_X26Y149.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(11) :
SLICE_X27Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(14) :
SLICE_X27Y111.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(7) : SLICE_X27Y115.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(44) : SLICE_X27Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(9) : SLICE_X27Y121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_b(1) : SLICE_X27Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_a_and000026 :
SLICE_X27Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(6) : SLICE_X27Y130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(11) : SLICE_X27Y133.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held(5) : SLICE_X27Y138.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(6) : SLICE_X27Y144.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_stored_reg_req_cmp_eq0000 : SLICE_X28Y118.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(4) : SLICE_X28Y120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state(1) : SLICE_X28Y121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(0) : SLICE_X28Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)50 : SLICE_X28Y129.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(8) : SLICE_X28Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(13) :
SLICE_X28Y133.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(0) : SLICE_X28Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N12 : SLICE_X28Y151.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(2) : SLICE_X29Y105.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(5) : SLICE_X29Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(1) : SLICE_X29Y120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N80 : SLICE_X29Y121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(2) : SLICE_X29Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(3) : SLICE_X29Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(1) : SLICE_X29Y130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(10) : SLICE_X29Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(13) : SLICE_X29Y135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(15) :
SLICE_X29Y136.
 nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<2> : SLICE_X29Y160.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)3 : SLICE_X30Y120.
 nf2_core/core_256kb_0_reg_addr(155) : SLICE_X30Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(5) : SLICE_X30Y130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(3) : SLICE_X31Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/wr_update_a : SLICE_X31Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_b(2) : SLICE_X31Y130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(7) : SLICE_X31Y131.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(0) : SLICE_X32Y62.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(6) : SLICE_X32Y64.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(11) : SLICE_X32Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N68 : SLICE_X32Y99.
 nf2_core/user_data_path/oq_in_reg_data(4) : SLICE_X32Y102.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(7) : SLICE_X32Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_ack : SLICE_X32Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(12) :
SLICE_X32Y129.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_stored_reg_req_SW0_2 : SLICE_X32Y130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(9) : SLICE_X32Y133.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(7) : SLICE_X33Y60.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(6) : SLICE_X33Y61.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(1) : SLICE_X33Y63.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(12) : SLICE_X33Y68.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(9) : SLICE_X33Y72.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(3) : SLICE_X33Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_in_q_reg_acked : SLICE_X33Y118.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(12) : SLICE_X33Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(6) : SLICE_X33Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(6) : SLICE_X33Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(7) : SLICE_X33Y133.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(2) : SLICE_X34Y58.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(10) : SLICE_X34Y67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_0_mux000013 : SLICE_X34Y93.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<1> :
SLICE_X34Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)31 : SLICE_X34Y125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(6) : SLICE_X34Y136.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(0) : SLICE_X34Y138.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_we_a : SLICE_X34Y139.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(10) : SLICE_X35Y67.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(15) : SLICE_X35Y71.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<5> :
SLICE_X35Y103.
 nf2_core/core_256kb_0_reg_addr(139) : SLICE_X35Y111.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(6) : SLICE_X35Y115.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_ack : SLICE_X35Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N46 : SLICE_X35Y123.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(0) : SLICE_X35Y130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(11) :
SLICE_X35Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/Madd_curr_plus_new_b_lut(5) :
SLICE_X35Y134.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(1) : SLICE_X36Y83.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(5) : SLICE_X36Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)31 : SLICE_X36Y125.
 nf2_core/user_data_path/oq_in_reg_data(15).109074 : SLICE_X37Y67.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(49) : SLICE_X37Y91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)13 : SLICE_X37Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N8 : SLICE_X37Y123.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(6) : SLICE_X37Y138.
 nf2_core/user_data_path/oq_in_reg_addr(2) : SLICE_X38Y88.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(2) : SLICE_X38Y92.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<6> :
SLICE_X38Y107.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<0> :
SLICE_X38Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)80 : SLICE_X38Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_we_b : SLICE_X38Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N49 : SLICE_X38Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N55 : SLICE_X38Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N51 : SLICE_X38Y133.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(0) : SLICE_X38Y136.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N5 : SLICE_X39Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(1) : SLICE_X39Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_we_a : SLICE_X39Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(8) : SLICE_X39Y133.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(10) : SLICE_X39Y134.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_in_d1_not0001
: SLICE_X40Y70.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)32 : SLICE_X40Y74.
 nf2_core/core_256kb_0_reg_wr_data(262) : SLICE_X40Y75.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(8)12 : SLICE_X40Y87.
 nf2_core/user_data_path/in_arb_in_reg_data(3) : SLICE_X40Y91.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(3) : SLICE_X40Y93.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<4> :
SLICE_X40Y105.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<4> :
SLICE_X40Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(7) :
SLICE_X40Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N1 : SLICE_X40Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(11) : SLICE_X40Y136.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_b : SLICE_X40Y137.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(6) : SLICE_X40Y138.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(6) :
SLICE_X40Y141.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(4) : SLICE_X41Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_addr_a(0) : SLICE_X41Y105.
 nf2_core/core_256kb_0_reg_addr(135) : SLICE_X41Y113.
 nf2_core/core_256kb_0_reg_addr(153) : SLICE_X41Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(4) : SLICE_X41Y123.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(12) : SLICE_X41Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(4) : SLICE_X41Y130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(7) : SLICE_X41Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(5) : SLICE_X41Y135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(10) :
SLICE_X41Y136.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(13) : SLICE_X41Y138.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)12 : SLICE_X42Y83.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(0) : SLICE_X42Y90.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<6> :
SLICE_X42Y107.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<7> :
SLICE_X42Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(15) :
SLICE_X42Y115.
 nf2_core/core_256kb_0_reg_addr(150) : SLICE_X43Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N18 : SLICE_X43Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(4) : SLICE_X43Y129.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(13) : SLICE_X43Y131.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(7) : SLICE_X44Y76.
 nf2_core/user_data_path/oq_in_reg_addr(4) : SLICE_X44Y82.
 nf2_core/core_256kb_0_reg_wr_data(230) : SLICE_X44Y95.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1 :
SLICE_X44Y106.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(2) : SLICE_X44Y112.
 nf2_core/core_4mb_reg_wr_data(20) : SLICE_X45Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(3) :
SLICE_X45Y112.
 nf2_core/core_256kb_0_reg_addr(165) : SLICE_X45Y123.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd2 : SLICE_X45Y127.
 nf2_core/core_256kb_0_reg_wr_data(152) : SLICE_X46Y72.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)2 : SLICE_X46Y85.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(4) : SLICE_X46Y95.
 nf2_core/core_4mb_reg_wr_data(22) : SLICE_X46Y109.
 nf2_core/core_4mb_reg_wr_data(24) : SLICE_X46Y112.
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(5) : SLICE_X46Y120.
 nf2_core/user_data_path/in_arb_in_reg_data(7) : SLICE_X47Y95.
 nf2_core/core_256kb_0_reg_wr_data(235) : SLICE_X47Y97.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<0> : SLICE_X48Y49.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(12) : SLICE_X48Y86.
 nf2_core/core_256kb_0_reg_rd_data(231) : SLICE_X48Y108.
 nf2_core/core_256kb_0_reg_rd_data(238) : SLICE_X48Y110.
 nf2_core/core_4mb_reg_addr(36) : SLICE_X48Y129.
 nf2_core/core_256kb_0_reg_addr(130) : SLICE_X50Y83.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_not0001 : SLICE_X51Y69.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(8) : SLICE_X51Y73.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_not0001 : SLICE_X52Y73.
 nf2_core/core_4mb_reg_wr_data(16) : SLICE_X52Y113.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In27_1 : SLICE_X54Y12.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(10) : SLICE_X54Y163.
 nf2_core/core_256kb_0_reg_rd_data(78) : SLICE_X55Y148.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(10) : SLICE_X56Y73.
 nf2_core/user_data_path/in_arb_in_reg_addr(3) : SLICE_X57Y89.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(10) : SLICE_X58Y77.
 nf2_core/core_256kb_0_reg_rd_data(67) : SLICE_X58Y144.
 nf2_core/core_256kb_0_reg_rd_data(76) : SLICE_X58Y148.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<1> :
SLICE_X58Y163.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_and0001_inv24
: SLICE_X60Y58.
 nf2_core/core_256kb_0_reg_rd_data(190) : SLICE_X60Y138.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(2)2 : SLICE_X61Y87.
 nf2_core/core_256kb_0_reg_rd_data(206) : SLICE_X61Y119.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(5)12 : SLICE_X62Y88.
 nf2_core/core_256kb_0_reg_rd_data(203) : SLICE_X62Y119.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(61) : SLICE_X63Y87.
 nf2_core/core_256kb_0_reg_rd_data(194) : SLICE_X63Y112.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_byte_cnt(1) : SLICE_X64Y59.
 nf2_core/core_256kb_0_reg_rd_data(254) : SLICE_X64Y137.
 nf2_core/core_256kb_0_reg_wr_data(186) : SLICE_X65Y149.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N27 : SLICE_X66Y59.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(4) : SLICE_X66Y101.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(12) : SLICE_X66Y108.
 nf2_core/core_256kb_0_reg_rd_data(242) : SLICE_X66Y134.
 nf2_core/core_256kb_0_reg_rd_data(250) : SLICE_X66Y136.
 nf2_core/core_256kb_0_reg_wr_data(189) : SLICE_X66Y150.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(42) : SLICE_X67Y99.
 nf2_core/core_256kb_0_reg_wr_data(192) : SLICE_X67Y109.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_236(10) : SLICE_X67Y151.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(54) : SLICE_X68Y68.
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_word_cnt(1) : SLICE_X68Y78.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(52) : SLICE_X68Y88.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(45) : SLICE_X68Y99.
 nf2_core/user_data_path/oq_in_ctrl(4) : SLICE_X68Y101.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N711 : SLICE_X68Y103.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<7> : SLICE_X68Y112.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(7) : SLICE_X68Y134.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(19) : SLICE_X69Y95.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N51 : SLICE_X69Y106.
 nf2_core/core_256kb_0_reg_wr_data(176) : SLICE_X69Y146.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<5>
: SLICE_X70Y53.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_byte_cnt(1) : SLICE_X70Y81.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<4> : SLICE_X70Y116.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(6)12 : SLICE_X70Y123.
 nf2_core/core_256kb_0_reg_wr_data(241) : SLICE_X70Y132.
 nf2_core/core_256kb_0_reg_rd_data(211) : SLICE_X70Y133.
 nf2_core/core_256kb_0_reg_rd_data(218) : SLICE_X70Y135.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<1>
: SLICE_X71Y51.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(44) : SLICE_X71Y101.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)55 : SLICE_X71Y102.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N64 : SLICE_X71Y103.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<4> : SLICE_X71Y110.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_synch : SLICE_X72Y49.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2 :
SLICE_X72Y51.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)2 : SLICE_X72Y105.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_27(3) : SLICE_X72Y124.
 nf2_core/core_256kb_0_reg_wr_data(210) : SLICE_X72Y127.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta_xor(3)11_1 : SLICE_X73Y92.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(10) : SLICE_X73Y108.
 nf2_core/core_256kb_0_reg_wr_data(161) : SLICE_X73Y109.
 nf2_core/core_256kb_0_reg_wr_data(212) : SLICE_X73Y128.
 nf2_core/core_256kb_0_reg_addr(211) : SLICE_X73Y137.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(9) : SLICE_X73Y138.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(7)12 : SLICE_X74Y120.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(5)12 : SLICE_X74Y122.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_cnt(1)2 : SLICE_X74Y138.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(13) : SLICE_X74Y145.
 nf2_core/user_data_path/ids/input_fifo/fifo/wr_ptr(0) : SLICE_X75Y80.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(71) : SLICE_X75Y92.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(46) : SLICE_X75Y106.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N79 : SLICE_X75Y126.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(8)39 : SLICE_X75Y130.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)10 :
SLICE_X76Y50.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(7)14_SW0_2 : SLICE_X76Y54.
 nf2_core/user_data_path/ids/end_of_pkt : SLICE_X76Y92.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(10) : SLICE_X76Y101.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N771 : SLICE_X76Y135.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(7)136_2 :
SLICE_X77Y44.
 nf2_core/user_data_path/op_lut_in_reg_addr(8) : SLICE_X77Y52.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N306 : SLICE_X77Y53.
 nf2_core/user_data_path/ids/state_FSM_FFd1 : SLICE_X77Y93.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(30) : SLICE_X77Y100.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(38) : SLICE_X78Y94.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(43) : SLICE_X78Y101.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta_xor(3)11_1 : SLICE_X78Y125.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(68) : SLICE_X79Y95.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)216_SW0_SW0_2 : SLICE_X79Y132.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)90 :
SLICE_X80Y55.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(2) : SLICE_X80Y87.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(6)12 : SLICE_X80Y121.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N51 : SLICE_X80Y141.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg(1) : SLICE_X80Y146.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(44) : SLICE_X81Y66.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(5)17 : SLICE_X82Y46.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)73 :
SLICE_X82Y53.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_addr(1) : SLICE_X82Y71.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(11)0 : SLICE_X82Y81.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(18) : SLICE_X82Y88.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(27) : SLICE_X82Y106.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)81 :
SLICE_X83Y57.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q<31> : SLICE_X83Y119.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N711 : SLICE_X83Y128.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N64 : SLICE_X83Y132.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(38) : SLICE_X84Y63.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/queue_0 : SLICE_X84Y64.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(26) : SLICE_X84Y97.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(55) : SLICE_X84Y99.
 nf2_core/user_data_path/output_port_lookup/mac_0(16) : SLICE_X85Y51.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)2 : SLICE_X85Y133.
 nf2_core/user_data_path/output_port_lookup/mac_2(47) : SLICE_X86Y65.
 nf2_core/user_data_path/ids_in_data(36) : SLICE_X86Y73.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N71 : SLICE_X86Y82.
 nf2_core/user_data_path/output_port_lookup/mac_0(35) : SLICE_X87Y58.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(5)14_SW0_2 : SLICE_X87Y63.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)19 :
SLICE_X87Y64.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/queue_3 : SLICE_X87Y69.
 nf2_core/user_data_path/output_port_lookup/arp_rd_addr(3) : SLICE_X88Y54.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)24 :
SLICE_X88Y59.
 nf2_core/user_data_path/output_port_lookup/mac_1(43) : SLICE_X88Y62.
 nf2_core/user_data_path/output_port_lookup/mac_0(45) : SLICE_X88Y64.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(24) : SLICE_X88Y75.
 nf2_core/user_data_path/output_port_lookup/mac_0(29) : SLICE_X89Y53.
 nf2_core/user_data_path/output_port_lookup/mac_1(19) : SLICE_X89Y54.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(15)10 : SLICE_X89Y66.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(27) : SLICE_X89Y76.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next_cmp_eq0005 : SLICE_X89Y87.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_next_hop_ip(17) : SLICE_X90Y34.
 nf2_core/user_data_path/output_port_lookup/mac_3(9) : SLICE_X90Y50.
 nf2_core/user_data_path/output_port_lookup/mac_3(15) : SLICE_X90Y54.
 nf2_core/user_data_path/output_port_lookup/mac_1(1) : SLICE_X90Y56.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(5)78 : SLICE_X90Y83.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_cmp_din(27) : SLICE_X90Y127.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(4)14_SW0_2 : SLICE_X91Y60.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(47) : SLICE_X92Y85.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(15) : SLICE_X92Y90.
 nf2_core/user_data_path/output_port_lookup/mac_2(11) : SLICE_X93Y57.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(6) : SLICE_X93Y83.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_0(3) : SLICE_X93Y85.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N118 : SLICE_X93Y123.
 nf2_core/user_data_path/output_port_lookup/mac_3(19) : SLICE_X94Y54.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_0(7) : SLICE_X94Y89.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(11)36 : SLICE_X94Y90.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1(3) : SLICE_X94Y121.
 nf2_core/user_data_path/output_port_lookup/mac_3(8) : SLICE_X95Y50.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(33) : SLICE_X95Y81.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(46) : SLICE_X95Y83.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/second_word : SLICE_X95Y84.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(3) : SLICE_X95Y85.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(34) : SLICE_X95Y86.
 nf2_core/user_data_path/output_port_lookup/mac_0(14) : SLICE_X96Y50.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(33) : SLICE_X96Y80.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(15) : SLICE_X96Y83.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_1(5) : SLICE_X96Y84.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_1(6) : SLICE_X96Y85.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(7) : SLICE_X96Y91.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(3) : SLICE_X97Y84.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(13) : SLICE_X97Y86.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(38) : SLICE_X97Y87.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(37) : SLICE_X97Y88.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg :
SLICE_X98Y60.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(1) : SLICE_X98Y77.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(5) : SLICE_X98Y80.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(7) : SLICE_X98Y84.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(10) : SLICE_X98Y85.
 N354 : SLICE_X98Y116.
 N356 : SLICE_X98Y118.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux00033 : SLICE_X99Y75.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(4) : SLICE_X99Y77.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(14) : SLICE_X99Y85.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(43) : SLICE_X99Y90.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_0(0) : SLICE_X100Y78.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_mux0001(8) : SLICE_X100Y80.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(23) : SLICE_X100Y110.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(5) : SLICE_X101Y81.
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/depth(1) : SLICE_X101Y83.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(57) : SLICE_X101Y86.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(10) : SLICE_X101Y88.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(25) : SLICE_X101Y109.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/N32 : SLICE_X102Y79.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(11) : SLICE_X102Y92.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(22) : SLICE_X103Y59.
 nf2_core/user_data_path/output_port_lookup/preprocess_control/N5 : SLICE_X103Y74.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(36) : SLICE_X104Y59.
 nf2_core/in_data(0)(9) : SLICE_X105Y57.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_nxt(7)19 : SLICE_X105Y167.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(1) : SLICE_X107Y82.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(12) : SLICE_X108Y114.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(27) : SLICE_X110Y40.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(28) : SLICE_X110Y47.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(16) : SLICE_X111Y18.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(63) : SLICE_X111Y106.
 nf2_core/cpu_q_dma_wr_data(3)(13) : SLICE_X112Y123.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(4) : SLICE_X115Y110.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/N39 : SLICE_X115Y118.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(18) : SLICE_X119Y69.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(20) : SLICE_X127Y79.


The following Components are new/changed.
-----------------------------------------
 nf2_core/core_4mb_reg_rd_data(21) : SLICE_X54Y137.
 nf2_core/core_4mb_reg_rd_data(22) : SLICE_X58Y113.
 nf2_core/core_4mb_reg_rd_data(23) : SLICE_X54Y139.
 nf2_core/core_4mb_reg_rd_data(24) : SLICE_X54Y133.
 nf2_core/core_4mb_reg_rd_data(25) : SLICE_X56Y143.
 nf2_core/core_4mb_reg_rd_data(18) : SLICE_X58Y129.
 nf2_core/core_4mb_reg_rd_data(19) : SLICE_X58Y135.
 nf2_core/core_4mb_reg_rd_data(20) : SLICE_X58Y127.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(3)1 : SLICE_X53Y68.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f51 : SLICE_X53Y69.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(3)1 : SLICE_X54Y76.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(3)1 : SLICE_X71Y100.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(3)1 : SLICE_X78Y142.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f51 : SLICE_X78Y143.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(4)1 : SLICE_X50Y66.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(4)1 : SLICE_X56Y70.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(4)1 : SLICE_X77Y106.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f52 : SLICE_X77Y107.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(4)1 : SLICE_X79Y144.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f52 : SLICE_X79Y145.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(5)1 : SLICE_X54Y70.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f53 : SLICE_X54Y71.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(5)1 : SLICE_X57Y70.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(5)1 : SLICE_X79Y106.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f53 : SLICE_X79Y107.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(5)1 : SLICE_X78Y144.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f53 : SLICE_X78Y145.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(6)1 : SLICE_X51Y70.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f54 : SLICE_X51Y71.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(6)1 : SLICE_X57Y74.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f54 : SLICE_X57Y75.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(6)1 : SLICE_X84Y98.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(6)1 : SLICE_X79Y146.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f54 : SLICE_X79Y147.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(7)1 : SLICE_X52Y74.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(7)1 : SLICE_X57Y76.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f55 : SLICE_X57Y77.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(7)1 : SLICE_X79Y108.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f55 : SLICE_X79Y109.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(7)1 : SLICE_X78Y146.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f55 : SLICE_X78Y147.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(8)1 : SLICE_X53Y78.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(8)1 : SLICE_X57Y78.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(8)1 : SLICE_X78Y98.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f56 : SLICE_X78Y99.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(8)1 : SLICE_X76Y148.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f56 : SLICE_X76Y149.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(9)1 : SLICE_X53Y72.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f57 : SLICE_X53Y73.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(9)1 : SLICE_X56Y76.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f57 : SLICE_X56Y77.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(9)1 : SLICE_X78Y100.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(9)1 : SLICE_X77Y146.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f57 : SLICE_X77Y147.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(2)1 : SLICE_X50Y70.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f5 : SLICE_X50Y71.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(2)1 : SLICE_X56Y74.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f5 : SLICE_X56Y75.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(2)1 : SLICE_X76Y106.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f5 : SLICE_X76Y107.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(2)1 : SLICE_X79Y142.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f5 : SLICE_X79Y143.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_5_f6 : SLICE_X51Y72.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_5_f6 : SLICE_X58Y76.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_5_f6 : SLICE_X80Y104.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_7_f5 : SLICE_X80Y105.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_5_f6 : SLICE_X78Y150.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_7_f5 : SLICE_X78Y151.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_110 : SLICE_X30Y94.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_111 : SLICE_X31Y96.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_112 : SLICE_X30Y90.
 nf2_core/user_data_path/output_queues/store_pkt/_COND_109 : SLICE_X15Y104.
 nf2_core/user_data_path/ids/matcher/clr : SLICE_X76Y91.
 nf2_core/user_data_path/ids/matcher_match : SLICE_X81Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/merge_update : SLICE_X27Y120.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(13) : SLICE_X15Y118.
 nf2_core/user_data_path/input_arbiter/_COND_22 : SLICE_X127Y88.
 nf2_core/user_data_path/input_arbiter/Mmux__COND_22_4_f5 : SLICE_X127Y89.
 nf2_core/device_id_reg/Mrom__varindex000023_f6 : SLICE_X55Y144.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(15) : SLICE_X105Y21.
 nf2_core/device_id_reg/Mrom__varindex000023_f51 : SLICE_X55Y145.
 nf2_core/device_id_reg/Mrom__varindex000024_f6 : SLICE_X50Y144.
 nf2_core/device_id_reg/Mrom__varindex000024_f51 : SLICE_X50Y145.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/_COND_124 : SLICE_X34Y100.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(18) : SLICE_X108Y16.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(15) :
SLICE_X28Y104.
 nf2_core/user_data_path/op_lut_in_reg_data(15) : SLICE_X76Y69.
 nf2_core/user_data_path/ids_in_reg_addr(11) : SLICE_X60Y63.
 nf2_core/user_data_path/ids_in_reg_addr(13) : SLICE_X61Y48.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(4) : SLICE_X102Y25.
 nf2_core/core_256kb_0_reg_rd_data(74) : SLICE_X59Y148.
 nf2_core/core_256kb_0_reg_rd_data(75) : SLICE_X58Y151.
 nf2_core/core_256kb_0_reg_rd_data(77) : SLICE_X58Y146.
 nf2_core/user_data_path/ids_in_reg_addr(7) : SLICE_X48Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(2) : SLICE_X41Y121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(1) :
SLICE_X41Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(5) : SLICE_X40Y139.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(9) : SLICE_X40Y140.
 nf2_core/user_data_path/in_arb_in_reg_data(12) : SLICE_X50Y94.
 nf2_core/user_data_path/in_arb_in_reg_data(13) : SLICE_X49Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(11) :
SLICE_X45Y114.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(24) : SLICE_X87Y105.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(28) : SLICE_X87Y112.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr(1) : SLICE_X96Y106.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(22) : SLICE_X110Y41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(15) : SLICE_X13Y135.
 nf2_core/user_data_path/ids_in_reg_data(11) : SLICE_X34Y68.
 nf2_core/user_data_path/ids_in_reg_data(12) : SLICE_X32Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(10) :
SLICE_X33Y129.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(12) : SLICE_X41Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(14) :
SLICE_X26Y143.
 nf2_core/core_256kb_0_reg_rd_data(64) : SLICE_X60Y137.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(1) : SLICE_X23Y130.
 nf2_core/core_256kb_0_reg_rd_data(65) : SLICE_X62Y142.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(2) : SLICE_X30Y149.
 nf2_core/core_256kb_0_reg_rd_data(66) : SLICE_X58Y142.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(3) : SLICE_X33Y147.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(4) : SLICE_X31Y126.
 nf2_core/core_256kb_0_reg_rd_data(68) : SLICE_X57Y145.
 nf2_core/core_256kb_0_reg_rd_data(69) : SLICE_X57Y146.
 nf2_core/core_256kb_0_reg_rd_data(70) : SLICE_X58Y138.
 nf2_core/core_256kb_0_reg_rd_data(72) : SLICE_X56Y146.
 nf2_core/core_256kb_0_reg_rd_data(73) : SLICE_X55Y150.
 nf2_core/core_256kb_0_reg_rd_data(170) : SLICE_X65Y122.
 nf2_core/core_256kb_0_reg_rd_data(187) : SLICE_X65Y139.
 nf2_core/core_256kb_0_reg_rd_data(140) : SLICE_X55Y112.
 nf2_core/core_256kb_0_reg_rd_data(188) : SLICE_X63Y141.
 nf2_core/core_256kb_0_reg_rd_data(189) : SLICE_X63Y138.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/depth(1) : SLICE_X85Y74.
 nf2_core/user_data_path/oq_in_reg_data(5) : SLICE_X33Y95.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_26 : SLICE_X83Y94.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(15) : SLICE_X40Y125.
 nf2_core/user_data_path/ids_in_reg_ack : SLICE_X43Y72.
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(21) : SLICE_X108Y38.
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(22) : SLICE_X109Y36.
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(17) : SLICE_X100Y46.
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(26) : SLICE_X104Y40.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(1) : SLICE_X21Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(0) : SLICE_X29Y129.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(0) : SLICE_X33Y125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(1) : SLICE_X23Y129.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(4) : SLICE_X30Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(8) : SLICE_X33Y130.
 nf2_core/core_256kb_0_reg_rd_data(234) : SLICE_X47Y110.
 nf2_core/core_256kb_0_reg_rd_data(235) : SLICE_X50Y107.
 nf2_core/core_256kb_0_reg_rd_data(251) : SLICE_X68Y137.
 nf2_core/core_256kb_0_reg_rd_data(204) : SLICE_X62Y122.
 nf2_core/core_256kb_0_reg_rd_data(220) : SLICE_X71Y136.
 nf2_core/core_256kb_0_reg_rd_data(236) : SLICE_X53Y110.
 nf2_core/core_256kb_0_reg_rd_data(252) : SLICE_X67Y138.
 nf2_core/core_256kb_0_reg_rd_data(221) : SLICE_X71Y134.
 nf2_core/core_256kb_0_reg_rd_data(237) : SLICE_X51Y108.
 nf2_core/core_256kb_0_reg_rd_data(222) : SLICE_X69Y132.
 nf2_core/core_256kb_0_reg_rd_data(223) : SLICE_X66Y133.
 nf2_core/core_256kb_0_reg_rd_data(239) : SLICE_X50Y110.
 nf2_core/core_256kb_0_reg_rd_data(192) : SLICE_X60Y114.
 nf2_core/core_256kb_0_reg_rd_data(208) : SLICE_X73Y124.
 nf2_core/core_256kb_0_reg_rd_data(224) : SLICE_X53Y101.
 nf2_core/core_256kb_0_reg_rd_data(240) : SLICE_X68Y129.
 nf2_core/core_256kb_0_reg_rd_data(193) : SLICE_X67Y114.
 nf2_core/core_256kb_0_reg_rd_data(209) : SLICE_X75Y127.
 nf2_core/core_256kb_0_reg_rd_data(225) : SLICE_X55Y105.
 nf2_core/core_256kb_0_reg_rd_data(241) : SLICE_X69Y130.
 nf2_core/core_256kb_0_reg_rd_data(210) : SLICE_X71Y128.
 nf2_core/core_256kb_0_reg_rd_data(226) : SLICE_X49Y102.
 nf2_core/core_256kb_0_reg_rd_data(195) : SLICE_X62Y114.
 nf2_core/core_256kb_0_reg_rd_data(227) : SLICE_X48Y109.
 nf2_core/core_256kb_0_reg_rd_data(212) : SLICE_X71Y129.
 nf2_core/core_256kb_0_reg_rd_data(228) : SLICE_X48Y105.
 nf2_core/core_256kb_0_reg_rd_data(244) : SLICE_X68Y132.
 nf2_core/core_256kb_0_reg_rd_data(197) : SLICE_X61Y117.
 nf2_core/core_256kb_0_reg_rd_data(213) : SLICE_X69Y134.
 nf2_core/core_256kb_0_reg_rd_data(245) : SLICE_X67Y135.
 nf2_core/core_256kb_0_reg_rd_data(198) : SLICE_X61Y109.
 nf2_core/core_256kb_0_reg_rd_data(214) : SLICE_X71Y125.
 nf2_core/core_256kb_0_reg_rd_data(230) : SLICE_X48Y100.
 nf2_core/core_256kb_0_reg_rd_data(246) : SLICE_X66Y127.
 nf2_core/core_256kb_0_reg_rd_data(199) : SLICE_X58Y119.
 nf2_core/core_256kb_0_reg_rd_data(215) : SLICE_X67Y136.
 nf2_core/core_256kb_0_reg_rd_data(247) : SLICE_X65Y136.
 nf2_core/core_256kb_0_reg_rd_data(200) : SLICE_X58Y116.
 nf2_core/core_256kb_0_reg_rd_data(216) : SLICE_X68Y133.
 nf2_core/core_256kb_0_reg_rd_data(248) : SLICE_X65Y134.
 nf2_core/core_256kb_0_reg_rd_data(201) : SLICE_X61Y120.
 nf2_core/core_256kb_0_reg_rd_data(217) : SLICE_X68Y139.
 nf2_core/core_256kb_0_reg_rd_data(233) : SLICE_X49Y113.
 nf2_core/core_256kb_0_reg_rd_data(249) : SLICE_X64Y139.
 nf2_core/core_256kb_0_reg_rd_data(185) : SLICE_X61Y145.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N14 : SLICE_X66Y145.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_local4 : SLICE_X31Y118.
 nf2_core/user_data_path/oq_in_reg_src(1) : SLICE_X38Y78.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/depth_not0001 : SLICE_X87Y77.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_pulled_nxt25_1 : SLICE_X82Y43.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_236(0) : SLICE_X63Y156.
 nf2_core/user_data_path/output_port_lookup/mac_1(13) : SLICE_X93Y56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(0) :
SLICE_X43Y113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(2) :
SLICE_X42Y137.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(4) :
SLICE_X42Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(4) :
SLICE_X13Y102.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue1/SP : SLICE_X96Y90.
 nf2_core/user_data_path/ids/in_fifo_data(0) : SLICE_X97Y90.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue2/SP : SLICE_X92Y74.
 nf2_core/user_data_path/ids/in_fifo_data(1) : SLICE_X93Y74.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue3/SP : SLICE_X52Y87.
 nf2_core/user_data_path/ids/in_fifo_data(2) : SLICE_X53Y87.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue4/SP : SLICE_X64Y87.
 nf2_core/user_data_path/ids/in_fifo_data(3) : SLICE_X65Y87.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue5/SP : SLICE_X66Y86.
 nf2_core/user_data_path/ids/in_fifo_data(4) : SLICE_X67Y86.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue6/SP : SLICE_X80Y80.
 nf2_core/user_data_path/ids/in_fifo_data(5) : SLICE_X81Y80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(9) : SLICE_X8Y132.
 nf2_core/user_data_path/output_port_lookup/mac_3(29) : SLICE_X89Y69.
 nf2_core/core_256kb_0_reg_wr_data(177) : SLICE_X73Y142.
 nf2_core/core_256kb_0_reg_wr_data(193) : SLICE_X68Y113.
 nf2_core/core_256kb_0_reg_wr_data(211) : SLICE_X72Y126.
 nf2_core/core_256kb_0_reg_wr_data(213) : SLICE_X71Y131.
 nf2_core/core_256kb_0_reg_wr_data(215) : SLICE_X71Y130.
 nf2_core/core_256kb_0_reg_wr_data(216) : SLICE_X73Y129.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/bypass_read_b : SLICE_X29Y133.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_and0000 : SLICE_X70Y101.
 nf2_core/core_256kb_0_reg_wr_data(78) : SLICE_X54Y156.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)36 :
SLICE_X79Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(10) : SLICE_X9Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(13) : SLICE_X44Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(13) :
SLICE_X42Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(13) :
SLICE_X41Y145.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(15) :
SLICE_X45Y117.
 nf2_core/core_256kb_0_reg_wr_data(170) : SLICE_X66Y112.
 nf2_core/core_256kb_0_reg_wr_data(172) : SLICE_X66Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_update_and0000 :
SLICE_X42Y101.
 nf2_core/core_256kb_0_reg_wr_data(219) : SLICE_X74Y135.
 nf2_core/core_256kb_0_reg_wr_data(234) : SLICE_X44Y100.
 nf2_core/core_256kb_0_reg_wr_data(238) : SLICE_X46Y102.
 nf2_core/core_256kb_0_reg_wr_data(239) : SLICE_X46Y103.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/N31 : SLICE_X98Y165.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N70 : SLICE_X36Y121.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N14.111654 : SLICE_X75Y117.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2 :
SLICE_X42Y105.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_18/I_36_41/free/I_36_41_2 : SLICE_X62Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/wr_update_b_delayed_or0000 :
SLICE_X31Y158.
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_encoded(2) : SLICE_X52Y100.
 nf2_core/nf2_dma/nf2_dma_regs/N2 : SLICE_X68Y146.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(11) : SLICE_X30Y68.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(12) : SLICE_X32Y70.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(13) : SLICE_X33Y69.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(15) : SLICE_X33Y73.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N28 : SLICE_X66Y128.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_18/I_36_32/I_36_32_1 : SLICE_X61Y132.
 nf2_core/user_data_path/oq_in_reg_addr(12).116714 : SLICE_X36Y105.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(4) : SLICE_X80Y75.
 nf2_core/user_data_path/oq_in_reg_addr(15).116718 : SLICE_X48Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_0_or0000 : SLICE_X6Y115.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(5)14_2 : SLICE_X92Y60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(5) : SLICE_X19Y112.
 nf2_core/user_data_path/ids/state_cmp_eq0001 : SLICE_X73Y96.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(9)10 :
SLICE_X74Y52.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_nxt(4)24 : SLICE_X105Y164.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)96 :
SLICE_X83Y55.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)90 :
SLICE_X86Y59.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)51 :
SLICE_X84Y47.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)51 :
SLICE_X87Y46.
 nf2_core/user_data_path/oq_in_reg_data(2).111795 : SLICE_X39Y61.
 nf2_core/user_data_path/oq_in_reg_data(3).111797 : SLICE_X38Y59.
 nf2_core/user_data_path/oq_in_reg_data(6).111800 : SLICE_X29Y55.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)51 :
SLICE_X91Y48.
 nf2_core/user_data_path/oq_in_reg_data(7).111802 : SLICE_X30Y59.
 nf2_core/user_data_path/oq_in_reg_data(8).111804 : SLICE_X33Y64.
 nf2_core/user_data_path/oq_in_reg_data(9).111806 : SLICE_X34Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N12 : SLICE_X12Y141.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)51 :
SLICE_X86Y48.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)36 :
SLICE_X93Y40.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)96 :
SLICE_X83Y52.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(7)90 :
SLICE_X82Y50.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)116_2 :
SLICE_X88Y48.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(9)90 :
SLICE_X78Y55.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(10)67 : SLICE_X96Y86.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(9)78 :
SLICE_X78Y52.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(11)67 : SLICE_X94Y91.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(13)2 : SLICE_X68Y89.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(12)67 : SLICE_X98Y98.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(3)62 : SLICE_X98Y93.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(14)2 : SLICE_X64Y89.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(13)67 : SLICE_X92Y88.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(14)64 : SLICE_X89Y80.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(15)2 : SLICE_X58Y84.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(15)67 : SLICE_X86Y78.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(4)59 : SLICE_X96Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(14) :
SLICE_X38Y139.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(8)33 : SLICE_X92Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(15) :
SLICE_X40Y117.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(9)21 : SLICE_X98Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_b_lut(2) :
SLICE_X30Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
4) : SLICE_X13Y115.
 nf2_core/core_256kb_0_reg_addr(167) : SLICE_X34Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N14 : SLICE_X5Y136.
 nf2_core/core_256kb_0_reg_addr(232) : SLICE_X30Y113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N16 : SLICE_X27Y108.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)12 : SLICE_X70Y98.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)12 : SLICE_X77Y135.
 nf2_core/user_data_path/output_port_lookup/arp_rd_addr(1) : SLICE_X90Y49.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)55 : SLICE_X78Y130.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)55 : SLICE_X64Y140.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(15) :
SLICE_X27Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(15) :
SLICE_X11Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/bypass_read_a : SLICE_X29Y145.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_or0000 : SLICE_X66Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and000093 :
SLICE_X20Y126.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N16 : SLICE_X5Y137.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(0)_1 :
SLICE_X15Y115.
 nf2_core/core_4mb_reg_wr_data(18) : SLICE_X46Y105.
 nf2_core/core_4mb_reg_wr_data(19) : SLICE_X46Y104.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(11)18 : SLICE_X12Y110.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_adjusted_checksum_mux0000_lut(0)_1 : SLICE_X91Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N18 : SLICE_X4Y138.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N1 : SLICE_X38Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_addr_a(1) :
SLICE_X37Y126.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(34)58_2 : SLICE_X91Y59.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(19) : SLICE_X92Y55.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(12)18 : SLICE_X10Y116.
 nf2_core/user_data_path/output_queues/input_fifo/fifo/N3 : SLICE_X50Y90.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N64 : SLICE_X41Y80.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Eqn_031_2 : SLICE_X76Y156.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<7> :
SLICE_X126Y148.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(15)18 : SLICE_X13Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a(7) :
SLICE_X46Y130.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_wr_req_cmp_eq0000 :
SLICE_X83Y44.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_rd_req_good152_2 :
SLICE_X58Y61.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/N52 : SLICE_X129Y60.
 nf2_core/user_data_path/output_port_lookup/word_ETH_IP_VER : SLICE_X103Y73.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(1) : SLICE_X71Y147.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(7)62 : SLICE_X95Y89.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N71 : SLICE_X59Y71.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N73 : SLICE_X79Y154.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(12)36 : SLICE_X97Y92.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(13)36 : SLICE_X93Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_mux000011 : SLICE_X26Y113.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(14)33 : SLICE_X90Y85.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(15)21 : SLICE_X91Y81.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(15)36 : SLICE_X91Y82.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/_in_pkt_not0001 : SLICE_X63Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(10) : SLICE_X38Y129.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(17)18 : SLICE_X14Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(14) : SLICE_X41Y126.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N6 : SLICE_X43Y123.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_removed_reg_req_SW0_2 : SLICE_X24Y112.
 nf2_core/device_id_reg/N17 : SLICE_X56Y139.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_7_mux00005 : SLICE_X33Y99.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(18)18 : SLICE_X7Y105.
 nf2_core/device_id_reg/Mrom__varindex0000342 : SLICE_X54Y141.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(11) : SLICE_X59Y67.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(13) : SLICE_X58Y55.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(14) : SLICE_X57Y64.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(15) : SLICE_X54Y68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N51 : SLICE_X14Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N49 : SLICE_X25Y110.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In27_1 : SLICE_X3Y17.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In27_1 : SLICE_X32Y42.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N471 : SLICE_X24Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N10 : SLICE_X40Y122.
 nf2_core/user_data_path/ids_in_reg_addr(0) : SLICE_X33Y70.
 nf2_core/user_data_path/ids_in_reg_addr(1) : SLICE_X36Y75.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_19/I_36_32/free/I_36_32_2 : SLICE_X65Y141.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_we_b : SLICE_X20Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_we_b : SLICE_X8Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N12 : SLICE_X61Y123.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N14 : SLICE_X80Y154.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/bypass_read_a_and0000_1 :
SLICE_X43Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/bypass_read_a_and0000_1 :
SLICE_X15Y131.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(10) : SLICE_X50Y73.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(10) : SLICE_X56Y80.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(10) : SLICE_X70Y113.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(10) : SLICE_X75Y150.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N211 : SLICE_X69Y56.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(11) : SLICE_X56Y79.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(11) : SLICE_X71Y112.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(11) : SLICE_X74Y150.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_not0001 : SLICE_X73Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(12) : SLICE_X30Y169.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/req_in_progress_not0001124 : SLICE_X36Y88.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(11) : SLICE_X96Y121.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_not00011_1 : SLICE_X56Y110.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N181 : SLICE_X52Y60.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd7-In121 : SLICE_X116Y166.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/Madd_curr_plus_new_b_lut(1) :
SLICE_X20Y140.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/Madd_curr_plus_new_b_lut(2) :
SLICE_X30Y128.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/N11 : SLICE_X103Y75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)61_2 : SLICE_X32Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)19 : SLICE_X33Y117.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_0_and0000 : SLICE_X96Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)96 : SLICE_X22Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)75 : SLICE_X31Y116.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_0_and000036 : SLICE_X101Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)3 : SLICE_X46Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)107 : SLICE_X30Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)3 : SLICE_X28Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)96 : SLICE_X31Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)5 : SLICE_X32Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)3 : SLICE_X32Y125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N4 : SLICE_X35Y161.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)96 : SLICE_X35Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)96 : SLICE_X32Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N53 : SLICE_X44Y114.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue10/SP : SLICE_X60Y111.
 nf2_core/user_data_path/ids/in_fifo_data(9) : SLICE_X61Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N6 : SLICE_X34Y153.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue11/SP : SLICE_X64Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)31 : SLICE_X41Y124.
 nf2_core/user_data_path/ids/in_fifo_data(10) : SLICE_X65Y98.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue20/SP : SLICE_X50Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)96 : SLICE_X36Y119.
 nf2_core/user_data_path/ids/in_fifo_data(19) : SLICE_X51Y95.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue12/SP : SLICE_X64Y99.
 nf2_core/user_data_path/ids/in_fifo_data(11) : SLICE_X65Y99.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue21/SP : SLICE_X70Y89.
 nf2_core/user_data_path/ids/in_fifo_data(20) : SLICE_X71Y89.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue13/SP : SLICE_X94Y88.
 nf2_core/nf2_reg_grp_u/sram_reg_req_and0000 : SLICE_X11Y113.
 nf2_core/user_data_path/ids/in_fifo_data(12) : SLICE_X95Y88.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue30/SP : SLICE_X58Y74.
 nf2_core/user_data_path/ids/in_fifo_data(29) : SLICE_X59Y74.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue22/SP : SLICE_X56Y68.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In18 : SLICE_X0Y33.
 nf2_core/user_data_path/ids/in_fifo_data(21) : SLICE_X57Y68.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In18 : SLICE_X3Y15.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue14/SP : SLICE_X92Y95.
 nf2_core/user_data_path/ids/in_fifo_data(13) : SLICE_X93Y95.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In18 : SLICE_X32Y43.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue31/SP : SLICE_X64Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(5) : SLICE_X39Y139.
 nf2_core/user_data_path/ids/in_fifo_data(30) : SLICE_X65Y100.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In27 : SLICE_X3Y34.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue23/SP : SLICE_X60Y77.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In27 : SLICE_X5Y17.
 nf2_core/user_data_path/ids/in_fifo_data(22) : SLICE_X61Y77.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue15/SP : SLICE_X126Y66.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In27 : SLICE_X33Y42.
 nf2_core/user_data_path/ids/in_fifo_data(14) : SLICE_X127Y66.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue40/SP : SLICE_X70Y56.
 nf2_core/user_data_path/ids/in_fifo_data(39) : SLICE_X71Y56.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue32/SP : SLICE_X96Y102.
 nf2_core/user_data_path/ids/in_fifo_data(31) : SLICE_X97Y102.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue24/SP : SLICE_X60Y42.
 nf2_core/user_data_path/ids/in_fifo_data(23) : SLICE_X61Y42.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue16/SP : SLICE_X96Y78.
 nf2_core/user_data_path/ids/in_fifo_data(15) : SLICE_X97Y78.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue41/SP : SLICE_X62Y80.
 nf2_core/user_data_path/ids/in_fifo_data(40) : SLICE_X63Y80.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue33/SP : SLICE_X62Y68.
 nf2_core/user_data_path/ids/in_fifo_data(32) : SLICE_X63Y68.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue25/SP : SLICE_X72Y84.
 nf2_core/user_data_path/ids/in_fifo_data(24) : SLICE_X73Y84.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue17/SP : SLICE_X74Y64.
 nf2_core/user_data_path/ids/in_fifo_data(16) : SLICE_X75Y64.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue42/SP : SLICE_X74Y86.
 nf2_core/user_data_path/ids/in_fifo_data(41) : SLICE_X75Y86.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue34/SP : SLICE_X78Y90.
 nf2_core/user_data_path/ids/in_fifo_data(33) : SLICE_X79Y90.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue26/SP : SLICE_X76Y104.
 nf2_core/user_data_path/ids/in_fifo_data(25) : SLICE_X77Y104.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(5) : SLICE_X65Y75.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue18/SP : SLICE_X70Y86.
 nf2_core/user_data_path/ids/in_fifo_data(17) : SLICE_X71Y86.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(5) : SLICE_X72Y72.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue43/SP : SLICE_X72Y101.
 nf2_core/user_data_path/ids/in_fifo_data(42) : SLICE_X73Y101.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue35/SP : SLICE_X86Y99.
 nf2_core/user_data_path/ids/in_fifo_data(34) : SLICE_X87Y99.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue27/SP : SLICE_X78Y97.
 nf2_core/user_data_path/ids/in_fifo_data(26) : SLICE_X79Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_addr_a(1) : SLICE_X22Y117.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue19/SP : SLICE_X76Y86.
 nf2_core/user_data_path/ids/in_fifo_data(18) : SLICE_X77Y86.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N211 : SLICE_X47Y90.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue36/SP : SLICE_X94Y79.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_or0000 : SLICE_X22Y113.
 nf2_core/user_data_path/ids/in_fifo_data(35) : SLICE_X95Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N471 : SLICE_X38Y137.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue28/SP : SLICE_X80Y89.
 nf2_core/user_data_path/ids/in_fifo_data(27) : SLICE_X81Y89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2_mux000012 : SLICE_X34Y92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N45 : SLICE_X39Y115.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(14) : SLICE_X48Y83.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(14) : SLICE_X52Y90.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(14) : SLICE_X72Y107.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(14) : SLICE_X68Y156.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(12) : SLICE_X50Y85.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(12) : SLICE_X54Y90.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(12) : SLICE_X70Y112.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(12) : SLICE_X68Y152.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(8) : SLICE_X50Y84.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(8) : SLICE_X52Y91.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(8) : SLICE_X72Y113.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(8) : SLICE_X68Y150.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/N39 : SLICE_X87Y38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N16 : SLICE_X28Y149.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_req2_2 : SLICE_X30Y119.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(15) : SLICE_X73Y50.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/N41 : SLICE_X83Y45.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(15) : SLICE_X74Y78.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(0) : SLICE_X61Y93.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(1) : SLICE_X111Y108.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(65) : SLICE_X112Y107.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(17) : SLICE_X122Y109.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(29) : SLICE_X109Y113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N20 : SLICE_X26Y150.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_nxt(7)7 : SLICE_X96Y116.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/N51 : SLICE_X64Y44.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q<4> : SLICE_X86Y119.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)12 : SLICE_X65Y95.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)112 : SLICE_X64Y102.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)112 : SLICE_X83Y122.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)112 : SLICE_X77Y136.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N68 : SLICE_X76Y105.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N68 : SLICE_X74Y136.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)24 : SLICE_X72Y92.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)24 : SLICE_X44Y81.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)24 : SLICE_X70Y124.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)32 : SLICE_X66Y89.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)32 : SLICE_X78Y118.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)32 : SLICE_X70Y127.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)24 : SLICE_X70Y90.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)24 : SLICE_X45Y76.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)24 : SLICE_X64Y126.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)32 : SLICE_X66Y88.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)32 : SLICE_X80Y118.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)32 : SLICE_X61Y126.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(1) : SLICE_X35Y133.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)24 : SLICE_X64Y94.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)97 : SLICE_X82Y119.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)97 : SLICE_X40Y85.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)97 : SLICE_X72Y131.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)24 : SLICE_X72Y129.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)97 : SLICE_X61Y95.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)97 : SLICE_X79Y118.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)97 : SLICE_X64Y131.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(5)12 : SLICE_X80Y114.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)97 : SLICE_X70Y92.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(5)17 : SLICE_X46Y84.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(6)12 : SLICE_X63Y98.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(5) : SLICE_X45Y86.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(1) : SLICE_X12Y146.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(7)12 : SLICE_X65Y89.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(7)12 : SLICE_X82Y120.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(8)12 : SLICE_X55Y91.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(8)17 : SLICE_X78Y131.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(9)12 : SLICE_X54Y94.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(9)17 : SLICE_X58Y114.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(9)17 : SLICE_X51Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_mux0000(2)31 : SLICE_X23Y119.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(9)39 : SLICE_X55Y110.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(9)39 : SLICE_X71Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_b_and000010 :
SLICE_X21Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_b_and000010 :
SLICE_X10Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N46 : SLICE_X16Y131.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/N27 : SLICE_X16Y28.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/N27 : SLICE_X54Y16.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N6 : SLICE_X44Y101.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N304 : SLICE_X80Y46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N52 : SLICE_X14Y136.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(15) : SLICE_X57Y80.
 nf2_core/user_data_path/ids/begin_pkt : SLICE_X69Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_removed_reg_req_1 : SLICE_X23Y110.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(4)31 : SLICE_X57Y101.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)2 : SLICE_X58Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N8 : SLICE_X37Y101.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(12) : SLICE_X36Y120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/wr_update_a_delayed : SLICE_X33Y155.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/N23 : SLICE_X19Y70.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/N23 : SLICE_X20Y49.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(7)78 : SLICE_X90Y86.
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(4) : SLICE_X104Y43.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<
1> : SLICE_X71Y52.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(6)39 : SLICE_X78Y132.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(6)39 : SLICE_X43Y87.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(7)39 : SLICE_X66Y103.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(7)39 : SLICE_X85Y132.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(7)39 : SLICE_X45Y84.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(7)39 : SLICE_X77Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_mux0000(2)10 : SLICE_X18Y118.
 nf2_core/core_256kb_0_reg_ack(6) : SLICE_X54Y134.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N111 : SLICE_X95Y90.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(3)111 : SLICE_X80Y52.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/txfifo_wr : SLICE_X47Y93.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/txfifo_wr : SLICE_X60Y121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/wr_update_b_delayed : SLICE_X29Y149.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N9 : SLICE_X98Y92.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(2) : SLICE_X61Y152.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(3) : SLICE_X61Y154.
 nf2_core/user_data_path/ids/module_regs/hw_reg_rd_wr_L_out : SLICE_X35Y74.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(5) : SLICE_X58Y154.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(6) : SLICE_X61Y156.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(8) : SLICE_X57Y158.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/queue_3_not0001 : SLICE_X80Y67.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/N18 : SLICE_X127Y78.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1(1) : SLICE_X95Y131.
 N351 : SLICE_X94Y117.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N3 : SLICE_X70Y111.
 nf2_core/user_data_path/oq_in_reg_data(1).112896 : SLICE_X34Y60.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_34/B10 : RAMB16_X6Y12.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(63)22 : SLICE_X84Y68.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(3)116 : SLICE_X30Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_7_mux00004 : SLICE_X20Y146.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_19/I_36_41/free/I_36_41_2 : SLICE_X63Y140.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/addr_good :
SLICE_X54Y62.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_34/B6 : RAMB16_X7Y12.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<5> : SLICE_X73Y110.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<7> :
SLICE_X38Y94.
 nf2_core/nf2_reg_grp_u/N1 : SLICE_X22Y153.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(17)20 : SLICE_X62Y102.
 nf2_core/cpu_q_dma_rd_data(1)(0) : SLICE_X69Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_5_mux00008 : SLICE_X37Y94.
 nf2_core/user_data_path/oq_in_reg_data(13).112950 : SLICE_X31Y66.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N54 : SLICE_X71Y111.
 nf2_core/device_id_reg/N12 : SLICE_X57Y135.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr(18) : SLICE_X5Y110.
 nf2_core/device_id_reg/N82 : SLICE_X58Y130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_b_and000051_2 :
SLICE_X39Y121.
 nf2_core/device_id_reg/N19 : SLICE_X57Y139.
 nf2_core/user_data_path/oq_in_reg_data(0).112982 : SLICE_X33Y62.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N351 : SLICE_X77Y121.
 nf2_core/sram64.sram_arbiter/sram_reg_access/Madd_sram_word_not0000(2)_5_f514 : SLICE_X2Y101.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N51 : SLICE_X46Y87.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out_next20_2 : SLICE_X64Y70.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(36)13 : SLICE_X134Y120.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N158 : SLICE_X104Y44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(7) : SLICE_X16Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(14) : SLICE_X14Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(9) : SLICE_X15Y128.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N531 : SLICE_X46Y90.
 nf2_core/user_data_path/oq_in_reg_src(0).113014 : SLICE_X35Y73.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(11) : SLICE_X49Y89.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(2)37 : SLICE_X92Y82.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(12) : SLICE_X47Y92.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(3)37 : SLICE_X90Y84.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(14) : SLICE_X75Y146.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(6)37 : SLICE_X92Y84.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(15) : SLICE_X46Y92.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(7)37 : SLICE_X91Y88.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(15) : SLICE_X74Y148.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_0_mux000044 : SLICE_X16Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N12 : SLICE_X23Y115.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_comb : SLICE_X43Y102.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N8 : SLICE_X22Y121.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(1) : SLICE_X107Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/wr_update_a_delayed_or0000 :
SLICE_X34Y171.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(0) : SLICE_X52Y71.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(0) : SLICE_X38Y84.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(0) : SLICE_X75Y103.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(1) : SLICE_X39Y86.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(5) : SLICE_X53Y77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(11) : SLICE_X38Y124.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(9) : SLICE_X45Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(12) : SLICE_X36Y123.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_236(1) : SLICE_X62Y153.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_6_f51 : SLICE_X43Y60.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_6_f51 : SLICE_X74Y147.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_236(4) : SLICE_X64Y150.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_236(5) : SLICE_X67Y149.
 nf2_core/user_data_path/ids/input_fifo/fifo/depth(2) : SLICE_X82Y72.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_236(8) : SLICE_X67Y150.
 nf2_core/nf2_dma/nf2_dma_regs/N3 : SLICE_X68Y147.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(12) : SLICE_X71Y106.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(12) : SLICE_X82Y129.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(12) : SLICE_X47Y87.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(12) : SLICE_X78Y135.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(11) : SLICE_X53Y162.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(1)1 : SLICE_X42Y61.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(1)1 : SLICE_X54Y78.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(1)1 : SLICE_X77Y103.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(1)1 : SLICE_X76Y147.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_8_f5 : SLICE_X45Y63.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_8_f5 : SLICE_X54Y79.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_8_f5 : SLICE_X83Y105.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(15) : SLICE_X57Y161.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_9_f5 : SLICE_X73Y94.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_9_f5 : SLICE_X75Y148.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2_mux000047 : SLICE_X33Y94.
 nf2_core/core_256kb_0_reg_rd_data(6) : SLICE_X61Y138.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_nxt(4)9 : SLICE_X102Y167.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)84 : SLICE_X38Y81.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_out(4) : SLICE_X52Y158.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_out(15) : SLICE_X54Y162.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_out(14) : SLICE_X52Y162.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_out(13) : SLICE_X56Y158.
 nf2_core/sram_reg_addr(21) : SLICE_X9Y116.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N59 : SLICE_X74Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(7) : SLICE_X38Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_removed_reg_req_1 : SLICE_X18Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(15) : SLICE_X38Y110.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_removed : SLICE_X72Y120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_addr_a(1) : SLICE_X24Y107.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_removed : SLICE_X42Y68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_addr_a(1) :
SLICE_X15Y116.
 nf2_core/nf2_reg_grp_u/bus_rd_data(0)141_2 : SLICE_X23Y155.
 nf2_core/in_data(1)(39) : SLICE_X103Y106.
 nf2_core/in_data(3)(39) : SLICE_X134Y114.
 nf2_core/user_data_path/oq_in_reg_addr(6).118202 : SLICE_X49Y83.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)44 : SLICE_X96Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N78 : SLICE_X39Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_addr_a(2) : SLICE_X24Y106.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_byte_cnt(11) : SLICE_X69Y121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_4_mux000047 : SLICE_X18Y70.
 nf2_core/device_id_reg/N6 : SLICE_X56Y137.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(7)2 : SLICE_X63Y89.
 nf2_core/user_data_path/oq_in_reg_addr(9).113225 : SLICE_X44Y74.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(8)2 : SLICE_X63Y82.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(8)64 : SLICE_X96Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N76 : SLICE_X38Y121.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_or0000 : SLICE_X52Y82.
 nf2_core/core_256kb_0_reg_addr(3) : SLICE_X55Y141.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress_mux000032 : SLICE_X32Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress_mux000018 : SLICE_X32Y108.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_word_cnt(9) : SLICE_X50Y88.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In62 : SLICE_X36Y18.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In62 : SLICE_X51Y23.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In62 : SLICE_X59Y55.
 nf2_core/sram64.sram_arbiter/sram_reg_access/Madd_sram_word_not0000(2)_5_f51 : SLICE_X9Y103.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(48)26 : SLICE_X83Y69.
 nf2_core/sram64.sram_arbiter/sram_reg_access/Madd_sram_word_not0000(2)_5_f54 : SLICE_X8Y98.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/to_from_cpu_next22 : SLICE_X92Y79.
 nf2_core/sram64.sram_arbiter/sram_reg_access/Madd_sram_word_not0000(2)_5_f56 : SLICE_X8Y97.
 nf2_core/sram64.sram_arbiter/sram_reg_access/Madd_sram_word_not0000(2)_5_f57 : SLICE_X3Y71.
 nf2_core/sram64.sram_arbiter/sram_reg_access/Madd_sram_word_not0000(2)_5_f59 : SLICE_X4Y94.
 nf2_core/sram64.sram_arbiter/sram_reg_access/Madd_sram_word_not0000(2)_5_f510 : SLICE_X6Y92.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)133 : SLICE_X67Y96.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)133 : SLICE_X41Y85.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta_cy(3)11_2 : SLICE_X39Y73.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i123
: SLICE_X65Y45.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_data_b(12) : SLICE_X34Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_6_mux000044 : SLICE_X16Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(15) : SLICE_X29Y131.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_or0000 : SLICE_X69Y74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(8) : SLICE_X39Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)96 : SLICE_X33Y121.
 nf2_core/device_id_reg/N0 : SLICE_X56Y145.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(0)13 : SLICE_X10Y104.
 nf2_core/user_data_path/ids/drop_fifo/raddr(1) : SLICE_X58Y139.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(1)13 : SLICE_X19Y105.
 nf2_core/user_data_path/ids/drop_fifo/raddr(2) : SLICE_X61Y137.
 nf2_core/user_data_path/ids/drop_fifo/raddr(3) : SLICE_X61Y136.
 nf2_core/user_data_path/ids/drop_fifo/raddr(5) : SLICE_X60Y139.
 nf2_core/user_data_path/ids/drop_fifo/raddr(6) : SLICE_X61Y141.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)96 : SLICE_X31Y120.
 nf2_core/user_data_path/ids/drop_fifo/raddr(7) : SLICE_X60Y136.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)59 : SLICE_X15Y124.
 nf2_core/user_data_path/ids/drop_fifo/waddr(0) : SLICE_X68Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N72 : SLICE_X37Y121.
 nf2_core/user_data_path/ids/drop_fifo/waddr(1) : SLICE_X72Y122.
 nf2_core/device_id_reg/Mrom__varindex000034_f5 : SLICE_X55Y140.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state(5) : SLICE_X74Y45.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)67 : SLICE_X38Y130.
 nf2_core/user_data_path/ids/module_regs/hw_reg_ack_out : SLICE_X35Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/merge_update_and0000 : SLICE_X31Y125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/N33 : SLICE_X21Y139.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N43 : SLICE_X70Y57.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out_next20_SW0_1 : SLICE_X62Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_addr_a(0) : SLICE_X36Y132.
 nf2_core/sram64.sram_arbiter/sram_reg_access/Mmux_sram_data_word_5_f5 : SLICE_X2Y84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_addr_a(0) :
SLICE_X34Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_addr_a(1) : SLICE_X36Y135.
 nf2_core/user_data_path/ids/module_regs/sw_reg_src_out(0) : SLICE_X35Y75.
 nf2_core/user_data_path/ids/module_regs/sw_reg_src_out(1) : SLICE_X37Y74.
 nf2_core/cpu_q_dma_rd_data(2)(13) : SLICE_X49Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_addr_a(2) : SLICE_X34Y130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_addr_a(2) :
SLICE_X37Y117.
 nf2_core/user_data_path/oq_in_reg_addr(8).113378 : SLICE_X56Y72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(8) : SLICE_X20Y134.
 nf2_core/user_data_path/ids/header_counter(0) : SLICE_X74Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N75 : SLICE_X22Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N75 : SLICE_X19Y113.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(58) : SLICE_X60Y92.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(59) : SLICE_X67Y101.
 nf2_core/user_data_path/ids/header_counter(1) : SLICE_X68Y100.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(62) : SLICE_X56Y93.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(47) : SLICE_X77Y95.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_and0000 : SLICE_X66Y156.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/wr_addr_q<1> : SLICE_X84Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N69 : SLICE_X27Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N67 : SLICE_X17Y114.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(29) : SLICE_X75Y91.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(31) : SLICE_X92Y103.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd8-In12 : SLICE_X122Y173.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N172 : SLICE_X98Y26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N63 : SLICE_X23Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N63 : SLICE_X15Y113.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(12) : SLICE_X91Y94.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(13) : SLICE_X89Y98.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(14) : SLICE_X107Y86.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<10> :
SLICE_X11Y85.
 nf2_core/user_data_path/output_queues/oq_regs/reg_addr(0) : SLICE_X24Y123.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(7) : SLICE_X46Y80.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(7) : SLICE_X52Y88.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(7) : SLICE_X70Y110.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(7) : SLICE_X72Y152.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(6) : SLICE_X46Y83.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(6) : SLICE_X56Y86.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(6) : SLICE_X72Y106.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(6) : SLICE_X68Y148.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(5) : SLICE_X46Y82.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(5) : SLICE_X52Y92.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(5) : SLICE_X70Y108.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(5) : SLICE_X72Y148.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(4) : SLICE_X48Y82.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(4) : SLICE_X50Y86.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(4) : SLICE_X68Y107.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(4) : SLICE_X68Y149.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)77 : SLICE_X62Y94.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)77 : SLICE_X87Y118.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)77 : SLICE_X39Y83.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)77 : SLICE_X64Y130.
 nf2_core/user_data_path/output_port_lookup/ip_arp/output_port_latched(5) : SLICE_X85Y44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_addr_a(0)111_1 :
SLICE_X21Y106.
 nf2_core/user_data_path/oq_in_reg_addr(14).113569 : SLICE_X56Y65.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/out_rdy_latched : SLICE_X109Y86.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N1 : SLICE_X44Y98.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N1 : SLICE_X68Y140.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_cmp_din(17) : SLICE_X97Y115.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<2>
: SLICE_X68Y50.
 nf2_core/user_data_path/oq_in_reg_addr(10).113583 : SLICE_X58Y78.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0)18 : SLICE_X94Y130.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0)18 : SLICE_X74Y128.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_not0001 : SLICE_X77Y133.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(3) : SLICE_X34Y57.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0) : SLICE_X68Y102.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0) : SLICE_X81Y128.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0) : SLICE_X43Y81.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0) : SLICE_X76Y137.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(5) : SLICE_X32Y86.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)0 : SLICE_X66Y99.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)0 : SLICE_X75Y131.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)208 : SLICE_X53Y82.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N37 : SLICE_X69Y101.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N37 : SLICE_X43Y83.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)2 : SLICE_X82Y126.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)2 : SLICE_X45Y85.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)2 : SLICE_X76Y134.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N331 : SLICE_X64Y101.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N331 : SLICE_X81Y126.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N331 : SLICE_X40Y86.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_or0000 : SLICE_X47Y65.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_wr_req_cmp_eq0000 :
SLICE_X87Y37.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(4) : SLICE_X38Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_a(4) :
SLICE_X43Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(2
) : SLICE_X40Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(7) :
SLICE_X38Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(9) :
SLICE_X36Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_we_b : SLICE_X30Y129.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N38 : SLICE_X26Y124.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_13/I_36_28/free/I_36_28_2 : SLICE_X59Y144.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_7 : SLICE_X65Y135.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_cmp_eq0013 :
SLICE_X83Y62.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)125 :
SLICE_X79Y51.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_47_not0001 : SLICE_X71Y55.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(11) : SLICE_X57Y67.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(12) : SLICE_X43Y94.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(13) : SLICE_X56Y63.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(15) : SLICE_X52Y76.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(6) : SLICE_X105Y53.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(6)58_2 : SLICE_X110Y50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_b(2) : SLICE_X14Y139.
 nf2_core/user_data_path/ids/module_regs/hw_reg_req_out : SLICE_X36Y70.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in(12) :
SLICE_X28Y66.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(11) : SLICE_X99Y93.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(12) : SLICE_X101Y99.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(13) : SLICE_X90Y89.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(14) : SLICE_X97Y85.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(32) : SLICE_X98Y82.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(36) : SLICE_X99Y82.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(39) : SLICE_X92Y94.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(32) : SLICE_X99Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(2) : SLICE_X43Y121.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(37) : SLICE_X96Y87.
 nf2_core/device_id_reg/N3 : SLICE_X59Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(3) : SLICE_X42Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(5) : SLICE_X38Y125.
 nf2_core/device_id_reg/N13 : SLICE_X56Y136.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(0)1164_1 :
SLICE_X76Y46.
 nf2_core/user_data_path/ids/module_regs/sw_reg_ack_out : SLICE_X38Y72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2_cmp_eq0001 : SLICE_X35Y98.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(0) : SLICE_X31Y81.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(0) : SLICE_X94Y80.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(2) : SLICE_X94Y81.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(4) : SLICE_X94Y82.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(2) : SLICE_X39Y88.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(6) : SLICE_X94Y83.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(3) : SLICE_X41Y89.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(8) : SLICE_X94Y84.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(10) : SLICE_X94Y85.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(12) : SLICE_X94Y86.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(5) : SLICE_X53Y74.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(14) : SLICE_X94Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_we_a : SLICE_X20Y110.
 nf2_core/user_data_path/oq_in_reg_rd_wr_L.118892 : SLICE_X37Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_we_b : SLICE_X37Y110.
 nf2_core/user_data_path/output_queues/remove_pkt/N39 : SLICE_X14Y107.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_byte_cnt(1) : SLICE_X69Y116.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_byte_cnt(3) : SLICE_X69Y117.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt_or0000111 : SLICE_X59Y81.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(9)2 : SLICE_X62Y87.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt_or0000119 : SLICE_X61Y83.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)120 :
SLICE_X85Y56.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3-In4 : SLICE_X8Y41.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3-In4 : SLICE_X14Y27.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)8 : SLICE_X26Y110.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd6-In2 : SLICE_X56Y13.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd6-In2 : SLICE_X30Y51.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/addr_good25 : SLICE_X34Y110.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/addr_good49 : SLICE_X43Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)3 : SLICE_X31Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(13) : SLICE_X19Y137.
 nf2_core/user_data_path/ids/drop_fifo/waddr(4) : SLICE_X69Y125.
 nf2_core/user_data_path/ids/drop_fifo/waddr(7) : SLICE_X74Y127.
 nf2_core/user_data_path/ids/drop_fifo/waddr(2) : SLICE_X77Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N75 : SLICE_X39Y113.
 nf2_core/core_256kb_0_reg_wr_data(140).104011 : SLICE_X60Y158.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt_and0000 : SLICE_X105Y124.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)2 : SLICE_X83Y130.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)2 : SLICE_X79Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_we_b : SLICE_X20Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N6 : SLICE_X10Y120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_b_and00006 :
SLICE_X18Y109.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(9)18 : SLICE_X13Y110.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(0) : SLICE_X70Y148.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(2) : SLICE_X70Y149.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N69 : SLICE_X45Y110.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(14) : SLICE_X70Y155.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000327_SW0/O : SLICE_X109Y161.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000327_SW0/O : SLICE_X131Y145.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000327_SW0/O : SLICE_X122Y152.
 nf2_core/user_data_path/ids/drop_fifo/raddr(4) : SLICE_X64Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N67 : SLICE_X42Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_addr_a(0)111_1 :
SLICE_X37Y115.
 nf2_core/user_data_path/oq_in_reg_data(10).109062 : SLICE_X36Y67.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_mux0000(3) :
SLICE_X67Y58.
 nf2_core/user_data_path/oq_in_reg_data(14).109070 : SLICE_X36Y66.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(0) : SLICE_X30Y117.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(0) : SLICE_X75Y138.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(4) : SLICE_X75Y140.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(8) : SLICE_X75Y142.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(10) : SLICE_X20Y148.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(14) : SLICE_X75Y145.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N21 : SLICE_X58Y81.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_27(0) : SLICE_X68Y123.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_and0000 : SLICE_X82Y149.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_27(1) : SLICE_X71Y120.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_27(2) : SLICE_X73Y125.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(6) : SLICE_X32Y115.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_27(4) : SLICE_X68Y125.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_27(6) : SLICE_X68Y121.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_27(7) : SLICE_X71Y124.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(7) : SLICE_X31Y115.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_cmp_eq0003 :
SLICE_X86Y49.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N95 : SLICE_X78Y46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N61 : SLICE_X49Y139.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N61 : SLICE_X39Y112.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0C9 : SLICE_X103Y81.
 nf2_core/user_data_path/ids/drop_fifo/waddr(3) : SLICE_X76Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N59 : SLICE_X38Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N59 : SLICE_X36Y116.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)28_SW0_2 : SLICE_X97Y91.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N02 : SLICE_X96Y123.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N02 : SLICE_X126Y131.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N02 : SLICE_X87Y86.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N02 : SLICE_X113Y142.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(23) : SLICE_X83Y77.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(43) : SLICE_X78Y61.
 nf2_core/user_data_path/ids_in_data(50) : SLICE_X80Y78.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_cmp_eq0000 :
SLICE_X86Y47.
 nf2_core/user_data_path/ids_in_data(51) : SLICE_X81Y70.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(45)10 : SLICE_X89Y49.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(53)12 : SLICE_X94Y65.
 nf2_core/user_data_path/ids_in_data(60) : SLICE_X81Y75.
 nf2_core/user_data_path/ids_in_data(61) : SLICE_X70Y67.
 nf2_core/user_data_path/ids_in_data(62) : SLICE_X74Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a_and0000_2 :
SLICE_X32Y147.
 nf2_core/user_data_path/ids_in_data(63) : SLICE_X87Y75.
 nf2_core/user_data_path/ids_in_data(48) : SLICE_X81Y74.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(2) : SLICE_X93Y76.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(8) : SLICE_X98Y79.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(9) : SLICE_X100Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(9) : SLICE_X15Y109.
 nf2_core/core_256kb_0_reg_grp/int_reg_req_9_or0000 : SLICE_X52Y108.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(1) : SLICE_X47Y88.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)51 :
SLICE_X81Y59.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)78 :
SLICE_X81Y54.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)81 :
SLICE_X91Y45.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_addr(3) : SLICE_X72Y156.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)83 :
SLICE_X91Y44.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)86 :
SLICE_X90Y45.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(8) : SLICE_X73Y140.
 nf2_core/user_data_path/ids/drop_fifo/waddr(5) : SLICE_X77Y128.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)51 :
SLICE_X85Y65.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)86 :
SLICE_X90Y44.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)89 :
SLICE_X90Y42.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)51 :
SLICE_X85Y64.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)86 :
SLICE_X91Y43.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)89 :
SLICE_X90Y43.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)86 :
SLICE_X91Y42.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(3) : SLICE_X46Y101.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(5) : SLICE_X71Y133.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(5) : SLICE_X47Y102.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)89 :
SLICE_X88Y42.
 nf2_core/nf2_reg_grp_u/bus_rd_data(0)141_SW0_1 : SLICE_X23Y150.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(9) : SLICE_X47Y104.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N49 : SLICE_X57Y58.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N69 : SLICE_X82Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(15) : SLICE_X41Y137.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(15) :
SLICE_X43Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_we_a : SLICE_X17Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(11) :
SLICE_X22Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(12) :
SLICE_X12Y118.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(0)118 : SLICE_X83Y43.
 nf2_core/user_data_path/output_queues/remove_pkt/N2 : SLICE_X36Y82.
 nf2_core/user_data_path/ids/drop_fifo/waddr(6) : SLICE_X70Y117.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state(6) : SLICE_X74Y48.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(1)14_SW0_2 : SLICE_X94Y57.
 nf2_core/core_256kb_0_reg_addr(239) : SLICE_X21Y112.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(3)150 : SLICE_X80Y49.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(4)111 : SLICE_X81Y51.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(4)133 : SLICE_X84Y42.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(5)153 : SLICE_X81Y47.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N92 : SLICE_X30Y124.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(6)113 : SLICE_X78Y45.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(2)10 : SLICE_X82Y63.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(7)122 : SLICE_X74Y51.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(11)19 : SLICE_X86Y70.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(2) : SLICE_X36Y63.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(3) : SLICE_X37Y58.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(5) : SLICE_X34Y74.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(32)19 : SLICE_X74Y58.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(8) : SLICE_X32Y67.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(41)5 : SLICE_X81Y72.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(43)0 : SLICE_X83Y84.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(43)19 : SLICE_X87Y66.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(44)19 : SLICE_X82Y62.
 nf2_core/user_data_path/ids_in_data(52) : SLICE_X78Y75.
 nf2_core/user_data_path/ids_in_data(56) : SLICE_X86Y76.
 nf2_core/user_data_path/ids_in_data(53) : SLICE_X93Y69.
 nf2_core/user_data_path/ids_in_data(54) : SLICE_X78Y66.
 nf2_core/user_data_path/ids_in_data(55) : SLICE_X89Y85.
 nf2_core/user_data_path/ids_in_data(49) : SLICE_X82Y69.
 nf2_core/user_data_path/ids_in_data(57) : SLICE_X95Y80.
 nf2_core/user_data_path/ids_in_data(58) : SLICE_X69Y70.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N14 : SLICE_X134Y112.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en : SLICE_X63Y135.
 nf2_core/user_data_path/ids_in_data(59) : SLICE_X77Y89.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/ram_rd_en :
SLICE_X44Y60.
 nf2_core/user_data_path/oq_in_wr.119554 : SLICE_X56Y126.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(13) : SLICE_X110Y62.
 nf2_core/core_4mb_reg_wr_data(31) : SLICE_X49Y118.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(3) :
SLICE_X51Y57.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(49) : SLICE_X74Y85.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(51) : SLICE_X61Y90.
 nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_not000120_2 : SLICE_X57Y60.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(32) : SLICE_X75Y82.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(34) : SLICE_X89Y99.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(36) : SLICE_X84Y87.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(37) : SLICE_X77Y91.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(40) : SLICE_X69Y90.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(22) : SLICE_X74Y87.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(23) : SLICE_X74Y72.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(24) : SLICE_X80Y94.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(6) : SLICE_X82Y89.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(8) : SLICE_X87Y94.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<
5> : SLICE_X126Y149.
 nf2_core/user_data_path/ids_in_reg_req : SLICE_X48Y71.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/in_pkt_and00009 : SLICE_X112Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(8) : SLICE_X52Y128.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1_1 :
SLICE_X99Y73.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N631 : SLICE_X67Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(14) : SLICE_X52Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(11) : SLICE_X11Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N84 : SLICE_X35Y126.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(0)110 : SLICE_X93Y80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a(1) :
SLICE_X32Y91.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(1)132 : SLICE_X94Y78.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_0(4) : SLICE_X95Y87.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(1)126 : SLICE_X91Y77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(1) : SLICE_X27Y148.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(3) : SLICE_X27Y149.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(5) : SLICE_X27Y150.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(7) : SLICE_X27Y151.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(9) : SLICE_X27Y152.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(11) :
SLICE_X27Y153.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(13) :
SLICE_X27Y154.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(15) :
SLICE_X27Y155.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_wr_en :
SLICE_X26Y64.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(5)123 : SLICE_X80Y91.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(14) : SLICE_X116Y127.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/c0/carrynet<3> :
SLICE_X59Y155.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp1 : SLICE_X48Y68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(8) : SLICE_X42Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(6) :
SLICE_X40Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(12) :
SLICE_X30Y102.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/comp0 : SLICE_X52Y68.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/c0/carrynet<1> : SLICE_X71Y114.
 nf2_core/user_data_path/reset_3 : SLICE_X0Y0.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(2)31 : SLICE_X2Y111.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(15)32 : SLICE_X2Y113.
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr(17) : SLICE_X4Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N6 : SLICE_X5Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N12 : SLICE_X10Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(16) : SLICE_X11Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(7) :
SLICE_X11Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N55 : SLICE_X12Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(15) :
SLICE_X12Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(11) :
SLICE_X13Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(18) :
SLICE_X14Y141.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(15) : SLICE_X15Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(6) : SLICE_X15Y129.
 nf2_core/nf2_reg_grp_u/cpu_wr_data(5) : SLICE_X18Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/merge_update_or000063_SW0_1 :
SLICE_X19Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(7) : SLICE_X19Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)54 : SLICE_X20Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)71 : SLICE_X20Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(7) : SLICE_X21Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(10) : SLICE_X21Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N55 : SLICE_X22Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(12) : SLICE_X22Y133.
 nf2_core/nf2_reg_grp_u/fifo_rd_en117_2 : SLICE_X22Y154.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_a(8) :
SLICE_X24Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N67 : SLICE_X25Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_held_not0001 : SLICE_X26Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N73 : SLICE_X26Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_0_mux0000111_2 : SLICE_X26Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/held_wr_a : SLICE_X26Y133.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(5) : SLICE_X26Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(12) : SLICE_X26Y135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(9) : SLICE_X26Y137.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N34 : SLICE_X26Y149.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(11) :
SLICE_X27Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_a_and000026 :
SLICE_X27Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(6) : SLICE_X27Y130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(11) : SLICE_X27Y133.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(0) : SLICE_X28Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(8) : SLICE_X28Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(13) :
SLICE_X28Y133.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N12 : SLICE_X28Y151.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N80 : SLICE_X29Y121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(2) : SLICE_X29Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(3) : SLICE_X29Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(1) : SLICE_X29Y130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(10) : SLICE_X29Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(13) : SLICE_X29Y135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(15) :
SLICE_X29Y136.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)3 : SLICE_X30Y120.
 nf2_core/core_256kb_0_reg_addr(155) : SLICE_X30Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(5) : SLICE_X30Y130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(3) : SLICE_X31Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/wr_update_a : SLICE_X31Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(7) : SLICE_X31Y131.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(0) : SLICE_X32Y62.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(6) : SLICE_X32Y64.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(11) : SLICE_X32Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N68 : SLICE_X32Y99.
 nf2_core/user_data_path/oq_in_reg_data(4) : SLICE_X32Y102.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(7) : SLICE_X32Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(12) :
SLICE_X32Y129.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_stored_reg_req_SW0_2 : SLICE_X32Y130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(9) : SLICE_X32Y133.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(7) : SLICE_X33Y60.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(6) : SLICE_X33Y61.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(1) : SLICE_X33Y63.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(12) : SLICE_X33Y68.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(9) : SLICE_X33Y72.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(3) : SLICE_X33Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(6) : SLICE_X33Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(6) : SLICE_X33Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(7) : SLICE_X33Y133.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(2) : SLICE_X34Y58.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(10) : SLICE_X34Y67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_0_mux000013 : SLICE_X34Y93.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<1> :
SLICE_X34Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)31 : SLICE_X34Y125.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(10) : SLICE_X35Y67.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(15) : SLICE_X35Y71.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<5> :
SLICE_X35Y103.
 nf2_core/core_256kb_0_reg_addr(139) : SLICE_X35Y111.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(6) : SLICE_X35Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N46 : SLICE_X35Y123.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(0) : SLICE_X35Y130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(11) :
SLICE_X35Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/Madd_curr_plus_new_b_lut(5) :
SLICE_X35Y134.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(1) : SLICE_X36Y83.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(5) : SLICE_X36Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)31 : SLICE_X36Y125.
 nf2_core/user_data_path/oq_in_reg_data(15).109074 : SLICE_X37Y67.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(49) : SLICE_X37Y91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)13 : SLICE_X37Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N8 : SLICE_X37Y123.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(2) : SLICE_X38Y92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)80 : SLICE_X38Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_we_b : SLICE_X38Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N49 : SLICE_X38Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N55 : SLICE_X38Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N51 : SLICE_X38Y133.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(0) : SLICE_X38Y136.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N5 : SLICE_X39Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_we_a : SLICE_X39Y132.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)32 : SLICE_X40Y74.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(8)12 : SLICE_X40Y87.
 nf2_core/user_data_path/in_arb_in_reg_data(3) : SLICE_X40Y91.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(3) : SLICE_X40Y93.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<4> :
SLICE_X40Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N1 : SLICE_X40Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(11) : SLICE_X40Y136.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(6) : SLICE_X40Y138.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(6) :
SLICE_X40Y141.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(4) : SLICE_X41Y87.
 nf2_core/core_256kb_0_reg_addr(135) : SLICE_X41Y113.
 nf2_core/core_256kb_0_reg_addr(153) : SLICE_X41Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(12) : SLICE_X41Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(5) : SLICE_X41Y135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(10) :
SLICE_X41Y136.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(13) : SLICE_X41Y138.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)12 : SLICE_X42Y83.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(0) : SLICE_X42Y90.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<7> :
SLICE_X42Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(15) :
SLICE_X42Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N18 : SLICE_X43Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(4) : SLICE_X43Y129.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(13) : SLICE_X43Y131.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(7) : SLICE_X44Y76.
 nf2_core/core_256kb_0_reg_wr_data(230) : SLICE_X44Y95.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(2) : SLICE_X44Y112.
 nf2_core/core_4mb_reg_wr_data(20) : SLICE_X45Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(3) :
SLICE_X45Y112.
 nf2_core/core_256kb_0_reg_addr(165) : SLICE_X45Y123.
 nf2_core/core_256kb_0_reg_wr_data(152) : SLICE_X46Y72.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)2 : SLICE_X46Y85.
 nf2_core/core_4mb_reg_wr_data(22) : SLICE_X46Y109.
 nf2_core/core_4mb_reg_wr_data(24) : SLICE_X46Y112.
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(5) : SLICE_X46Y120.
 nf2_core/user_data_path/in_arb_in_reg_data(7) : SLICE_X47Y95.
 nf2_core/core_256kb_0_reg_wr_data(235) : SLICE_X47Y97.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(12) : SLICE_X48Y86.
 nf2_core/core_256kb_0_reg_rd_data(231) : SLICE_X48Y108.
 nf2_core/core_256kb_0_reg_rd_data(238) : SLICE_X48Y110.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(8) : SLICE_X51Y73.
 nf2_core/core_4mb_reg_wr_data(16) : SLICE_X52Y113.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In27_1 : SLICE_X54Y12.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(10) : SLICE_X54Y163.
 nf2_core/core_256kb_0_reg_rd_data(78) : SLICE_X55Y148.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(10) : SLICE_X56Y73.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(10) : SLICE_X58Y77.
 nf2_core/core_256kb_0_reg_rd_data(67) : SLICE_X58Y144.
 nf2_core/core_256kb_0_reg_rd_data(76) : SLICE_X58Y148.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<1> :
SLICE_X58Y163.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_and0001_inv24
: SLICE_X60Y58.
 nf2_core/core_256kb_0_reg_rd_data(190) : SLICE_X60Y138.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(2)2 : SLICE_X61Y87.
 nf2_core/core_256kb_0_reg_rd_data(206) : SLICE_X61Y119.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(5)12 : SLICE_X62Y88.
 nf2_core/core_256kb_0_reg_rd_data(203) : SLICE_X62Y119.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(61) : SLICE_X63Y87.
 nf2_core/core_256kb_0_reg_rd_data(194) : SLICE_X63Y112.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_byte_cnt(1) : SLICE_X64Y59.
 nf2_core/core_256kb_0_reg_rd_data(254) : SLICE_X64Y137.
 nf2_core/core_256kb_0_reg_wr_data(186) : SLICE_X65Y149.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N27 : SLICE_X66Y59.
 nf2_core/core_256kb_0_reg_rd_data(242) : SLICE_X66Y134.
 nf2_core/core_256kb_0_reg_rd_data(250) : SLICE_X66Y136.
 nf2_core/core_256kb_0_reg_wr_data(189) : SLICE_X66Y150.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(42) : SLICE_X67Y99.
 nf2_core/core_256kb_0_reg_wr_data(192) : SLICE_X67Y109.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_236(10) : SLICE_X67Y151.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(54) : SLICE_X68Y68.
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_word_cnt(1) : SLICE_X68Y78.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(52) : SLICE_X68Y88.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(45) : SLICE_X68Y99.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N711 : SLICE_X68Y103.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<7> : SLICE_X68Y112.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(7) : SLICE_X68Y134.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(19) : SLICE_X69Y95.
 nf2_core/core_256kb_0_reg_wr_data(176) : SLICE_X69Y146.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<5>
: SLICE_X70Y53.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_byte_cnt(1) : SLICE_X70Y81.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(6)12 : SLICE_X70Y123.
 nf2_core/core_256kb_0_reg_wr_data(241) : SLICE_X70Y132.
 nf2_core/core_256kb_0_reg_rd_data(211) : SLICE_X70Y133.
 nf2_core/core_256kb_0_reg_rd_data(218) : SLICE_X70Y135.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<1>
: SLICE_X71Y51.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(44) : SLICE_X71Y101.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)55 : SLICE_X71Y102.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N64 : SLICE_X71Y103.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<4> : SLICE_X71Y110.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_synch : SLICE_X72Y49.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2 :
SLICE_X72Y51.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)2 : SLICE_X72Y105.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_27(3) : SLICE_X72Y124.
 nf2_core/core_256kb_0_reg_wr_data(210) : SLICE_X72Y127.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta_xor(3)11_1 : SLICE_X73Y92.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(10) : SLICE_X73Y108.
 nf2_core/core_256kb_0_reg_wr_data(161) : SLICE_X73Y109.
 nf2_core/core_256kb_0_reg_wr_data(212) : SLICE_X73Y128.
 nf2_core/core_256kb_0_reg_addr(211) : SLICE_X73Y137.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(9) : SLICE_X73Y138.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(7)12 : SLICE_X74Y120.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(5)12 : SLICE_X74Y122.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_cnt(1)2 : SLICE_X74Y138.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(13) : SLICE_X74Y145.
 nf2_core/user_data_path/ids/input_fifo/fifo/wr_ptr(0) : SLICE_X75Y80.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(71) : SLICE_X75Y92.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(46) : SLICE_X75Y106.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N79 : SLICE_X75Y126.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(8)39 : SLICE_X75Y130.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)10 :
SLICE_X76Y50.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(7)14_SW0_2 : SLICE_X76Y54.
 nf2_core/user_data_path/ids/end_of_pkt : SLICE_X76Y92.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(10) : SLICE_X76Y101.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N771 : SLICE_X76Y135.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(7)136_2 :
SLICE_X77Y44.
 nf2_core/user_data_path/op_lut_in_reg_addr(8) : SLICE_X77Y52.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N306 : SLICE_X77Y53.
 nf2_core/user_data_path/ids/state_FSM_FFd1 : SLICE_X77Y93.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(30) : SLICE_X77Y100.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(38) : SLICE_X78Y94.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(43) : SLICE_X78Y101.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta_xor(3)11_1 : SLICE_X78Y125.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(68) : SLICE_X79Y95.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)216_SW0_SW0_2 : SLICE_X79Y132.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)90 :
SLICE_X80Y55.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(2) : SLICE_X80Y87.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(6)12 : SLICE_X80Y121.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N51 : SLICE_X80Y141.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg(1) : SLICE_X80Y146.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(5)17 : SLICE_X82Y46.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)73 :
SLICE_X82Y53.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_addr(1) : SLICE_X82Y71.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(18) : SLICE_X82Y88.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(27) : SLICE_X82Y106.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)81 :
SLICE_X83Y57.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q<31> : SLICE_X83Y119.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N711 : SLICE_X83Y128.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N64 : SLICE_X83Y132.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(38) : SLICE_X84Y63.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(26) : SLICE_X84Y97.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(55) : SLICE_X84Y99.
 nf2_core/user_data_path/output_port_lookup/mac_0(16) : SLICE_X85Y51.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)2 : SLICE_X85Y133.
 nf2_core/user_data_path/ids_in_data(36) : SLICE_X86Y73.
 nf2_core/user_data_path/output_port_lookup/mac_0(35) : SLICE_X87Y58.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(5)14_SW0_2 : SLICE_X87Y63.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)19 :
SLICE_X87Y64.
 nf2_core/user_data_path/output_port_lookup/arp_rd_addr(3) : SLICE_X88Y54.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)24 :
SLICE_X88Y59.
 nf2_core/user_data_path/output_port_lookup/mac_1(43) : SLICE_X88Y62.
 nf2_core/user_data_path/output_port_lookup/mac_0(45) : SLICE_X88Y64.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(24) : SLICE_X88Y75.
 nf2_core/user_data_path/output_port_lookup/mac_0(29) : SLICE_X89Y53.
 nf2_core/user_data_path/output_port_lookup/mac_1(19) : SLICE_X89Y54.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(15)10 : SLICE_X89Y66.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(27) : SLICE_X89Y76.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_next_hop_ip(17) : SLICE_X90Y34.
 nf2_core/user_data_path/output_port_lookup/mac_3(15) : SLICE_X90Y54.
 nf2_core/user_data_path/output_port_lookup/mac_1(1) : SLICE_X90Y56.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(5)78 : SLICE_X90Y83.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_cmp_din(27) : SLICE_X90Y127.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(4)14_SW0_2 : SLICE_X91Y60.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(47) : SLICE_X92Y85.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(15) : SLICE_X92Y90.
 nf2_core/user_data_path/output_port_lookup/mac_2(11) : SLICE_X93Y57.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(6) : SLICE_X93Y83.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_0(3) : SLICE_X93Y85.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N118 : SLICE_X93Y123.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_0(7) : SLICE_X94Y89.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(11)36 : SLICE_X94Y90.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1(3) : SLICE_X94Y121.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(33) : SLICE_X95Y81.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(46) : SLICE_X95Y83.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/second_word : SLICE_X95Y84.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(3) : SLICE_X95Y85.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(34) : SLICE_X95Y86.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(33) : SLICE_X96Y80.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(15) : SLICE_X96Y83.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_1(5) : SLICE_X96Y84.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_1(6) : SLICE_X96Y85.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(7) : SLICE_X96Y91.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(3) : SLICE_X97Y84.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(13) : SLICE_X97Y86.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(38) : SLICE_X97Y87.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(37) : SLICE_X97Y88.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(1) : SLICE_X98Y77.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(5) : SLICE_X98Y80.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(7) : SLICE_X98Y84.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(10) : SLICE_X98Y85.
 N354 : SLICE_X98Y116.
 N356 : SLICE_X98Y118.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux00033 : SLICE_X99Y75.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(4) : SLICE_X99Y77.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(14) : SLICE_X99Y85.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(43) : SLICE_X99Y90.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_0(0) : SLICE_X100Y78.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_mux0001(8) : SLICE_X100Y80.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(23) : SLICE_X100Y110.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(5) : SLICE_X101Y81.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(57) : SLICE_X101Y86.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(10) : SLICE_X101Y88.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(25) : SLICE_X101Y109.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/N32 : SLICE_X102Y79.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(11) : SLICE_X102Y92.
 nf2_core/user_data_path/output_port_lookup/preprocess_control/N5 : SLICE_X103Y74.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_nxt(7)19 : SLICE_X105Y167.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(1) : SLICE_X107Y82.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(12) : SLICE_X108Y114.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(27) : SLICE_X110Y40.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(28) : SLICE_X110Y47.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(16) : SLICE_X111Y18.
 nf2_core/cpu_q_dma_wr_data(3)(13) : SLICE_X112Y123.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(4) : SLICE_X115Y110.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/N39 : SLICE_X115Y118.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(18) : SLICE_X119Y69.


The following Nets were re-routed.
----------------------------------
 nf2_core/in_data(6)(21).
 nf2_core/user_data_path/output_port_lookup/reset_1.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<5>.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000040.
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_rx_badframe.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(31).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<0>.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or0000241.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_state_nxt(3)123.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_state_nxt(3)110.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_state(3).
 nf2_core/mac_groups[1].nf2_mac_grp/gmac_rx_badframe.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_state_nxt(3)1.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(15).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/max_frame_length(10).
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_rx_badframe.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(8).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(9).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(24).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(10).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/N5.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(19).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(0).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(1).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_jumbo_en_reg.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(28).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(4).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(5).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(3).
 nf2_core/user_data_path/op_lut_in_reg_data(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N59.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N611.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(6).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(7).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(8).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(9).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(12).
 nf2_core/core_256kb_0_reg_grp/int_reg_req_9_or0000.
 nf2_core/core_256kb_0_reg_rd_wr_L(9).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(13).
 rgmii_2_io/rgmii_rx_ctl_reg.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Mcompar_rx_state_cmp_gt0000_cy(12).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(5).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/max_frame_length(10).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(6).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<4>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<5>.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<4>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<5>.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(13).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_cmp_eq0001.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Mcompar_rx_state_cmp_gt0000_cy(12).
 nf2_core/user_data_path/output_port_lookup/word_ETH_IP_VER.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(0).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<45>.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_jumbo_en_reg.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(2).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(3).
 nf2_core/cpu_q_dma_wr_data(3)(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(3).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N2.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(4).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(5).
 nf2_core/user_data_path/input_arbiter/nearly_full(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(47).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(60).
 nf2_core/in_data(1)(43).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/max_frame_length(10).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(6).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(7).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(8).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(9).
 nf2_core/user_data_path/op_lut_in_rdy.
 nf2_core/user_data_path/input_arbiter/state_next_0_and0001.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(10).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(11).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(12).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter(13).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N591.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N14.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/addr_good69.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/addr_good12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_b.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_ack.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_cmp_eq0004.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_rd_wr_L_held_not0001.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_cmp_eq0007.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_31_not0001.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(24).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(60).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_local(22).
 nf2_core/in_data(2)(22).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_local(54).
 nf2_core/in_data(2)(54).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<
4>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<
5>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(46).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<56>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<57>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(20).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(21).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_queue_delta(1).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_pulled.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<10>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<11>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(10).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(15).
 nf2_core/nf2_dma/nf2_dma_que_intfc/state_FSM_FFd1.
 nf2_core/nf2_dma/sys_rxfifo_nearly_full.
 nf2_core/user_data_path/op_lut_in_reg_data(5).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25)_bdd4.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(27).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N8.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(27).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(4).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_not0001.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_init.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25)_bdd4.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(27).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N8.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg(7).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg(1).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(27).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(4).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count<6>.
 nf2_core/core_256kb_0_reg_addr(179).
 nf2_core/core_256kb_0_reg_addr(177).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N55.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/rd_ptr(0).
 nf2_core/user_data_path/input_arbiter/rd_en(6).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/rd_ptr(1).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/Result(1)1.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_not0001.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_init.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25)_bdd4.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(27).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(24).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(15).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_not0001.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_init.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25)_bdd4.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(27).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N8.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(24).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg(1).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(27).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(12).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/ram_wr_en.
 nf2_core/user_data_path/reset_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N24.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_en_reg.
 nf2_core/user_data_path/op_lut_in_data(50).
 nf2_core/user_data_path/output_port_lookup/word_IP_DST_LO.
 nf2_core/user_data_path/op_lut_in_reg_data(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N531.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(21).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/ram_wr_en.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<16>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<17>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(52).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(53).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<31>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_b_delayed_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_b_delayed.
 nf2_core/user_data_path/input_arbiter/nearly_full(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(45).
 nf2_core/in_data(1)(41).
 nf2_core/cpu_q_dma_wr(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1_1.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_and0000.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/N19.
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_tx_ack.
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo_empty.
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/empty.
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/empty_nxt.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd2.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/rd_ptr(0).
 nf2_core/user_data_path/input_arbiter/rd_en(0).
 nf2_core/user_data_path/input_arbiter/N5.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/depth_not0001.
 nf2_core/user_data_path/output_queues/store_pkt/N0.
 nf2_core/user_data_path/output_queues/store_pkt/N10.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(68).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/Madd_pkt_word_len_out_addsub000016.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<47>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<48>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<49>.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/depth_not0001.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(12).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(13).
 nf2_core/in_data(4)(24).
 nf2_core/in_ctrl(6)(2).
 reset1_3.
 nf2_core/user_data_path/op_lut_in_reg_data(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N62.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N32.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_cmp_eq0000.
 nf2_core/user_data_path/output_port_lookup/preprocess_control/N7.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(36).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd7-In112.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N18.
 nf2_core/in_data(7)(33).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_cnt(1)2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/Madd_pkt_word_len_out_addsub000014.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(2).
 nf2_core/in_ctrl(1)(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(10).
 nf2_core/in_data(7)(10).
 nf2_core/cpu_q_dma_wr(1).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/ram_wr_en.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<0>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<1>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<1>.
 nf2_core/in_data(1)(16).
 nf2_core/nf2_mdio/addr_good217.
 nf2_core/nf2_mdio/N10.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<2>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<3>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count2.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count3.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<3>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<4>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count4.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count5.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<5>.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/N31.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<6>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<7>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count6.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count7.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<7>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<8>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count8.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_1_ack.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_req_not0002.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/depth(0).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/depth(1).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Result(1)2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(61).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/ram_wr_en.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<18>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<19>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(54).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(55).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(24).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(25).
 nf2_core/in_data(1)(12).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(63).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(3).
 nf2_core/in_ctrl(7)(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(59).
 nf2_core/in_data(7)(59).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(15).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N19.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N01.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(29).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(46).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(47).
 nf2_core/user_data_path/op_lut_in_data(48).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/ram_wr_en.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<1>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(63).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<6>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<7>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/_in_pkt_not000119.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/_in_pkt_not000119.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/_in_pkt_not000119.
 nf2_core/in_data(1)(20).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(53).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(3).
 nf2_core/in_data(4)(47).
 nf2_core/nf2_dma/cpci_txfifo_wr_data(15).
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state(0).
 nf2_core/nf2_mdio/phy_rd_data(7).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/DEBUG_RAM_RD_EN.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/tag_hit.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_47_and0000.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(50).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(56).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(57).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(66).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)86.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<12>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<13>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(48).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(49).
 nf2_core/cpu_q_dma_wr_data(1)(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_we_b.
 nf2_core/in_data(4)(10).
 nf2_core/in_data(4)(39).
 nf2_core/user_data_path/output_queues/store_pkt/rd_dst_oq_cmp_eq0000.
 nf2_core/user_data_path/output_queues/parsed_pkt_word_len(3).
 nf2_core/user_data_path/op_lut_in_data(23).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(4).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_wr_addr_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_rd_addr_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)50.
 nf2_core/user_data_path/output_queues/parsed_pkt_word_len(4).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In.
 nf2_core/user_data_path/input_arbiter/rd_en(2).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_cmp_eq0001.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_no_chk_crc_reg.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_no_chk_crc_reg_next.
 nf2_core/user_data_path/input_arbiter/rd_en(5).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/depth(1).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_no_chk_crc_reg.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_no_chk_crc_reg_next.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(12).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_cmp_eq0001.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_no_chk_crc_reg.
 nf2_core/mac_groups[3].nf2_mac_grp/disable_crc_check.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_no_chk_crc_reg_next.
 nf2_core/in_data(4)(0).
 nf2_core/in_data(4)(8).
 nf2_core/user_data_path/op_lut_in_reg_addr(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(13).
 nf2_core/in_data(4)(7).
 nf2_core/user_data_path/op_lut_in_reg_addr(15).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(15).
 nf2_core/user_data_path/op_lut_in_data(54).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_cmp_din(0).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N129.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_cmp_din(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)91.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_cmp_din(4).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_cmp_din(8).
 nf2_core/user_data_path/op_lut_in_reg_data(0).
 nf2_core/user_data_path/op_lut_in_reg_data(1).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/txfifo_wr.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N118.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_cmp_din(12).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_cmp_din(16).
 nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn(4).
 nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn(2).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_cmp_din(17).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/comp1.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/txfifo_wr.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_cmp_eq0003.
 nf2_core/nf2_reg_grp_u/cpu_rd_data(9).
 nf2_core/nf2_reg_grp_u/N10.
 nf2_core/cpu_q_dma_wr_ctrl(2)(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<56>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<57>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(20).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(21).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/depth_not0001.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/depth(2).
 nf2_core/cpci_bus/pci2net_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin<1>.
 nf2_core/cpci_reg_fifo_empty.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/depth(0).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/depth_not0001.
 nf2_core/in_wr(5).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/depth(1).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/depth(2).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Result(1)2.
 nf2_core/user_data_path/input_arbiter/empty(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<48>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<49>.
 nf2_core/user_data_path/input_arbiter/state_next_0_and000168_1.
 nf2_core/user_data_path/input_arbiter/state_next_0_and00014.
 nf2_core/user_data_path/input_arbiter/state_next_0_and00019.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(12).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(13).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(19).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(43).
 nf2_core/in_data(7)(43).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(19).
 nf2_core/in_data(7)(19).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<41>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<38>.
 nf2_core/in_wr(7).
 nf2_core/user_data_path/input_arbiter/rd_en(7).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/depth_not0001.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(2).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(66).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(59).
 nf2_core/in_data(4)(59).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_local(1).
 nf2_core/in_ctrl(4)(1).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1.
 nf2_core/in_data(4)(30).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_12.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_cmp_eq0006.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_next(0).
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_rx_dvld.
 nf2_core/nf2_mdio/state(0).
 nf2_core/user_data_path/output_queues/reset_1.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N28.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)86.
 nf2_core/user_data_path/oq_in_wr.
 nf2_core/user_data_path/output_queues/pkt_removed.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state(4).
 nf2_core/cpu_q_dma_wr_ctrl(2)(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(17).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(18).
 nf2_core/out_data(7)(33).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(1).
 nf2_core/user_data_path/input_arbiter/state_next_0_and000129.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(3).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_local(2).
 nf2_core/in_ctrl(4)(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(3).
 nf2_core/in_data(7)(3).
 nf2_core/core_256kb_0_reg_wr_data(134).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg_not0001.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<37>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<39>.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/depth(1).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/depth(2).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/depth(0).
 nf2_core/user_data_path/input_arbiter/empty(7).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/depth(1).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/depth(0).
 nf2_core/user_data_path/input_arbiter/empty(1).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Result(1)2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_not0001.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(18).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(65).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(16).
 nf2_core/in_data(4)(16).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(58).
 nf2_core/in_data(4)(58).
 nf2_core/core_4mb_reg_addr(37).
 nf2_core/core_4mb_reg_addr(36).
 nf2_core/core_256kb_0_reg_rd_data(133).
 nf2_core/core_256kb_0_reg_rd_data(149).
 nf2_core/core_256kb_0_reg_grp/_varindex0001(5).
 nf2_core/core_256kb_0_reg_rd_data(5).
 nf2_core/core_256kb_0_reg_rd_data(21).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(20).
 nf2_core/core_256kb_0_reg_rd_data(134).
 nf2_core/core_256kb_0_reg_rd_data(150).
 nf2_core/core_256kb_0_reg_grp/_varindex0001(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)86.
 nf2_core/core_256kb_0_reg_rd_data(6).
 nf2_core/core_256kb_0_reg_rd_data(22).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<4>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<5>.
 nf2_core/core_256kb_0_reg_rd_data(135).
 nf2_core/core_256kb_0_reg_rd_data(151).
 nf2_core/core_256kb_0_reg_grp/_varindex0001(7).
 nf2_core/core_256kb_0_reg_rd_data(7).
 nf2_core/core_256kb_0_reg_rd_data(23).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(21).
 nf2_core/core_256kb_0_reg_rd_data(136).
 nf2_core/core_256kb_0_reg_rd_data(152).
 nf2_core/core_256kb_0_reg_grp/_varindex0001(8).
 nf2_core/out_data(3)(38).
 nf2_core/core_256kb_0_reg_rd_data(8).
 nf2_core/core_256kb_0_reg_rd_data(24).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N22.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(30).
 nf2_core/core_256kb_0_reg_rd_data(137).
 nf2_core/core_256kb_0_reg_rd_data(153).
 nf2_core/core_256kb_0_reg_grp/_varindex0001(9).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(22).
 nf2_core/core_256kb_0_reg_rd_data(9).
 nf2_core/core_256kb_0_reg_rd_data(25).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(14).
 nf2_core/core_256kb_0_reg_rd_data(129).
 nf2_core/core_256kb_0_reg_rd_data(145).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)22.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/ram_rd_en.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)86.
 nf2_core/core_256kb_0_reg_rd_data(1).
 nf2_core/core_256kb_0_reg_rd_data(17).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/_or0000.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000040.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(23).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(53).
 nf2_core/core_256kb_0_reg_rd_data(138).
 nf2_core/core_256kb_0_reg_rd_data(154).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(25).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(29).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(25).
 nf2_core/in_data(7)(25).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(29).
 nf2_core/in_data(7)(29).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/depth_not0001.
 nf2_core/user_data_path/input_arbiter/rd_en(1).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Result(1)2.
 nf2_core/out_data(3)(40).
 nf2_core/core_256kb_0_reg_rd_data(26).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N67.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N108.
 nf2_core/cpu_q_dma_wr_data(1)(12).
 nf2_core/cpu_q_dma_wr_ctrl(1)(0).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(17).
 nf2_core/core_256kb_0_reg_rd_data(139).
 nf2_core/core_256kb_0_reg_rd_data(155).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)50.
 nf2_core/core_256kb_0_reg_rd_data(11).
 nf2_core/core_256kb_0_reg_rd_data(27).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(28).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(29).
 nf2_core/core_256kb_0_reg_rd_data(140).
 nf2_core/core_256kb_0_reg_rd_data(156).
 nf2_core/core_256kb_0_reg_ack(9).
 nf2_core/core_256kb_0_reg_rd_data(12).
 nf2_core/core_256kb_0_reg_rd_data(28).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_req_d1.
 nf2_core/core_256kb_0_reg_rd_data(141).
 nf2_core/core_256kb_0_reg_rd_data(157).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_or0000_SW0/O.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(6).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_mux0000.
 nf2_core/core_256kb_0_reg_rd_data(29).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_sent.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N01.
 nf2_core/core_256kb_0_reg_rd_data(142).
 nf2_core/core_256kb_0_reg_rd_data(158).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N01.
 nf2_core/core_256kb_0_reg_rd_data(14).
 nf2_core/core_256kb_0_reg_rd_data(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_b.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_reg_wr.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_we_a_SW1_1.
 nf2_core/core_256kb_0_reg_rd_data(143).
 nf2_core/core_256kb_0_reg_rd_data(159).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_almost_full.
 nf2_core/core_256kb_0_reg_rd_data(15).
 nf2_core/core_256kb_0_reg_rd_data(31).
 nf2_core/core_256kb_0_reg_rd_data(130).
 nf2_core/core_256kb_0_reg_rd_data(146).
 nf2_core/core_256kb_0_reg_grp/_varindex0001(2).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or0000145.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or0000172.
 nf2_core/core_256kb_0_reg_rd_data(2).
 nf2_core/core_256kb_0_reg_rd_data(18).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or0000145.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or0000172.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(15).
 nf2_core/in_data(5)(15).
 nf2_core/in_data(5)(45).
 nf2_core/core_256kb_0_reg_rd_data(131).
 nf2_core/core_256kb_0_reg_rd_data(147).
 nf2_core/core_256kb_0_reg_grp/_varindex0001(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<42>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<43>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(7).
 nf2_core/in_data(7)(7).
 nf2_core/core_256kb_0_reg_rd_data(3).
 nf2_core/core_256kb_0_reg_rd_data(19).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(50).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(63).
 nf2_core/core_256kb_0_reg_rd_data(132).
 nf2_core/core_256kb_0_reg_rd_data(148).
 nf2_core/core_256kb_0_reg_grp/_varindex0001(4).
 nf2_core/core_256kb_0_reg_rd_data(4).
 nf2_core/core_256kb_0_reg_rd_data(20).
 nf2_core/core_4mb_reg_ack(1).
 nf2_core/core_256kb_0_reg_ack(6).
 nf2_core/unused_reg_core_256kb_0[7]..unused_reg_core_256kb_0_x/reg_req_d1.
 nf2_core/core_256kb_0_reg_ack(4).
 nf2_core/unused_reg_core_256kb_0[5]..unused_reg_core_256kb_0_x/reg_req_d1.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N69.
 nf2_core/core_256kb_0_reg_ack(2).
 nf2_core/core_256kb_0_reg_ack(0).
 nf2_core/core_256kb_0_reg_rd_data(128).
 nf2_core/core_256kb_0_reg_rd_data(144).
 nf2_core/core_256kb_0_reg_rd_data(16).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_2_1.
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_nxt(1).
 nf2_core/nf2_dma/sys_txfifo_rd_valid_bytes(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(22).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(47).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_nxt(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<40>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<36>.
 nf2_core/user_data_path/input_arbiter/rd_en(4).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/depth_not0001.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(0).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(10).
 nf2_core/in_ctrl(4)(5).
 nf2_core/cpu_q_dma_wr_ctrl(1)(1).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld(5).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_11.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(12).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(12).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_in_q_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_min_not0001_inv.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N36.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N96.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(14).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(14).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(15).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(16).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_111.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(17).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(17).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(17).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N40.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(3).
 nf2_core/user_data_path/output_queues/parsed_pkt_byte_len(3).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(18).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N23.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(23).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(63).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt(3).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(45).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(17).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta(2).
 nf2_core/user_data_path/output_queues/parsed_pkt_byte_len(9).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_cnt(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(66).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(6).
 nf2_core/in_ctrl(7)(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(62).
 nf2_core/in_data(7)(62).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt(2).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt(1).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt(0).
 nf2_core/in_data(4)(15).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta(3).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N61.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_in_d1(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_wr_addr(1).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_req_internal.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_req_out_cmp_eq0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_req_out_cmp_eq0001.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N01.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_in_d1_not0001
.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_rd_wr_L_out
.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(16).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(30).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(48).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_and0001_inv.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(64).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(15).
 nf2_core/nf2_dma/nf2_dma_regs/control_reg(14).
 nf2_core/nf2_dma/nf2_dma_regs/N14.
 nf2_core/nf2_dma/nf2_dma_regs/control_reg_nxt(14).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(44).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(31).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(28).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/N30.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/N41.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(0).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/N13.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta(6).
 rgmii_3_io/gmii_rx_er_reg.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_in_d1(3).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta(7).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta(8).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta(8).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(13).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/N5.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(13).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(65).
 nf2_core/user_data_path/input_arbiter/nearly_full(3).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(13).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/N5.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(13).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(49).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(45).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<0>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(37).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_req_held_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_req_held.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(1).
 nf2_core/cpu_q_dma_rd(0).
 nf2_core/cpu_q_dma_rd(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(69).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(65).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(46).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_addr(4).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_encoded_addr(4).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta(2).
 nf2_core/in_ctrl(5)(6).
 nf2_core/in_data(5)(63).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_ack_del(3).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_vld.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_bad_delta.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N14.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd1-In.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_vld_out.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N30.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<6>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(42).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(51).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(17).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N18.
 nf2_core/user_data_path/output_port_lookup/preprocess_control/N0.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(43).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_vld_and0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(44).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(0)(5).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(7)(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(15).
 nf2_core/nf2_mdio/cmd_reg(25).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(7)(7).
 nf2_core/user_data_path/output_queues/src_oq(1).
 nf2_core/user_data_path/output_queues/src_oq(0).
 nf2_core/user_data_path/output_queues/src_oq_empty(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(20).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(56).
 nf2_core/user_data_path/output_queues/src_oq_empty(3).
 nf2_core/user_data_path/output_queues/src_oq_empty(2).
 nf2_core/user_data_path/output_queues/src_oq_empty(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(12).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(26).
 nf2_core/user_data_path/output_queues/enable_send_pkt(7).
 nf2_core/user_data_path/output_queues/enable_send_pkt(6).
 nf2_core/user_data_path/output_queues/enable_send_pkt(5).
 nf2_core/user_data_path/output_queues/enable_send_pkt(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(52).
 nf2_core/user_data_path/output_queues/enable_send_pkt(3).
 nf2_core/user_data_path/output_queues/enable_send_pkt(2).
 nf2_core/user_data_path/output_queues/enable_send_pkt(1).
 nf2_core/user_data_path/output_queues/enable_send_pkt(0).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(7).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(24).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N161.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(18).
 nf2_core/user_data_path/output_queues/dst_oq(1).
 nf2_core/user_data_path/output_queues/dst_oq(2).
 nf2_core/user_data_path/output_queues/dst_oq(0).
 nf2_core/user_data_path/output_queues/dst_oq_full(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(7).
 nf2_core/user_data_path/output_queues/dst_oq_full(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(40).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/N14.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_next(3).
 gmii_1_txd_int(3).
 nf2_core/user_data_path/output_queues/dst_oq_full(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(3).
 nf2_core/user_data_path/output_queues/dst_oq_full(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(59).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_addr_a(2)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N35.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/wr_update_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_stored_reg_ack.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd1.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/N14.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_next(3).
 gmii_3_txd_int(3).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(19).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(19).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(2).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(20).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(20).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/N12.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_next(5).
 gmii_3_txd_int(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state(0).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(29).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(17).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(3).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(3).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(3).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(3).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(37).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(69).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(57).
 nf2_core/in_data(7)(53).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(16).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(28).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(23).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(23).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(23).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(30).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(30).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg(5).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(38).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(38).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(38).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<50>.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(24).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(24).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(24).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(24).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)9.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(61).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(31).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(31).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<6>.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(31).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(39).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(39).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(39).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(39).
 nf2_core/user_data_path/output_queues/input_fifo/fifo_rd_en.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(46).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(10).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(25).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(25).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(25).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(11).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(25).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(32).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(32).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(14).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(32).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(32).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(4).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(4).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(4).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(4).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(4).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(47).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(47).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(47).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(47).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(47).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(15).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(13).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_addr(2).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(15).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(13).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(26).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(15).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(13).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_wr.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(15).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(13).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(26).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(33).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(33).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(13).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_addr(2).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(33).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(33).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(33).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(40).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(40).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(40).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(40).
 nf2_core/in_data(3)(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(62).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_addr(3).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(48).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(48).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(48).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(11).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/Madd_pkt_word_len_out_addsub000016.
 nf2_core/in_data(3)(11).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(64).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(55).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(22).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/reg_ack_nxt.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(55).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(23)146_1.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(23).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(30).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(27).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(27).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(66).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(67).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(34).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(34).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(34).
 nf2_core/nf2_mdio/state_nxt(0).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(34).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(41).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(41).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(41).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(41).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(22)146_1.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(22).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(9).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(49).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(56).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(56).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(56).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(56).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(56).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(56).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(56).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(35).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(35).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(68).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(69).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(42).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(42).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(45).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(5).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(13).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(57).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(57).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(57).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(57).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(57).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(7).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(7).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_oq(2).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(7).
 nf2_core/in_ctrl(3)(4).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(36).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_6_not000126_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_6_not000110.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_src_wr_done.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_6_not0001.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(43).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(50).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(50).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(14).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(50).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(50).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(58).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/N1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_addr_a(2).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(58).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(58).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(58).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(8).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(8).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(44).
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_ctrl(0).
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_ctrl(1).
 nf2_core/nf2_dma/sys_rxfifo_wr_eop.
 nf2_core/nf2_dma/pkt_egress.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(2)120.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(21).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(30).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(2)132_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_ack.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(51).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(21).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(31).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(30).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(2)132_1.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(59).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(59).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(59).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(2)120.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(21).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg(0).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(31).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(30).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(2)132_1.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(59).
 nf2_core/user_data_path/output_queues/remove_pkt/header_parse_state_next34.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(9).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(9).
 nf2_core/nf2_dma/nf2_dma_regs/control_reg(10).
 nf2_core/nf2_dma/nf2_dma_regs/control_reg_nxt(10).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_state_nxt(1)112.
 nf2_core/user_data_path/op_lut_in_data(45).
 nf2_core/nf2_dma/nf2_dma_regs/control_reg(13).
 nf2_core/nf2_dma/nf2_dma_regs/control_reg_nxt(13).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(45).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(14).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(14).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(29).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(20).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(26).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(3)132_1.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(52).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(52).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(52).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_or0000.
 nf2_core/sram_reg_addr(2).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_data_word(10).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(10).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(29).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(20).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(30).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(26).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg(2).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(3)132_1.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(52).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(52).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(3)120.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(29).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(20).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(26).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(3)132_1.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(3)120.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(29).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(20).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(26).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(3)132_1.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(6).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(6).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(6).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_data_word(13).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(13).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(53).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_data_word(14).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(14).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(53).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(53).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(15).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(60).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wq2_rptr(1).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wgraynext(0).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(60).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/N4.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_state_nxt(1)131.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_state_nxt(1)112.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(54).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_state_nxt(1)131.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(0)(54).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(1)(54).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_update_a.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(62).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(4)(62).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(20).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(15).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(62).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(21).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(6)(63).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(7)(63).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(30).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(30).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(30).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In6.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(22).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(22).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(22).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In6.
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(31).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(31).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(23).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(23).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(23).
 nf2_core/core_256kb_0_reg_addr(0).
 nf2_core/core_256kb_0_reg_addr(2).
 nf2_core/core_256kb_0_reg_addr(3).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(15).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(15).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N45.
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(24).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(24).
 nf2_core/nf2_mdio/N2.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(16).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(16).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(25).
 nf2_core/user_data_path/output_queues/oq_regs/q_addr(0).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(17).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(17).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(26).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_din(19).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(18).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(18).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(18).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl(0)(0).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(27).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N43.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(19).
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/rd_ptr(1).
 nf2_core/user_data_path/output_port_lookup/from_cpu_output_port(6).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(28).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(29).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(29).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(29).
 nf2_core/user_data_path/output_port_lookup/from_cpu_output_port(7).
 nf2_core/device_id_reg/N8.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(32).
 nf2_core/device_id_reg/N6.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(24)_bdd4.
 nf2_core/user_data_path/output_port_lookup/to_cpu_output_port(0).
 nf2_core/user_data_path/output_port_lookup/to_cpu_output_port(1).
 nf2_core/device_id_reg/N4.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(24)_bdd4.
 nf2_core/device_id_reg/reg_rd_data_mux0000(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(10).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/Madd_wbinnext.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wbinnext(1).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/waddr(0).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/waddr(1).
 nf2_core/nf2_dma/sys_rxfifo_wr.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/Msub_subtract_addsub0000_cy(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(11).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/waddr(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(11).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In2.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(12).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_en_reg.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In2.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(12).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_en_reg.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(13).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N32.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(13).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N32.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(14).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25)144_1.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(28).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(14).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25)144_1.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(28).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg(3).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(6).
 nf2_core/in_data(1)(0).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25)144_1.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(24)_bdd4.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(28).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg(3).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(6).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/rd_ptr(0).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/rd_ptr(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_b_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(10).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25)144_1.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(24)_bdd4.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(28).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg(3).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(15).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(24).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(17).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(17).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(19).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(28).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(19).
 nf2_core/user_data_path/op_lut_in_reg_data(10).
 nf2_core/user_data_path/op_lut_in_reg_data(11).
 nf2_core/user_data_path/op_lut_in_reg_data(12).
 nf2_core/user_data_path/op_lut_in_reg_data(13).
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr(1).
 nf2_core/user_data_path/op_lut_in_reg_data(14).
 nf2_core/user_data_path/op_lut_in_reg_data(15).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In21.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/N3.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/N2.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_badframe_out_next.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In21.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/N3.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/N2.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_badframe_out_next.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/rd_ptr(1).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Result(1)1.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In21.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_next(5).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld(5).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In21.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_next(5).
 nf2_core/nf2_reg_grp_u/cpu_addr(20).
 nf2_core/cpci_reg_addr(22).
 nf2_core/nf2_reg_grp_u/cpu_addr_nxt(20).
 nf2_core/nf2_mdio/N3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N7.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_ack.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(11).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_11
.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_stored_nxt4.
 nf2_core/in_data(2)(52).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_13
.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/N5.
 nf2_core/in_data(2)(10).
 nf2_core/in_data(2)(51).
 nf2_core/in_data(2)(19).
 nf2_core/in_data(2)(50).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/_varindex0000(19).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/_varindex0000(50).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N6.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(2).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(4).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(4).
 nf2_core/in_data(2)(44).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(5).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(5).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(0).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(6).
 nf2_core/cpu_q_dma_wr_data(3)(13).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(0).
 nf2_core/device_id_reg/N0.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(1).
 nf2_core/in_data(2)(42).
 nf2_core/device_id_reg/reg_rd_data_mux0000(11).
 nf2_core/nf2_mdio/phy_wr_data(15).
 nf2_core/nf2_mdio/wr_data(15).
 nf2_core/nf2_mdio/wr_data_nxt(15).
 nf2_core/device_id_reg/reg_rd_data_mux0000(14).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(25).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(16).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_out(10).
 nf2_core/nf2_dma/nf2_dma_regs/N4.
 nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_mux0000(10).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(1).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_out(11).
 nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_mux0000(11).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_out(12).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(25).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg(0).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(16).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(31).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(7)132_1.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_out(13).
 nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_mux0000(13).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(7)120.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(25).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(16).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(7)132_1.
 nf2_core/in_data(2)(14).
 nf2_core/in_data(2)(39).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_out(14).
 nf2_core/nf2_mdio/N12.
 nf2_core/nf2_mdio/N111.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/_varindex0000(14).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/_varindex0000(39).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_out(15).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N100.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(7)120.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(25).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(16).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg(6).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(7)132_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_removed_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_removed_reg_acked_mux0000.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(2).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/addr_good.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(2).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(6).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(2).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(3).
 nf2_core/user_data_path/op_lut_in_reg_data(2).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(3).
 nf2_core/user_data_path/op_lut_in_reg_data(6).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(4).
 nf2_core/user_data_path/op_lut_in_reg_data(8).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(5).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(5).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N33.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_ack.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8>.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(7).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(8).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(8).
 nf2_core/nf2_dma/nf2_dma_regs/ingress_pkt_cnt_delta.
 nf2_core/nf2_dma/pkt_ingress.
 nf2_core/nf2_dma/nf2_dma_regs/N24.
 nf2_core/nf2_dma/nf2_dma_regs/ingress_pkt_cnt_delta_mux0000.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(8).
 nf2_core/wr_0_data(44).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(44).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(44).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(9).
 nf2_core/user_data_path/udp_reg_src_in(0).
 nf2_core/user_data_path/udp_reg_src_in(1).
 nf2_core/user_data_path/in_arb_in_reg_req.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(12).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_7.
 nf2_core/core_256kb_0_reg_req(12).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_req_d1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/comp1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_o
r0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_full.
 nf2_core/nf2_reg_grp_u/N2.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(0).
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_vld_latched.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(4).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(15).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(8)132_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(2).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(8)120.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(15).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(8)132_1.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_next_hop_ip(1).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(8)120.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(15).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(8)132_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_mux0000(8).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_next_hop_ip(8).
 nf2_core/user_data_path/output_port_lookup/is_broadcast.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_next_hop_ip(10).
 nf2_core/nf2_dma/sys_txfifo_rd_data(14).
 nf2_core/cpu_q_dma_wr_data(0)(14).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_next_hop_ip(20).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_mux0000(20).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_next_hop_ip(21).
 nf2_core/cpu_q_dma_wr_data(1)(13).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_next_hop_ip(22).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_mux0000(22).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<27>.
 nf2_core/cpu_q_dma_wr_data(1)(14).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_next_hop_ip(31).
 nf2_core/nf2_dma/sys_txfifo_rd_data(15).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_next_hop_ip(23).
 nf2_core/cpu_q_dma_wr_data(2)(10).
 nf2_core/cpu_q_dma_wr_data(2)(12).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_next_hop_ip(16).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_next_hop_ip(25).
 nf2_core/cpu_q_dma_wr_data(2)(13).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_next_hop_ip(17).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_next_hop_ip(18).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_next_hop_ip(18).
 nf2_core/cpu_q_dma_wr_data(2)(15).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_next_hop_ip(27).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_next_hop_ip(29).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_0.
 nf2_core/cpu_q_dma_wr_data(3)(14).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_1.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/cam_we_not0001.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_3.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_3.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_4.
 nf2_core/device_id_reg/Mrom__varindex000030_f5.
 nf2_core/device_id_reg/Mrom__varindex000030.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_7.
 nf2_core/user_data_path/oq_in_rdy.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_a_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(0).
 nf2_core/in_data(2)(63).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(2).
 nf2_core/user_data_path/output_queues/store_pkt/N40.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(15).
 nf2_core/wr_0_addr(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_cmp_eq0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_num_pkts_in_q_done_held_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7_mux0000112.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(3).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(6).
 nf2_core/in_data(2)(57).
 nf2_core/in_data(2)(62).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(7).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/_varindex0000(57).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[2].in_arb_fifo/_varindex0000(62).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N11.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(8).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_not0001.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N52.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_not0001.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_not0001.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N34.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_not0001.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N34.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(6).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_pulled_nxt25_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(9).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(10).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(7).
 nf2_core/cpu_q_dma_wr(0).
 nf2_core/cpu_q_dma_wr_ctrl(0)(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N02.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N02.
 nf2_core/cpu_q_dma_wr(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N02.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<2>.
 nf2_core/cpu_q_dma_wr_ctrl(3)(1).
 nf2_core/cpu_q_dma_wr_ctrl(3)(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N02.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N12.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>.
 nf2_core/user_data_path/udp_reg_data_in(10).
 nf2_core/user_data_path/udp_reg_master/reg_data_out_mux0000(10).
 nf2_core/user_data_path/in_arb_in_reg_data(10).
 nf2_core/user_data_path/udp_reg_data_in(11).
 nf2_core/user_data_path/udp_reg_master/reg_data_out_mux0000(11).
 nf2_core/user_data_path/in_arb_in_reg_data(11).
 nf2_core/user_data_path/udp_reg_data_in(12).
 nf2_core/user_data_path/udp_reg_master/reg_data_out_mux0000(12).
 nf2_core/user_data_path/in_arb_in_reg_data(12).
 nf2_core/user_data_path/udp_reg_data_in(13).
 nf2_core/user_data_path/udp_reg_master/reg_data_out_mux0000(13).
 nf2_core/user_data_path/in_arb_in_reg_data(13).
 nf2_core/user_data_path/udp_reg_data_in(14).
 nf2_core/user_data_path/udp_reg_master/reg_data_out_mux0000(14).
 nf2_core/user_data_path/in_arb_in_reg_data(14).
 nf2_core/user_data_path/udp_reg_data_in(15).
 nf2_core/user_data_path/in_arb_in_reg_data(15).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<3>.
 nf2_core/user_data_path/output_port_lookup/ip_arp/output_port_latched(6).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<5>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_a_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_a.
 nf2_core/in_data(4)(62).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(39).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(62).
 nf2_core/in_data(4)(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(12).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(15).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(59).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(12).
 nf2_core/user_data_path/output_port_lookup/ip_arp/output_port_latched(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/req_in_progress.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_mux0000(13).
 nf2_core/user_data_path/udp_reg_addr_in(13).
 nf2_core/core_reg_rd_data(14).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(14).
 nf2_core/in_data(4)(25).
 nf2_core/in_data(4)(52).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(20).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(20).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(25).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(52).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(21).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(21).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<8>.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_xor0003.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(30).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(30).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(22).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(22).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(31).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(31).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(31).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(23).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(23).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(24).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(24).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(24).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(2).
 nf2_core/in_data(4)(34).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(25).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(34).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/_varindex0000(47).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(17).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(17).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(26).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(18).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_num_pkts_in_q_done_held_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_full_pkts_in_q21.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_full_pkts_in_q_held.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(27).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(27).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<9>.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8>.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(19).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(19).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<9>.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(28).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(28).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(28).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(47).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(29).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_ack.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Result(1).
 nf2_core/user_data_path/output_queues/store_pkt/N48.
 nf2_core/user_data_path/output_queues/store_pkt/store_state(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(3
).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(3).
 nf2_core/in_data(4)(44).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr.
 nf2_core/user_data_path/output_queues/oq_regs/addr(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_we_a.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/wr_ptr(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(4).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_nxt(8)14.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_nxt(8).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N76.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N64.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(0)5.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<
4>.
 nf2_core/user_data_path/output_queues/input_fifo/fifo_empty.
 nf2_core/user_data_path/output_queues/input_fifo_empty.
 nf2_core/user_data_path/output_queues/input_fifo_rd_en.
 nf2_core/user_data_path/output_queues/input_fifo/empty_nxt.
 nf2_core/user_data_path/oq_in_reg_data(11).
 nf2_core/user_data_path/oq_in_reg_data(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(2).
 nf2_core/user_data_path/oq_in_reg_data(13).
 nf2_core/user_data_path/oq_in_reg_data(14).
 nf2_core/user_data_path/oq_in_reg_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(0).
 nf2_core/user_data_path/output_port_lookup/eth_parser/empty.
 nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/empty_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/write_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/write_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_update_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/merge_update.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/N23.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_stored_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_stored_reg_acked_mux0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N33.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_not0001.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N33.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N33.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta3.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_removed.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta9.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta_xor(4)117.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N33.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta_xor(4)117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/wr_update_a_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/wr_update_a.
 nf2_core/user_data_path/oq_in_reg_addr(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(6).
 nf2_core/user_data_path/oq_in_reg_src(1).
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/depth_not0001.
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo_rd_en.
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/depth(1).
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/depth(0).
 nf2_core/user_data_path/output_queues/remove_pkt/N23.
 nf2_core/user_data_path/output_queues/input_fifo_data_out(15).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_not0001.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_not0001.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_not0001.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_pkt_stored_delta.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_not0001.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N64.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_pkt_stored_delta3.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N64.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta(1).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(24).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N64.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_pkt_stored_delta3.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N64.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(23).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_local(21).
 nf2_core/in_data(0)(21).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/depth(1).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/depth(0).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_dout(25).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_local(23).
 nf2_core/in_data(6)(23).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(50).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_local(45).
 nf2_core/in_data(0)(45).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(20).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(20).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(21).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(21).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(30).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(30).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(19).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(22).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_b.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(31).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(31).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(8).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(23).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(23).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(28).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(16).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(25).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(25).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(25).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(17).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(17).
 nf2_core/wr_0_data(29).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(29).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(29).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(26).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(26).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(18).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(18).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(18).
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_encoded(0).
 nf2_core/user_data_path/oq_in_data(5).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(27).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(27).
 nf2_core/user_data_path/output_queues/parsed_dst_oq(0).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(19).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(19).
 nf2_core/user_data_path/output_queues/remove_pkt/N4.
 nf2_core/user_data_path/output_queues/removed_oq(2).
 nf2_core/user_data_path/output_queues/remove_pkt/removed_oq_next(2).
 nf2_core/user_data_path/oq_in_data(4).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(28).
 nf2_core/wr_0_data(64).
 nf2_core/user_data_path/output_queues/input_fifo_ctrl_out(0).
 nf2_core/user_data_path/output_queues/parsed_dst_oq(1).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(29).
 nf2_core/nf2_mdio/N13.
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_encoded(2).
 nf2_core/user_data_path/oq_in_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(9).
 nf2_core/user_data_path/output_queues/parsed_dst_oq(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(16).
 nf2_core/user_data_path/oq_in_data(0).
 nf2_core/user_data_path/oq_in_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_update_and0000.
 nf2_core/user_data_path/output_queues/parsed_pkt_byte_len(2).
 nf2_core/user_data_path/oq_in_data(1).
 nf2_core/user_data_path/oq_in_data(39).
 nf2_core/user_data_path/output_queues/store_pkt/N4.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(4)1.
 nf2_core/user_data_path/output_queues/parsed_pkt_byte_len(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_ack.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta_xor(4)118.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta12.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(44).
 nf2_core/in_data(1)(40).
 nf2_core/user_data_path/output_port_lookup/mac_2(0).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(44).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40).
 nf2_core/in_data(3)(40).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(44).
 nf2_core/user_data_path/output_port_lookup/eth_parser/state.
 nf2_core/user_data_path/output_port_lookup/eth_parser/search_req.
 nf2_core/user_data_path/output_port_lookup/eth_parser/N2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(1).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2).
 nf2_core/user_data_path/output_port_lookup/eth_parser/state_next.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40).
 nf2_core/in_data(7)(40).
 nf2_core/in_data(6)(9).
 nf2_core/in_data(6)(8).
 nf2_core/in_data(1)(50).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(9).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(36)51.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(36).
 nf2_core/in_data(3)(36).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_removed_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_removed_reg_acked_mux0000.
 nf2_core/user_data_path/output_port_lookup/mac_0(0).
 nf2_core/user_data_path/output_port_lookup/mac_1(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(11).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(1
1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(14).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(12).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_out(12).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(1
2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(4).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_data_word(0).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(0).
 nf2_core/user_data_path/output_port_lookup/mac_2(1).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_data_word(1).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/bypass_read_b_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/bypass_read_b.
 nf2_core/in_data(6)(29).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_data_word(2).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(5).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_data_word(3).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/held_wr_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/bypass_read_b_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/bypass_read_b.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(6).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_data_word(5).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(5).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_data_word(6).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(6).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_data_word(7).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(7).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(8).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(1)44.
 nf2_core/user_data_path/output_port_lookup/mac_0(1).
 nf2_core/user_data_path/output_port_lookup/mac_1(1).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(9).
 nf2_core/user_data_path/output_queues/removed_pkt_total_word_length(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(7).
 nf2_core/in_data(6)(14).
 nf2_core/in_data(6)(63).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_port_lookup/mac_3(2).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(2)11.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(14).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(63).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_b_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_b.
 nf2_core/in_data(6)(39).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N741.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(1)10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/write_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(10).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/cam_wr_addr_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/write_data_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(13).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_d1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/write_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(14).
 nf2_core/in_data(6)(40).
 nf2_core/in_data(6)(5).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(40).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(5).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N2.
 nf2_core/in_data(6)(32).
 nf2_core/in_data(6)(58).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(7).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(32).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(58).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Result(2)2.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N2.
 nf2_core/in_data(6)(24).
 nf2_core/in_data(6)(57).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(0).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/wr_ptr(0).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(24).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(57).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(2).
 nf2_core/in_data(6)(41).
 nf2_core/in_data(6)(54).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(3).
 nf2_core/nf2_reg_grp_u/cpu_wr_data(14).
 nf2_core/nf2_reg_grp_u/sram_reg_req_and0000.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(41).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(54).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(3).
 nf2_core/in_data(6)(33).
 nf2_core/in_data(6)(53).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(4).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(3)58_2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(3)16.
 nf2_core/user_data_path/output_port_lookup/mac_3(3).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(3)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(3).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(33).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(53).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0)103.
 nf2_core/in_data(6)(25).
 nf2_core/in_data(6)(52).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(5).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(25).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(52).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(5).
 nf2_core/nf2_reg_grp_u/cpu_wr_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(6).
 nf2_core/nf2_mdio/glue_state_and0001.
 nf2_core/nf2_mdio/phy_reg_rd_data_mux0000(14)116.
 nf2_core/nf2_mdio/phy_reg_rd_data_mux0000(14)12.
 nf2_core/in_data(6)(50).
 nf2_core/in_data(6)(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(7).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(50).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(7).
 nf2_core/in_data(6)(48).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(4).
 nf2_core/in_data(6)(34).
 nf2_core/in_data(6)(47).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(8).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(34).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(47).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(9).
 nf2_core/nf2_reg_grp_u/cpu_addr(2).
 nf2_core/cpci_reg_addr(4).
 nf2_core/nf2_reg_grp_u/cpu_addr_nxt(2).
 nf2_core/nf2_reg_grp_u/cpu_addr(3).
 nf2_core/cpci_reg_addr(5).
 nf2_core/nf2_reg_grp_u/cpu_addr_nxt(3).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(4)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_2(4).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(4).
 nf2_core/nf2_reg_grp_u/cpu_addr(8).
 nf2_core/cpci_reg_addr(10).
 nf2_core/nf2_reg_grp_u/cpu_addr_nxt(8).
 nf2_core/in_data(6)(43).
 nf2_core/in_data(6)(35).
 nf2_core/in_data(6)(3).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(35).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[6].in_arb_fifo/_varindex0000(3).
 nf2_core/user_data_path/output_queues/store_pkt/dst_oq_next(0).
 nf2_core/user_data_path/output_queues/store_pkt/dst_oq_next(1).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_0.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_01.
 nf2_core/mac_groups[2].nf2_mac_grp/gmac_rx_data(0).
 nf2_core/mac_groups[1].nf2_mac_grp/gmac_rx_data(1).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_11.
 nf2_core/mac_groups[2].nf2_mac_grp/gmac_rx_data(1).
 nf2_core/mac_groups[1].nf2_mac_grp/gmac_rx_data(4).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_5.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_51.
 nf2_core/mac_groups[1].nf2_mac_grp/gmac_rx_data(5).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_71.
 nf2_core/mac_groups[1].nf2_mac_grp/gmac_rx_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N35.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_b_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_4_and0007.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(4).
 nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_mux0000(0).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(5)58_2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(5)16.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(5)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(5).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(5).
 nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_mux0000(1).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/depth(1).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/depth(0).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(6).
 nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_mux0000(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/comp1.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(8).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data_not0001.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_out(4).
 nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_mux0000(4).
 nf2_core/core_256kb_0_reg_grp/int_reg_req_1_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(9).
 nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_mux0000(5).
 nf2_core/sram_reg_wr_data(7).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(7).
 nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_mux0000(6).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state(6).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(8).
 nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_mux0000(8).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_cmp_eq0001.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_out(9).
 nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_mux0000(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_dst(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_full_thresh_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/addr(2).
 nf2_core/user_data_path/output_queues/oq_regs/addr(3).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd7-In.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N59.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_and0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_removed.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(2).
 nf2_core/nf2_mdio/phy_rd_data(4).
 nf2_core/nf2_mdio/phy_reg_rd_data_mux0000(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N59.
 nf2_core/nf2_mdio/phy_reg_rd_data_mux0000(7).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(7)44.
 nf2_core/user_data_path/output_port_lookup/mac_0(7).
 nf2_core/user_data_path/output_port_lookup/mac_1(7).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(7)58_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_or0001.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(5)1.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/gmac_tx_dvld_nxt.
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_tx_dvld.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/merge_wr_data(0).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_nxt(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_byte_cnt(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_byte_cnt(8).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_nxt(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(8).
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(30).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/cam_din_mux0000(1).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_din(30).
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(31).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_din(31).
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(24).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_din(24).
 nf2_core/user_data_path/output_queues/remove_pkt/Mcompar_rd_0_addr_plus1_cmp_eq0000_cy(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(9).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(10).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(10).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(10).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(10).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(11).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(11).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(12).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(12).
 nf2_core/nf2_mdio/tri_ctrl(18).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(12).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(12).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N721.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(2)10.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N94.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(14).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/rd_ptr(0).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/Result(1).
 nf2_core/user_data_path/oq_in_reg_addr(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_mux0000(5).
 nf2_core/user_data_path/udp_reg_addr_in(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_byte_cnt(10).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_byte_cnt(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_addr_a(2)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N35.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_addr_a(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(10).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(36).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(36)0.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(36)19.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxdv_in_reg.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_en.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_addr_a(0)9.
 nf2_core/user_data_path/output_queues/oq_regs/reg_addr(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_addr_a(0).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_en.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(7).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/dvld_d1.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg(1).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_or000016.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg(1).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg(1).
 nf2_core/user_data_path/udp_reg_rd_wr_L_in.
 nf2_core/user_data_path/udp_reg_master/reg_rd_wr_L_out_mux0000.
 nf2_core/user_data_path/in_arb_in_reg_rd_wr_L.
 nf2_core/core_256kb_0_reg_req(2).
 nf2_core/unused_reg_core_256kb_0[2]..unused_reg_core_256kb_0_x/reg_req_d1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_byte_cnt(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(11).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_empty.
 nf2_core/core_256kb_0_reg_wr_data(154).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/Madd_pkt_word_len_out_addsub000016.
 nf2_core/core_reg_rd_data(4).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt_and0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(11).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(11).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/Madd_pkt_word_len_out_addsub000016.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(3)128.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next_or0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(3)1.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(36).
 nf2_core/in_data(0)(32).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(5)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_mux0000(0).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_word_cnt(1).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(37).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_word_cnt(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N701.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(3)10.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/Madd_pkt_word_len_out_addsub00004.
 nf2_core/user_data_path/oq_in_reg_data(2).
 nf2_core/in_data(0)(0).
 nf2_core/in_data(0)(8).
 nf2_core/user_data_path/oq_in_reg_data(3).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(38).
 nf2_core/in_data(0)(34).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(0).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(8).
 nf2_core/user_data_path/oq_in_reg_data(4).
 nf2_core/user_data_path/input_arbiter/state_next_0_and000142.
 nf2_core/user_data_path/oq_in_reg_data(5).
 nf2_core/core_256kb_0_reg_wr_data(158).
 nf2_core/user_data_path/oq_in_reg_data(6).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(38).
 nf2_core/in_ctrl(0)(7).
 nf2_core/user_data_path/oq_in_reg_data(8).
 nf2_core/in_data(0)(3).
 nf2_core/in_data(0)(4).
 nf2_core/in_ctrl(0)(5).
 nf2_core/in_data(0)(35).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_word_cnt(3).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(4).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(69).
 nf2_core/core_256kb_0_reg_wr_data(159).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/write_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(10).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(20).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(20).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(21).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_21_mux0000.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N17.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(22).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_removed_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N47.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/rd_ptr(1).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(23).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(23).
 nf2_core/in_data(0)(9).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(16).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_word_cnt(5).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N27.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11).
 nf2_core/in_ctrl(0)(3).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(17).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(25).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(12).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(18).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(42).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/N41.
 nf2_core/in_data(0)(38).
 nf2_core/in_data(0)(19).
 nf2_core/in_ctrl(0)(2).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(27).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(27).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(42).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(28).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/N41.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(29).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(29).
 nf2_core/in_data(0)(20).
 nf2_core/in_ctrl(0)(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N71.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N23.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mcount_rx_pkt_pulled_delta.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[4].in_arb_fifo/Result(1)2.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(20).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(64).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N71.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mcount_rx_pkt_pulled_delta.
 nf2_core/in_data(0)(12).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_pulled.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB_d1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_not0001.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N73.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mcount_rx_pkt_pulled_delta.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/merge_update_and0000.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_synch.
 nf2_core/in_data(0)(61).
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo_empty.
 nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn(1).
 nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_nxt(1).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_synch.
 nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_nxt(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_dropped.
 nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn(6).
 nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_nxt(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_dropped.
 nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn(7).
 nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_nxt(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N5.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(15)32.
 nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_b_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_b.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/ttl_new(7).
 nf2_core/nf2_mdio/phy_rd_data_mux0000(4).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo_rd_en.
 nf2_core/user_data_path/output_port_lookup/ip_new_ttl(7).
 nf2_core/nf2_mdio/phy_rd_data(5).
 nf2_core/nf2_mdio/phy_rd_data_mux0000(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(12).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len(2).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_nxt(2).
 nf2_core/in_data(0)(39).
 nf2_core/in_data(0)(56).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(39).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(56).
 nf2_core/in_data(0)(31).
 nf2_core/in_data(0)(55).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(31).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(55).
 nf2_core/user_data_path/udp_reg_data_in(0).
 nf2_core/user_data_path/udp_reg_master/reg_data_out_mux0000(0).
 nf2_core/user_data_path/in_arb_in_reg_data(0).
 nf2_core/in_data(0)(23).
 nf2_core/in_data(0)(54).
 nf2_core/user_data_path/udp_reg_data_in(1).
 nf2_core/user_data_path/udp_reg_master/reg_data_out_mux0000(1).
 nf2_core/user_data_path/in_arb_in_reg_data(1).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(23).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(54).
 nf2_core/user_data_path/udp_reg_data_in(2).
 nf2_core/user_data_path/udp_reg_master/reg_data_out_mux0000(2).
 nf2_core/user_data_path/in_arb_in_reg_data(2).
 nf2_core/user_data_path/udp_reg_data_in(3).
 nf2_core/user_data_path/in_arb_in_reg_data(3).
 nf2_core/user_data_path/udp_reg_data_in(4).
 nf2_core/user_data_path/udp_reg_master/reg_data_out_mux0000(4).
 nf2_core/user_data_path/in_arb_in_reg_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N10.
 nf2_core/user_data_path/output_queues/removed_oq(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000122.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/ttl_new(0).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/ttl_new(6).
 nf2_core/user_data_path/udp_reg_data_in(5).
 nf2_core/user_data_path/in_arb_in_reg_data(5).
 nf2_core/user_data_path/udp_reg_data_in(6).
 nf2_core/user_data_path/udp_reg_master/reg_data_out_mux0000(6).
 nf2_core/user_data_path/in_arb_in_reg_data(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N8.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N70.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(4).
 nf2_core/user_data_path/udp_reg_data_in(7).
 nf2_core/user_data_path/in_arb_in_reg_data(7).
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(6).
 nf2_core/user_data_path/udp_reg_data_in(8).
 nf2_core/user_data_path/in_arb_in_reg_data(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N8.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N70.
 nf2_core/in_data(0)(40).
 nf2_core/in_data(0)(52).
 nf2_core/user_data_path/udp_reg_data_in(9).
 nf2_core/user_data_path/in_arb_in_reg_data(9).
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(7).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(40).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(52).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N8.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N70.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(4).
 nf2_core/in_data(0)(51).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg<0>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<10>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin<10>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N8.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N70.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(4).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(32).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(51).
 nf2_core/in_data(0)(24).
 nf2_core/in_data(0)(50).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(24).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(50).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/N2.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/N3.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/N2.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_badframe_out_next.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_ack_in_d1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_ack_out_or0000.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/txfifo_wr.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/ttl_new(5).
 nf2_core/out_data(3)(35).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_word_cnt(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(3).
 nf2_core/user_data_path/output_port_lookup/ip_new_ttl(1).
 nf2_core/user_data_path/output_port_lookup/ip_new_ttl(5).
 nf2_core/out_data(7)(35).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_word_cnt(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(3).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(10).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(11).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_mux0000(11).
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(11).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(20).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(21).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(12).
 nf2_core/in_data(0)(41).
 nf2_core/in_data(0)(48).
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(21).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(21).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_mux0000(21).
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(5)111.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(41).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(48).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_mux0000(30).
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(22).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(22).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_mux0000(22).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_next_hop_ip(0).
 nf2_core/in_data(0)(46).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(31).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_mux0000(31).
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(23).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(23).
 nf2_core/in_data(0)(17).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(15).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(17).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(45).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(24).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/ttl_new(4).
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(16).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_mux0000(16).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(6).
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(25).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(25).
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(17).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(17).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_mux0000(17).
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(26).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(26).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_mux0000(26).
 nf2_core/in_data(0)(42).
 nf2_core/in_data(0)(44).
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(18).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(18).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_mux0000(18).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(42).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(44).
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(27).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(27).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(3).
 nf2_core/in_data(0)(43).
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(19).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(19).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_mux0000(19).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(34).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(43).
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(28).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_mux0000(28).
 nf2_core/user_data_path/output_port_lookup/eth_parser/wr_en.
 nf2_core/user_data_path/output_port_lookup/eth_parser/N4.
 nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/depth_not0001.
 nf2_core/in_data(0)(26).
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(29).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(29).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(26).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/_varindex0000(38).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(16).
 nf2_core/user_data_path/output_port_lookup/ip_new_ttl(3).
 nf2_core/in_data(0)(27).
 nf2_core/in_data(0)(28).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(1).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N681.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(2).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(5).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo_empty.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_rd.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/N3.
 nf2_core/user_data_path/output_port_lookup/arp_rd_addr(2).
 nf2_core/user_data_path/output_port_lookup/arp_rd_addr(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N14.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd1-In.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count_next(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_b.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/N6.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/N6.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(14).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_or000026.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_or0000.
 nf2_core/user_data_path/output_port_lookup/eth_parser/port_found.
 nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/wr_ptr(0).
 nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/wr_ptr(1).
 nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/rd_ptr(0).
 nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/rd_ptr(1).
 nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/_varindex0000(0).
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(0).
 nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/_varindex0000(6).
 nf2_core/user_data_path/output_port_lookup/is_for_us.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/wr_update_a_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_dst(0).
 nf2_core/core_4mb_reg_grp/int_reg_req_1_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/max_pkts_in_q_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_req.
 nf2_core/nf2_mdio/phy_rd_data(31).
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/N3.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg(4).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_en_reg_next.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_mux0000(29).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data(10).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg(4).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_en_reg_next.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(1).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data(21).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg(4).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_en_reg_next.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data(23).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_mux0000(14).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data(25).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(10).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N59.
 nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/_varindex0000(2).
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(2).
 nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/_varindex0000(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(11).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(11).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(11).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N59.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0)103.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(12).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(12).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(12).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0)103.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(12).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(12).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(12).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(12).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(12).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(12).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(13).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(13).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(13).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(13).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(18).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(13).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(14).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(14).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(14).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(14).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N661.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(5)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(5)10.
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(14).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(14).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(14).
 nf2_core/nf2_dma/cpci_txfifo_wr_data(14).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(15).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(15).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(15).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(15).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(15).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(15).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(15).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(15).
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(15).
 nf2_core/user_data_path/output_port_lookup/ip_arp/output_port_latched(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/bypass_read_a_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/bypass_read_a.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(46).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wbinnext(2).
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(0).
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N34.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(0).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(45).
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(9).
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(13).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_wr_nxt.
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(1).
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(12).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_wr_nxt.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(44).
 nf2_core/user_data_path/output_queues/oq_regs/addr(1).
 nf2_core/user_data_path/output_queues/oq_regs/addr(0).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(44).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_in_q_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N44.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(43).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(1).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(43).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N6.
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(10).
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(0).
 nf2_core/core_256kb_0_reg_wr_data(144).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(0).
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(2).
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(8).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(1).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(1).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(10).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(42).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(1).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(0).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(1).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(41).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(2).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_not0001.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(2).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_not0001.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(2).
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(3).
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(3).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_not0001.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(40).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(3).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N21.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_not0001.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(19).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(40).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(3).
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(3).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<0>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<1>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<2>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<3>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin<2>.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(39).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(4).
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(38).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(5).
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(4).
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(5).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<0>.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<1>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(5).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_byte_cnt(2).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(20).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(37).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(6).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(12).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(36).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(6).
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(6).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(35).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(7).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_byte_cnt(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(7).
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(8).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(8).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(8).
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(29).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(8).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_byte_cnt(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(8).
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(21).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(8).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_byte_cnt(8).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(9).
 nf2_core/core_256kb_0_reg_grp/int_reg_req_13_or0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(9).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(9).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(13).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(32).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/state_nxt_cmp_eq0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N63.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_31_cmp_eq0000.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/state_nxt_cmp_eq0000.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(30).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(28).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/state_nxt_cmp_eq0000.
 nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_add0000(4).
 nf2_core/user_data_path/output_queues/removed_pkt_total_word_length(4).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(27).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(8).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(8).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(26).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(9).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N641.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(6)10.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/tx_pkt_removed.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta_mux0000.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_nxt(10)4.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_removed.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N39.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<4>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<5>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<8>.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(15).
 nf2_core/nf2_reg_grp_u/cpu_wr_data(12).
 nf2_core/cpci_reg_wr_data(12).
 nf2_core/nf2_reg_grp_u/cpu_wr_data_nxt(12).
 nf2_core/nf2_reg_grp_u/cpu_wr_data(13).
 nf2_core/cpci_reg_wr_data(13).
 nf2_core/nf2_reg_grp_u/cpu_wr_data_nxt(13).
 nf2_core/cpci_reg_wr_data(14).
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(23).
 nf2_core/cpci_reg_wr_data(15).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(23).
 nf2_core/nf2_reg_grp_u/cpu_wr_data(0).
 nf2_core/cpci_reg_wr_data(0).
 nf2_core/nf2_reg_grp_u/cpu_wr_data_nxt(0).
 nf2_core/cpci_reg_wr_data(1).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(15).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(18).
 nf2_core/cpci_reg_wr_data(2).
 nf2_core/nf2_reg_grp_u/cpu_wr_data(4).
 nf2_core/cpci_reg_wr_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(1)6.
 nf2_core/user_data_path/output_queues/oq_regs/reg_addr(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/N15.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(1).
 nf2_core/nf2_reg_grp_u/cpu_wr_data(5).
 nf2_core/cpci_reg_wr_data(5).
 nf2_core/nf2_reg_grp_u/cpu_wr_data(6).
 nf2_core/cpci_reg_wr_data(6).
 nf2_core/nf2_reg_grp_u/cpu_wr_data_nxt(6).
 nf2_core/nf2_reg_grp_u/cpu_wr_data(7).
 nf2_core/cpci_reg_wr_data(7).
 nf2_core/nf2_reg_grp_u/cpu_wr_data(8).
 nf2_core/cpci_reg_wr_data(8).
 nf2_core/nf2_reg_grp_u/cpu_wr_data_nxt(8).
 nf2_core/user_data_path/udp_reg_addr_in(14).
 nf2_core/user_data_path/udp_reg_master/reg_addr_out_mux0000(14).
 nf2_core/user_data_path/in_arb_in_reg_addr(14).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N161.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(39).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(13)120.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(10).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(13)132_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N161.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(39).
 nf2_core/in_data(7)(9).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(13)120.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(10).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(13)132_1.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_acked.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(13)120.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(10).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(13)132_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N14.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(21)131.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/state.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N14.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(38).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_local4.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In16.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In42.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In16.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxdv_in_reg.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In27.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In18.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(13).
 nf2_core/core_reg_rd_data(8).
 nf2_core/nf2_reg_grp_u/cpu_rd_data_mux0000(8).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(8).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In42.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In16.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In27.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In18.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In42.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In16.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In27.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In18.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N62.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N62.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_q_underrun.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_local21.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxer_in_reg.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/depth_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_a_and000026.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(14)120.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(9).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(14)132_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(15).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(14)120.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(9).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(14)132_1.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_pulled_nxt25_1.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(30)112.
 nf2_core/user_data_path/output_port_lookup/mac_0(11).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(14)120.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(9).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(14)132_1.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(30)112.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(14)120.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(14)132_1.
 nf2_core/user_data_path/output_port_lookup/mac_0(14).
 nf2_core/user_data_path/output_port_lookup/mac_0(30).
 nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta(11).
 nf2_core/nf2_dma/nf2_dma_regs/N13.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N14.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(9).
 nf2_core/user_data_path/output_port_lookup/mac_0(31).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(9).
 nf2_core/user_data_path/output_port_lookup/mac_0(16).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N16.
 nf2_core/user_data_path/output_port_lookup/mac_1(10).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(22)131.
 nf2_core/user_data_path/output_port_lookup/mac_0(18).
 nf2_core/user_data_path/output_port_lookup/mac_0(34).
 nf2_core/user_data_path/output_port_lookup/mac_1(11).
 nf2_core/user_data_path/output_port_lookup/mac_0(19).
 nf2_core/user_data_path/output_port_lookup/mac_0(35).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(1).
 nf2_core/user_data_path/output_port_lookup/mac_0(43).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(30)112.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(30)125.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(30).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(1).
 nf2_core/user_data_path/output_port_lookup/mac_1(12).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(30)125.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(30).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(1).
 nf2_core/user_data_path/output_port_lookup/mac_0(28).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(30)125.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(30).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(1).
 nf2_core/user_data_path/output_port_lookup/mac_0(36).
 nf2_core/user_data_path/output_port_lookup/mac_0(44).
 nf2_core/user_data_path/output_port_lookup/mac_1(13).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(3).
 nf2_core/user_data_path/output_port_lookup/mac_0(29).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N34.
 nf2_core/user_data_path/output_port_lookup/mac_0(45).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(15)120.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(8).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(15)132_1.
 nf2_core/user_data_path/output_port_lookup/mac_0(38).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(8).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(15)132_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/Madd_curr_plus_new_b_lut(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/Madd_curr_plus_new_b_lut(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(0).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(15)120.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(15)132_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(0
).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(15)120.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(15)132_1.
 nf2_core/out_wr(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_stored_nxt22_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(1).
 nf2_core/user_data_path/output_port_lookup/mac_1(41).
 nf2_core/user_data_path/output_port_lookup/mac_2(10).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(24)112.
 nf2_core/user_data_path/output_port_lookup/mac_1(18).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_not0001.
 nf2_core/user_data_path/output_port_lookup/mac_1(42).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(24)112.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(24)131.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(24).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(2).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(24)112.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(24)131.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(24).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(2
).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(2).
 nf2_core/user_data_path/output_port_lookup/mac_2(11).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(24)131.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(24).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(7).
 nf2_core/user_data_path/output_port_lookup/mac_1(19).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(24)112.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(24)131.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(24).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(7).
 nf2_core/user_data_path/output_port_lookup/mac_1(43).
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_encoded(0)62.
 nf2_core/user_data_path/oq_in_data(54).
 nf2_core/user_data_path/oq_in_data(52).
 nf2_core/user_data_path/oq_in_data(50).
 nf2_core/user_data_path/oq_in_data(48).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(7).
 nf2_core/user_data_path/output_port_lookup/mac_1(28).
 nf2_core/user_data_path/output_queues/stored_pkt_total_word_length(0).
 nf2_core/user_data_path/output_port_lookup/mac_1(44).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_a(5).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(2).
 nf2_core/user_data_path/output_port_lookup/mac_2(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/_sub0000(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(4).
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_encoded(1)62.
 nf2_core/user_data_path/oq_in_data(53).
 nf2_core/user_data_path/oq_in_data(49).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(4).
 nf2_core/user_data_path/oq_in_data(55).
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_encoded(2)62.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25)112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(4
).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25)112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_b_lut(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
4).
 nf2_core/user_data_path/op_lut_in_ctrl(7).
 nf2_core/user_data_path/op_lut_in_ctrl(6).
 nf2_core/user_data_path/output_port_lookup/mac_2(31).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In10.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(4).
 nf2_core/user_data_path/output_port_lookup/mac_1(39).
 nf2_core/user_data_path/output_port_lookup/mac_1(47).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In10.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In10.
 nf2_core/user_data_path/output_port_lookup/mac_2(32).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N42.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next_cmp_eq0006.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_b_lut(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N181.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N171.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000262_SW1_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000.
 nf2_core/user_data_path/output_port_lookup/mac_2(41).
 nf2_core/user_data_path/output_port_lookup/mac_3(10).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In10.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In21.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/N8.
 nf2_core/user_data_path/output_port_lookup/mac_2(34).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(6).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In21.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/N8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(6).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In21.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/N8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(6).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_bad.
 nf2_core/user_data_path/output_port_lookup/mac_2(35).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/bypass_read_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(7
).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(26)112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(2).
 nf2_core/user_data_path/output_port_lookup/mac_3(14).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_good.
 nf2_core/user_data_path/output_port_lookup/mac_3(15).
 nf2_core/user_data_path/output_port_lookup/mac_3(31).
 nf2_core/user_data_path/output_port_lookup/mac_2(47).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_47_not0001.
 nf2_core/user_data_path/output_port_lookup/mac_3(32).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N45.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(9).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)131.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N62.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(7)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(7)10.
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(7).
 nf2_core/user_data_path/output_port_lookup/mac_3(33).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N01.
 nf2_core/user_data_path/output_port_lookup/mac_3(34).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(26)154.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(26)112.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(26)125.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(26).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(5).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(26)112.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(5).
 nf2_core/user_data_path/output_port_lookup/mac_3(43).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(26)154.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(26)125.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(26).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(5).
 nf2_core/user_data_path/oq_in_data(6).
 nf2_core/user_data_path/oq_in_data(38).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(26)154.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(26)112.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(26)125.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(26).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(5).
 nf2_core/user_data_path/output_queues/parsed_pkt_byte_len(6).
 nf2_core/user_data_path/output_port_lookup/mac_3(28).
 nf2_core/user_data_path/oq_in_data(7).
 nf2_core/user_data_path/oq_in_data(37).
 nf2_core/user_data_path/output_queues/parsed_pkt_byte_len(7).
 nf2_core/user_data_path/output_queues/parsed_pkt_word_len(5).
 nf2_core/user_data_path/output_port_lookup/mac_3(29).
 nf2_core/user_data_path/output_port_lookup/mac_3(45).
 nf2_core/user_data_path/oq_in_data(8).
 nf2_core/user_data_path/oq_in_data(36).
 nf2_core/user_data_path/output_queues/parsed_pkt_byte_len(8).
 nf2_core/user_data_path/output_port_lookup/mac_3(47).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_47_cmp_eq0001.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N65.
 nf2_core/user_data_path/oq_in_data(9).
 nf2_core/user_data_path/oq_in_data(35).
 nf2_core/user_data_path/oq_in_data(10).
 nf2_core/user_data_path/oq_in_data(34).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)116.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)144.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(13).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)116.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)131.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)144.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(13).
 nf2_core/user_data_path/oq_in_data(32).
 nf2_core/user_data_path/oq_in_data(33).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/queue_0_not0001.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/queue_0.
 nf2_core/user_data_path/output_queues/store_pkt/input_fifo_ctrl_out_prev_is_0_cmp_eq000012.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)116.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)131.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)144.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(13).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)116.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)131.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)144.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(13).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/queue_3_not0001.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/queue_3.
 nf2_core/core_256kb_0_reg_grp/int_reg_req_14_or0000.
 nf2_core/in_data(2)(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_a_cmp_eq00003.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg_not0001.
 nf2_core/core_256kb_0_reg_wr_data(129).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg_not0001.
 nf2_core/user_data_path/in_arb_in_reg_addr(3).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)116.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)144.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)131.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(12).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)116.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)131.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(12).
 nf2_core/user_data_path/in_arb_in_reg_addr(5).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)116.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)144.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)131.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(12).
 nf2_core/user_data_path/in_arb_in_reg_addr(6).
 nf2_core/user_data_path/op_lut_in_reg_addr(6).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)116.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)144.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)131.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(12).
 nf2_core/user_data_path/in_arb_in_reg_addr(7).
 nf2_core/user_data_path/op_lut_in_reg_addr(7).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(2).
 nf2_core/user_data_path/in_arb_in_reg_addr(8).
 nf2_core/user_data_path/op_lut_in_reg_addr(8).
 nf2_core/unused_reg_core_4mb_3/reg_req_d1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_stored_reg_req_cmp_eq0002.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N50.
 nf2_core/core_256kb_0_reg_wr_data(150).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_addr_a(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_and0000.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg(6).
 nf2_core/core_256kb_0_reg_wr_data(135).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(28)112.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(28)112.
 nf2_core/core_256kb_0_reg_wr_data(152).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(10).
 nf2_core/user_data_path/output_port_lookup/arp_wr_addr(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N87.
 nf2_core/core_256kb_0_reg_wr_data(138).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(28)119.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(28).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(3).
 nf2_core/core_256kb_0_reg_wr_data(139).
 nf2_core/core_256kb_0_reg_wr_data(140).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(28)112.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(28)119.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(28).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(3).
 nf2_core/core_256kb_0_reg_wr_data(142).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_7_mux0000.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(28)119.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(28).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_5_not0001.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(28)112.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(28)119.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(28).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_6_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_update_and0000109.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/_in_pkt_not0001.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(29)131.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(29)112.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(29).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_update_and0000263_2.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(29)131.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(29)112.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(29).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(2).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(29)131.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(29)112.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(29).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(2).
 nf2_core/in_data(3)(39).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(29)131.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(29)112.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(29).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(2).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(10).
 nf2_core/user_data_path/oq_in_reg_addr(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N70.
 nf2_core/nf2_dma/nf2_dma_regs/N8.
 nf2_core/nf2_dma/nf2_dma_regs/N12.
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/Result(1)_bdd0.
 nf2_core/user_data_path/output_queues/remove_pkt/header_parse_state.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(71).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(70).
 nf2_core/user_data_path/output_queues/remove_pkt/header_parse_state_next.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in(15).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_wr_en.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_out(15).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_q_underrun.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/addr_good12.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/addr_good25.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/addr_good12.
 nf2_core/user_data_path/output_port_lookup/preprocess_control/state_next(4)11_2.
 nf2_core/user_data_path/output_port_lookup/preprocess_control/N5.
 nf2_core/user_data_path/oq_in_data(51).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next_cmp_eq0000.
 nf2_core/user_data_path/output_port_lookup/pkt_sent_from_cpu.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(7)4.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in(10).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in(14).
 nf2_core/out_ctrl(5)(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_out(14).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N37.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_wr_en14.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_req_cmp_eq0000.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N55.
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_encoded(2)75.
 nf2_core/core_256kb_0_reg_req(1).
 nf2_core/nf2_mdio/phy_rd_data(6).
 nf2_core/nf2_mdio/phy_reg_rd_data_mux0000(6).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(14).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(13).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000117.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or00012.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_a_delayed.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in(12).
 nf2_core/nf2_dma/nf2_dma_regs/N1.
 nf2_core/nf2_dma/nf2_dma_regs/N2.
 nf2_core/user_data_path/output_queues/remove_pkt/N2.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N20.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N21.
 nf2_core/nf2_reg_grp_u/cpu_rd_data(7).
 nf2_core/cpci_reg_rd_data(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N20.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N21.
 nf2_core/cpci_reg_rd_data(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N20.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N21.
 nf2_core/in_data(5)(37).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N20.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N21.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next_cmp_eq0072.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next_cmp_eq0005.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(0)4.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(0).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_not0001.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_queue_delta(1).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_mux0001(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(1).
 nf2_core/out_data(7)(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_byte_cnt(0).
 nf2_core/out_data(7)(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_byte_cnt(1).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_queue_delta(1).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_d1.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N28.
 nf2_core/out_data(7)(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_byte_cnt(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in(8).
 nf2_core/user_data_path/op_lut_in_reg_addr(10).
 nf2_core/user_data_path/op_lut_in_reg_addr(11).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_out(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(1)4.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(1).
 nf2_core/user_data_path/op_lut_in_reg_addr(12).
 nf2_core/user_data_path/op_lut_in_reg_addr(14).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/_or0000.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_ack_out_reg_next112.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(2)4.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(2).
 nf2_core/user_data_path/oq_in_reg_addr(10).
 nf2_core/out_data(1)(5).
 nf2_core/user_data_path/oq_in_reg_addr(12).
 nf2_core/core_256kb_0_reg_addr(240).
 nf2_core/user_data_path/oq_in_reg_addr(14).
 nf2_core/user_data_path/oq_in_reg_addr(15).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(42).
 nf2_core/user_data_path/output_queues/oq_regs/initialize_oq(0).
 nf2_core/user_data_path/output_queues/oq_regs/initialize_oq(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_0_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_update_b.
 nf2_core/core_256kb_0_reg_addr(194).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(3)4.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(3).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst_wr_done.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_num_words_left_done_held_not0001.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(4)4.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(2).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_dropped.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(0).
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(2).
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(3).
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(5)4.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(6).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q<0>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(10).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(15).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_cmp_eq0005.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(14).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_cmp_eq0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(7).
 nf2_core/user_data_path/output_port_lookup/mac_0(47).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)64.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_cmp_eq0008.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_cmp_eq0011.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(13).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N49.
 nf2_core/user_data_path/output_port_lookup/mac_3(46).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_cmp_eq0010.
 nf2_core/user_data_path/output_port_lookup/input_port_num(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_cmp_eq0006.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_cmp_eq0009.
 nf2_core/user_data_path/output_port_lookup/from_cpu_output_port(5).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(45).
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/_varindex0000(2).
 nf2_core/user_data_path/output_port_lookup/input_port_num(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/_varindex0000(7).
 nf2_core/user_data_path/output_port_lookup/from_cpu_output_port(4).
 nf2_core/user_data_path/output_port_lookup/mac_0(46).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)64.
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/in_port_decoded(1).
 nf2_core/user_data_path/output_port_lookup/mac_0(13).
 nf2_core/user_data_path/output_port_lookup/from_cpu_output_port(0).
 nf2_core/user_data_path/output_port_lookup/to_cpu_output_port(2).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/N27.
 nf2_core/user_data_path/output_port_lookup/from_cpu_output_port(1).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/N27.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/N27.
 nf2_core/user_data_path/output_port_lookup/from_cpu_output_port(2).
 nf2_core/user_data_path/output_port_lookup/to_cpu_output_port(4).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/N27.
 nf2_core/user_data_path/output_port_lookup/to_cpu_output_port(5).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(62).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(44).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(4).
 nf2_core/in_data(5)(10).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(11).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_local(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next_cmp_eq0001.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)64.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(7).
 nf2_core/in_data(1)(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(2).
 nf2_core/user_data_path/output_port_lookup/mac_2(44).
 nf2_core/user_data_path/output_port_lookup/mac_3(12).
 nf2_core/user_data_path/oq_in_ctrl(7).
 nf2_core/user_data_path/oq_in_ctrl(6).
 nf2_core/user_data_path/oq_in_ctrl(5).
 nf2_core/user_data_path/oq_in_ctrl(4).
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(2)131.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(10).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(4)1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(1).
 nf2_core/in_data(5)(39).
 nf2_core/user_data_path/output_port_lookup/mac_2(12).
 nf2_core/user_data_path/output_port_lookup/mac_3(44).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(2
).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)64.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(3
).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(6
).
 nf2_core/user_data_path/output_port_lookup/mac_0(10).
 nf2_core/in_data(5)(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(7
).
 nf2_core/in_data(5)(32).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(8
).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(9
).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_port_lookup/mac_0(42).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)64.
 nf2_core/user_data_path/output_port_lookup/mac_0(41).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(7).
 nf2_core/user_data_path/output_port_lookup/mac_0(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)64.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(40).
 nf2_core/user_data_path/output_port_lookup/mac_2(9).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd8-In4.
 nf2_core/in_data(5)(34).
 nf2_core/in_data(5)(47).
 nf2_core/user_data_path/output_port_lookup/mac_0(40).
 nf2_core/user_data_path/output_port_lookup/mac_1(9).
 nf2_core/user_data_path/output_port_lookup/mac_3(9).
 nf2_core/in_data(5)(3).
 nf2_core/user_data_path/output_port_lookup/mac_2(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N54.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N4.
 nf2_core/user_data_path/output_port_lookup/mac_1(8).
 nf2_core/in_data(5)(36).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(36).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/_varindex0000(37).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_oq_cmp_eq0000.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(33).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N6.
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(33).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_33_mux0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_mux0000(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_mux0000(10).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N411.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N60.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(5).
 nf2_core/user_data_path/output_port_lookup/mac_2(39).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<
3>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<
4>.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/BU2/U0/din_q<31>.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(10).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N25.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_next_hop_ip(6).
 nf2_core/user_data_path/output_port_lookup/mac_1(6).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin<4>.
 nf2_core/user_data_path/udp_reg_master/reg_ack_out_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_dropped_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_mux0000(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_mux0000(11).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N391.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(4).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB_d1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<
6>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<
5>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N45.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N18.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(12).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N66.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next_cmp_eq0060.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(63)10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(10).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<
5>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<
7>.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N78.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/ctrl_prev_is_0_cmp_eq0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(55)5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(14).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(51)5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(15).
 nf2_core/user_data_path/output_port_lookup/preprocess_control/state_next(6)134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_a.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_b_lut(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_mux0000(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_mux0000(12).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N371.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(10).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(4).
 nf2_core/core_4mb_reg_addr(20).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_xor0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin<7>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(5).
 nf2_core/core_256kb_0_reg_addr(164).
 nf2_core/core_256kb_0_reg_addr(165).
 nf2_core/core_256kb_0_reg_addr(166).
 nf2_core/core_256kb_0_reg_addr(167).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<9>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(5).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/N8.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_next(0).
 gmii_3_txd_int(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(0).
 nf2_core/core_256kb_0_reg_addr(210).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(5).
 nf2_core/core_256kb_0_reg_addr(211).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_q_overrun.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(5).
 nf2_core/core_256kb_0_reg_addr(230).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_rd_req_cmp_eq0000.
 nf2_core/core_256kb_0_reg_addr(232).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N25.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N16.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N15.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_0_cmp_eq0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_0_mux0000.
 nf2_core/in_data(7)(39).
 nf2_core/user_data_path/output_queues/remove_pkt/src_oq_next(1).
 nf2_core/in_data(7)(55).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_rd_addr_not0001.
 nf2_core/user_data_path/output_port_lookup/arp_rd_addr(0).
 nf2_core/user_data_path/output_port_lookup/arp_rd_addr(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/state_nxt_cmp_eq0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N21.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N21.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/state.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(4).
 nf2_core/user_data_path/output_port_lookup/mac_1(32).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(15).
 nf2_core/sram_reg_addr(5).
 nf2_core/sram_reg_addr(6).
 nf2_core/in_data(7)(52).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_req.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N66.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_or0000.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(17).
 nf2_core/user_data_path/output_queues/remove_pkt/N16.
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(10).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(46).
 nf2_core/in_data(7)(24).
 nf2_core/in_data(7)(50).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(24).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/_varindex0000(50).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and000093.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(5).
 nf2_core/core_256kb_0_reg_addr(138).
 nf2_core/core_256kb_0_reg_addr(139).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(2).
 nf2_core/core_256kb_0_reg_addr(140).
 nf2_core/core_256kb_0_reg_addr(141).
 nf2_core/core_256kb_0_reg_addr(154).
 nf2_core/core_256kb_0_reg_addr(155).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(2).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N96.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(2).
 nf2_core/core_reg_wr_data(0).
 nf2_core/core_reg_wr_data(1).
 nf2_core/core_reg_wr_data(2).
 nf2_core/core_reg_wr_data(3).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(9).
 nf2_core/core_reg_wr_data(4).
 nf2_core/core_reg_wr_data(5).
 nf2_core/core_reg_wr_data(6).
 nf2_core/sram_reg_addr(17).
 nf2_core/sram_reg_addr(18).
 nf2_core/core_reg_wr_data(7).
 nf2_core/core_reg_wr_data(8).
 nf2_core/sram_reg_addr(19).
 nf2_core/sram_reg_addr(20).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr(17).
 nf2_core/core_reg_wr_data(9).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(11).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(11).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_q_overrun.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum(16).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_adjusted_checksum_mux0000_lut(0)_1.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(36).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(37).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(6).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(39).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N01.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N01.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(33).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N01.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N01.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_addr_a(2).
 nf2_core/core_reg_addr(0).
 nf2_core/core_256kb_0_reg_addr(22).
 nf2_core/core_256kb_0_reg_addr(21).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(66).
 nf2_core/sram_reg_addr(7).
 nf2_core/sram_reg_addr(8).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(19)11.
 nf2_core/sram_reg_addr(9).
 nf2_core/sram_reg_addr(10).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(34)44.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(34)58_2.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(57).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(19)58_2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(19)16.
 nf2_core/user_data_path/output_port_lookup/mac_3(19).
 nf2_core/user_data_path/output_port_lookup/mac_2(19).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(19).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(68).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(43)58_2.
 nf2_core/sram_reg_addr(3).
 nf2_core/sram_reg_addr(11).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(1)32.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(29)11.
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(12).
 nf2_core/user_data_path/output_queues/input_fifo/fifo/N3.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(38).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(39).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(39)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(46)58_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(18).
 nf2_core/nf2_mdio/phy_wr_data(10).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N71.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(12).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N1.
 nf2_core/wr_0_data(9).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(10).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_comb.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3-In24_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N69.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(13).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(13).
 nf2_core/nf2_reg_grp_u/cpu_addr(15).
 nf2_core/sram_reg_addr(14).
 nf2_core/sram_reg_addr(15).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(38).
 nf2_core/wr_0_data(38).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(39).
 nf2_core/wr_0_data(39).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(2).
 nf2_core/sram_reg_wr_data(6).
 nf2_core/user_data_path/output_queues/remove_pkt/N33.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(16).
 nf2_core/in_data(7)(27).
 nf2_core/user_data_path/output_queues/remove_pkt/N35.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(4).
 nf2_core/user_data_path/output_queues/remove_pkt/N37.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(5).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(14).
 nf2_core/user_data_path/output_queues/remove_pkt/N39.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data(0).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(0).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(6)32.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(1).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_2_and0007.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(7).
 nf2_core/user_data_path/output_queues/store_pkt/N7.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(47).
 nf2_core/sram_reg_wr_data(5).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(37).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(47).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(37).
 nf2_core/core_256kb_0_reg_grp/int_reg_req_5_or0000.
 nf2_core/wr_0_data(47).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(48).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(6).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q<11>.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(9).
 nf2_core/wr_0_data(16).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<0>.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<1>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<1>.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(16).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<2>.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(66).
 nf2_core/wr_0_data(66).
 nf2_core/wr_0_data(65).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<4>.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(5).
 nf2_core/wr_0_data(5).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(69).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<5>.
 nf2_core/sram_reg_wr_data(10).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<7>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<0>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_0_and0007.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(48).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(46).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<1>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<4>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<5>.
 nf2_core/wr_0_data(45).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<6>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(0).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<7>.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data(42).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(11).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(15).
 nf2_core/nf2_mdio/tri_ctrl(20).
 nf2_core/nf2_mdio/tri_ctrl(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a(3).
 nf2_core/wr_0_data(10).
 nf2_core/wr_0_data(11).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(11).
 nf2_core/wr_0_data(33).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(33).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(11).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(33).
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a(4).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(37).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a(6).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(43).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a(7).
 nf2_core/wr_0_data(61).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(61).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(39).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(61).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(39).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_wr_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_7_and0007.
 nf2_core/user_data_path/output_queues/store_pkt/N26.
 nf2_core/user_data_path/output_queues/input_fifo_data_out(47).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(6).
 nf2_core/wr_0_addr(6).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(47).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(14).
 nf2_core/user_data_path/output_queues/store_pkt/N42.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(8).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr_new(18).
 nf2_core/wr_0_data(46).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/N52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(0).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_dst(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(6).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_dst(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(7).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(1).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(1).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(2).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(2).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(3).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(3).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(16).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(15).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(7).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(7).
 nf2_core/nf2_mdio/tri_ctrl(19).
 nf2_core/nf2_mdio/tri_ctrl_mux0000(11).
 nf2_core/nf2_mdio/tri_ctrl_mux0000(12).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(12).
 nf2_core/nf2_mdio/tri_ctrl(23).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(9).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(9).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/N38.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(7).
 nf2_core/wr_0_data(62).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(63).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(46).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(38).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(46).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(38).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(6).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(51).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(18).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(17).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/N40.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(12).
 nf2_core/nf2_dma/cpci_txfifo_wr_data(12).
 nf2_core/nf2_dma/cpci_txfifo_wr_valid_bytes(1).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/wr_update_a_delayed.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(25)12.
 nf2_core/in_data(5)(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_1_cmp_eq0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_1_mux0000.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(18).
 nf2_core/wr_0_data(20).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(31).
 nf2_core/wr_0_data(25).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(10).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(16).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(10).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(16).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_done_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_num_pkts_in_q_done_held.
 nf2_core/in_data(1)(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N32.
 nf2_core/nf2_mdio/addr_good217_2.
 nf2_core/core_256kb_0_reg_addr(24).
 nf2_core/core_256kb_0_reg_addr(25).
 nf2_core/core_256kb_0_reg_addr(23).
 nf2_core/core_256kb_0_reg_addr(30).
 nf2_core/core_256kb_0_reg_addr(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N68.
 nf2_core/user_data_path/output_queues/input_fifo_data_out(8).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(12).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N44.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(10).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(55).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N44.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(11).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(56).
 nf2_core/wr_0_data(56).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(57).
 nf2_core/wr_0_data(57).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(1).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data(63).
 nf2_core/user_data_path/output_queues/store_pkt/N22.
 nf2_core/user_data_path/output_queues/input_fifo_data_out(45).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(8).
 nf2_core/wr_0_addr(8).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(45).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_ack_or0001.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_ack_or0000.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_ack.
 nf2_core/in_data(1)(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_7_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_5_not0001.
 nf2_core/wr_0_addr(17).
 nf2_core/user_data_path/output_queues/store_pkt/N44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_4_not0001.
 nf2_core/wr_0_addr(10).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(10).
 nf2_core/user_data_path/output_queues/store_pkt/N30.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(4).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(18).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(6).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(18).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(12).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(15).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next_and0000.
 nf2_core/user_data_path/output_port_lookup/mac_1(35).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N10.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N30.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(1).
 nf2_core/in_data(1)(11).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(15).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(16)16_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(2).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(20).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(21).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(22).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(23).
 nf2_core/in_data(1)(6).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/_varindex0000(12).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/_varindex0000(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_update_and0000.
 nf2_core/core_256kb_0_reg_addr(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_update_and0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(14).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N431.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(4).
 nf2_core/user_data_path/output_queues/input_fifo_ctrl_out(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/state_nxt.
 nf2_core/wr_0_data(55).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(63).
 nf2_core/sram_reg_rd_wr_L.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_update.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_we_b.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(51).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(8).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_wr_data(51).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/store_pkt/N20.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(9).
 nf2_core/wr_0_addr(9).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(17).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(17).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(12).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(18).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(18).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(11).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N25.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N55.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/state.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt_mux0000(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(12).
 nf2_core/in_ctrl(1)(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(10).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(10).
 nf2_core/user_data_path/in_arb_in_reg_src(0).
 nf2_core/user_data_path/op_lut_in_reg_src(0).
 nf2_core/user_data_path/in_arb_in_reg_src(1).
 nf2_core/user_data_path/op_lut_in_reg_src(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_we_b.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<6>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_we_b.
 nf2_core/in_data(1)(39).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_0_not000137_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_1_not000132_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_a_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_a_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7_not000119_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7_not000119_SW0_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7_not00017.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_7_or0000.
 nf2_core/user_data_path/output_queues/input_fifo_data_out(60).
 nf2_core/user_data_path/output_queues/input_fifo_ctrl_out(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_a(0)5_1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N54.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N48.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N59.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(53).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N54.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N19.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N48.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N59.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N54.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N19.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N48.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N59.
 nf2_core/user_data_path/output_queues/input_fifo_data_out(49).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N54.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N19.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N48.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_2_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(4).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(0)3_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N211.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N28.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N26.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N34.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_not0001.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_a_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_not0001.
 nf2_core/in_data(1)(49).
 nf2_core/user_data_path/oq_in_reg_addr(3).
 nf2_core/user_data_path/oq_in_reg_addr(2).
 nf2_core/user_data_path/oq_in_reg_addr(1).
 nf2_core/user_data_path/oq_in_reg_addr(0).
 nf2_core/in_data(1)(54).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/_varindex0000(41).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/_varindex0000(54).
 nf2_core/user_data_path/oq_in_reg_addr(4).
 nf2_core/in_data(1)(51).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(5).
 nf2_core/core_256kb_0_reg_addr(193).
 nf2_core/core_256kb_0_reg_addr(192).
 nf2_core/core_256kb_0_reg_addr(195).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/addr_good12.
 nf2_core/core_256kb_0_reg_addr(242).
 nf2_core/in_data(1)(46).
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_data(7).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta(1).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_d1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N181.
 nf2_core/in_data(1)(18).
 nf2_core/in_data(1)(45).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_clkA.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<7>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_2_not000134_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_3_not000127_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_4_not000116.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_src(0).
 nf2_core/wr_0_data(4).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(4).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(5).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(4).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(5).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<0>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_0_not000118.
 nf2_core/user_data_path/output_queues/removed_pkt_data_length(6).
 nf2_core/user_data_path/output_queues/removed_pkt_data_length(7).
 nf2_core/user_data_path/output_queues/input_fifo_ctrl_out(6).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_src(4).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_src(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_b_lut(0).
 nf2_core/in_data(1)(27).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_src(6).
 nf2_core/user_data_path/output_queues/store_pkt/N52.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_src(7).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(52).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_src(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_4_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_a_or0000.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/N11.
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N96.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_stored_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)26.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_removed_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_rd_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)13.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N60.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)31.
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(0).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N82.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(14).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(17).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)31.
 nf2_core/user_data_path/output_queues/input_fifo_data_out(18).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(25).
 nf2_core/wr_0_data(35).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(35).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(25).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(35).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)26.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_rd_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_dst(3).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(1).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(3).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(6).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(7).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<10>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<9>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_2_not000116.
 nf2_core/user_data_path/output_queues/removed_pkt_data_length(2).
 nf2_core/user_data_path/output_queues/removed_pkt_data_length(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)54.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(0)145.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(0)135.
 nf2_core/user_data_path/output_queues/removed_pkt_data_length(8).
 nf2_core/user_data_path/output_queues/removed_pkt_data_length(9).
 nf2_core/user_data_path/output_queues/input_fifo/fifo/depth(2).
 nf2_core/user_data_path/output_queues/input_fifo/fifo/depth(0).
 nf2_core/user_data_path/output_queues/input_fifo/fifo/depth(1).
 nf2_core/user_data_path/output_queues/input_fifo_nearly_full.
 nf2_core/sram_reg_addr(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)5.
 nf2_core/user_data_path/output_queues/input_fifo_data_out(52).
 nf2_core/wr_0_data(53).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(53).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_b_lut(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_2_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_3_cmp_eq0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_7_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_b_lut(10).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N78.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_rd_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N14.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_dst(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/held_wr_a.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N32.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_dst(7).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(21)146_1.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(21).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_dst(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)54.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd8-In12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/N2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(31).
 nf2_core/user_data_path/output_queues/removed_pkt_data_length(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/removed_pkt_data_length(4).
 nf2_core/user_data_path/output_queues/removed_pkt_data_length(5).
 nf2_core/core_256kb_0_reg_grp/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_3_not000127_SW0_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_3_not000113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_3_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(3).
 nf2_core/user_data_path/output_queues/remove_pkt/N221.
 nf2_core/user_data_path/output_queues/remove_pkt/N211.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_held_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_b_lut(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_4_cmp_eq0001.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<0>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(36).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/ram_regout_en.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_3_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<1>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(37).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_we_b.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<1>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N241.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<2>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<2>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/bypass_read_b_and000063.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_a_delayed_or0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<3>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<3>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<4>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(40).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<4>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<4>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<5>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<5>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<6>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<7>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(7).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(22).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(10).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/write_a_or0000_inv.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_addr_a(0).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(11).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(14).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(15).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_addr_a(1).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N211.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N211.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N56.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)64.
 nf2_core/cpu_q_dma_nearly_full(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2_cmp_eq0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(2).
 nf2_core/sram_reg_addr(12).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_src(18).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_src(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_full_words_left_held.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_a(0)5_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(8).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(14).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(9).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(14).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_a(0).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(14).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(9).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(15).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(14).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(0).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(14).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N23.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(12).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(10).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(12).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(10).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(12).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/held_wr_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_we_a.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(12).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(10).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(16).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(12).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(10).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/write_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(2).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(8).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(11).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N10.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(8).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(11).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N181.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(8).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(11).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N14.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(8).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N241.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N30.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N32.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(23)146_1.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(23).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(17)143.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(11).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N16.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N181.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_req2_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(14).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<10>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(10).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<11>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(11).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(5)146_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<20>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(56).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(20)131.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(12).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<21>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(13).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(23).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(22)146_1.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err21.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(22).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<14>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(14).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<14>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(14).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<15>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<15>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(15).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<40>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<16>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<16>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<17>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(53).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<17>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<17>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<26>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(62).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<27>.
 nf2_core/user_data_path/output_queues/store_pkt/N56.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<27>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_addr_a(2)23.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N7.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<36>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_req.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<60>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N25.
 nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_we_a.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<28>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(12).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<52>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<37>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N25.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(41).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<61>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_not0001.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<45>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(13).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<29>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<53>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N25.
 nf2_core/cpci_reg_addr(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<62>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1(18).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<54>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<63>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<64>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_b(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<48>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<64>.
 nf2_core/nf2_reg_grp_u/cpu_addr(10).
 nf2_core/cpci_reg_addr(12).
 nf2_core/cpci_reg_addr(17).
 nf2_core/nf2_reg_grp_u/cpu_addr_nxt(10).
 nf2_core/nf2_reg_grp_u/cpu_addr_nxt(15).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<65>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(14).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<65>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N16.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<58>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(22).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<59>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(23).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(23)131.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(3)116.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin<8>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_addr_a(0)23.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N261.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_o
r000094/O.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_o
r000054.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_o
r000027.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_o
r0000124.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/N51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_a(0)5_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(11).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_synch.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N8.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q<4>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(9).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q<9>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N28.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(12).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(0).
 nf2_core/cpci_reg_addr(24).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(17)120.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N68.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N68.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N68.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N68.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(2).
 nf2_core/core_256kb_0_reg_addr(235).
 nf2_core/core_256kb_0_reg_addr(234).
 nf2_core/core_256kb_0_reg_addr(239).
 nf2_core/core_256kb_0_reg_addr(238).
 nf2_core/core_256kb_0_reg_addr(237).
 nf2_core/core_256kb_0_reg_addr(236).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(8).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_we_b.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(3).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(20)146_1.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(20).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N45.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N45.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N45.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N45.
 nf2_core/nf2_reg_grp_u/cpu_rd_data(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(4).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(4).
 nf2_core/nf2_reg_grp_u/cpu_addr(16).
 nf2_core/cpci_reg_addr(18).
 nf2_core/nf2_reg_grp_u/cpu_addr(18).
 nf2_core/cpci_reg_addr(20).
 nf2_core/nf2_reg_grp_u/cpu_addr_nxt(16).
 nf2_core/nf2_reg_grp_u/cpu_addr_nxt(18).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(4).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(9).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(10).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(9).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(10).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(4).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data(48).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data(49).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data(51).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_addr_a(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)59.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(5).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(13).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(5).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N47.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N47.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N47.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N47.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)59.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(15).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_stored_reg_rd_data(12).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(6).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N55.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(2).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(1).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N55.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(6).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/N12.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(8).
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_tx_data(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/merge_update_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/merge_update_or000061.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_a_and000054_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/N3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_reg_rd_data(14).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(8).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(1).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(0).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(2).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(4).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(11).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d(12).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(8).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N63.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N63.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N63.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N63.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0)103.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/comp1.
 nf2_core/user_data_path/output_queues/remove_pkt/pkt_removed_next.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(8).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_dst(4).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_7_mux000021.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_7_mux00009.
 rgmii_2_io/rgmii_rxd_reg(6).
 rgmii_2_io/rgmii_rxd_reg(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N14.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_wr_addr_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_3_mux00009.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_local9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_we_a_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N37.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_acked_mux0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7_mux000038.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_reg_rd_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_a_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_data_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7_mux0000104_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(4).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/wr_update_a_delayed.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N317.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<5>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<6>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux00033.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<9>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<5>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<6>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N35.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(10).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(11).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(4)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_we_a.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)2.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_src(2).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_src(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held(1).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data(43).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(13).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_src(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held(5).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held(7).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(13).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(14).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(15).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(10).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(10).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(10).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/adjusted_checksum_not0001.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(11).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_we_a.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(8).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(4).
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N64.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_mux0000(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_in_q_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N161.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_in_q_reg_acked_mux0000.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_local26.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<0>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(2)6.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<0>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_a(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<0>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<
0>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(0)6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)86.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<1>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<
1>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<2>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(12).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<4>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N15.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<5>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(0).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<8>.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_7_mux000012.
 N120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(2).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(8).
 nf2_core/core_reg_addr(14).
 nf2_core/unused_reg_core_256kb_0[6]..unused_reg_core_256kb_0_x/reg_req_d1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_rd_addr_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_rd_addr_reg_acked_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N29.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(8).
 nf2_core/out_ctrl(3)(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)59.
 nf2_core/core_256kb_0_reg_wr_data(128).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N14.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_7_mux000037.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_a(0)5_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(12).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ack.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_wr_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(3).
 nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<2>.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(22)146_1.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(22).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(22)131.
 nf2_core/core_256kb_0_reg_addr(206).
 nf2_core/core_256kb_0_reg_addr(205).
 nf2_core/core_256kb_0_reg_addr(204).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(2).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(2).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(3).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N21.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a_cmp_eq00003.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(7).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(5).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(5).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(6).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(6).
 nf2_core/core_reg_addr(20).
 nf2_core/core_reg_addr(21).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(8).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(8).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(4)146_1.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(4).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_3_mux0000.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In21.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/N8.
 rgmii_2_io/gmii_rxd_reg(6).
 rgmii_2_io/gmii_rxd_reg(7).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(21)131.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(16)131.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_dropped.
 nf2_core/cpci_bus/p2n_wr_data(6).
 nf2_core/core_reg_wr_data(13).
 nf2_core/user_data_path/output_queues/store_pkt/N50.
 nf2_core/user_data_path/output_queues/store_pkt/N2.
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_rx_data(0).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1(0).
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_rx_data(1).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1(1).
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_rx_data(2).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1(2).
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_rx_data(3).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N24.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_stored_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(9).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_dout(52).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(18).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(11).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(14).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(8).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(17).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<2>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<6>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<7>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<12>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<13>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<14>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<15>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<38>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<39>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<41>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<42>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<43>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<46>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<47>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<8>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<44>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N40.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_mux0000(2).
 nf2_core/user_data_path/output_port_lookup/preprocess_control/N71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/write_data_b(18).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(12).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<2>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<3>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<9>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<10>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<12>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<16>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<8>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(12).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(17).
 nf2_core/out_data(1)(56).
 nf2_core/out_data(1)(49).
 nf2_core/out_data(1)(48).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_and0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<1>.
 nf2_core/out_data(3)(56).
 nf2_core/out_data(3)(57).
 nf2_core/out_data(3)(58).
 nf2_core/out_data(3)(59).
 nf2_core/out_data(3)(60).
 nf2_core/out_data(3)(61).
 nf2_core/out_data(3)(62).
 nf2_core/out_data(3)(63).
 nf2_core/out_data(3)(49).
 nf2_core/out_data(3)(50).
 nf2_core/out_data(3)(51).
 nf2_core/out_data(3)(52).
 nf2_core/out_data(3)(53).
 nf2_core/out_data(3)(54).
 nf2_core/out_data(3)(55).
 nf2_core/out_data(3)(24).
 nf2_core/out_data(3)(25).
 nf2_core/out_data(3)(26).
 nf2_core/out_data(3)(27).
 nf2_core/out_data(3)(28).
 nf2_core/out_data(3)(29).
 nf2_core/out_data(3)(30).
 nf2_core/out_data(3)(31).
 nf2_core/out_data(3)(17).
 nf2_core/out_data(3)(18).
 nf2_core/out_data(3)(19).
 nf2_core/out_data(3)(20).
 nf2_core/out_data(3)(21).
 nf2_core/out_data(3)(22).
 nf2_core/out_data(3)(23).
 nf2_core/out_data(3)(8).
 nf2_core/out_data(3)(48).
 nf2_core/out_data(3)(41).
 nf2_core/out_data(3)(16).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<0>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<9>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<12>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<13>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<8>.
 nf2_core/out_data(5)(23).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<8>.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(21).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(2)132_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<1>.
 nf2_core/out_data(7)(27).
 nf2_core/out_data(7)(17).
 nf2_core/out_data(7)(18).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<9>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<8>.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(10).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(23).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(0).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(31)1_2.
 nf2_core/cpci_reg_addr(2).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(8).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err21.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(22).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(11).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err9.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/ram_wr_en.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N3.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N3.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(20)146_1.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(20).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(11).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N3.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(21)146_1.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(23).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(21).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(0).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/mem/tmp_ram_r
d_en.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<4>.
 nf2_core/out_data(7)(5).
 nf2_core/out_data(7)(10).
 nf2_core/out_data(7)(11).
 nf2_core/out_data(7)(32).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N3.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in_share0000(
4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(1
).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/mem/tmp_ram_r
d_en.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<3>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<4>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<3>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<1>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<0>.
 nf2_core/out_data(6)(2).
 nf2_core/out_data(6)(6).
 nf2_core/out_data(6)(18).
 nf2_core/out_data(6)(22).
 nf2_core/out_data(6)(27).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(15).
 nf2_core/out_data(4)(20).
 nf2_core/out_data(4)(21).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<3>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<2>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<1>.
 nf2_core/out_data(3)(0).
 nf2_core/out_data(3)(6).
 nf2_core/out_data(3)(11).
 nf2_core/out_data(3)(32).
 nf2_core/out_data(2)(16).
 nf2_core/out_data(2)(32).
 nf2_core/out_data(2)(33).
 nf2_core/out_data(2)(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(6).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<1>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<0>.
 nf2_core/out_data(1)(10).
 nf2_core/out_data(1)(34).
 nf2_core/out_data(1)(35).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<0>.
 nf2_core/out_data(0)(14).
 nf2_core/out_data(0)(20).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(56).
 nf2_core/wr_0_data(59).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(59).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(56).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(59).
 nf2_core/user_data_path/oq_in_data(40).
 nf2_core/user_data_path/oq_in_data(41).
 nf2_core/user_data_path/oq_in_data(42).
 nf2_core/user_data_path/oq_in_data(43).
 nf2_core/user_data_path/oq_in_data(44).
 nf2_core/user_data_path/oq_in_data(45).
 nf2_core/user_data_path/oq_in_data(46).
 nf2_core/user_data_path/oq_in_data(47).
 nf2_core/user_data_path/oq_in_data(56).
 nf2_core/user_data_path/oq_in_data(57).
 nf2_core/user_data_path/oq_in_data(58).
 nf2_core/user_data_path/oq_in_data(59).
 nf2_core/user_data_path/oq_in_data(60).
 nf2_core/user_data_path/oq_in_data(61).
 nf2_core/user_data_path/oq_in_data(62).
 nf2_core/user_data_path/oq_in_data(63).
 nf2_core/user_data_path/oq_in_ctrl(0).
 nf2_core/user_data_path/oq_in_ctrl(1).
 nf2_core/user_data_path/oq_in_ctrl(2).
 nf2_core/user_data_path/oq_in_ctrl(3).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(57).
 nf2_core/user_data_path/output_queues/remove_pkt/src_oq_next(0).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(57).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_reg_rd_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_reg_rd_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_reg_rd_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/rd_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/rd_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/rd_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/rd_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/rd_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/rd_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/write_data_b(17).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(53).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N83.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(63)22.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N84.
 nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<2>.
 nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(3)17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/write_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_rd_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/rd_data_b(1).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(2).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(23)131.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<69>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<35>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_7_mux00004.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(17).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(19).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err4.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(14).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(23)146_1.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(9).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(23).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<20>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<21>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<32>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<33>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<68>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<70>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<62>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<71>.
 nf2_core/out_ctrl(3)(6).
 nf2_core/out_ctrl(3)(3).
 nf2_core/out_ctrl(3)(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/in_state_nxt138_SW0_2.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(21)146_1.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(21).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(10).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(21)131.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<22>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<32>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<33>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<60>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<64>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<66>.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(15).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(14).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(43).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(17)120.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(43).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(48).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(49).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(44).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(4)146_1.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(22)146_1.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(4).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(22).
 nf2_core/out_data(6)(59).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(43).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(7).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(3).
 nf2_core/out_data(5)(36).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(43).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(16)146_1.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(17).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(19).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err21.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err4.
 nf2_core/out_data(3)(36).
 nf2_core/out_data(3)(37).
 nf2_core/out_data(3)(39).
 nf2_core/out_ctrl(3)(0).
 nf2_core/out_ctrl(3)(1).
 nf2_core/out_ctrl(3)(2).
 nf2_core/out_ctrl(3)(4).
 nf2_core/out_data(2)(42).
 nf2_core/out_data(2)(48).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3.
 nf2_core/out_data(0)(58).
 nf2_core/out_data(0)(59).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(2).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_mux0000.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_or0000_SW0/O.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(9).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(62).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(55).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(62).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(55).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(18).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(1).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(2).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(3).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(5).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(6).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(7).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/write_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(15).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<3>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_stored_reg_acked_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_stored_reg_req.
 nf2_core/user_data_path/oq_in_data(11).
 nf2_core/user_data_path/oq_in_data(12).
 nf2_core/user_data_path/oq_in_data(13).
 nf2_core/user_data_path/oq_in_data(14).
 nf2_core/user_data_path/oq_in_data(15).
 nf2_core/user_data_path/oq_in_data(16).
 nf2_core/user_data_path/oq_in_data(17).
 nf2_core/user_data_path/oq_in_data(18).
 nf2_core/user_data_path/oq_in_data(19).
 nf2_core/user_data_path/oq_in_data(20).
 nf2_core/user_data_path/oq_in_data(21).
 nf2_core/user_data_path/oq_in_data(22).
 nf2_core/user_data_path/oq_in_data(23).
 nf2_core/user_data_path/oq_in_data(24).
 nf2_core/user_data_path/oq_in_data(25).
 nf2_core/user_data_path/oq_in_data(26).
 nf2_core/user_data_path/oq_in_data(27).
 nf2_core/user_data_path/oq_in_data(28).
 nf2_core/user_data_path/oq_in_data(29).
 nf2_core/user_data_path/oq_in_data(30).
 nf2_core/user_data_path/oq_in_data(31).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<1>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<0>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<4>.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_rd_data(1).
 nf2_core/core_reg_addr(15).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/ram_rd_en.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(8).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<5>.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en.
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_tx_data(0).
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_tx_data(1).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(14).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(33).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(3).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(7).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(12).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(14).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(5).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(40).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(41).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(38).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(40).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(43).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(44).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(0).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(1).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(2).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(3).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(5).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(6).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(7).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(8).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(9).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(13).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(14).
 nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<3>.
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(8).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(9).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(10).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(11).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(13).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(14).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(15).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(17).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(18).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(20).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(26).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(28).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(31).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(32).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(34).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(35).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(37).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(38).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(39).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(43).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(44).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(46).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(47).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(48).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(49).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(50).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(51).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(52).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(53).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(54).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(55).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(56).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(57).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(58).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(59).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(60).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(61).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(62).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(63).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(13)120.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(13)132_1.
 rgmii_1_io/gmii_rx_dv_reg.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data(2).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_oq(3).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err99.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err112.
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(0).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(1).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(2).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(3).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(7).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(8).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(9).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(12).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(13).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(15).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(14).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(10).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(14).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(10).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(9).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(22).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(17)20.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(0).
 nf2_core/cpu_q_dma_rd_data(1)(0).
 nf2_core/cpu_q_dma_rd_data(3)(2).
 nf2_core/core_256kb_0_reg_wr_data(132).
 nf2_core/core_256kb_0_reg_wr_data(133).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(13).
 nf2_core/cpu_q_dma_rd_data(1)(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_addr_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_dst(10).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in_share0000(
13).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(1
3).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(45).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(19).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(0).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1(0).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1(1).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(64).
 nf2_core/cpu_q_dma_rd_data(1)(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(7).
 nf2_core/cpu_q_dma_rd_data(3)(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_held.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N46.
 nf2_core/user_data_path/output_queues/input_fifo_data_out(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(1).
 nf2_core/user_data_path/output_queues/input_fifo_ctrl_out(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(18).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(16).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1(3).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(21).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(2).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(57).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(47).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(30).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(21).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_src(1).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(47).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_addr_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_dst(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_dst(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/Madd_curr_plus_new_b_lut(0).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/lut_rd_addr(0).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(0).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(1).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(2).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(8).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(15).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N1699.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_cmp_din(30).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_cmp_din(27).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N1714.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(8).
 nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000027.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N1709.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(9).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N1724.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N1728.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(22).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(13).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(18).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(16)131.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(58).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(49).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr(18).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(16)146_1.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(16).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_dout(32).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(2).
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1720.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(17)120.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(17)143.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err62.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err9.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_byte_cnt(0).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd6-In2.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_byte_cnt(1).
 nf2_core/mac_groups[3].nf2_mac_grp/disable_crc_gen.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in_share0000(
6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(0
).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N351.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/Mshreg_rd_0_ack_del_3.
 nf2_core/sram_reg_addr(1).
 nf2_core/sram_reg_addr(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N351.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N351.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N351.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next(0)1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N51.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(0)124.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(4).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_err.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N51.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/addr_good25.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_err.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_err.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(9).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_err.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)91.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxer_in_reg.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_dropped_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_dropped_reg_acked_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N281.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(3).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxer_in_reg.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(10).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out_next20_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(11).
 nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000054.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(12).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(36)13.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(36)13.
 rgmii_2_io/rgmii_rxd_reg(0).
 rgmii_2_io/rgmii_rxd_reg(1).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_asreg.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_asreg_d1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N61.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(7).
 rgmii_2_io/rgmii_rxd_reg(4).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(5)131.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(31)1_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_0_not0001.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(7).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err99.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(13).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(14).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N531.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(9).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N531.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(15).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N531.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N531.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_src_internal(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_src_out_0.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_src_out_1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_mux0000.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_or0000_SW0/O.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(11).
 nf2_core/user_data_path/oq_in_reg_rd_wr_L.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_6_cmp_eq0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_7_cmp_eq0001.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(12).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N01.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N52.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(50)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N25.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(13).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(13).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(13).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/_sub0000(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(14).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(15).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(15).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(15).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(15).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_en.
 rgmii_2_io/gmii_rxd_reg(0).
 rgmii_2_io/gmii_rxd_reg(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)13.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_not0001.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(5)146_1.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(5).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(31).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(16).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(8).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift1.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift2.
 nf2_core/core_256kb_0_reg_wr_data(130).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_addr_a(1).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_xor0000.
 nf2_core/core_256kb_0_reg_addr(142).
 nf2_core/core_256kb_0_reg_addr(133).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_comb.
 nf2_core/core_reg_rd_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/wr_update_a_or0000.
 nf2_core/core_reg_rd_data(9).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/Msub_rx_pkt_len_nxt_share0000_cy(9)14.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N47.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_full_words_left_cmp_le0000.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt(1)2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_num_pkts_in_q_done_held.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_0_not0001.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_cnt(1)2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N35.
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(3).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/ram_rd_en.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_1_not0001.
 nf2_core/cpu_q_dma_wr_data(3)(12).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/ram_full_fb_i.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N50.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(51)26.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_mux0000.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_or0000_SW0/O.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N2.
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held(3).
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held(0).
 nf2_core/cpu_q_dma_wr_data(0)(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held(11).
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr(18).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In6.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(11).
 nf2_core/nf2_mdio/phy_rd_data_mux0000(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(14).
 nf2_core/nf2_mdio/phy_rd_data_mux0000(7).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[0].in_arb_fifo/Result(2).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<0>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<3>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<3>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N49.
 nf2_core/user_data_path/output_port_lookup/mac_0(2).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<1>.
 nf2_core/user_data_path/output_port_lookup/mac_0(3).
 nf2_core/core_reg_wr_data(14).
 nf2_core/core_reg_wr_data(15).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Result(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/wr_update_a_delayed.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[7].in_arb_fifo/Result(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(9).
 nf2_core/core_reg_rd_data(1).
 nf2_core/unused_reg_core_4mb_0/reg_req_d1.
 nf2_core/user_data_path/output_port_lookup/mac_1(5).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(8).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(9).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(8).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(9).
 nf2_core/core_reg_rd_data(2).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(12).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(13).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(12).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(13).
 nf2_core/core_reg_rd_data(3).
 rgmii_2_io/gmii_rx_dv_reg.
 nf2_core/cpu_q_dma_rd_data(2)(13).
 nf2_core/cpu_q_dma_rd_data(3)(13).
 nf2_core/cpu_q_dma_rd_data(0)(13).
 nf2_core/cpu_q_dma_rd_data(2)(14).
 nf2_core/cpu_q_dma_rd_data(1)(14).
 nf2_core/cpu_q_dma_rd_data(3)(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(13).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(14).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta(3).
 nf2_core/core_256kb_0_reg_wr_data(131).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(15).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/addr_good62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(15).
 nf2_core/user_data_path/output_port_lookup/mac_3(6).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(2).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(0).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(1).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(0).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(1).
 nf2_core/user_data_path/output_port_lookup/mac_3(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(1).
 nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(1).
 nf2_core/nf2_dma/nf2_dma_regs/N3.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta_xor(4)118.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta9.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_6_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(5).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(10).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(5).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(11).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N21.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N21.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(12).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(12).
 nf2_core/core_reg_rd_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_4_mux0000.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(6).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(7).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(6).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(7).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(1).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(1).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta(1).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(13).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(13).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(4).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(5).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(4).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(5).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta(1).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta(1).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(14).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(14).
 nf2_core/core_256kb_0_reg_wr_data(146).
 nf2_core/core_256kb_0_reg_wr_data(147).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta(1).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(15).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(15).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_pkt_sent_delta.
 nf2_core/core_256kb_0_reg_wr_data(148).
 nf2_core/core_256kb_0_reg_wr_data(149).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/N67.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/state_nxt.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(10).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_not0001.
 nf2_core/cpu_q_dma_rd_data(2)(11).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_not0001.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_next_hop_ip(14).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_mux0000(14).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N66.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_or0000.
 nf2_core/device_id_reg/reg_rd_data_mux0000(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/bypass_read_a.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/addr_good12.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_addr_a(1)9.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<6>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<7>.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(4).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(9).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_addr(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(5).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<11>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<11>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_7_not0001.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(0).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(1).
 nf2_core/sram_reg_addr(13).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reset_long(0).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg(2).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/pulse_in_clkA_d1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file8/A4'.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file11/A4'.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(9).
 nf2_core/nf2_mdio/phy_rd_data(10).
 nf2_core/nf2_mdio/phy_rd_data_mux0000(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file12/A4'.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(15).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_a(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file5/A4'.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(21)146_1.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(21).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(5)131.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file16/A4'.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(7).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(13).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(18).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err99.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(5).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(6).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(5).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<5>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<6>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(14).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file15/A4'.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/ram_rd_en.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)9.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)9.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)9.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(36)51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(12).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(36)51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(6).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_byte_cnt(10).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(20)146_1.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(20).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(11).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(21)131.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1688.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_byte_cnt(10).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(3).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(2).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/comp0.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_rd_en(7).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_byte_cnt(11).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_byte_cnt(11).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(14).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(11).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err62.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/comp0.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/wr_rst_d1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_asreg.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_asreg_d1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_asreg_d2.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/comp0.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/wr_rst_d1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/comp1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/ram_full_comb.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_9.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress_mux0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(10).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N1696.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_addr(0).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_rd_en.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_addr(1).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_addr(2).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/queue_2.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_addr(3).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/addr_good25.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/addr_good49.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/addr_good62.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_addr(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/bypass_read_a_and0000.
 nf2_core/cpu_q_dma_wr_data(2)(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)13.
 nf2_core/wr_0_addr(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)31.
 nf2_core/nf2_reg_grp_u/cpu_addr(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_or0000.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N1677.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(15).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N1692.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(8).
 nf2_core/sram_reg_addr(16).
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/Result(4)_bdd1.
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/depth(4).
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/depth(5).
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/Result(4)_bdd0.
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/Result(5).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_word_cnt(0).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(1).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_word_cnt(1).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N1667.
 rgmii_3_io/gmii_rxd_reg(6).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N1682.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(4).
 rgmii_3_io/gmii_rxd_reg(0).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(16)131.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(5).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(15).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(17)143.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_addr_a(1)23.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(9).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(22).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_word_cnt(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(1).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_word_cnt(9).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/N10.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/N10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(1
).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(1).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0004.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/N10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(14).
 nf2_core/core_256kb_0_reg_addr(130).
 nf2_core/core_256kb_0_reg_addr(131).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(2).
 nf2_core/core_256kb_0_reg_addr(132).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(7).
 nf2_core/core_256kb_0_reg_addr(134).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(4).
 nf2_core/core_256kb_0_reg_addr(135).
 nf2_core/core_256kb_0_reg_addr(150).
 nf2_core/core_256kb_0_reg_addr(152).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(8).
 nf2_core/core_256kb_0_reg_addr(153).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(48)26.
 rgmii_3_io/gmii_rxd_reg(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/to_from_cpu_next7.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/to_from_cpu_next22.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(4)146_1.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(4).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(4)131.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)13.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(17)120.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(9).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(16)146_1.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(5)146_1.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(16).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(5).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err9.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(10).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(8).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(23).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N391.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N43.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N391.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N43.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N391.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N43.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N391.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N43.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file2/A4'.
 nf2_core/user_data_path/oq_in_reg_ack.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(11).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file12/A4'.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file4/A4'.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(11).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<2>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<4>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(12).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file13/A4'.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i123
.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<5>.
 nf2_core/nf2_mdio/phy_rd_vld.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file5/A4'.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(2).
 nf2_core/nf2_dma/nf2_dma_que_intfc/state_FSM_FFd2-In23.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(15).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file16/A4'.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(13).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file14/A4'.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file8/A4'.
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)13.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(14).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_req_in_d1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file1/A4'.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file10/A4'.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(8).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file11/A4'.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(9).
 nf2_core/user_data_path/output_port_lookup/lpm_hit.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(23)146_1.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err112.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next(2)17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)26.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(23)131.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(0).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(14).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(17).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(0)13.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_asreg_d2.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(1)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)13.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)13.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(4).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_word_cnt(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)26.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(0)252.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(5
).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(8
).
 nf2_core/core_256kb_0_reg_addr(175).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N309.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N311.
 nf2_core/cpu_q_dma_rd_ctrl(2)(1).
 nf2_core/cpu_q_dma_rd_ctrl(3)(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)86.
 nf2_core/core_reg_wr_data(11).
 nf2_core/core_256kb_0_reg_addr(162).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)55.
 nf2_core/core_reg_addr(16).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(49).
 nf2_core/nf2_dma/nf2_dma_que_intfc/state_FSM_FFd1-In.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)50.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(31)1_2.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(0).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(22)131.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(2)1.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err21.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)13.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_comb.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(6)128.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<6>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N84.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(2).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(8).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)67.
 nf2_core/core_256kb_0_reg_addr(128).
 nf2_core/core_256kb_0_reg_wr_data(136).
 nf2_core/core_256kb_0_reg_wr_data(137).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_mux0000(0).
 nf2_core/user_data_path/udp_reg_addr_in(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_mux0000(1).
 nf2_core/user_data_path/udp_reg_addr_in(1).
 nf2_core/cpu_q_dma_rd_data(3)(11).
 nf2_core/cpu_q_dma_rd_data(0)(11).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_byte_cnt(9).
 nf2_core/user_data_path/udp_reg_addr_in(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_full_pkts_in_q_cmp_ge0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_7_mux000026.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<6>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<7>.
 nf2_core/cpu_q_dma_rd_data(0)(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_q_overrun.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(2).
 nf2_core/cpu_q_dma_rd_data(0)(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(3).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(1).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_a(7).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(1).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0(16).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(1).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out_next20_SW0_1.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N47.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next_and0001.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/ctrl_prev_is_0_cmp_eq000012.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/ctrl_prev_is_0_cmp_eq000025.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(2)128.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/ctrl_prev_is_0.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(6)116.
 rgmii_3_io/gmii_rxd_reg(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_5_cmp_eq0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_5_mux0000.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N129.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(14).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N129.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N27.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_not0001.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_q_underrun.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N129.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N32.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N129.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N32.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_8.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_mux0000(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_mux0000(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(2).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(6).
 nf2_core/core_256kb_0_reg_wr_data(141).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<10>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000313.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N55.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(12).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<10>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000313.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/addr_good12.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(11).
 nf2_core/core_256kb_0_reg_wr_data(143).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(15).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<10>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<3>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000313.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<10>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000313.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(0).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_1(11).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0C10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_mux0000(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_mux0000(14).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N331.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(15).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<8>.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_1(15).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8>.
 nf2_core/user_data_path/op_lut_in_reg_ack.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<
0>.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt_mux0000(2).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_or0000.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N67.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N4.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_word_cnt(3).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(1).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(1).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(4).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(5).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_and0000.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(3).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/pulse_in_clkA_d1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(18).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/wr_addr_q<0>.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/wr_addr_q<1>.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/wr_addr_q<3>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<4>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(32).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(9)20.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In6.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_asreg_d2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(34).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(35).
 nf2_core/user_data_path/udp_reg_addr_in(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N61.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(68).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_word_cnt(1).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_word_cnt(2).
 nf2_core/user_data_path/udp_reg_addr_in(4).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_rd_en.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N32.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and000042.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(11).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(12).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(11).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(12).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_or0000.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(9).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(10).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(9).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_or0000.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(4)146_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_or0000.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N191.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta_mux0000(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_or0000.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(4)116_2.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(19).
 nf2_core/nf2_reg_grp_u/N64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(6).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(0).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(7).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(7).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<4>.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(7).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(0).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(7).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(7).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(7).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(0).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(3).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(5).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(3).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(5).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(6).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(1).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(1).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(1).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(2).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(1).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(2).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(6).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(1).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(6).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(7).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(8).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(7).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(8).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(6).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(6).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(1).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(4).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(6).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(4).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(6).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(8).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next(8).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(5).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(2).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(5).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(2).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(5).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(2).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(5).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(5).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(4).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(3).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(4).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(3).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(4).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(3).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(4).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(3).
 nf2_core/core_256kb_0_reg_wr_data(151).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(4).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(4).
 nf2_core/core_256kb_0_reg_wr_data(153).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(15).
 nf2_core/nf2_reg_grp_u/N62.
 nf2_core/nf2_reg_grp_u/cpu_rd_data_mux0000(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_not0001.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<7>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(12).
 nf2_core/user_data_path/udp_reg_addr_in(10).
 nf2_core/user_data_path/udp_reg_addr_in(12).
 nf2_core/nf2_reg_grp_u/N50.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N49.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(9)0.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(9)19.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N49.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(26).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N49.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<7>.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_mux0000(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_mux0000(15).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N49.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N71.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd6-In8.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd6-In2.
 nf2_core/user_data_path/output_port_lookup/lpm_output_port(3).
 nf2_core/user_data_path/output_port_lookup/lpm_output_port(4).
 nf2_core/user_data_path/output_port_lookup/lpm_output_port(5).
 nf2_core/user_data_path/output_port_lookup/lpm_output_port(6).
 nf2_core/user_data_path/output_port_lookup/lpm_output_port(7).
 nf2_core/nf2_reg_grp_u/N48.
 nf2_core/nf2_reg_grp_u/cpu_rd_data_mux0000(3).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(3).
 nf2_core/user_data_path/in_arb_in_reg_addr(12).
 nf2_core/core_256kb_0_reg_wr_data(157).
 nf2_core/user_data_path/udp_reg_addr_in(3).
 nf2_core/nf2_dma/nf2_dma_regs/Result(0)1.
 nf2_core/nf2_dma/nf2_dma_regs/Result(1)1.
 nf2_core/nf2_dma/nf2_dma_regs/Result(2)1.
 nf2_core/nf2_dma/nf2_dma_regs/Result(3)1.
 nf2_core/nf2_dma/pkt_len(4).
 nf2_core/nf2_dma/nf2_dma_regs/Result(4)1.
 nf2_core/nf2_dma/nf2_dma_regs/Result(5)1.
 nf2_core/nf2_dma/nf2_dma_regs/Result(6)1.
 nf2_core/nf2_dma/nf2_dma_regs/Result(7)1.
 nf2_core/nf2_dma/nf2_dma_regs/Result(8)1.
 nf2_core/nf2_dma/nf2_dma_regs/Result(9)1.
 nf2_core/nf2_dma/nf2_dma_regs/Result(10)1.
 nf2_core/nf2_dma/nf2_dma_regs/Result(11)1.
 nf2_core/nf2_reg_grp_u/N46.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q<14>.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q<30>.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_or0000.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q<31>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N29.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_comb.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_14
.
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/N6.
 nf2_core/core_256kb_0_reg_wr_data(145).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_local(42).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_byte_cnt(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(14).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count<9>.
 nf2_core/nf2_dma/nf2_dma_regs/N18.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<1>.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_byte_cnt(0).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N1.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_byte_cnt(1).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_byte_cnt(2).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_byte_cnt(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<2>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<2>.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_byte_cnt(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(2).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_byte_cnt(9).
 nf2_core/nf2_reg_grp_u/N44.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_10
.
 nf2_core/user_data_path/output_queues/store_pkt/N6.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(0).
 nf2_core/core_256kb_0_reg_wr_data(156).
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo_empty.
 nf2_core/user_data_path/output_port_lookup/ip_arp/empty.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/empty_nxt.
 nf2_core/core_256kb_0_reg_wr_data(155).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(11).
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(2)144.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_local(19).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_local(51).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_local(19).
 nf2_core/user_data_path/udp_reg_addr_in(15).
 nf2_core/user_data_path/udp_reg_master/reg_addr_out_mux0000(13).
 nf2_core/user_data_path/in_arb_in_reg_addr(13).
 nf2_core/user_data_path/udp_reg_master/reg_addr_out_mux0000(15).
 nf2_core/user_data_path/in_arb_in_reg_addr(15).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N62.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N62.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_1R2.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_1C2.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1(6).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1(7).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_1R12.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_1(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N67.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N2.
 nf2_core/core_256kb_0_reg_rd_wr_L(12).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N63.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N2.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_byte_cnt(8).
 nf2_core/user_data_path/in_arb_in_reg_addr(11).
 nf2_core/user_data_path/output_queues/input_fifo/fifo/Result(1).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_local(52).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_local(44).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(9).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(1).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(9).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<0>.
 nf2_core/nf2_reg_grp_u/N42.
 nf2_core/nf2_reg_grp_u/cpu_rd_data_mux0000(7).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(5)116_2.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(5)146_1.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txen_out_reg_next_2.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txen_out_reg_next.
 gmii_1_tx_en_int.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(5)116_2.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(5)116_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N37.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_data_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N37.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N37.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N37.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N37.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift4.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_or0000.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift5.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_local(29).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000040.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000040.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_f
b.
 nf2_core/nf2_reg_grp_u/N40.
 nf2_core/nf2_reg_grp_u/cpu_rd_data_mux0000(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_wr_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N471.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_or000127.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_byte_cnt(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_a(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N35.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(6).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_local(57).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(9).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_pulled_nxt4.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_pulled_nxt4.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_pulled_nxt9.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_pulled_nxt.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N14.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/bypass_read_a_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/bypass_read_a.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_cmp_eq0013.
 nf2_core/user_data_path/output_port_lookup/mac_0(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_rd_en_inv.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N66.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i26.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_rd_addr_not00011_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N35.
 nf2_core/user_data_path/output_port_lookup/mac_1(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(60)10.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N61.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N54.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(5).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(6)58_2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(6)16.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(6)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(6).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(6)44.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(60)22.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(61)22.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(8)58_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_wr_data(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<3>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_wr_data(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N411.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_6_mux0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_full.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N40.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(11).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(14).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(9).
 nf2_core/user_data_path/output_queues/oq_header_parser/N01.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in_share0000(
10).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in_share0000(
12).
 nf2_core/core_reg_addr(17).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_q_overrun.
 nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_or0000.
 nf2_core/nf2_dma/nf2_dma_regs/Result(0).
 nf2_core/nf2_dma/nf2_dma_regs/Result(1).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N6.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(1).
 nf2_core/nf2_dma/nf2_dma_regs/Result(2).
 nf2_core/nf2_dma/nf2_dma_regs/Result(3).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N6.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(1).
 nf2_core/nf2_dma/nf2_dma_regs/Result(4).
 nf2_core/nf2_dma/nf2_dma_regs/Result(5).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N6.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(1).
 nf2_core/nf2_dma/nf2_dma_regs/Result(6).
 nf2_core/nf2_dma/nf2_dma_regs/Result(7).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N6.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(1).
 nf2_core/nf2_dma/nf2_dma_regs/Result(8).
 nf2_core/nf2_dma/nf2_dma_regs/Result(9).
 nf2_core/nf2_dma/nf2_dma_regs/Result(10).
 nf2_core/nf2_dma/nf2_dma_regs/Result(11).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N41.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_bad_delta_mux0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(11).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N41.
 nf2_core/user_data_path/output_queues/store_pkt/N18.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N55.
 nf2_core/core_256kb_0_reg_addr(163).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N10.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta_mux0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N10.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_dropped.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta_mux0000.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(11).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(12)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(12).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N33.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/state_nxt.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(13).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_next(8).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(12).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(15).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(30)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_2(30).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(14)44.
 nf2_core/user_data_path/output_port_lookup/mac_1(30).
 nf2_core/user_data_path/input_arbiter/eop.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_or00013.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_rd_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(6).
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/depth(3).
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/depth(2).
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Result(2)2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(1).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(6).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(7).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_next(6).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_next(7).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(40)11.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/req_in_progress_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N29.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10).
 nf2_core/user_data_path/output_port_lookup/mac_3(36).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<6>.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(30).
 nf2_core/user_data_path/output_queues/oq_header_parser/full.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_word_cnt(2).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(33)44.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(14).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(18)11.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/N24.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(5).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<0>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<4>.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(34)16.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(34)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(34).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(13).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(12).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<1>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<5>.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(17).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(16).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(18).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(42)58_2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(42)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(21).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(20).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(23).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(22).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(31).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(24).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(27).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(26).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_word_cnt(4).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(28).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(31).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(30).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(35).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(35).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(37).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(36).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(36).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(37).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(38).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(38).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(43).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(14).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(45).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(44).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(44).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(45).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(46).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(46).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(47).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(35)58_2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(35)16.
 nf2_core/user_data_path/output_port_lookup/mac_3(35).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(35)11.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb
_i.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<6>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<7>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor0006_
2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(0).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(28)11.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(36)58_2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(36)16.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(36)11.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/N28.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(44)58_2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(44)16.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(44)11.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(5).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(45)11.
 nf2_core/core_256kb_0_reg_grp/int_reg_req_2_or0000.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(10).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(29)58_2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(37)58_2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(37)16.
 nf2_core/user_data_path/output_port_lookup/mac_3(37).
 nf2_core/user_data_path/output_port_lookup/mac_2(37).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(37)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(45)58_2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(45)16.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(26).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i93.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<4>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<5>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(26).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(2)1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin<7>.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/N32.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(19).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N2.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_byte_cnt(5).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(47)58_2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(47)16.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(47)11.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt_mux0000(0).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_cnt_mux0000(0).
 nf2_core/core_256kb_0_reg_addr(173).
 nf2_core/core_256kb_0_reg_addr(172).
 nf2_core/core_256kb_0_reg_addr(171).
 nf2_core/core_256kb_0_reg_addr(170).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_word_cnt(0).
 nf2_core/core_256kb_0_reg_addr(143).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(48).
 nf2_core/core_256kb_0_reg_addr(137).
 nf2_core/core_256kb_0_reg_addr(136).
 nf2_core/core_256kb_0_reg_addr(151).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/addr_good49.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N58.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(65).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_word_cnt(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(29).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_nxt(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_word_cnt(7).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_not000120_2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N2.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3-In24_1.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_cmp_eq0014.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3-In24_1.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_cmp_eq0014.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(50).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in_share0000(
2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in_share0000(
3).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N591.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N591.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(4).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N591.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt_mux0000(1).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N591.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(20)116_2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(59).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt_and0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N671.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(59).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(55).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N67.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(62)10.
 nf2_core/user_data_path/output_port_lookup/eth_parser/N01.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count_next(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_7_mux0000.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N2.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(6).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(8).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N2.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(6).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N2.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(6).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N2.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<7>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<8>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<7>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<8>.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<7>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<8>.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<7>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<8>.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N44.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(1)126.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(1)1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(11).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(34)19.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(44)19.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(1
0).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(5)12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(11).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_mux0000(0).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_mux0000(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_mux0000(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(1
4).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(32)0.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(32)19.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(48)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(50)10.
 nf2_core/mac_groups[1].nf2_mac_grp/gmac_rx_data(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(39)0.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_cmp_eq0002.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(38)0.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N75.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_jumbo_en_reg_next.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_jumbo_en_reg_next.
 nf2_core/mac_groups[1].nf2_mac_grp/gmac_rx_data(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(51)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(63)5.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/Result(1)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(6)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(6)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N57.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N57.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N57.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt_mux0000(3).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N57.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(11)0.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(11)19.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(37)0.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(21)116_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(15)0.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(15)19.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(43)0.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(43)19.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(15).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(43).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(21)116_2.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/N5.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N73.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N651.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(21)116_2.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<1>.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/state_not0001.
 nf2_core/user_data_path/output_port_lookup/mac_1(29).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(14)0.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(14)19.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(37)19.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(14).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(37).
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/state.
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/state_next34.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/Msub_subtract_addsub00004.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wq2_rptr_bin(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(10)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(11)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(13)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next_cmp_eq0004.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/pulse_in_clkA_d1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N111.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(15)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(32)10.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(22)116_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(8)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(8)19.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(22)116_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(33)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(61)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(41)10.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/N6.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N79.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N77.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N35.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err30.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err41.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err30.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err41.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(42)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(41)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(41)19.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err30.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err41.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err4.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err30.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err41.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(35)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(9)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(9)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(43)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(39)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(50)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(50).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(53)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(8)0.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(13)0.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err126.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(10)0.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(10)19.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(13)19.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(10).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(13).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err126.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(51).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err75.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err126.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err75.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err126.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N4.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N631.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(45)10.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_dropped.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(60)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(60).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(46)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(61)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(61).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(62)22.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N67.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(46)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(46)0.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(46)19.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(62)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(62).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(63).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(48)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(48).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(12)10.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(23)116_2.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift1.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(2).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(2).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq1_rptr(0).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_byte_cnt(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N66.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/N42.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(16)116_2.
 nf2_core/nf2_reg_grp_u/N32.
 nf2_core/nf2_reg_grp_u/cpu_addr_nxt(0).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(16)116_2.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(37).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(13)5.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(7).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_byte_cnt(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)64.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(44)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)64.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(3)127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(19)44.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(35)44.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(46)16.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(46)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(37)44.
 nf2_core/mac_groups[2].nf2_mac_grp/gmac_rx_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(9).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_1(7).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/N50.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rq2_wptr(2).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(28)44.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(14)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(2).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(45)44.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(38)11.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(3).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(17)161_1.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(17).
 nf2_core/nf2_mdio/phy_reg_rd_data_mux0000(5).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(17)161_1.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_a(10).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(17)161_1.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(17).
 nf2_core/user_data_path/udp_reg_master/reg_addr_out_mux0000(5).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(4)44.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mcount_rx_pkt_pulled_delta3.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(9)44.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(29)44.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(36)44.
 nf2_core/user_data_path/udp_reg_addr_in(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(1)133.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(1)1.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_0(2).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0C.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_1(2).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/N26.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_1(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_37_mux0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_45_mux0000.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_0(12).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_1(13).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/N46.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_1(16).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_1(17).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0C17_mand.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/N48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_a(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/N6.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)116_2.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)116_2.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)116_2.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)116_2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(8)16.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(8)11.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(7)122.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_44_mux0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(7)1.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(11)5.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(8).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(9).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_word_cnt(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(45)0.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(32)5.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(1).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<4>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_word_cnt(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(5).
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/Result(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(43)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(44)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(52)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(52).
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/BU2/U0/din_q<4>.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/BU2/U0/din_q<1>.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(38)19.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N101.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(56).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(53).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0007.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(54)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(54).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(26)154_2.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/BU2/U0/din_q<0>.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(26)154_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(55).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(49)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(49).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N8.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(57).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(58).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(59).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/N34.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_comb.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(7)11.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N39.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)116_2.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)116_2.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)116_2.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N4.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N4.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(12).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(7).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N4.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(12).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N4.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(12).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_mux0000(6).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(7).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N67.
 nf2_core/user_data_path/output_queues/remove_pkt/removed_oq_next(0).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_word_cnt(5).
 nf2_core/nf2_reg_grp_u/N60.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N42.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N35.
 nf2_core/nf2_reg_grp_u/N58.
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_word_cnt(8).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_word_cnt(9).
 nf2_core/nf2_reg_grp_u/N56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data(5).
 nf2_core/nf2_reg_grp_u/N54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data(8).
 nf2_core/nf2_reg_grp_u/N52.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(0)110.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(0)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_comb.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/rd_preprocess_info_and00018.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N4.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Result(1)2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(36).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(32).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N18.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(5)122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/N50.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count_next(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<
3>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(51).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(27).
 N93.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(54).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(50).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(52).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(58).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/c2/carrynet<1>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/c2/carrynet<3>.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(3).
 nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/Result(1)1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(38).
 nf2_core/cpu_q_dma_wr_data(2)(14).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(18).
 nf2_core/cpu_q_dma_wr_data(3)(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/new_data_a(10).
 nf2_core/user_data_path/output_port_lookup/eth_parser/eth_fifo/fifo/Result(1).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/subtract_addsub0000(3).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/w_almost_full_val.
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/subtract_addsub0000(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(34).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(55).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(58).
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/is_from_cpu_fifo/fifo/Result(1)1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<2>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/hdr_has_options_not00007.
 nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(38).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(66).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(6).
 nf2_core/mac_groups[2].nf2_mac_grp/gmac_rx_data(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(38).
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/N11.
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/Result(3).
 nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype(14).
 nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype(15).
 nf2_core/user_data_path/output_port_lookup/eth_parser/_cmp_eq000124.
 nf2_core/user_data_path/output_port_lookup/eth_parser/_cmp_eq000111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/reg_ack_nxt.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(61).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N18.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(47).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(5).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_local(20).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_local(0).
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next(2)120.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(3).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(6)1.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(7)1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(51).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(3).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(0)(12).
 nf2_core/cpu_q_dma_wr_data(0)(12).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(0)(13).
 nf2_core/cpu_q_dma_wr_data(0)(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/bypass_read_a_and0000.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(49).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(45).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(54).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(50).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(51).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(46).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(0)1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(1)1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(2)1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(3)1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(4)1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(5)1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(6)1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(7)1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(8)1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(9)1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(0)1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(1)1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(2)1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(3)1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(4)1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(5)1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(6)1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(7)1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(8)1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(9)1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(0)1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(1)1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(2)1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(3)1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(4)1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(5)1.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[1].in_arb_fifo/Result(1)1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(6)1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(7)1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(8)1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(9)1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(0)1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(1)1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(2)1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(3)1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(11).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(4)1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(5)1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(6)1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(7)1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(8)1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(9)1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_mux0000(9).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_local(2).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_local(3).
 nf2_core/user_data_path/output_queues/remove_pkt/N411.
 nf2_core/user_data_path/output_queues/remove_pkt/N43.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_xor0000.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_req_next59.
 nf2_core/nf2_reg_grp_u/cpu_wr_data_nxt(14).
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_vld_latched_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(1).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_data_word(15).
 nf2_core/nf2_reg_grp_u/cpu_wr_data_nxt(5).
 nf2_core/nf2_reg_grp_u/cpu_wr_data_nxt(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_update_a_or0000.
 nf2_core/nf2_reg_grp_u/cpu_wr_data_nxt(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(0)21.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_mux0000(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(1)21.
 nf2_core/user_data_path/output_queues/src_oq_empty(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_in_q_reg_acked_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(4
).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)26.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(5
).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(1
5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)26.
 nf2_core/user_data_path/udp_reg_master/reg_data_out_mux0000(3).
 nf2_core/user_data_path/udp_reg_master/reg_data_out_mux0000(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)26.
 nf2_core/user_data_path/udp_reg_master/reg_data_out_mux0000(7).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/N10.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(14).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(5).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N44.
 nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_mux0000(14).
 nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_mux0000(15).
 nf2_core/user_data_path/udp_reg_master/reg_addr_out_mux0000(3).
 nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_mux0000(3).
 nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_mux0000(12).
 nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_mux0000(7).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<1>.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(14).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(15).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(14).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(15).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(11).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(13).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N81.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(14).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(15).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(10).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/in_fifo_ctrl(4)1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(11).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(14).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N315.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(10).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(0).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_asreg_d2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(17).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(20).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N71.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N58.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(27).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(29).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_41.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(15)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(10)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(36).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_1_mux0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_23_mux0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_2_mux0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_6_mux0000.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(30).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_24_mux0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_25_mux0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(33)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_27_mux0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_29_mux0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_mux0000(17).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_mux0000(18).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(46)44.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_28_mux0000.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(43)44.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_mux0000(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_mux0000(31).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(42)44.
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(3)(11).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_oq_mux0000(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_mux0000(16).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(8)44.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_mux0000(16).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(3)44.
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/empty1_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_mux0000(29).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_mux0000(21).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_mux0000(29).
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/Result(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_mux0000(27).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/cam_din_mux0000(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_mux0000(25).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_mux0000(23).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Result(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(5).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_local(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_mux0000(27).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_mux0000(25).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(27).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(19).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(28).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(29).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(16).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(28).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(3)(13).


The following Nets are new/changed.
-----------------------------------
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000042_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N41.
 nf2_core/user_data_path/reset_3.
 nf2_core/user_data_path/input_arbiter/_COND_22.
 N85.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N57.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N138.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N9.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N111.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd7-In121.
 nf2_core/nf2_reg_grp_u/N1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reset_1.
 nf2_core/nf2_reg_grp_u/bus_rd_data(0)141_2.
 nf2_core/nf2_reg_grp_u/N13.
 nf2_core/nf2_reg_grp_u/bus_rd_data(0)141_SW0_1.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/N23.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/N23.
 nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/N23.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/N23.
 N372.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N84.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N84.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N84.
 nf2_core/core_256kb_0_reg_rd_data(229).
 nf2_core/core_256kb_0_reg_rd_data(245).
 nf2_core/core_256kb_0_reg_rd_data(197).
 nf2_core/core_256kb_0_reg_rd_data(213).
 nf2_core/core_256kb_0_reg_rd_data(165).
 nf2_core/core_256kb_0_reg_rd_data(181).
 nf2_core/core_4mb_reg_rd_data(21).
 nf2_core/core_256kb_0_reg_rd_data(69).
 nf2_core/core_256kb_0_reg_rd_data(230).
 nf2_core/core_256kb_0_reg_rd_data(246).
 nf2_core/core_256kb_0_reg_rd_data(198).
 nf2_core/core_256kb_0_reg_rd_data(214).
 nf2_core/core_256kb_0_reg_rd_data(166).
 nf2_core/core_256kb_0_reg_rd_data(182).
 nf2_core/core_4mb_reg_rd_data(22).
 nf2_core/core_256kb_0_reg_rd_data(70).
 nf2_core/core_256kb_0_reg_rd_data(231).
 nf2_core/core_256kb_0_reg_rd_data(247).
 nf2_core/core_256kb_0_reg_rd_data(199).
 nf2_core/core_256kb_0_reg_rd_data(215).
 nf2_core/core_256kb_0_reg_rd_data(167).
 nf2_core/core_256kb_0_reg_rd_data(183).
 nf2_core/core_4mb_reg_rd_data(23).
 nf2_core/core_256kb_0_reg_rd_data(71).
 nf2_core/core_256kb_0_reg_rd_data(232).
 nf2_core/core_256kb_0_reg_rd_data(248).
 nf2_core/core_256kb_0_reg_rd_data(200).
 nf2_core/core_256kb_0_reg_rd_data(216).
 nf2_core/core_256kb_0_reg_rd_data(168).
 nf2_core/core_256kb_0_reg_rd_data(184).
 nf2_core/core_4mb_reg_rd_data(24).
 nf2_core/core_256kb_0_reg_rd_data(72).
 nf2_core/core_256kb_0_reg_rd_data(233).
 nf2_core/core_256kb_0_reg_rd_data(249).
 nf2_core/core_256kb_0_reg_rd_data(201).
 nf2_core/core_256kb_0_reg_rd_data(217).
 nf2_core/core_256kb_0_reg_rd_data(169).
 nf2_core/core_256kb_0_reg_rd_data(185).
 nf2_core/core_4mb_reg_rd_data(25).
 nf2_core/core_256kb_0_reg_rd_data(73).
 nf2_core/core_256kb_0_reg_rd_data(225).
 nf2_core/core_256kb_0_reg_rd_data(241).
 nf2_core/core_256kb_0_reg_rd_data(193).
 nf2_core/core_256kb_0_reg_rd_data(209).
 nf2_core/core_256kb_0_reg_rd_data(161).
 nf2_core/core_256kb_0_reg_rd_data(177).
 nf2_core/core_4mb_reg_rd_data(17).
 nf2_core/core_256kb_0_reg_rd_data(65).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000042_2.
 nf2_core/core_256kb_0_reg_rd_data(234).
 nf2_core/core_256kb_0_reg_rd_data(250).
 nf2_core/core_256kb_0_reg_rd_data(202).
 nf2_core/core_256kb_0_reg_rd_data(218).
 nf2_core/core_256kb_0_reg_rd_data(170).
 nf2_core/core_256kb_0_reg_rd_data(186).
 nf2_core/core_4mb_reg_rd_data(26).
 nf2_core/core_256kb_0_reg_rd_data(74).
 nf2_core/core_256kb_0_reg_rd_data(235).
 nf2_core/core_256kb_0_reg_rd_data(251).
 nf2_core/core_256kb_0_reg_rd_data(203).
 nf2_core/core_256kb_0_reg_rd_data(219).
 nf2_core/core_256kb_0_reg_rd_data(171).
 nf2_core/core_256kb_0_reg_rd_data(187).
 nf2_core/core_4mb_reg_rd_data(27).
 nf2_core/core_256kb_0_reg_rd_data(75).
 nf2_core/core_256kb_0_reg_rd_data(236).
 nf2_core/core_256kb_0_reg_rd_data(252).
 nf2_core/core_256kb_0_reg_rd_data(204).
 nf2_core/core_256kb_0_reg_rd_data(220).
 nf2_core/core_256kb_0_reg_rd_data(172).
 nf2_core/core_256kb_0_reg_rd_data(188).
 nf2_core/core_4mb_reg_rd_data(28).
 nf2_core/core_256kb_0_reg_rd_data(76).
 nf2_core/core_256kb_0_reg_rd_data(237).
 nf2_core/core_256kb_0_reg_rd_data(253).
 nf2_core/core_256kb_0_reg_rd_data(205).
 nf2_core/core_256kb_0_reg_rd_data(221).
 nf2_core/core_256kb_0_reg_rd_data(173).
 nf2_core/core_256kb_0_reg_rd_data(189).
 nf2_core/core_4mb_reg_rd_data(29).
 nf2_core/core_256kb_0_reg_rd_data(77).
 nf2_core/core_256kb_0_reg_rd_data(238).
 nf2_core/core_256kb_0_reg_rd_data(254).
 nf2_core/core_256kb_0_reg_rd_data(206).
 nf2_core/core_256kb_0_reg_rd_data(222).
 nf2_core/core_256kb_0_reg_rd_data(174).
 nf2_core/core_256kb_0_reg_rd_data(190).
 nf2_core/core_4mb_reg_rd_data(30).
 nf2_core/core_256kb_0_reg_rd_data(78).
 nf2_core/core_256kb_0_reg_rd_data(239).
 nf2_core/core_256kb_0_reg_rd_data(255).
 nf2_core/core_256kb_0_reg_rd_data(207).
 nf2_core/core_256kb_0_reg_rd_data(223).
 nf2_core/core_256kb_0_reg_rd_data(175).
 nf2_core/core_256kb_0_reg_rd_data(191).
 nf2_core/core_4mb_reg_rd_data(31).
 nf2_core/core_256kb_0_reg_rd_data(79).
 nf2_core/core_256kb_0_reg_rd_data(226).
 nf2_core/core_256kb_0_reg_rd_data(242).
 nf2_core/core_256kb_0_reg_rd_data(194).
 nf2_core/core_256kb_0_reg_rd_data(210).
 nf2_core/core_256kb_0_reg_rd_data(162).
 nf2_core/core_256kb_0_reg_rd_data(178).
 nf2_core/core_4mb_reg_rd_data(18).
 nf2_core/core_256kb_0_reg_rd_data(66).
 nf2_core/core_256kb_0_reg_rd_data(227).
 nf2_core/core_256kb_0_reg_rd_data(243).
 nf2_core/core_256kb_0_reg_rd_data(195).
 nf2_core/core_256kb_0_reg_rd_data(211).
 nf2_core/core_256kb_0_reg_rd_data(163).
 nf2_core/core_256kb_0_reg_rd_data(179).
 nf2_core/core_4mb_reg_rd_data(19).
 nf2_core/core_256kb_0_reg_rd_data(67).
 nf2_core/core_256kb_0_reg_rd_data(228).
 nf2_core/core_256kb_0_reg_rd_data(244).
 nf2_core/core_256kb_0_reg_rd_data(196).
 nf2_core/core_256kb_0_reg_rd_data(212).
 nf2_core/core_256kb_0_reg_rd_data(164).
 nf2_core/core_256kb_0_reg_rd_data(180).
 nf2_core/core_4mb_reg_rd_data(20).
 nf2_core/core_256kb_0_reg_rd_data(68).
 nf2_core/core_256kb_0_reg_rd_data(224).
 nf2_core/core_256kb_0_reg_rd_data(240).
 nf2_core/core_256kb_0_reg_rd_data(192).
 nf2_core/core_256kb_0_reg_rd_data(208).
 nf2_core/core_256kb_0_reg_rd_data(160).
 nf2_core/core_256kb_0_reg_rd_data(176).
 nf2_core/core_4mb_reg_rd_data(16).
 nf2_core/core_256kb_0_reg_rd_data(64).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N212.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f51.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f51.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(3)1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N210.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f51.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f51.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(3)1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f51.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f51.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(3)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f51.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f51.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(3)1.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd7-In_2.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f52.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f52.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(4)1.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f52.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f52.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(4)1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f52.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f52.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(4)1.
 nf2_core/user_data_path/ids_in_reg_rd_wr_L.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f52.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f52.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(4)1.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In27.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In27.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f53.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f53.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(5)1.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In27.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f53.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f53.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(5)1.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In27.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f53.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f53.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(5)1.
 nf2_core/core_256kb_0_reg_wr_data(78).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f53.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f53.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(5)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f54.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f54.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(6)1.
 nf2_core/core_256kb_0_reg_wr_data(79).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f54.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f54.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(6)1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f54.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f54.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(6)1.
 N348.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f54.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f54.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(6)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f55.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f55.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(7)1.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f55.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f55.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(7)1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f55.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f55.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(7)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f55.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f55.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(7)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f56.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f56.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(8)1.
 nf2_core/user_data_path/output_queues/store_pkt/_COND_109.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f56.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f56.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(8)1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f56.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f56.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(8)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f56.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f56.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(8)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f57.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f57.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(9)1.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f57.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f57.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(9)1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f57.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f57.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(9)1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N15.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f57.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f57.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(9)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f5.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f5.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(2)1.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f5.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f5.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(2)1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f5.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f5.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(2)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_3_f5.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_4_f5.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(2)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_6_f5.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_7_f5.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_5_f6.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N2.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_6_f5.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_7_f5.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_5_f6.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N2.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_6_f5.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_7_f5.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_5_f6.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_6_f5.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_7_f5.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_5_f6.
 N346.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_110_3_f5.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_110_4_f5.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_110.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_111_3_f5.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_111_4_f5.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_111.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_112_3_f5.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_112_4_f5.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_112.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N111.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N9.
 nf2_core/user_data_path/output_queues/store_pkt/Mmux__COND_109_3_f5.
 nf2_core/user_data_path/output_queues/store_pkt/Mmux__COND_109_4_f5.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N861.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N37.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N196.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N39.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N194.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N188.
 nf2_core/device_id_reg/Mrom__varindex000023_f6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_6_not000126_SW0_1.
 nf2_core/user_data_path/ids/end_of_pkt.
 nf2_core/user_data_path/ids/matcher_reset.
 nf2_core/user_data_path/ids/matcher/clr.
 nf2_core/user_data_path/ids/matcher/XLXN_23.
 nf2_core/user_data_path/ids/matcher_match.
 nf2_core/user_data_path/ids/in_pkt_body.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/merge_update_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/merge_update.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/merge_update_and0001.
 nf2_core/core_256kb_0_reg_wr_data(74).
 nf2_core/core_256kb_0_reg_wr_data(75).
 nf2_core/core_256kb_0_reg_wr_data(77).
 nf2_core/sram64.sram_arbiter/sram_reg_access/Madd_sram_word_not0000(2)_5_f51.
 nf2_core/sram64.sram_arbiter/sram_reg_access/Madd_sram_word_not0000(2)_5_f52.
 nf2_core/sram64.sram_arbiter/sram_reg_access/Madd_sram_word_not0000(2)_5_f53.
 nf2_core/sram64.sram_arbiter/sram_reg_access/Madd_sram_word_not0000(2)_5_f54.
 nf2_core/sram64.sram_arbiter/sram_reg_access/Madd_sram_word_not0000(2)_5_f55.
 nf2_core/sram64.sram_arbiter/sram_reg_access/Madd_sram_word_not0000(2)_5_f56.
 nf2_core/user_data_path/input_arbiter/Mmux__COND_22_3_f5.
 nf2_core/user_data_path/input_arbiter/Mmux__COND_22_4_f5.
 nf2_core/device_id_reg/Mrom__varindex000023_f5.
 nf2_core/device_id_reg/Mrom__varindex000023_f51.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N186.
 nf2_core/device_id_reg/Mrom__varindex000024_f5.
 nf2_core/device_id_reg/Mrom__varindex000024_f51.
 nf2_core/device_id_reg/Mrom__varindex000024_f6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/Mmux__COND_124_3_f5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/Mmux__COND_124_4_f5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/_COND_124.
 nf2_core/device_id_reg/N12.
 nf2_core/device_id_reg/N13.
 nf2_core/device_id_reg/N41.
 nf2_core/device_id_reg/N31.
 nf2_core/device_id_reg/N5.
 nf2_core/device_id_reg/N82.
 nf2_core/device_id_reg/N19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N53.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N53.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N471.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N471.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(10)2.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(10)67.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/N17.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/N21.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(10).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(11)2.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(11)67.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(11).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(12)2.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(12)67.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(13)2.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(13)67.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(13).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(14)2.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/addr_good.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(14)64.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(15)2.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(15)67.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(15).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In62.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In62.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In62.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In62.
 nf2_core/user_data_path/ids/state_FSM_FFd1.
 nf2_core/user_data_path/ids/state_cmp_eq0000.
 nf2_core/user_data_path/ids/in_fifo_rd_en.
 nf2_core/user_data_path/ids/in_fifo_empty.
 nf2_core/user_data_path/ids/input_fifo/fifo_empty.
 nf2_core/user_data_path/ids_in_reg_addr(11).
 nf2_core/user_data_path/ids_in_reg_addr(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N180.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N178.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N176.
 nf2_core/device_id_reg/N1.
 nf2_core/device_id_reg/Mrom__varindex000034_f5.
 nf2_core/device_id_reg/Mrom__varindex0000342.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(0)5.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(0)29.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(0)53.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(0).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(1)5.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(1)29.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(1)53.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(1).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(2)2.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(2)78.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(2).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(3)2.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(3)78.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(3).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(5)2.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(5)78.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(5).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(6)2.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(6)78.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(6).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(7)2.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(7)78.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(7).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(8)2.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(8)64.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(8).
 nf2_core/user_data_path/ids_in_reg_addr(12).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N166.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N152.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N140.
 nf2_core/user_data_path/ids_in_reg_addr(15).
 nf2_core/user_data_path/ids_in_reg_addr(7).
 nf2_core/nf2_reg_grp_u/cpu_rd_wr_L_nxt4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N14.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N134.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N116.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N108.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N132.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In27_1.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In18.
 N99.
 N97.
 N95.
 nf2_core/user_data_path/ids/N8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(0)_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N71.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N67.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N921.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_a_and0000_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N53.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N471.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N471.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_req_out_and0001.
 nf2_core/nf2_reg_grp_u/N0.
 N360.
 nf2_core/user_data_path/ids_in_reg_data(4).
 N358.
 nf2_core/user_data_path/ids_in_reg_data(5).
 nf2_core/user_data_path/ids_in_data(0).
 nf2_core/user_data_path/ids/module_regs/hw_reg_req_out.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(10).
 nf2_core/user_data_path/ids/module_regs/hw_reg_ack_out.
 nf2_core/user_data_path/ids/module_regs/hw_reg_rd_wr_L_out.
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(5).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(11).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(4).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(12).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(13).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(2).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(14).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(15).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N16.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N18.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N21.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N21.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta_xor(3)11_1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N631.
 N374.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N711.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N71.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N711.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N71.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N711.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N71.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N73.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N13.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N15.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N33.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/wr_update_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N44.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N611.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)44.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)44.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)44.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)44.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N53.
 nf2_core/user_data_path/ids/input_fifo/fifo_rd_en.
 nf2_core/user_data_path/ids/input_fifo/fifo/rd_ptr(1).
 nf2_core/user_data_path/ids/input_fifo/fifo/rd_ptr(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_b_and000051_2.
 nf2_core/user_data_path/ids_in_reg_data(11).
 nf2_core/core_4mb_reg_wr_data(24).
 nf2_core/core_256kb_0_reg_wr_data(168).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_b_and000051_2.
 nf2_core/user_data_path/ids_in_reg_data(12).
 nf2_core/user_data_path/ids_in_reg_addr(4).
 nf2_core/sram64.sram_arbiter/sram_reg_access/Mmux_sram_data_word_5_f5.
 nf2_core/sram64.sram_arbiter/sram_reg_access/N4.
 nf2_core/sram64.sram_arbiter/sram_reg_access/Madd_sram_word_not0000(2)_5_f5.
 nf2_core/sram64.sram_arbiter/sram_reg_access/Madd_sram_word_not0000(2)_5_f57.
 nf2_core/user_data_path/ids_in_reg_addr(5).
 nf2_core/sram64.sram_arbiter/sram_reg_access/Madd_sram_word_not0000(2)_5_f58.
 nf2_core/sram64.sram_arbiter/sram_reg_access/Madd_sram_word_not0000(2)_5_f59.
 nf2_core/user_data_path/ids_in_reg_addr(6).
 nf2_core/sram64.sram_arbiter/sram_reg_access/Madd_sram_word_not0000(2)_5_f510.
 nf2_core/sram64.sram_arbiter/sram_reg_access/Madd_sram_word_not0000(2)_5_f511.
 nf2_core/sram64.sram_arbiter/sram_reg_access/Madd_sram_word_not0000(2)_5_f512.
 nf2_core/core_256kb_0_reg_wr_data(184).
 nf2_core/sram64.sram_arbiter/sram_reg_access/Madd_sram_word_not0000(2)_5_f513.
 nf2_core/sram64.sram_arbiter/sram_reg_access/Madd_sram_word_not0000(2)_5_f514.
 nf2_core/core_4mb_reg_wr_data(25).
 nf2_core/core_256kb_0_reg_wr_data(185).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_b_and000010.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_b_and000010.
 nf2_core/user_data_path/ids_in_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/Madd_curr_plus_new_b_lut(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_data_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(0)_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N65.
 nf2_core/core_4mb_reg_wr_data(16).
 nf2_core/core_256kb_0_reg_wr_data(240).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N63.
 nf2_core/core_4mb_reg_wr_data(18).
 nf2_core/core_256kb_0_reg_wr_data(242).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N61.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N57.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/N44.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/N44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/wr_update_b_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/write_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/write_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/write_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N14.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/write_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N16.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/write_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N18.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(8).
 nf2_core/sram64.sram_arbiter/sram_reg_access/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/write_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(5).
 nf2_core/core_4mb_reg_wr_data(28).
 nf2_core/core_256kb_0_reg_wr_data(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(9).
 nf2_core/core_4mb_reg_wr_data(30).
 nf2_core/core_256kb_0_reg_wr_data(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/write_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/write_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(7).
 nf2_core/core_4mb_reg_wr_data(31).
 nf2_core/core_256kb_0_reg_wr_data(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/write_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b_d1(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/write_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N49.
 nf2_core/user_data_path/ids/header_counter(2).
 nf2_core/user_data_path/ids/N4.
 nf2_core/user_data_path/ids/N9.
 nf2_core/user_data_path/ids/N11.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(5)153.
 nf2_core/user_data_path/ids_in_wr.
 nf2_core/user_data_path/ids/input_fifo/fifo/wr_ptr(1).
 nf2_core/user_data_path/ids/input_fifo/fifo/wr_ptr(0).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(11)18.
 nf2_core/user_data_path/ids_in_data(2).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(12)18.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(13)18.
 nf2_core/user_data_path/ids_in_data(36).
 nf2_core/core_4mb_reg_wr_data(26).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N55.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(14)18.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(5)123.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N47.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(0).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(1).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(14).
 nf2_core/user_data_path/ids_in_data(3).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(2).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(13).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(3).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(12).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(4).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(5).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(10).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(6).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(7).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(8).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(9).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(6).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/N39.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N39.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_15.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/N39.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_26.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/N39.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_addr_a(0)111_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_removed_reg_req_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_addr_a(0)111_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_removed_reg_req_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N12.
 N368.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N18.
 nf2_core/nf2_reg_grp_u/N9.
 nf2_core/nf2_reg_grp_u/fifo_rd_en132.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(15)18.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_b_and000010.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_b_and000010.
 N112.
 nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000070_SW0_1.
 nf2_core/user_data_path/ids/input_fifo/fifo/depth_not0001.
 nf2_core/user_data_path/ids/input_fifo/fifo/depth(0).
 nf2_core/user_data_path/ids/input_fifo/fifo/depth(1).
 N370.
 nf2_core/user_data_path/ids_in_reg_ack.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N292.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N290.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N288.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N136.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N282.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(16)18.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N250.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N248.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)116.
 nf2_core/user_data_path/ids_in_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)96.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N208.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)96.
 nf2_core/user_data_path/ids/state_FSM_FFd2.
 nf2_core/user_data_path/ids/state_cmp_eq0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/write_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/write_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/write_data_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/write_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/write_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/write_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/Madd_curr_plus_new_a_lut(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/bypass_read_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/Madd_curr_plus_new_b_lut(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/Madd_curr_plus_new_b_lut(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/N7.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/Madd_curr_plus_new_b_lut(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/Madd_curr_plus_new_b_lut(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/Madd_curr_plus_new_b_lut(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/Madd_curr_plus_new_b_lut(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/Madd_curr_plus_new_b_lut(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/Madd_curr_plus_new_b_lut(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/Madd_curr_plus_new_b_lut(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/Madd_curr_plus_new_b_lut(9).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(17)18.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(18)18.
 nf2_core/user_data_path/ids_in_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/bypass_read_a_and0000_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/held_wr_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/wr_update_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/held_wr_b.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N25.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N25.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N25.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N25.
 nf2_core/core_256kb_0_reg_wr_data(160).
 nf2_core/core_256kb_0_reg_wr_data(176).
 nf2_core/core_4mb_reg_wr_data(27).
 nf2_core/core_256kb_0_reg_wr_data(203).
 nf2_core/core_256kb_0_reg_wr_data(223).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N33.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N202.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N75.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N771.
 nf2_core/user_data_path/ids_in_data(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N16.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N16.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N16.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N16.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3-In4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/N46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/N01.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N88.
 nf2_core/user_data_path/ids/module_regs/hw_reg_src_out(0).
 nf2_core/user_data_path/ids/module_regs/hw_reg_src_out(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/N44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/N42.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_236(0)10.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_236(11).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_236(0)30.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_236(0)35.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_236(0)15.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_236(0).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_236(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(6
).
 nf2_core/user_data_path/ids_in_data(8).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(0).
 nf2_core/user_data_path/ids/in_fifo_data(0).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(8).
 nf2_core/user_data_path/ids/in_fifo_data(8).
 nf2_core/user_data_path/ids_in_data(7).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(1).
 nf2_core/user_data_path/ids/in_fifo_data(1).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(7).
 nf2_core/user_data_path/ids/in_fifo_data(7).
 nf2_core/user_data_path/ids_in_ctrl(7).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(2).
 nf2_core/user_data_path/ids/in_fifo_data(2).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(71).
 nf2_core/user_data_path/ids/in_fifo_ctrl(7).
 nf2_core/user_data_path/ids_in_ctrl(6).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(3).
 nf2_core/user_data_path/ids/in_fifo_data(3).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(70).
 nf2_core/user_data_path/ids/in_fifo_ctrl(6).
 nf2_core/user_data_path/ids_in_ctrl(5).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(4).
 nf2_core/user_data_path/ids/in_fifo_data(4).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(69).
 nf2_core/user_data_path/ids/in_fifo_ctrl(5).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(5).
 nf2_core/user_data_path/ids/in_fifo_data(5).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(6).
 nf2_core/user_data_path/ids/in_fifo_data(6).
 nf2_core/core_4mb_reg_wr_data(17).
 nf2_core/core_256kb_0_reg_wr_data(161).
 nf2_core/core_256kb_0_reg_wr_data(162).
 nf2_core/core_4mb_reg_wr_data(19).
 nf2_core/core_256kb_0_reg_wr_data(163).
 nf2_core/core_256kb_0_reg_wr_data(177).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N214.
 nf2_core/core_256kb_0_reg_wr_data(192).
 nf2_core/core_256kb_0_reg_wr_data(193).
 nf2_core/core_256kb_0_reg_wr_data(209).
 nf2_core/core_256kb_0_reg_wr_data(210).
 nf2_core/core_256kb_0_reg_wr_data(211).
 nf2_core/core_4mb_reg_wr_data(20).
 nf2_core/core_256kb_0_reg_wr_data(212).
 nf2_core/core_4mb_reg_wr_data(21).
 nf2_core/core_256kb_0_reg_wr_data(213).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(3)14_SW0_2.
 nf2_core/core_4mb_reg_wr_data(22).
 nf2_core/core_256kb_0_reg_wr_data(214).
 nf2_core/core_4mb_reg_wr_data(23).
 nf2_core/core_256kb_0_reg_wr_data(215).
 nf2_core/core_256kb_0_reg_wr_data(216).
 nf2_core/core_256kb_0_reg_wr_data(241).
 nf2_core/core_256kb_0_reg_wr_data(230).
 nf2_core/core_256kb_0_reg_wr_data(231).
 nf2_core/core_256kb_0_reg_wr_data(181).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/bypass_read_a_cmp_eq00003.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/bypass_read_b_and00007.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/bypass_read_b_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/bypass_read_b.
 nf2_core/core_256kb_0_reg_wr_data(166).
 nf2_core/core_256kb_0_reg_wr_data(182).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(10)32.
 nf2_core/core_256kb_0_reg_wr_data(183).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(10)18.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(10)37.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)36.
 nf2_core/core_256kb_0_reg_wr_data(170).
 nf2_core/core_256kb_0_reg_wr_data(171).
 nf2_core/core_256kb_0_reg_wr_data(172).
 nf2_core/core_4mb_reg_wr_data(29).
 nf2_core/core_256kb_0_reg_wr_data(173).
 nf2_core/core_256kb_0_reg_wr_data(174).
 nf2_core/core_256kb_0_reg_wr_data(186).
 nf2_core/core_256kb_0_reg_wr_data(189).
 nf2_core/core_256kb_0_reg_wr_data(219).
 nf2_core/core_256kb_0_reg_wr_data(222).
 nf2_core/core_256kb_0_reg_wr_data(234).
 nf2_core/core_256kb_0_reg_wr_data(235).
 nf2_core/core_256kb_0_reg_wr_data(238).
 nf2_core/core_256kb_0_reg_wr_data(239).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/in_pkt_and00009.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/in_pkt.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/in_pkt_and0000.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_nxt(4)24.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_nxt(4)17.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_nxt(4)9.
 nf2_core/core_256kb_0_reg_wr_data(65).
 nf2_core/user_data_path/output_queues/remove_pkt/N73.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_nxt(7)30.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_nxt(7)19.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N12.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N12.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N20.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_27(0).
 nf2_core/user_data_path/ids/drop_fifo/raddr(0).
 nf2_core/user_data_path/ids/drop_fifo/XLXN_27(1).
 nf2_core/user_data_path/ids/drop_fifo/raddr(1).
 nf2_core/user_data_path/ids/drop_fifo/XLXI_18/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/wr_update_b_delayed_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_7_mux000039_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N6.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next(3)121_2.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(10).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(11).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(12).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(13).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(14).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(15).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/N12.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/N12.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N28.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/N12.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(0)14_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(0)14_SW0_2.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_27(6).
 nf2_core/user_data_path/ids/drop_fifo/raddr(6).
 nf2_core/user_data_path/ids/drop_fifo/XLXN_27(7).
 nf2_core/user_data_path/ids/drop_fifo/raddr(7).
 nf2_core/user_data_path/ids/drop_fifo/XLXI_18/I_36_32/I_36_32_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/tag_hit37.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(1)14_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(4)14_SW0_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(2)14_2.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_27(2).
 nf2_core/user_data_path/ids/drop_fifo/raddr(2).
 nf2_core/user_data_path/ids/drop_fifo/XLXN_27(3).
 nf2_core/user_data_path/ids/drop_fifo/raddr(3).
 nf2_core/user_data_path/ids/drop_fifo/XLXI_18/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(10).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(11).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(12).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(13).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(15).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N221.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N221.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(3)14_2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N221.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(4)14_2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N221.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(5)14_2.
 nf2_core/user_data_path/ids/header_counter(0).
 nf2_core/user_data_path/ids/header_counter(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(6)14_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(6)14_SW0_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)51.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N43.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)96.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N92.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)24.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)19.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)36.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)51.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)90.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)7.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(7)14_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)24.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(9)7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(9)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)81.
 nf2_core/nf2_dma/nf2_dma_regs/N241.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(2)51.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(2)96.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(2)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(2)7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)19.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)36.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)69.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)86.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(2)24.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(2)19.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(2)36.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/merge_update_or000063_SW0_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)51.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)96.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)69.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)82.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(2)64.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)24.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(2)81.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)19.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)36.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)41.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)51.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)96.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(2)69.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)24.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)81.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)19.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)36.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)41.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)51.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)96.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)7.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(4)125.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)69.
 nf2_core/user_data_path/ids_in_reg_data(2).
 nf2_core/user_data_path/ids_in_reg_data(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)24.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)81.
 nf2_core/user_data_path/ids_in_reg_data(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)19.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)36.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)41.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)51.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)96.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)7.
 nf2_core/user_data_path/ids_in_reg_data(7).
 nf2_core/user_data_path/ids_in_reg_data(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)69.
 nf2_core/user_data_path/ids_in_reg_data(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)24.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)81.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)19.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)36.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)41.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(7)51.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(7)90.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(7)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(7)7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)69.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(7)24.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)81.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(7)19.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(7)36.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)24.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)69.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)30.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)86.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(7)64.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(7)81.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(7)69.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(7)82.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N306.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(0)175.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)44.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(9)30.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)73.
 N366.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)49.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)116_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N244.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)90.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(9)44.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)78.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)95.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(9)73.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(9)24.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(9)116_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(9)90.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt_or0000111.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt_or0000119.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt_or0000132.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(10)36.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(10)21.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(10)8.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(10).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(34).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_1(2).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/N26.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(2)62.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(9)78.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(11)36.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(11)21.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(11)8.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(11).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(12)36.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(12)21.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(12)8.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(12).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(2).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(2)37.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/N31.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(35).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_1(3).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(3)62.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(13)36.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(13)21.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(13)8.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(13).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(14)33.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(14)18.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(14)5.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(14).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(3).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(3)37.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(15)36.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(15)21.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(15)8.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(15).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(4)2.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(4)75.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(4).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(4)34.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(4)59.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(4).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(36).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_1(4).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(37).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_1(5).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(5)62.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(5).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(5)37.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(38).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_1(6).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(6)62.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(6).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(6)37.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(8).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(40).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(8)33.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(40).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(8).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(8)18.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(41).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(9).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(9)21.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(9).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(41).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(9)36.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N47.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N14.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_0_mux000013.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_0_mux000044.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_0_mux000023.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N29.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)12.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)12.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)12.
 nf2_core/user_data_path/output_queues/remove_pkt/N67.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)12.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)55.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)25.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)55.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)25.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)55.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)25.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)55.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)25.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N84.
 nf2_core/core_256kb_0_reg_wr_data(24).
 nf2_core/core_256kb_0_reg_wr_data(25).
 nf2_core/core_256kb_0_reg_wr_data(22).
 nf2_core/core_256kb_0_reg_wr_data(23).
 nf2_core/core_256kb_0_reg_wr_data(20).
 nf2_core/core_256kb_0_reg_wr_data(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N45.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N45.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N28.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/bypass_read_a_and0000.
 nf2_core/core_256kb_0_reg_wr_data(72).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N16.
 nf2_core/core_256kb_0_reg_wr_data(18).
 nf2_core/core_256kb_0_reg_wr_data(19).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(5)14_SW0_2.
 nf2_core/user_data_path/output_queues/remove_pkt/N51.
 nf2_core/sram64.sram_arbiter/sram_reg_access/N2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N204.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N1.
 nf2_core/user_data_path/output_queues/remove_pkt/N53.
 nf2_core/user_data_path/ids/in_fifo_nearly_full.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(1)114.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N234.
 nf2_core/core_256kb_0_reg_wr_data(29).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Eqn_031_2.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Eqn_031_2.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3-In4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_0_not000137_SW0_1.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(2)31.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(2)18.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(3)31.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(3)18.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt_or00002_1.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_ack_out_and0000.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt_or0000.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(4)31.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(4)18.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a(12).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(5)31.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(5)18.
 nf2_core/user_data_path/ids/in_fifo_ctrl(3).
 nf2_core/user_data_path/ids/in_fifo_ctrl(2).
 nf2_core/user_data_path/ids/in_fifo_ctrl(1).
 nf2_core/user_data_path/ids/in_fifo_ctrl(0).
 nf2_core/user_data_path/ids/state_cmp_eq000012.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(7)32.
 nf2_core/user_data_path/ids/in_fifo_ctrl(4).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(7)18.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(7)37.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(8)32.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(8)18.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(8)37.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(9)32.
 nf2_core/core_256kb_0_reg_wr_data(16).
 nf2_core/core_256kb_0_reg_wr_data(17).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(9)18.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(9)37.
 nf2_core/sram64.sram_arbiter/sram_reg_access/N3.
 nf2_core/sram64.sram_arbiter/sram_reg_access/N11.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/remove_pkt/N59.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N84.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_rd_req_good112.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_rd_req_good130.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_rd_req_good152_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/addr_good.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N79.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(39).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_1(7).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(7)62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a(14).
 nf2_core/core_256kb_0_reg_wr_data(178).
 nf2_core/core_256kb_0_reg_wr_data(179).
 nf2_core/core_256kb_0_reg_wr_data(169).
 nf2_core/core_256kb_0_reg_wr_data(26).
 nf2_core/core_256kb_0_reg_wr_data(27).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(10).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(42).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(43).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(11).
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/N8.
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/N9.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(11).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(43).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(44).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(12).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(12).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(44).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(45).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(13).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(13).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(45).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(9)2.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(9)67.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N45.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_mux000011.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(14).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(46).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(46).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(14).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(47).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(15).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(15).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(47).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/second_word.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_1_and0000.
 nf2_core/user_data_path/output_queues/remove_pkt/N63.
 nf2_core/device_id_reg/N9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_1_mux000012.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_1_mux000047.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_1_mux000022.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_removed_reg_req_SW0_2.
 nf2_core/device_id_reg/N81.
 nf2_core/device_id_reg/N17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_0_mux0000111_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_0_mux0000411.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_7_mux00005.
 nf2_core/user_data_path/output_queues/remove_pkt/N65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N8.
 nf2_core/user_data_path/ids_in_reg_addr(10).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(10).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(11).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(12).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(13).
 nf2_core/user_data_path/ids_in_reg_addr(14).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(14).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(15).
 nf2_core/user_data_path/ids/input_fifo/fifo/depth(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(7)14_SW0_2.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In27_1.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In27_1.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In27_1.
 nf2_core/core_256kb_0_reg_wr_data(64).
 nf2_core/user_data_path/ids_in_reg_addr(0).
 nf2_core/user_data_path/ids_in_reg_addr(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_2_not000134_SW0_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N45.
 nf2_core/user_data_path/ids/drop_fifo/raddr(4).
 nf2_core/user_data_path/ids/drop_fifo/waddr(4).
 nf2_core/user_data_path/ids/drop_fifo/raddr(5).
 nf2_core/user_data_path/ids/drop_fifo/waddr(5).
 nf2_core/user_data_path/ids/drop_fifo/XLXI_19/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(9)95.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N75.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N29.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N12.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N27.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N14.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N14.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N14.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N14.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N23.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_stored_reg_req_SW0_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/bypass_read_a_and0000_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/bypass_read_a_and0000_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_a_and0000_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_a_and0000_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_a_and0000_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_a_and0000_1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(10).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(10).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(10).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(10).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(11).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(11).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(11).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/req_in_progress_not0001112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/req_in_progress_not0001124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N16.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_not00011_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_not00011_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_not00011_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_not00011_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N18.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_4_not000135_SW0_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)61_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)24.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_0_and000036.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_0_and000011.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_0_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)3.
 nf2_core/user_data_path/ids_in_data(9).
 nf2_core/user_data_path/ids_in_ctrl(4).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(9).
 nf2_core/user_data_path/ids/in_fifo_data(9).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(68).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a(2).
 nf2_core/user_data_path/ids_in_data(10).
 nf2_core/user_data_path/ids_in_ctrl(3).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(10).
 nf2_core/user_data_path/ids/in_fifo_data(10).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(67).
 nf2_core/user_data_path/ids_in_data(19).
 nf2_core/user_data_path/ids_in_ctrl(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)96.
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(19).
 nf2_core/user_data_path/ids/in_fifo_data(19).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(66).
 nf2_core/user_data_path/ids_in_data(11).
 nf2_core/user_data_path/ids_in_ctrl(1).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(11).
 nf2_core/user_data_path/ids/in_fifo_data(11).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(65).
 nf2_core/user_data_path/ids_in_data(20).
 nf2_core/user_data_path/ids_in_ctrl(0).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(20).
 nf2_core/user_data_path/ids/in_fifo_data(20).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(64).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd8-In31_1.
 nf2_core/user_data_path/ids_in_data(12).
 nf2_core/user_data_path/ids_in_data(63).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(12).
 nf2_core/user_data_path/ids/in_fifo_data(12).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(63).
 nf2_core/user_data_path/ids/in_fifo_data(63).
 nf2_core/user_data_path/ids_in_data(29).
 nf2_core/user_data_path/ids_in_data(62).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(29).
 nf2_core/user_data_path/ids/in_fifo_data(29).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(62).
 nf2_core/user_data_path/ids/in_fifo_data(62).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/ids_in_data(21).
 nf2_core/user_data_path/ids_in_data(61).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In18.
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(21).
 nf2_core/user_data_path/ids/in_fifo_data(21).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(61).
 nf2_core/user_data_path/ids/in_fifo_data(61).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In18.
 nf2_core/user_data_path/ids_in_data(13).
 nf2_core/user_data_path/ids_in_data(60).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(13).
 nf2_core/user_data_path/ids/in_fifo_data(13).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(60).
 nf2_core/user_data_path/ids/in_fifo_data(60).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In18.
 nf2_core/user_data_path/ids_in_data(30).
 nf2_core/user_data_path/ids_in_data(59).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(30).
 nf2_core/user_data_path/ids/in_fifo_data(30).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(59).
 nf2_core/user_data_path/ids/in_fifo_data(59).
 nf2_core/user_data_path/ids_in_data(22).
 nf2_core/user_data_path/ids_in_data(58).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(22).
 nf2_core/user_data_path/ids/in_fifo_data(22).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(58).
 nf2_core/user_data_path/ids/in_fifo_data(58).
 nf2_core/user_data_path/ids_in_data(14).
 nf2_core/user_data_path/ids_in_data(57).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(14).
 nf2_core/user_data_path/ids/in_fifo_data(14).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(57).
 nf2_core/user_data_path/ids/in_fifo_data(57).
 nf2_core/user_data_path/ids_in_data(39).
 nf2_core/user_data_path/ids_in_data(56).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(39).
 nf2_core/user_data_path/ids/in_fifo_data(39).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(56).
 nf2_core/user_data_path/ids/in_fifo_data(56).
 nf2_core/user_data_path/ids_in_data(31).
 nf2_core/user_data_path/ids_in_data(55).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(31).
 nf2_core/user_data_path/ids/in_fifo_data(31).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(55).
 nf2_core/user_data_path/ids/in_fifo_data(55).
 nf2_core/user_data_path/ids_in_data(23).
 nf2_core/user_data_path/ids_in_data(54).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(23).
 nf2_core/user_data_path/ids/in_fifo_data(23).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(54).
 nf2_core/user_data_path/ids/in_fifo_data(54).
 nf2_core/user_data_path/ids_in_data(15).
 nf2_core/user_data_path/ids_in_data(53).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(15).
 nf2_core/user_data_path/ids/in_fifo_data(15).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(53).
 nf2_core/user_data_path/ids/in_fifo_data(53).
 nf2_core/user_data_path/ids_in_data(40).
 nf2_core/user_data_path/ids_in_data(52).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(40).
 nf2_core/user_data_path/ids/in_fifo_data(40).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(52).
 nf2_core/user_data_path/ids/in_fifo_data(52).
 nf2_core/user_data_path/ids_in_data(32).
 nf2_core/user_data_path/ids_in_data(51).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(32).
 nf2_core/user_data_path/ids/in_fifo_data(32).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(51).
 nf2_core/user_data_path/ids/in_fifo_data(51).
 nf2_core/user_data_path/ids_in_data(24).
 nf2_core/user_data_path/ids_in_data(50).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(24).
 nf2_core/user_data_path/ids/in_fifo_data(24).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(50).
 nf2_core/user_data_path/ids/in_fifo_data(50).
 nf2_core/user_data_path/ids_in_data(16).
 nf2_core/user_data_path/ids_in_data(49).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(16).
 nf2_core/user_data_path/ids/in_fifo_data(16).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(49).
 nf2_core/user_data_path/ids/in_fifo_data(49).
 nf2_core/user_data_path/ids_in_data(41).
 nf2_core/user_data_path/ids_in_data(48).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(41).
 nf2_core/user_data_path/ids/in_fifo_data(41).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(48).
 nf2_core/user_data_path/ids/in_fifo_data(48).
 nf2_core/user_data_path/ids_in_data(33).
 nf2_core/user_data_path/ids_in_data(47).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(33).
 nf2_core/user_data_path/ids/in_fifo_data(33).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(47).
 nf2_core/user_data_path/ids/in_fifo_data(47).
 nf2_core/user_data_path/ids_in_data(25).
 nf2_core/user_data_path/ids_in_data(46).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(25).
 nf2_core/user_data_path/ids/in_fifo_data(25).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(46).
 nf2_core/user_data_path/ids/in_fifo_data(46).
 nf2_core/user_data_path/ids_in_data(17).
 nf2_core/user_data_path/ids_in_data(45).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(17).
 nf2_core/user_data_path/ids/in_fifo_data(17).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(45).
 nf2_core/user_data_path/ids/in_fifo_data(45).
 nf2_core/user_data_path/ids_in_data(42).
 nf2_core/user_data_path/ids_in_data(44).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(42).
 nf2_core/user_data_path/ids/in_fifo_data(42).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(44).
 nf2_core/user_data_path/ids/in_fifo_data(44).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_addr_a(0)5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N12.
 nf2_core/user_data_path/ids_in_data(34).
 nf2_core/user_data_path/ids_in_data(43).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(34).
 nf2_core/user_data_path/ids/in_fifo_data(34).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(43).
 nf2_core/user_data_path/ids/in_fifo_data(43).
 nf2_core/user_data_path/ids_in_data(26).
 nf2_core/user_data_path/ids_in_data(38).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a(4).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(26).
 nf2_core/user_data_path/ids/in_fifo_data(26).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(38).
 nf2_core/user_data_path/ids/in_fifo_data(38).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_addr_a(1)5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N10.
 nf2_core/user_data_path/ids_in_data(18).
 nf2_core/user_data_path/ids_in_data(37).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_addr_a(2)5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N8.
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(18).
 nf2_core/user_data_path/ids/in_fifo_data(18).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(37).
 nf2_core/user_data_path/ids/in_fifo_data(37).
 nf2_core/user_data_path/ids_in_data(35).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(35).
 nf2_core/user_data_path/ids/in_fifo_data(35).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(36).
 nf2_core/user_data_path/ids/in_fifo_data(36).
 nf2_core/user_data_path/ids_in_data(27).
 nf2_core/user_data_path/ids_in_data(28).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(27).
 nf2_core/user_data_path/ids/in_fifo_data(27).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(28).
 nf2_core/user_data_path/ids/in_fifo_data(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2_mux000012.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2_mux000047.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2_mux000022.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N45.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N45.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)216_SW0_SW0_2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)216_SW0_SW0_2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)216_SW0_SW0_2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)216_SW0_SW0_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a(9).
 nf2_core/user_data_path/output_queues/store_pkt/N58.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_nxt(6)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_stored_reg_req_SW0_2.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_nxt(7)7.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)12.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)12.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)12.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)12.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)27.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)84.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)112.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)27.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)84.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)112.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)84.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)112.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)27.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)84.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)112.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)13.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)24.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)24.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)13.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)24.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)13.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)24.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)32.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)32.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)32.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)32.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)13.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)24.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)24.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)13.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)24.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)13.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)24.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)32.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)32.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)32.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)32.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)97.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)13.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)24.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)77.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)97.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)24.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)77.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)97.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)24.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)77.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)97.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)13.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)24.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)77.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)32.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)97.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)77.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)32.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)97.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)77.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)97.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)77.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)32.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)97.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(5)12.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(5)12.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(5)12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/N31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/N22.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(5)12.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)77.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)97.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)97.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)97.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)97.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(5)17.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(5)17.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(5)17.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(5)17.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(12).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(6)12.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(12).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(6)12.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(5)28.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(12).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(6)12.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(12).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(6)12.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(7)12.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(7)12.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(7)12.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(7)12.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(8)12.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(8)12.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(8)12.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(8)12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/merge_update_or000063_1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(8)17.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(8)17.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(8)17.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(8)17.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(9)12.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(9)12.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(9)12.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(9)12.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(8)39.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(8)39.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(8)39.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(8)39.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(9)17.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(9)17.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(9)17.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(9)17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_mux0000(2)10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_mux0000(2)18.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_mux0000(2)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_mux0000(2)62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_mux0000(2)64.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(9)39.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(9)39.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(9)39.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(9)39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_b_and00006.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_b_and00006.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_b_and00006.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_b_and00006.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_removed_reg_req_SW0_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(4)133.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(4)111.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N304.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)31_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)31_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)31_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)31_1.
 nf2_core/user_data_path/ids/begin_pkt.
 nf2_core/user_data_path/ids/N10.
 nf2_core/user_data_path/ids/begin_pkt_next.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/wr_update_a_delayed_or0000.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(7).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(7)37.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/N13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N181.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N276.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(6)39.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(6)39_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(6)39.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(6)39_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(6)39.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(6)39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N10.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(42).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(7)39_1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(7)39.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(7)39_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(7)39.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(7)39_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(7)39.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(7)39_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(7)39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_mux0000(2)10_1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N111.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N111.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(3)111_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(3)111.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(0)1130_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(0)1130_SW1_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(0)118.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(0)1130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N12.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N38.
 nf2_core/core_256kb_0_reg_wr_data(66).
 nf2_core/core_256kb_0_reg_wr_data(67).
 nf2_core/user_data_path/ids/module_regs/sw_reg_rd_wr_L_out.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N12.
 nf2_core/core_256kb_0_reg_wr_data(69).
 nf2_core/core_256kb_0_reg_wr_data(70).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N14.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(5)119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_3_mux000045.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_3_mux000018.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/N17.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/N18.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/N14.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a_and0000_2.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/N111.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/N12.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N711.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(7)136_2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N5.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N5.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N5.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N5.
 N351.
 nf2_core/user_data_path/ids_in_reg_data(1).
 nf2_core/user_data_path/ids/drop_fifo/waddr(7).
 nf2_core/user_data_path/ids/drop_fifo/waddr(6).
 nf2_core/user_data_path/ids/drop_fifo/waddr(3).
 nf2_core/user_data_path/ids/drop_fifo/waddr(2).
 nf2_core/user_data_path/ids/drop_fifo/waddr(1).
 nf2_core/user_data_path/ids/drop_fifo/waddr(0).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(36).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(37).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(38).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(39).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(40).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(41).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(42).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(43).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(44).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(45).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(46).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(47).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(48).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(49).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(50).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(51).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(52).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(53).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(54).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(55).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(56).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(57).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(58).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(59).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(60).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(61).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(62).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(63).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(64).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(65).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(66).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(67).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(68).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(69).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(70).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(71).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_a(17).
 nf2_core/user_data_path/ids/drop_fifo/XLXN_2.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_1.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_32.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/rd_data_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/rd_data_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/rd_data_a(18).
 nf2_core/user_data_path/ids/drop_fifo/XLXI_19/I_36_41/free/I_36_41_2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)351_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)351_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)351_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)351_1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)352_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)352_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)352_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)352_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/addr_good1_1.
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(0).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(1).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(2).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(3).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(4).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(5).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(6).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(7).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(8).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(9).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(10).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(11).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(12).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(13).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(14).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(15).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(16).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(17).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(18).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(19).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(20).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(21).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(22).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(23).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(24).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(25).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(26).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(27).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(28).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(29).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(30).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(31).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(32).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(33).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(34).
 nf2_core/user_data_path/ids/drop_fifo/in_fifo0(35).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_a(16).
 nf2_core/nf2_reg_grp_u/fifo_rd_en117_2.
 nf2_core/nf2_reg_grp_u/fifo_rd_en112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_stored_reg_req_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_5_mux00008.
 nf2_core/user_data_path/ids_in_reg_data(13).
 nf2_core/sram_reg_addr(21).
 nf2_core/user_data_path/output_port_lookup/eth_parser/N6.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N160.
 nf2_core/user_data_path/ids_in_reg_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/N02.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)96.
 nf2_core/user_data_path/output_port_lookup/eth_parser/N8.
 N356.
 nf2_core/core_256kb_0_reg_wr_data(247).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N158.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(32).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(0).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(0).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(32).
 nf2_core/user_data_path/ids_in_reg_src(0).
 nf2_core/user_data_path/ids_in_reg_src(1).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_1(0).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/state_latched.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(0).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_0(0).
 nf2_core/user_data_path/output_port_lookup/eth_parser/N10.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(33).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(1).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(1).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_1(33).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_1(1).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/out_rdy_latched.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(1).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_0(1).
 nf2_core/core_256kb_0_reg_wr_data(251).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(2).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_0(2).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(2).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(34).
 nf2_core/core_256kb_0_reg_wr_data(236).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(3).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_0(3).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(3).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(35).
 nf2_core/core_256kb_0_reg_wr_data(237).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(4).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_0(4).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(4).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(36).
 nf2_core/core_256kb_0_reg_wr_data(253).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(5).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_0(5).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(5).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(37).
 nf2_core/core_256kb_0_reg_wr_data(254).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(6).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_0(6).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(6).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(38).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(7).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_ctrl_0(7).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/eop_cnt(7).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(39).
 nf2_core/core_256kb_0_reg_wr_data(255).
 nf2_core/user_data_path/output_port_lookup/eth_parser/N12.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/N12.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N130.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(0)15.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_addr_a(0)111_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N65.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N69.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N69.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N69.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N69.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_9_f5.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(0).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_9_f5.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(0).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(0).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(0).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_9_f5.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(0).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(1).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(1).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_9_f5.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(0).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(2).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(2).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(3).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(3).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(4).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(4).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(5).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(5).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(6).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(6).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(7).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(7).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(8).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(8).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(9).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_6_mux00008.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_236(1).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N231.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N231.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N231.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N231.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_236(2).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_6_f51.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_6_f51.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_6_f51.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_236(3).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_6_f51.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N611.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_236(4).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_236(5).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_236(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N130.
 nf2_core/user_data_path/ids/input_fifo/fifo/Result(2).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_236(7).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_236(8).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_236(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N79.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N128.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_8_f5.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_246(1)1.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_8_f5.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_246(1)1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_8_f5.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_246(1)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_4_mux000012.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_246_8_f5.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_246(1)1.
 nf2_core/core_256kb_0_reg_wr_data(76).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_4_mux000047.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_4_mux000022.
 N354.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/rd_preprocess_info61_F_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N124.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_nxt(5)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N122.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N40.
 nf2_core/user_data_path/ids_in_reg_addr(2).
 nf2_core/user_data_path/ids_in_reg_addr(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N37.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N37.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)28_SW1_1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)28_SW0_2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)28_SW1_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)28_SW0_2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)28_SW1_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)28_SW0_2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)216_SW0_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)28_SW1_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)28_SW0_2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)216_SW0_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)216_SW0_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)216_SW0_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N35.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/N44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N841.
 nf2_core/user_data_path/ids_in_reg_addr(9).
 nf2_core/core_256kb_0_reg_wr_data(227).
 nf2_core/core_256kb_0_reg_wr_data(226).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress_mux000032.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(8)5.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(8).
 nf2_core/core_256kb_0_reg_wr_data(233).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/last_pkt_data_0(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N232.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta_xor(3)11_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta_xor(3)11_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta_xor(3)11_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress_mux000018.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_5_mux000044.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N54.
 nf2_core/user_data_path/ids_in_reg_data(10).
 nf2_core/user_data_path/ids_in_reg_data(14).
 nf2_core/user_data_path/ids_in_reg_data(15).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N40.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N42.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)133.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta_cy(3)11_2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N40.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N42.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)133.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta_cy(3)11_2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N40.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N42.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)133.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta_cy(3)11_2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N40.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N42.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)133.
 nf2_core/core_256kb_0_reg_wr_data(229).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/N56.
 nf2_core/core_256kb_0_reg_wr_data(232).
 nf2_core/core_256kb_0_reg_wr_data(228).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_6_mux000044.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/prev_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a_d1(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_7_mux000040.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_10.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_13/I_Q1/TQ.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_13/I_Q2/TQ.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_13/I_Q3/TQ.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_13/T4.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_13/I_Q5/TQ.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_13/I_Q6/TQ.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_13/I_36_28/free/I_36_28_2.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_13/I_Q7/TQ.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_12/OR_CE_L.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_12/I_Q0/MD.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_12/I_Q1/MD.
 nf2_core/nf2_dma/nf2_dma_que_intfc/N27.
 nf2_core/nf2_dma/nf2_dma_que_intfc/N261.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(1)117.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(2)113.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(2)128.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(6)113.
 nf2_core/user_data_path/ids/module_regs/sw_reg_ack_out.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/N44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/N33.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/N32.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_7_mux000068.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(5)17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N37.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N51.
 nf2_core/user_data_path/ids/module_regs/sw_reg_src_out(0).
 nf2_core/user_data_path/ids/module_regs/sw_reg_src_out(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_5_mux000017.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N35.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N35.
 nf2_core/user_data_path/ids_in_reg_addr(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N35.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000327_SW0/O.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000327_SW0/O.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000327_SW0/O.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000327_SW0/O.
 nf2_core/user_data_path/output_queues/remove_pkt/N71.
 nf2_core/user_data_path/ids/N6.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(0)140_2.
 nf2_core/user_data_path/ids/header_counter_next(0).
 nf2_core/user_data_path/ids/header_counter_next(1)32.
 nf2_core/user_data_path/ids/header_counter_next(1).
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(0)1315.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(0)1328.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N29.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N28.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N21.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N172.
 N103.
 N104.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_nxt(4)26.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_nxt(6)12.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N31.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/N13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/N54.
 nf2_core/core_256kb_0_reg_wr_data(224).
 nf2_core/core_256kb_0_reg_wr_data(225).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/N13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/N52.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(14)1_2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(14)1_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/N40.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0)18.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0)18.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0)18.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0)18.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0)48.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0)48.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0)48.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0)48.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N391.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(0).
 nf2_core/core_256kb_0_reg_wr_data(180).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N90.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N29.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(1).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(2).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)232.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)148.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)163.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)208.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0).
 nf2_core/core_256kb_0_reg_wr_data(164).
 nf2_core/core_256kb_0_reg_wr_data(165).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)232.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)148.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)163.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)208.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)232.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)148.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)163.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)208.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)232.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)148.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)163.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)208.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(4).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(5).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(6).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(7).
 nf2_core/core_256kb_0_reg_wr_data(68).
 nf2_core/core_256kb_0_reg_wr_data(73).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/N38.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)0.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)0.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)0.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)0.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)196.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)156.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)156.
 nf2_core/core_256kb_0_reg_wr_data(198).
 nf2_core/core_256kb_0_reg_wr_data(199).
 nf2_core/core_256kb_0_reg_wr_data(200).
 nf2_core/core_256kb_0_reg_wr_data(201).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)2.
 nf2_core/core_256kb_0_reg_wr_data(206).
 nf2_core/core_256kb_0_reg_wr_data(207).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N331.
 nf2_core/device_id_reg/N3.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N331.
 nf2_core/core_256kb_0_reg_wr_data(71).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N331.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N331.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000042_2.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000042_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/N36.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/N34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/N32.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N65.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N130.
 nf2_core/core_256kb_0_reg_wr_data(194).
 nf2_core/core_256kb_0_reg_wr_data(195).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/N30.
 nf2_core/core_256kb_0_reg_wr_data(196).
 nf2_core/core_256kb_0_reg_wr_data(197).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N65.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_19/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_19/I_36_32/I_36_32_1.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_7.
 nf2_core/core_256kb_0_reg_wr_data(202).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N284.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)24.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N65.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)115.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)108.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)120.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)113.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)132.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)125.
 nf2_core/core_256kb_0_reg_wr_data(167).
 nf2_core/core_256kb_0_reg_wr_data(204).
 nf2_core/core_256kb_0_reg_wr_data(205).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N206.
 nf2_core/user_data_path/ids/module_regs/sw_reg_req_out.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_6_mux000017.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)19.
 N362.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(2)145.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N79.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N611.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N170.
 nf2_core/core_256kb_0_reg_wr_data(246).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/N42.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/N42.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/N42.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/N42.
 nf2_core/core_256kb_0_reg_wr_data(248).
 nf2_core/core_256kb_0_reg_wr_data(249).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(0)1164_1.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/Result(0).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/Result(1).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/Mcount_eop_cnt_cy(1).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/Result(2).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/Result(3).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/Mcount_eop_cnt_cy(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(3)150.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/Result(4).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/Result(5).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/Mcount_eop_cnt_cy(5).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/Result(6).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/Result(7).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/Mcount_eop_cnt_cy(7).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/Result(8).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/Result(9).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/Mcount_eop_cnt_cy(9).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/Result(10).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/Result(11).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/Mcount_eop_cnt_cy(11).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/Result(12).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/Result(13).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/Mcount_eop_cnt_cy(13).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/Result(14).
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/Result(15).
 nf2_core/core_256kb_0_reg_wr_data(250).
 nf2_core/core_256kb_0_reg_wr_data(252).
 nf2_core/core_256kb_0_reg_wr_data(187).
 nf2_core/core_256kb_0_reg_wr_data(188).
 nf2_core/core_256kb_0_reg_wr_data(190).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)116_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)105.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)73.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)78.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)90.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)95.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)140.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/N13.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)162.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)51.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)83.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)120.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)115.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)132.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)147.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)120.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)169.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)51.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)89.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)115.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)132.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)147.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)120.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)169.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)51.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)89.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(6)18.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)115.
 nf2_core/core_256kb_0_reg_wr_data(175).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)132.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)147.
 nf2_core/core_256kb_0_reg_wr_data(191).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)169.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)51.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)89.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)147.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N21.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)169.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)51.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)89.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N28.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N29.
 nf2_core/core_256kb_0_reg_wr_data(243).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3-In4.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3-In4.
 nf2_core/core_256kb_0_reg_wr_data(220).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N73.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N73.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N73.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N75.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_and0001_inv24.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N298.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N31.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_12/T4.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_27(4).
 nf2_core/user_data_path/ids/drop_fifo/XLXI_12/I_Q4/MD.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_12/T7.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_12/I_Q7/MD.
 nf2_core/core_256kb_0_reg_wr_data(244).
 nf2_core/core_256kb_0_reg_wr_data(245).
 nf2_core/core_256kb_0_reg_wr_data(217).
 nf2_core/core_256kb_0_reg_wr_data(218).
 nf2_core/core_256kb_0_reg_wr_data(221).
 nf2_core/user_data_path/ids/drop_fifo/XLXI_12/I_Q2/TQ.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_12/I_Q2/MD.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N266.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N611.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)2.
 N77.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)2.
 nf2_core/user_data_path/ids/module_regs/reg_ack_out_and0000.
 nf2_core/user_data_path/output_queues/remove_pkt/N47.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_7_mux000013.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(1)132.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_13/I_Q4/TQ.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_addr_a(0)111_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N21.
 nf2_core/core_256kb_0_reg_wr_data(208).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N631.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(0)1198.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_27(5).
 nf2_core/user_data_path/ids/drop_fifo/XLXI_12/I_Q3/TQ.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_12/I_Q3/MD.
 N75.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_18/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/N4.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N13.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N242.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/N7.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(50)40.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(50)43.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(51)40.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(51)43.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(52)12.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(53)12.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(60)36.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(54)12.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N130.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(61)36.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(55)12.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(62)36.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(63)36.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(48)40.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(48)43.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(49)12.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N254.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_stored_reg_req_1.
 N364.
 nf2_core/user_data_path/ids_in_reg_req.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N12.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)24.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)30.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)44.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)41.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N31.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)24.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)64.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)19.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)36.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)81.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)69.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)24.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)19.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)36.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)82.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)86.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_12/I_Q5/TQ.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_12/I_Q5/MD.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)24.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)19.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)36.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)41.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)82.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)86.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)69.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)64.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)24.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)19.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)36.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)41.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N118.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)82.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)86.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N114.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)69.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N246.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N240.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N258.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N256.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N230.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N260.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)82.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)86.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)69.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N96.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N110.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)105.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(2)14_SW0_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_and0001_inv9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_and0001_inv4.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(9)105.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N79.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N102.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N98.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N252.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N264.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N262.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N28.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N29.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N94.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_12/I_Q6/TQ.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_12/I_Q6/MD.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N148.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N47.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N104.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(1)14_SW0_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N126.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N236.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N218.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N226.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N216.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N220.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N146.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(3)133.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N631.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(4)110.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/N7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N144.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N192.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N142.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(7)137.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N120.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N31.
 N106.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(52)7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N272.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N268.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(53)7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N224.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(54)7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N222.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(55)7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N238.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(49)7.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/new_data_a(10).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N6.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N41.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_6.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/N7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N184.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N182.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N200.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N198.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N274.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N228.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N278.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N112.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N294.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N270.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N130.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(0)121.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N174.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N286.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N296.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N280.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/Madd_curr_plus_new_a_cy(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/Madd_curr_plus_new_a_cy(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/Madd_curr_plus_new_a_cy(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/Madd_curr_plus_new_a_cy(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(4)112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/Madd_curr_plus_new_a_cy(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/Madd_curr_plus_new_a_cy(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/Madd_curr_plus_new_a_cy(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/N48.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N190.
 N116.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N150.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N156.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N154.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N164.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N162.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N168.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N31.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N19.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N17.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N15.
 nf2_core/user_data_path/output_queues/remove_pkt/N45.
 nf2_core/user_data_path/output_queues/remove_pkt/N61.
 nf2_core/user_data_path/output_queues/remove_pkt/N49.
 nf2_core/user_data_path/output_queues/remove_pkt/N55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_mux0000(2)45.
 nf2_core/user_data_path/output_queues/remove_pkt/N57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N35.
 nf2_core/nf2_reg_grp_u/cpu_rd_wr_L_nxt10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N30.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N32.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/wr_update_a_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/wr_update_b_or0000.
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(9).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(1).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(11).
 nf2_core/cpci_bus/net2pci_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000070_1.
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(15).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(8).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)10.
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N631.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)32.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N37.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N53.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)13.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)27.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N13.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)77.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Eqn_031_2.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(14).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(6)39_1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(14)1_2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(5)28.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Eqn_031_2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)77.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(6)39_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)77.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(14)1_2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)156.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(0)1198_SW0_2.
 nf2_core/user_data_path/ids/input_fifo/fifo/Result(1).
 nf2_core/user_data_path/ids/state_cmp_eq000025.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)196.
 nf2_core/user_data_path/ids/input_fifo/empty_nxt.
 nf2_core/user_data_path/ids/end_of_pkt_next.
 nf2_core/user_data_path/ids/header_counter_next(2).
 nf2_core/user_data_path/ids/in_pkt_body_next.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)196.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(5)28.
 nf2_core/user_data_path/ids/state_FSM_FFd1-In.
 nf2_core/user_data_path/ids/state_FSM_FFd2-In.
 nf2_core/user_data_path/ids/_and0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/tag_hit12.
 nf2_core/user_data_path/ids/input_fifo/fifo/Result(1)1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(0)1128.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(5)119_2.
 nf2_core/user_data_path/ids/input_fifo/fifo/Result(1)2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N18.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)41.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(14).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(5)28.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(7)41.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(9)49.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)86.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)130.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(2)86.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)41.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)86.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)86.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)20.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)137.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)137.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(2)13.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)77.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)41.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(4)13.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(1)156.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)69.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)49.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(2)41.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)41.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)20.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)137.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)137.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(12).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(3)13.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/reg_data_out_mux0000(9)8.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_265(0)196.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_nxt(7)15.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/N15.
 nf2_core/user_data_path/input_arbiter/in_arb_regs_ref/N01.
