Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/verilog/UART_TEST/clock_divider_test_isim_beh.exe" -prj "D:/verilog/UART_TEST/clock_divider_test_beh.prj" "work.clock_divider_test" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/verilog/UART_TEST/clock_divider.v" into library work
WARNING:HDLCompiler:693 - "D:/verilog/UART_TEST/clock_divider.v" Line 28: Parameter declaration becomes local in clock_divider with formal parameter declaration list
Analyzing Verilog file "D:/verilog/UART_TEST/clock_divider_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module clock_divider_default
Compiling module clock_divider_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\clock_divider_test_isim_beh.exe.sim\libPortability.dll".
Compiled 3 Verilog Units
Built simulation executable D:/verilog/UART_TEST/clock_divider_test_isim_beh.exe
Fuse Memory Usage: 26292 KB
Fuse CPU Usage: 453 ms
