INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/labs/lab8/lab8.srcs/sources_1/new/receive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Receive
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/labs/lab8/lab8.srcs/sim_1/new/receive_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Receive_tb
