#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1bbd980 .scope module, "behavioralDecoder" "behavioralDecoder" 2 9;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out0"
    .port_info 1 /OUTPUT 1 "out1"
    .port_info 2 /OUTPUT 1 "out2"
    .port_info 3 /OUTPUT 1 "out3"
    .port_info 4 /INPUT 1 "address0"
    .port_info 5 /INPUT 1 "address1"
    .port_info 6 /INPUT 1 "enable"
v0x1bbd400_0 .net *"_s11", 3 0, L_0x1c31280;  1 drivers
v0x1c2b1c0_0 .net *"_s5", 3 0, L_0x1c31040;  1 drivers
L_0x7f2ad046e018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1c2b2a0_0 .net *"_s8", 2 0, L_0x7f2ad046e018;  1 drivers
v0x1c2b390_0 .net *"_s9", 1 0, L_0x1c31170;  1 drivers
o0x7f2ad04b70d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1c2b470_0 .net "address0", 0 0, o0x7f2ad04b70d8;  0 drivers
o0x7f2ad04b7108 .functor BUFZ 1, C4<z>; HiZ drive
v0x1c2b580_0 .net "address1", 0 0, o0x7f2ad04b7108;  0 drivers
o0x7f2ad04b7138 .functor BUFZ 1, C4<z>; HiZ drive
v0x1c2b640_0 .net "enable", 0 0, o0x7f2ad04b7138;  0 drivers
v0x1c2b700_0 .net "out0", 0 0, L_0x1c30eb0;  1 drivers
v0x1c2b7c0_0 .net "out1", 0 0, L_0x1c30e10;  1 drivers
v0x1c2b910_0 .net "out2", 0 0, L_0x1c30cf0;  1 drivers
v0x1c2b9d0_0 .net "out3", 0 0, L_0x1c30bf0;  1 drivers
L_0x1c30bf0 .part L_0x1c31280, 3, 1;
L_0x1c30cf0 .part L_0x1c31280, 2, 1;
L_0x1c30e10 .part L_0x1c31280, 1, 1;
L_0x1c30eb0 .part L_0x1c31280, 0, 1;
L_0x1c31040 .concat [ 1 3 0 0], o0x7f2ad04b7138, L_0x7f2ad046e018;
L_0x1c31170 .concat [ 1 1 0 0], o0x7f2ad04b70d8, o0x7f2ad04b7108;
L_0x1c31280 .shift/l 4, L_0x1c31040, L_0x1c31170;
S_0x1bb8b10 .scope module, "behavioralFullAdder" "behavioralFullAdder" 3 8;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x7f2ad046e0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c2bbb0_0 .net *"_s10", 0 0, L_0x7f2ad046e0a8;  1 drivers
v0x1c2bcb0_0 .net *"_s11", 1 0, L_0x1c31820;  1 drivers
v0x1c2bd90_0 .net *"_s13", 1 0, L_0x1c31a00;  1 drivers
L_0x7f2ad046e0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c2be50_0 .net *"_s16", 0 0, L_0x7f2ad046e0f0;  1 drivers
v0x1c2bf30_0 .net *"_s17", 1 0, L_0x1c31b60;  1 drivers
v0x1c2c010_0 .net *"_s3", 1 0, L_0x1c31550;  1 drivers
L_0x7f2ad046e060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c2c0f0_0 .net *"_s6", 0 0, L_0x7f2ad046e060;  1 drivers
v0x1c2c1d0_0 .net *"_s7", 1 0, L_0x1c316a0;  1 drivers
o0x7f2ad04b74f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1c2c2b0_0 .net "a", 0 0, o0x7f2ad04b74f8;  0 drivers
o0x7f2ad04b7528 .functor BUFZ 1, C4<z>; HiZ drive
v0x1c2c400_0 .net "b", 0 0, o0x7f2ad04b7528;  0 drivers
o0x7f2ad04b7558 .functor BUFZ 1, C4<z>; HiZ drive
v0x1c2c4c0_0 .net "carryin", 0 0, o0x7f2ad04b7558;  0 drivers
v0x1c2c580_0 .net "carryout", 0 0, L_0x1c313c0;  1 drivers
v0x1c2c640_0 .net "sum", 0 0, L_0x1c31460;  1 drivers
L_0x1c313c0 .part L_0x1c31b60, 1, 1;
L_0x1c31460 .part L_0x1c31b60, 0, 1;
L_0x1c31550 .concat [ 1 1 0 0], o0x7f2ad04b74f8, L_0x7f2ad046e060;
L_0x1c316a0 .concat [ 1 1 0 0], o0x7f2ad04b7528, L_0x7f2ad046e0a8;
L_0x1c31820 .arith/sum 2, L_0x1c31550, L_0x1c316a0;
L_0x1c31a00 .concat [ 1 1 0 0], o0x7f2ad04b7558, L_0x7f2ad046e0f0;
L_0x1c31b60 .arith/sum 2, L_0x1c31820, L_0x1c31a00;
S_0x1b8dcf0 .scope module, "behavioralMultiplexer" "behavioralMultiplexer" 4 7;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "address0"
    .port_info 2 /INPUT 1 "address1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
v0x1c2c7a0_0 .net "address", 1 0, L_0x1c31da0;  1 drivers
o0x7f2ad04b7708 .functor BUFZ 1, C4<z>; HiZ drive
v0x1c2c8a0_0 .net "address0", 0 0, o0x7f2ad04b7708;  0 drivers
o0x7f2ad04b7738 .functor BUFZ 1, C4<z>; HiZ drive
v0x1c2c960_0 .net "address1", 0 0, o0x7f2ad04b7738;  0 drivers
o0x7f2ad04b7768 .functor BUFZ 1, C4<z>; HiZ drive
v0x1c2ca00_0 .net "in0", 0 0, o0x7f2ad04b7768;  0 drivers
o0x7f2ad04b7798 .functor BUFZ 1, C4<z>; HiZ drive
v0x1c2cac0_0 .net "in1", 0 0, o0x7f2ad04b7798;  0 drivers
o0x7f2ad04b77c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1c2cb80_0 .net "in2", 0 0, o0x7f2ad04b77c8;  0 drivers
o0x7f2ad04b77f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1c2cc40_0 .net "in3", 0 0, o0x7f2ad04b77f8;  0 drivers
v0x1c2cd00_0 .net "inputs", 3 0, L_0x1c31ca0;  1 drivers
v0x1c2cde0_0 .net "out", 0 0, L_0x1c31ed0;  1 drivers
L_0x1c31ca0 .concat [ 1 1 1 1], o0x7f2ad04b7768, o0x7f2ad04b7798, o0x7f2ad04b77c8, o0x7f2ad04b77f8;
L_0x1c31da0 .concat [ 1 1 0 0], o0x7f2ad04b7708, o0x7f2ad04b7738;
L_0x1c31ed0 .part/v L_0x1c31ca0, L_0x1c31da0, 1;
S_0x1b8df20 .scope module, "testAll" "testAll" 5 7;
 .timescale -9 -12;
S_0x1c2d010 .scope module, "adder" "testFullAdder" 5 11, 6 5 0, S_0x1b8df20;
 .timescale -9 -12;
v0x1c2db40_0 .var "addr0", 0 0;
v0x1c2dc00_0 .var "addr1", 0 0;
v0x1c2dcd0_0 .var "carryin", 0 0;
v0x1c2ddd0_0 .net "carryout", 0 0, L_0x1c34510;  1 drivers
v0x1c2dea0_0 .net "sum", 0 0, L_0x1c340f0;  1 drivers
S_0x1c2d1b0 .scope module, "adder" "structuralFullAdder" 6 10, 3 20 0, S_0x1c2d010;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1c33f90/d .functor XOR 1, v0x1c2db40_0, v0x1c2dc00_0, C4<0>, C4<0>;
L_0x1c33f90 .delay 1 (50000,50000,50000) L_0x1c33f90/d;
L_0x1c340f0/d .functor XOR 1, L_0x1c33f90, v0x1c2dcd0_0, C4<0>, C4<0>;
L_0x1c340f0 .delay 1 (50000,50000,50000) L_0x1c340f0/d;
L_0x1c342f0/d .functor AND 1, v0x1c2db40_0, v0x1c2dc00_0, C4<1>, C4<1>;
L_0x1c342f0 .delay 1 (50000,50000,50000) L_0x1c342f0/d;
L_0x1c34450/d .functor AND 1, v0x1c2dcd0_0, L_0x1c33f90, C4<1>, C4<1>;
L_0x1c34450 .delay 1 (50000,50000,50000) L_0x1c34450/d;
L_0x1c34510/d .functor OR 1, L_0x1c342f0, L_0x1c34450, C4<0>, C4<0>;
L_0x1c34510 .delay 1 (50000,50000,50000) L_0x1c34510/d;
v0x1c2d420_0 .net "AB", 0 0, L_0x1c342f0;  1 drivers
v0x1c2d500_0 .net "AxorB", 0 0, L_0x1c33f90;  1 drivers
v0x1c2d5c0_0 .net "AxorBC", 0 0, L_0x1c34450;  1 drivers
v0x1c2d690_0 .net "a", 0 0, v0x1c2db40_0;  1 drivers
v0x1c2d750_0 .net "b", 0 0, v0x1c2dc00_0;  1 drivers
v0x1c2d860_0 .net "carryin", 0 0, v0x1c2dcd0_0;  1 drivers
v0x1c2d920_0 .net "carryout", 0 0, L_0x1c34510;  alias, 1 drivers
v0x1c2d9e0_0 .net "sum", 0 0, L_0x1c340f0;  alias, 1 drivers
S_0x1c2df90 .scope module, "decoder" "testDecoder" 5 10, 7 5 0, S_0x1b8df20;
 .timescale -9 -12;
v0x1c2ec30_0 .var "addr0", 0 0;
v0x1c2ecf0_0 .var "addr1", 0 0;
v0x1c2edc0_0 .var "enable", 0 0;
v0x1c2eec0_0 .net "out0", 0 0, L_0x1c33810;  1 drivers
v0x1c2ef90_0 .net "out1", 0 0, L_0x1c33bc0;  1 drivers
v0x1c2f030_0 .net "out2", 0 0, L_0x1c33a60;  1 drivers
v0x1c2f100_0 .net "out3", 0 0, L_0x1c33db0;  1 drivers
S_0x1c2e160 .scope module, "decoder" "structuralDecoder" 7 11, 2 20 0, S_0x1c2df90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out0"
    .port_info 1 /OUTPUT 1 "out1"
    .port_info 2 /OUTPUT 1 "out2"
    .port_info 3 /OUTPUT 1 "out3"
    .port_info 4 /INPUT 1 "address0"
    .port_info 5 /INPUT 1 "address1"
    .port_info 6 /INPUT 1 "enable"
L_0x1c33550/d .functor NOT 1, v0x1c2ec30_0, C4<0>, C4<0>, C4<0>;
L_0x1c33550 .delay 1 (50000,50000,50000) L_0x1c33550/d;
L_0x1c336b0/d .functor NOT 1, v0x1c2ecf0_0, C4<0>, C4<0>, C4<0>;
L_0x1c336b0 .delay 1 (50000,50000,50000) L_0x1c336b0/d;
L_0x1c33810/d .functor AND 1, L_0x1c33550, v0x1c2edc0_0, L_0x1c336b0, C4<1>;
L_0x1c33810 .delay 1 (50000,50000,50000) L_0x1c33810/d;
L_0x1c33a60/d .functor AND 1, L_0x1c33550, v0x1c2edc0_0, v0x1c2ecf0_0, C4<1>;
L_0x1c33a60 .delay 1 (50000,50000,50000) L_0x1c33a60/d;
L_0x1c33bc0/d .functor AND 1, v0x1c2ec30_0, v0x1c2edc0_0, L_0x1c336b0, C4<1>;
L_0x1c33bc0 .delay 1 (50000,50000,50000) L_0x1c33bc0/d;
L_0x1c33db0/d .functor AND 1, v0x1c2ec30_0, v0x1c2edc0_0, v0x1c2ecf0_0, C4<1>;
L_0x1c33db0 .delay 1 (50000,50000,50000) L_0x1c33db0/d;
v0x1c2e3e0_0 .net "address0", 0 0, v0x1c2ec30_0;  1 drivers
v0x1c2e480_0 .net "address1", 0 0, v0x1c2ecf0_0;  1 drivers
v0x1c2e520_0 .net "enable", 0 0, v0x1c2edc0_0;  1 drivers
v0x1c2e5f0_0 .net "nA", 0 0, L_0x1c33550;  1 drivers
v0x1c2e690_0 .net "nB", 0 0, L_0x1c336b0;  1 drivers
v0x1c2e780_0 .net "out0", 0 0, L_0x1c33810;  alias, 1 drivers
v0x1c2e840_0 .net "out1", 0 0, L_0x1c33bc0;  alias, 1 drivers
v0x1c2e900_0 .net "out2", 0 0, L_0x1c33a60;  alias, 1 drivers
v0x1c2e9c0_0 .net "out3", 0 0, L_0x1c33db0;  alias, 1 drivers
S_0x1c2f1d0 .scope module, "multiplexer" "testMultiplexer" 5 9, 8 6 0, S_0x1b8df20;
 .timescale -9 -12;
v0x1c30650_0 .var "addr0", 0 0;
v0x1c30710_0 .var "addr1", 0 0;
v0x1c307e0_0 .var "in0", 0 0;
v0x1c308e0_0 .var "in1", 0 0;
v0x1c309b0_0 .var "in2", 0 0;
v0x1c30a50_0 .var "in3", 0 0;
v0x1c30b20_0 .net "out", 0 0, L_0x1c33320;  1 drivers
S_0x1c2f3d0 .scope module, "multiplexer" "structuralMultiplexer" 8 12, 4 20 0, S_0x1c2f1d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "address0"
    .port_info 2 /INPUT 1 "address1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x1c318c0/d .functor NOT 1, v0x1c30650_0, C4<0>, C4<0>, C4<0>;
L_0x1c318c0 .delay 1 (50000,50000,50000) L_0x1c318c0/d;
L_0x1c320e0/d .functor NOT 1, v0x1c30710_0, C4<0>, C4<0>, C4<0>;
L_0x1c320e0 .delay 1 (50000,50000,50000) L_0x1c320e0/d;
L_0x1c32240/d .functor AND 1, L_0x1c318c0, L_0x1c320e0, C4<1>, C4<1>;
L_0x1c32240 .delay 1 (50000,50000,50000) L_0x1c32240/d;
L_0x1c323f0/d .functor AND 1, v0x1c307e0_0, L_0x1c32240, C4<1>, C4<1>;
L_0x1c323f0 .delay 1 (50000,50000,50000) L_0x1c323f0/d;
L_0x1c325a0/d .functor AND 1, v0x1c30650_0, L_0x1c320e0, C4<1>, C4<1>;
L_0x1c325a0 .delay 1 (50000,50000,50000) L_0x1c325a0/d;
L_0x1c32700/d .functor AND 1, v0x1c308e0_0, L_0x1c325a0, C4<1>, C4<1>;
L_0x1c32700 .delay 1 (50000,50000,50000) L_0x1c32700/d;
L_0x1c328a0/d .functor AND 1, L_0x1c318c0, v0x1c30710_0, C4<1>, C4<1>;
L_0x1c328a0 .delay 1 (50000,50000,50000) L_0x1c328a0/d;
L_0x1c329c0/d .functor AND 1, v0x1c309b0_0, L_0x1c328a0, C4<1>, C4<1>;
L_0x1c329c0 .delay 1 (50000,50000,50000) L_0x1c329c0/d;
L_0x1c32bc0/d .functor AND 1, v0x1c30650_0, v0x1c30710_0, C4<1>, C4<1>;
L_0x1c32bc0 .delay 1 (50000,50000,50000) L_0x1c32bc0/d;
L_0x1c32df0/d .functor AND 1, v0x1c30a50_0, L_0x1c32bc0, C4<1>, C4<1>;
L_0x1c32df0 .delay 1 (50000,50000,50000) L_0x1c32df0/d;
L_0x1c32f60/d .functor OR 1, L_0x1c323f0, L_0x1c32700, C4<0>, C4<0>;
L_0x1c32f60 .delay 1 (50000,50000,50000) L_0x1c32f60/d;
L_0x1c33100/d .functor OR 1, L_0x1c329c0, L_0x1c32f60, C4<0>, C4<0>;
L_0x1c33100 .delay 1 (50000,50000,50000) L_0x1c33100/d;
L_0x1c33320/d .functor OR 1, L_0x1c33100, L_0x1c32df0, C4<0>, C4<0>;
L_0x1c33320 .delay 1 (50000,50000,50000) L_0x1c33320/d;
v0x1c2f650_0 .net "Nadd1Nadd2", 0 0, L_0x1c32240;  1 drivers
v0x1c2f6f0_0 .net "Nadd1add2", 0 0, L_0x1c328a0;  1 drivers
v0x1c2f790_0 .net "Naddress0", 0 0, L_0x1c318c0;  1 drivers
v0x1c2f860_0 .net "Naddress1", 0 0, L_0x1c320e0;  1 drivers
v0x1c2f900_0 .net "OneOut", 0 0, L_0x1c32700;  1 drivers
v0x1c2f9f0_0 .net "ThreeOut", 0 0, L_0x1c32df0;  1 drivers
v0x1c2fa90_0 .net "TwoOut", 0 0, L_0x1c329c0;  1 drivers
v0x1c2fb30_0 .net "ZeroOut", 0 0, L_0x1c323f0;  1 drivers
v0x1c2fbd0_0 .net "add1Nadd2", 0 0, L_0x1c325a0;  1 drivers
v0x1c2fd20_0 .net "add1add2", 0 0, L_0x1c32bc0;  1 drivers
v0x1c2fde0_0 .net "address0", 0 0, v0x1c30650_0;  1 drivers
v0x1c2fea0_0 .net "address1", 0 0, v0x1c30710_0;  1 drivers
v0x1c2ff60_0 .net "in0", 0 0, v0x1c307e0_0;  1 drivers
v0x1c30020_0 .net "in1", 0 0, v0x1c308e0_0;  1 drivers
v0x1c300e0_0 .net "in2", 0 0, v0x1c309b0_0;  1 drivers
v0x1c301a0_0 .net "in3", 0 0, v0x1c30a50_0;  1 drivers
v0x1c30260_0 .net "out", 0 0, L_0x1c33320;  alias, 1 drivers
v0x1c30410_0 .net "outVal1", 0 0, L_0x1c32f60;  1 drivers
v0x1c304b0_0 .net "outVal2", 0 0, L_0x1c33100;  1 drivers
    .scope S_0x1c2f1d0;
T_0 ;
    %vpi_call 8 17 "$dumpfile", "multiplexer.vcd" {0 0 0};
    %vpi_call 8 18 "$dumpvars" {0 0 0};
    %vpi_call 8 20 "$display", "A0 A1| O0 O1 O2 O3 | Output | Expected Output" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c30650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c30710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c307e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c308e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c309b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c30a50_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 8 22 "$display", "%b  %b | %b  %b  %b  %b | %b | Same As 00", v0x1c30650_0, v0x1c30710_0, v0x1c307e0_0, v0x1c308e0_0, v0x1c309b0_0, v0x1c30a50_0, v0x1c30b20_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c30650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c30710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c307e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c308e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c309b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c30a50_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 8 24 "$display", "%b  %b | %b  %b  %b  %b | %b | Same As 01", v0x1c30650_0, v0x1c30710_0, v0x1c307e0_0, v0x1c308e0_0, v0x1c309b0_0, v0x1c30a50_0, v0x1c30b20_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c30650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c30710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c307e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c308e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c309b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c30a50_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 8 26 "$display", "%b  %b | %b  %b  %b  %b | %b | Same As 02", v0x1c30650_0, v0x1c30710_0, v0x1c307e0_0, v0x1c308e0_0, v0x1c309b0_0, v0x1c30a50_0, v0x1c30b20_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c30650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c30710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c307e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c308e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c309b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c30a50_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 8 28 "$display", "%b  %b | %b  %b  %b  %b | %b | Same As 03", v0x1c30650_0, v0x1c30710_0, v0x1c307e0_0, v0x1c308e0_0, v0x1c309b0_0, v0x1c30a50_0, v0x1c30b20_0 {0 0 0};
    %vpi_call 8 30 "$display", "----------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c30650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c30710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c307e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c308e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c309b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c30a50_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 8 33 "$display", "%b  %b | %b  %b  %b  %b | %b | Same As 00", v0x1c30650_0, v0x1c30710_0, v0x1c307e0_0, v0x1c308e0_0, v0x1c309b0_0, v0x1c30a50_0, v0x1c30b20_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c30650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c30710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c307e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c308e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c309b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c30a50_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 8 35 "$display", "%b  %b | %b  %b  %b  %b | %b | Same As 01", v0x1c30650_0, v0x1c30710_0, v0x1c307e0_0, v0x1c308e0_0, v0x1c309b0_0, v0x1c30a50_0, v0x1c30b20_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c30650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c30710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c307e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c308e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c309b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c30a50_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 8 37 "$display", "%b  %b | %b  %b  %b  %b | %b | Same As 02", v0x1c30650_0, v0x1c30710_0, v0x1c307e0_0, v0x1c308e0_0, v0x1c309b0_0, v0x1c30a50_0, v0x1c30b20_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c30650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c30710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c307e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c308e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c309b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c30a50_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 8 39 "$display", "%b  %b | %b  %b  %b  %b | %b | Same As 03", v0x1c30650_0, v0x1c30710_0, v0x1c307e0_0, v0x1c308e0_0, v0x1c309b0_0, v0x1c30a50_0, v0x1c30b20_0 {0 0 0};
    %vpi_call 8 41 "$display", "----------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c30650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c30710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c307e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c308e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c309b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c30a50_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 8 44 "$display", "%b  %b | %b  %b  %b  %b | %b | Same As 00", v0x1c30650_0, v0x1c30710_0, v0x1c307e0_0, v0x1c308e0_0, v0x1c309b0_0, v0x1c30a50_0, v0x1c30b20_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c30650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c30710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c307e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c308e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c309b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c30a50_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 8 46 "$display", "%b  %b | %b  %b  %b  %b | %b | Same As 01", v0x1c30650_0, v0x1c30710_0, v0x1c307e0_0, v0x1c308e0_0, v0x1c309b0_0, v0x1c30a50_0, v0x1c30b20_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c30650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c30710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c307e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c308e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c309b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c30a50_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 8 48 "$display", "%b  %b | %b  %b  %b  %b | %b | Same As 02", v0x1c30650_0, v0x1c30710_0, v0x1c307e0_0, v0x1c308e0_0, v0x1c309b0_0, v0x1c30a50_0, v0x1c30b20_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c30650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c30710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c307e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c308e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c309b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c30a50_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 8 50 "$display", "%b  %b | %b  %b  %b  %b | %b | Same As 03", v0x1c30650_0, v0x1c30710_0, v0x1c307e0_0, v0x1c308e0_0, v0x1c309b0_0, v0x1c30a50_0, v0x1c30b20_0 {0 0 0};
    %vpi_call 8 52 "$display", "----------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c30650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c30710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c307e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c308e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c309b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c30a50_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 8 55 "$display", "%b  %b | %b  %b  %b  %b | %b | Same As 00", v0x1c30650_0, v0x1c30710_0, v0x1c307e0_0, v0x1c308e0_0, v0x1c309b0_0, v0x1c30a50_0, v0x1c30b20_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c30650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c30710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c307e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c308e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c309b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c30a50_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 8 57 "$display", "%b  %b | %b  %b  %b  %b | %b | Same As 01", v0x1c30650_0, v0x1c30710_0, v0x1c307e0_0, v0x1c308e0_0, v0x1c309b0_0, v0x1c30a50_0, v0x1c30b20_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c30650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c30710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c307e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c308e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c309b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c30a50_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 8 59 "$display", "%b  %b | %b  %b  %b  %b | %b | Same As 02", v0x1c30650_0, v0x1c30710_0, v0x1c307e0_0, v0x1c308e0_0, v0x1c309b0_0, v0x1c30a50_0, v0x1c30b20_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c30650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c30710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c307e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c308e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c309b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c30a50_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 8 61 "$display", "%b  %b | %b  %b  %b  %b | %b | Same As 03", v0x1c30650_0, v0x1c30710_0, v0x1c307e0_0, v0x1c308e0_0, v0x1c309b0_0, v0x1c30a50_0, v0x1c30b20_0 {0 0 0};
    %vpi_call 8 63 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x1c2df90;
T_1 ;
    %vpi_call 7 15 "$dumpfile", "decoder.vcd" {0 0 0};
    %vpi_call 7 16 "$dumpvars" {0 0 0};
    %vpi_call 7 18 "$display", "En A0 A1| O0 O1 O2 O3 | Expected Output" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2edc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2ec30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2ecf0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 7 20 "$display", "%b  %b  %b |  %b  %b  %b  %b | All false", v0x1c2edc0_0, v0x1c2ec30_0, v0x1c2ecf0_0, v0x1c2eec0_0, v0x1c2ef90_0, v0x1c2f030_0, v0x1c2f100_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2edc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c2ec30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2ecf0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 7 22 "$display", "%b  %b  %b |  %b  %b  %b  %b | All false", v0x1c2edc0_0, v0x1c2ec30_0, v0x1c2ecf0_0, v0x1c2eec0_0, v0x1c2ef90_0, v0x1c2f030_0, v0x1c2f100_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2edc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2ec30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c2ecf0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 7 24 "$display", "%b  %b  %b |  %b  %b  %b  %b | All false", v0x1c2edc0_0, v0x1c2ec30_0, v0x1c2ecf0_0, v0x1c2eec0_0, v0x1c2ef90_0, v0x1c2f030_0, v0x1c2f100_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2edc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c2ec30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c2ecf0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 7 26 "$display", "%b  %b  %b |  %b  %b  %b  %b | All false", v0x1c2edc0_0, v0x1c2ec30_0, v0x1c2ecf0_0, v0x1c2eec0_0, v0x1c2ef90_0, v0x1c2f030_0, v0x1c2f100_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c2edc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2ec30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2ecf0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 7 28 "$display", "%b  %b  %b |  %b  %b  %b  %b | O0 Only", v0x1c2edc0_0, v0x1c2ec30_0, v0x1c2ecf0_0, v0x1c2eec0_0, v0x1c2ef90_0, v0x1c2f030_0, v0x1c2f100_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c2edc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c2ec30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2ecf0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 7 30 "$display", "%b  %b  %b |  %b  %b  %b  %b | O1 Only", v0x1c2edc0_0, v0x1c2ec30_0, v0x1c2ecf0_0, v0x1c2eec0_0, v0x1c2ef90_0, v0x1c2f030_0, v0x1c2f100_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c2edc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2ec30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c2ecf0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 7 32 "$display", "%b  %b  %b |  %b  %b  %b  %b | O2 Only", v0x1c2edc0_0, v0x1c2ec30_0, v0x1c2ecf0_0, v0x1c2eec0_0, v0x1c2ef90_0, v0x1c2f030_0, v0x1c2f100_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c2edc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c2ec30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c2ecf0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 7 34 "$display", "%b  %b  %b |  %b  %b  %b  %b | O3 Only", v0x1c2edc0_0, v0x1c2ec30_0, v0x1c2ecf0_0, v0x1c2eec0_0, v0x1c2ef90_0, v0x1c2f030_0, v0x1c2f100_0 {0 0 0};
    %vpi_call 7 36 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1c2d010;
T_2 ;
    %vpi_call 6 14 "$dumpfile", "adder.vcd" {0 0 0};
    %vpi_call 6 15 "$dumpvars" {0 0 0};
    %vpi_call 6 17 "$display", "A B| CarryIn | CarryOut | Carry Out Should Be | Sum | Sum Should Be" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2db40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2dc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2dcd0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 6 20 "$display", "%b  %b | %b | %b | False | %b | False", v0x1c2db40_0, v0x1c2dc00_0, v0x1c2dcd0_0, v0x1c2ddd0_0, v0x1c2dea0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2db40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2dc00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c2dcd0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 6 22 "$display", "%b  %b | %b | %b | False | %b | True", v0x1c2db40_0, v0x1c2dc00_0, v0x1c2dcd0_0, v0x1c2ddd0_0, v0x1c2dea0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2db40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c2dc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2dcd0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 6 25 "$display", "%b  %b | %b | %b | False | %b | True", v0x1c2db40_0, v0x1c2dc00_0, v0x1c2dcd0_0, v0x1c2ddd0_0, v0x1c2dea0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2db40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c2dc00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c2dcd0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 6 27 "$display", "%b  %b | %b | %b | True  | %b | False", v0x1c2db40_0, v0x1c2dc00_0, v0x1c2dcd0_0, v0x1c2ddd0_0, v0x1c2dea0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c2db40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2dc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2dcd0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 6 30 "$display", "%b  %b | %b | %b | False | %b | True", v0x1c2db40_0, v0x1c2dc00_0, v0x1c2dcd0_0, v0x1c2ddd0_0, v0x1c2dea0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c2db40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2dc00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c2dcd0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 6 32 "$display", "%b  %b | %b | %b | True  | %b | False", v0x1c2db40_0, v0x1c2dc00_0, v0x1c2dcd0_0, v0x1c2ddd0_0, v0x1c2dea0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c2db40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c2dc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2dcd0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 6 35 "$display", "%b  %b | %b | %b | True  | %b | False", v0x1c2db40_0, v0x1c2dc00_0, v0x1c2dcd0_0, v0x1c2ddd0_0, v0x1c2dea0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c2db40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c2dc00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c2dcd0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 6 37 "$display", "%b  %b | %b | %b | True  | %b | True", v0x1c2db40_0, v0x1c2dc00_0, v0x1c2dcd0_0, v0x1c2ddd0_0, v0x1c2dea0_0 {0 0 0};
    %vpi_call 6 39 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "./decoder.v";
    "./adder.v";
    "./multiplexer.v";
    "HW2.t.v";
    "./adder.t.v";
    "./decoder.t.v";
    "./multiplexer.t.v";
