Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri May 12 17:46:23 2023
| Host         : LAPTOP-SIADV2NQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mcs_top_control_sets_placed.rpt
| Design       : mcs_top
| Device       : xc7a50ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    69 |
|    Minimum number of control sets                        |    69 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   136 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    69 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |    13 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |    13 |
| >= 14 to < 16      |     1 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              58 |           21 |
| No           | No                    | Yes                    |             144 |           59 |
| No           | Yes                   | No                     |              67 |           33 |
| Yes          | No                    | No                     |              32 |           25 |
| Yes          | No                    | Yes                    |             490 |          149 |
| Yes          | Yes                   | No                     |             185 |           59 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal          |                                                      Enable Signal                                                      |                                                       Set/Reset Signal                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clock_unit/inst/clkout_100M    |                                                                                                                         | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Use_Async_Reset.sync_reset_reg |                1 |              1 |         1.00 |
|  clock_unit/inst/clkout_100M    |                                                                                                                         | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                   |                1 |              1 |         1.00 |
|  CAM_OV7670_PCLK_JB10_IBUF_BUFG |                                                                                                                         | reset_sys_sync                                                                                                               |                1 |              1 |         1.00 |
|  clock_unit/inst/clkout_100M    | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MTSMSR_Write                                         | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                   |                1 |              1 |         1.00 |
|  clock_unit/inst/clkout_100M    |                                                                                                                         | cpu_unit/inst/rst_0/U0/bus_struct_reset[0]                                                                                   |                1 |              4 |         4.00 |
|  clock_unit/inst/clkout_100M    |                                                                                                                         | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/S_0                          |                2 |              4 |         2.00 |
|  clock_unit/inst/clkout_100M    |                                                                                                                         | cpu_unit/inst/rst_0/U0/peripheral_reset[0]                                                                                   |                2 |              4 |         2.00 |
|  clock_unit/inst/clkout_100M    |                                                                                                                         | video_unit/video_cam_dcmi_interface_unit/reset_fifo_reg                                                                      |                2 |              4 |         2.00 |
|  CAM_OV7670_PCLK_JB10_IBUF_BUFG | video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/ctrl_reg_reg[1][0]                                 | reset_sys_sync                                                                                                               |                2 |              4 |         2.00 |
|  clock_unit/inst/clkout_100M    | video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_reset_unit/E[0]                           | video_unit/video_cam_dcmi_interface_unit/reset_fifo_reg                                                                      |                1 |              4 |         4.00 |
|  clock_unit/inst/clkout_100M    | mmio_unit/i2c_master_unit/unit/FSM_sequential_state_reg[3]_i_1_n_0                                                      | reset_sys_sync                                                                                                               |                2 |              4 |         2.00 |
|  clock_unit/inst/clkout_100M    | video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_reset_unit/FSM_onehot_state_reg_reg[2][0] | video_unit/video_cam_dcmi_interface_unit/reset_fifo_reg                                                                      |                3 |              4 |         1.33 |
|  clock_unit/inst/clkout_100M    | video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/E[0]                             | video_unit/video_cam_dcmi_interface_unit/reset_fifo_reg                                                                      |                2 |              4 |         2.00 |
|  clock_unit/inst/clkout_100M    | mmio_unit/uart_unit/main_system/uart_rx_unit/nsample_next                                                               | reset_sys_sync                                                                                                               |                2 |              4 |         2.00 |
|  clock_unit/inst/clkout_100M    | mmio_unit/uart_unit/main_system/uart_tx_unit/nsample_next                                                               | reset_sys_sync                                                                                                               |                1 |              4 |         4.00 |
|  clock_unit/inst/clkout_100M    |                                                                                                                         | cpu_unit/inst/rst_0/U0/EXT_LPF/lpf_int                                                                                       |                3 |              5 |         1.67 |
|  clock_unit/inst/clkout_100M    | video_unit/lcd_display_unit/display_ctrl/FSM_onehot_state_reg[4]_i_1_n_0                                                | reset_sys_sync                                                                                                               |                3 |              5 |         1.67 |
|  clock_unit/inst/clkout_100M    | cpu_unit/inst/rst_0/U0/SEQ/seq_cnt_en                                                                                   | cpu_unit/inst/rst_0/U0/SEQ/SEQ_COUNTER/clear                                                                                 |                2 |              6 |         3.00 |
|  clock_unit/inst/clkout_100M    | mmio_unit/uart_unit/main_system/fifo_rx/controller/wr_ptr_curr[7]_i_1_n_0                                               | reset_sys_sync                                                                                                               |                2 |              8 |         4.00 |
|  clock_unit/inst/clkout_100M    | mmio_unit/uart_unit/main_system/uart_tx_unit/E[0]                                                                       | reset_sys_sync                                                                                                               |                4 |              8 |         2.00 |
|  clock_unit/inst/clkout_100M    | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0    | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/S66_out                      |                2 |              8 |         4.00 |
|  CAM_OV7670_PCLK_JB10_IBUF_BUFG | video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/E[0]                                               | reset_sys_sync                                                                                                               |                2 |              8 |         4.00 |
|  clock_unit/inst/clkout_100M    | video_unit/lcd_display_unit/display_ctrl/E[0]                                                                           | reset_sys_sync                                                                                                               |                2 |              8 |         4.00 |
|  clock_unit/inst/clkout_100M    | video_unit/lcd_display_unit/display_ctrl/FSM_onehot_state_reg_reg[0]_0[0]                                               | reset_sys_sync                                                                                                               |                4 |              8 |         2.00 |
|  clock_unit/inst/clkout_100M    | video_unit/lcd_display_unit/display_ctrl/wr_data_next                                                                   | reset_sys_sync                                                                                                               |                1 |              8 |         8.00 |
|  clock_unit/inst/clkout_100M    | video_unit/lcd_display_unit/display_ctrl/rd_data_next                                                                   | reset_sys_sync                                                                                                               |                4 |              8 |         2.00 |
|  clock_unit/inst/clkout_100M    | mmio_unit/uart_unit/main_system/uart_rx_unit/shift_out_next                                                             | reset_sys_sync                                                                                                               |                2 |              8 |         4.00 |
|  clock_unit/inst/clkout_100M    | mmio_unit/uart_unit/main_system/uart_tx_unit/shift_out_next_0                                                           | reset_sys_sync                                                                                                               |                3 |              8 |         2.67 |
|  clock_unit/inst/clkout_100M    | mmio_unit/uart_unit/main_system/fifo_tx/controller/rd_ptr_curr[7]_i_1__0_n_0                                            | reset_sys_sync                                                                                                               |                3 |              8 |         2.67 |
|  clock_unit/inst/clkout_100M    | mmio_unit/uart_unit/main_system/fifo_rx/controller/rd_ptr_curr[7]_i_1_n_0                                               | reset_sys_sync                                                                                                               |                4 |              8 |         2.00 |
|  clock_unit/inst/clkout_100M    | mmio_unit/i2c_master_unit/unit/rx_next                                                                                  | reset_sys_sync                                                                                                               |                4 |              9 |         2.25 |
|  clock_unit/inst/clkout_100M    | video_unit/lcd_display_unit/wr_en_data                                                                                  | reset_sys_sync                                                                                                               |                2 |             10 |         5.00 |
|  clock_unit/inst/clkout_100M    | mmio_unit/uart_unit/uart_rq_baud_rate_set                                                                               | reset_sys_sync                                                                                                               |                4 |             11 |         2.75 |
|  clock_unit/inst/clkout_100M    | video_unit/video_src_mux_unit/E[0]                                                                                      | reset_sys_sync                                                                                                               |                4 |             11 |         2.75 |
|  clock_unit/inst/clkout_100M    | video_unit/video_src_mux_unit/full_curr_reg[0]                                                                          | reset_sys_sync                                                                                                               |                5 |             11 |         2.20 |
|  clock_unit/inst/clkout_100M    | mmio_unit/uart_unit/main_system/fifo_tx/controller/wr_ptr_curr_reg[6]_0                                                 |                                                                                                                              |                3 |             12 |         4.00 |
|  clock_unit/inst/clkout_100M    | mmio_unit/uart_unit/main_system/fifo_tx/controller/wr_ptr_curr_reg[7]_0                                                 |                                                                                                                              |                3 |             12 |         4.00 |
|  clock_unit/inst/clkout_100M    | mmio_unit/uart_unit/main_system/fifo_tx/controller/full_curr_reg_2                                                      |                                                                                                                              |                3 |             12 |         4.00 |
|  clock_unit/inst/clkout_100M    | mmio_unit/uart_unit/full_curr_reg_0                                                                                     |                                                                                                                              |                3 |             12 |         4.00 |
|  clock_unit/inst/clkout_100M    | mmio_unit/uart_unit/wr_ptr_curr_reg[6]                                                                                  |                                                                                                                              |                3 |             12 |         4.00 |
|  clock_unit/inst/clkout_100M    | mmio_unit/uart_unit/wr_ptr_curr_reg[7]                                                                                  |                                                                                                                              |                3 |             12 |         4.00 |
|  clock_unit/inst/clkout_100M    | mmio_unit/uart_unit/main_system/fifo_tx/controller/full_curr_reg_1                                                      |                                                                                                                              |                3 |             12 |         4.00 |
|  clock_unit/inst/clkout_100M    | mmio_unit/uart_unit/full_curr_reg                                                                                       |                                                                                                                              |                3 |             12 |         4.00 |
|  clock_unit/inst/clkout_100M    | video_unit/fifo_lcd_unit/wr_ptr_curr_reg[6]_1                                                                           |                                                                                                                              |                3 |             12 |         4.00 |
|  clock_unit/inst/clkout_100M    | video_unit/fifo_lcd_unit/wr_ptr_curr_reg[7]                                                                             |                                                                                                                              |                3 |             12 |         4.00 |
|  clock_unit/inst/clkout_100M    | video_unit/fifo_lcd_unit/wr_ptr_curr_reg[6]                                                                             |                                                                                                                              |                3 |             12 |         4.00 |
|  clock_unit/inst/clkout_100M    | video_unit/fifo_lcd_unit/wr_ptr_curr_reg[6]_0                                                                           |                                                                                                                              |                3 |             12 |         4.00 |
|  clock_unit/inst/clkout_100M    | mmio_unit/i2c_master_unit/unit/data_cnt_reg[3]_i_1_n_0                                                                  | reset_sys_sync                                                                                                               |                5 |             13 |         2.60 |
|  clock_unit/inst/clkout_100M    | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                   |                5 |             15 |         3.00 |
|  clock_unit/inst/clkout_100M    |                                                                                                                         | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                   |                5 |             16 |         3.20 |
|  clock_unit/inst/clkout_100M    | mmio_unit/spi_unit/wr_sclk                                                                                              | reset_sys_sync                                                                                                               |                6 |             16 |         2.67 |
|  clock_unit/inst/clkout_100M    | mmio_unit/gpo_unit/wr_en                                                                                                | reset_sys_sync                                                                                                               |                7 |             16 |         2.29 |
|  clock_unit/inst/clkout_100M    | mmio_unit/spi_unit/spi_controller/clk_cnt_reg[15]_i_1_n_0                                                               | reset_sys_sync                                                                                                               |                4 |             16 |         4.00 |
|  clock_unit/inst/clkout_100M    | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                   |                5 |             16 |         3.20 |
|  clock_unit/inst/clkout_100M    | video_unit/lcd_display_unit/wr_en_clockmod_rdx                                                                          | reset_sys_sync                                                                                                               |                9 |             32 |         3.56 |
|  clock_unit/inst/clkout_100M    | video_unit/lcd_display_unit/wr_en_clockmod_wrx                                                                          | reset_sys_sync                                                                                                               |                7 |             32 |         4.57 |
|  clock_unit/inst/clkout_100M    |                                                                                                                         | cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data[31]_i_1_n_0                                                        |               18 |             32 |         1.78 |
|  clock_unit/inst/clkout_100M    | video_unit/video_cam_dcmi_interface_unit/wr_ctrl_en                                                                     | reset_sys_sync                                                                                                               |                8 |             32 |         4.00 |
|  clock_unit/inst/clkout_100M    | mmio_unit/i2c_master_unit/wr_clkmod                                                                                     | reset_sys_sync                                                                                                               |                6 |             32 |         5.33 |
|  clock_unit/inst/clkout_100M    | video_unit/lcd_display_unit/display_ctrl/clk_cnt_reg[31]_i_1__0_n_0                                                     | reset_sys_sync                                                                                                               |                9 |             32 |         3.56 |
|  CAM_OV7670_PCLK_JB10_IBUF_BUFG | video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_1_n_0                                     | reset_sys_sync                                                                                                               |                8 |             32 |         4.00 |
|  clock_unit/inst/clkout_100M    | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0    |                                                                                                                              |               25 |             32 |         1.28 |
|  clock_unit/inst/clkout_100M    | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                 |                                                                                                                              |               15 |             47 |         3.13 |
|  clock_unit/inst/clkout_100M    | cpu_unit/inst/iomodule_0/U0/IO_Addr_Strobe00_in                                                                         | cpu_unit/inst/rst_0/U0/peripheral_reset[0]                                                                                   |               15 |             49 |         3.27 |
|  clock_unit/inst/clkout_100M    |                                                                                                                         |                                                                                                                              |               22 |             61 |         2.77 |
|  clock_unit/inst/clkout_100M    | mmio_unit/timer_unit/count_curr_reg[63]_i_1_n_0                                                                         | reset_sys_sync                                                                                                               |               14 |             64 |         4.57 |
|  clock_unit/inst/clkout_100M    | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0    | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                   |               29 |             90 |         3.10 |
|  clock_unit/inst/clkout_100M    | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                            |                                                                                                                              |               32 |            128 |         4.00 |
|  clock_unit/inst/clkout_100M    |                                                                                                                         | reset_sys_sync                                                                                                               |               56 |            139 |         2.48 |
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


