

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Mon Feb 23 00:29:49 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    65901|    65901|  0.659 ms|  0.659 ms|  65793|  65793|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 64
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 64, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.84>
ST_1 : Operation 65 [1/1] (1.00ns)   --->   "%A_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A_out" [top.cpp:610]   --->   Operation 65 'read' 'A_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 66 [1/1] (1.00ns)   --->   "%A_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A_in" [top.cpp:610]   --->   Operation 66 'read' 'A_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%A_out_c = alloca i64 1" [top.cpp:610]   --->   Operation 67 'alloca' 'A_out_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 33> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%inter_strm = alloca i64 1" [top.cpp:606]   --->   Operation 68 'alloca' 'inter_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%inter_strm_1 = alloca i64 1" [top.cpp:606]   --->   Operation 69 'alloca' 'inter_strm_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%inter_strm_2 = alloca i64 1" [top.cpp:606]   --->   Operation 70 'alloca' 'inter_strm_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%inter_strm_3 = alloca i64 1" [top.cpp:606]   --->   Operation 71 'alloca' 'inter_strm_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%inter_strm_4 = alloca i64 1" [top.cpp:606]   --->   Operation 72 'alloca' 'inter_strm_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%inter_strm_5 = alloca i64 1" [top.cpp:606]   --->   Operation 73 'alloca' 'inter_strm_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%inter_strm_6 = alloca i64 1" [top.cpp:606]   --->   Operation 74 'alloca' 'inter_strm_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%inter_strm_7 = alloca i64 1" [top.cpp:606]   --->   Operation 75 'alloca' 'inter_strm_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%inter_strm_8 = alloca i64 1" [top.cpp:606]   --->   Operation 76 'alloca' 'inter_strm_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%inter_strm_9 = alloca i64 1" [top.cpp:606]   --->   Operation 77 'alloca' 'inter_strm_9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%inter_strm_10 = alloca i64 1" [top.cpp:606]   --->   Operation 78 'alloca' 'inter_strm_10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%inter_strm_11 = alloca i64 1" [top.cpp:606]   --->   Operation 79 'alloca' 'inter_strm_11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%inter_strm_12 = alloca i64 1" [top.cpp:606]   --->   Operation 80 'alloca' 'inter_strm_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%inter_strm_13 = alloca i64 1" [top.cpp:606]   --->   Operation 81 'alloca' 'inter_strm_13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%inter_strm_14 = alloca i64 1" [top.cpp:606]   --->   Operation 82 'alloca' 'inter_strm_14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%inter_strm_15 = alloca i64 1" [top.cpp:606]   --->   Operation 83 'alloca' 'inter_strm_15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%inter_strm_16 = alloca i64 1" [top.cpp:606]   --->   Operation 84 'alloca' 'inter_strm_16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%inter_strm_17 = alloca i64 1" [top.cpp:606]   --->   Operation 85 'alloca' 'inter_strm_17' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%inter_strm_18 = alloca i64 1" [top.cpp:606]   --->   Operation 86 'alloca' 'inter_strm_18' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%inter_strm_19 = alloca i64 1" [top.cpp:606]   --->   Operation 87 'alloca' 'inter_strm_19' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%inter_strm_20 = alloca i64 1" [top.cpp:606]   --->   Operation 88 'alloca' 'inter_strm_20' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%inter_strm_21 = alloca i64 1" [top.cpp:606]   --->   Operation 89 'alloca' 'inter_strm_21' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%inter_strm_22 = alloca i64 1" [top.cpp:606]   --->   Operation 90 'alloca' 'inter_strm_22' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%inter_strm_23 = alloca i64 1" [top.cpp:606]   --->   Operation 91 'alloca' 'inter_strm_23' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%inter_strm_24 = alloca i64 1" [top.cpp:606]   --->   Operation 92 'alloca' 'inter_strm_24' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%inter_strm_25 = alloca i64 1" [top.cpp:606]   --->   Operation 93 'alloca' 'inter_strm_25' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%inter_strm_26 = alloca i64 1" [top.cpp:606]   --->   Operation 94 'alloca' 'inter_strm_26' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%inter_strm_27 = alloca i64 1" [top.cpp:606]   --->   Operation 95 'alloca' 'inter_strm_27' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%inter_strm_28 = alloca i64 1" [top.cpp:606]   --->   Operation 96 'alloca' 'inter_strm_28' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%inter_strm_29 = alloca i64 1" [top.cpp:606]   --->   Operation 97 'alloca' 'inter_strm_29' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%inter_strm_30 = alloca i64 1" [top.cpp:606]   --->   Operation 98 'alloca' 'inter_strm_30' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_1 : Operation 99 [1/1] (1.84ns)   --->   "%call_ln610 = call void @entry_proc, i64 %A_out_read, i64 %A_out_c" [top.cpp:610]   --->   Operation 99 'call' 'call_ln610' <Predicate = true> <Delay = 1.84> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 100 [2/2] (0.00ns)   --->   "%call_ln611 = call void @read_input, i32 %gmem0, i64 %A_in_read, i24 %inter_strm" [top.cpp:611]   --->   Operation 100 'call' 'call_ln611' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln611 = call void @read_input, i32 %gmem0, i64 %A_in_read, i24 %inter_strm" [top.cpp:611]   --->   Operation 101 'call' 'call_ln611' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 102 [2/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.1, i24 %inter_strm, i24 %inter_strm_1" [top.cpp:615]   --->   Operation 102 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 103 [1/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.1, i24 %inter_strm, i24 %inter_strm_1" [top.cpp:615]   --->   Operation 103 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 104 [2/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.2, i24 %inter_strm_1, i24 %inter_strm_2" [top.cpp:615]   --->   Operation 104 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 105 [1/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.2, i24 %inter_strm_1, i24 %inter_strm_2" [top.cpp:615]   --->   Operation 105 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 106 [2/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.3, i24 %inter_strm_2, i24 %inter_strm_3" [top.cpp:615]   --->   Operation 106 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 107 [1/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.3, i24 %inter_strm_2, i24 %inter_strm_3" [top.cpp:615]   --->   Operation 107 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 108 [2/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.4, i24 %inter_strm_3, i24 %inter_strm_4" [top.cpp:615]   --->   Operation 108 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 109 [1/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.4, i24 %inter_strm_3, i24 %inter_strm_4" [top.cpp:615]   --->   Operation 109 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 110 [2/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.5, i24 %inter_strm_4, i24 %inter_strm_5" [top.cpp:615]   --->   Operation 110 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 111 [1/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.5, i24 %inter_strm_4, i24 %inter_strm_5" [top.cpp:615]   --->   Operation 111 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 112 [2/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.6, i24 %inter_strm_5, i24 %inter_strm_6" [top.cpp:615]   --->   Operation 112 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 113 [1/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.6, i24 %inter_strm_5, i24 %inter_strm_6" [top.cpp:615]   --->   Operation 113 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 114 [2/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.7, i24 %inter_strm_6, i24 %inter_strm_7" [top.cpp:615]   --->   Operation 114 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 115 [1/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.7, i24 %inter_strm_6, i24 %inter_strm_7" [top.cpp:615]   --->   Operation 115 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 116 [2/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.8, i24 %inter_strm_7, i24 %inter_strm_8" [top.cpp:615]   --->   Operation 116 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 117 [1/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.8, i24 %inter_strm_7, i24 %inter_strm_8" [top.cpp:615]   --->   Operation 117 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 118 [2/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.9, i24 %inter_strm_8, i24 %inter_strm_9" [top.cpp:615]   --->   Operation 118 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 119 [1/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.9, i24 %inter_strm_8, i24 %inter_strm_9" [top.cpp:615]   --->   Operation 119 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 120 [2/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.10, i24 %inter_strm_9, i24 %inter_strm_10" [top.cpp:615]   --->   Operation 120 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 121 [1/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.10, i24 %inter_strm_9, i24 %inter_strm_10" [top.cpp:615]   --->   Operation 121 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 122 [2/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.11, i24 %inter_strm_10, i24 %inter_strm_11" [top.cpp:615]   --->   Operation 122 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 123 [1/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.11, i24 %inter_strm_10, i24 %inter_strm_11" [top.cpp:615]   --->   Operation 123 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 124 [2/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.12, i24 %inter_strm_11, i24 %inter_strm_12" [top.cpp:615]   --->   Operation 124 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 125 [1/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.12, i24 %inter_strm_11, i24 %inter_strm_12" [top.cpp:615]   --->   Operation 125 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 126 [2/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.13, i24 %inter_strm_12, i24 %inter_strm_13" [top.cpp:615]   --->   Operation 126 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 127 [1/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.13, i24 %inter_strm_12, i24 %inter_strm_13" [top.cpp:615]   --->   Operation 127 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 128 [2/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.14, i24 %inter_strm_13, i24 %inter_strm_14" [top.cpp:615]   --->   Operation 128 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 129 [1/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.14, i24 %inter_strm_13, i24 %inter_strm_14" [top.cpp:615]   --->   Operation 129 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 130 [2/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.15, i24 %inter_strm_14, i24 %inter_strm_15" [top.cpp:615]   --->   Operation 130 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 131 [1/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.15, i24 %inter_strm_14, i24 %inter_strm_15" [top.cpp:615]   --->   Operation 131 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 132 [2/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.16, i24 %inter_strm_15, i24 %inter_strm_16" [top.cpp:615]   --->   Operation 132 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 133 [1/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.16, i24 %inter_strm_15, i24 %inter_strm_16" [top.cpp:615]   --->   Operation 133 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 134 [2/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.17, i24 %inter_strm_16, i24 %inter_strm_17" [top.cpp:615]   --->   Operation 134 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 135 [1/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.17, i24 %inter_strm_16, i24 %inter_strm_17" [top.cpp:615]   --->   Operation 135 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 136 [2/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.18, i24 %inter_strm_17, i24 %inter_strm_18" [top.cpp:615]   --->   Operation 136 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 137 [1/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.18, i24 %inter_strm_17, i24 %inter_strm_18" [top.cpp:615]   --->   Operation 137 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 138 [2/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.19, i24 %inter_strm_18, i24 %inter_strm_19" [top.cpp:615]   --->   Operation 138 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 139 [1/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.19, i24 %inter_strm_18, i24 %inter_strm_19" [top.cpp:615]   --->   Operation 139 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 41 <SV = 40> <Delay = 0.00>
ST_41 : Operation 140 [2/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.20, i24 %inter_strm_19, i24 %inter_strm_20" [top.cpp:615]   --->   Operation 140 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 42 <SV = 41> <Delay = 0.00>
ST_42 : Operation 141 [1/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.20, i24 %inter_strm_19, i24 %inter_strm_20" [top.cpp:615]   --->   Operation 141 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 43 <SV = 42> <Delay = 0.00>
ST_43 : Operation 142 [2/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.21, i24 %inter_strm_20, i24 %inter_strm_21" [top.cpp:615]   --->   Operation 142 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 44 <SV = 43> <Delay = 0.00>
ST_44 : Operation 143 [1/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.21, i24 %inter_strm_20, i24 %inter_strm_21" [top.cpp:615]   --->   Operation 143 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 45 <SV = 44> <Delay = 0.00>
ST_45 : Operation 144 [2/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.22, i24 %inter_strm_21, i24 %inter_strm_22" [top.cpp:615]   --->   Operation 144 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 46 <SV = 45> <Delay = 0.00>
ST_46 : Operation 145 [1/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.22, i24 %inter_strm_21, i24 %inter_strm_22" [top.cpp:615]   --->   Operation 145 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 47 <SV = 46> <Delay = 0.00>
ST_47 : Operation 146 [2/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.23, i24 %inter_strm_22, i24 %inter_strm_23" [top.cpp:615]   --->   Operation 146 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 48 <SV = 47> <Delay = 0.00>
ST_48 : Operation 147 [1/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.23, i24 %inter_strm_22, i24 %inter_strm_23" [top.cpp:615]   --->   Operation 147 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 49 <SV = 48> <Delay = 0.00>
ST_49 : Operation 148 [2/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.24, i24 %inter_strm_23, i24 %inter_strm_24" [top.cpp:615]   --->   Operation 148 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 50 <SV = 49> <Delay = 0.00>
ST_50 : Operation 149 [1/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.24, i24 %inter_strm_23, i24 %inter_strm_24" [top.cpp:615]   --->   Operation 149 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 51 <SV = 50> <Delay = 0.00>
ST_51 : Operation 150 [2/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.25, i24 %inter_strm_24, i24 %inter_strm_25" [top.cpp:615]   --->   Operation 150 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 52 <SV = 51> <Delay = 0.00>
ST_52 : Operation 151 [1/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.25, i24 %inter_strm_24, i24 %inter_strm_25" [top.cpp:615]   --->   Operation 151 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 53 <SV = 52> <Delay = 0.00>
ST_53 : Operation 152 [2/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.26, i24 %inter_strm_25, i24 %inter_strm_26" [top.cpp:615]   --->   Operation 152 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 54 <SV = 53> <Delay = 0.00>
ST_54 : Operation 153 [1/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.26, i24 %inter_strm_25, i24 %inter_strm_26" [top.cpp:615]   --->   Operation 153 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 55 <SV = 54> <Delay = 0.00>
ST_55 : Operation 154 [2/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.27, i24 %inter_strm_26, i24 %inter_strm_27" [top.cpp:615]   --->   Operation 154 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 56 <SV = 55> <Delay = 0.00>
ST_56 : Operation 155 [1/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.27, i24 %inter_strm_26, i24 %inter_strm_27" [top.cpp:615]   --->   Operation 155 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 57 <SV = 56> <Delay = 0.00>
ST_57 : Operation 156 [2/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.28, i24 %inter_strm_27, i24 %inter_strm_28" [top.cpp:615]   --->   Operation 156 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 58 <SV = 57> <Delay = 0.00>
ST_58 : Operation 157 [1/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.28, i24 %inter_strm_27, i24 %inter_strm_28" [top.cpp:615]   --->   Operation 157 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 59 <SV = 58> <Delay = 0.00>
ST_59 : Operation 158 [2/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.29, i24 %inter_strm_28, i24 %inter_strm_29" [top.cpp:615]   --->   Operation 158 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 60 <SV = 59> <Delay = 0.00>
ST_60 : Operation 159 [1/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage.29, i24 %inter_strm_28, i24 %inter_strm_29" [top.cpp:615]   --->   Operation 159 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 61 <SV = 60> <Delay = 0.00>
ST_61 : Operation 160 [2/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage, i24 %inter_strm_29, i24 %inter_strm_30" [top.cpp:615]   --->   Operation 160 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 62 <SV = 61> <Delay = 0.00>
ST_62 : Operation 161 [1/2] (0.00ns)   --->   "%call_ln615 = call void @stencil_stage, i24 %inter_strm_29, i24 %inter_strm_30" [top.cpp:615]   --->   Operation 161 'call' 'call_ln615' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 63 <SV = 62> <Delay = 0.00>
ST_63 : Operation 162 [2/2] (0.00ns)   --->   "%call_ln618 = call void @write_output, i24 %inter_strm_30, i32 %gmem1, i64 %A_out_c" [top.cpp:618]   --->   Operation 162 'call' 'call_ln618' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 64 <SV = 63> <Delay = 0.00>
ST_64 : Operation 163 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @A_out_c_str, i32 1, void @p_str, void @p_str, i32 33, i32 0, i64 %A_out_c, i64 %A_out_c" [top.cpp:610]   --->   Operation 163 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln610 = specinterface void @_ssdm_op_SpecInterface, i64 %A_out_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [top.cpp:610]   --->   Operation 164 'specinterface' 'specinterface_ln610' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 165 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln610 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_7" [top.cpp:610]   --->   Operation 165 'specdataflowpipeline' 'specdataflowpipeline_ln610' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 166 [1/1] (0.00ns)   --->   "%spectopmodule_ln601 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [top.cpp:601]   --->   Operation 166 'spectopmodule' 'spectopmodule_ln601' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_8, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_13, void @empty_12, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 168 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 168 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_8, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_3, void @empty_12, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 170 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 170 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_in, void @empty_14, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_10, void @empty_9, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_in, void @empty, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_out, void @empty_14, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_10, void @empty_5, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_out, void @empty, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_14, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_10, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 176 [1/1] (0.00ns)   --->   "%empty_29 = specchannel i32 @_ssdm_op_SpecChannel, void @inter_strm_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i24 %inter_strm, i24 %inter_strm"   --->   Operation 176 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 178 [1/1] (0.00ns)   --->   "%empty_30 = specchannel i32 @_ssdm_op_SpecChannel, void @inter_strm_OC_1_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i24 %inter_strm_1, i24 %inter_strm_1"   --->   Operation 178 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_1, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 180 [1/1] (0.00ns)   --->   "%empty_31 = specchannel i32 @_ssdm_op_SpecChannel, void @inter_strm_OC_2_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i24 %inter_strm_2, i24 %inter_strm_2"   --->   Operation 180 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_2, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 182 [1/1] (0.00ns)   --->   "%empty_32 = specchannel i32 @_ssdm_op_SpecChannel, void @inter_strm_OC_3_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i24 %inter_strm_3, i24 %inter_strm_3"   --->   Operation 182 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_3, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 184 [1/1] (0.00ns)   --->   "%empty_33 = specchannel i32 @_ssdm_op_SpecChannel, void @inter_strm_OC_4_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i24 %inter_strm_4, i24 %inter_strm_4"   --->   Operation 184 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_4, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 186 [1/1] (0.00ns)   --->   "%empty_34 = specchannel i32 @_ssdm_op_SpecChannel, void @inter_strm_OC_5_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i24 %inter_strm_5, i24 %inter_strm_5"   --->   Operation 186 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_5, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 188 [1/1] (0.00ns)   --->   "%empty_35 = specchannel i32 @_ssdm_op_SpecChannel, void @inter_strm_OC_6_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i24 %inter_strm_6, i24 %inter_strm_6"   --->   Operation 188 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_6, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 190 [1/1] (0.00ns)   --->   "%empty_36 = specchannel i32 @_ssdm_op_SpecChannel, void @inter_strm_OC_7_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i24 %inter_strm_7, i24 %inter_strm_7"   --->   Operation 190 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_7, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 192 [1/1] (0.00ns)   --->   "%empty_37 = specchannel i32 @_ssdm_op_SpecChannel, void @inter_strm_OC_8_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i24 %inter_strm_8, i24 %inter_strm_8"   --->   Operation 192 'specchannel' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_8, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 194 [1/1] (0.00ns)   --->   "%empty_38 = specchannel i32 @_ssdm_op_SpecChannel, void @inter_strm_OC_9_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i24 %inter_strm_9, i24 %inter_strm_9"   --->   Operation 194 'specchannel' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_9, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 196 [1/1] (0.00ns)   --->   "%empty_39 = specchannel i32 @_ssdm_op_SpecChannel, void @inter_strm_OC_10_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i24 %inter_strm_10, i24 %inter_strm_10"   --->   Operation 196 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_10, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 198 [1/1] (0.00ns)   --->   "%empty_40 = specchannel i32 @_ssdm_op_SpecChannel, void @inter_strm_OC_11_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i24 %inter_strm_11, i24 %inter_strm_11"   --->   Operation 198 'specchannel' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 199 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_11, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 199 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 200 [1/1] (0.00ns)   --->   "%empty_41 = specchannel i32 @_ssdm_op_SpecChannel, void @inter_strm_OC_12_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i24 %inter_strm_12, i24 %inter_strm_12"   --->   Operation 200 'specchannel' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_12, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 202 [1/1] (0.00ns)   --->   "%empty_42 = specchannel i32 @_ssdm_op_SpecChannel, void @inter_strm_OC_13_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i24 %inter_strm_13, i24 %inter_strm_13"   --->   Operation 202 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_13, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 204 [1/1] (0.00ns)   --->   "%empty_43 = specchannel i32 @_ssdm_op_SpecChannel, void @inter_strm_OC_14_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i24 %inter_strm_14, i24 %inter_strm_14"   --->   Operation 204 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_14, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 206 [1/1] (0.00ns)   --->   "%empty_44 = specchannel i32 @_ssdm_op_SpecChannel, void @inter_strm_OC_15_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i24 %inter_strm_15, i24 %inter_strm_15"   --->   Operation 206 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_15, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 208 [1/1] (0.00ns)   --->   "%empty_45 = specchannel i32 @_ssdm_op_SpecChannel, void @inter_strm_OC_16_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i24 %inter_strm_16, i24 %inter_strm_16"   --->   Operation 208 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_16, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 210 [1/1] (0.00ns)   --->   "%empty_46 = specchannel i32 @_ssdm_op_SpecChannel, void @inter_strm_OC_17_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i24 %inter_strm_17, i24 %inter_strm_17"   --->   Operation 210 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_17, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 212 [1/1] (0.00ns)   --->   "%empty_47 = specchannel i32 @_ssdm_op_SpecChannel, void @inter_strm_OC_18_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i24 %inter_strm_18, i24 %inter_strm_18"   --->   Operation 212 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_18, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 214 [1/1] (0.00ns)   --->   "%empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @inter_strm_OC_19_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i24 %inter_strm_19, i24 %inter_strm_19"   --->   Operation 214 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_19, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 216 [1/1] (0.00ns)   --->   "%empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @inter_strm_OC_20_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i24 %inter_strm_20, i24 %inter_strm_20"   --->   Operation 216 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 217 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_20, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 217 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 218 [1/1] (0.00ns)   --->   "%empty_50 = specchannel i32 @_ssdm_op_SpecChannel, void @inter_strm_OC_21_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i24 %inter_strm_21, i24 %inter_strm_21"   --->   Operation 218 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 219 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_21, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 219 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 220 [1/1] (0.00ns)   --->   "%empty_51 = specchannel i32 @_ssdm_op_SpecChannel, void @inter_strm_OC_22_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i24 %inter_strm_22, i24 %inter_strm_22"   --->   Operation 220 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 221 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_22, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 221 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 222 [1/1] (0.00ns)   --->   "%empty_52 = specchannel i32 @_ssdm_op_SpecChannel, void @inter_strm_OC_23_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i24 %inter_strm_23, i24 %inter_strm_23"   --->   Operation 222 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 223 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_23, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 223 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 224 [1/1] (0.00ns)   --->   "%empty_53 = specchannel i32 @_ssdm_op_SpecChannel, void @inter_strm_OC_24_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i24 %inter_strm_24, i24 %inter_strm_24"   --->   Operation 224 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 225 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_24, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 225 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 226 [1/1] (0.00ns)   --->   "%empty_54 = specchannel i32 @_ssdm_op_SpecChannel, void @inter_strm_OC_25_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i24 %inter_strm_25, i24 %inter_strm_25"   --->   Operation 226 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 227 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_25, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 227 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 228 [1/1] (0.00ns)   --->   "%empty_55 = specchannel i32 @_ssdm_op_SpecChannel, void @inter_strm_OC_26_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i24 %inter_strm_26, i24 %inter_strm_26"   --->   Operation 228 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 229 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_26, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 229 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 230 [1/1] (0.00ns)   --->   "%empty_56 = specchannel i32 @_ssdm_op_SpecChannel, void @inter_strm_OC_27_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i24 %inter_strm_27, i24 %inter_strm_27"   --->   Operation 230 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 231 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_27, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 231 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 232 [1/1] (0.00ns)   --->   "%empty_57 = specchannel i32 @_ssdm_op_SpecChannel, void @inter_strm_OC_28_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i24 %inter_strm_28, i24 %inter_strm_28"   --->   Operation 232 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 233 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_28, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 233 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 234 [1/1] (0.00ns)   --->   "%empty_58 = specchannel i32 @_ssdm_op_SpecChannel, void @inter_strm_OC_29_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i24 %inter_strm_29, i24 %inter_strm_29"   --->   Operation 234 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 235 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_29, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 235 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 236 [1/1] (0.00ns)   --->   "%empty_59 = specchannel i32 @_ssdm_op_SpecChannel, void @inter_strm_OC_30_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i24 %inter_strm_30, i24 %inter_strm_30"   --->   Operation 236 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 237 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_30, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 237 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 238 [1/2] (0.00ns)   --->   "%call_ln618 = call void @write_output, i24 %inter_strm_30, i32 %gmem1, i64 %A_out_c" [top.cpp:618]   --->   Operation 238 'call' 'call_ln618' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_64 : Operation 239 [1/1] (0.00ns)   --->   "%ret_ln619 = ret" [top.cpp:619]   --->   Operation 239 'ret' 'ret_ln619' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.849ns
The critical path consists of the following:
	s_axi read operation ('A_out_read', top.cpp:610) on port 'A_out' (top.cpp:610) [5]  (1.000 ns)
	'call' operation 0 bit ('call_ln610', top.cpp:610) to 'entry_proc' [114]  (1.849 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 0.000ns
The critical path consists of the following:

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 0.000ns
The critical path consists of the following:

 <State 26>: 0.000ns
The critical path consists of the following:

 <State 27>: 0.000ns
The critical path consists of the following:

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 0.000ns
The critical path consists of the following:

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 0.000ns
The critical path consists of the following:

 <State 32>: 0.000ns
The critical path consists of the following:

 <State 33>: 0.000ns
The critical path consists of the following:

 <State 34>: 0.000ns
The critical path consists of the following:

 <State 35>: 0.000ns
The critical path consists of the following:

 <State 36>: 0.000ns
The critical path consists of the following:

 <State 37>: 0.000ns
The critical path consists of the following:

 <State 38>: 0.000ns
The critical path consists of the following:

 <State 39>: 0.000ns
The critical path consists of the following:

 <State 40>: 0.000ns
The critical path consists of the following:

 <State 41>: 0.000ns
The critical path consists of the following:

 <State 42>: 0.000ns
The critical path consists of the following:

 <State 43>: 0.000ns
The critical path consists of the following:

 <State 44>: 0.000ns
The critical path consists of the following:

 <State 45>: 0.000ns
The critical path consists of the following:

 <State 46>: 0.000ns
The critical path consists of the following:

 <State 47>: 0.000ns
The critical path consists of the following:

 <State 48>: 0.000ns
The critical path consists of the following:

 <State 49>: 0.000ns
The critical path consists of the following:

 <State 50>: 0.000ns
The critical path consists of the following:

 <State 51>: 0.000ns
The critical path consists of the following:

 <State 52>: 0.000ns
The critical path consists of the following:

 <State 53>: 0.000ns
The critical path consists of the following:

 <State 54>: 0.000ns
The critical path consists of the following:

 <State 55>: 0.000ns
The critical path consists of the following:

 <State 56>: 0.000ns
The critical path consists of the following:

 <State 57>: 0.000ns
The critical path consists of the following:

 <State 58>: 0.000ns
The critical path consists of the following:

 <State 59>: 0.000ns
The critical path consists of the following:

 <State 60>: 0.000ns
The critical path consists of the following:

 <State 61>: 0.000ns
The critical path consists of the following:

 <State 62>: 0.000ns
The critical path consists of the following:

 <State 63>: 0.000ns
The critical path consists of the following:

 <State 64>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
