<article title='Processor_design'><paragraph><template><target>Expert-subject</target><arg>Electronics</arg><arg name="date">March 2012</arg></template><bold>Processor design</bold><space/>is the<space/><link><target>design engineer</target><trail>ing</trail></link><space/>task of creating a<space/><link><target>microprocessor</target></link>, a component of<space/><link><target>computer hardware</target></link>. It is a subfield of<space/><link><target>electronics engineering</target></link><space/>and<space/><link><target>computer engineering</target></link>. The design process involves choosing an<space/><link><target>instruction set</target></link><space/>and a certain execution paradigm (e.g.<space/><link><target>Very long instruction word</target><part>VLIW</part></link><space/>or<space/><link><target>Reduced instruction set computing</target><part>RISC</part></link>) and results in a<space/><link><target>microarchitecture</target></link><space/>described in e.g.<space/><link><target>VHDL</target></link><space/>or<space/><link><target>Verilog</target></link>. This description is then manufactured employing some of the various<space/><link><target>semiconductor device fabrication</target></link><space/>processes. This results in a<space/><link><target>Die (integrated circuit)</target><part>die</part></link><space/>which is bonded onto some<space/><link><target>chip carrier</target></link>. This chip carrier is then soldered onto some<space/><link><target>printed circuit board</target></link><space/>(PCB).</paragraph><paragraph>The mode of operation of any microprocessor is the execution of lists of instructions. Instructions typically include those to compute or manipulate data values using<space/><link><target>Processor register</target><part>registers</part></link>, change or retrieve values in read/write memory, perform relational tests between data values and to control program flow.</paragraph><heading level='2'>Details</heading><paragraph><template><target>Prose</target><arg>section</arg><arg name="date">May 2011</arg></template>CPU design focuses on six main areas:</paragraph><list type='numbered'><listitem><link><target>datapath</target><trail>s</trail></link><space/>(such as<space/><link><target>Arithmetic logic unit</target><part>ALU</part><trail>s</trail></link><space/>and<space/><link><target>Pipeline (computing)</target><part>pipelines</part></link>)</listitem><listitem><link><target>control unit</target></link>: logic which controls the datapaths</listitem><listitem>Memory components such as register files, caches</listitem><listitem>Clock circuitry such as clock drivers,<space/><link><target>Phase-locked loop</target><part>PLLs</part></link>,<space/><link><target>clock distribution network</target><trail>s</trail></link></listitem><listitem>Pad transceiver circuitry</listitem><listitem>Logic gate cell<space/><link><target>Library (electronics)</target><part>library</part></link><space/>which is used to implement the logic</listitem></list><paragraph>CPUs designed for high-performance markets might require custom designs for each of these items to achieve frequency,<space/><link><target>power consumption</target><part>power-dissipation</part></link>, and chip-area goals whereas CPUs designed for lower performance markets might lessen the implementation burden by acquiring some of these items by purchasing them as<space/><link><target>intellectual property</target></link>. Control logic implementation techniques (<link><target>logic synthesis</target></link><space/>using CAD tools) can be used to implement datapaths, register files, and clocks. Common logic styles used in CPU design include unstructured random logic,<space/><link><target>finite-state machine</target><trail>s</trail></link>,<space/><link><target>microprogramming</target></link><space/>(common from 1965 to 1985), and<space/><link><target>Programmable logic array</target><trail>s</trail></link><space/>(common in the 1980s, no longer common).</paragraph><paragraph>Device types used to implement the logic include:</paragraph><list type='bullet'><listitem><link><target>Transistor-transistor logic</target></link><space/><link><target>Small Scale Integration</target></link><space/>logic chips - no longer used for CPUs</listitem><listitem><link><target>Programmable Array Logic</target></link><space/>and<space/><link><target>Programmable logic device</target><trail>s</trail></link><space/>- no longer used for CPUs</listitem><listitem><link><target>Emitter-coupled logic</target></link><space/>(ECL)<space/><link><target>gate array</target><trail>s</trail></link><space/>- no longer common</listitem><listitem><link><target>CMOS</target></link><space/><link><target>gate array</target><trail>s</trail></link><space/>- no longer used for CPUs</listitem><listitem><link><target>CMOS</target></link><space/><link><target>Integrated circuit</target><part>mass-produced IC</part><trail>s</trail></link><space/>- the vast majority of CPUs by volume</listitem><listitem><link><target>CMOS</target></link><space/><link><target>Application-specific integrated circuit</target><part>ASIC</part><trail>s</trail></link><space/>- only for a minority of special applications due to expense</listitem><listitem><link><target>Field-programmable gate array</target><trail>s</trail></link><space/>(FPGA) - common for<space/><link><target>soft microprocessor</target><trail>s</trail></link>, and more or less required for<space/><link><target>reconfigurable computing</target></link></listitem></list><paragraph>A CPU design project generally has these major tasks:</paragraph><list type='bullet'><listitem>Programmer-visible<space/><link><target>instruction set architecture</target></link>, which can be implemented by a variety of<space/><link><target>microarchitecture</target><trail>s</trail></link></listitem><listitem>Architectural study and performance modeling in<space/><link><target>ANSI C</target></link>/<link><target>C++</target></link><space/>or<space/><link><target>SystemC</target></link><template><target>clarify</target><arg name="date">January 2013</arg></template></listitem><listitem><link><target>High-level synthesis</target></link><space/>(HLS) or<space/><link><target>register transfer level</target></link><space/>(RTL, e.g. logic) implementation</listitem><listitem>RTL verification</listitem><listitem><link><target>Circuit design</target></link><space/>of speed critical components (caches, registers, ALUs)</listitem><listitem><link><target>Logic synthesis</target></link><space/>or logic-gate-level design</listitem><listitem><link><target>Static timing analysis</target><part>Timing analysis</part></link><space/>to confirm that all logic and circuits will run at the specified operating frequency</listitem><listitem>Physical design including<space/><link><target>Floorplan (microelectronics)#Floorplanning</target><part>floorplanning</part></link>,<space/><link><target>place and route</target></link><space/>of logic gates</listitem><listitem>Checking that RTL, gate-level, transistor-level and physical-level representations are equivalent</listitem><listitem>Checks for<space/><link><target>signal integrity</target></link>,<space/><link><target>design rule checking</target><part>chip manufacturability</part></link></listitem></list><paragraph>Re-designing a CPU core to a smaller die-area helps to shrink everything (a &quot;<link><target>photomask</target></link><space/>shrink&quot;), resulting in the same number of transistors on a smaller die. It improves performance (smaller transistors switch faster), reduces power (smaller wires have less<space/><link><target>parasitic capacitance</target></link>) and reduces cost (more CPUs fit on the same wafer of silicon). Releasing a CPU on the same size die, but with a smaller CPU core, keeps the cost about the same but allows higher levels of integration within one<space/><link><target>very-large-scale integration</target></link><space/>chip (additional cache, multiple CPUs, or other components), improving performance and reducing overall system cost.</paragraph><paragraph>As with most complex electronic designs, the<space/><link><target>functional verification</target><part>logic verification</part></link><space/>effort (proving that the design doesnot have bugs) now dominates the project schedule of a CPU.</paragraph><paragraph>Key CPU architectural innovations include<space/><link><target>index register</target></link>,<space/><link><target>CPU cache</target><part>cache</part></link>,<space/><link><target>virtual memory</target></link>,<space/><link><target>instruction pipelining</target></link>,<space/><link><target>superscalar</target></link>,<space/><link><target>Complex instruction set computer</target><part>CISC</part></link>,<space/><link><target>Reduced instruction set computer</target><part>RISC</part></link>,<space/><link><target>virtual machine</target></link>,<space/><link><target>emulator</target><trail>s</trail></link>,<space/><link><target>microprogram</target></link>, and<space/><link><target>Stack (data structure)</target><part>stack</part></link>.</paragraph><heading level='3'>Micro-architectural concepts</heading><paragraph><template><target>Main</target><arg>Microarchitecture</arg></template></paragraph><heading level='3'>Research topics</heading><preblock><preline><template><target>Main</target><arg>History of general-purpose CPUs#1990 to today: looking forward</arg></template></preline></preblock><paragraph>A variety of<space/><link><target>History of general-purpose CPUs#1990 to today: looking forward</target><part>new CPU design ideas</part></link><space/>have been proposed,including<space/><link><target>reconfigurable logic</target></link>,<space/><link><target>clockless CPU</target><trail>s</trail></link>,<space/><link><target>computational RAM</target></link>, and<space/><link><target>optical computing</target></link>.</paragraph><heading level='3'>Performance analysis and benchmarking</heading><paragraph><template><target>Main</target><arg><space/>Computer performance</arg></template><link><target>benchmark (computing)</target><part>Benchmarking</part></link><space/>is a way of testing CPU speed. Examples include SPECint and<space/><link><target>SPECfp</target></link>, developed by<space/><link><target>Standard Performance Evaluation Corporation</target></link>, and<space/><link><target>ConsumerMark</target></link><space/>developed by the Embedded Microprocessor Benchmark Consortium<space/><link><target>EEMBC</target></link>.</paragraph><paragraph>Measurements include:</paragraph><list type='bullet'><listitem><link><target>Instructions per second</target></link><space/>- Most consumers pick a computer architecture (normally<space/><link><target>Intel</target></link><space/><link><target>IA32</target></link><space/>architecture) to be able to run a large base of pre-existing pre-compiled software. Being relatively uninformed on computer benchmarks, some of them pick a particular CPU based on operating frequency (see<space/><link><target>Megahertz Myth</target></link>).</listitem><listitem><link><target>FLOPS</target></link><space/>- The number of floating point operations per second is often important in selecting computers for scientific computations.</listitem><listitem><link><target>Performance per watt</target></link><space/>- System designers building<space/><link><target>parallel computing</target><part>parallel computers</part></link>, such as<space/><link><target>Google search technology#Current hardware</target><part>Google</part></link>, pick CPUs based on their speed per watt of power, because the cost of powering the CPU outweighs the cost of the CPU itself.<extension extension_name='ref'><link type='external' href='http://www.eembc.org/benchmark/consumer.asp?HTYPE=SIM'></link><link type='external' href='http://archive.is/20120716063544/http://news.com.com/Power+could+cost+more+than+servers,+Google+warns/2100-1010_3-5988090.html'></link></extension></listitem><listitem>Some system designers building parallel computers pick CPUs based on the speed per dollar.</listitem><listitem>System designers building<space/><link><target>real-time computing</target></link><space/>systems want to guarantee worst-case response. That is easier to do when the CPU has low<space/><link><target>interrupt latency</target></link><space/>and when it has deterministic response. (<link><target>Digital signal processor</target><part>DSP</part></link>)</listitem><listitem>Computer programmers who program directly in assembly language want a CPU to support a full featured<space/><link><target>instruction set</target></link>.</listitem><listitem>Low power - For systems with limited power sources (e.g. solar, batteries, human power).</listitem><listitem>Small size or low weight - for portable embedded systems, systems for spacecraft.</listitem><listitem>Environmental impact - Minimizing environmental impact of computers during manufacturing and recycling as well during use. Reducing waste, reducing hazardous materials. (see<space/><link><target>Green computing</target></link>).<space/></listitem></list><paragraph>Some of these measures conflict. In particular, many design techniques that make a CPU run faster make the &quot;performance per watt&quot;, &quot;performance per dollar&quot;, and &quot;deterministic response&quot; much worse, and vice versa.</paragraph><heading level='2'>Markets</heading><paragraph>There are several different markets in which CPUs are used. Since each of these markets differ in their requirements for CPUs, the devices designed for one market are in most cases inappropriate for the other markets.</paragraph><heading level='3'>General purpose computing</heading><paragraph>The vast majority of revenues generated from CPU sales is for general purpose computing<template><target>Citation needed</target><arg name="date">May 2010</arg></template>, that is, desktop, laptop, and server computers commonly used in businesses and homes. In this market, the Intel<space/><link><target>IA-32</target></link><space/>architecture dominates, with its rivals<space/><link><target>PowerPC</target></link><space/>and<space/><link><target>SPARC</target></link><space/>maintaining much smaller customer bases. Yearly, hundreds of millions of IA-32 architecture CPUs are used by this market. A growing percentage of these processors are for mobile implementations such as netbooks and laptops.<extension extension_name='ref'>Kerr, Justin.<space/><link type='external' href='http://www.maximumpc.com/article/news/amd_loses_market_share_mobile_cpu_sales_outsell_desktop_first_time'>&quot;AMD Loses Market Share as Mobile CPU Sales Outsell Desktop for the First Time.&quot;</link><space/>Maximum PC. Published 2010-10-26.</extension></paragraph><paragraph>Since these devices are used to run countless different types of programs, these CPU designs are not specifically targeted at one type of application or one function. The demands of being able to run a wide range of programs efficiently has made these CPU designs among the more advanced technically, along with some disadvantages of being relatively costly, and having high power consumption.</paragraph><heading level='4'>High-end processor economics</heading><paragraph>In 1984, most high-performance CPUs required four to five years to develop.<extension extension_name='ref'>&quot;New system manages hundreds of transactions per second&quot; articleby Robert Horst and Sandra Metz, of Tandem Computers Inc.,&quot;Electronics&quot; magazine, 1984 April 19:&quot;While most high-performance CPUs require four to five years to develop,The<space/><link><target>NonStop</target></link><space/>TXP processor took just 2+1/2 years --six months to develop a complete written specification,one year to construct a working prototype,and another year to reach volume production.&quot;</extension></paragraph><heading level='3'>Scientific computing</heading><paragraph><template><target>Main</target><arg>Supercomputer</arg></template>Scientific computing is a much smaller niche market (in revenue and units shipped). It is used in government research labs and universities. Before 1990, CPU design was often done for this market, but mass market CPUs organized into large clusters have proven to be more affordable. The main remaining area of active hardware design and research for scientific computing is for high-speed data transmission systems to connect mass market CPUs.</paragraph><heading level='3'>Embedded design</heading><paragraph>As measured by units shipped, most CPUs are embedded in other machinery, such as telephones, clocks, appliances, vehicles, and infrastructure. Embedded processors sell in the volume of many billions of units per year, however, mostly at much lower price points than that of the general purpose processors.</paragraph><paragraph>These single-function devices differ from the more familiar general-purpose CPUs in several ways:</paragraph><list type='bullet'><listitem>Low cost is of high importance.</listitem><listitem>It is important to maintain a low power dissipation as embedded devices often have a limited battery life and it is often impractical to include cooling fans.</listitem><listitem>To give lower system cost, peripherals are integrated with the processor on the same silicon chip.</listitem><listitem>Keeping peripherals on-chip also reduces power consumption as external GPIO ports typically require buffering so that they can source or sink the relatively high current loads that are required to maintain a strong signal outside of the chip.<list type='bullet'><listitem>Many embedded applications have a limited amount of physical space for circuitry; keeping peripherals on-chip will reduce the space required for the circuit board.</listitem><listitem>The program and data memories are often integrated on the same chip. When the only allowed program memory is<space/><link><target>Read-only memory</target><part>ROM</part></link>, the device is known as a<space/><link><target>microcontroller</target></link>.</listitem></list></listitem><listitem>For many embedded applications, interrupt latency will be more critical than in some general-purpose processors.</listitem></list><heading level='4'>Embedded processor economics</heading><paragraph>The embedded CPU family with the largest number of total units shipped is the<space/><link><target>8051</target></link>, averaging nearly a billion units per year.<extension extension_name='ref'>http://people.wallawalla.edu/~curt.nelson/engr355/lecture/8051_overview.pdf</extension><space/>The 8051 is widely used because it is very inexpensive. The design time is now roughly zero, because it is widely available as commercial intellectual property. It is now often embedded as a small part of a larger system on a chip. The silicon cost of an 8051 is now as low as US$0.001, because some implementations use as few as 2,200 logic gates and take 0.0127 square millimeters of silicon.<extension extension_name='ref'><link type='external' href='http://www.keil.com/dd/docs/datashts/evatronix/t8051_ds.pdf'>Square millimeters per 8051, 0.013 in 45nm line-widths; see</link></extension><extension extension_name='ref'>To figure dollars per square millimeter, see<space/><link type='external' href='http://www.overclockers.com/forums/showthread.php?t=550542'></link>, and note that an SOC component has no pin or packaging costs.</extension></paragraph><paragraph>As of 2009, more CPUs are produced using the<space/><link><target>ARM architecture</target></link><space/>instruction set than any other 32-bit instruction set.<extension extension_name='ref'><link type='external' href='http://www.extremetech.com/extreme/52180-arm-cores-climb-into-3g-territory'>&quot;ARM Cores Climb Into 3G Territory&quot;</link><space/>by Mark Hachman, 2002.</extension><extension extension_name='ref'><link type='external' href='http://www.embedded.com/electronics-blogs/significant-bits/4024488/The-Two-Percent-Solution'>&quot;The Two Percent Solution&quot;</link><space/>by Jim Turley 2002.</extension>The ARM architecture and the first ARM chip were designed in about one and a half years and 5 human years of work time.<extension extension_name='ref'><link type='external' href='http://web.archive.org/web/20090606152116/http://atterer.net/acorn/arm.html'>&quot;ARM's way&quot;</link><space/>1998</extension></paragraph><paragraph>The 32-bit<space/><link><target>Parallax Propeller</target></link><space/>microcontroller architecture and the first chip were designed by two people in about 10 human years of work time.<extension extension_name='ref'><link type='external' href='http://www.parallax.com/Portals/0/Downloads/docs/article/WhythePropellerWorks.pdf'>&quot;Why the Propeller Works&quot;</link><space/>by<space/><link><target>Chip Gracey</target></link></extension></paragraph><paragraph>The 8-bit<space/><link><target>Atmel AVR</target><part>AVR architecture</part></link><space/>and first AVR microcontroller was conceived and designed by two students at the Norwegian Institute of Technology.</paragraph><paragraph>The 8-bit 6502 architecture and the first<space/><link><target>MOS Technology 6502</target></link><space/>chip were designed in 13 months by a group of about 9 people.<extension extension_name='ref'><link type='external' href='http://silicongenesis.stanford.edu/transcripts/mensch.htm'>&quot;Interview with William Mensch&quot;</link></extension></paragraph><heading level='4'>Research and educational CPU design</heading><paragraph>The 32 bit<space/><link><target>Berkeley RISC</target></link><space/>I and RISC II architecture and the first chips were mostly designed by a series of students as part of a four quarter sequence of graduate courses.<extension extension_name='ref'><link type='external' href='http://www.eecs.berkeley.edu/Pubs/TechRpts/1982/CSD-82-106.pdf'>'Design and Implementation of RISC I'</link><space/>- original journal article by<space/><link><target>Carlo Sequin</target><part>C.E. Sequin</part></link><space/>and<space/><link><target>David A. Patterson (scientist)</target><part>D.A.Patterson</part></link></extension>This design became the basis of the commercial<space/><link><target>SPARC</target></link><space/>processor design.</paragraph><paragraph>For about a decade, every student taking the 6.004 class at MIT was part of a teameach team had one semester to design and build a simple 8 bit CPU out of<space/><link><target>7400 series</target></link><space/><link><target>integrated circuit</target><trail>s</trail></link>.One team of 4 students designed and built a simple 32 bit CPU during that semester.<extension extension_name='ref'><link type='external' href='http://sub-zero.mit.edu/fbyte/hacks/vhs/'>&quot;the VHS&quot;</link></extension></paragraph><paragraph>Some undergraduate courses require a team of 2 to 5 students to design, implement, and test a simple CPU in a FPGA in a single 15 week semester.<extension extension_name='ref'><link type='external' href='http://www.fpgacpu.org/teaching.html'>&quot;Teaching Computer Design with FPGAs&quot;</link><space/>by Jan Gray</extension></paragraph><paragraph>The MultiTitan CPU was designed with 2.5 man years of effort, which was considered &quot;relatively little design effort&quot; at the time.<extension extension_name='ref'>Norman P. Jouppi and Jeffrey Y. F. Tang.<link type='external' href='http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.85.988&amp;amp;rep=rep1&amp;amp;type=pdf'>&quot;A 20-MIPS Sustained 32-bit CMOS Microprocessor with High Ratio of Sustained to Peak Performance&quot;</link>.1989.<template><target>doi</target><arg>10.1.1.85.988</arg></template>.p. &quot;i&quot;.</extension>24 people contributed to the 3.5 year MultiTitan research project, which included designing and building a prototype CPU.<extension extension_name='ref'><link type='external' href='ftp://ftp.hpl.hp.com/pub/DEC/WRL/research-reports/WRL-TR-87.8.pdf'>&quot;MultiTitan: Four Architecture Papers&quot;</link>.1988.p. 4-5.</extension></paragraph><heading level='4'>Soft microprocessor cores</heading><paragraph><template><target>Main</target><arg>Soft microprocessor</arg></template>For embedded systems, the highest performance levels are often not needed or desired due to the power consumption requirements. This allows for the use of processors which can be totally implemented by<space/><link><target>logic synthesis</target></link><space/>techniques. These synthesized processors can be implemented in a much shorter amount of time, giving quicker time-to-market.</paragraph><heading level='2'>See also</heading><paragraph><template><target>Portal</target><arg>Computer science</arg></template><template><target>Wikibooks</target><arg>Microprocessor Design</arg></template></paragraph><list type='bullet'><listitem><link><target>Central processing unit</target></link></listitem><listitem><link><target>Comparison of instruction set architectures</target></link></listitem><listitem><link><target>History of general-purpose CPUs</target></link></listitem><listitem><link><target>Microprocessor</target></link></listitem><listitem><link><target>Microarchitecture</target></link></listitem><listitem><link><target>Moore's law</target></link></listitem><listitem><link><target>Amdahl's law</target></link></listitem><listitem><link><target>System-on-a-chip</target></link></listitem><listitem><link><target>Reduced instruction set computer</target></link></listitem><listitem><link><target>Complex instruction set computer</target></link></listitem><listitem><link><target>Minimal instruction set computer</target></link></listitem><listitem><link><target>Electronic design automation</target></link></listitem><listitem><link><target>High-level synthesis</target></link></listitem></list><heading level='2'>References</heading><paragraph><template><target>More footnotes</target><arg name="date">March 2009</arg></template><template><target>Reflist</target><arg>2</arg></template></paragraph><list type='bullet'><listitem><template><target>cite book</target><arg name="first">Enoch</arg><arg name="last">Hwang</arg><arg name="year">2006</arg><arg name="title">Digital Logic and Microprocessor Design with VHDL</arg><arg name="publisher">Thomson</arg><arg name="isbn">0-534-46593-5</arg><arg name="url">http://faculty.lasierra.edu/~ehwang/digitaldesign</arg><arg name="authorlink">Enoch Hwang</arg></template></listitem><listitem><link type='external' href='http://www.gamezero.com/team-0/articles/math_magic/micro/index.html'>Processor Design: An Introduction</link></listitem></list><paragraph><template><target>CPU technologies</target></template></paragraph><paragraph><template><target>DEFAULTSORT:Cpu Design</target></template><link><target>Category:Central processing unit</target></link><link><target>Category:Computer engineering</target></link></paragraph></article>