<stg><name>v_mix_422_to_444<false>.3</name>


<trans_list>

<trans id="31" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="33" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="layerEnableFlag_2" val="1"/>
<literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %layerEnableFlag, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1 %width_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %width

]]></Node>
<StgValue><ssdm name="width_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:2 %height_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %height

]]></Node>
<StgValue><ssdm name="height_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:3 %layerEnableFlag_2 = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %layerEnableFlag

]]></Node>
<StgValue><ssdm name="layerEnableFlag_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %HwReg_layerEnableFlag_0_val_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry:5 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %HwReg_layerEnableFlag_0_val_c, i1 %layerEnableFlag_2

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0">
<![CDATA[
entry:6 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i12 %height, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0">
<![CDATA[
entry:7 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i12 %width, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer0Yuv, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer0Yuv422, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:10 %br_ln101 = br i1 %layerEnableFlag_2, void %if.end, void %VITIS_LOOP_105_2.preheader

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layerEnableFlag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="32">
<![CDATA[
VITIS_LOOP_105_2.preheader:0 %y_07 = alloca i32 1

]]></Node>
<StgValue><ssdm name="y_07"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layerEnableFlag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_105_2.preheader:1 %store_ln95 = store i12 0, i12 %y_07

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layerEnableFlag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_105_2.preheader:2 %br_ln103 = br void %VITIS_LOOP_105_2

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layerEnableFlag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_105_2:0 %y = load i12 %y_07

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layerEnableFlag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_105_2:1 %icmp_ln103 = icmp_eq  i12 %y, i12 %height_read

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layerEnableFlag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_105_2:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 2160, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layerEnableFlag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_105_2:3 %y_19 = add i12 %y, i12 1

]]></Node>
<StgValue><ssdm name="y_19"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layerEnableFlag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_105_2:4 %br_ln103 = br i1 %icmp_ln103, void %VITIS_LOOP_105_2.split, void %if.end.loopexit

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layerEnableFlag_2" val="1"/>
<literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_105_2.split:1 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layerEnableFlag_2" val="1"/>
<literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="24" op_3_bw="24" op_4_bw="0">
<![CDATA[
VITIS_LOOP_105_2.split:2 %call_ln0 = call void @v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2, i12 %width_read, i24 %srcLayer0Yuv422, i24 %srcLayer0Yuv

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layerEnableFlag_2" val="1"/>
<literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_105_2.split:3 %store_ln95 = store i12 %y_19, i12 %y_07

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layerEnableFlag_2" val="1"/>
<literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
if.end.loopexit:0 %br_ln0 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp><and_exp><literal name="layerEnableFlag_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
if.end:0 %ret_ln114 = ret

]]></Node>
<StgValue><ssdm name="ret_ln114"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_105_2.split:0 %specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln103"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="24" op_3_bw="24" op_4_bw="0">
<![CDATA[
VITIS_LOOP_105_2.split:2 %call_ln0 = call void @v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2, i12 %width_read, i24 %srcLayer0Yuv422, i24 %srcLayer0Yuv

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_105_2.split:4 %br_ln103 = br void %VITIS_LOOP_105_2

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
