<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3714' type='1'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3714'>// Constraint represents any of register(s) in class.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='8206' u='r' c='_ZN4llvm19SelectionDAGBuilder14visitInlineAsmENS_17ImmutableCallSiteE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='8337' u='r' c='_ZN4llvm19SelectionDAGBuilder14visitInlineAsmENS_17ImmutableCallSiteE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='8440' c='_ZN4llvm19SelectionDAGBuilder14visitInlineAsmENS_17ImmutableCallSiteE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='3527' u='r' c='_ZNK4llvm14TargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='3912' c='_ZL23getConstraintGeneralityN4llvm14TargetLowering14ConstraintTypeE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='5664' u='r' c='_ZNK4llvm21AArch64TargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9973' u='r' c='_ZNK4llvm16SITargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='13952' u='r' c='_ZNK4llvm17ARMTargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='13953' u='r' c='_ZNK4llvm17ARMTargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='13954' u='r' c='_ZNK4llvm17ARMTargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='13955' u='r' c='_ZNK4llvm17ARMTargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='13956' u='r' c='_ZNK4llvm17ARMTargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2857' u='r' c='_ZNK4llvm21HexagonTargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2860' u='r' c='_ZNK4llvm21HexagonTargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp' l='367' u='r' c='_ZNK4llvm20MSP430TargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4946' u='r' c='_ZNK4llvm18MipsTargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='4268' u='r' c='_ZNK4llvm19NVPTXTargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='13880' u='r' c='_ZNK4llvm17PPCTargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='13891' u='r' c='_ZNK4llvm17PPCTargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='13895' u='r' c='_ZNK4llvm17PPCTargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='3184' u='r' c='_ZNK4llvm19SparcTargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='927' u='r' c='_ZNK4llvm21SystemZTargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='43943' u='r' c='_ZNK4llvm17X86TargetLowering17getConstraintTypeENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='43983' u='r' c='_ZNK4llvm17X86TargetLowering17getConstraintTypeENS_9StringRefE'/>
