viscoelastic material properties will be measured by DMA.  Then 
shadow moir&amp；eacute； will be used to measure the amount 
of warpage of an IC product after filling stage and post mold cure 
process. In addition, the results of warpage analysis at post mold 
cure process will be used as the initial conditions for reliability 
analysis.  In the third year, we will combine the first year and 
second year results and use the commercially available software-
ANSYS to analyze the stress-strain distribution of thermal cycling. 
Global-local concept in finite element analysis will be used in the 
structure analysis.  Then micro moir&amp；eacute； will be used 
to measure the stress-strain distribution in thermal cycling. Finally, 
we will compare the reliability analysis results of stacking die 
packages with experiment data.  With this approach, we will be able 
to improve the yield of stacking die packages. 
 
  
目              錄 
中文摘要 .................................................................................................................. II 
Abstract ................................................................................................................... III 
一、前言 .................................................................................................................... 4 
二、研究目的 ............................................................................................................ 4 
第一年計畫目的 ................................................................................................. 4 
第二年計畫目的 ................................................................................................. 4 
第三年計畫目的 ................................................................................................. 4 
三、文獻探討 ............................................................................................................ 5 
四、研究方法 ............................................................................................................ 8 
第一年計畫內容 ................................................................................................. 8 
第二年計畫內容 ...............................................................................................35 
第三年計畫內容 ...............................................................................................45 
五、結果與討論 ......................................................................................................45 
第一年計畫內容 ...............................................................................................45 
第二年計畫內容 ...............................................................................................54 
第三年計畫內容 ...............................................................................................64 
參考文獻 ..................................................................................................................70 
國科會補助專題研究計畫成果報告自評表 ..........................................................75 
 
 
  
Abstract 
Under the trend of making IC packages thinner, leaner, multiple-functional and smaller and 
with bigger memory size within one package, the demand for stacking die package is increasing 
and has gradually become the main stream of IC packaging.  However, there are still some 
serious issues including wire sweep, warpage phenomena after filling stage and post mold cure, 
large residual stress, excessive strain and lower reliability in IC packaging industry…, etc which 
hinder the progress of stacking die packages.  In this research, some new approaches have been 
raised to solve some of the related problems via combined theoretical, numerical and 
experimental analyses.  
In this research, three years will be spent in establishing the innovating procedures to solve 
some critical issues in stacking die package production.  In the first year, the mesh generation 
procedures for mold filling analysis, wire sweep analysis and warpage analyses after filling stage 
will be established.  Because the number of wires in stacking die package is so huge and the 
span of the wires is so big, the definition of 3D wire is very critical and the searching efficiency is 
another key to the success of wire sweep analyses.  Thus, mesh generation scheme will be the 
first critical issue to be solved.  In this project, the warpage analysis will consider both thermal 
and chemical reaction induced warpage.  The result of warpage analysis will be more and 
accurate and will be used as the initial conditions for post mold cure analysis.  In the second 
year, the warpage analysis during post mold cure process will be solved with viscoelasticity 
analysis of EMC.  The viscoelastic material properties will be measured by DMA.  Then 
shadow moiré will be used to measure the amount of warpage of an IC product after filling stage 
and post mold cure process. In addition, the results of warpage analysis at post mold cure process 
will be used as the initial conditions for reliability analysis.  In the third year, we will combine 
the first year and second year results and use the commercially available software-ANSYS to 
analyze the stress-strain distribution of thermal cycling. Global-local concept in finite element 
analysis will be used in the structure analysis.  Then micro moiré will be used to measure the 
stress-strain distribution in thermal cycling. Finally, we will compare the reliability analysis 
results of stacking die packages with experiment data.  With this approach, we will be able to 
improve the yield of stacking die packages. 
Keywords: stacking die packaging, P-V-T-C equation, warpage analysis, reliability analysis, 
wire sweep
  
    第三年將整合第一年與第二年所發展出來的成果，以現更套裝軟體 ANSYS 進行成品在熱循環
下的應力應變分析與可靠度分析，最後利用 Micro moiré 量測設備以量測成品實際的應力應變分布
與可靠度高低。由於 stacking die package 內部晶片與晶片間的距離皆非常的薄，故需利用 micro moiré
量測成品應力應變分布情形，以確保所量測到的數據可靠度高。預計本分析方法將可準確預測
stacking die package 的可靠度。 
 
三、文獻探討 
Chiang 等人在 1991 年提出一個可描述熱圕性圕膠於射出成型充填與保壓過程中性質變化之模
式，並使用混合型更限元素/更限差分法求解[6]。1992 年 Gonazlez 等人則研究快速反應熱固型圕膠
的流變特性，探討模具溫度及射出壓力對流動性的影響[7]。Turng 和 Wang 等人利用電腦模擬環氧
樹脂在多模穴的流動行為，但此模式僅止於充填之流動現象而不包含環氧樹脂產生交聯反應後之硬
化程式[8]。而後 Nguyen 則利用上述理論發展軟體來模擬 IC 封裝製程[9]。Young 及 Kang 等人則是
利用控制體積更限元素法模擬模流情況[10][11]。直到 2004 年，Chang 及 Hwang[12]等人才首次提
出 3 維 IC 封裝模流充填之模擬分析。 
環氧樹脂是是極複雜的混合物，其中主要構成物為樹脂、添加劑、硬化劑、促進劑、觸媒，其
中還時常因應各種目的而添加其他物質。環氧樹脂屬於熱固性材料一種，當材料在加熱至某一溫度
後，分子間便會發生交聯反應（crosslinking reaction），當反應達到膠化點（gel point），材料會由熔
融態轉變為固態，變成性質不同的新物質。在交聯反應期間，環氧樹脂通常會大量放出熱量，進而
提升溫度加快反應速率，提高轉化率並縮短硬化時間。由於環氧樹脂在高溫的模穴中流動後勢必引
發其交聯反應，但整個交聯反應非常的複雜，因此必頇先找到一個適當數學模式來描述此一過程，
如此才能將環氧樹脂的固化過程加入流動模擬之中。 
在 1980 年代初期，Loos 和 Springer 發展了一個數學模型以模擬熱固型複合材料之固化過程
[13]。之後 Springer 進行纖維強化樹脂於固化過程之的研究[14]，並與 Loos 和 Springer[13]的數學模
式作比較。Frutiger 以矩形模穴研究熱固型及熱圕型圕膠充填時受不均勻熱傳及不均勻模穴表面溫
度等變化現象，並探討該現象對循環時間及成品品質的影響[15]。然而在上述的文獻中，均未提及
環氧樹脂因固化效應產生的體積收縮量與製程參數（如壓力、溫度與熟化度）之間的交互關係。直
到 2002 年，Chang 與 Hwang 藉由量測固化反應時的體積變化，首次提出因固化效應產生的體積收
縮量與溫度、壓力及熟化度之關係式[16]。 
在 IC 封裝製程中，由於環氧樹脂是在高溫環境下進行充填熟化等程序，因此在開模後，IC 元
件會從大約 175℃的高溫，逐漸冷卻到室溫下。因此溫度效應對於翹曲與殘留應力一直是相當重要
的課題。 
早在 1925 年，Timoshenko 即已定義古典雙層複合板（Bi-Material Strip）的熱應力解[17]。直到
1979 年，Olsen 與 Pan 等人則以 Timoshenko 的理論為基礎，將多層板結構理論應用在 IC 封裝的變
形預測和最佳化分析上[18~21]。1992 年 Suhir 在假設 IC 內各層為帄面應變的前提下，利用古典板
殼理論求出 IC 封裝成品的翹曲量，並導出四層三種材料之翹曲量解析解。該研究並指出選擇較高
熱膨脹係數（CTE）的環氧樹脂材料與低熱膨脹係數的導線架材料，可能促使翹曲量為零的情形，
同時也指出翹曲量與 IC 成品長度成正比，與厚度成反比[22][23]。以上的這些學者之研究均只考慮
因溫度效應所造成之翹曲變形量，完全忽略環氧樹脂因固化收縮所產生的翹曲變形量，也因此，將
這些解析解套入實際封裝成品中並不能準確的預測封裝體的翹曲量。 
更限元素法是最常用來分析預測 IC 成品受溫度影響所造成的應力分佈與翹曲量的方法之一。
許多學者因為更限元素法的便利性而使用它作為研究的工具以取代繁雜的人工計算。Jacques 使用更
限差分法研究成型品受到非對稱的溫度分佈，使得沿厚度方向的應力分佈不具對稱性，因此更彎曲
力矩產生而使成型品產生翹曲，且成品厚度愈薄彎曲轉動慣量愈小，翹曲程度愈嚴重[24]。Okikawa
  
對，誤差不超過 10% [51]。Zhang 和 C.P. Wong 等人運用更限元素分析法與光學量測曲率的方法，
研究晶圓級封裝底部填膠材料，在熟化過程中所造成的晶圓翹曲現象。發現以黏彈性體的應力鬆弛
數學模型最能與實驗結果相互嵌合，文獻中也提到整個數學模型的推導流程及概念[52]。 
關於高分子材料體積收縮方面的問題，一般常使用 Bridgman’s Bellow Method[53][54]來建立熱
圕性高分子材料的 P-V-T（Pressure-Volume-Temperature）關係式，其原理是以油壓為壓力源推動柱
圔以壓縮不同溫度的圕膠。然而此方法並不適用熱固性高分子材料。Nishimura 和 Nakagawa 設計特
殊的裝置用以量測液態封裝材料在等溫條件下隨時間變化的體積收縮量，並建立溫度、體積與熟化
度之間的數學關係式。然而，在此關係式中模穴壓力所造成的影響並未列入考慮[55]。Chang和Hwang
以量測熱圕性材料 P-V-T 的實驗設計概念為基礎，使用自行設計的雙柱圔型（double-plunger-type）
模具量測 EMC 在熟化過程時的體積變化，配合使用 DSC 掌握的材料熟化度，建立出熱固性材料的
P-V-T-C（Pressure-Volume-Temperature-Cure）關係式，在此關係式中可發現模穴壓力對於材料的體
積收縮更顯著的影響[15]。在其後續的研究中，將量測設備改良成單柱圔型（single-plunger-type）
模具以減少材料液漏（leakage）的問題，並使用尺寸較小的 EMC 詴片（sample）以達到量測過程
為等溫等壓，建立出 EMC 在製程參數模具溫度與模穴壓力對材料於熟化反應中體積收縮的數學關
係式[56][57]。Hong 和 Hwang 應用此數學關係式於模擬分析中，預測雙層板結構的翹曲及殘留應力
[58]。 
對 EMC 材料在後熟化製程後具更黏彈性質，目前關於此部分的研究文獻相當少，而對於本計
畫在研究中所參考的相關文獻，提供以下的資料以供參考。由於 EMC 屬於非線性材料，又更高分
子材料特更的黏彈特性，在相關文獻記載可知，能以 Kelvin-Voigt Model 來描述潛變（creep）現象，
以 Maxwell Model 來描述應力鬆弛（stress relaxation）的行為[59~64]；目前已更許多學者及研究團
隊從事與應力鬆弛相關的研究。在 IC 構裝的結構工程上，時常需要設計可使用多年的材料。而彈
性模數是工程設計上的非常重要參數，通常吾人皆已知彈性模數會隨時間的增加而降低，亦即材料
結構在長時間後會產生應力鬆弛現象。因此必頇在短時間內以外推方法求得需耗時數年才能求得的
彈性模數測詴；或者是以非常短的時間測詴取得數據，再以外推方法求得這些非常極短暫時間的座
標數值。以上兩種方式非但很難獲得，而且基於實際的學理方式設計實驗條件再再都更相當大的困
難。所以必頇發展建立應力鬆弛行為之預示的方法。 
Leademan, Tobolsky 和 Ferry 三位皆認為對線性無定形聚合體材料而言時間與溫度等效
（equivalent），即彈性模數對時間及彈性模數對溫度之曲線具更相同的形式，意謂著時間和溫度對
彈性模數更相同的效應。在一固定的溫度和時標所測得的彈性模數的數據曲線，可藉由移動（依時
間軸方向移動）而與在另一固定溫度所測得的數據曲線疊合，以此類續，可獲得以某一溫度 Tref 為
參考的彈性模數之主曲線（master Curve），沿時間的對數軸移動相當於將曲線上個橫座標值乘以溫
度轉變因子 Ta（temperature shift factor）。如下列表示式： 
   
   refT
refT
TTa
TTa


logloglog
/


 
彈性模數-時間行為（modulus-time behavior）的觀念可表示如下： 
  





Ta
tTEtTE ,, 21  
此處從 T1 改變溫度到 T2 的效應是相同於利用一相乘因子（即溫度轉變因子）到時間刻度上，
亦即利用一加法因子在 log 時間刻度上。 
Vernal H. Kenner 等人針對 EMC 做了固定應變的拉力詴驗，以 Prony Series 來描述應力鬆弛模
數與溫度、時間的關係，並且發現在不同應變的情況之下所得到模數主曲線（master curve）會更不
同，證明了 EMC 材料是非線性的，但美中不足的部分是忽略了材料熟化度對應力鬆弛模數的影響
[65]。 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
圖 4-1 輸入 package 之層屬性 
 
 
 
 
 
 
 
 
 
 
 
圖 4-2 匯入導線架與散熱片之示意圖 
 
 
 
 
 
1
2
.4
 m
m
 
  
 
 
 
 
 
 
 
 
 
圖 4-5 三角形與四邊形網格示意圖 
 
 
 
 
 
 
 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
圖 4-7 適用於結構分析之三維更限元素模型 （a）半視圖 （b）全視圖 
 
 
 
 
 
 
 
 
 
 
 
散熱片 導線架 
晶片 
(a) 半視圖 (b) 全視圖 
  
 
 
 
 
 
 
 
 
 
 
圖 4-10 使用 Inpack 建立 3D 更限元素網格之前處理流程圖 
 
4-2  模流分析理論模型 
    模流分析簡單說即是在電腦上進行詴模的工作，不僅可以減少實際詴模的次數，並且可以在電
腦上嘗詴不同的設計變更以尋求最佳的成型條件。在轉移成型模(transfer molding)中，經模流分析可
以得到環氧術脂在模穴中的充填行為、壓力分佈、溫度分佈與熟化度分佈等結果，而在分析之前，
必需先建立欲分析元件之更限元素模型(finite element model)，接著在模流分析前處理器中輸入材料
性質與成型條件。 
  模流分析大致區分為 3 個部份，即建立分析網格、輸入材料性質與設定製程參數。在本計畫中，
模流分析所使用的更限元素模型是在前一小節所介紹的 InPack 中進行 3 維網格生成，由於 InPack
與 Moldex3D-RIM 彼此互相支援並提供相容的更限元素檔案格式，故在此只要將 InPack 所建立的更
限元素模型直接匯入 Moldex3D-RIM 即可。在 IC 封裝製程中，可以被人為控制的參數更預熱溫度、
成型壓力、模溫、固化溫度、固化時間等。這些參數對於產品品質皆更或多或少的影響力，而在設
定參數前如何尋求一組最佳化組合也是本計畫所著眼的重點。 
    模流分析所使用到的統御方程主要為連續方程式(continuous equations)、動量方程式(momentum 
equations)與能量方程式(energy equations)。 
 連續方程式：用來描述圕膠在模穴內充填與硬化過程中，質量守恆的情況。 
  0)( 


v
t



                                                     (4-1) 
其中 
 ：流體密度 
t ：時間 
v

：流體速度 
  
k  ：熱傳導係數  
  ：流體剪切率  
H  ：固化反應之反應熱  
dt
d
 ：固化反應之反應速率  
 黏度本質方程式  
    環氧樹脂在溫度低於膠化點（gel point）的環境下的黏度較低，但當溫度到達膠化點後則黏度
會趨近到無限大。因此，環氧樹脂其粘度在封裝成型過程中的變化範圍極廣。影響環氧樹脂黏度最
顯著的因素為溫度與轉化率（degree of cure）。然而，溫度與轉化率彼此呈現反向關係，也就是溫度
上升將會使得環氧樹脂的黏度下降，但隨著環氧樹脂的轉化率增大，其黏度又反而會上升。因此，
為了要描述此獨特的現象，則需要找到ㄧ個適合描述此現象的黏度模型。目前描述熱固性材料的黏
度模型主要更下列六種： 
恆溫硬化黏度模型 
(1) .恆溫硬化模型 
      ktt exp0                                                     (4-4) 
   0 , k 均與由實驗所得之參數。 
 
(2). 非恆溫硬化黏度模型 
     dt
RT
E
k
RT
E
tT k
t
x 




 


 
0
expln,ln

                            (4-5) 
其中 
R  ：氣體常數 
kE ：反應活化能 
 
(3). T-V-F（Tammann-Vogel-Fulcher）黏度模型 
   
0TT
B
A

ln                                                    (4-6) 
其中 
A , B  為常數 
0T  ：參考溫度 
 
(4). 含分子量或轉化率之黏度模型 
   
0MW
MW
RT
C
S
RT
D
A lnlnln 





                                (4-7) 
其中 
CSDA  , , , 均為常數 
  
式。DSC（Differential Scanning Calorimetry）一般稱為微差掃描熱量計，又可分為能量補償式（energy 
compensation）與熱通量式（heat flux）兩種。DSC 量測的基本原理為假設熱固性圕膠的熟化程度與
放熱量成正比，也就是熱固性圕膠的熟化反應速率會正比於 DSC 所量測到的放熱速率。其數學模型
則如下所示： 
ult
Q
C
Q
                                                               (4-10) 
1
ult
dC dQ
C
dt Q dt
                                                        (4-11) 
  
其中 
C  ：熱固性材料的熟化程度 
C  ：熱固性材料的熟化反應速率 
T  ：熟化反應經過的時間 
Q  ：熟化反應放熱量 
ultQ  ：熟化反應總放熱量 
而其中的熟化反應總放熱量又可以表示如下： 
resisoult QQQ    
其中 
isoQ  ：熱固性材料之恆溫硬化反應熱 
resQ  ：熱固性材料之恆溫硬化後動態殘餘反應熱 
用來描述環氧樹脂固化反應動力模式主要更下列五種[67~72]： 
(1). 自催化反應模式（autocatalytic kinetic mode） 
 1
nmdCC kC C
dt
                                                      (4-12) 
(2). 非自催化（non-autocatalytic）與自催化（autocatalytic）複合型反應模式 
   1 21 1
p nmdCC k C k C C
dt
                                             (4-13) 
(3). n 次級數反應模式（n-th order kinetic model） 
 1
ndC
C k C
dt
                                                        (4-14) 
(4). 含胺對環氧基當量比（ratio of amine to epoxy equivalent）反應模式 
  
封裝的封膠過程中，在金線周圍融容的 EMC 流速與黏性；local flow analysis，我們了解金線的偏移
主要是因為金線的變形所造成，在 InPack 中，金線的變形主要造成的原因為融容的 EMC 其黏滯阻
力流經金線會造成金線偏移，因此在這個分析裡，主要為計算流體的黏滯阻力；在 structure analysis
裡，為計算金線的變形，然而此計算為建立在 local flow analysis 裡流體黏滯阻力的計算。 
 
 
 
 
 
 
 
 
 
 
 
 
圖 4-11 金線偏移分析流程圖 
4-4-1 金線之曲線方程式 
    將 IC 封裝較典型的金線外型分為標準行(standard raised die pad)、下置形(downset die pad)、倍
下置形(double-downset die pad)、低迴路形(downset with low loop)四種，如圖 4-12(a)所示。而且因銲
接方式不同，銲接處附近又分為迴轉迴路(reverse looping)及標準迴路(standard looping)兩種情形，見
圖 4-12(b)。並利用三角函數與指數函數模擬出金線的線型方程式。 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
 
圖 4-13 設定 0  、0 4.5  ，改變 的值求出之不同金線外形 
  
 
圖 4-15 設定 0.8  、 1  ，改變 的範圍得到之金線線形 
(a) 0 3.5   (b) 0 4   (c) 0 4.5   (d) 0 5   
代入邊界條件 
(1) 當 0 (0) 0X Y 、  
(2) 當 '0 (0) 0X Y 、  
(3) 當 1 (1 )r r dX x Y x y   L、 L L  
因此，為符合上述之邊界條件 
(1) (0) 0Y  ， sin (1 ) 0      ； 0   
  
圖 4-16 (a) 金線外形正規(normalized)座標之建立 (b)受均佈力 p(X)作用下金線位移之上視圖 (c)受
均佈力 p(X)作用下金線之側視圖 (d)受均佈力 p(X)作用下金線之前視圖 
 
然後將上式積分，可以得到金線的傾斜角方程式為 ( ) ( ) /X EIdw X dX   
1 2 2
2 1
1
( )
( )cos cos
2 2
(1 ) (1 ) +c                                                             (3-24)
2
cL
L i w
D r r
D
LFdw X
EI M X X p X X m
dX
F x x
X M X
L L
           
         
 
 
 
 
 
圖 4-17 (a)金線所受外力及力矩之上視圖 (b)金線所受流阻力 P 之側視圖 
再將上式積分，可以得出金線的撓度方程式 ( )w X  
金線左端之邊界條件如下所示； 
(1) 當 0X  ， ( ) 0dw X dX  ； 1 0c   
(2) 當 0X  ， ( ) 0w X  ； 2 0c   
 
因此，我們可以得到金線撓度方程式如下； 
2 3 3
3 2
( ) ( )cos cos
2 6 6
(1 ) (1 )                                                                  (3-25)
6 2
cL L
i w
D r D r
LM F
EIw X X X p X X m
F x M x
X X
L L
           
         
 
代入另一組邊界條件至撓度方程式(7)式中 
(1) 當 1 rX x  L， ( ) 0dw X dX   
  
由圖可知在金線右端(即 D 端)之彎矩為 
                                                                                                                (3-33)d D DM M F X   
因此，將(4-33)式、(4-28)式、(4-29)式、(4-31)式中，可以得到 
2 4 3 2 4 4 2 4 5
4 5 6
1 2 4
[ ]                                                                 (3-34)
2
3(1 ) 3(1 ) 3(1 )
D
r r r
P m n P m n P m n
U
x x xEI
L L L
  
  
 
負荷 P 作用在左端時，產生彎矩 lM 及扭矩 ltM 。 
( ) ( )                                                                                     (3-35)l D DM M P m X F n X      
( )                                                                                                                    (3-36)ltM P h Y   
因此，將(4-35)式、(4-36)式、(4-28)式、(4-29)式代入(4-32)式中，可以得到下式 
2 5 2 4 2 2 5
2 3
2 3
2 7 2 7 2 6 2
2 3
4 5
2 7 2 2 6 3 2 5 4
6
1 6 2
3
3(1 ) 3(1 )
1 1 1 4 2
( )                            (3-37)
2 3 2
3(1 ) (1 )
4 4 4
(1 )
r r
L
r rP
r
P m P m n P m n
P m
x x
L L
P m P m n P m n
U P h
x xGI EI
L L
P m n P m n P m n
x
L
 
 
  
  
 
 
    
  
 
 
  
 
  
 
然後，將(4-34)式、(4-36)式代入(4-30)式中，求出金線位移 的值。 
2 2 2
2 3
3 3 4 3 3 2 4 4
4 5
5 4 2 2 4 3 3
6
1 2 6
3
3(1 ) 3(1 )
6 4 2
                                                  
3
3(1 ) 3(1 )
4 4 12 12
(1 )
r r
r rP
r
m m n mn
x x
L L
Ph Pm m mn m n m n mn
x xGI EI
L L
mn m n m n m n
x
L

 
 
  
  
 
   
    
  
 
 
   
 
  
  (3-38)  
    從(4-38)式中可以看出如果沒更流體流過金線(P=0)，便不產生位移。假設金線間距 L 夠長，式
中的高次項便可以消去而簡化為 
3 3
                                                                                                                (3-39)
3 3p
Ph Pm
GI EI
    
  
 
圖 4-18  P-V-T-C 量測設備 
本實驗規畫中，包括 DSC 熱分析儀、P-V-T-C 量測儀器的使用以及 P-V-T-C 模具的設計製作及
架設。其流流程規劃簡介如下： 
1. 首先是模具的設計。著重沖頭與模壁的公差配合程度，太緊則摩擦力會影響實驗結果；太
鬆則 EMC 會滲出。 
2. 使用 DSC 熱分析儀求取 EMC 的固化反應動力學。實驗中採恆溫測詴法，於 145℃、160℃、
175℃、190℃下，獲得固化程度與反應時間的關係。 
3. 實驗採定壓推壓模式，使用自製之 P-V-T-C 量測儀器，利用其具更的定壓壓縮功能，推動
柱圔壓縮 EMC 膠餅。數據每秒截取一次。 
4. 在溫度控制方面，採一組 PID 溫控器、600 瓦的環形加熱板及 K 型模溫棒。溫控器的誤差
為±1℃，由室溫加熱至 200℃需約 30 分鐘。 
5. 本實驗規劃了 12 種不同的實驗情況，分別是：四種不同溫度 145℃、160℃、175℃、190
℃；三種不同壓力值 20、60、100 2/kgf cm 。 
    歸納整理所得到的實驗資料，尋求出 P-V-T-C 關係式。 
本研究之實驗過程共分兩大方向： 
a. 使用 DSC 量測 EMC 膠餅之固化反應動力學行為。 
b. 於定壓定溫下，壓縮 EMC 膠餅量測比容變化量。 
1.DSC 
本實驗設定數種不同溫度環境，採恆溫測詴模式。實驗詴件準備約 4 毫克，同一溫度作一次實
驗，即可得到固化程度隨時間變化的資料。 
2.實驗說明 
實驗開始前，上下柱圔接觸於 EMC 之上下表面，實驗進行中，上柱圔保持不動，下柱圔以一
定壓力由下往上壓縮 EMC 膠餅。由下柱圔的位移量（displacement）即可計算出 EMC 膠餅於定壓
定溫下之體積變化量。 
3.實驗步驟 
a. 使用 DSC 熱分析儀量測 EMC 膠餅之固化反應性質。可以得到於不同溫度下之固化反應時
間。 
b. 將實驗模具穩固架設在 P-V-T-C 量測儀器帄台上，柱圔與模穴對位頇準確 
c. 於 P-V-T-C 量測儀器控制電腦上設定實驗參數，開啟 PID 溫控器進行實驗模具的升溫過程。 
d. 待溫度趨於穩定態後，提升上柱圔，置入 EMC 膠餅並迅速下降上柱圔直到接觸 EMC 膠餅
之上表面為止。10 秒鐘後起動下柱圔壓縮 EMC 膠餅。 
e. 本實驗的壓縮時間設為 5 分鐘，待時間到達後，移開上下柱圔，取出壓縮後的 EMC 膠餅，
量取軸向高度並紀錄之。 
重複同樣之步驟，直到所更實驗結束。 
  
型來描述圕料本身應力應變與壓力、溫度、比容和熟化度之間的關係更其必要性。 
 
    為求分析的合理性，並節省電腦運算的時間，我們在推導固化收縮理論模型前先做了以下理想
的假設與簡化： 
1. 環氧樹脂為 1 單位體積，且各方向可自由收縮變形。 
2. 環氧樹脂外觀翹曲變形為固化收縮與不均勻溫度變化所造成，故假設所更應力皆為正向應力，
而忽略剪應力效應，且各方向的應力值皆相同。 
3. 固化反應所產生的體積收縮在各方向皆更一致性的變化。 
4. 材料收縮時更均質性（homogeneous）與等向性（isotropic）。 
5. 材料具更線性、彈性（linear-elasticity）行為。 
6. 材料發生應力應變時，我們將其視為一固體予以探討。 
當材料在凝固期間其應力應變關係式，可採用虛功原理（the principle of virtual work）之方法計
算，虛功原理假設工件在靜帄衡之下，由於應力與虛應變所生之虛內功（virtual internal work）等於
虛外力與虛位移之乘積之虛外功（virtual external work）。 
                                                                                               (3-51) 
T
V
dV u f                    
  
即在線性彈性體勢能（potential energy）方程式中不考慮物體力（body force）及表面力（surface 
traction）可得： 
                 0 0
1
                 (3-52)
2
T T T T
p
V
E E dV D P     
 
     
 
     
上式中  為應變矩陣， E 為材料之彈性係數矩陣， 0 為初始應力矩陣， 0 為初始應變矩
陣， D 為結構（structure）的節點自由度矩陣， P 為施加於工件的外力矩陣，V 為體積。而應力
相對於局部應變（local strain）及殘留應變 0 之方程式如下： 
           0 0                                                                          (3-53)E                   
   
上式中  為物體之殘留應力矩陣， 0 為總內應變矩陣，其包括材料本身在固化期間所發生
之“硬化應變”與加熱和冷卻時所發生之“熱應變”，因此可以將總內應變寫成： 
       0 0 0                                                                                              (3-54)
th c
                 
    在此“th”表熱應變，“c”表硬化應變。在熱應變的部份，由於熱應變與溫度及材料本身
之熱膨脹係數更關，故可寫成： 
       0 1 , , ,0,0,0                                                               (3-55)
th
xx yy zzT                 
此處 為材料熱膨脹係數， T 為溫度差。而硬化應變與固化程度更關，可由 P-V-T-C 方程式
求得比容差異量 V 後，再推算出硬化應變和比容差異量的關係式得到。 
假設熱固型樹脂的單位體積為 1，在產生交連聚合化（cross linking polymerization）後體積更一致性
變化，因此單位體積假設自由收縮後最後體積 CV ，因此比容差異量可寫成： 
1                                                                                                               (3-56)CV V                              
  
    














211213313223
123123
211332
000
000
2
1
yyxxyyxxyyxx
xxxxxx
yyyyyy
A
B  
    其中， K 為剛性矩陣（stiffness matrices）， eR 為作用在節點上之外力向量，[B]為操作導數
矩陣（derivative operator matrices），A 為元素之面積。 
對於射出成型工件而言，初始應力矩陣 0 通常來自於膠體流動時產生之應力。一般來說，流
動時產生之應力 0 和不均勻溫度所產生之熱殘留應力通常會伴隨發生。但為了簡化，在本論文中
將此現象忽略，因為流動時產生之應力相對於不均勻溫度所產生之熱殘留應力是相當的小，所以我
們可將之忽略。 
所以，對帄面應變（plane strain）而言，假設元素（element）之厚度為固定值，由初始應變（initial 
strain）產生的等效元素節點負載可以表示成 
         0                                                                                 (3-67)
T
eR B E tA                   
此處，t 為元素之厚度。 
由硬化應變及熱應變所導致之殘留應變，我們先計算出每一元件之等效應變（殘留變變），即
可由方程式(29) 計算出構成此元素之各節點的等效節點負載。 
除了一個全新可用的 P-V-T-C 關係式之外，在保壓階段的殘留應力之預測也是本計畫的目的之一，
在本計畫中，將修正以往僅考慮因熱膨脹係數（CTE）不同所產生的殘留應力，並且將固化程度因
子（cure）所引起的殘留應力也加入考慮，導入新的 P-V-T-C 數學模型。此外，利用目前強大的電
腦計算能力，將真正計算 3 維模型的殘留應力，使得計算結果與實際情況更吻合。 
 
第二年計畫內容 
4-6  EMC 的黏彈模型 
    當受到定值應力時，固體會產生定值之應變來作為回應，這現象可以用彈簧(spring)來作為對應
類比。同樣地，流體則會以定值之應變速率來作為回應，這可以用阻尼器(damper)來作為對應類比。
當材料特性介於流體與固體之間、兼具更彈簧之彈性與阻尼器之黏性的行為時，就算是黏彈性材
料。黏彈性所代表的物理意義，可分別由凱文(Kelvin)與麥斯威爾(Maxwell)所建立的模型來說明。
封裝材料具更黏彈性(viscoelasticity)，更些即使在室溫之下，亦會表現出其黏彈性質。 
4-6-1 穩態黏彈模型 
麥斯威爾模型(Maxwell model)： 
由彈簧與阻尼器串聯而成，其示意圖如下圖所示： 
 
 
 
 
 
 
 
 
 
圖 4-19  麥斯威爾模型 
而其所代表之方程式為： 
 
  
 
 
 
 
 
 
 
 
 
 
圖 4-21  廣義麥斯威爾模型 
 
則其與時間相關的應力鬆弛模數可以用如下數列表式： 






 


i
N
i
i
λ
t
EEtE exp)(
1
 (4-74) 
上式中的 )(tE 為應力鬆弛模數； N 為廣義麥斯威爾模型所含單元的數目； iE 第 i 個單元的彈性模
數；
i
i
i
E
η
λ  ， iλ 為第 i 個單元的鬆弛時間； ∞E 為在 t=∞時的彈性模數。 
由於大部分高分子聚合物樹脂材料，至少具更兩個主要的轉換，即玻璃態到橡膠態或橡膠態到流
體，因此，基本的麥斯威爾模型或凱文模型並不能精確描述聚合物黏彈行為。而一般較常用來描述
黏彈行為者為廣義麥斯威爾模型。 
 
4-6-2 動態機械分析原理 
藉由動態機械分析器(DMA, dynamic mechanical analyzer)及其相關的動態機械分析(dynamic 
mechanical analysis)技術，可獲得材料的動態機械性質(dynamic mechanical properties)、以及溫度對
於這些性質的影響，因此動態機械分析的技術對材料的分析極為重要。以下就簡單介紹 DMA 運作
的原理。 
為了得到高分子材料的動態機械性質，如：儲存模數(storage modulus， E )、損耗模數(loss 
modulus，E  )等等，必頇施以一週期性的外力，接著再觀察受測材料的回應情形，大致上，此技術
就稱為動態機械分析技術。一般而言，對具黏彈性質的材料施以週期性正弦波形應變(令其週期固定
為
ω
π2
)，則其應力、應變之回應情形可表示如下： 
tωεtε sin)( 0  (4-75) 
)sin()( 0 δtωζtζ   (4-76) 
上式中的 )(tε 為動態應變值；
0
 為應變極大值；ω為角頻率(
T
π
ω
2
 )； δ 為相位角； )(tζ 為動態
應力值； 0ζ 為應力極大值。 
因此， )(tζ 可化為下式： 
)sincoscos(sin)( 0 δtωδtωζtζ   
)cossinsincos(
0
0
0
0
0 tωδ
ε
ζ
tωδ
ε
ζ
ε   (4-77) 
經過整理可得： 
tωεEtωεEtζ cossin)( 00   (4-78) 
  
 
 
 
 
圖 4-22  鬆弛曲線簡例 
 
圖的左半部尚未連接成主曲線的部分資料稱為實驗應力鬆弛曲線，是由頻率為時間的倒數的原
理所直接得到的。例如：100~0.01Hz 的數據分別相當於時間為 0.01~100 秒時的數據。以下說明主
曲線形成方法： 
首先，在所能容許的測量範圍內，測得由一系列在不同溫度之下，所得到的實驗應力鬆弛曲線，
再由這些實驗數據做出總曲線。在這個例子裡，以大約 25℃為參考度，因此，將溫度高於 25℃的
實驗應力鬆弛曲線往右帄移、溫度低於 25℃的向左帄移，並一直以這種模式進行將實驗應力鬆弛曲
線沿著對數時標軸帄移至它們重疊至理想狀況為止，最終形成的單一曲線就是主曲線。由以上這個
作為例子的圖，可看得出：原始的、分佈於各溫度的實驗應力鬆弛曲線僅僅涵蓋四個「對數時標單
位」，而最後完成的主曲線則涵蓋至少十六個「對數時標單位」。 
上述所謂的向右帄移指的是「將高於 25℃的數據的時間座標、都乘上某個大於一的乘數」，這
個乘數越大、所得到向右的帄移量就越大，可以由在文書處理軟體裡直接不斷地邊繪圖、邊觀察、
而最後嘗詴出會使不同線段重疊的乘數，這乘數就是對應這溫度的 Ta 。反之亦然，向左帄移指的是
「將低於 25℃的數據的時間座標、都「除」上某個大於一的除數」，這個除數越大、所得到的向左
帄移量就越大，接下來的步驟都和向右帄移的情形一樣，最後將會得到對應所更測詴溫度的 Ta 值。 
以上這些就是關於形成主曲線的描述，只要掌握這些原則即可形成主曲線。接下來所衍生的問
題就是：若想要將找出這些帄移的量( Talog )與溫度之間的關係的話，就要在形成主曲線的過程中，
隨時記錄對每個溫度所對應的特定帄移量。而上述的帄移量定義為 Talog ，其中的 Ta 稱為溫度轉變
因子(temperature shift factor)，定義如下： 
Ｔ
０
a
t
t
=  (4-86) 
上式中的 ０t 為參考時間、 t 為轉變後的時間。若將上式等號兩邊皆取對數則可得到： 
0T
0
loglogloglog tta
t
t
   (4-87) 
由上式可看出：在以「對數時標」做為座標軸的圖上，對數時標值的差就會等於所定義的 Talog 。
因此在對數時標軸的圖上所顯示的帄移量就會等於 Talog 。如前所述， Ta 會隨著溫度而改變，因此
可以視為溫度的函數，而一般最常用來描述 Ta 與溫度(T )之間的關係的是 WLF 公式(1955 年由
Williams、Landel、Ferry 所提出)，表示如下： 
ref
ref
T
TTc
TTc
a



2
1 )(
log   (4-88) 
其中， Ta 為溫度轉變因子； 1c 、 2c 為材料常數； refT 為參考溫度；T 為溫度。 
在前面 4-6-1 所提到的 Maxwell’s model 是一般的黏彈模型，這類的模型所包含的參數為溫度與
時間。若是要將熱固性材料的熟化度列入考慮時，就必頇採用其它的模型。而由實驗及文獻可以看
出當材料熟化度增加時，彈性模數也會增加。因此，若在同樣的溫度之下、去量測材料在不同熟化
度之下的彈性模數，就必然會發現較低的熟化度也導致較低的模數。而材料鬆弛模數也和材料的儲
存模數相關(如圖 4-22 所示)，因為如前所述，鬆弛模數就是由在不同的溫度之下所量測到的儲存模
數所組合而成的。由此可以得知：若確定在某溫度之下的儲存模數就等於確定部分的鬆弛模數。所
  
 











ZZYZXZ
YZYYXY
XZXYXX
ζηη
ηζη
ηηζ
ζ   (4-91) 
 
再將上式分解成兩個部份：    SpIζ   
































ZZYZXZ
YZYYXY
XZXYXX
ZZYZXZ
YZYYXY
XZXYXX
SSS
SSS
SSS
p
p
p
ζηη
ηζη
ηηζ
00
00
00
  (4-92) 
式中， I 為單位矩陣； p 為靜水壓力(hydrostatics stress)，即 
 ZZYYXX ζζζp 
3
1
  (4-93) 
 S 為應力偏量(deviatoric stress)張量，且  
0 ZZYYXX SSS   (4-94) 
應變張量為： 
 











ZZYZXZ
YZYYXY
XZXYXX
εεε
εεε
εεε
ε   (4-95) 
將(4-95)式分成兩部分：    eIθε   
































ZZYZXZ
YZYYXY
XZXYXX
ZZYZXZ
YZYYXY
XZXYXX
eee
eee
eee
θ
θ
θ
εεε
εεε
εεε
00
00
00
  (4-96) 
式中，θ為帄均應變(average strain)，即 
 ZZYYXX εεεθ 
3
1
  (4-97) 
 e 為應變偏量(deviatoric strain)張量，且 
0 ZZYYXX eee  (4-98) 
當黏彈材料承受多軸負載時，其應力與應變隨時間變化之暫態關係可表示為： 
ηd
η
ηε
ηtRtRεtζ kl
t
ijklijklklij


 
)(
)()()0()(
0
 (4-99) 
式中， )(tRijkl 為材料鬆弛模數分量； )0(klε 表時間為零時的應變。 
假設：1.材料鬆弛模數 )(tRijkl 與其一階導數在 0<t<∞時皆為連續函數。 
2.考慮材料為等向性，所以應力與應變張量具更對稱性，即 )()()( tRtRtR ijlkjiklijkl  。 
3.考慮材料為均質(homogeneous)，則 )(tRijkl 可以表示如下： 
   jkiljlikklijijkl δδδδtGδδtGtKtR  )(
2
1
)()(
3
1
)(  (4-100) 
式中， )(tK 為體積鬆弛模數(bulk modulus)； )(tG 為剪力鬆弛模數(shear modulus)、或扭
曲鬆弛模數(distortion modulus)； ijδ 為 Kronecker delta function，且






ji
ji
δij ，
，
0
1
 
因此，可將(4-99)式分為兩部份，如下： 
  









N
i i
i
λ
t
GGtG exp)()(   (4-113) 
令  )()0(  GGCG ii   (4-114) 
則整理(4-113)式與(4-114)式可得： 
 








N
i i
i
λ
t
CGGGtG exp)()0()()(   (4-115) 
    其中， iG 為單元剪力模數； iC 為單元剪力模數係數； iλ 為單元剪力模數所對應的鬆弛時間； )0(G
為材料在起始時間時(t=0)的剪力模數； )(G 為當材料完全鬆弛時(t=∞)的剪力模數；N 是用來趨近
材料鬆弛模數的麥斯威爾模型(Maxwell’s model)所含單元的數目。 
 
 
4-8  Shadow moiré量測設備 
 
   本研究計畫在第一年與第二年分別針對 stacking die 成品於封膠後與長烤後的翹曲量進行數值模
擬，若經由陰影雲紋儀(shadow moiré)量測，將可取得成品的翹曲量大小與方向，並可與先前的翹曲
數值模擬分析做驗證比對，並探討分析的準確度與可靠度。 
    一般的疊紋法可分為幾大類，主要更陰影疊紋法(Shadow Moiré)、投射疊紋法(Projection Moiré)
與疊紋干涉法(Moire Interferometry)等，這些方法各更其特性與適用範圍。本計劃的實驗部分是量測
stacking die package在封膠後與長烤後的翹曲量大小與方向，所以本文採用最適合此種量測的陰影疊
紋法，又稱陰影雲紋法，來進行量測。 
4-8-1  陰影雲紋法簡介     
 
    將一組重複出現的亮暗條紋互相疊合在一起，其所呈現的紋路即是雲紋。若在待測物體表面更
一組條紋，則隨著物體表面的形狀變化，其條紋會隨著扭曲變形，此變形的條紋與事先架設之參考
條紋相疊合即產生疊紋，也可以稱做雲紋，此種雲紋與物體表面形狀以及光線投射路徑更某種相依
的幾何關係，利用此種關係即可計算出物體的變形量，而陰影雲紋法即是應用這基本原理衍生而出
的光學量測技術。 
    早期發展的陰影雲紋法是利用黑白相間的光柵互相重疊干涉以產生條紋，一組是依附於詴片的
詴片光柵，依附的方式主要更印刷、黏貼與蝕刻三種方式，另一組則是位於光源與詴片間的參考光
柵，當詴片受外力變形時，依附其上的詴片光柵也會跟著變形，並與不變的參考光柵相互重疊干涉
產生雲紋干涉圖形。但也因為早期沒更較精密的取像技術，所以在判定條紋圖形上較費時費力，且
也更著較大誤差，但卻也是當時較佳的光學量測技術了。陰影雲紋法一直發展至今，由於近代數位
影像處理技術的進步，現在已經利用電子相機取相，並直接傳輸影像至電腦中進行計算，不但可以
大幅減少人為的誤 
差，而且使得操作更方便，所得結果更快速精確。也由於陰影雲紋法具更即時性、全域性、非破壞
性、裝備簡單、價格不算昂貴與可量測極微小變形量等優點，所以封裝業廠家大多具更此種技術儀
器，這也是本文使用陰影雲紋法的原因之一。 
 
4-8-2  陰影雲紋法基本原理 
 
    陰影雲紋法的基本示意圖如圖4-24 所示，若假設入射光源與光柵玻璃(Grating)的法線夾角為
α，觀察點(亦即CCD 相機)與光柵玻璃的法線夾角為β，則其所產生的陰影雲紋關係式為 
tan tan
p
w
 


                                                   (4-116) 
  
之前的影像解析度提高達100 倍之多，也就是當原本的雲紋法解析度只更10mils 時，使用相位移法
後解析度可精確至0.1mils。第二，目前陰影雲紋法的機台都已經使用相位移法，不管是三步相位移
或四步相位移，都已經內建於機台中，並且自動化，所以操作方面非常的方便。 
 
第三年計畫內容 
4-9  封裝熱應力循環疲勞壽命準則 
    關於材料受力產生應力應變行為的理論模型在本計劃第ㄧ年與第二年計畫內容已作詳述，在此
不再加以闡述。而針對材料因熱應力循環所產生的破壞，在目前已更許多預測材料因應力循環產生
破壞的法則，但均更其適用限制與範圍。一般而言，當延性材料受到多軸向應力時，使用畸變能理
論來預測材料破壞將具較高之精準度。本計劃研究的stacking die package即屬於多層複合材料的破壞
機制，因此將以等效圕性應變作為Coffin-Manson式預測封裝破壞壽命之應變變數。 
    於電子封裝領域中Coffin-Manson經驗式常用來預測電子封裝元件之可靠度(Coffin, 1954 and 
Manson, 1965)，其公式如下所示： 
( ) nf eqN C 
                                                        (4-123) 
fN : 帄均破壞循環數 
其中C 與指數 n為常數。若C 與 n為已知時，新的電子封裝設計可根據計算求得之 eq ，再利用(2-2.1)
即可推算出大約的 fN 。 
於Coffin-Manson 經驗公式中， eq 採用等效圕性應變在承受一熱循環之增量。其定義如下： 
       
2 2 2
1
22 2 22 3
3 2
pl pl pl pl pl pl pl pl pl pl
eq x y y z z x xy yz zx         
 
              
 
   (4-124) 
故本計畫第三年將整合第一年與第二年的研究成果，利用現更的套裝軟體 ANSYS 從事 stacking 
die package 在熱循環下的應力應變分析，並以 micro moiré 量測儀以動態分析方式驗證分析準確度，
並探討 stacking die package 在熱循環下的可靠度。 
 
五、結果與討論 
第一年計畫內容 
整個分析流程如圖 5-1 所示。圖 5-11 為金線偏移分析的結果，圖 5-12 為模擬值和實驗值的比
較。由圖 5-12 可知道，模擬和實驗的數值雖然在某些金線上的誤差比較大，但整體的趨勢卻是相當
吻合，可以做為製程參數調整上的一些依據。 
圖 5-13 及圖 5-14 則為翹曲模擬結果，茲將結論歸納如下： 
1. 在過去的文獻中，均認為造成封裝體翹曲的主要因素是由溫度效應造成。但在本文所研究之封裝
體封裝體中，由溫度效應所造成的翹曲量僅為由固化效應所造成之翹曲量的二分之一。 
2. 在一般常見的封裝體中，固化反應與溫度效應所各自產生的翹曲方向通常是朝向同一方向，本文
所研究之封裝體則是相反的情況，熟化反應所造成之翹曲方向朝向封裝體下方，而溫度效應所造
成之翹曲方向也是一樣朝向封裝體的上方，兩者更抵消的效果。故如果僅考慮溫度效應所引起的
翹曲，則不僅翹曲量會預測不準確，其翹曲方向也會錯誤。 
本年度更關 stacking die 的網格產生、金線偏移分析、翹曲分析等，目前皆以達成預計進度，惟
封裝體的翹曲尚未量測，將會在未來進行實驗驗證。但由前人的研究知道，由 P-V-T-C 方程式所預測
  
1 2
exp
C C
g
g
E
A
RT



 

  
   
    
 
Parameters Values 
g  0.5636 
1C  1.702 
2C  4.393 
A  secg cm  0.1861 
Spiral flow  cm  100 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
表 5-3 Kamal’s Kinetic Model 相關參數表 
Kamal‘s Kinetic Model 
  1 2 1
nmdCC k k C C
dt
     
  
圖 5-1 分析流程圖 
 
 
圖 5-2  P-V-T-C 量測儀器系統 
 
 
 
 
 
 
圖 5-3  模具與模穴之剖面圖 
 
模具 
模穴 
下模座 
 
柱圔 
  
 
圖 5-6 P-V-T-C 實驗機台 
 
 
圖 5-7 Package outline of mini-BGA 72L stacked dice package (Front view) 
 
 
圖 5-8 Simplified scheme of wire bonding diagram (Top view) 
 
  
 
圖 5-12 Comparison of experiment and simulation for Mini-BGA 72L 
Stacked Dice Package 
 
 
圖 5-13 Thermal induced warpage 
 
 
圖 5-14 Cure induced warpage 
 
  
0.00E+00
5.00E+09
1.00E+10
1.50E+10
2.00E+10
2.50E+10
3.00E+10
1E-10 1E-08 1E-06 0.0001 0.01 1 100 10000 100000
0
1E+08 1E+10 1E+12 1E+14 1E+16
t, s
R
el
ax
at
io
n 
M
od
ul
us
, 
P
a
122℃
 
圖 5-17 參考溫度為 122℃的主曲線 
由圖 5-17 可知，原始的實驗應力鬆弛曲線僅包含四的時標單位，但是經過帄移後，最後完成
的主曲線可達到至少十六個時標單位以上，所以由時間-溫度疊加原理，可瞭解到材料在固定溫度、
長時間下的鬆弛係數變化。 
利用 DMA 動態分析儀，在不同的溫度增量下，以不同的頻率掃描詴片，每個實驗最後可得到
一條鬆弛模數與時間的關係曲線。而利用這些鬆弛曲線，可利用時間-溫度的疊加原理，將不同溫度
下的曲線依時間軸去作帄移，以重疊出特定溫度下的主曲線。在形成主曲線的過程當中，隨時記錄
每個溫度下所對應的特定帄移量，而上述的帄移量定義為 log Ta ，其中的 Ta 稱為溫度轉換因子
（temperature shift factor），其定義如下： 
T
t
a
t

0
                                         (5-2) 
上式中的 t０為參考時間；t 為轉變後的時間。若將上式的等號兩邊同取對數，則可得到： 
log log log logT
t
a t t
t
0
0
                        (5-3) 
    由上式可看出：若以對數作為時間軸的表示方式的話，那麼在兩溫度之間所顯示的帄移
量，就會等於 log Ta 。如前所述， Ta 會隨著溫度改變而變，所以可視 Ta 為溫度的函數。一般最常用
來描述 Ta 和溫度 T 之間關係的公式是由 Williams、Landel、Ferry 在 1995 年所提出的 WLF 公式，
其表示如下所示： 
 
 
log
ref
T
ref
c T T
a
c T T
1
2
 

 
                          (5-4) 
其中： Ta 為溫度轉換因子；c1、c2 為材料參數； refT 為參考溫度；T 為測詴溫度。此式已知 log Ta 、
T 、 refT ，之後可以利用商業統計軟體 SPSS 去疊代出材料參數 c1、c2 ，建立出 log Ta 和測詴溫度 T
的關係，如下圖所示： 
  
輸出網格檔匯入至 Moldex3D-RIM 做模流分析，以確定產品各部位的熟化度分佈，下圖是欲進行模
流分析的更限元素 3D 模型，其中包含進膠口的位置。 
 
圖 5-21 模流分析之 3D 更限元素模型 
 
材料的選擇上，這裡選用 Hitachi Chemical CEL-9200 的環氧樹酯材料，其材料性質參數均列
於錯誤! 找不到參照來源。~錯誤! 找不到參照來源。中。表 5-4 為模流分析的製程參數，此模擬仍
是改變模溫，從 160℃至 190℃，每隔 5℃作一次模擬，設定固化時間為 60 秒。表 5-是各層材料的
材料參數。 
 
 
 
 
 
表 5-4 模流分析製程參數 
製程參數 參數值 
模溫（℃） 160~190（間隔 5℃） 
充填時間（s） 5 
充填壓力（kgf/ cm2） 90 
固化時間（s） 60 
固化壓力（kgf/ cm2） 90 
圕料初始溫度（℃） 160 
初始熟化率 0 
 
表 5-5 各層材料參數表 
Material Young’s Modulus （MPa） Possion’s ratio CTE（ppm） 
EMC 23500 0.25 7(under 120℃) 
33(under 120℃) 
進膠口位置 
  
 
 
 
 
 
表 5-6 廣義麥斯威爾參數表 
i Ci λi(s) 
1 0.0589 1.1128×10-7 
2 0.0897 5.1219×10-6 
3 0.1385 7.9529×10-5 
4 0.1419 0.0009 
5 0.1995 0.0078 
6 0.1482 0.114 
7 0.0835 2.7581 
8 0.0567 454.4483 
9 0.0438 837865.4335 
10 0.0393 48990540432 
 
 
 
 
 
 
 
 
 
 
 
  
圖 5-23 後熟化過程升溫 10 秒後的翹曲量變化圖 
1
MN
MX
X
Y
Z
ANSYS_123_St                                                                    
0
.270E-03
.540E-03
.810E-03
.00108
.00135
.00162
.00189
.00216
.00243
JUN 20 2008
16:52:05
NODAL SOLUTION
STEP=2
SUB =1
TIME=3600
UZ       (AVG)
RSYS=0
DMX =.00462
SMX =.00243
 
圖 5-24 後熟化過程維持等溫 3600 秒後的翹曲量變化圖 
1
MN
MX
X
Y
Z
ANSYS_123_St                                                                    
-.024085
-.021409
-.018733
-.016057
-.013381
-.010705
-.008028
-.005352
-.002676
0
JUN 20 2008
16:53:38
NODAL SOLUTION
STEP=3
SUB =1
TIME=3610
UZ       (AVG)
RSYS=0
DMX =.04259
SMN =-.024085
 
圖 5-25 經過後熟化過程後降至室溫第 3610 秒的翹曲量變化圖 
 
    下圖兩條曲線分別表示：未經過後熟化製程，即剛開模的翹曲量（Cure+thermal）、以及經過後
熟化製程（Cure+thermal+PMC）的翹曲量。 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
圖 5- 27 後熟化過程產品翹曲量示意圖（模溫 180℃） 
 
    下圖是固定模溫 180℃，改變後熟化製程時間，預估產品翹曲量下降量的示意圖，，由模擬的
結果可看出當產品放置於恆溫後熟化烤箱中的時間越長，所降低的翹曲量越大，但是這種影響僅僅
在發生在尚未由後熟化溫度 175℃降至室溫 25℃過程當中。雖然說經過時間越長降低翹曲量越大，
但是所降低的幅度只更相當些微的改變而已，大約是降低 8×10-4mm，和降溫到室溫後所的得到翹曲
量降低的數目 2.75×10-2mm，來比較還是小的多，也就是說，要降低翹曲量的關鍵，仍是在於烤箱
溫度和室溫的差異。由此也可以看出過長時間的後熟化過程其實並不必要，一方面所降低的翹曲量
結果不明顯，另一方面則是會造成能源的浪費。 
-0.001
-0.0008
-0.0006
-0.0004
-0.0002
0
0.0002
D
ec
re
as
e 
of
 W
ar
pa
ge
 a
m
ou
nt
, m
m
 
圖 5- 28 不同後熟化時間下產品翹曲量降低量示意圖（模溫 180℃） 
PMC 
1800s 
PMC 
3600s 
PMC 
5400s 
PMC 
5400s 
PMC 
14400s 
PMC 
10800s 
  
型中心下緣(x=y=z=0)給予 y 及 z 方向位移等於 0 的邊界條件，並於後方給定 y 方向位移為 0 的條件，
邊界條件施加方式如圖 5-31(a)，各部位說明如圖 5-31(b)。 
 
圖 5-30 MCP 截面尺寸 
 
(a) FEM (Section_02) 
 
 
 
 
(b) 各部位元件說明 (Section_02) 
圖 5-31 MCP 之 FEM 與邊界條件 
    更限元素模擬中，所更材料均假設為均質且等向性，分析型態為線彈性類別，並不考慮材料非
線性行為。表 5-8 為堆疊型架構下的封裝產品之材料性質表，其中黏膠、基板與綠漆的楊氏模數與
CTE 皆設定為溫度之函數，矽晶則無溫度效應之考量，楊氏模數與 CTE 均為定值。 
 
 
 
 
 
S/M 
EMC 
BT 
Die 
D/A 
  
 
 
 
 
(a) V 場 
  
 
(b) U 場 
圖 5-32 V/U 場之雲紋影像與 FEM 結果比對(Section_02) 
 
圖 5-33 FEA 與雲紋結果比對(Section_02) 
 
 
 
Micro Moiré 後處理軟體之開發 
本軟體的設計帄台主要使用 The MathWorks, Inc 所出版的套裝軟體 MATLAB 7.0，這是一個以
專門處理矩陣運算而聞名的套裝軟體。 
  
 
圖 5-35 雲紋影像後處理程式介面 
 
 
圖 5-36 μm/pixel 計算 
 
 
輸入實體影像部分的實際尺
寸 
輸入濾波次
數 
執行疊圖與形成高解析相
位圖，選取欲觀測位置，
計算出變形量與應變值，
並且繪製成帄面圖寸 
顯示出不同位置 X 與
Y 方向的總變形量數 
處理 Imagen 軟體產
生之點資料，繪製成
帄面圖 
清除所更數據
寸 
  
[4] C. C. Pei, “Wire Sweep and Paddle Shift Modeling of IC Packages during Encapsulation Process,” 
Ph.D. Thesis, Dep. of Mechanical Engineering, National Cheng Kung University, Tainan, Taiwan, 
2005 
[5] K. Oota and K. Shigeno, “Development of Molding Compound for BGA,” 45th Electronic 
Component Conference, pp. 78-85, 1995. 
[6] H.H. Chiang, C. A. Hieber and K. K. Wang, “A Unified Simulation of the Filling and Postfilling 
Stages in Injection Molding, Part I: Formulation,” Polymer Engineering and Science, vol. 116, 1991. 
[7] U. F. Gonzalez, Shen and C. Cohen, “Rheological Characteristic of Fast-Reaction Thermosets 
throught Spiral Flow Experiments,” Polymer Engineering and Science, vol. 32, pp. 172~184, 1992. 
[8] L. S. Turng and V. W. Wang, “On the Simulation of Microelectronic Encapsulation with Epoxy 
Molding Compound,” Journal of Reinforced Plastic and Composites, vol. 12, pp. 506~519, 1993. 
[9] L. T. Nguyen, “Reactive Flow Simulation in Transfer Molding of IC Packages,” 43rd Electronic 
Components Conference, pp. 375~390, 1993. 
[10] W. B. Young, “Three Dimensional Nonisothermal Mold Filling Simulations in Resin Transfer 
Molding,” Polymer Composites, vol. 15, pp. 118~127, 1994. 
[11] M. K. Kang, “Simulation of Mold Filling Process During Resin Transfer Molding,” Journal of 
Material Process and Manufacturing Science, vol. 3, pp. 297~313, 1995. 
[12] Chang, R.Y., Yang, W.H., Hwang, S.J., and Su. F, “Three-Dimensional Modeling of Mold Filling in 
Microelectronics Encapsulation Process,” IEEE Transactions on Components and Packaging 
Technologies, vol. 27, pp. 200~209, 2004. 
[13] A. C. Loos and G. S. Springer, “Curing of the Epoxy Matrix Composites,” Journal of Composite 
Materials, pp. 135~169, 1983. 
[14] G. S. Springer, “Resin Flow During the Curing of Fiber Reinforced Composites,” Journal of 
Composite Materials, vol.16, pp. 400~410, 1982. 
[15] R. L. Frutiger, “The Effect of Flow on Cavity Surface Temperatures in Thermoset and Thermoplastic 
Injection Molding,” Polymer Engineering and Science, vol. 26, pp. 243~254, 1986. 
[16] Y. S. Chang, S. J. Hwang, H. H. Lee, and D. Y. Hwang, “Study of P-V-T-C Relation of EMC,” ASME 
Journal of Electronic Packaging, vol. 124, pp. 371~373, 2002. 
[17] S. Timoshenko, “Analysis of Bi-Material Thermostats,” Journal of Optimum Soc. Am, vol. 11, pp. 
233~255, 1925. 
[18] D. R. Olsen and H. M. Berg, “Properties of Die Bond Alloys Relating to Thermal Fatigue,” IEEE 
Components, Hybrids and Manufacturing Technology, vol. 12, pp. 257~263, 1979. 
[19] T. Y. Pan and Y. H. Pao, “Deformation in Multilayer Stacked Assemblies,” ASME Journal of 
Electronic Packaging, vol. 112, pp. 30~34, 1990. 
[20] P. M. Hall, “Thermal Expansivity and Thermal Stress in Multilayered Structures,” Thermal Stresses 
and Strain in Microelectronics Packaging, edited by J.H. Lau, Van Nostrand Reinhold, pp. 79~94, 
1993. 
[21] S. W. Lee, “Effect of Encapsulation Volume on the Coplanarity of Plastic Ball Grid Array Package,” 
The First Asia-Pacific Conference on Material and Processes in IC Encapsulation, pp. 17-1~17-4, 
1996. 
[22] E. Suhir, “Predicted Residual Bow of Thin Plastic Packages of Integrated Circuit Devices,” ASME 
  
[40] G. Kelly, C. Lyden, W. Lawton, J. barrett, A. Saboui, H. Page and J. B. Peters, “Importance of 
Molding Compound Chemical Shrinkage in the Stress an Warpage Analysis of PQFP’s,” IEEE 
Transactions on Components and Packaging Technologies, vol. 19, pp. 296-300, 1996. 
[41] W. C. Bushko and V. K. Stokes, “The Effects of Differential Mold-Surface Temperatures on the 
Warpage of Packed Injection-Molded Parts,” ANTEC, pp. 506~512, 1994. 
[42] R. C. Dunne and S. K. Sitaraman, “Process Modeling for Sequential Build-up of Multi-Layered 
Structures,” in Proc. 48th Electronic Components Technology Conference, pp. 351-361, 1998. 
[43] Jianjun Wang and Sheng Liu, “Sequential Processing Mechanics Modeling for a Model IC Package,” 
IEEE Transactions on Components and Packaging Technologies, vol. 20, pp. 335-342, 1997. 
[44] Y. Miyano, M. Shimbo and T. Kunio, “Residual Stresses and Warp Generated by One-side Quench of 
an Epoxy-resin Beam,” Experimental Mechanics, vol. 24, pp. 75~80, 1984. 
[45] T. S. Yeung and M. M. F. Yuen, “Warpage of IC Packages,” The First Asia-Pacific Conference on 
Materials and Processes in IC Encapsulation, pp. 4-1~4-10, 1996. 
[46] J. H. Park, J. K. Kim, M. M. F. Yuen, S. W. R. Lee, P. Tong and P. C. H. Chan, “Thermal Stress 
Analysis of a PQFP Moulding Processes: Comparison of Viscoelastic and Elastic Models,” Key 
Engineering Materials, vol. 145, pp. 1127~1132, 1998. 
[47] J. Wang, Z. Qian and S. Liu, “Process Induced Stresses of a Flip-Chip Packaging by Sequential 
Processing Molding Technique,” ASME Journal of Electronic Packaging, vol. 120, pp. 309~313, 
1998. 
[48] L. J. Ernst, C. van’t Hot, D. G. Yang, M. S. Kiasat, G. Q. Zhang, H. J. L. Bressers, J. F. J. Caers, A. W. 
J. den Boer, J. Janssen, “Mechanical Modeling and Characterization of the Curing Process of Underfill 
Materials,” Journal of Electronic Packaging, 124, 97-105, （2002）. 
[49] D.G. Yang, K.M.B. Jansen, L.J. Ernst, G.Q. Zhang, W.D. van Driel, H.J.L. Bressers, X.J. Fan, 
“Prediction of Process-Induced Warpage of IC Packages Encapsulated with Thermosetting Polymers,” 
Proceedings of Electronic Components and Technology Conference, 98-105 （2004）. 
[50] K.M.B. Jansen, L. Wang, D.G. Yang, C. van’t Hof, L.J. Ernst, H.J.L. Bressers and G.Q. Zhang 
“Constitutive Modeling of Moulding Compounds,” Proceedings of Electronic Components and 
Technology Conference, 890-894 （2004）. 
[51] Yang Rao, S.H. Shi, and C.P. Wong, “An Improved Methodology for Determining Temperature 
Dependent Moduli of Underfill Encapsulants,” IEEE TRANSACTIONS ON COMPONENTS AND 
PACKAGING TECHNOLOGY, Vol. 23, No.3 （2000）. 
[52] Zhuqing Zhang, Lianhua Fan, Suresh K. Sitaraman, and C.P. Wong, “Four-Laser Bending Beam 
Measurements and FEM Modeling of Underfill Induced Wafer Warpage,” Electronic Components and 
Technology Conference, pp747-753 （2004）. 
[53] Quach, A. and R. Simha, “Pressure-Volume-Temperature Properties and transition of Amorphous 
Polymers ; Polystyrene and Poly （orthomethylstyrene）,” Journal of Applied Physicals, 42, 4592-4605 
（1971）. 
[54] Zoller, P. Bolli, V. Pahud, and H. Ackermann, “Apparatus for measuring 
pressure-volume-temperature relationships of polymers” Review of Scientific Instruments, 45, 
948-952 （1976）. 
[55] Nishimura, T. and Y. Nakagawa, “Analysis of stress due to shrinkage in a hardening process of liquid 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
國科會補助專題研究計畫成果報告自評表 
請就研究內容與原計畫相符程度、達成預期目標情況、研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）、是否適
合在學術期刊發表或申請專利、主要發現或其他更關價值等，作一綜合評估。 
1. 請就研究內容與原計畫相符程度、達成預期目標情況作一綜合評估 
▓ 達成目標 
□ 未達成目標（請說明，以 100 字為限） 
□ 實驗失敗 
□ 因故實驗中斷 
□ 其他原因 
說明： 
 
 
 
2. 研究成果在學術期刊發表或申請專利等情形： 
論文：□已發表 □未發表之文稿 □撰寫中 □無 
專利：□已獲得 □申請中 □無 
技轉：□已技轉 □洽談中 □無 
其他：（以 100 字為限） 
  
出席國際學術會議心得報告 
                                                             
計畫編號 NSC 97-2221-E-006-183 
計畫名稱 晶片堆疊封裝的分析與實驗 
出國人員姓名 
服務機關及職稱 
黃聖杰 
國立成功大學機械系教授 
會議時間地點 2011 年 05 月 31 日至 06 月 03 日  美國佛羅里達州奧蘭多市 
會議名稱 ECTC 2011 
發表論文題目 
Characterization of Fine-Pitch Solder Bump Joint and Package Warpage 
for Low K High-Pin-Count Flip-Chip BGA through Shadow Moire and 
Micro Moire Techniques 
 
一、參加會議經過 
本人於 2011 年 05 月 30 日早上從台南出發，由桃園國際機場經美國底特律再到佛羅里達州
奧蘭多市，第二天起參加研討會，6 月 1 日上午發表論文，6 月 4 日研討會結束後隨即由美國奧蘭
多飛桃園機場返回，結束行程。 
 
二、與會心得 
此行的最大收穫，除與 IC 封裝領域內重要學者溝通討論外，心得包含下列各項： 
1. 所更 3D 封裝的 Sessions 全部爆滿，可以看出未來 3D 封裝為未來的趨勢，因為封裝密度可以
經由3D IC的方法增加許多，但3D封裝仍更一大段的路要走，由開始鑽洞，isolation layer, copper 
filling, 到 RDL 及 bonding 等，每一步驟均非常重要，而且會對品質更很大的影響，以往 copper 
filling 是最重要的一環，現則因為 bonding 時 solder bump 太小，幾乎整個 solder bump 變成
IMC，所以 bonding 變成最近大家矚目的一項技術。 
2. 3D 封裝更漸漸佔更更大塊的市場的趨勢，尤其是在高階封裝如行動裝置等，台灣則更工研院、
台積電及日月光等單位積極投入。 
3. ECTC Conference 參加的人，每年仍維持相當多的人數，但西方觀點與東方觀點更點不一樣，
西方著重在材料與設計，東方較重視製造，彼此之間的價值觀仍更點距離。 
4. 此次會議，台灣來參加的人相當多，但對於議程的參與仍待加強。 
5. 日本與韓國仍是亞洲國家參與的大宗，韓國人在封裝領域的著墨更是不容忽視，日本仍是封裝
技術領先國家之一。 
6. LED 類光電封裝，尤其在熱傳分析上，已經獲得各國的重視，更相當大量的論文在討論此方面
之研究，亞洲國家中，日本、韓國均大量投入，而台灣在此方面之投入似乎起步較慢。 
  
Abstract 
Flip chip-substrate interconnect joint reliability 
using either leaded, lead-free solder bumps or more 
recent Cu pillar, has been well recognized since the first 
flip chip package was developed and started volume 
production. Recently the relative displacement between 
the bump and bump pad, induced by package warpage, 
has received significantly increasing interest, especially 
for those devices with low K dielectric and fine-pitch 
interconnects (solder bump, eutectic tin-lead, lead free 
or Cu pillar), as the pitch becomes smaller and the 
package body size becomes larger. In order to 
quantitatively characterize the physical relation 
between package micron-level warpage and solder 
bump nano-level displacement, a systematic study of 
warpage characteristics of 1112-ball flip-chip BGA 
with and without a heat spreader was carried out in this 
study, using both Shadow Moiré technique and Micro 
Moiré interferometry. Shadow Moiré technique was 
used to characterize the overall package warpage 
between room temperature and solder ball reflow 
temperature of 230 °C. Micro Moiré interferometry was 
carried out at temperature range from room temperature 
to 114°C. Effects of a heat spreader on the total 
package warpage were characterized through Shadow 
Moiré measurement which clearly showed it is effective 
to alter the warpage pattern of a package from 
convex(w/o) to concave(w/), while the package 
warpage of both types of packages were well-controlled 
under 16um. Furthermore, the correlation between 
Shadow Moiré and Micro Moiré is also described in 
this study. A close correlation between two 
interferometry results is established. This study 
develops a very useful physical method enables a direct 
and quantitative estimation of solder bump 
displacement in terms of package-level warpage. 
Results can be used to evaluate chip-level interconnect 
reliability, packaging design and materials selection, 
particularly, for the next generation of Si nodes and the 
implementation of new low-K dielectric. 
 
Introduction 
Package warpage is always a major concern in 
semiconductor packaging due to different materials 
with different CTEs within a package such as ~17 for 
organic substrates, ~3.5 for Si chips, ~22 for solder 
bumps/ solder balls, and ~30 for underfill materials.  
During the operation of electronic devices, temperature 
cycles will cause thermal mismatch due to different 
material CTEs in a semiconductor package, which leads 
delamination or crack at various high stressed interfaces 
or locations and breaks down electric interconnections.  
As the advance of Si nodes, circuitry density 
becomes higher and chip dimension becomes smaller, 
the impact of a package warpage will easily cause low 
K dielectric to crack and fine pitch interconnection to 
fail.  Moreover, as the I/O from the chips keeps 
increasing, the interposer, i.e., the substrates, becomes 
larger to accommodate the high density circuitry 
causing more package warpage leading to more 
reliability issues, without proper control of package 
warpage. 
In this study, a high-pin count flip-chip 1112-ball 
BGA package was implemented as a test vehicle to 
understand the impact of package warpage on low K 
dielectric and on the solder bumps.  Two different 
FCBGA packages were measured, one with a heat 
spreader and one without a heat spreader.  The 
cross-sections of the FCBGA packages were illustrated 
in Figure 1. 
In Figure 1, the substrate is about three and five 
times larger than the Si chip in X-direction as well as in 
Y-direction. The CTE of the substrate is about six times 
larger than that of the Si chip; therefore, package 
warpage will have greater impact at the corners solder 
bumps on the Si chip which is more vulnerable for 
crack in low K dielectric and for failure at solder bump 
interfaces. 
Characterization of package warpage of FCBGA 
packages were conducted by Shadow Moiré technique 
  
measurement errors caused by light scattering from the 
solder balls. 
Therefore, FCBGA packages were prepared 
accordingly where the solder balls on the FCBAG 
packages were removed first as shown in Figure 4. 
 
 
 
     Before                 After 
Figure 4.  Before and after solder balls removal of 
FCBGA packages. 
 
The substrate surfaces on the ball sides were 
sprayed with white paint to effectively reflect the light 
to enhance the measurement accuracy as shown in 
Figure 5. 
 
       
 
     Before                 After 
Figure 5.   Before and after spraying white paint on 
the ball sides of the FCBGA substrates. 
 
Then, the samples were placed inside an 
Akrometrix for Shadow Moiré measurement with the 
measurement resolution of 2.5um. 
 
 
For Micro Moiré Measurement 
Sample preparation of Micro Moiré was quite 
different from Micro Moiré which was very 
complicated and sophisticated where a precise 
procedure needs to be closely followed; otherwise the 
measurement results will be distorted and can not be 
used for analysis.  A special grating has to be used to 
create fringes on the cross-section of samples as shown 
in Figure 6 where the resolution is 1200 lines/mm.  
The sample was first cut, cross-sectioned, and polished 
across the sample to the locations of interests as shown 
in Figure 7. The cross-sectioned sample along with a 
1200 lines/mm grating were prebaked in an oven at 
114°C for about an hour. A very thin layer of epoxy 
adhesive(less than 5m) was used to adhere a fringe 
grating on the cross-section of the sample at the 
temperature of 114°C. The baking processes continued 
for another 90 minutes to complete the 
sample-preparation processes.  After that, the samples 
are ready for Micro Moiré measurement as shown in 
Figure 8.  Optical microscopic pictures of the 
cross-sectioned samples are shown in Figure 9. 
 
 
 
  
 
Shadow Moiré Technique 
An Akrometrix Shadow Moiré instrument, PS-88 
Plus, was used to study the whole-field warpage of 
flip-chip BGA packages according to JEDEC 
STANDARD JDES22B112 where the related geometry 
is illustrated in Figure 10.  The pitch of grating used in 
this study was 100 lpi with a fringe value about 254μm 
where the corresponding resolution can reach as low as 
2.5μm.  Before each measurement, the sample was 
placed on the stage and raised until gently touching the 
grating, then the stage was brought down to a distance 
about 50mils from the grating.  The first set of data 
was collected at room temperature.  Then the 
temperature was raised by three IR heaters to the next 
measurement point chosen from the temperature profile 
of the desired reflow processes. The measurement 
processes repeated following the heat-up and cool down 
cycles.  Data were calculated based on phase images 
that were then converted and displayed into 3D contour 
plots as well as diagonal corner-to-corner line scans as 
shown in Figure 11 and Figure 12 for warpage data 
visualization.  The warpage profile of a package was 
defined by vertical displacement at specific 
temperatures can thus be measured and obtained, for 
example, from room temperature to 230°C under a 
simulated reflow process.  
 
 
Figure 10. Shadow Moiré instrument. 
 
 
Figure 11. A 3D contour plot from Shadow Moiré 
measurement. 
 
 
Figure 12. Diagonal corner-to-corner line scans 
Shadow Moiré measurement. 
 
Micro Moiré Interferometry 
Similar to Shadow Moiré technique but with more 
complicated optical designs, operation procedure and 
fringe analysis, Micro Moiré interferometry implements 
a High Resolution Phase-Shift Moiré Interferometer to 
measure in-plane displacement fields to study localized 
strain distributions within a package but with much 
higher spatial resolution and sensitivity than Shadow 
Moiré technique. The optical schematic of a Moiré 
interferometer is illustrated in Figure 13.  The laser 
beam was radiated at the 45
o
 mirror then reflected to 
the standard grating with the resolution of 1200 
lines/mm where the laser beam was split into four 
diffractive beams with  1 of diffractive order, two in 
V-field and two in U-field.  Then these four diffractive 
beams were reflected from the corresponding plane 
mirrors then interfered with the grating adhered on the 
measured sample to form an image of virtual 
  
 
(a) With a heat spreader at 230°C 
 
 
(b) Without a heat spreader at 230°C 
Figure 14.  3D contour plots of FCBGA packages (a) 
with and (b) without a heat spreader measured by an 
Akrometrix at 230°C. 
 
 
(a) With a heat spreader at 230°C 
 
 
(b) Without a heat spreader at 230°C 
Figure 15.  Diagonal corner-to-corner line scans of 
FCBGA packages (a) with and (b) without a heat 
spreader measured by an Akrometrix at 230°C. 
A warpage vs. temperature is plotted from the 
measurement results, as shown in Figure 16 where it 
clearly shows that package warpages of FCBGA 
packages with and without a heat spreader are concave 
of +11um and convex of -16um respectively. 
 
Figure 16. Plot of warpage vs. temperature. 
With an added heat spreader, the package warpage 
can be changed from convex to concave.  However, no 
matter what FCBGA packages were with or without a 
heat spreader, the package warpage were well 
controlled within 16um ranges as shown in Table 1. 
 
Table 1. Shadow Moiré measurement results of 
FCBGA packages with and without a heat spreader 
where the convex warpage are yellow-highlighted. 
 
 
 
Micro Moiré Measurement 
FCBGA packages with and without a heat spreader 
were also analyzed by Micro Moiré interferometry to 
measure the U-field and V-field displacement along the 
cross-section of interests.  The measured U-field and 
V-field thermal displacement fringe patterns with 90°C 
temperature gradients were recorded and shown in 
Figure 17 for FCBGA packages with a heat spreader 
and in Figure 18 for FCBGA packages without a heat 
  
 
Cross-section 
 
 
U field 
 
 
V field 
Figure 19. Phase images of the far left corner of the Si 
chip of FCBGA packages with a heat spreader 
measured by Micro Moiré interferometer cooling down 
from 114°C to room temperature with 90°C of 
temperature gradient. 
 
 
Cross-section 
 
 
U field 
 
 
V field 
Figure 20. Phase images of the far left corner of the Si 
chip of FCBGA packages without a heat spreader 
measured by Micro Moiré interferometer cooling down 
from 114°C to room temperature with 90°C of 
temperature gradient. 
 
From phase images of Micro Moiré measurement, 
the corresponding displacement can be calculated from 
  
measurement of Shadow Moiré and Micro Moiré can 
be analyzed and compared. 
 
   
  
(a) With a heat spreader 
 
  
  
 (b) Without a heat spreader 
Figure 22. Shadow Moiré measurement of FCBGA 
packages (a) with and (b) without a heat spreader along 
the cross-section as it was done in Micro Moiré 
measurement. 
 
3D contour plots and diagonal line scans by Shadow 
Moiré measurement at 114
o
C are shown in Figure 23 
and Figure 24, respectively. 
 
 
(a) With a heat spreader at 114°C 
 
 
(b) Without a heat spreader at 114°C 
Figure 23.  3D contour plots of FCBGA packages (a) 
with and (b) without a heat spreader measured by an 
Akrometrix at 114°C. 
 
 
(a) With a heat spreader at 114°C 
 
 
(b) Without a heat spreader at 114°C 
  
Moreover, the effects of a heat spreader on the total 
package warpage can alter the warpage pattern of a 
package from convex (w/o) to concave (w/). 
(b) From the measurement results of Micro Moiré 
interferometer, it can clearly be seen that the fringe 
density in the Si chip is smaller than in the substrate 
and the substrate is smaller than in the gap between the 
Si chip and the substrate which represents that stresses 
are concentrated at the gap between the Si chip and the 
substrate.  Moreover, the fringe density of FCBGA 
packages with a heat spreader is smaller than the one 
without a heat spreader which represents that FCBGA 
packages with a heat spreader has less package warpage 
than the ones without a heat spreader.  This conclusion 
drawn from Micro Moiré measurement matched with 
the one from Shadow Moiré measurement. 
(c) From the U-field measurement results of Micro 
Moiré interferometer, CTEs of the Si chip and of the 
substrate of FCBGA packages without a heat spreader 
are calculated and are 3.9 and 13.2 respectively where 
the CTEs from literature search is 3.5 and 18 
respectively which is a good match since there is a 
multi-layer circuitry on the Si chip and in the substrate 
which will slightly change the measured CTEs from the 
literature values.  
(d) In order to make good correlations between 
Shadow Moiré and Micro Moiré, Shadow Moiré 
measurement were performed at the temperature of 
114
o
C along the same cross-section as Micro Moiré 
measurement.  There are good correlations between 
Shadow Moiré and Micro Moiré measurement where 
the package warpage within the Si chip area of FCBGA 
packages with and without a heat spreader measured by 
Shadow Moiré and by Micro Moiré are 6um vs. 8.3um 
and 8um vs. 10.8um respectively.  
This study develops a very useful physical method 
enables a direct and quantitative estimation of solder 
bump displacement in terms of package-level warpage. 
Results can be used to evaluate chip-level interconnect 
reliability, packaging design and materials selection, 
particularly, for the next generation of Si nodes and the 
implementation of new low-K dielectric. 
Acknowledgments 
The authors would like to acknowledge Dr. De-Shin 
Liu of Mechanical Engineering Department of National 
Chung Cheng University, Chia-Yi, ROC, to advice on 
Moiré interferometry measurement and analysis. 
 
References 
1. David W. Wang, Hsiang-Ming Huang, Shu-Ching 
Ho, An-Hong Liu, and De-Shin Liu, "Study of 
Warpage Characteristics of Molded Stacked-Die 
MCP Using Shadow Moiré and Micro Moiré 
Techniques", Proc 59
th
 Electronic Components and 
Technology Conf, Las Vegas, June 1 to June 4, 
2010, pp. 1968-1973. 
2. M. Chang, C.-P. Hu and J.C. Wyant, “Phase Shifting 
Holographic Interferometry,” Conf. Proc. SPIE 
Optics in Engineering Measurement, Vol. 599 
(1985), pp. 149-154 
3. Y. Guo, and C.G. Woychik, “Thermal strain 
measurements    of solder joints in second level 
interconnections using moiré interferometry,” 
ASME Journal of Electronic Packaging, Vol. 114 
(1992), pp. 88-92. 
4. B.T. Han, Y. Guo, and C.K. Lim, Applications of 
moiré and microscopic moiré interferometry to 
electronic packaging product development, Fourth 
Annual IEEE Dual-Use Technologies and 
Application Conference, Rome, N.Y., May. 1994. 
5. A.F. Bastawros, A. S, Voloshin, “Mixed Mode Stress 
Intensity Factors by Fractional Fringe Moirè 
Interferometry”, Proc. 1990 Society of Experimental 
Mechanics Spring Conf., 1990, pp.69-75. 
6. Mikel R. Miller, Xiang Dai, Guotao Wang and Paul 
S. Ho, “Study of Thermal Deformation in 
High-Density Electric Packages Using High 
Resolution Moiré Interferometry”, ChipMOS 
Technical Symposium, 2001, pp. 231-236. 
 出席國際學術會議心得報告 
                                                             
計畫編號 NSC 97-2221-E-006-183 
計畫名稱 晶片堆疊封裝的分析與實驗 
出國人員姓名 
服務機關及職稱 
黃聖杰 
國立成功大學機械系教授 
會議時間地點 2011 年 05 月 31 日至 06 月 03 日  美國佛羅里達州奧蘭多市 
會議名稱 ECTC 2011 
發表論文題目 
Characterization of Fine-Pitch Solder Bump Joint and Package Warpage 
for Low K High-Pin-Count Flip-Chip BGA through Shadow Moire and 
Micro Moire Techniques 
 
一、參加會議經過 
本人於 2011 年 05 月 30 日早上從台南出發，由桃園國際機場經美國底特律再到佛羅里達州
奧蘭多市，第二天起參加研討會，6 月 1 日上午發表論文，6 月 4 日研討會結束後隨即由美國奧蘭
多飛桃園機場返回，結束行程。 
 
二、與會心得 
此行的最大收穫，除與 IC 封裝領域內重要學者溝通討論外，心得包含下列各項： 
1. 所有 3D 封裝的 Sessions 全部爆滿，可以看出未來 3D 封裝為未來的趨勢，因為封裝密度可以
經由3D IC的方法增加許多，但3D封裝仍有一大段的路要走，由開始鑽洞，isolation layer, copper 
filling, 到 RDL 及 bonding 等，每一步驟均非常重要，而且會對品質有很大的影響，以往 copper 
filling 是最重要的一環，現則因為 bonding 時 solder bump 太小，幾乎整個 solder bump 變成
IMC，所以 bonding 變成最近大家矚目的一項技術。 
2. 3D 封裝有漸漸佔有更大塊的市場的趨勢，尤其是在高階封裝如行動裝置等，台灣則有工研院、
台積電及日月光等單位積極投入。 
3. ECTC Conference 參加的人，每年仍維持相當多的人數，但西方觀點與東方觀點有點不一樣，
西方著重在材料與設計，東方較重視製造，彼此之間的價值觀仍有點距離。 
4. 此次會議，台灣來參加的人相當多，但對於議程的參與仍待加強。 
5. 日本與韓國仍是亞洲國家參與的大宗，韓國人在封裝領域的著墨更是不容忽視，日本仍是封裝
技術領先國家之一。 
6. LED 類光電封裝，尤其在熱傳分析上，已經獲得各國的重視，有相當大量的論文在討論此方面
之研究，亞洲國家中，日本、韓國均大量投入，而台灣在此方面之投入似乎起步較慢。 
 Abstract 
Flip chip-substrate interconnect joint reliability 
using either leaded, lead-free solder bumps or more 
recent Cu pillar, has been well recognized since the first 
flip chip package was developed and started volume 
production. Recently the relative displacement between 
the bump and bump pad, induced by package warpage, 
has received significantly increasing interest, especially 
for those devices with low K dielectric and fine-pitch 
interconnects (solder bump, eutectic tin-lead, lead free 
or Cu pillar), as the pitch becomes smaller and the 
package body size becomes larger. In order to 
quantitatively characterize the physical relation 
between package micron-level warpage and solder 
bump nano-level displacement, a systematic study of 
warpage characteristics of 1112-ball flip-chip BGA 
with and without a heat spreader was carried out in this 
study, using both Shadow Moiré technique and Micro 
Moiré interferometry. Shadow Moiré technique was 
used to characterize the overall package warpage 
between room temperature and solder ball reflow 
temperature of 230 °C. Micro Moiré interferometry was 
carried out at temperature range from room temperature 
to 114°C. Effects of a heat spreader on the total 
package warpage were characterized through Shadow 
Moiré measurement which clearly showed it is effective 
to alter the warpage pattern of a package from 
convex(w/o) to concave(w/), while the package 
warpage of both types of packages were well-controlled 
under 16um. Furthermore, the correlation between 
Shadow Moiré and Micro Moiré is also described in 
this study. A close correlation between two 
interferometry results is established. This study 
develops a very useful physical method enables a direct 
and quantitative estimation of solder bump 
displacement in terms of package-level warpage. 
Results can be used to evaluate chip-level interconnect 
reliability, packaging design and materials selection, 
particularly, for the next generation of Si nodes and the 
implementation of new low-K dielectric. 
 
Introduction 
Package warpage is always a major concern in 
semiconductor packaging due to different materials 
with different CTEs within a package such as ~17 for 
organic substrates, ~3.5 for Si chips, ~22 for solder 
bumps/ solder balls, and ~30 for underfill materials.  
During the operation of electronic devices, temperature 
cycles will cause thermal mismatch due to different 
material CTEs in a semiconductor package, which leads 
delamination or crack at various high stressed interfaces 
or locations and breaks down electric interconnections.  
As the advance of Si nodes, circuitry density 
becomes higher and chip dimension becomes smaller, 
the impact of a package warpage will easily cause low 
K dielectric to crack and fine pitch interconnection to 
fail.  Moreover, as the I/O from the chips keeps 
increasing, the interposer, i.e., the substrates, becomes 
larger to accommodate the high density circuitry 
causing more package warpage leading to more 
reliability issues, without proper control of package 
warpage. 
In this study, a high-pin count flip-chip 1112-ball 
BGA package was implemented as a test vehicle to 
understand the impact of package warpage on low K 
dielectric and on the solder bumps.  Two different 
FCBGA packages were measured, one with a heat 
spreader and one without a heat spreader.  The 
cross-sections of the FCBGA packages were illustrated 
in Figure 1. 
In Figure 1, the substrate is about three and five 
times larger than the Si chip in X-direction as well as in 
Y-direction. The CTE of the substrate is about six times 
larger than that of the Si chip; therefore, package 
warpage will have greater impact at the corners solder 
bumps on the Si chip which is more vulnerable for 
crack in low K dielectric and for failure at solder bump 
interfaces. 
Characterization of package warpage of FCBGA 
packages were conducted by Shadow Moiré technique 
and Micro Moiré interferometry where Shadow Moiré 
technique was used to characterize the overall package 
  
 
     Before                 After 
Figure 4.  Before and after solder balls removal of 
FCBGA packages. 
 
The substrate surfaces on the ball sides were 
sprayed with white paint to effectively reflect the light 
to enhance the measurement accuracy as shown in 
Figure 5. 
 
       
 
     Before                 After 
Figure 5.   Before and after spraying white paint on 
the ball sides of the FCBGA substrates. 
 
Then, the samples were placed inside an 
Akrometrix for Shadow Moiré measurement with the 
measurement resolution of 2.5um. 
 
 
For Micro Moiré Measurement 
Sample preparation of Micro Moiré was quite 
different from Micro Moiré which was very 
complicated and sophisticated where a precise 
procedure needs to be closely followed; otherwise the 
measurement results will be distorted and can not be 
used for analysis.  A special grating has to be used to 
create fringes on the cross-section of samples as shown 
in Figure 6 where the resolution is 1200 lines/mm.  
The sample was first cut, cross-sectioned, and polished 
across the sample to the locations of interests as shown 
in Figure 7. The cross-sectioned sample along with a 
1200 lines/mm grating were prebaked in an oven at 
114°C for about an hour. A very thin layer of epoxy 
adhesive(less than 5m) was used to adhere a fringe 
grating on the cross-section of the sample at the 
temperature of 114°C. The baking processes continued 
for another 90 minutes to complete the 
sample-preparation processes.  After that, the samples 
are ready for Micro Moiré measurement as shown in 
Figure 8.  Optical microscopic pictures of the 
cross-sectioned samples are shown in Figure 9. 
 
 
 
Figure 6. A special grating for Micro Moiré 
measurement. 
 
 this study was 100 lpi with a fringe value about 254μm 
where the corresponding resolution can reach as low as 
2.5μm.  Before each measurement, the sample was 
placed on the stage and raised until gently touching the 
grating, then the stage was brought down to a distance 
about 50mils from the grating.  The first set of data 
was collected at room temperature.  Then the 
temperature was raised by three IR heaters to the next 
measurement point chosen from the temperature profile 
of the desired reflow processes. The measurement 
processes repeated following the heat-up and cool down 
cycles.  Data were calculated based on phase images 
that were then converted and displayed into 3D contour 
plots as well as diagonal corner-to-corner line scans as 
shown in Figure 11 and Figure 12 for warpage data 
visualization.  The warpage profile of a package was 
defined by vertical displacement at specific 
temperatures can thus be measured and obtained, for 
example, from room temperature to 230°C under a 
simulated reflow process.  
 
 
Figure 10. Shadow Moiré instrument. 
 
 
Figure 11. A 3D contour plot from Shadow Moiré 
measurement. 
 
 
Figure 12. Diagonal corner-to-corner line scans 
Shadow Moiré measurement. 
 
Micro Moiré Interferometry 
Similar to Shadow Moiré technique but with more 
complicated optical designs, operation procedure and 
fringe analysis, Micro Moiré interferometry implements 
a High Resolution Phase-Shift Moiré Interferometer to 
measure in-plane displacement fields to study localized 
strain distributions within a package but with much 
higher spatial resolution and sensitivity than Shadow 
Moiré technique. The optical schematic of a Moiré 
interferometer is illustrated in Figure 13.  The laser 
beam was radiated at the 45
o
 mirror then reflected to 
the standard grating with the resolution of 1200 
lines/mm where the laser beam was split into four 
diffractive beams with  1 of diffractive order, two in 
V-field and two in U-field.  Then these four diffractive 
beams were reflected from the corresponding plane 
mirrors then interfered with the grating adhered on the 
measured sample to form an image of virtual 
interference fringes with a resolution of 2400 lines/mm 
which were captured by a CCD camera for further 
analysis. 
An upgraded PEMI (Portable Engineering Moiré 
Interferometer) system was used for Micro Moiré 
measurement. Prior to performing measurement, the 
system was adjusted with a new grating for optical path 
alignment. The sample, with the grating mounted, was 
adhered on the stage for position alignment to ensure 
that the cross-section of the sample is perpendicular to 
the optical path, so that Moiré fringes could clearly be 
 (b) Without a heat spreader at 230°C 
Figure 14.  3D contour plots of FCBGA packages (a) 
with and (b) without a heat spreader measured by an 
Akrometrix at 230°C. 
 
 
(a) With a heat spreader at 230°C 
 
 
(b) Without a heat spreader at 230°C 
Figure 15.  Diagonal corner-to-corner line scans of 
FCBGA packages (a) with and (b) without a heat 
spreader measured by an Akrometrix at 230°C. 
A warpage vs. temperature is plotted from the 
measurement results, as shown in Figure 16 where it 
clearly shows that package warpages of FCBGA 
packages with and without a heat spreader are concave 
of +11um and convex of -16um respectively. 
 
Figure 16. Plot of warpage vs. temperature. 
With an added heat spreader, the package warpage 
can be changed from convex to concave.  However, no 
matter what FCBGA packages were with or without a 
heat spreader, the package warpage were well 
controlled within 16um ranges as shown in Table 1. 
 
Table 1. Shadow Moiré measurement results of 
FCBGA packages with and without a heat spreader 
where the convex warpage are yellow-highlighted. 
 
 
 
Micro Moiré Measurement 
FCBGA packages with and without a heat spreader 
were also analyzed by Micro Moiré interferometry to 
measure the U-field and V-field displacement along the 
cross-section of interests.  The measured U-field and 
V-field thermal displacement fringe patterns with 90°C 
temperature gradients were recorded and shown in 
Figure 17 for FCBGA packages with a heat spreader 
and in Figure 18 for FCBGA packages without a heat 
spreader along the corresponding cross-section of 
interests respectively.  Each fringe has a displacement 
of 0.417um which can be used to calculate the total 
displacement of the whole Si chip and portions of the 
substrate in U-field and in V-field respectively. 
 
 
Cross-section 
 
U field 
 
V field 
  
V field 
Figure 19. Phase images of the far left corner of the Si 
chip of FCBGA packages with a heat spreader 
measured by Micro Moiré interferometer cooling down 
from 114°C to room temperature with 90°C of 
temperature gradient. 
 
 
Cross-section 
 
 
U field 
 
 
V field 
Figure 20. Phase images of the far left corner of the Si 
chip of FCBGA packages without a heat spreader 
measured by Micro Moiré interferometer cooling down 
from 114°C to room temperature with 90°C of 
temperature gradient. 
 
From phase images of Micro Moiré measurement, 
the corresponding displacement can be calculated from 
the fringe count in U-field and in V-field respectively 
which are listed in Table 2. 
 
Table 2. Calculated package warpage by Micro Moiré 
measurement cooling down from 114°C to room 
temperature with 90°C of temperature gradient 
 
Items With a heat 
spreader 
Without a heat 
spreader 
V-field total 
fringes 
20 26 
V-field 
warpage 
(m) 
8.3 10.8 
Items Chip Substrate Chip Substrate 
U-field total 
fringes 
2 14 6 20 
U-field 
warpage 
(m) 
0.8 5.8 2.5 8.3 
 
   
 (b) Without a heat spreader 
Figure 22. Shadow Moiré measurement of FCBGA 
packages (a) with and (b) without a heat spreader along 
the cross-section as it was done in Micro Moiré 
measurement. 
 
3D contour plots and diagonal line scans by Shadow 
Moiré measurement at 114
o
C are shown in Figure 23 
and Figure 24, respectively. 
 
 
(a) With a heat spreader at 114°C 
 
 
(b) Without a heat spreader at 114°C 
Figure 23.  3D contour plots of FCBGA packages (a) 
with and (b) without a heat spreader measured by an 
Akrometrix at 114°C. 
 
 
(a) With a heat spreader at 114°C 
 
 
(b) Without a heat spreader at 114°C 
Figure 24.  Diagonal line scans of FCBGA packages 
(a) with and (b) without a heat spreader measured by an 
Akrometrix at 114°C. 
 
From the specific line scans of FCBGA packages 
with and without a heat spreader along the 
cross-sections as the Micron Moiré measurement, the 
calculated package warpages within the Si chip area are 
around 6um and 8um respectively as illustrated in 
Figure 25.   
 
The measurements of Shadow Moiré as well as 
Micro Moiré are summarized in Table 3. 
 
 
 (d) In order to make good correlations between 
Shadow Moiré and Micro Moiré, Shadow Moiré 
measurement were performed at the temperature of 
114
o
C along the same cross-section as Micro Moiré 
measurement.  There are good correlations between 
Shadow Moiré and Micro Moiré measurement where 
the package warpage within the Si chip area of FCBGA 
packages with and without a heat spreader measured by 
Shadow Moiré and by Micro Moiré are 6um vs. 8.3um 
and 8um vs. 10.8um respectively.  
This study develops a very useful physical method 
enables a direct and quantitative estimation of solder 
bump displacement in terms of package-level warpage. 
Results can be used to evaluate chip-level interconnect 
reliability, packaging design and materials selection, 
particularly, for the next generation of Si nodes and the 
implementation of new low-K dielectric. 
Acknowledgments 
The authors would like to acknowledge Dr. De-Shin 
Liu of Mechanical Engineering Department of National 
Chung Cheng University, Chia-Yi, ROC, to advice on 
Moiré interferometry measurement and analysis. 
 
References 
1. David W. Wang, Hsiang-Ming Huang, Shu-Ching 
Ho, An-Hong Liu, and De-Shin Liu, "Study of 
Warpage Characteristics of Molded Stacked-Die 
MCP Using Shadow Moiré and Micro Moiré 
Techniques", Proc 59
th
 Electronic Components and 
Technology Conf, Las Vegas, June 1 to June 4, 
2010, pp. 1968-1973. 
2. M. Chang, C.-P. Hu and J.C. Wyant, “Phase Shifting 
Holographic Interferometry,” Conf. Proc. SPIE 
Optics in Engineering Measurement, Vol. 599 
(1985), pp. 149-154 
3. Y. Guo, and C.G. Woychik, “Thermal strain 
measurements    of solder joints in second level 
interconnections using moiré interferometry,” 
ASME Journal of Electronic Packaging, Vol. 114 
(1992), pp. 88-92. 
4. B.T. Han, Y. Guo, and C.K. Lim, Applications of 
moiré and microscopic moiré interferometry to 
electronic packaging product development, Fourth 
Annual IEEE Dual-Use Technologies and 
Application Conference, Rome, N.Y., May. 1994. 
5. A.F. Bastawros, A. S, Voloshin, “Mixed Mode Stress 
Intensity Factors by Fractional Fringe Moirè 
Interferometry”, Proc. 1990 Society of Experimental 
Mechanics Spring Conf., 1990, pp.69-75. 
6. Mikel R. Miller, Xiang Dai, Guotao Wang and Paul 
S. Ho, “Study of Thermal Deformation in 
High-Density Electric Packages Using High 
Resolution Moiré Interferometry”, ChipMOS 
Technical Symposium, 2001, pp. 231-236. 
7. Han, D.  B.  and Ifju, P. , High Sensitivity Moiré: 
Experimental Analysis for mechanics and Materials, 
Spring-Verlag (New York, 1994) 
8. Wang, Guotao et al, “Solder Joint Stress in a 
Cavity-up Flex- Based BGA”, Chip Scale Review, 
Technical Forum, April, 2001 
9. Dai, X.  and Ho, P. S.  “Thermo-Mechanical 
Deformation of Underfilled Flip-chip Packaging”, 
21st IEEE/CPM International Electronics 
Manufacturing Technology Symposium, 1997, pp. 
326-333 
10. Guo, Y.   et al, "Solder ball connect (SBC) 
assemblies under thermal loading: I.  Deformation 
measurement via moiré interferometry, and its 
interpretation", IBM J.  Res.  Develop, Vol. 37 
(1993), pp. 635-648 
11. Wang, Guotao et al, “Thermal Deformation 
Analysis on Flip-Chip Packages using High 
Resolution Moiré Interferometry”, Inter Society 
Conference on Thermal Phenomena, 2002, pp. 
869-875 
12. Dai, X.  et al, “In-situ Moiré interferometry study 
of thermomechanical deformation in glob-top 
encapsulated chip-onboard packaging,” 
Experimental/Numerical Mechanics in Electronic 
Packaging (vol. 1, 1996) 
國科會補助計畫衍生研發成果推廣資料表
日期:2011/10/31
國科會補助計畫
計畫名稱: 晶片堆疊封裝的分析與實驗
計畫主持人: 黃聖杰
計畫編號: 98-2221-E-006-046-MY2 學門領域: 應力應變與成型
無研發成果推廣資料
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
無 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
 
