INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Desktop/EE 316/Labs/Lab_2/Lab_2.srcs/sources_1/new/Mux_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port d is not allowed [C:/Users/Alex/Desktop/EE 316/Labs/Lab_2/Lab_2.srcs/sources_1/new/Mux_behavioral.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Desktop/EE 316/Labs/Lab_2/Lab_2.srcs/sources_1/new/tb_Mux_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Mux_behavioral
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Desktop/EE 316/Labs/lab2_2/lab2_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
