
---------- Begin Simulation Statistics ----------
final_tick                               16944250395726                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 194757                       # Simulator instruction rate (inst/s)
host_mem_usage                               17128432                       # Number of bytes of host memory used
host_op_rate                                   296878                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5131.09                       # Real time elapsed on the host
host_tick_rate                               10202041                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999315843                       # Number of instructions simulated
sim_ops                                    1523307146                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.052348                       # Number of seconds simulated
sim_ticks                                 52347561372                       # Number of ticks simulated
system.cpu0.Branches                                3                       # Number of branches fetched
system.cpu0.committedInsts                         14                       # Number of instructions committed
system.cpu0.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      2946295                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         7907                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      5535087                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         7907                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  19                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    11                       # Number of float alu accesses
system.cpu0.num_fp_insts                           11                       # number of float instructions
system.cpu0.num_fp_register_reads                  17                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  9                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   15                       # Number of integer alu accesses
system.cpu0.num_int_insts                          15                       # number of integer instructions
system.cpu0.num_int_register_reads                 28                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu0.num_load_insts                          5                       # Number of load instructions
system.cpu0.num_mem_refs                            5                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       11     50.00%     50.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  1      4.55%     54.55% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     54.55% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     54.55% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  2      9.09%     63.64% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  1      4.55%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 1      4.55%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 1      4.55%     77.27% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::MemRead                       1      4.55%     81.82% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     81.82% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     18.18%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        22                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                3                       # Number of branches fetched
system.cpu1.committedInsts                         14                       # Number of instructions committed
system.cpu1.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      2944561                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         7926                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      5530572                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         7926                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  19                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    11                       # Number of float alu accesses
system.cpu1.num_fp_insts                           11                       # number of float instructions
system.cpu1.num_fp_register_reads                  17                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  9                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   15                       # Number of integer alu accesses
system.cpu1.num_int_insts                          15                       # number of integer instructions
system.cpu1.num_int_register_reads                 28                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu1.num_load_insts                          5                       # Number of load instructions
system.cpu1.num_mem_refs                            5                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       11     50.00%     50.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  1      4.55%     54.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     54.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     54.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  2      9.09%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  1      4.55%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 1      4.55%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 1      4.55%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::MemRead                       1      4.55%     81.82% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  4     18.18%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        22                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                3                       # Number of branches fetched
system.cpu2.committedInsts                         14                       # Number of instructions committed
system.cpu2.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2944270                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         7900                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      5531520                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         7900                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  19                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    11                       # Number of float alu accesses
system.cpu2.num_fp_insts                           11                       # number of float instructions
system.cpu2.num_fp_register_reads                  17                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  9                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   15                       # Number of integer alu accesses
system.cpu2.num_int_insts                          15                       # number of integer instructions
system.cpu2.num_int_register_reads                 28                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu2.num_load_insts                          5                       # Number of load instructions
system.cpu2.num_mem_refs                            5                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       11     50.00%     50.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  1      4.55%     54.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     54.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     54.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  2      9.09%     63.64% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  1      4.55%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 1      4.55%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 1      4.55%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::MemRead                       1      4.55%     81.82% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     81.82% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  4     18.18%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        22                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.committedInsts                         14                       # Number of instructions committed
system.cpu3.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      2944562                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         7926                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      5530577                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         7926                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  19                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    11                       # Number of float alu accesses
system.cpu3.num_fp_insts                           11                       # number of float instructions
system.cpu3.num_fp_register_reads                  17                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  9                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   15                       # Number of integer alu accesses
system.cpu3.num_int_insts                          15                       # number of integer instructions
system.cpu3.num_int_register_reads                 28                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu3.num_load_insts                          5                       # Number of load instructions
system.cpu3.num_mem_refs                            5                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       11     50.00%     50.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  1      4.55%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  2      9.09%     63.64% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  1      4.55%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 1      4.55%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 1      4.55%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::MemRead                       1      4.55%     81.82% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     81.82% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  4     18.18%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        22                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      4676743                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        9362220                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       479705                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1029061                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        147102229                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        71477975                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            381087492                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.628799                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.628799                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        410831621                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       196414158                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  14550                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       276386                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        25806370                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.552611                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            81101363                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          17191925                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       47147565                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     64921309                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          898                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     17770401                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    412257161                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     63909438                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       458019                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    401270012                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        820484                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       118513                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        275634                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles      1484596                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents          585                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       154258                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       122128                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        560741760                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            401108334                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.555957                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        311748551                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.551582                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             401180429                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       331831638                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      152228587                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.590332                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.590332                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass         1603      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    196557027     48.93%     48.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2065182      0.51%     49.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      4078987      1.02%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      5780090      1.44%     51.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     51.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     51.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      2220729      0.55%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     42683100     10.62%     63.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt     12443994      3.10%     66.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      2409723      0.60%     66.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     50297631     12.52%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt      1963404      0.49%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     11406338      2.84%     82.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      5411655      1.35%     83.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     52612403     13.10%     97.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     11796171      2.94%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     401728037                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      223757773                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    445231208                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    221087830                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    244085504                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            3236241                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008056                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          53586      1.66%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu         43645      1.35%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       341425     10.55%     13.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       322897      9.98%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        492449     15.22%     38.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       374217     11.56%     50.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead       826192     25.53%     75.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       781830     24.16%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     181204902                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    518731497                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    180020504                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    199341799                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         412257161                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        401728037                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     31169557                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        85093                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined     32376642                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    157185303                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.555761                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.586999                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     59385924     37.78%     37.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     11985794      7.63%     45.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     14237784      9.06%     54.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     14298412      9.10%     63.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     17264890     10.98%     74.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     13878380      8.83%     83.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     11292180      7.18%     90.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      6568613      4.18%     94.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      8273326      5.26%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    157185303                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.555524                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      5002199                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       558567                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     64921309                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     17770401                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      156302959                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               157199853                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                     67                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        146943827                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        71400995                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249731070                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            380677587                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.629477                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.629477                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        410390531                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       196203795                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  14452                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       276092                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        25778628                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.549879                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            81014730                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          17173577                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       47206092                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     64852175                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          908                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     17751532                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    411817394                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     63841153                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       457414                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    400840567                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        821357                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       117033                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        275388                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      1484722                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents          635                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       154091                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       122001                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        560132081                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            400678963                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.555958                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        311410125                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.548851                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             400750901                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       331476243                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      152065808                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.588622                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.588622                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass         1598      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    196346578     48.93%     48.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2062931      0.51%     49.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd      4074836      1.02%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      5774181      1.44%     51.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     51.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     51.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      2218354      0.55%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     42637204     10.62%     63.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt     12430613      3.10%     66.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      2407136      0.60%     66.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     50243436     12.52%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt      1961288      0.49%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11394110      2.84%     82.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5405950      1.35%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     52556245     13.10%     97.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     11783526      2.94%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     401297986                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      223518437                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    444754778                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    220851030                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    243827242                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            3233120                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008057                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          53490      1.65%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu         43532      1.35%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       340847     10.54%     13.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult       323065      9.99%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        492026     15.22%     38.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       373901     11.56%     50.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead       825368     25.53%     75.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       780891     24.15%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     181011071                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    518344712                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    179827933                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    199130483                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         411817394                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        401297986                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     31139696                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        85002                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined     32348155                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    157185401                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.553023                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.586730                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     59472182     37.84%     37.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     11987625      7.63%     45.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14228779      9.05%     54.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     14286193      9.09%     63.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     17245088     10.97%     74.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     13863161      8.82%     83.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     11280430      7.18%     90.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      6560057      4.17%     94.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      8261886      5.26%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    157185401                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.552789                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      4997347                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       558284                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     64852175                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     17751532                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      156136037                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               157199853                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     72                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        147016497                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        71436324                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249853627                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            380864366                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.629168                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.629168                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        410591861                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       196299798                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  14512                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       276240                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        25791320                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.551124                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            81054156                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          17181904                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       47200290                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     64883564                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          902                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     17760054                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    412017706                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     63872252                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       457789                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    401036304                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        819957                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       118955                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        275488                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      1483990                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          584                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       154174                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       122066                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        560419323                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            400874795                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.555958                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        311569576                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.550097                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             400946839                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       331638506                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      152139987                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.589401                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.589401                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass         1592      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    196442620     48.93%     48.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2063961      0.51%     49.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      4076665      1.02%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      5776769      1.44%     51.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     51.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     51.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      2219446      0.55%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     42658187     10.62%     63.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     12436756      3.10%     66.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      2408340      0.60%     66.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     50268176     12.52%     79.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt      1962251      0.49%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11399700      2.84%     82.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5408538      1.35%     83.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     52581805     13.10%     97.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     11789287      2.94%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     401494093                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      223627460                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    444971872                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    220959083                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    243944870                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            3234458                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008056                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          53577      1.66%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu         43602      1.35%      3.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       341148     10.55%     13.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       322767      9.98%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        492174     15.22%     38.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       374031     11.56%     50.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       825717     25.53%     75.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       781442     24.16%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     181099499                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    518521153                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    179915712                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    199226609                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         412017706                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        401494093                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     31153189                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        85040                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined     32359591                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    157185341                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.554272                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.587019                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     59444344     37.82%     37.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     11978659      7.62%     45.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     14230699      9.05%     54.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     14286393      9.09%     63.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     17252858     10.98%     74.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     13873547      8.83%     83.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     11285273      7.18%     90.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      6564492      4.18%     94.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      8269076      5.26%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    157185341                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.554036                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      4999306                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       558276                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     64883564                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     17760054                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      156211926                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               157199853                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     66                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        146943627                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        71400957                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249731090                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            380677613                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.629477                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.629477                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        410390585                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       196203687                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  14257                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       276094                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        25778588                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.549875                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            81014599                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          17173587                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       47210526                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     64851998                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          907                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     17751518                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    411816377                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     63841012                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       457459                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    400840046                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        821336                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       117484                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        275391                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      1484831                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents          635                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       154094                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       122000                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        560133144                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            400678484                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.555958                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        311410370                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.548848                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             400750368                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       331475490                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      152065371                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.588622                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.588622                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass         1601      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    196346308     48.93%     48.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2062921      0.51%     49.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      4074800      1.02%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      5774172      1.44%     51.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     51.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     51.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      2218360      0.55%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     42637207     10.62%     63.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt     12430616      3.10%     66.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      2407136      0.60%     66.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     50243480     12.52%     79.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt      1961288      0.49%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11394098      2.84%     82.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      5405943      1.35%     83.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     52556044     13.10%     97.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     11783535      2.94%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     401297509                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      223518220                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    444754343                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    220851003                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    243825982                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            3233159                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008057                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          53506      1.65%      1.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu         43586      1.35%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       340781     10.54%     13.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       323079      9.99%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        492017     15.22%     38.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       373943     11.57%     50.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       825367     25.53%     75.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       780880     24.15%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     181010847                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    518344348                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    179827481                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    199129669                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         411816377                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        401297509                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     31138639                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued        84922                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined     32346199                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    157185596                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.553017                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.586748                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     59473552     37.84%     37.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     11986726      7.63%     45.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     14228717      9.05%     54.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     14285960      9.09%     63.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     17244599     10.97%     74.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     13864052      8.82%     83.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     11279433      7.18%     90.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      6560241      4.17%     94.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      8262316      5.26%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    157185596                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.552786                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      4997329                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       558324                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     64851998                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     17751518                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      156135735                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               157199853                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                     75                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     73303812                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        73303813                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     73303812                       # number of overall hits
system.cpu0.dcache.overall_hits::total       73303813                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      4212316                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4212320                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            4                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      4212316                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4212320                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  54133020792                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  54133020792                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  54133020792                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  54133020792                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     77516128                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     77516133                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     77516128                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     77516133                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.800000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.054341                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.054341                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.800000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.054341                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.054341                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 12851.130065                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 12851.117862                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 12851.130065                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 12851.117862                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          199                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          199                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2588174                       # number of writebacks
system.cpu0.dcache.writebacks::total          2588174                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1265513                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1265513                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1265513                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1265513                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      2946803                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2946803                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      2946803                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2946803                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  39790265238                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  39790265238                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  39790265238                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  39790265238                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.038015                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.038015                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.038015                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.038015                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 13502.858942                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13502.858942                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 13502.858942                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13502.858942                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2588174                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     59559837                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       59559838                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            4                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3854172                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3854176                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  52455393765                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  52455393765                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     63414009                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     63414014                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.800000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.060778                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.060778                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 13610.029279                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13610.015154                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1265513                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1265513                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      2588659                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2588659                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  38231900163                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  38231900163                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.040822                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.040822                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 14768.998220                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14768.998220                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     13743975                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      13743975                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       358144                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       358144                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1677627027                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1677627027                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     14102119                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14102119                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.025396                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.025396                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  4684.224856                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  4684.224856                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       358144                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       358144                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1558365075                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1558365075                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.025396                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025396                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4351.224856                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4351.224856                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.814633                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           76449296                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2588686                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            29.532085                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     16891902837018                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     4.000000                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   507.814634                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.007812                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.991825                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999638                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          370                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        622717750                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       622717750                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           20                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     31454911                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        31454931                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           20                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     31454911                       # number of overall hits
system.cpu0.icache.overall_hits::total       31454931                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          122                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           124                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          122                       # number of overall misses
system.cpu0.icache.overall_misses::total          124                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     10908081                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     10908081                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     10908081                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     10908081                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           22                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     31455033                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     31455055                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           22                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     31455033                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     31455055                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.090909                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.090909                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 89410.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 87968.395161                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 89410.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 87968.395161                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           18                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          104                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          104                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          104                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          104                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      9542448                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      9542448                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      9542448                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      9542448                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 91754.307692                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 91754.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 91754.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 91754.307692                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           20                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     31454911                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       31454931                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          122                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          124                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     10908081                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     10908081                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     31455033                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     31455055                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 89410.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 87968.395161                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           18                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          104                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          104                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      9542448                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      9542448                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 91754.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 91754.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          105.748922                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           31455037                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              106                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         296745.632075                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     16891902834687                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   103.748922                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.202635                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.206541                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          106                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          106                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.207031                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        251640546                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       251640546                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        2588769                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      1171039                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      2592646                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq       358121                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp       358121                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq            23                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp           23                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      2588769                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          212                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      8481788                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            8482000                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         6784                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    331319040                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           331325824                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      1175511                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               75232704                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       4122424                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001918                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.043753                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             4114517     99.81%     99.81% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                7907      0.19%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         4122424                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      3566905857                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           6.8                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         103896                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     2705347611                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1418998                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1418998                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1418998                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1418998                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          104                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      1169684                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      1169794                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            4                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          104                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      1169684                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      1169794                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst      9471852                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  30951186831                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  30960658683                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst      9471852                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  30951186831                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  30960658683                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          104                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      2588682                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      2588792                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          104                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      2588682                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      2588792                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.451845                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.451869                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.451845                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.451869                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 91075.500000                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 26461.152611                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 26466.761398                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 91075.500000                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 26461.152611                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 26466.761398                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      1175511                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1175511                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          104                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      1169684                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      1169788                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          104                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      1169684                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      1169788                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst      9437220                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  30561682059                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  30571119279                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst      9437220                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  30561682059                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  30571119279                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.451845                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.451866                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.451845                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.451866                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 90742.500000                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 26128.152611                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 26133.897150                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 90742.500000                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 26128.152611                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 26133.897150                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              1175511                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       808643                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       808643                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       808643                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       808643                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1779531                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1779531                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1779531                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1779531                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data       358121                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total       358121                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data       358121                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total       358121                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data           18                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total           18                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data            5                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total            5                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data       539127                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total       539127                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data           23                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total           23                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.217391                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.217391                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 107825.400000                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 107825.400000                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data       537462                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total       537462                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 107492.400000                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 107492.400000                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1418980                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1418980                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          104                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      1169679                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      1169789                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      9471852                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  30950647704                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  30960119556                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          104                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      2588659                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      2588769                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.451847                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.451871                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 91075.500000                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 26460.804805                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 26466.413649                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          104                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      1169679                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      1169783                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      9437220                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  30561144597                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  30570581817                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.451847                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.451868                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 90742.500000                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 26127.804805                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 26133.549399                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2075.109490                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           5535087                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         1177589                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            4.700356                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    16891902834687                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    45.549444                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.004584                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     1.008070                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    19.302394                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2009.244999                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.011120                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000246                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.004712                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.490538                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.506619                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2078                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          377                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1591                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.507324                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        89738981                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       89738981                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 16891902844354                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  52347551372                       # Cumulative time (in ticks) in various power states
system.cpu0.thread29123.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread29123.numOps                      0                       # Number of Ops committed
system.cpu0.thread29123.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     73223017                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        73223018                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     73223017                       # number of overall hits
system.cpu1.dcache.overall_hits::total       73223018                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      4210222                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4210226                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            4                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      4210222                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4210226                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  54195328089                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  54195328089                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  54195328089                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  54195328089                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     77433239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     77433244                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     77433239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     77433244                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.800000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.054372                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.054372                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.800000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.054372                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.054372                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 12872.320768                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 12872.308539                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 12872.320768                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 12872.308539                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2585392                       # number of writebacks
system.cpu1.dcache.writebacks::total          2585392                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1265150                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1265150                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1265150                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1265150                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      2945072                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2945072                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2945072                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2945072                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  39835241217                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  39835241217                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  39835241217                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  39835241217                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.038034                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.038034                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.038034                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.038034                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 13526.067009                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13526.067009                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 13526.067009                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13526.067009                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2585392                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     59495240                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       59495241                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            4                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      3851030                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3851034                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  52512795972                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  52512795972                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     63346270                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     63346275                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.800000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.060793                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.060793                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 13636.039182                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 13636.025019                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1265150                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1265150                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      2585880                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2585880                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  38272320036                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  38272320036                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.040821                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.040821                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 14800.501197                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14800.501197                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     13727777                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      13727777                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       359192                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       359192                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1682532117                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1682532117                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     14086969                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     14086969                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.025498                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.025498                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  4684.213783                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  4684.213783                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       359192                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       359192                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   1562921181                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1562921181                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.025498                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.025498                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  4351.213783                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  4351.213783                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.814879                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           76367334                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2585904                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            29.532161                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     16891902837018                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     4.000000                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   507.814879                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.007812                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.991826                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999638                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          382                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        622051856                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       622051856                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           20                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     31421933                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        31421953                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           20                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     31421933                       # number of overall hits
system.cpu1.icache.overall_hits::total       31421953                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          119                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           121                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          119                       # number of overall misses
system.cpu1.icache.overall_misses::total          121                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     10257732                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10257732                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     10257732                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10257732                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           22                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     31422052                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     31422074                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           22                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     31422052                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     31422074                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.090909                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.090909                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 86199.428571                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 84774.644628                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 86199.428571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 84774.644628                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           17                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          102                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          102                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          102                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          102                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      9023967                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      9023967                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      9023967                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      9023967                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 88470.264706                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 88470.264706                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 88470.264706                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 88470.264706                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           20                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     31421933                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       31421953                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          119                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          121                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     10257732                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10257732                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     31422052                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     31422074                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 86199.428571                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 84774.644628                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          102                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          102                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      9023967                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      9023967                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 88470.264706                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 88470.264706                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          103.758989                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           31422057                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              104                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         302135.163462                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     16891902834687                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   101.758989                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.198748                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.202654                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          104                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          104                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.203125                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        251376696                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       251376696                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        2585985                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      1171210                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      2593549                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq       359169                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp       359169                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq            23                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp           23                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      2585988                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          208                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      8475541                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            8475749                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         6656                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    330962944                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           330969600                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1179367                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               75479488                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       4124547                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.001922                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.043795                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             4116621     99.81%     99.81% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                7926      0.19%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         4124547                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      3563549550                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           6.8                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         101898                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     2702917377                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1412379                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1412379                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1412379                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1412379                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          102                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1173524                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1173632                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            4                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          102                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1173524                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1173632                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      8955036                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  31021309305                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  31030264341                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      8955036                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  31021309305                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  31030264341                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          102                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      2585903                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2586011                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          102                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      2585903                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2586011                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.453816                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.453839                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.453816                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.453839                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 87794.470588                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 26434.320308                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 26439.517959                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 87794.470588                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 26434.320308                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 26439.517959                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1179367                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1179367                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          102                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1173524                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1173626                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          102                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1173524                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1173626                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      8921070                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  30630526812                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  30639447882                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      8921070                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  30630526812                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  30639447882                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.453816                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.453836                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.453816                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.453836                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 87461.470588                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 26101.321159                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 26106.653978                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 87461.470588                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 26101.321159                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 26106.653978                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1179367                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       807760                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       807760                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       807760                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       807760                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      1777632                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      1777632                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      1777632                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      1777632                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data       359169                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total       359169                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data       359169                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total       359169                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data           18                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total           18                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data            5                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total            5                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data       513153                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total       513153                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data           23                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total           23                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.217391                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.217391                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 102630.600000                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 102630.600000                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data       511488                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total       511488                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 102297.600000                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 102297.600000                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1412361                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1412361                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          102                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      1173519                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      1173627                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      8955036                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  31020796152                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  31029751188                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          102                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      2585880                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      2585988                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.453818                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.453841                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 87794.470588                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 26433.995659                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 26439.193362                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          102                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      1173519                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      1173621                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      8921070                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  30630015324                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  30638936394                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.453818                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.453839                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 87461.470588                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 26100.996510                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 26106.329381                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2065.155394                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           5530569                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1181435                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.681230                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    16891902834687                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    45.513249                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.004582                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     3.006033                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    10.309767                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2006.321763                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.011112                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000734                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.002517                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.489825                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.504188                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2068                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          400                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1560                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.504883                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        89670587                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       89670587                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 16891902844354                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  52347551372                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-22932.numInsts                   0                       # Number of Instructions committed
system.cpu1.thread-22932.numOps                     0                       # Number of Ops committed
system.cpu1.thread-22932.numMemRefs                 0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     73261636                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        73261637                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     73261636                       # number of overall hits
system.cpu2.dcache.overall_hits::total       73261637                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      4209344                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4209348                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      4209344                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4209348                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  54090429093                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  54090429093                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  54090429093                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  54090429093                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     77470980                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     77470985                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     77470980                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     77470985                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.800000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.054334                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.054335                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.800000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.054334                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.054335                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 12850.085214                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 12850.073003                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 12850.085214                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 12850.073003                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2586631                       # number of writebacks
system.cpu2.dcache.writebacks::total          2586631                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1264565                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1264565                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1264565                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1264565                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2944779                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2944779                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2944779                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2944779                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  39771796059                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  39771796059                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  39771796059                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  39771796059                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.038011                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.038011                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.038011                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.038011                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 13505.867863                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13505.867863                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 13505.867863                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13505.867863                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2586631                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     59525462                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       59525463                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            4                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      3851682                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3851686                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  52415061471                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  52415061471                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     63377144                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     63377149                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.800000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.060774                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.060774                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 13608.356420                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 13608.342287                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1264565                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1264565                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2587117                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2587117                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  38215529883                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  38215529883                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.040821                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.040821                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 14771.473375                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14771.473375                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     13736174                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      13736174                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       357662                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       357662                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1675367622                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1675367622                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     14093836                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     14093836                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.025377                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.025377                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  4684.220359                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  4684.220359                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       357662                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       357662                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1556266176                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1556266176                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.025377                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.025377                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  4351.220359                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  4351.220359                       # average WriteReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.815294                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           76404825                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2587143                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            29.532509                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     16891902837018                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     4.000000                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   507.815295                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.007812                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.991827                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999639                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          369                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        622355023                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       622355023                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           20                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     31436676                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        31436696                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           20                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     31436676                       # number of overall hits
system.cpu2.icache.overall_hits::total       31436696                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          122                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           124                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          122                       # number of overall misses
system.cpu2.icache.overall_misses::total          124                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     11903751                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     11903751                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     11903751                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     11903751                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           22                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     31436798                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     31436820                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           22                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     31436798                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     31436820                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.090909                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.090909                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 97571.729508                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 95997.991935                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 97571.729508                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 95997.991935                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           18                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          104                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          104                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          104                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          104                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     10037619                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     10037619                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     10037619                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     10037619                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 96515.567308                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 96515.567308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 96515.567308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 96515.567308                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           20                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     31436676                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       31436696                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          122                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          124                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     11903751                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     11903751                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     31436798                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     31436820                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 97571.729508                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 95997.991935                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           18                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          104                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          104                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     10037619                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     10037619                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 96515.567308                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 96515.567308                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          105.749212                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           31436802                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              106                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         296573.603774                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     16891902834687                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   103.749212                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.202635                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.206541                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          106                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          106                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.207031                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        251494666                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       251494666                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2587226                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      1170050                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2590674                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq       357639                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp       357639                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq            23                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp           23                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2587227                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          212                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      8476196                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            8476408                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         6784                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    331121536                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           331128320                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1174093                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               75141952                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       4118982                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.001918                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.043752                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             4111082     99.81%     99.81% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                7900      0.19%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         4118982                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3564690408                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           6.8                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         103896                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2703645648                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1418863                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1418863                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1418863                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1418863                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          104                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1168277                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1168387                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          104                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1168277                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1168387                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      9967023                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  30936583449                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  30946550472                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      9967023                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  30936583449                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  30946550472                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          104                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2587140                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2587250                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          104                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2587140                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2587250                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.451571                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.451594                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.451571                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.451594                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 95836.759615                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 26480.520843                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 26486.558368                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 95836.759615                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 26480.520843                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 26486.558368                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1174093                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1174093                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          104                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1168277                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1168381                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          104                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1168277                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1168381                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      9932391                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  30547547541                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  30557479932                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      9932391                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  30547547541                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  30557479932                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.451571                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.451592                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.451571                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.451592                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 95503.759615                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 26147.521128                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 26153.694670                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 95503.759615                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 26147.521128                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 26153.694670                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1174093                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       808147                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       808147                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       808147                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       808147                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1778484                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1778484                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1778484                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1778484                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data       357639                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total       357639                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data       357639                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total       357639                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data           18                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total           18                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data            5                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total            5                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data       522477                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total       522477                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data           23                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total           23                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.217391                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.217391                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 104495.400000                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 104495.400000                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data            5                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data       520812                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total       520812                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 104162.400000                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 104162.400000                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1418845                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1418845                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          104                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      1168272                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      1168382                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      9967023                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  30936060972                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  30946027995                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          104                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2587117                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2587227                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.451573                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.451596                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 95836.759615                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 26480.186953                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 26486.224535                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          104                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      1168272                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      1168376                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      9932391                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  30547026729                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  30556959120                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.451573                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.451594                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 95503.759615                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 26147.187238                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 26153.360836                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2075.112783                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5531519                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1176171                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            4.702989                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    16891902834687                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    45.554435                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.004580                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     1.008067                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    19.302471                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2009.243229                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.011122                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000001                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000246                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.004713                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.490538                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.506619                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2078                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          368                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1603                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.507324                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        89680491                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       89680491                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 16891902844354                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  52347551372                       # Cumulative time (in ticks) in various power states
system.cpu2.thread29123.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread29123.numOps                      0                       # Number of Ops committed
system.cpu2.thread29123.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     73222802                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        73222803                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     73222802                       # number of overall hits
system.cpu3.dcache.overall_hits::total       73222803                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      4210220                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4210224                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      4210221                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4210225                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  54170865909                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  54170865909                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  54170865909                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  54170865909                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     77433022                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     77433027                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     77433023                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     77433028                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.800000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.054372                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.054372                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.800000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.054372                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.054372                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 12866.516692                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 12866.504468                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 12866.513636                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 12866.501412                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          186                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          186                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2585395                       # number of writebacks
system.cpu3.dcache.writebacks::total          2585395                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      1265148                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1265148                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      1265148                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1265148                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      2945072                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2945072                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      2945073                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2945073                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  39828170628                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  39828170628                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  39828265533                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  39828265533                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.038034                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.038034                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.038034                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.038034                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 13523.666188                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 13523.666188                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 13523.693821                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 13523.693821                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2585395                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     59495023                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       59495024                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            4                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3851030                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3851034                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  52488469323                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  52488469323                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     63346053                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     63346058                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.800000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.060794                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.060794                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 13629.722262                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 13629.708105                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      1265148                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1265148                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      2585882                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2585882                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  38265384312                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  38265384312                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.040822                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.040822                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 14797.807600                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 14797.807600                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     13727779                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      13727779                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       359190                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       359190                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   1682396586                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1682396586                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     14086969                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     14086969                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.025498                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.025498                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  4683.862541                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  4683.862541                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       359190                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       359190                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   1562786316                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1562786316                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.025498                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.025498                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4350.862541                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4350.862541                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data        94905                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total        94905                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data        94905                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total        94905                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.815655                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           76367134                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2585907                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            29.532050                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     16891902837018                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     4.000000                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   507.815655                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.007812                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.991827                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999640                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          382                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        622050131                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       622050131                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           20                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     31421857                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        31421877                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           20                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     31421857                       # number of overall hits
system.cpu3.icache.overall_hits::total       31421877                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          121                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           123                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          121                       # number of overall misses
system.cpu3.icache.overall_misses::total          123                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     10688634                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     10688634                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     10688634                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     10688634                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           22                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     31421978                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     31422000                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           22                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     31421978                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     31422000                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.090909                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.090909                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 88335.818182                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 86899.463415                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 88335.818182                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 86899.463415                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           18                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          103                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          103                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          103                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          103                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst      9159165                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      9159165                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst      9159165                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      9159165                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 88923.932039                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 88923.932039                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 88923.932039                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 88923.932039                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           20                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     31421857                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       31421877                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          121                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          123                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     10688634                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     10688634                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     31421978                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     31422000                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 88335.818182                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 86899.463415                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           18                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          103                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          103                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst      9159165                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      9159165                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 88923.932039                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 88923.932039                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          104.754082                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           31421982                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              105                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         299256.971429                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     16891902834687                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   102.754082                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.200692                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.204598                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          105                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.205078                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        251376105                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       251376105                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        2585989                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      1171213                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      2593560                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq       359167                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp       359167                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq            23                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp           23                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      2585992                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          210                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      8475546                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            8475756                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         6720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    330963328                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           330970048                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1179378                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               75480192                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       4124560                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001922                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.043795                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             4116634     99.81%     99.81% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                7926      0.19%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         4124560                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      3563553213                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           6.8                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         102897                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     2702919708                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1412371                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1412371                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1412371                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1412371                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          103                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1173535                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1173644                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          103                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1173535                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1173644                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst      9089235                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  31014226395                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  31023315630                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst      9089235                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  31014226395                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  31023315630                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          103                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      2585906                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      2586015                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          103                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      2585906                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      2586015                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.453820                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.453843                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.453820                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.453843                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst        88245                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 26428.036995                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 26433.326997                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst        88245                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 26428.036995                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 26433.326997                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1179378                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1179378                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          103                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1173535                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1173638                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          103                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1173535                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1173638                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst      9054936                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  30623440239                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  30632495175                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst      9054936                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  30623440239                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  30632495175                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.453820                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.453840                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.453820                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.453840                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst        87912                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 26095.037846                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 26100.462983                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst        87912                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 26095.037846                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 26100.462983                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1179378                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       807760                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       807760                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       807760                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       807760                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1777635                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1777635                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1777635                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1777635                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data       359167                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total       359167                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data       359167                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total       359167                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data           18                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total           18                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data            5                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total            5                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data       435564                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total       435564                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data           23                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total           23                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.217391                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.217391                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 87112.800000                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 87112.800000                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data       433899                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total       433899                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 86779.800000                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 86779.800000                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1412353                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1412353                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          103                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      1173530                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      1173639                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      9089235                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  31013790831                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  31022880066                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          103                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      2585883                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      2585992                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.453822                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.453845                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst        88245                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 26427.778439                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 26433.068487                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          103                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      1173530                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      1173633                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      9054936                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  30623006340                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  30632061276                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.453822                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.453842                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst        87912                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 26094.779290                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 26100.204473                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2065.158616                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           5530574                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1181446                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            4.681191                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    16891902834687                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    45.510454                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.004580                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     3.006021                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    10.310241                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2006.327321                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.011111                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000734                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.002517                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.489826                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.504189                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2068                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          400                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         1560                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.504883                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        89670678                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       89670678                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 16891902844354                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  52347551372                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             4685430                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       1464643                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       3225488                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            466264                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                 20                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp                20                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        4685431                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      3507192                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      3518699                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      3502966                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      3518734                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                14047591                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    149593472                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    150084480                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    149413056                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    150085952                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                599176960                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            479705                       # Total snoops (count)
system.l3bus.snoopTraffic                      860224                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            5165182                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  5165182    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              5165182                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           4674973274                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                8.9                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           782317049                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.5                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           784837943                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.5                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           781352436                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.5                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           784839318                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.5                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data      1032355                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data      1036341                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      1031040                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data      1036359                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             4136095                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data      1032355                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data      1036341                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      1031040                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data      1036359                       # number of overall hits
system.l3cache.overall_hits::total            4136095                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          104                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       137329                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          102                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       137180                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          104                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       137237                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          103                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       137173                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            549356                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          104                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       137329                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          102                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       137180                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          104                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       137237                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          103                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       137173                       # number of overall misses
system.l3cache.overall_misses::total           549356                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst      9020637                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  11325299362                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      8512479                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  11322647685                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      9516474                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  11335725592                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst      8642349                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  11316254085                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  45335618663                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst      9020637                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  11325299362                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      8512479                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  11322647685                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      9516474                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  11335725592                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst      8642349                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  11316254085                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  45335618663                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          104                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      1169684                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          102                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1173521                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          104                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1168277                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          103                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1173532                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         4685451                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          104                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      1169684                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          102                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1173521                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          104                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1168277                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          103                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1173532                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        4685451                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.117407                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.116896                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.117470                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.116889                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.117247                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.117407                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.116896                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.117470                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.116889                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.117247                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 86736.894231                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 82468.374211                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 83455.676471                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 82538.618494                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 91504.557692                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 82599.631236                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 83906.300971                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 82496.220721                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 82525.026873                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 86736.894231                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 82468.374211                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 83455.676471                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 82538.618494                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 91504.557692                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 82599.631236                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 83906.300971                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 82496.220721                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 82525.026873                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          13441                       # number of writebacks
system.l3cache.writebacks::total                13441                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          104                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       137329                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          102                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       137180                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          104                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       137237                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          103                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       137173                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       549332                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          104                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       137329                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          102                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       137180                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          104                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       137237                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          103                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       137173                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       549332                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst      8327997                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  10410688222                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      7833159                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  10409028885                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      8823834                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  10421727172                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst      7956369                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  10402681905                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  41677067543                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst      8327997                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  10410688222                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      7833159                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  10409028885                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      8823834                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  10421727172                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst      7956369                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  10402681905                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  41677067543                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.117407                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.116896                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.117470                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.116889                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.117242                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.117407                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.116896                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.117470                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.116889                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.117242                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 80076.894231                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 75808.374211                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 76795.676471                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 75878.618494                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 84844.557692                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 75939.631236                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 77246.300971                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 75836.220721                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 75868.632344                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 80076.894231                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 75808.374211                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 76795.676471                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 75878.618494                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 84844.557692                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 75939.631236                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 77246.300971                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 75836.220721                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 75868.632344                       # average overall mshr miss latency
system.l3cache.replacements                    479705                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      1451202                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      1451202                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      1451202                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      1451202                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      3225488                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      3225488                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      3225488                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      3225488                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_misses::.switch_cpus0.data            5                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data            5                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data            5                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data            5                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total             20                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data       517482                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data       491508                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data       500832                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data       413919                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total      1923741                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data            5                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data            5                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total           20                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 103496.400000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 98301.600000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 100166.400000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 82783.800000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 96187.050000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data            5                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total           20                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data       484182                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data       458208                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data       467532                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data       380619                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total      1790541                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 96836.400000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 91641.600000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 93506.400000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 76123.800000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 89527.050000                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data      1032355                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data      1036341                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data      1031040                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data      1036359                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      4136095                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          104                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       137324                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          102                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       137175                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          104                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       137232                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          103                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       137168                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       549336                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      9020637                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  11324781880                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      8512479                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  11322156177                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      9516474                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  11335224760                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      8642349                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  11315840166                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  45333694922                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          104                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      1169679                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          102                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      1173516                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          104                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      1168272                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          103                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      1173527                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      4685431                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.117403                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.116892                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.117466                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.116885                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.117243                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 86736.894231                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 82467.608575                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 83455.676471                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 82538.043937                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 91504.557692                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 82598.991197                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 83906.300971                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 82496.210239                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 82524.529472                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          104                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       137324                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          102                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       137175                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          104                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       137232                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          103                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       137168                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       549312                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      8327997                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  10410204040                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      7833159                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  10408570677                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      8823834                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  10421259640                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      7956369                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  10402301286                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  41675277002                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.117403                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.116892                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.117466                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.116885                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.117238                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 80076.894231                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 75807.608575                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 76795.676471                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 75878.043937                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 84844.557692                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 75938.991197                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 77246.300971                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 75836.210239                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 75868.135053                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            59141.734213                       # Cycle average of tags in use
system.l3cache.tags.total_refs                8812785                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              4676690                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.884406                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         16891998318774                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 59141.734213                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.902431                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.902431                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        60890                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0         1509                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         2708                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         9137                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        47536                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.929108                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            154470946                       # Number of tag accesses
system.l3cache.tags.data_accesses           154470946                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     13441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    137277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    137117.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    137181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    137109.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005730592022                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          785                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          785                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1119070                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              12660                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      549332                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13441                       # Number of write requests accepted
system.mem_ctrls.readBursts                    549332                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    13441                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    235                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.67                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      51.20                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                549332                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                13441                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  378084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  107621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   38389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   18793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    2650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          785                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     691.593631                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    356.410813                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2801.187267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047          750     95.54%     95.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           20      2.55%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            9      1.15%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.13%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            3      0.38%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431            1      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::71680-73727            1      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           785                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.042038                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.005462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.134800                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              393     50.06%     50.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               24      3.06%     53.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              327     41.66%     94.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               30      3.82%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      1.27%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           785                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   15040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                35157248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               860224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    671.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   52347424842                       # Total gap between requests
system.mem_ctrls.avgGap                      93016.94                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         6656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      8785728                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         6528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      8775488                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         6656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      8779584                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst         6592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      8774976                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       856192                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 127150.144639979422                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 167834523.132138997316                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 124704.949550749050                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 167638907.525000572205                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 127150.144639979422                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 167717153.767855942249                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 125927.547095364236                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 167629126.744643658400                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 16355909.951861968264                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          104                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       137329                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          102                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       137180                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          104                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       137237                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          103                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       137173                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        13441                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      4431226                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   5265743263                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      4011631                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   5269844986                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      4925841                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   5280063239                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      4097048                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   5263755340                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2584209760079                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     42607.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     38344.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     39329.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     38415.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     47363.86                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     38474.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     39777.17                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     38373.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 192263206.61                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses            90900                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              10140                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                      297                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  11326                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           29                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            2                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      8789056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         6528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      8779520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      8783168                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst         6592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      8779072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      35158784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         6528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst         6592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        26944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       860224                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       860224                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          104                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       137329                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          102                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       137180                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          104                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       137237                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          103                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       137173                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         549356                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        13441                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         13441                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         2445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         4890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         2445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         4890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         2445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         2445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         4890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       127150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    167898098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       124705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    167715931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       127150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    167785619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       125928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    167707373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        671641297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         2445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         2445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         2445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         2445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       127150                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       124705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       127150                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       125928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       514714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     16432934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        16432934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     16432934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         2445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         4890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         2445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         4890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         2445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         2445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         4890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       127150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    167898098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       124705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    167715931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       127150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    167785619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       125928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    167707373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       688074230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               549097                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               13378                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17205                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17042                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17038                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        16990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16947                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        16856                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16867                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        16942                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16946                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        17028                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        17008                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        16971                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        16973                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17378                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17373                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        17218                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        17253                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        17411                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        17404                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        17183                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        17184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        17265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        17304                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        17209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        17196                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        17337                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        17331                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        17432                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        17419                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        17123                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        17119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          465                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          465                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          447                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          447                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          427                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          427                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          599                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          600                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          458                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          460                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          539                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          538                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16          325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17          326                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18          409                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19          409                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20          360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21          360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22          312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23          311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24          443                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25          443                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26          436                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27          436                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28          368                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29          368                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30          236                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31          236                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             11492067850                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1829591204                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        21096872574                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20929.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           38421.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              464339                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               7165                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.56                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           53.56                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        90967                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   395.721877                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   265.272562                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   305.033519                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        21495     23.63%     23.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        15486     17.02%     40.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         7432      8.17%     48.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        10354     11.38%     60.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        15155     16.66%     76.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         8305      9.13%     85.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3181      3.50%     89.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1647      1.81%     91.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         7912      8.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        90967                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              35142208                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             856192                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              671.324644                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               16.355910                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.58                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    283715988.191976                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    377180183.553611                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   2309675935.929622                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  50281159.488000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 18662422016.007736                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 43982140511.839867                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 378248512.051122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  66043664307.062614                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1261.637841                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    195144644                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4714850000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  47437556728                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             549336                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13441                       # Transaction distribution
system.membus.trans_dist::CleanEvict           466264                       # Transaction distribution
system.membus.trans_dist::ReadExReq                20                       # Transaction distribution
system.membus.trans_dist::ReadExResp               20                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         549336                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      1578417                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      1578417                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1578417                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     36019008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     36019008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                36019008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            549356                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  549356    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              549356                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           360572737                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          998159394                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       26964571                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     24246044                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       275089                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     11575191                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       11574786                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.996501                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         288685                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       795339                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       795185                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          154                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           13                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     31169615                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts       275049                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    153170876                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.487989                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.219390                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     73192657     47.78%     47.78% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     20776525     13.56%     61.35% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      6059683      3.96%     65.31% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      6476133      4.23%     69.53% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      7793253      5.09%     74.62% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2593041      1.69%     76.31% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2569879      1.68%     77.99% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       471929      0.31%     78.30% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     33237776     21.70%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    153170876                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     381087492                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           75238979                       # Number of memory references committed
system.switch_cpus0.commit.loads             61136860                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          24525974                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         213353596                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          230250642                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       283695                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass         1373      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    185480714     48.67%     48.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      1964777      0.52%     49.19% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      3405236      0.89%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      5134732      1.35%     51.43% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      1985865      0.52%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     42233583     11.08%     63.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt     12178075      3.20%     66.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      2280196      0.60%     66.83% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.83% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     49220558     12.92%     79.74% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt      1963404      0.52%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     10730876      2.82%     83.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      3975849      1.04%     84.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     50405984     13.23%     97.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     10126270      2.66%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    381087492                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     33237776                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        10897942                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     91735295                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         32746757                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     21529666                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        275634                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     11546576                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           40                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     417285073                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts          164                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           63909438                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           17191925                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                73200                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       273456                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             277110144                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           26964571                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12658656                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            156636173                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles         551348                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         31455033                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes           59                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    157185303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     2.694728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.375711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        83638334     53.21%     53.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         6160498      3.92%     57.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         6671411      4.24%     61.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         5656916      3.60%     64.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         7436041      4.73%     69.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         5225513      3.32%     73.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         2525842      1.61%     74.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         2895180      1.84%     76.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        36975568     23.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    157185303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.171531                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.762789                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           31455033                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads             495426                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        3784434                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation          585                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       3668279                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  52347561372                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        275634                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        18205371                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       57739059                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         46434806                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     34530424                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     415420996                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       233157                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      25421273                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       3262317                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents           485                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    436344527                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1086243912                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       344518817                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        429945666                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    401106687                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        35237702                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         93739805                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               532190207                       # The number of ROB reads
system.switch_cpus0.rob.writes              828528805                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          381087492                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       26935978                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     24220179                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       274793                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     11562976                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       11562571                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.996497                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         288375                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       794539                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       794390                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          149                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           13                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     31139750                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts       274753                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    153174882                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.485248                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.218679                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     73281790     47.84%     47.84% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     20756089     13.55%     61.39% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      6052710      3.95%     65.34% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      6468710      4.22%     69.57% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      7784572      5.08%     74.65% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      2590541      1.69%     76.34% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2566721      1.68%     78.02% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       471363      0.31%     78.32% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     33202386     21.68%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    153174882                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249731070                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     380677587                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           75158051                       # Number of memory references committed
system.switch_cpus1.commit.loads             61071082                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          24499588                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         213124090                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          230002976                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls       283391                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass         1372      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    185281216     48.67%     48.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      1962660      0.52%     49.19% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd      3401588      0.89%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      5129236      1.35%     51.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      1983737      0.52%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     42188146     11.08%     63.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     12164984      3.20%     66.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      2277749      0.60%     66.83% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.83% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     49167560     12.92%     79.74% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt      1961288      0.52%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     10719347      2.82%     83.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      3971590      1.04%     84.12% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     50351735     13.23%     97.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     10115379      2.66%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    380677587                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     33202386                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        10886635                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     91805413                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         32708234                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     21509722                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        275388                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     11534169                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           40                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     416840727                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          164                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           63841153                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           17173577                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                73100                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       273227                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             276818034                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           26935978                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12645336                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            156636746                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles         550856                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         31422052                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           56                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    157185401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     2.691886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.375060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        83715396     53.26%     53.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         6154027      3.92%     57.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         6665728      4.24%     61.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         5650416      3.59%     65.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         7428285      4.73%     69.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         5219191      3.32%     73.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2523582      1.61%     74.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         2892343      1.84%     76.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        36936433     23.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    157185401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.171349                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.760931                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           31422052                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads             494882                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        3781075                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation          635                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       3664560                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  52347561372                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        275388                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        18186941                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       57820532                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         46382684                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     34519847                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     414978266                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       233813                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      25413349                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       3265567                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents          1111                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    435879302                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1085084982                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       344151881                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        429487032                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    400675244                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        35203929                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         93674017                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               531789833                       # The number of ROB reads
system.switch_cpus1.rob.writes              827645347                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249731070                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          380677587                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       26948860                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     24231935                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       274944                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     11568417                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       11568012                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.996499                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         288519                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       794864                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       794729                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          135                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           13                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     31153247                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts       274904                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    153173033                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.486498                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.219006                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     73241899     47.82%     47.82% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     20764184     13.56%     61.37% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      6056278      3.95%     65.33% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      6472056      4.23%     69.55% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      7788692      5.08%     74.64% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      2591482      1.69%     76.33% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2568377      1.68%     78.01% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       471502      0.31%     78.31% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     33218563     21.69%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    153173033                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249853627                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     380864366                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           75194876                       # Number of memory references committed
system.switch_cpus2.commit.loads             61101040                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          24511619                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         213228722                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          230115747                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls       283529                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         1372      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    185372107     48.67%     48.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      1963623      0.52%     49.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd      3403244      0.89%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      5131740      1.35%     51.43% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      1984703      0.52%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     42208851     11.08%     63.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     12170983      3.20%     66.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      2278875      0.60%     66.83% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.83% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     49191741     12.92%     79.74% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt      1962251      0.52%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     10724582      2.82%     83.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      3973522      1.04%     84.12% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     50376458     13.23%     97.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     10120314      2.66%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    380864366                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     33218563                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        10891318                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     91773421                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         32729180                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     21515925                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        275488                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     11539811                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           40                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     417042858                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          164                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           63872252                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           17181904                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                73127                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       273368                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             276949493                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           26948860                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12651260                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            156636445                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         551056                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         31436798                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           59                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    157185341                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     2.693164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.375349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        83680921     53.24%     53.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         6156583      3.92%     57.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         6668045      4.24%     61.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         5653338      3.60%     64.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         7432330      4.73%     69.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         5221986      3.32%     73.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         2524889      1.61%     74.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         2893318      1.84%     76.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        36953931     23.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    157185341                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.171431                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.761767                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           31436798                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             495107                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        3782499                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          584                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       3666215                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  52347561372                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        275488                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        18194320                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       57796776                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         46408062                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     34510686                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     415179507                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       234170                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      25406460                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       3261103                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents           494                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    436090759                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1085612270                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       344318331                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        429695884                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    400871871                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps        35218725                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         93685100                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               531972083                       # The number of ROB reads
system.switch_cpus2.rob.writes              828047730                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249853627                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          380864366                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       26935930                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     24220136                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       274796                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     11562956                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       11562551                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.996497                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         288375                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       794540                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       794386                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          154                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           13                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     31138693                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       274756                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    153175238                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.485243                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.218678                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     73282362     47.84%     47.84% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     20755769     13.55%     61.39% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      6052697      3.95%     65.34% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      6468792      4.22%     69.57% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      7784649      5.08%     74.65% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      2590601      1.69%     76.34% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2566552      1.68%     78.02% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       471367      0.31%     78.32% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     33202449     21.68%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    153175238                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249731090                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     380677613                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           75158056                       # Number of memory references committed
system.switch_cpus3.commit.loads             61071085                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          24499589                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         213124108                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          230002989                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       283391                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass         1372      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    185281226     48.67%     48.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      1962660      0.52%     49.19% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd      3401588      0.89%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      5129236      1.35%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      1983737      0.52%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     42188151     11.08%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     12164984      3.20%     66.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      2277749      0.60%     66.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     49167566     12.92%     79.74% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt      1961288      0.52%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     10719347      2.82%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      3971590      1.04%     84.12% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     50351738     13.23%     97.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     10115381      2.66%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    380677613                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     33202449                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        10886400                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     91805889                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         32708468                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     21509439                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        275391                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     11534161                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred           40                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     416839884                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          164                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           63841012                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           17173587                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                73104                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    1                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       273335                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             276817504                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           26935930                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12645312                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            156636830                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles         550862                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         31421978                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes           60                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    157185596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     2.691877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.375063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        83716165     53.26%     53.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         6153876      3.92%     57.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         6665349      4.24%     61.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         5649941      3.59%     65.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         7429017      4.73%     69.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         5218738      3.32%     73.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         2523805      1.61%     74.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         2892275      1.84%     76.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        36936430     23.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    157185596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.171348                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.760927                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           31421978                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944250395726                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads             494946                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        3780892                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation          635                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       3664546                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  52347561372                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        275391                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        18186548                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       57822685                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         46382245                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     34518718                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     414977215                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       233945                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      25412093                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       3265152                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents          1100                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    435878271                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1085082156                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       344150957                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        429485848                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    400675274                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        35202858                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         93674597                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               531789095                       # The number of ROB reads
system.switch_cpus3.rob.writes              827643142                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249731090                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          380677613                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
