// Seed: 2763649374
module module_0;
  wire id_1;
  assign module_2.id_8 = 0;
endmodule
module module_1 ();
  logic [7:0] id_1, id_2;
  module_0 modCall_1 ();
  assign id_2[-1'b0] = -1;
endmodule
module module_2 #(
    parameter id_2 = 32'd10
) (
    output wand id_0,
    output wor  id_1,
    input  tri0 _id_2,
    input  tri  id_3,
    output tri1 id_4,
    input  wor  id_5,
    output tri0 id_6,
    input  wire id_7,
    input  wor  id_8,
    output wor  id_9
);
  wire [-1 : id_2] id_11;
  module_0 modCall_1 ();
endmodule
