\doxysection{Data Structures}
Here are the data structures with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{structadc__calibration__t}{adc\+\_\+calibration\+\_\+t}} }{\pageref{structadc__calibration__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structadc__data__t}{adc\+\_\+data\+\_\+t}} }{\pageref{structadc__data__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___type}{ADC\+\_\+\+Type}} \\*ADC -\/ Register Layout Typedef }{\pageref{struct_a_d_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_i_p_s___type}{AIPS\+\_\+\+Type}} \\*AIPS -\/ Register Layout Typedef }{\pageref{struct_a_i_p_s___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_a_n___type}{CAN\+\_\+\+Type}} \\*CAN -\/ Register Layout Typedef }{\pageref{struct_c_a_n___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_m_p___type}{CMP\+\_\+\+Type}} \\*CMP -\/ Size of Registers Arrays }{\pageref{struct_c_m_p___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_r_c___type}{CRC\+\_\+\+Type}} \\*CRC -\/ Size of Registers Arrays }{\pageref{struct_c_r_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_s_e___p_r_a_m___type}{CSE\+\_\+\+PRAM\+\_\+\+Type}} \\*CSE\+\_\+\+PRAM -\/ Register Layout Typedef }{\pageref{struct_c_s_e___p_r_a_m___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___type}{DMA\+\_\+\+Type}} \\*DMA -\/ Register Layout Typedef }{\pageref{struct_d_m_a___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a_m_u_x___type}{DMAMUX\+\_\+\+Type}} \\*DMAMUX -\/ Register Layout Typedef }{\pageref{struct_d_m_a_m_u_x___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_i_m___type}{EIM\+\_\+\+Type}} \\*EIM -\/ Register Layout Typedef }{\pageref{struct_e_i_m___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_n_e_t___type}{ENET\+\_\+\+Type}} \\*ENET -\/ Register Layout Typedef }{\pageref{struct_e_n_e_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_r_m___type}{ERM\+\_\+\+Type}} \\*ERM -\/ Register Layout Typedef }{\pageref{struct_e_r_m___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_w_m___type}{EWM\+\_\+\+Type}} \\*EWM -\/ Size of Registers Arrays }{\pageref{struct_e_w_m___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_l_e_x_i_o___type}{FLEXIO\+\_\+\+Type}} \\*FLEXIO -\/ Register Layout Typedef }{\pageref{struct_f_l_e_x_i_o___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_t_f_c___type}{FTFC\+\_\+\+Type}} \\*FTFC -\/ Register Layout Typedef }{\pageref{struct_f_t_f_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_t_m___type}{FTM\+\_\+\+Type}} \\*FTM -\/ Register Layout Typedef }{\pageref{struct_f_t_m___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_g_p_i_o___type}{GPIO\+\_\+\+Type}} \\*GPIO -\/ Size of Registers Arrays }{\pageref{struct_g_p_i_o___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_l_m_e_m___type}{LMEM\+\_\+\+Type}} \\*LMEM -\/ Size of Registers Arrays }{\pageref{struct_l_m_e_m___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_l_p_i2_c___type}{LPI2\+C\+\_\+\+Type}} \\*LPI2C -\/ Size of Registers Arrays }{\pageref{struct_l_p_i2_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_l_p_i_t___type}{LPIT\+\_\+\+Type}} \\*LPIT -\/ Register Layout Typedef }{\pageref{struct_l_p_i_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_l_p_s_p_i___type}{LPSPI\+\_\+\+Type}} \\*LPSPI -\/ Size of Registers Arrays }{\pageref{struct_l_p_s_p_i___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_l_p_t_m_r___type}{LPTMR\+\_\+\+Type}} \\*LPTMR -\/ Size of Registers Arrays }{\pageref{struct_l_p_t_m_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_l_p_u_a_r_t___type}{LPUART\+\_\+\+Type}} \\*LPUART -\/ Size of Registers Arrays }{\pageref{struct_l_p_u_a_r_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_m_c_m___type}{MCM\+\_\+\+Type}} \\*MCM -\/ Register Layout Typedef }{\pageref{struct_m_c_m___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structmcp356x__config__t}{mcp356x\+\_\+config\+\_\+t}} }{\pageref{structmcp356x__config__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structmcp356x__obj__t}{mcp356x\+\_\+obj\+\_\+t}} }{\pageref{structmcp356x__obj__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_m_p_u___type}{MPU\+\_\+\+Type}} \\*MPU -\/ Register Layout Typedef }{\pageref{struct_m_p_u___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_m_s_c_m___type}{MSCM\+\_\+\+Type}} \\*MSCM -\/ Register Layout Typedef }{\pageref{struct_m_s_c_m___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_c_c___type}{PCC\+\_\+\+Type}} \\*PCC -\/ Register Layout Typedef }{\pageref{struct_p_c_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_d_b___type}{PDB\+\_\+\+Type}} \\*PDB -\/ Register Layout Typedef }{\pageref{struct_p_d_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_m_c___type}{PMC\+\_\+\+Type}} \\*PMC -\/ Size of Registers Arrays }{\pageref{struct_p_m_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_o_r_t___type}{PORT\+\_\+\+Type}} \\*PORT -\/ Register Layout Typedef }{\pageref{struct_p_o_r_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_quad_s_p_i___type}{Quad\+SPI\+\_\+\+Type}} \\*Quad\+SPI -\/ Register Layout Typedef }{\pageref{struct_quad_s_p_i___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_m___type}{RCM\+\_\+\+Type}} \\*RCM -\/ Size of Registers Arrays }{\pageref{struct_r_c_m___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_t_c___type}{RTC\+\_\+\+Type}} \\*RTC -\/ Size of Registers Arrays }{\pageref{struct_r_t_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s32___n_v_i_c___type}{S32\+\_\+\+NVIC\+\_\+\+Type}} \\*S32\+\_\+\+NVIC -\/ Register Layout Typedef }{\pageref{struct_s32___n_v_i_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s32___s_c_b___type}{S32\+\_\+\+SCB\+\_\+\+Type}} \\*S32\+\_\+\+SCB -\/ Size of Registers Arrays }{\pageref{struct_s32___s_c_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s32___sys_tick___type}{S32\+\_\+\+Sys\+Tick\+\_\+\+Type}} \\*S32\+\_\+\+Sys\+Tick -\/ Size of Registers Arrays }{\pageref{struct_s32___sys_tick___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_a_i___type}{SAI\+\_\+\+Type}} \\*SAI -\/ Register Layout Typedef }{\pageref{struct_s_a_i___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_c_g___type}{SCG\+\_\+\+Type}} \\*SCG -\/ Size of Registers Arrays }{\pageref{struct_s_c_g___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_i_m___type}{SIM\+\_\+\+Type}} \\*SIM -\/ Size of Registers Arrays }{\pageref{struct_s_i_m___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_m_c___type}{SMC\+\_\+\+Type}} \\*SMC -\/ Size of Registers Arrays }{\pageref{struct_s_m_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structstacks__data__t}{stacks\+\_\+data\+\_\+t}} }{\pageref{structstacks__data__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_r_g_m_u_x___type}{TRGMUX\+\_\+\+Type}} \\*TRGMUX -\/ Register Layout Typedef }{\pageref{struct_t_r_g_m_u_x___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_w_d_o_g___type}{WDOG\+\_\+\+Type}} \\*WDOG -\/ Size of Registers Arrays }{\pageref{struct_w_d_o_g___type}}{}
\end{DoxyCompactList}
