lib_name: span_ion
cell_name: comparator_single
pins: [ "VDD", "VSS", "VINP", "VINN", "out", "outb", "bn", "bpb" ]
instances:
  XINV:
    lib_name: bag2_analog
    cell_name: inv_starved
    instpins:
      bpb:
        direction: input
        net_name: "bpb"
        num_bits: 1
      bn:
        direction: input
        net_name: "bn"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out:
        direction: output
        net_name: "voutb"
        num_bits: 1
      in:
        direction: input
        net_name: "vout"
        num_bits: 1
  XAMP:
    lib_name: bag2_analog
    cell_name: amp_gm_mirr
    instpins:
      VGTAIL:
        direction: input
        net_name: "VGN"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VOUT:
        direction: output
        net_name: "vout"
        num_bits: 1
      VINN:
        direction: input
        net_name: "VINN"
        num_bits: 1
      VINP:
        direction: input
        net_name: "VINP"
        num_bits: 1
  PIN1:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN7:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN6:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: opin
    instpins: {}
  XCONSTGM:
    lib_name: bag2_analog
    cell_name: constant_gm
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VN:
        direction: output
        net_name: "VGN"
        num_bits: 1
      VP:
        direction: output
        net_name: "VGP"
        num_bits: 1
  XBUF:
    lib_name: bag2_digital
    cell_name: inv_chain
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out:
        direction: output
        net_name: "outb"
        num_bits: 1
      outb:
        direction: output
        net_name: "out"
        num_bits: 1
      in:
        direction: input
        net_name: "voutb"
        num_bits: 1
