

================================================================
== Vitis HLS Report for 'mul'
================================================================
* Date:           Sat Sep 18 21:53:08 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Mul
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.000 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     112|    168|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     112|    168|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------+--------------+---------+----+-----+-----+-----+
    |    Instance    |    Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------+--------------+---------+----+-----+-----+-----+
    |mul_io_s_axi_U  |mul_io_s_axi  |        0|   0|  112|  168|    0|
    +----------------+--------------+---------+----+-----+-----+-----+
    |Total           |              |        0|   0|  112|  168|    0|
    +----------------+--------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_mul_io_AWVALID  |   in|    1|       s_axi|        mul_io|        scalar|
|s_axi_mul_io_AWREADY  |  out|    1|       s_axi|        mul_io|        scalar|
|s_axi_mul_io_AWADDR   |   in|    6|       s_axi|        mul_io|        scalar|
|s_axi_mul_io_WVALID   |   in|    1|       s_axi|        mul_io|        scalar|
|s_axi_mul_io_WREADY   |  out|    1|       s_axi|        mul_io|        scalar|
|s_axi_mul_io_WDATA    |   in|   32|       s_axi|        mul_io|        scalar|
|s_axi_mul_io_WSTRB    |   in|    4|       s_axi|        mul_io|        scalar|
|s_axi_mul_io_ARVALID  |   in|    1|       s_axi|        mul_io|        scalar|
|s_axi_mul_io_ARREADY  |  out|    1|       s_axi|        mul_io|        scalar|
|s_axi_mul_io_ARADDR   |   in|    6|       s_axi|        mul_io|        scalar|
|s_axi_mul_io_RVALID   |  out|    1|       s_axi|        mul_io|        scalar|
|s_axi_mul_io_RREADY   |   in|    1|       s_axi|        mul_io|        scalar|
|s_axi_mul_io_RDATA    |  out|   32|       s_axi|        mul_io|        scalar|
|s_axi_mul_io_RRESP    |  out|    2|       s_axi|        mul_io|        scalar|
|s_axi_mul_io_BVALID   |  out|    1|       s_axi|        mul_io|        scalar|
|s_axi_mul_io_BREADY   |   in|    1|       s_axi|        mul_io|        scalar|
|s_axi_mul_io_BRESP    |  out|    2|       s_axi|        mul_io|        scalar|
|ap_clk                |   in|    1|  ap_ctrl_hs|           mul|  return value|
|ap_rst_n              |   in|    1|  ap_ctrl_hs|           mul|  return value|
|interrupt             |  out|    1|  ap_ctrl_hs|           mul|  return value|
+----------------------+-----+-----+------------+--------------+--------------+

