Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ysxashore/App/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd_rdcntVal' [/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/mycpu_top.v:246]
WARNING: [VRFC 10-3091] actual bit length 320 differs from formal bit length 330 for port 'd' [/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/EXE_stage.v:88]
WARNING: [VRFC 10-3091] actual bit length 320 differs from formal bit length 330 for port 'q' [/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/EXE_stage.v:120]
WARNING: [VRFC 10-3091] actual bit length 300 differs from formal bit length 332 for port 'd' [/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/MEM_stage.v:66]
WARNING: [VRFC 10-3091] actual bit length 300 differs from formal bit length 332 for port 'q' [/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/MEM_stage.v:90]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'W_excp_num' [/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/mycpu_top.v:382]
WARNING: [VRFC 10-3091] actual bit length 257 differs from formal bit length 267 for port 'd' [/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/WB_stage.v:58]
WARNING: [VRFC 10-3091] actual bit length 257 differs from formal bit length 267 for port 'q' [/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/WB_stage.v:76]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 5 for port 'W_regWAdd' [/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.srcs/sources_1/new/mycpu_top.v:416]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_flopenr
Compiling module xil_defaultlib.IF_stage
Compiling module xil_defaultlib.flopenr(WIDTH=97)
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_4_16
Compiling module xil_defaultlib.decoder_2_4
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.csr
Compiling module xil_defaultlib.ID_stage
Compiling module xil_defaultlib.flopenrc(WIDTH=330)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.YDecoder
Compiling module xil_defaultlib.BoothBase
Compiling module xil_defaultlib.BoothInterBase_default
Compiling module xil_defaultlib.add64
Compiling module xil_defaultlib.mul_default
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.EXE_stage
Compiling module xil_defaultlib.flopenrc(WIDTH=332)
Compiling module xil_defaultlib.MEM_stage
Compiling module xil_defaultlib.flopenrc(WIDTH=267)
Compiling module xil_defaultlib.WB_stage
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
