{
    "code": "module TopModule (\n    input wire clk,\n    input wire load,\n    input wire [511:0] data,\n    output reg [511:0] q\n);\n\n    reg [511:0] next_q;\n\n    always @(*) begin\n        integer i;\n        for (i = 0; i < 512; i = i + 1) begin\n            if (i == 0) begin\n                // Boundary condition for the first cell\n                next_q[i] = (q[511] & q[i]) | (~q[511] & q[i+1]);\n            end else if (i == 511) begin\n                // Boundary condition for the last cell\n                next_q[i] = (q[i-1] & q[i]) | (~q[i-1] & 0);\n            end else begin\n                // Rule 110 for the rest of the cells\n                next_q[i] = (q[i-1] & q[i]) | (~q[i-1] & q[i+1]);\n            end\n        end\n    end\n\n    always @(posedge clk) begin\n        if (load) begin\n            q <= data;\n        end else begin\n            q <= next_q;\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 6220,
        "passfail": "R"
    }
}