Info: Starting: Create testbench Qsys system
Info: C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/Crypto/crypto_test/testbench/crypto_test.ipx
Info: ip-generate --project-directory=C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto --output-directory=C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto --report-file=sopcinfo:C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test.sopcinfo --report-file=html:C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test\testbench\crypto_test.html --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test.qsys --remove-qsys-generate-warning
Progress: Loading Crypto/crypto_test.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 14.1]
Progress: Parameterizing module clk
Progress: Adding crypto_module [ted_crypto 2.0]
Progress: Parameterizing module crypto_module
Progress: Adding incoming_memory [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module incoming_memory
Progress: Adding instruction_memory [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module instruction_memory
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 14.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 14.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding outgoing_memory [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module outgoing_memory
Progress: Adding stack_heap [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module stack_heap
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 14.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 14.1]
Progress: Parameterizing module timer_0
Progress: Adding timestamp_timer [altera_avalon_timer 14.1]
Progress: Parameterizing module timestamp_timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: crypto_test.nios2_qsys_0: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: crypto_test.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: crypto_test.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (1) searching C:/altera/14.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:\altera\14.1\quartus\sopc_builder\bin\root_components.ipx
Info: C:\altera\14.1\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index C:\altera\14.1\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: C:\altera\14.1\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0.00 seconds
Info: C:/altera/14.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.00 seconds
Info: C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/Crypto/crypto_test/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test\testbench\crypto_test.ipx
Progress: Loading Crypto/crypto_test.qsys
Info: C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/Crypto/* matched 33 files in 0.02 seconds
Info: C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/Crypto/ip/**/* matched 0 files in 0.00 seconds
Info: C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/Crypto/*/* matched 413 files in 0.09 seconds
Info: C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test\testbench\crypto_test.ipx described 0 plugins, 3 paths, in 0.11 seconds
Info: C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/Crypto/crypto_test/testbench/* matched 4 files in 0.11 seconds
Info: C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/Crypto/crypto_test/testbench/*/* matched 0 files in 0.00 seconds
Info: C:/Users/Brash/.altera.quartus/ip/14.1/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\altera\14.1\ip\altera\altera_components.ipx
Info: C:\altera\14.1\ip\altera\altera_components.ipx described 1350 plugins, 0 paths, in 0.11 seconds
Progress: Loading altera_up_avalon_audio/altera_up_avalon_audio_hw.tcl
Progress: Loading altera_up_avalon_audio/altera_up_avalon_audio_sw.tcl
Progress: Loading altera_up_avalon_audio_and_video_config/altera_up_avalon_audio_and_video_config_hw.tcl
Progress: Loading altera_up_avalon_audio_and_video_config/altera_up_avalon_audio_and_video_config_sw.tcl
Progress: Loading altera_up_avalon_character_lcd/altera_up_avalon_character_lcd_hw.tcl
Progress: Loading altera_up_avalon_character_lcd/altera_up_avalon_character_lcd_sw.tcl
Progress: Loading altera_up_avalon_video_alpha_blender/altera_up_avalon_video_alpha_blender_hw.tcl
Progress: Loading altera_up_avalon_video_bayer_resampler/altera_up_avalon_video_bayer_resampler_hw.tcl
Progress: Loading altera_up_avalon_video_character_buffer_with_dma/altera_up_avalon_video_character_buffer_with_dma_hw.tcl
Progress: Loading altera_up_avalon_video_character_buffer_with_dma/altera_up_avalon_video_character_buffer_with_dma_sw.tcl
Progress: Loading altera_up_avalon_video_chroma_resampler/altera_up_avalon_video_chroma_resampler_hw.tcl
Progress: Loading altera_up_avalon_video_clipper/altera_up_avalon_video_clipper_hw.tcl
Progress: Loading altera_up_avalon_video_csc/altera_up_avalon_video_csc_hw.tcl
Progress: Loading altera_up_avalon_video_decoder/altera_up_avalon_video_decoder_hw.tcl
Progress: Loading altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl
Progress: Loading altera_up_avalon_video_dual_clock_buffer/altera_up_avalon_video_dual_clock_buffer_hw.tcl
Progress: Loading altera_up_avalon_video_edge_detection/altera_up_avalon_video_edge_detection_hw.tcl
Progress: Loading altera_up_avalon_video_pixel_buffer_dma/altera_up_avalon_video_pixel_buffer_dma_hw.tcl
Progress: Loading altera_up_avalon_video_pixel_buffer_dma/altera_up_avalon_video_pixel_buffer_dma_sw.tcl
Progress: Loading altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl
Progress: Loading altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl
Progress: Loading altera_up_avalon_video_stream_router/altera_up_avalon_video_stream_router_hw.tcl
Progress: Loading altera_up_avalon_video_test_pattern/altera_up_avalon_video_test_pattern_hw.tcl
Progress: Loading altera_up_avalon_video_vga_controller/altera_up_avalon_video_vga_controller_hw.tcl
Progress: Loading altera_up_avalon_video_vip_bridges/altera_up_avalon_video_raw_to_vip_bridge_hw.tcl
Progress: Loading altera_up_avalon_video_vip_bridges/altera_up_avalon_video_vip_to_raw_bridge_hw.tcl
Progress: Loading altera_up_avalon_to_external_bus_bridge/altera_up_avalon_to_external_bus_bridge_hw.tcl
Progress: Loading altera_up_external_bus_to_avalon_bridge/altera_up_external_bus_to_avalon_bridge_hw.tcl
Progress: Loading altera_up_altpll/altera_up_altpll_hw.tcl
Progress: Loading altera_up_avalon_audio_pll/altera_up_avalon_audio_pll_hw.tcl
Progress: Loading altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl
Progress: Loading altera_up_avalon_sys_sdram_pll/altera_up_avalon_sys_sdram_pll_hw.tcl
Progress: Loading altera_up_avalon_video_pll/altera_up_avalon_video_pll_hw.tcl
Progress: Loading altera_up_avalon_irda/altera_up_avalon_irda_hw.tcl
Progress: Loading altera_up_avalon_irda/altera_up_avalon_irda_sw.tcl
Progress: Loading altera_up_avalon_rs232/altera_up_avalon_rs232_hw.tcl
Progress: Loading altera_up_avalon_rs232/altera_up_avalon_rs232_sw.tcl
Progress: Loading altera_up_clocks/altera_up_clocks_hw.tcl
Progress: Loading altera_up_avalon_accelerometer_spi/altera_up_avalon_accelerometer_spi_hw.tcl
Progress: Loading altera_up_avalon_accelerometer_spi/altera_up_avalon_accelerometer_spi_sw.tcl
Progress: Loading altera_up_avalon_de0_nano_adc/altera_up_avalon_de0_nano_adc_hw.tcl
Progress: Loading altera_up_avalon_de0_nano_adc/altera_up_avalon_de0_nano_adc_mega_hw.tcl
Progress: Loading altera_up_avalon_de0_nano_adc/altera_up_avalon_de0_nano_adc_sw.tcl
Progress: Loading altera_up_avalon_de1_soc_adc/altera_up_avalon_de1_soc_adc_hw.tcl
Progress: Loading altera_up_avalon_de1_soc_adc/altera_up_avalon_de1_soc_adc_mega_hw.tcl
Progress: Loading altera_up_avalon_de1_soc_adc/altera_up_avalon_de1_soc_adc_sw.tcl
Progress: Loading altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_hw.tcl
Progress: Loading altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_sw.tcl
Progress: Loading altera_up_avalon_ps2/altera_up_avalon_ps2_hw.tcl
Progress: Loading altera_up_avalon_ps2/altera_up_avalon_ps2_sw.tcl
Progress: Loading altera_up_avalon_usb/altera_up_avalon_usb_hw.tcl
Progress: Loading altera_up_avalon_usb/altera_up_avalon_usb_sw.tcl
Progress: Loading altera_up_avalon_sram/altera_up_avalon_sram_hw.tcl
Progress: Loading altera_up_flash_memory/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface_hw.tcl
Progress: Loading altera_up_sd_card_avalon_interface/Altera_UP_SD_Card_Avalon_Interface_hw.tcl
Progress: Loading altera_up_sd_card_avalon_interface/Altera_UP_SD_Card_Avalon_Interface_sw.tcl
Progress: Loading crypto/ted_crypto_hw.tcl
Progress: Loading eth_ocm_9.1/eth_ocm_hw.tcl
Progress: Loading eth_ocm_9.1/eth_ocm_sw.tcl
Progress: Loading hexwriter/hex_conduit_hw.tcl
Progress: Loading hexwriter/reg32_avalon_interface_hw.tcl
Info: C:/altera/14.1/ip/**/* matched 403 files in 0.73 seconds
Info: Reading index C:\altera\14.1\quartus\sopc_builder\builtin.ipx
Info: C:\altera\14.1\quartus\sopc_builder\builtin.ipx described 81 plugins, 0 paths, in 0.02 seconds
Info: C:/altera/14.1/quartus/sopc_builder/**/* matched 8 files in 0.02 seconds
Info: Reading index C:\altera\14.1\quartus\common\librarian\factories\index.ipx
Info: C:\altera\14.1\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0.03 seconds
Info: C:/altera/14.1/quartus/common/librarian/factories/**/* matched 4 files in 0.05 seconds
Info: C:/altera/14.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: C:\altera\14.1\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 9 paths, in 0.91 seconds
Info: C:/altera/14.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.91 seconds
Progress: 
Progress: 
Progress: 
Info: Running script C:/altera/14.1/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: crypto_test
Info: TB_Gen: System design is: crypto_test
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk CLASS_NAME
Info: get_instance_assignment clk testbench.partner.map.clk_in
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk CLASS_NAME
Info: get_instance_assignment clk testbench.partner.map.clk_in_reset
Info: send_message Info TB_Gen: Creating testbench system : crypto_test_tb with clock and reset BFMs
Info: TB_Gen: Creating testbench system : crypto_test_tb with clock and reset BFMs
Info: create_system crypto_test_tb
Info: add_instance crypto_test_inst crypto_test 
Info: set_use_testbench_naming_pattern true crypto_test
Info: get_instance_interfaces crypto_test_inst
Info: get_instance_interface_property crypto_test_inst clk CLASS_NAME
Info: get_instance_interface_property crypto_test_inst reset CLASS_NAME
Info: get_instance_interface_property crypto_test_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property crypto_test_inst clk CLASS_NAME
Info: add_instance crypto_test_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property crypto_test_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value crypto_test_inst clk clockRate
Info: set_instance_parameter_value crypto_test_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value crypto_test_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property crypto_test_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property crypto_test_inst clk CLASS_NAME
Info: get_instance_interfaces crypto_test_inst_clk_bfm
Info: get_instance_interface_property crypto_test_inst_clk_bfm clk CLASS_NAME
Info: add_connection crypto_test_inst_clk_bfm.clk crypto_test_inst.clk
Info: get_instance_interface_property crypto_test_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property crypto_test_inst reset CLASS_NAME
Info: add_instance crypto_test_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property crypto_test_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports crypto_test_inst reset
Info: get_instance_interface_port_property crypto_test_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property crypto_test_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value crypto_test_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value crypto_test_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property crypto_test_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces crypto_test_inst_reset_bfm
Info: get_instance_interface_property crypto_test_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property crypto_test_inst_reset_bfm clk CLASS_NAME
Info: get_instance_property crypto_test_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value crypto_test_inst reset associatedClock
Info: get_instance_interfaces crypto_test_inst_clk_bfm
Info: get_instance_interface_property crypto_test_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: crypto_test_inst_reset_bfm is not associated to any clock; connecting crypto_test_inst_reset_bfm to 'crypto_test_inst_clk_bfm.clk'
Warning: TB_Gen: crypto_test_inst_reset_bfm is not associated to any clock; connecting crypto_test_inst_reset_bfm to 'crypto_test_inst_clk_bfm.clk'
Info: add_connection crypto_test_inst_clk_bfm.clk crypto_test_inst_reset_bfm.clk
Info: get_instance_interface_property crypto_test_inst reset CLASS_NAME
Info: get_instance_interfaces crypto_test_inst_reset_bfm
Info: get_instance_interface_property crypto_test_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property crypto_test_inst_reset_bfm clk CLASS_NAME
Info: add_connection crypto_test_inst_reset_bfm.reset crypto_test_inst.reset
Info: send_message Info TB_Gen: Saving testbench system: crypto_test_tb.qsys
Info: TB_Gen: Saving testbench system: crypto_test_tb.qsys
Info: save_system crypto_test_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/Crypto/crypto_test/testbench/crypto_test_tb.qsys
Info: Done
Info: ip-generate --project-directory=C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test\testbench --output-directory=C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test\testbench\crypto_test_tb\simulation --file-set=SIM_VERILOG --report-file=html:C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test\testbench\crypto_test_tb.html --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test\testbench\crypto_test_tb.qsys --remove-qsys-generate-warning --report-file=csv:C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test_tb.csv --report-file=spd:C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test_tb.spd
Progress: Loading testbench/crypto_test_tb.qsys
Progress: Reading input file
Progress: Adding crypto_test_inst [crypto_test 1.0]
Progress: Parameterizing module crypto_test_inst
Progress: Adding crypto_test_inst_clk_bfm [altera_avalon_clock_source 14.1]
Progress: Parameterizing module crypto_test_inst_clk_bfm
Progress: Adding crypto_test_inst_reset_bfm [altera_avalon_reset_source 14.1]
Progress: Parameterizing module crypto_test_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: crypto_test_tb.crypto_test_inst.nios2_qsys_0: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: crypto_test_tb.crypto_test_inst.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: crypto_test_tb.crypto_test_inst.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: crypto_test_tb.crypto_test_inst_clk_bfm: Elaborate: altera_clock_source
Info: crypto_test_tb.crypto_test_inst_clk_bfm:            $Revision: #1 $
Info: crypto_test_tb.crypto_test_inst_clk_bfm:            $Date: 2014/10/06 $
Info: crypto_test_tb.crypto_test_inst_reset_bfm: Elaborate: altera_reset_source
Info: crypto_test_tb.crypto_test_inst_reset_bfm:            $Revision: #1 $
Info: crypto_test_tb.crypto_test_inst_reset_bfm:            $Date: 2014/10/06 $
Info: crypto_test_tb.crypto_test_inst_reset_bfm: Reset is negatively asserted.
Info: crypto_test_tb: Generating crypto_test_tb "crypto_test_tb" for SIM_VERILOG
Info: crypto_test_inst: "crypto_test_tb" instantiated crypto_test "crypto_test_inst"
Info: crypto_test_inst_clk_bfm: "crypto_test_tb" instantiated altera_avalon_clock_source "crypto_test_inst_clk_bfm"
Info: crypto_test_inst_reset_bfm: "crypto_test_tb" instantiated altera_avalon_reset_source "crypto_test_inst_reset_bfm"
Info: Reusing file C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/Crypto/crypto_test/testbench/crypto_test_tb/simulation/submodules/verbosity_pkg.sv
Info: crypto_module: "crypto_test_inst" instantiated ted_crypto "crypto_module"
Info: incoming_memory: Starting RTL generation for module 'crypto_test_incoming_memory'
Info: incoming_memory:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=crypto_test_incoming_memory --dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0104_incoming_memory_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0104_incoming_memory_gen//crypto_test_incoming_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0104_incoming_memory_gen/  ]
Info: incoming_memory: Done RTL generation for module 'crypto_test_incoming_memory'
Info: incoming_memory: "crypto_test_inst" instantiated altera_avalon_onchip_memory2 "incoming_memory"
Info: instruction_memory: Starting RTL generation for module 'crypto_test_instruction_memory'
Info: instruction_memory:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=crypto_test_instruction_memory --dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0105_instruction_memory_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0105_instruction_memory_gen//crypto_test_instruction_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0105_instruction_memory_gen/  ]
Info: instruction_memory: Done RTL generation for module 'crypto_test_instruction_memory'
Info: instruction_memory: "crypto_test_inst" instantiated altera_avalon_onchip_memory2 "instruction_memory"
Info: jtag_uart_0: Starting RTL generation for module 'crypto_test_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=crypto_test_jtag_uart_0 --dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0106_jtag_uart_0_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0106_jtag_uart_0_gen//crypto_test_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0106_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'crypto_test_jtag_uart_0'
Info: jtag_uart_0: "crypto_test_inst" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_qsys_0: Starting RTL generation for module 'crypto_test_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/14.1/quartus/bin64/eperlcmd.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=crypto_test_nios2_qsys_0 --dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0107_nios2_qsys_0_gen/ --quartus_bindir=C:/altera/14.1/quartus/bin64 --verilog --config=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0107_nios2_qsys_0_gen//crypto_test_nios2_qsys_0_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0107_nios2_qsys_0_gen/  ]
Info: nios2_qsys_0: # 2015.03.23 23:35:09 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2015.03.23 23:35:09 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2015.03.23 23:35:10 (*)   Couldn't query license setup in Quartus directory C:/altera/14.1/quartus/bin64
Info: nios2_qsys_0: # 2015.03.23 23:35:10 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2015.03.23 23:35:10 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2015.03.23 23:35:10 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2015.03.23 23:35:10 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2015.03.23 23:35:10 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2015.03.23 23:35:10 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2015.03.23 23:35:11 (*)   Creating 'C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0107_nios2_qsys_0_gen//crypto_test_nios2_qsys_0_nios2_waves.do'
Info: nios2_qsys_0: # 2015.03.23 23:35:11 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2015.03.23 23:35:11 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2015.03.23 23:35:13 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'crypto_test_nios2_qsys_0'
Info: nios2_qsys_0: "crypto_test_inst" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: outgoing_memory: Starting RTL generation for module 'crypto_test_outgoing_memory'
Info: outgoing_memory:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=crypto_test_outgoing_memory --dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0108_outgoing_memory_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0108_outgoing_memory_gen//crypto_test_outgoing_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0108_outgoing_memory_gen/  ]
Info: outgoing_memory: Done RTL generation for module 'crypto_test_outgoing_memory'
Info: outgoing_memory: "crypto_test_inst" instantiated altera_avalon_onchip_memory2 "outgoing_memory"
Info: stack_heap: Starting RTL generation for module 'crypto_test_stack_heap'
Info: stack_heap:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=crypto_test_stack_heap --dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0109_stack_heap_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0109_stack_heap_gen//crypto_test_stack_heap_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0109_stack_heap_gen/  ]
Info: stack_heap: Done RTL generation for module 'crypto_test_stack_heap'
Info: stack_heap: "crypto_test_inst" instantiated altera_avalon_onchip_memory2 "stack_heap"
Info: sysid_qsys_0: Generating Verilog simulation model
Info: sysid_qsys_0: Generated simulation model crypto_test_sysid_qsys_0.vo
Info: sysid_qsys_0: "crypto_test_inst" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'crypto_test_timer_0'
Info: timer_0:   Generation command is [exec C:/altera/14.1/quartus/bin64//perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64//perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=crypto_test_timer_0 --dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0113_timer_0_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0113_timer_0_gen//crypto_test_timer_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0113_timer_0_gen/  ]
Info: timer_0: Done RTL generation for module 'crypto_test_timer_0'
Info: timer_0: "crypto_test_inst" instantiated altera_avalon_timer "timer_0"
Info: timestamp_timer: Starting RTL generation for module 'crypto_test_timestamp_timer'
Info: timestamp_timer:   Generation command is [exec C:/altera/14.1/quartus/bin64//perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64//perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=crypto_test_timestamp_timer --dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0114_timestamp_timer_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0114_timestamp_timer_gen//crypto_test_timestamp_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Brash/AppData/Local/Temp/alt6518_3565341604526207754.dir/0114_timestamp_timer_gen/  ]
Info: timestamp_timer: Done RTL generation for module 'crypto_test_timestamp_timer'
Info: timestamp_timer: "crypto_test_inst" instantiated altera_avalon_timer "timestamp_timer"
Info: mm_interconnect_0: "crypto_test_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "crypto_test_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "crypto_test_inst" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_011: "mm_interconnect_0" instantiated altera_merlin_router "router_011"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/Crypto/crypto_test/testbench/crypto_test_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_007: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_007"
Info: Reusing file C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/Crypto/crypto_test/testbench/crypto_test_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_007: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_007"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/Crypto/crypto_test/testbench/crypto_test_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/Crypto/crypto_test/testbench/crypto_test_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: crypto_test_tb: Done "crypto_test_tb" with 37 modules, 63 files
Info: ip-generate succeeded.
Info: sim-script-gen --spd=C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test_tb.spd --output-directory=C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/Crypto/crypto_test/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\Brash\Dropbox\Final_Project\DE2-115\11_Projects\Crypto\crypto_test_tb.spd --output-directory=C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/Crypto/crypto_test/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/Crypto/crypto_test/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/Crypto/crypto_test/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/Crypto/crypto_test/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	37 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Brash/Dropbox/Final_Project/DE2-115/11_Projects/Crypto/crypto_test/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create testbench Qsys system
