Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\SEBA\BACKUP\Projekty\FPGA+ARM\signal-recon-project\de1soc\hw\soc_system.qsys --block-symbol-file --output-directory=D:\SEBA\BACKUP\Projekty\FPGA+ARM\signal-recon-project\de1soc\hw\soc_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading hw/soc_system.qsys
Progress: Reading input file
Progress: Adding button_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding dipsw_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module dipsw_pio
Progress: Adding fifo_in [altera_avalon_sc_fifo 16.1]
Progress: Parameterizing module fifo_in
Progress: Adding fifo_out [altera_avalon_sc_fifo 16.1]
Progress: Parameterizing module fifo_out
Progress: Adding fir_compiler_ii_0 [altera_fir_compiler_ii 16.1]
Progress: Parameterizing module fir_compiler_ii_0
Progress: Adding hps_0 [altera_hps 16.1]
Progress: Parameterizing module hps_0
Progress: Adding led_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module led_pio
Progress: Adding onchip_RAM [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_RAM
Progress: Adding sgdma_mm2st [altera_avalon_sgdma 16.1]
Progress: Parameterizing module sgdma_mm2st
Progress: Adding sgdma_st2mm [altera_avalon_sgdma 16.1]
Progress: Parameterizing module sgdma_st2mm
Progress: Adding st_packet_signals_add_0 [st_packet_signals_add 1.0]
Progress: Parameterizing module st_packet_signals_add_0
Progress: Adding st_packet_signals_remove_0 [st_packet_signals_remove 1.0]
Progress: Parameterizing module st_packet_signals_remove_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.fir_compiler_ii_0: PhysChanIn 2, PhysChanOut 2, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 22, Bankcount 1, CoefBitWidth 8
Warning: soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.sgdma_mm2st: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.sgdma_st2mm: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: soc_system.fir_compiler_ii_0.avalon_streaming_source/fifo_out.in: The source has a error signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: soc_system.fir_compiler_ii_0.avalon_streaming_source/fifo_out.in: The source data signal is 16 bits, but the sink is 8 bits. Avalon-ST Adapter will be inserted.
Info: soc_system.fifo_in.out/fir_compiler_ii_0.avalon_streaming_sink: The sink has a error signal of 2 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: soc_system.fifo_in.out/fir_compiler_ii_0.avalon_streaming_sink: The source data signal is 8 bits, but the sink is 16 bits. Avalon-ST Adapter will be inserted.
Warning: soc_system.sgdma_mm2st: Interrupt sender sgdma_mm2st.csr_irq is not connected to an interrupt receiver
Warning: soc_system.sgdma_st2mm: Interrupt sender sgdma_st2mm.csr_irq is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\SEBA\BACKUP\Projekty\FPGA+ARM\signal-recon-project\de1soc\hw\soc_system.qsys --synthesis=VHDL --output-directory=D:\SEBA\BACKUP\Projekty\FPGA+ARM\signal-recon-project\de1soc\hw\soc_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading hw/soc_system.qsys
Progress: Reading input file
Progress: Adding button_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding dipsw_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module dipsw_pio
Progress: Adding fifo_in [altera_avalon_sc_fifo 16.1]
Progress: Parameterizing module fifo_in
Progress: Adding fifo_out [altera_avalon_sc_fifo 16.1]
Progress: Parameterizing module fifo_out
Progress: Adding fir_compiler_ii_0 [altera_fir_compiler_ii 16.1]
Progress: Parameterizing module fir_compiler_ii_0
Progress: Adding hps_0 [altera_hps 16.1]
Progress: Parameterizing module hps_0
Progress: Adding led_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module led_pio
Progress: Adding onchip_RAM [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_RAM
Progress: Adding sgdma_mm2st [altera_avalon_sgdma 16.1]
Progress: Parameterizing module sgdma_mm2st
Progress: Adding sgdma_st2mm [altera_avalon_sgdma 16.1]
Progress: Parameterizing module sgdma_st2mm
Progress: Adding st_packet_signals_add_0 [st_packet_signals_add 1.0]
Progress: Parameterizing module st_packet_signals_add_0
Progress: Adding st_packet_signals_remove_0 [st_packet_signals_remove 1.0]
Progress: Parameterizing module st_packet_signals_remove_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.fir_compiler_ii_0: PhysChanIn 2, PhysChanOut 2, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 22, Bankcount 1, CoefBitWidth 8
Warning: soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.sgdma_mm2st: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.sgdma_st2mm: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: soc_system.fir_compiler_ii_0.avalon_streaming_source/fifo_out.in: The source has a error signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: soc_system.fir_compiler_ii_0.avalon_streaming_source/fifo_out.in: The source data signal is 16 bits, but the sink is 8 bits. Avalon-ST Adapter will be inserted.
Info: soc_system.fifo_in.out/fir_compiler_ii_0.avalon_streaming_sink: The sink has a error signal of 2 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: soc_system.fifo_in.out/fir_compiler_ii_0.avalon_streaming_sink: The source data signal is 8 bits, but the sink is 16 bits. Avalon-ST Adapter will be inserted.
Warning: soc_system.sgdma_mm2st: Interrupt sender sgdma_mm2st.csr_irq is not connected to an interrupt receiver
Warning: soc_system.sgdma_st2mm: Interrupt sender sgdma_st2mm.csr_irq is not connected to an interrupt receiver
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'
Info: button_pio:   Generation command is [exec D:/quartus_prime_lite/quartus/bin64/perl/bin/perl.exe -I D:/quartus_prime_lite/quartus/bin64/perl/lib -I D:/quartus_prime_lite/quartus/sopc_builder/bin/europa -I D:/quartus_prime_lite/quartus/sopc_builder/bin/perl_lib -I D:/quartus_prime_lite/quartus/sopc_builder/bin -I D:/quartus_prime_lite/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus_prime_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/quartus_prime_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/sadda/AppData/Local/Temp/alt7421_5380253692589250798.dir/0001_button_pio_gen/ --quartus_dir=D:/quartus_prime_lite/quartus --verilog --config=C:/Users/sadda/AppData/Local/Temp/alt7421_5380253692589250798.dir/0001_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]
Info: button_pio: Done RTL generation for module 'soc_system_button_pio'
Info: button_pio: "soc_system" instantiated altera_avalon_pio "button_pio"
Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio:   Generation command is [exec D:/quartus_prime_lite/quartus/bin64/perl/bin/perl.exe -I D:/quartus_prime_lite/quartus/bin64/perl/lib -I D:/quartus_prime_lite/quartus/sopc_builder/bin/europa -I D:/quartus_prime_lite/quartus/sopc_builder/bin/perl_lib -I D:/quartus_prime_lite/quartus/sopc_builder/bin -I D:/quartus_prime_lite/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus_prime_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/quartus_prime_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/sadda/AppData/Local/Temp/alt7421_5380253692589250798.dir/0002_dipsw_pio_gen/ --quartus_dir=D:/quartus_prime_lite/quartus --verilog --config=C:/Users/sadda/AppData/Local/Temp/alt7421_5380253692589250798.dir/0002_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]
Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio: "soc_system" instantiated altera_avalon_pio "dipsw_pio"
Info: fifo_in: "soc_system" instantiated altera_avalon_sc_fifo "fifo_in"
Info: fir_compiler_ii_0: PhysChanIn 2, PhysChanOut 2, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 22, Bankcount 1, Latency 13, CoefBitWidth 8
Info: fir_compiler_ii_0: "soc_system" instantiated altera_fir_compiler_ii "fir_compiler_ii_0"
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: hps_0: "Running  for module: hps_0"
Warning: hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater.
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'
Info: led_pio:   Generation command is [exec D:/quartus_prime_lite/quartus/bin64/perl/bin/perl.exe -I D:/quartus_prime_lite/quartus/bin64/perl/lib -I D:/quartus_prime_lite/quartus/sopc_builder/bin/europa -I D:/quartus_prime_lite/quartus/sopc_builder/bin/perl_lib -I D:/quartus_prime_lite/quartus/sopc_builder/bin -I D:/quartus_prime_lite/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus_prime_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/quartus_prime_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/sadda/AppData/Local/Temp/alt7421_5380253692589250798.dir/0005_led_pio_gen/ --quartus_dir=D:/quartus_prime_lite/quartus --verilog --config=C:/Users/sadda/AppData/Local/Temp/alt7421_5380253692589250798.dir/0005_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'soc_system_led_pio'
Info: led_pio: "soc_system" instantiated altera_avalon_pio "led_pio"
Info: onchip_RAM: Starting RTL generation for module 'soc_system_onchip_RAM'
Info: onchip_RAM:   Generation command is [exec D:/quartus_prime_lite/quartus/bin64/perl/bin/perl.exe -I D:/quartus_prime_lite/quartus/bin64/perl/lib -I D:/quartus_prime_lite/quartus/sopc_builder/bin/europa -I D:/quartus_prime_lite/quartus/sopc_builder/bin/perl_lib -I D:/quartus_prime_lite/quartus/sopc_builder/bin -I D:/quartus_prime_lite/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus_prime_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/quartus_prime_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_RAM --dir=C:/Users/sadda/AppData/Local/Temp/alt7421_5380253692589250798.dir/0006_onchip_RAM_gen/ --quartus_dir=D:/quartus_prime_lite/quartus --verilog --config=C:/Users/sadda/AppData/Local/Temp/alt7421_5380253692589250798.dir/0006_onchip_RAM_gen//soc_system_onchip_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_RAM: Done RTL generation for module 'soc_system_onchip_RAM'
Info: onchip_RAM: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_RAM"
Info: sgdma_mm2st: Starting RTL generation for module 'soc_system_sgdma_mm2st'
Info: sgdma_mm2st:   Generation command is [exec D:/quartus_prime_lite/quartus/bin64/perl/bin/perl.exe -I D:/quartus_prime_lite/quartus/bin64/perl/lib -I D:/quartus_prime_lite/quartus/sopc_builder/bin/europa -I D:/quartus_prime_lite/quartus/sopc_builder/bin/perl_lib -I D:/quartus_prime_lite/quartus/sopc_builder/bin -I D:/quartus_prime_lite/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus_prime_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- D:/quartus_prime_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=soc_system_sgdma_mm2st --dir=C:/Users/sadda/AppData/Local/Temp/alt7421_5380253692589250798.dir/0007_sgdma_mm2st_gen/ --quartus_dir=D:/quartus_prime_lite/quartus --verilog --config=C:/Users/sadda/AppData/Local/Temp/alt7421_5380253692589250798.dir/0007_sgdma_mm2st_gen//soc_system_sgdma_mm2st_component_configuration.pl  --do_build_sim=0  ]
Info: sgdma_mm2st: Done RTL generation for module 'soc_system_sgdma_mm2st'
Info: sgdma_mm2st: "soc_system" instantiated altera_avalon_sgdma "sgdma_mm2st"
Info: sgdma_st2mm: Starting RTL generation for module 'soc_system_sgdma_st2mm'
Info: sgdma_st2mm:   Generation command is [exec D:/quartus_prime_lite/quartus/bin64/perl/bin/perl.exe -I D:/quartus_prime_lite/quartus/bin64/perl/lib -I D:/quartus_prime_lite/quartus/sopc_builder/bin/europa -I D:/quartus_prime_lite/quartus/sopc_builder/bin/perl_lib -I D:/quartus_prime_lite/quartus/sopc_builder/bin -I D:/quartus_prime_lite/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus_prime_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- D:/quartus_prime_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=soc_system_sgdma_st2mm --dir=C:/Users/sadda/AppData/Local/Temp/alt7421_5380253692589250798.dir/0008_sgdma_st2mm_gen/ --quartus_dir=D:/quartus_prime_lite/quartus --verilog --config=C:/Users/sadda/AppData/Local/Temp/alt7421_5380253692589250798.dir/0008_sgdma_st2mm_gen//soc_system_sgdma_st2mm_component_configuration.pl  --do_build_sim=0  ]
Info: sgdma_st2mm: Done RTL generation for module 'soc_system_sgdma_st2mm'
Info: sgdma_st2mm: "soc_system" instantiated altera_avalon_sgdma "sgdma_st2mm"
Info: st_packet_signals_add_0: "soc_system" instantiated st_packet_signals_add "st_packet_signals_add_0"
Info: st_packet_signals_remove_0: "soc_system" instantiated st_packet_signals_remove "st_packet_signals_remove_0"
Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: "soc_system" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "soc_system" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: sgdma_mm2st_descriptor_read_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "sgdma_mm2st_descriptor_read_translator"
Info: hps_0_f2h_sdram0_data_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "hps_0_f2h_sdram0_data_translator"
Info: sgdma_mm2st_descriptor_read_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "sgdma_mm2st_descriptor_read_agent"
Info: hps_0_f2h_sdram0_data_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "hps_0_f2h_sdram0_data_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sgdma_mm2st_m_read_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sgdma_mm2st_m_read_rsp_width_adapter"
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sysid_qsys_control_slave_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "sysid_qsys_control_slave_burst_adapter"
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/SEBA/BACKUP/Projekty/FPGA+ARM/signal-recon-project/de1soc/hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: data_format_adapter_0: "avalon_st_adapter" instantiated data_format_adapter "data_format_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: data_format_adapter_0: "avalon_st_adapter_001" instantiated data_format_adapter "data_format_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 48 modules, 123 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
