
*** Running vivado
    with args -log fir.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source fir.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir.tcl -notrace
Command: link_design -top fir -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2068.254 ; gain = 0.000 ; free physical = 727 ; free virtual = 10554
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/chenchingwen/Course2023/SoC/lab3/lab-fir/fir/fir_axilite_axistream/project_1/project_1.srcs/constrs_1/new/fir.xdc]
Finished Parsing XDC File [/home/chenchingwen/Course2023/SoC/lab3/lab-fir/fir/fir_axilite_axistream/project_1/project_1.srcs/constrs_1/new/fir.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2232.750 ; gain = 0.000 ; free physical = 607 ; free virtual = 10441
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2323.531 ; gain = 90.781 ; free physical = 594 ; free virtual = 10428

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1103a139d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2714.391 ; gain = 390.859 ; free physical = 233 ; free virtual = 10055

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter fir_mac_op/FSM_onehot_state_ps[3]_i_1 into driver instance fir_mac_op/data_A_OBUF[5]_inst_i_6, which resulted in an inversion of 4 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 157a09c6d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2993.312 ; gain = 0.000 ; free physical = 166 ; free virtual = 9820
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13a1ab920

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2993.312 ; gain = 0.000 ; free physical = 166 ; free virtual = 9820
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: fe3a5357

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2993.312 ; gain = 0.000 ; free physical = 166 ; free virtual = 9820
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: fe3a5357

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3025.328 ; gain = 32.016 ; free physical = 166 ; free virtual = 9820
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: fe3a5357

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3025.328 ; gain = 32.016 ; free physical = 166 ; free virtual = 9820
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: fe3a5357

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3025.328 ; gain = 32.016 ; free physical = 166 ; free virtual = 9820
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3025.328 ; gain = 0.000 ; free physical = 166 ; free virtual = 9820
Ending Logic Optimization Task | Checksum: 1434c5f41

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3025.328 ; gain = 32.016 ; free physical = 166 ; free virtual = 9820

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1434c5f41

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3025.328 ; gain = 0.000 ; free physical = 166 ; free virtual = 9820

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1434c5f41

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3025.328 ; gain = 0.000 ; free physical = 166 ; free virtual = 9820

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3025.328 ; gain = 0.000 ; free physical = 166 ; free virtual = 9820
Ending Netlist Obfuscation Task | Checksum: 1434c5f41

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3025.328 ; gain = 0.000 ; free physical = 166 ; free virtual = 9820
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3025.328 ; gain = 792.578 ; free physical = 166 ; free virtual = 9820
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/chenchingwen/Course2023/SoC/lab3/lab-fir/fir/fir_axilite_axistream/project_1/project_1.runs/impl_1/fir_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fir_drc_opted.rpt -pb fir_drc_opted.pb -rpx fir_drc_opted.rpx
Command: report_drc -file fir_drc_opted.rpt -pb fir_drc_opted.pb -rpx fir_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/chenchingwen/Course2023/SoC/lab3/lab-fir/fir/fir_axilite_axistream/project_1/project_1.runs/impl_1/fir_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3085.227 ; gain = 0.000 ; free physical = 170 ; free virtual = 9787
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4e2615df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3085.227 ; gain = 0.000 ; free physical = 170 ; free virtual = 9787
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3085.227 ; gain = 0.000 ; free physical = 170 ; free virtual = 9787

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-415] IO Placement failed due to overutilization. This design contains 319 I/O ports
 while the target  device: 7z020 package: clg400, contains only 255 available user I/O. The target device has 255 usable I/O pins of which 0 are already occupied by user-locked I/Os.
 To rectify this issue:
 1. Ensure you are targeting the correct device and package.  Select a larger device or different package if necessary.
 2. Check the top-level ports of the design to ensure the correct number of ports are specified.
 3. Consider design changes to reduce the number of I/Os necessary.
INFO: [Timing 38-35] Done setting XDC timing constraints.
ERROR: [Place 30-68] Instance araddr_IBUF[0]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance araddr_IBUF[1]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance araddr_IBUF[2]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance araddr_IBUF[3]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance araddr_IBUF[4]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance araddr_IBUF[5]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance araddr_IBUF[6]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance araddr_IBUF[7]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance arready_OBUF_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance arvalid_IBUF_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance awaddr_IBUF[0]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance awaddr_IBUF[1]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance awaddr_IBUF[2]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance awaddr_IBUF[3]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance awaddr_IBUF[4]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance awaddr_IBUF[5]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance awaddr_IBUF[6]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance awaddr_IBUF[7]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance awready_OBUF_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance awvalid_IBUF_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance axis_clk_IBUF_BUFG_inst (BUFG) is not placed
ERROR: [Place 30-68] Instance axis_clk_IBUF_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance axis_rst_n_IBUF_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_A_OBUF[0]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_A_OBUF[10]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_A_OBUF[11]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_A_OBUF[1]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_A_OBUF[2]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_A_OBUF[3]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_A_OBUF[4]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_A_OBUF[5]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_A_OBUF[6]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_A_OBUF[7]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_A_OBUF[8]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_A_OBUF[9]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[0]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[10]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[11]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[12]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[13]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[14]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[15]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[16]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[17]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[18]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[19]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[1]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[20]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[21]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[22]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[23]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[24]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[25]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[26]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[27]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[28]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[29]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[2]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[30]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[31]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[3]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[4]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[5]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[6]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[7]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[8]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Di_OBUF[9]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[0]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[10]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[11]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[12]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[13]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[14]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[15]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[16]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[17]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[18]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[19]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[1]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[20]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[21]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[22]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[23]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[24]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[25]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[26]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[27]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[28]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[29]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[2]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[30]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[31]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[3]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[4]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[5]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[6]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[7]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[8]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_Do_IBUF[9]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_EN_OBUF_inst (OBUF) is not placed
INFO: [Common 17-14] Message 'Place 30-68' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 02e2d53d

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3085.227 ; gain = 0.000 ; free physical = 166 ; free virtual = 9785
Phase 1 Placer Initialization | Checksum: 02e2d53d

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3085.227 ; gain = 0.000 ; free physical = 166 ; free virtual = 9785
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 02e2d53d

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3085.227 ; gain = 0.000 ; free physical = 166 ; free virtual = 9785
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 103 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Thu Oct 19 13:38:57 2023...
