// Seed: 819250691
module module_0;
  logic id_1;
  assign module_1.id_24 = 0;
endmodule
module module_1 #(
    parameter id_12 = 32'd77
) (
    input tri1 id_0,
    output tri1 id_1[id_12 : -1],
    output tri0 id_2,
    input wand id_3,
    input wand id_4,
    input wire id_5
    , id_26,
    output wor id_6,
    output wor id_7,
    input supply0 id_8,
    input supply0 id_9,
    output supply0 id_10,
    input wor id_11,
    input wire _id_12,
    input tri1 id_13,
    input wand id_14,
    output tri id_15,
    input supply1 id_16[id_12 : 1],
    input supply0 id_17,
    input wand void id_18,
    output tri1 id_19,
    output wor id_20,
    output uwire id_21,
    output wor id_22,
    input wor id_23,
    input supply0 id_24
);
  module_0 modCall_1 ();
  logic id_27;
  ;
endmodule
