Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto effd9f8fb175497fa56dd720aa871d17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counterComplex_behav xil_defaultlib.tb_counterComplex xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counterComplex
Compiling module xil_defaultlib.counter_tally_reg
Compiling module xil_defaultlib.retraining_top
Compiling module xil_defaultlib.tb_counterComplex
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_counterComplex_behav
