ARM GAS  /tmp/cctRZkCh.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB211:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "tusb.h"
  25:Core/Src/main.c **** #include "tusb_config.h"
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  /tmp/cctRZkCh.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** #define SPI_LENGTH 3
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** enum  {
  39:Core/Src/main.c ****   BLINK_NOT_MOUNTED = 250,
  40:Core/Src/main.c ****   BLINK_MOUNTED = 1000,
  41:Core/Src/main.c ****   BLINK_SUSPENDED = 2500,
  42:Core/Src/main.c **** };
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** static uint32_t blink_interval_ms = BLINK_NOT_MOUNTED;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** // Variable that holds the current position in the sequence.
  47:Core/Src/main.c **** uint32_t note_pos = 0;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** // Store example melody as an array of note values
  50:Core/Src/main.c **** uint8_t note_sequence[] =
  51:Core/Src/main.c **** {
  52:Core/Src/main.c ****   74,78,81,86,90,93,98,102,57,61,66,69,73,78,81,85,88,92,97,100,97,92,88,85,81,78,
  53:Core/Src/main.c ****   74,69,66,62,57,62,66,69,74,78,81,86,90,93,97,102,97,93,90,85,81,78,73,68,64,61,
  54:Core/Src/main.c ****   56,61,64,68,74,78,81,86,90,93,98,102
  55:Core/Src/main.c **** };
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END PD */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  60:Core/Src/main.c **** /* USER CODE BEGIN PM */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE END PM */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  65:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  68:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
  69:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_tx;
  70:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_rx;
  71:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi2_rx;
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** UART_HandleTypeDef huart2;
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** /* USER CODE BEGIN PV */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** //uint16_t I2C_TX_Buffer[]; //buffer for i2c data (wrong?)
  78:Core/Src/main.c **** uint8_t I2C_TX_Buffer[ 2 ]; //buffer for i2c data
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** uint32_t adc_val[ 8 ]; // one element for each ADC channel (one device)
  81:Core/Src/main.c **** //uint32_t adc_val;
  82:Core/Src/main.c **** 
  83:Core/Src/main.c **** uint8_t SPI_TX_Buffer[ SPI_LENGTH ];
  84:Core/Src/main.c **** 
  85:Core/Src/main.c **** uint8_t SPI_RX_Buffer[ SPI_LENGTH ];
  86:Core/Src/main.c **** 
  87:Core/Src/main.c **** 
  88:Core/Src/main.c **** /* USER CODE END PV */
ARM GAS  /tmp/cctRZkCh.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  91:Core/Src/main.c **** void SystemClock_Config(void);
  92:Core/Src/main.c **** void PeriphCommonClock_Config(void);
  93:Core/Src/main.c **** static void MX_GPIO_Init(void);
  94:Core/Src/main.c **** static void MX_DMA_Init(void);
  95:Core/Src/main.c **** static void MX_SPI1_Init(void);
  96:Core/Src/main.c **** static void MX_I2C1_Init(void);
  97:Core/Src/main.c **** static void MX_USB_OTG_FS_USB_Init(void);
  98:Core/Src/main.c **** static void MX_SPI2_Init(void);
  99:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
 100:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c **** void midi_task(void);
 103:Core/Src/main.c **** 
 104:Core/Src/main.c **** /* USER CODE END PFP */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 107:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c **** /* USER CODE END 0 */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c **** /**
 112:Core/Src/main.c ****   * @brief  The application entry point.
 113:Core/Src/main.c ****   * @retval int
 114:Core/Src/main.c ****   */
 115:Core/Src/main.c **** int main(void)
 116:Core/Src/main.c **** {
 117:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   /* USER CODE END 1 */
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 124:Core/Src/main.c ****   HAL_Init();
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /* USER CODE END Init */
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****   /* Configure the system clock */
 131:Core/Src/main.c ****   SystemClock_Config();
 132:Core/Src/main.c **** 
 133:Core/Src/main.c **** /* Configure the peripherals common clocks */
 134:Core/Src/main.c ****   PeriphCommonClock_Config();
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   /* USER CODE END SysInit */
 139:Core/Src/main.c **** 
 140:Core/Src/main.c ****   /* Initialize all configured peripherals */
 141:Core/Src/main.c ****   MX_GPIO_Init();
 142:Core/Src/main.c ****   MX_DMA_Init();
 143:Core/Src/main.c ****   MX_SPI1_Init();
 144:Core/Src/main.c ****   MX_I2C1_Init();
 145:Core/Src/main.c ****   MX_USB_OTG_FS_USB_Init();
ARM GAS  /tmp/cctRZkCh.s 			page 4


 146:Core/Src/main.c ****   MX_SPI2_Init();
 147:Core/Src/main.c ****   MX_USART2_UART_Init();
 148:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   /* INITIALIZE TINYUSB */
 151:Core/Src/main.c ****   //tusb_init();
 152:Core/Src/main.c ****   //tud_init(BOARD_TUD_RHPORT);
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****   // initialize transmit buffer for test case
 155:Core/Src/main.c ****   // START BIT
 156:Core/Src/main.c ****   SPI_TX_Buffer[0] = 0b00000001;
 157:Core/Src/main.c ****   // CHANNEL SELECT (JUST CHECK CH0 FOR NOW)
 158:Core/Src/main.c ****   SPI_TX_Buffer[1] = 0b10000000; // single ended, ch0 (top 4 bits)
 159:Core/Src/main.c ****   // NEED TO SEND THIRD BYTE (FULL DUPLEX), DONT CARE
 160:Core/Src/main.c ****   SPI_TX_Buffer[2] = 0b00000000;
 161:Core/Src/main.c **** 
 162:Core/Src/main.c ****   // set slave address of i2c device
 163:Core/Src/main.c ****   uint8_t slave_address = 0b01011000;
 164:Core/Src/main.c **** 
 165:Core/Src/main.c **** 
 166:Core/Src/main.c **** 
 167:Core/Src/main.c ****   //reset dac registers
 168:Core/Src/main.c ****   I2C_TX_Buffer[0] = 0b00010000; // send command byte, select OUT0
 169:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 170:Core/Src/main.c ****   
 171:Core/Src/main.c ****   /*
 172:Core/Src/main.c ****   I2C_TX_Buffer[0] = slave_address; // set slave address to AD0 
 173:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 174:Core/Src/main.c ****   I2C_TX_Buffer[0] = 0b00010000; // send command byte, select OUT0
 175:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 176:Core/Src/main.c ****   */
 177:Core/Src/main.c **** 
 178:Core/Src/main.c ****   //I2C_TX_Buffer[0] = slave_address; // set slave address to AD0 -- put in header file!
 179:Core/Src/main.c ****   //HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 180:Core/Src/main.c ****   //HAL_Delay(100);
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   //int i = 0;
 183:Core/Src/main.c ****   /* USER CODE END 2 */
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****   /* Infinite loop */
 186:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 187:Core/Src/main.c ****   while (1)
 188:Core/Src/main.c ****   {
 189:Core/Src/main.c ****     // SPI ADC TEST (IN BLOCKING MODE)
 190:Core/Src/main.c ****     for (int i = 0; i < 8; i++) {
 191:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 192:Core/Src/main.c ****     // default CS to be high
 193:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_SET);
 194:Core/Src/main.c ****     // pull CS low for selecting device (only using one ADC right now)
 195:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_RESET);
 196:Core/Src/main.c ****     // one full duplex interaction
 197:Core/Src/main.c ****     HAL_SPI_TransmitReceive (&hspi1, SPI_TX_Buffer, SPI_RX_Buffer, 3, 1000);
 198:Core/Src/main.c ****     // now need to parse data
 199:Core/Src/main.c ****     adc_val[i] = (((SPI_RX_Buffer[1]&0x03)<<8)|SPI_RX_Buffer[2]);
 200:Core/Src/main.c ****     //if(i == 7) i = 0;
 201:Core/Src/main.c ****     //else i++; 
 202:Core/Src/main.c ****     }
ARM GAS  /tmp/cctRZkCh.s 			page 5


 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****     /* Read through all DAC channels in output buffer, set output on ADC accordingly */
 205:Core/Src/main.c ****     
 206:Core/Src/main.c ****       I2C_TX_Buffer[0] = 0x0; // command byte, select OUT0
 207:Core/Src/main.c ****       I2C_TX_Buffer[1] = adc_val[0]>>2; // data byte, corresponds to each channel of one 8 channel 
 208:Core/Src/main.c ****       HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mod
 209:Core/Src/main.c ****     /* I2C protocol test -- move test cases to auxiliary files */
 210:Core/Src/main.c ****     
 211:Core/Src/main.c ****     //I2C_TX_Buffer[0] = 0x0; // command byte, select OUT0
 212:Core/Src/main.c ****     //I2C_TX_Buffer[1] = 0xFF; // data byte, full VREF
 213:Core/Src/main.c ****     //HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mod
 214:Core/Src/main.c ****     //HAL_Delay(1000);
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****     //I2C_TX_Buffer[0] = 0x0; // command byte, select OUT0
 217:Core/Src/main.c ****     //I2C_TX_Buffer[1] = 0x80; // data byte, half VREF
 218:Core/Src/main.c ****     //HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mod
 219:Core/Src/main.c ****     //HAL_Delay(1000);
 220:Core/Src/main.c **** 
 221:Core/Src/main.c ****     //I2C_TX_Buffer[0] = 0x0; // command byte, select OUT0
 222:Core/Src/main.c ****     //I2C_TX_Buffer[1] = 0x0; // data byte, GND
 223:Core/Src/main.c ****     //HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mod
 224:Core/Src/main.c ****     //HAL_Delay(1000);
 225:Core/Src/main.c ****     
 226:Core/Src/main.c ****     //tud_task(); // tinyusb device task
 227:Core/Src/main.c ****     //midi_task();
 228:Core/Src/main.c ****     //HAL_Delay(1000);
 229:Core/Src/main.c **** 
 230:Core/Src/main.c ****     /* USER CODE END WHILE */
 231:Core/Src/main.c **** 
 232:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 233:Core/Src/main.c ****   }
 234:Core/Src/main.c ****   /* USER CODE END 3 */
 235:Core/Src/main.c **** }
 236:Core/Src/main.c **** 
 237:Core/Src/main.c **** /**
 238:Core/Src/main.c ****   * @brief System Clock Configuration
 239:Core/Src/main.c ****   * @retval None
 240:Core/Src/main.c ****   */
 241:Core/Src/main.c **** void SystemClock_Config(void)
 242:Core/Src/main.c **** {
 243:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 244:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 247:Core/Src/main.c ****   */
 248:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 249:Core/Src/main.c ****   {
 250:Core/Src/main.c ****     Error_Handler();
 251:Core/Src/main.c ****   }
 252:Core/Src/main.c **** 
 253:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 254:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 255:Core/Src/main.c ****   */
 256:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 257:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 258:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 259:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
ARM GAS  /tmp/cctRZkCh.s 			page 6


 260:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 261:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 262:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 263:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 264:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 265:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 266:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 267:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 268:Core/Src/main.c ****   {
 269:Core/Src/main.c ****     Error_Handler();
 270:Core/Src/main.c ****   }
 271:Core/Src/main.c **** 
 272:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 273:Core/Src/main.c ****   */
 274:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 275:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 276:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 277:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 278:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 279:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 280:Core/Src/main.c **** 
 281:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 282:Core/Src/main.c ****   {
 283:Core/Src/main.c ****     Error_Handler();
 284:Core/Src/main.c ****   }
 285:Core/Src/main.c **** }
 286:Core/Src/main.c **** 
 287:Core/Src/main.c **** /**
 288:Core/Src/main.c ****   * @brief Peripherals Common Clock Configuration
 289:Core/Src/main.c ****   * @retval None
 290:Core/Src/main.c ****   */
 291:Core/Src/main.c **** void PeriphCommonClock_Config(void)
 292:Core/Src/main.c **** {
 293:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 294:Core/Src/main.c **** 
 295:Core/Src/main.c ****   /** Initializes the peripherals clock
 296:Core/Src/main.c ****   */
 297:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 298:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 299:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 300:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 301:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 302:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 303:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 304:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 305:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 306:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 307:Core/Src/main.c ****   {
 308:Core/Src/main.c ****     Error_Handler();
 309:Core/Src/main.c ****   }
 310:Core/Src/main.c **** }
 311:Core/Src/main.c **** 
 312:Core/Src/main.c **** /**
 313:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 314:Core/Src/main.c ****   * @param None
 315:Core/Src/main.c ****   * @retval None
 316:Core/Src/main.c ****   */
ARM GAS  /tmp/cctRZkCh.s 			page 7


 317:Core/Src/main.c **** static void MX_I2C1_Init(void)
 318:Core/Src/main.c **** {
 319:Core/Src/main.c **** 
 320:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 321:Core/Src/main.c **** 
 322:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 323:Core/Src/main.c **** 
 324:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 325:Core/Src/main.c **** 
 326:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 327:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 328:Core/Src/main.c ****   hi2c1.Init.Timing = 0x10909CEC;
 329:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 330:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 331:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 332:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 333:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 334:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 335:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 336:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 337:Core/Src/main.c ****   {
 338:Core/Src/main.c ****     Error_Handler();
 339:Core/Src/main.c ****   }
 340:Core/Src/main.c **** 
 341:Core/Src/main.c ****   /** Configure Analogue filter
 342:Core/Src/main.c ****   */
 343:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 344:Core/Src/main.c ****   {
 345:Core/Src/main.c ****     Error_Handler();
 346:Core/Src/main.c ****   }
 347:Core/Src/main.c **** 
 348:Core/Src/main.c ****   /** Configure Digital filter
 349:Core/Src/main.c ****   */
 350:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 351:Core/Src/main.c ****   {
 352:Core/Src/main.c ****     Error_Handler();
 353:Core/Src/main.c ****   }
 354:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 355:Core/Src/main.c **** 
 356:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 357:Core/Src/main.c **** 
 358:Core/Src/main.c **** }
 359:Core/Src/main.c **** 
 360:Core/Src/main.c **** /**
 361:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 362:Core/Src/main.c ****   * @param None
 363:Core/Src/main.c ****   * @retval None
 364:Core/Src/main.c ****   */
 365:Core/Src/main.c **** static void MX_SPI1_Init(void)
 366:Core/Src/main.c **** {
 367:Core/Src/main.c **** 
 368:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 369:Core/Src/main.c **** 
 370:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 371:Core/Src/main.c **** 
 372:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 373:Core/Src/main.c **** 
ARM GAS  /tmp/cctRZkCh.s 			page 8


 374:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 375:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 376:Core/Src/main.c ****   hspi1.Instance = SPI1;
 377:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 378:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 379:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 380:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 381:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 382:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 383:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 384:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 385:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 386:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 387:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 388:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 389:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 390:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 391:Core/Src/main.c ****   {
 392:Core/Src/main.c ****     Error_Handler();
 393:Core/Src/main.c ****   }
 394:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 395:Core/Src/main.c **** 
 396:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 397:Core/Src/main.c **** 
 398:Core/Src/main.c **** }
 399:Core/Src/main.c **** 
 400:Core/Src/main.c **** /**
 401:Core/Src/main.c ****   * @brief SPI2 Initialization Function
 402:Core/Src/main.c ****   * @param None
 403:Core/Src/main.c ****   * @retval None
 404:Core/Src/main.c ****   */
 405:Core/Src/main.c **** static void MX_SPI2_Init(void)
 406:Core/Src/main.c **** {
 407:Core/Src/main.c **** 
 408:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
 409:Core/Src/main.c **** 
 410:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
 411:Core/Src/main.c **** 
 412:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
 413:Core/Src/main.c **** 
 414:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
 415:Core/Src/main.c ****   /* SPI2 parameter configuration*/
 416:Core/Src/main.c ****   hspi2.Instance = SPI2;
 417:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 418:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 419:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 420:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 421:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 422:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 423:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 424:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 425:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 426:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 427:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 428:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 429:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 430:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
ARM GAS  /tmp/cctRZkCh.s 			page 9


 431:Core/Src/main.c ****   {
 432:Core/Src/main.c ****     Error_Handler();
 433:Core/Src/main.c ****   }
 434:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 435:Core/Src/main.c **** 
 436:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
 437:Core/Src/main.c **** 
 438:Core/Src/main.c **** }
 439:Core/Src/main.c **** 
 440:Core/Src/main.c **** /**
 441:Core/Src/main.c ****   * @brief USART2 Initialization Function
 442:Core/Src/main.c ****   * @param None
 443:Core/Src/main.c ****   * @retval None
 444:Core/Src/main.c ****   */
 445:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 446:Core/Src/main.c **** {
 447:Core/Src/main.c **** 
 448:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 449:Core/Src/main.c **** 
 450:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 451:Core/Src/main.c **** 
 452:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 453:Core/Src/main.c **** 
 454:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 455:Core/Src/main.c ****   huart2.Instance = USART2;
 456:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 457:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 458:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 459:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 460:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 461:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 462:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 463:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 464:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 465:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 466:Core/Src/main.c ****   {
 467:Core/Src/main.c ****     Error_Handler();
 468:Core/Src/main.c ****   }
 469:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 470:Core/Src/main.c **** 
 471:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 472:Core/Src/main.c **** 
 473:Core/Src/main.c **** }
 474:Core/Src/main.c **** 
 475:Core/Src/main.c **** /**
 476:Core/Src/main.c ****   * @brief USB_OTG_FS Initialization Function
 477:Core/Src/main.c ****   * @param None
 478:Core/Src/main.c ****   * @retval None
 479:Core/Src/main.c ****   */
 480:Core/Src/main.c **** static void MX_USB_OTG_FS_USB_Init(void)
 481:Core/Src/main.c **** {
 482:Core/Src/main.c **** 
 483:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 484:Core/Src/main.c **** 
 485:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 0 */
 486:Core/Src/main.c **** 
 487:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
ARM GAS  /tmp/cctRZkCh.s 			page 10


 488:Core/Src/main.c **** 
 489:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 1 */
 490:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 491:Core/Src/main.c **** 
 492:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 2 */
 493:Core/Src/main.c **** 
 494:Core/Src/main.c **** }
 495:Core/Src/main.c **** 
 496:Core/Src/main.c **** /**
 497:Core/Src/main.c ****   * Enable DMA controller clock
 498:Core/Src/main.c ****   */
 499:Core/Src/main.c **** static void MX_DMA_Init(void)
 500:Core/Src/main.c **** {
 501:Core/Src/main.c **** 
 502:Core/Src/main.c ****   /* DMA controller clock enable */
 503:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 504:Core/Src/main.c **** 
 505:Core/Src/main.c ****   /* DMA interrupt init */
 506:Core/Src/main.c ****   /* DMA1_Channel2_IRQn interrupt configuration */
 507:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 508:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 509:Core/Src/main.c ****   /* DMA1_Channel3_IRQn interrupt configuration */
 510:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 511:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 512:Core/Src/main.c ****   /* DMA1_Channel4_IRQn interrupt configuration */
 513:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 514:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 515:Core/Src/main.c **** 
 516:Core/Src/main.c **** }
 517:Core/Src/main.c **** 
 518:Core/Src/main.c **** /**
 519:Core/Src/main.c ****   * @brief GPIO Initialization Function
 520:Core/Src/main.c ****   * @param None
 521:Core/Src/main.c ****   * @retval None
 522:Core/Src/main.c ****   */
 523:Core/Src/main.c **** static void MX_GPIO_Init(void)
 524:Core/Src/main.c **** {
  28              		.loc 1 524 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 36
  35              		.cfi_offset 4, -36
  36              		.cfi_offset 5, -32
  37              		.cfi_offset 6, -28
  38              		.cfi_offset 7, -24
  39              		.cfi_offset 8, -20
  40              		.cfi_offset 9, -16
  41              		.cfi_offset 10, -12
  42              		.cfi_offset 11, -8
  43              		.cfi_offset 14, -4
  44 0004 8DB0     		sub	sp, sp, #52
  45              	.LCFI1:
  46              		.cfi_def_cfa_offset 88
 525:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
ARM GAS  /tmp/cctRZkCh.s 			page 11


  47              		.loc 1 525 3 view .LVU1
  48              		.loc 1 525 20 is_stmt 0 view .LVU2
  49 0006 0024     		movs	r4, #0
  50 0008 0794     		str	r4, [sp, #28]
  51 000a 0894     		str	r4, [sp, #32]
  52 000c 0994     		str	r4, [sp, #36]
  53 000e 0A94     		str	r4, [sp, #40]
  54 0010 0B94     		str	r4, [sp, #44]
 526:Core/Src/main.c **** 
 527:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 528:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  55              		.loc 1 528 3 is_stmt 1 view .LVU3
  56              	.LBB12:
  57              		.loc 1 528 3 view .LVU4
  58              		.loc 1 528 3 view .LVU5
  59 0012 AB4B     		ldr	r3, .L3
  60 0014 DA6C     		ldr	r2, [r3, #76]
  61 0016 42F01002 		orr	r2, r2, #16
  62 001a DA64     		str	r2, [r3, #76]
  63              		.loc 1 528 3 view .LVU6
  64 001c DA6C     		ldr	r2, [r3, #76]
  65 001e 02F01002 		and	r2, r2, #16
  66 0022 0192     		str	r2, [sp, #4]
  67              		.loc 1 528 3 view .LVU7
  68 0024 019A     		ldr	r2, [sp, #4]
  69              	.LBE12:
  70              		.loc 1 528 3 view .LVU8
 529:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  71              		.loc 1 529 3 view .LVU9
  72              	.LBB13:
  73              		.loc 1 529 3 view .LVU10
  74              		.loc 1 529 3 view .LVU11
  75 0026 DA6C     		ldr	r2, [r3, #76]
  76 0028 42F00402 		orr	r2, r2, #4
  77 002c DA64     		str	r2, [r3, #76]
  78              		.loc 1 529 3 view .LVU12
  79 002e DA6C     		ldr	r2, [r3, #76]
  80 0030 02F00402 		and	r2, r2, #4
  81 0034 0292     		str	r2, [sp, #8]
  82              		.loc 1 529 3 view .LVU13
  83 0036 029A     		ldr	r2, [sp, #8]
  84              	.LBE13:
  85              		.loc 1 529 3 view .LVU14
 530:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  86              		.loc 1 530 3 view .LVU15
  87              	.LBB14:
  88              		.loc 1 530 3 view .LVU16
  89              		.loc 1 530 3 view .LVU17
  90 0038 DA6C     		ldr	r2, [r3, #76]
  91 003a 42F08002 		orr	r2, r2, #128
  92 003e DA64     		str	r2, [r3, #76]
  93              		.loc 1 530 3 view .LVU18
  94 0040 DA6C     		ldr	r2, [r3, #76]
  95 0042 02F08002 		and	r2, r2, #128
  96 0046 0392     		str	r2, [sp, #12]
  97              		.loc 1 530 3 view .LVU19
  98 0048 039A     		ldr	r2, [sp, #12]
ARM GAS  /tmp/cctRZkCh.s 			page 12


  99              	.LBE14:
 100              		.loc 1 530 3 view .LVU20
 531:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 101              		.loc 1 531 3 view .LVU21
 102              	.LBB15:
 103              		.loc 1 531 3 view .LVU22
 104              		.loc 1 531 3 view .LVU23
 105 004a DA6C     		ldr	r2, [r3, #76]
 106 004c 42F00102 		orr	r2, r2, #1
 107 0050 DA64     		str	r2, [r3, #76]
 108              		.loc 1 531 3 view .LVU24
 109 0052 DA6C     		ldr	r2, [r3, #76]
 110 0054 02F00102 		and	r2, r2, #1
 111 0058 0492     		str	r2, [sp, #16]
 112              		.loc 1 531 3 view .LVU25
 113 005a 049A     		ldr	r2, [sp, #16]
 114              	.LBE15:
 115              		.loc 1 531 3 view .LVU26
 532:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 116              		.loc 1 532 3 view .LVU27
 117              	.LBB16:
 118              		.loc 1 532 3 view .LVU28
 119              		.loc 1 532 3 view .LVU29
 120 005c DA6C     		ldr	r2, [r3, #76]
 121 005e 42F00202 		orr	r2, r2, #2
 122 0062 DA64     		str	r2, [r3, #76]
 123              		.loc 1 532 3 view .LVU30
 124 0064 DA6C     		ldr	r2, [r3, #76]
 125 0066 02F00202 		and	r2, r2, #2
 126 006a 0592     		str	r2, [sp, #20]
 127              		.loc 1 532 3 view .LVU31
 128 006c 059A     		ldr	r2, [sp, #20]
 129              	.LBE16:
 130              		.loc 1 532 3 view .LVU32
 533:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 131              		.loc 1 533 3 view .LVU33
 132              	.LBB17:
 133              		.loc 1 533 3 view .LVU34
 134              		.loc 1 533 3 view .LVU35
 135 006e DA6C     		ldr	r2, [r3, #76]
 136 0070 42F00802 		orr	r2, r2, #8
 137 0074 DA64     		str	r2, [r3, #76]
 138              		.loc 1 533 3 view .LVU36
 139 0076 DB6C     		ldr	r3, [r3, #76]
 140 0078 03F00803 		and	r3, r3, #8
 141 007c 0693     		str	r3, [sp, #24]
 142              		.loc 1 533 3 view .LVU37
 143 007e 069B     		ldr	r3, [sp, #24]
 144              	.LBE17:
 145              		.loc 1 533 3 view .LVU38
 534:Core/Src/main.c **** 
 535:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 536:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LD_G_Pin|GPIO_PIN_9|GPIO_PIN_10
 146              		.loc 1 536 3 view .LVU39
 147 0080 904F     		ldr	r7, .L3+4
 148 0082 2246     		mov	r2, r4
 149 0084 41F20971 		movw	r1, #5897
ARM GAS  /tmp/cctRZkCh.s 			page 13


 150 0088 3846     		mov	r0, r7
 151 008a FFF7FEFF 		bl	HAL_GPIO_WritePin
 152              	.LVL0:
 537:Core/Src/main.c ****                           |GPIO_PIN_12|XL_CS_Pin, GPIO_PIN_RESET);
 538:Core/Src/main.c **** 
 539:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 540:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 153              		.loc 1 540 3 view .LVU40
 154 008e 2246     		mov	r2, r4
 155 0090 2021     		movs	r1, #32
 156 0092 4FF09040 		mov	r0, #1207959552
 157 0096 FFF7FEFF 		bl	HAL_GPIO_WritePin
 158              	.LVL1:
 541:Core/Src/main.c **** 
 542:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 543:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LD_R_Pin|M3V3_REG_ON_Pin, GPIO_PIN_RESET);
 159              		.loc 1 543 3 view .LVU41
 160 009a DFF83092 		ldr	r9, .L3+12
 161 009e 2246     		mov	r2, r4
 162 00a0 0C21     		movs	r1, #12
 163 00a2 4846     		mov	r0, r9
 164 00a4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 165              	.LVL2:
 544:Core/Src/main.c **** 
 545:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 546:Core/Src/main.c ****   HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 166              		.loc 1 546 3 view .LVU42
 167 00a8 DFF824B2 		ldr	fp, .L3+16
 168 00ac 2246     		mov	r2, r4
 169 00ae 4FF40061 		mov	r1, #2048
 170 00b2 5846     		mov	r0, fp
 171 00b4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 172              	.LVL3:
 547:Core/Src/main.c **** 
 548:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 549:Core/Src/main.c ****   HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 173              		.loc 1 549 3 view .LVU43
 174 00b8 2246     		mov	r2, r4
 175 00ba 8021     		movs	r1, #128
 176 00bc 8248     		ldr	r0, .L3+8
 177 00be FFF7FEFF 		bl	HAL_GPIO_WritePin
 178              	.LVL4:
 550:Core/Src/main.c **** 
 551:Core/Src/main.c ****   /*Configure GPIO pins : SAI1_MCK_Pin SAI1_FS_Pin SAI1_SCK_Pin SAI1_SD_Pin
 552:Core/Src/main.c ****                            AUDIO_DIN_Pin */
 553:Core/Src/main.c ****   GPIO_InitStruct.Pin = SAI1_MCK_Pin|SAI1_FS_Pin|SAI1_SCK_Pin|SAI1_SD_Pin
 179              		.loc 1 553 3 view .LVU44
 180              		.loc 1 553 23 is_stmt 0 view .LVU45
 181 00c2 F423     		movs	r3, #244
 182 00c4 0793     		str	r3, [sp, #28]
 554:Core/Src/main.c ****                           |AUDIO_DIN_Pin;
 555:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 183              		.loc 1 555 3 is_stmt 1 view .LVU46
 184              		.loc 1 555 24 is_stmt 0 view .LVU47
 185 00c6 0225     		movs	r5, #2
 186 00c8 0895     		str	r5, [sp, #32]
 556:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/cctRZkCh.s 			page 14


 187              		.loc 1 556 3 is_stmt 1 view .LVU48
 188              		.loc 1 556 24 is_stmt 0 view .LVU49
 189 00ca 0994     		str	r4, [sp, #36]
 557:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 190              		.loc 1 557 3 is_stmt 1 view .LVU50
 191              		.loc 1 557 25 is_stmt 0 view .LVU51
 192 00cc 4FF00308 		mov	r8, #3
 193 00d0 CDF82880 		str	r8, [sp, #40]
 558:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 194              		.loc 1 558 3 is_stmt 1 view .LVU52
 195              		.loc 1 558 29 is_stmt 0 view .LVU53
 196 00d4 0D23     		movs	r3, #13
 197 00d6 0B93     		str	r3, [sp, #44]
 559:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 198              		.loc 1 559 3 is_stmt 1 view .LVU54
 199 00d8 07A9     		add	r1, sp, #28
 200 00da 3846     		mov	r0, r7
 201 00dc FFF7FEFF 		bl	HAL_GPIO_Init
 202              	.LVL5:
 560:Core/Src/main.c **** 
 561:Core/Src/main.c ****   /*Configure GPIO pin : AUDIO_RST_Pin */
 562:Core/Src/main.c ****   GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 203              		.loc 1 562 3 view .LVU55
 204              		.loc 1 562 23 is_stmt 0 view .LVU56
 205 00e0 0823     		movs	r3, #8
 206 00e2 0793     		str	r3, [sp, #28]
 563:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 207              		.loc 1 563 3 is_stmt 1 view .LVU57
 208              		.loc 1 563 24 is_stmt 0 view .LVU58
 209 00e4 0126     		movs	r6, #1
 210 00e6 0896     		str	r6, [sp, #32]
 564:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 211              		.loc 1 564 3 is_stmt 1 view .LVU59
 212              		.loc 1 564 24 is_stmt 0 view .LVU60
 213 00e8 0994     		str	r4, [sp, #36]
 565:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 214              		.loc 1 565 3 is_stmt 1 view .LVU61
 215              		.loc 1 565 25 is_stmt 0 view .LVU62
 216 00ea 0A95     		str	r5, [sp, #40]
 566:Core/Src/main.c ****   HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 217              		.loc 1 566 3 is_stmt 1 view .LVU63
 218 00ec 07A9     		add	r1, sp, #28
 219 00ee 3846     		mov	r0, r7
 220 00f0 FFF7FEFF 		bl	HAL_GPIO_Init
 221              	.LVL6:
 567:Core/Src/main.c **** 
 568:Core/Src/main.c ****   /*Configure GPIO pins : MFX_IRQ_OUT_Pin OTG_FS_OverCurrent_Pin */
 569:Core/Src/main.c ****   GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin|OTG_FS_OverCurrent_Pin;
 222              		.loc 1 569 3 view .LVU64
 223              		.loc 1 569 23 is_stmt 0 view .LVU65
 224 00f4 4FF41053 		mov	r3, #9216
 225 00f8 0793     		str	r3, [sp, #28]
 570:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 226              		.loc 1 570 3 is_stmt 1 view .LVU66
 227              		.loc 1 570 24 is_stmt 0 view .LVU67
 228 00fa 4FF4901A 		mov	r10, #1179648
 229 00fe CDF820A0 		str	r10, [sp, #32]
ARM GAS  /tmp/cctRZkCh.s 			page 15


 571:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 230              		.loc 1 571 3 is_stmt 1 view .LVU68
 231              		.loc 1 571 24 is_stmt 0 view .LVU69
 232 0102 0994     		str	r4, [sp, #36]
 572:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 233              		.loc 1 572 3 is_stmt 1 view .LVU70
 234 0104 07A9     		add	r1, sp, #28
 235 0106 5846     		mov	r0, fp
 236 0108 FFF7FEFF 		bl	HAL_GPIO_Init
 237              	.LVL7:
 573:Core/Src/main.c **** 
 574:Core/Src/main.c ****   /*Configure GPIO pins : PC0 MAG_INT_Pin MAG_DRDY_Pin PC6
 575:Core/Src/main.c ****                            PC7 PC8 PC9 */
 576:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|MAG_INT_Pin|MAG_DRDY_Pin|GPIO_PIN_6
 238              		.loc 1 576 3 view .LVU71
 239              		.loc 1 576 23 is_stmt 0 view .LVU72
 240 010c 40F2C733 		movw	r3, #967
 241 0110 0793     		str	r3, [sp, #28]
 577:Core/Src/main.c ****                           |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 578:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 242              		.loc 1 578 3 is_stmt 1 view .LVU73
 243              		.loc 1 578 24 is_stmt 0 view .LVU74
 244 0112 0894     		str	r4, [sp, #32]
 579:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 245              		.loc 1 579 3 is_stmt 1 view .LVU75
 246              		.loc 1 579 24 is_stmt 0 view .LVU76
 247 0114 0994     		str	r4, [sp, #36]
 580:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 248              		.loc 1 580 3 is_stmt 1 view .LVU77
 249 0116 07A9     		add	r1, sp, #28
 250 0118 5846     		mov	r0, fp
 251 011a FFF7FEFF 		bl	HAL_GPIO_Init
 252              	.LVL8:
 581:Core/Src/main.c **** 
 582:Core/Src/main.c ****   /*Configure GPIO pins : VLCD_Pin SEG22_Pin SEG1_Pin */
 583:Core/Src/main.c ****   GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin;
 253              		.loc 1 583 3 view .LVU78
 254              		.loc 1 583 23 is_stmt 0 view .LVU79
 255 011e 3823     		movs	r3, #56
 256 0120 0793     		str	r3, [sp, #28]
 584:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 257              		.loc 1 584 3 is_stmt 1 view .LVU80
 258              		.loc 1 584 24 is_stmt 0 view .LVU81
 259 0122 0895     		str	r5, [sp, #32]
 585:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 260              		.loc 1 585 3 is_stmt 1 view .LVU82
 261              		.loc 1 585 24 is_stmt 0 view .LVU83
 262 0124 0994     		str	r4, [sp, #36]
 586:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 263              		.loc 1 586 3 is_stmt 1 view .LVU84
 264              		.loc 1 586 25 is_stmt 0 view .LVU85
 265 0126 0A94     		str	r4, [sp, #40]
 587:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 266              		.loc 1 587 3 is_stmt 1 view .LVU86
 267              		.loc 1 587 29 is_stmt 0 view .LVU87
 268 0128 0B23     		movs	r3, #11
 269 012a 0B93     		str	r3, [sp, #44]
ARM GAS  /tmp/cctRZkCh.s 			page 16


 588:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 270              		.loc 1 588 3 is_stmt 1 view .LVU88
 271 012c 07A9     		add	r1, sp, #28
 272 012e 5846     		mov	r0, fp
 273 0130 FFF7FEFF 		bl	HAL_GPIO_Init
 274              	.LVL9:
 589:Core/Src/main.c **** 
 590:Core/Src/main.c ****   /*Configure GPIO pins : JOY_CENTER_Pin JOY_LEFT_Pin JOY_RIGHT_Pin JOY_UP_Pin */
 591:Core/Src/main.c ****   GPIO_InitStruct.Pin = JOY_CENTER_Pin|JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin;
 275              		.loc 1 591 3 view .LVU89
 276              		.loc 1 591 23 is_stmt 0 view .LVU90
 277 0134 0F23     		movs	r3, #15
 278 0136 0793     		str	r3, [sp, #28]
 592:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 279              		.loc 1 592 3 is_stmt 1 view .LVU91
 280              		.loc 1 592 24 is_stmt 0 view .LVU92
 281 0138 0894     		str	r4, [sp, #32]
 593:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 282              		.loc 1 593 3 is_stmt 1 view .LVU93
 283              		.loc 1 593 24 is_stmt 0 view .LVU94
 284 013a 0995     		str	r5, [sp, #36]
 594:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 285              		.loc 1 594 3 is_stmt 1 view .LVU95
 286 013c 07A9     		add	r1, sp, #28
 287 013e 4FF09040 		mov	r0, #1207959552
 288 0142 FFF7FEFF 		bl	HAL_GPIO_Init
 289              	.LVL10:
 595:Core/Src/main.c **** 
 596:Core/Src/main.c ****   /*Configure GPIO pin : MFX_WAKEUP_Pin */
 597:Core/Src/main.c ****   GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 290              		.loc 1 597 3 view .LVU96
 291              		.loc 1 597 23 is_stmt 0 view .LVU97
 292 0146 1023     		movs	r3, #16
 293 0148 0793     		str	r3, [sp, #28]
 598:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 294              		.loc 1 598 3 is_stmt 1 view .LVU98
 295              		.loc 1 598 24 is_stmt 0 view .LVU99
 296 014a CDF820A0 		str	r10, [sp, #32]
 599:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 297              		.loc 1 599 3 is_stmt 1 view .LVU100
 298              		.loc 1 599 24 is_stmt 0 view .LVU101
 299 014e 0994     		str	r4, [sp, #36]
 600:Core/Src/main.c ****   HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 300              		.loc 1 600 3 is_stmt 1 view .LVU102
 301 0150 07A9     		add	r1, sp, #28
 302 0152 4FF09040 		mov	r0, #1207959552
 303 0156 FFF7FEFF 		bl	HAL_GPIO_Init
 304              	.LVL11:
 601:Core/Src/main.c **** 
 602:Core/Src/main.c ****   /*Configure GPIO pin : PA5 */
 603:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_5;
 305              		.loc 1 603 3 view .LVU103
 306              		.loc 1 603 23 is_stmt 0 view .LVU104
 307 015a 2023     		movs	r3, #32
 308 015c 0793     		str	r3, [sp, #28]
 604:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 309              		.loc 1 604 3 is_stmt 1 view .LVU105
ARM GAS  /tmp/cctRZkCh.s 			page 17


 310              		.loc 1 604 24 is_stmt 0 view .LVU106
 311 015e 0896     		str	r6, [sp, #32]
 605:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 312              		.loc 1 605 3 is_stmt 1 view .LVU107
 313              		.loc 1 605 24 is_stmt 0 view .LVU108
 314 0160 0994     		str	r4, [sp, #36]
 606:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 315              		.loc 1 606 3 is_stmt 1 view .LVU109
 316              		.loc 1 606 25 is_stmt 0 view .LVU110
 317 0162 0A94     		str	r4, [sp, #40]
 607:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 318              		.loc 1 607 3 is_stmt 1 view .LVU111
 319 0164 07A9     		add	r1, sp, #28
 320 0166 4FF09040 		mov	r0, #1207959552
 321 016a FFF7FEFF 		bl	HAL_GPIO_Init
 322              	.LVL12:
 608:Core/Src/main.c **** 
 609:Core/Src/main.c ****   /*Configure GPIO pins : SEG21_Pin SEG2_Pin SEG20_Pin SEG3_Pin
 610:Core/Src/main.c ****                            SEG19_Pin SEG4_Pin SEG11_Pin SEG12_Pin
 611:Core/Src/main.c ****                            COM3_Pin */
 612:Core/Src/main.c ****   GPIO_InitStruct.Pin = SEG21_Pin|SEG2_Pin|SEG20_Pin|SEG3_Pin
 323              		.loc 1 612 3 view .LVU112
 324              		.loc 1 612 23 is_stmt 0 view .LVU113
 325 016e 4FF23323 		movw	r3, #62003
 326 0172 0793     		str	r3, [sp, #28]
 613:Core/Src/main.c ****                           |SEG19_Pin|SEG4_Pin|SEG11_Pin|SEG12_Pin
 614:Core/Src/main.c ****                           |COM3_Pin;
 615:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 327              		.loc 1 615 3 is_stmt 1 view .LVU114
 328              		.loc 1 615 24 is_stmt 0 view .LVU115
 329 0174 0895     		str	r5, [sp, #32]
 616:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 330              		.loc 1 616 3 is_stmt 1 view .LVU116
 331              		.loc 1 616 24 is_stmt 0 view .LVU117
 332 0176 0994     		str	r4, [sp, #36]
 617:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 333              		.loc 1 617 3 is_stmt 1 view .LVU118
 334              		.loc 1 617 25 is_stmt 0 view .LVU119
 335 0178 0A94     		str	r4, [sp, #40]
 618:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 336              		.loc 1 618 3 is_stmt 1 view .LVU120
 337              		.loc 1 618 29 is_stmt 0 view .LVU121
 338 017a 0B23     		movs	r3, #11
 339 017c 0B93     		str	r3, [sp, #44]
 619:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 340              		.loc 1 619 3 is_stmt 1 view .LVU122
 341 017e 07A9     		add	r1, sp, #28
 342 0180 4846     		mov	r0, r9
 343 0182 FFF7FEFF 		bl	HAL_GPIO_Init
 344              	.LVL13:
 620:Core/Src/main.c **** 
 621:Core/Src/main.c ****   /*Configure GPIO pin : LD_R_Pin */
 622:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD_R_Pin;
 345              		.loc 1 622 3 view .LVU123
 346              		.loc 1 622 23 is_stmt 0 view .LVU124
 347 0186 0423     		movs	r3, #4
 348 0188 0793     		str	r3, [sp, #28]
ARM GAS  /tmp/cctRZkCh.s 			page 18


 623:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 349              		.loc 1 623 3 is_stmt 1 view .LVU125
 350              		.loc 1 623 24 is_stmt 0 view .LVU126
 351 018a 0896     		str	r6, [sp, #32]
 624:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 352              		.loc 1 624 3 is_stmt 1 view .LVU127
 353              		.loc 1 624 24 is_stmt 0 view .LVU128
 354 018c 0996     		str	r6, [sp, #36]
 625:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 355              		.loc 1 625 3 is_stmt 1 view .LVU129
 356              		.loc 1 625 25 is_stmt 0 view .LVU130
 357 018e CDF82880 		str	r8, [sp, #40]
 626:Core/Src/main.c ****   HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 358              		.loc 1 626 3 is_stmt 1 view .LVU131
 359 0192 07A9     		add	r1, sp, #28
 360 0194 4846     		mov	r0, r9
 361 0196 FFF7FEFF 		bl	HAL_GPIO_Init
 362              	.LVL14:
 627:Core/Src/main.c **** 
 628:Core/Src/main.c ****   /*Configure GPIO pin : LD_G_Pin */
 629:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD_G_Pin;
 363              		.loc 1 629 3 view .LVU132
 364              		.loc 1 629 23 is_stmt 0 view .LVU133
 365 019a 4FF48073 		mov	r3, #256
 366 019e 0793     		str	r3, [sp, #28]
 630:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 367              		.loc 1 630 3 is_stmt 1 view .LVU134
 368              		.loc 1 630 24 is_stmt 0 view .LVU135
 369 01a0 0896     		str	r6, [sp, #32]
 631:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 370              		.loc 1 631 3 is_stmt 1 view .LVU136
 371              		.loc 1 631 24 is_stmt 0 view .LVU137
 372 01a2 0996     		str	r6, [sp, #36]
 632:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 373              		.loc 1 632 3 is_stmt 1 view .LVU138
 374              		.loc 1 632 25 is_stmt 0 view .LVU139
 375 01a4 CDF82880 		str	r8, [sp, #40]
 633:Core/Src/main.c ****   HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 376              		.loc 1 633 3 is_stmt 1 view .LVU140
 377 01a8 07A9     		add	r1, sp, #28
 378 01aa 3846     		mov	r0, r7
 379 01ac FFF7FEFF 		bl	HAL_GPIO_Init
 380              	.LVL15:
 634:Core/Src/main.c **** 
 635:Core/Src/main.c ****   /*Configure GPIO pins : PE9 PE10 PE12 XL_CS_Pin */
 636:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12|XL_CS_Pin;
 381              		.loc 1 636 3 view .LVU141
 382              		.loc 1 636 23 is_stmt 0 view .LVU142
 383 01b0 41F20163 		movw	r3, #5633
 384 01b4 0793     		str	r3, [sp, #28]
 637:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 385              		.loc 1 637 3 is_stmt 1 view .LVU143
 386              		.loc 1 637 24 is_stmt 0 view .LVU144
 387 01b6 0896     		str	r6, [sp, #32]
 638:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 388              		.loc 1 638 3 is_stmt 1 view .LVU145
 389              		.loc 1 638 24 is_stmt 0 view .LVU146
ARM GAS  /tmp/cctRZkCh.s 			page 19


 390 01b8 0994     		str	r4, [sp, #36]
 639:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 391              		.loc 1 639 3 is_stmt 1 view .LVU147
 392              		.loc 1 639 25 is_stmt 0 view .LVU148
 393 01ba 0A94     		str	r4, [sp, #40]
 640:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 394              		.loc 1 640 3 is_stmt 1 view .LVU149
 395 01bc 07A9     		add	r1, sp, #28
 396 01be 3846     		mov	r0, r7
 397 01c0 FFF7FEFF 		bl	HAL_GPIO_Init
 398              	.LVL16:
 641:Core/Src/main.c **** 
 642:Core/Src/main.c ****   /*Configure GPIO pin : QSPI_CS_Pin */
 643:Core/Src/main.c ****   GPIO_InitStruct.Pin = QSPI_CS_Pin;
 399              		.loc 1 643 3 view .LVU150
 400              		.loc 1 643 23 is_stmt 0 view .LVU151
 401 01c4 4FF40063 		mov	r3, #2048
 402 01c8 0793     		str	r3, [sp, #28]
 644:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 403              		.loc 1 644 3 is_stmt 1 view .LVU152
 404              		.loc 1 644 24 is_stmt 0 view .LVU153
 405 01ca 0895     		str	r5, [sp, #32]
 645:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 406              		.loc 1 645 3 is_stmt 1 view .LVU154
 407              		.loc 1 645 24 is_stmt 0 view .LVU155
 408 01cc 0994     		str	r4, [sp, #36]
 646:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 409              		.loc 1 646 3 is_stmt 1 view .LVU156
 410              		.loc 1 646 25 is_stmt 0 view .LVU157
 411 01ce CDF82880 		str	r8, [sp, #40]
 647:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 412              		.loc 1 647 3 is_stmt 1 view .LVU158
 413              		.loc 1 647 29 is_stmt 0 view .LVU159
 414 01d2 0A23     		movs	r3, #10
 415 01d4 0B93     		str	r3, [sp, #44]
 648:Core/Src/main.c ****   HAL_GPIO_Init(QSPI_CS_GPIO_Port, &GPIO_InitStruct);
 416              		.loc 1 648 3 is_stmt 1 view .LVU160
 417 01d6 07A9     		add	r1, sp, #28
 418 01d8 3846     		mov	r0, r7
 419 01da FFF7FEFF 		bl	HAL_GPIO_Init
 420              	.LVL17:
 649:Core/Src/main.c **** 
 650:Core/Src/main.c ****   /*Configure GPIO pins : MFX_I2C_SLC_Pin MFX_I2C_SDA_Pin */
 651:Core/Src/main.c ****   GPIO_InitStruct.Pin = MFX_I2C_SLC_Pin|MFX_I2C_SDA_Pin;
 421              		.loc 1 651 3 view .LVU161
 422              		.loc 1 651 23 is_stmt 0 view .LVU162
 423 01de 4FF44063 		mov	r3, #3072
 424 01e2 0793     		str	r3, [sp, #28]
 652:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 425              		.loc 1 652 3 is_stmt 1 view .LVU163
 426              		.loc 1 652 24 is_stmt 0 view .LVU164
 427 01e4 1223     		movs	r3, #18
 428 01e6 0893     		str	r3, [sp, #32]
 653:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 429              		.loc 1 653 3 is_stmt 1 view .LVU165
 430              		.loc 1 653 24 is_stmt 0 view .LVU166
 431 01e8 0994     		str	r4, [sp, #36]
ARM GAS  /tmp/cctRZkCh.s 			page 20


 654:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 432              		.loc 1 654 3 is_stmt 1 view .LVU167
 433              		.loc 1 654 25 is_stmt 0 view .LVU168
 434 01ea CDF82880 		str	r8, [sp, #40]
 655:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 435              		.loc 1 655 3 is_stmt 1 view .LVU169
 436              		.loc 1 655 29 is_stmt 0 view .LVU170
 437 01ee 0423     		movs	r3, #4
 438 01f0 0B93     		str	r3, [sp, #44]
 656:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 439              		.loc 1 656 3 is_stmt 1 view .LVU171
 440 01f2 07A9     		add	r1, sp, #28
 441 01f4 4846     		mov	r0, r9
 442 01f6 FFF7FEFF 		bl	HAL_GPIO_Init
 443              	.LVL18:
 657:Core/Src/main.c **** 
 658:Core/Src/main.c ****   /*Configure GPIO pins : SEG18_Pin SEG5_Pin SEG17_Pin SEG6_Pin
 659:Core/Src/main.c ****                            SEG16_Pin SEG7_Pin SEG15_Pin SEG8_Pin */
 660:Core/Src/main.c ****   GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin
 444              		.loc 1 660 3 view .LVU172
 445              		.loc 1 660 23 is_stmt 0 view .LVU173
 446 01fa 4FF47F43 		mov	r3, #65280
 447 01fe 0793     		str	r3, [sp, #28]
 661:Core/Src/main.c ****                           |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
 662:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 448              		.loc 1 662 3 is_stmt 1 view .LVU174
 449              		.loc 1 662 24 is_stmt 0 view .LVU175
 450 0200 0895     		str	r5, [sp, #32]
 663:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 451              		.loc 1 663 3 is_stmt 1 view .LVU176
 452              		.loc 1 663 24 is_stmt 0 view .LVU177
 453 0202 0994     		str	r4, [sp, #36]
 664:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 454              		.loc 1 664 3 is_stmt 1 view .LVU178
 455              		.loc 1 664 25 is_stmt 0 view .LVU179
 456 0204 0A94     		str	r4, [sp, #40]
 665:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 457              		.loc 1 665 3 is_stmt 1 view .LVU180
 458              		.loc 1 665 29 is_stmt 0 view .LVU181
 459 0206 0B23     		movs	r3, #11
 460 0208 0B93     		str	r3, [sp, #44]
 666:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 461              		.loc 1 666 3 is_stmt 1 view .LVU182
 462 020a 07A9     		add	r1, sp, #28
 463 020c 2E48     		ldr	r0, .L3+8
 464 020e FFF7FEFF 		bl	HAL_GPIO_Init
 465              	.LVL19:
 667:Core/Src/main.c **** 
 668:Core/Src/main.c ****   /*Configure GPIO pins : COM0_Pin COM1_Pin SEG10_Pin */
 669:Core/Src/main.c ****   GPIO_InitStruct.Pin = COM0_Pin|COM1_Pin|SEG10_Pin;
 466              		.loc 1 669 3 view .LVU183
 467              		.loc 1 669 23 is_stmt 0 view .LVU184
 468 0212 4FF40343 		mov	r3, #33536
 469 0216 0793     		str	r3, [sp, #28]
 670:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 470              		.loc 1 670 3 is_stmt 1 view .LVU185
 471              		.loc 1 670 24 is_stmt 0 view .LVU186
ARM GAS  /tmp/cctRZkCh.s 			page 21


 472 0218 0895     		str	r5, [sp, #32]
 671:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 473              		.loc 1 671 3 is_stmt 1 view .LVU187
 474              		.loc 1 671 24 is_stmt 0 view .LVU188
 475 021a 0994     		str	r4, [sp, #36]
 672:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 476              		.loc 1 672 3 is_stmt 1 view .LVU189
 477              		.loc 1 672 25 is_stmt 0 view .LVU190
 478 021c 0A94     		str	r4, [sp, #40]
 673:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 479              		.loc 1 673 3 is_stmt 1 view .LVU191
 480              		.loc 1 673 29 is_stmt 0 view .LVU192
 481 021e 0B23     		movs	r3, #11
 482 0220 0B93     		str	r3, [sp, #44]
 674:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 483              		.loc 1 674 3 is_stmt 1 view .LVU193
 484 0222 07A9     		add	r1, sp, #28
 485 0224 4FF09040 		mov	r0, #1207959552
 486 0228 FFF7FEFF 		bl	HAL_GPIO_Init
 487              	.LVL20:
 675:Core/Src/main.c **** 
 676:Core/Src/main.c ****   /*Configure GPIO pins : PA10 OTG_FS_DM_Pin OTG_FS_DP_Pin */
 677:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_10|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 488              		.loc 1 677 3 view .LVU194
 489              		.loc 1 677 23 is_stmt 0 view .LVU195
 490 022c 4FF4E053 		mov	r3, #7168
 491 0230 0793     		str	r3, [sp, #28]
 678:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 492              		.loc 1 678 3 is_stmt 1 view .LVU196
 493              		.loc 1 678 24 is_stmt 0 view .LVU197
 494 0232 0895     		str	r5, [sp, #32]
 679:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 495              		.loc 1 679 3 is_stmt 1 view .LVU198
 496              		.loc 1 679 24 is_stmt 0 view .LVU199
 497 0234 0994     		str	r4, [sp, #36]
 680:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 498              		.loc 1 680 3 is_stmt 1 view .LVU200
 499              		.loc 1 680 25 is_stmt 0 view .LVU201
 500 0236 CDF82880 		str	r8, [sp, #40]
 681:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 501              		.loc 1 681 3 is_stmt 1 view .LVU202
 502              		.loc 1 681 29 is_stmt 0 view .LVU203
 503 023a 0A23     		movs	r3, #10
 504 023c 0B93     		str	r3, [sp, #44]
 682:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 505              		.loc 1 682 3 is_stmt 1 view .LVU204
 506 023e 07A9     		add	r1, sp, #28
 507 0240 4FF09040 		mov	r0, #1207959552
 508 0244 FFF7FEFF 		bl	HAL_GPIO_Init
 509              	.LVL21:
 683:Core/Src/main.c **** 
 684:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_VBUS_Pin */
 685:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 510              		.loc 1 685 3 view .LVU205
 511              		.loc 1 685 23 is_stmt 0 view .LVU206
 512 0248 4FF40063 		mov	r3, #2048
 513 024c 0793     		str	r3, [sp, #28]
ARM GAS  /tmp/cctRZkCh.s 			page 22


 686:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 514              		.loc 1 686 3 is_stmt 1 view .LVU207
 515              		.loc 1 686 24 is_stmt 0 view .LVU208
 516 024e 0896     		str	r6, [sp, #32]
 687:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 517              		.loc 1 687 3 is_stmt 1 view .LVU209
 518              		.loc 1 687 24 is_stmt 0 view .LVU210
 519 0250 0994     		str	r4, [sp, #36]
 688:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 520              		.loc 1 688 3 is_stmt 1 view .LVU211
 521              		.loc 1 688 25 is_stmt 0 view .LVU212
 522 0252 0A94     		str	r4, [sp, #40]
 689:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 523              		.loc 1 689 3 is_stmt 1 view .LVU213
 524 0254 07A9     		add	r1, sp, #28
 525 0256 5846     		mov	r0, fp
 526 0258 FFF7FEFF 		bl	HAL_GPIO_Init
 527              	.LVL22:
 690:Core/Src/main.c **** 
 691:Core/Src/main.c ****   /*Configure GPIO pins : EXT_RST_Pin GYRO_INT1_Pin */
 692:Core/Src/main.c ****   GPIO_InitStruct.Pin = EXT_RST_Pin|GYRO_INT1_Pin;
 528              		.loc 1 692 3 view .LVU214
 529              		.loc 1 692 23 is_stmt 0 view .LVU215
 530 025c 0523     		movs	r3, #5
 531 025e 0793     		str	r3, [sp, #28]
 693:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 532              		.loc 1 693 3 is_stmt 1 view .LVU216
 533              		.loc 1 693 24 is_stmt 0 view .LVU217
 534 0260 CDF820A0 		str	r10, [sp, #32]
 694:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 535              		.loc 1 694 3 is_stmt 1 view .LVU218
 536              		.loc 1 694 24 is_stmt 0 view .LVU219
 537 0264 0994     		str	r4, [sp, #36]
 695:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 538              		.loc 1 695 3 is_stmt 1 view .LVU220
 539 0266 07A9     		add	r1, sp, #28
 540 0268 1748     		ldr	r0, .L3+8
 541 026a FFF7FEFF 		bl	HAL_GPIO_Init
 542              	.LVL23:
 696:Core/Src/main.c **** 
 697:Core/Src/main.c ****   /*Configure GPIO pin : GYRO_CS_Pin */
 698:Core/Src/main.c ****   GPIO_InitStruct.Pin = GYRO_CS_Pin;
 543              		.loc 1 698 3 view .LVU221
 544              		.loc 1 698 23 is_stmt 0 view .LVU222
 545 026e 8023     		movs	r3, #128
 546 0270 0793     		str	r3, [sp, #28]
 699:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 547              		.loc 1 699 3 is_stmt 1 view .LVU223
 548              		.loc 1 699 24 is_stmt 0 view .LVU224
 549 0272 0896     		str	r6, [sp, #32]
 700:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 550              		.loc 1 700 3 is_stmt 1 view .LVU225
 551              		.loc 1 700 24 is_stmt 0 view .LVU226
 552 0274 0994     		str	r4, [sp, #36]
 701:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 553              		.loc 1 701 3 is_stmt 1 view .LVU227
 554              		.loc 1 701 25 is_stmt 0 view .LVU228
ARM GAS  /tmp/cctRZkCh.s 			page 23


 555 0276 CDF82880 		str	r8, [sp, #40]
 702:Core/Src/main.c ****   HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 556              		.loc 1 702 3 is_stmt 1 view .LVU229
 557 027a 07A9     		add	r1, sp, #28
 558 027c 1248     		ldr	r0, .L3+8
 559 027e FFF7FEFF 		bl	HAL_GPIO_Init
 560              	.LVL24:
 703:Core/Src/main.c **** 
 704:Core/Src/main.c ****   /*Configure GPIO pin : M3V3_REG_ON_Pin */
 705:Core/Src/main.c ****   GPIO_InitStruct.Pin = M3V3_REG_ON_Pin;
 561              		.loc 1 705 3 view .LVU230
 562              		.loc 1 705 23 is_stmt 0 view .LVU231
 563 0282 0823     		movs	r3, #8
 564 0284 0793     		str	r3, [sp, #28]
 706:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 565              		.loc 1 706 3 is_stmt 1 view .LVU232
 566              		.loc 1 706 24 is_stmt 0 view .LVU233
 567 0286 0896     		str	r6, [sp, #32]
 707:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 568              		.loc 1 707 3 is_stmt 1 view .LVU234
 569              		.loc 1 707 24 is_stmt 0 view .LVU235
 570 0288 0994     		str	r4, [sp, #36]
 708:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 571              		.loc 1 708 3 is_stmt 1 view .LVU236
 572              		.loc 1 708 25 is_stmt 0 view .LVU237
 573 028a 0A94     		str	r4, [sp, #40]
 709:Core/Src/main.c ****   HAL_GPIO_Init(M3V3_REG_ON_GPIO_Port, &GPIO_InitStruct);
 574              		.loc 1 709 3 is_stmt 1 view .LVU238
 575 028c 07A9     		add	r1, sp, #28
 576 028e 4846     		mov	r0, r9
 577 0290 FFF7FEFF 		bl	HAL_GPIO_Init
 578              	.LVL25:
 710:Core/Src/main.c **** 
 711:Core/Src/main.c ****   /*Configure GPIO pin : GYRO_INT2_Pin */
 712:Core/Src/main.c ****   GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 579              		.loc 1 712 3 view .LVU239
 580              		.loc 1 712 23 is_stmt 0 view .LVU240
 581 0294 4FF48073 		mov	r3, #256
 582 0298 0793     		str	r3, [sp, #28]
 713:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 583              		.loc 1 713 3 is_stmt 1 view .LVU241
 584              		.loc 1 713 24 is_stmt 0 view .LVU242
 585 029a CDF820A0 		str	r10, [sp, #32]
 714:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 586              		.loc 1 714 3 is_stmt 1 view .LVU243
 587              		.loc 1 714 24 is_stmt 0 view .LVU244
 588 029e 0994     		str	r4, [sp, #36]
 715:Core/Src/main.c ****   HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 589              		.loc 1 715 3 is_stmt 1 view .LVU245
 590 02a0 07A9     		add	r1, sp, #28
 591 02a2 4846     		mov	r0, r9
 592 02a4 FFF7FEFF 		bl	HAL_GPIO_Init
 593              	.LVL26:
 716:Core/Src/main.c **** 
 717:Core/Src/main.c ****   /*Configure GPIO pin : XL_INT_Pin */
 718:Core/Src/main.c ****   GPIO_InitStruct.Pin = XL_INT_Pin;
 594              		.loc 1 718 3 view .LVU246
ARM GAS  /tmp/cctRZkCh.s 			page 24


 595              		.loc 1 718 23 is_stmt 0 view .LVU247
 596 02a8 0795     		str	r5, [sp, #28]
 719:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 597              		.loc 1 719 3 is_stmt 1 view .LVU248
 598              		.loc 1 719 24 is_stmt 0 view .LVU249
 599 02aa CDF820A0 		str	r10, [sp, #32]
 720:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 600              		.loc 1 720 3 is_stmt 1 view .LVU250
 601              		.loc 1 720 24 is_stmt 0 view .LVU251
 602 02ae 0994     		str	r4, [sp, #36]
 721:Core/Src/main.c ****   HAL_GPIO_Init(XL_INT_GPIO_Port, &GPIO_InitStruct);
 603              		.loc 1 721 3 is_stmt 1 view .LVU252
 604 02b0 07A9     		add	r1, sp, #28
 605 02b2 3846     		mov	r0, r7
 606 02b4 FFF7FEFF 		bl	HAL_GPIO_Init
 607              	.LVL27:
 722:Core/Src/main.c **** 
 723:Core/Src/main.c **** }
 608              		.loc 1 723 1 is_stmt 0 view .LVU253
 609 02b8 0DB0     		add	sp, sp, #52
 610              	.LCFI2:
 611              		.cfi_def_cfa_offset 36
 612              		@ sp needed
 613 02ba BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 614              	.L4:
 615 02be 00BF     		.align	2
 616              	.L3:
 617 02c0 00100240 		.word	1073876992
 618 02c4 00100048 		.word	1207963648
 619 02c8 000C0048 		.word	1207962624
 620 02cc 00040048 		.word	1207960576
 621 02d0 00080048 		.word	1207961600
 622              		.cfi_endproc
 623              	.LFE211:
 625              		.section	.text.MX_DMA_Init,"ax",%progbits
 626              		.align	1
 627              		.syntax unified
 628              		.thumb
 629              		.thumb_func
 630              		.fpu fpv4-sp-d16
 632              	MX_DMA_Init:
 633              	.LFB210:
 500:Core/Src/main.c **** 
 634              		.loc 1 500 1 is_stmt 1 view -0
 635              		.cfi_startproc
 636              		@ args = 0, pretend = 0, frame = 8
 637              		@ frame_needed = 0, uses_anonymous_args = 0
 638 0000 00B5     		push	{lr}
 639              	.LCFI3:
 640              		.cfi_def_cfa_offset 4
 641              		.cfi_offset 14, -4
 642 0002 83B0     		sub	sp, sp, #12
 643              	.LCFI4:
 644              		.cfi_def_cfa_offset 16
 503:Core/Src/main.c **** 
 645              		.loc 1 503 3 view .LVU255
 646              	.LBB18:
ARM GAS  /tmp/cctRZkCh.s 			page 25


 503:Core/Src/main.c **** 
 647              		.loc 1 503 3 view .LVU256
 503:Core/Src/main.c **** 
 648              		.loc 1 503 3 view .LVU257
 649 0004 124B     		ldr	r3, .L7
 650 0006 9A6C     		ldr	r2, [r3, #72]
 651 0008 42F00102 		orr	r2, r2, #1
 652 000c 9A64     		str	r2, [r3, #72]
 503:Core/Src/main.c **** 
 653              		.loc 1 503 3 view .LVU258
 654 000e 9B6C     		ldr	r3, [r3, #72]
 655 0010 03F00103 		and	r3, r3, #1
 656 0014 0193     		str	r3, [sp, #4]
 503:Core/Src/main.c **** 
 657              		.loc 1 503 3 view .LVU259
 658 0016 019B     		ldr	r3, [sp, #4]
 659              	.LBE18:
 503:Core/Src/main.c **** 
 660              		.loc 1 503 3 view .LVU260
 507:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 661              		.loc 1 507 3 view .LVU261
 662 0018 0022     		movs	r2, #0
 663 001a 1146     		mov	r1, r2
 664 001c 0C20     		movs	r0, #12
 665 001e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 666              	.LVL28:
 508:Core/Src/main.c ****   /* DMA1_Channel3_IRQn interrupt configuration */
 667              		.loc 1 508 3 view .LVU262
 668 0022 0C20     		movs	r0, #12
 669 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 670              	.LVL29:
 510:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 671              		.loc 1 510 3 view .LVU263
 672 0028 0022     		movs	r2, #0
 673 002a 1146     		mov	r1, r2
 674 002c 0D20     		movs	r0, #13
 675 002e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 676              	.LVL30:
 511:Core/Src/main.c ****   /* DMA1_Channel4_IRQn interrupt configuration */
 677              		.loc 1 511 3 view .LVU264
 678 0032 0D20     		movs	r0, #13
 679 0034 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 680              	.LVL31:
 513:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 681              		.loc 1 513 3 view .LVU265
 682 0038 0022     		movs	r2, #0
 683 003a 1146     		mov	r1, r2
 684 003c 0E20     		movs	r0, #14
 685 003e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 686              	.LVL32:
 514:Core/Src/main.c **** 
 687              		.loc 1 514 3 view .LVU266
 688 0042 0E20     		movs	r0, #14
 689 0044 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 690              	.LVL33:
 516:Core/Src/main.c **** 
 691              		.loc 1 516 1 is_stmt 0 view .LVU267
ARM GAS  /tmp/cctRZkCh.s 			page 26


 692 0048 03B0     		add	sp, sp, #12
 693              	.LCFI5:
 694              		.cfi_def_cfa_offset 4
 695              		@ sp needed
 696 004a 5DF804FB 		ldr	pc, [sp], #4
 697              	.L8:
 698 004e 00BF     		.align	2
 699              	.L7:
 700 0050 00100240 		.word	1073876992
 701              		.cfi_endproc
 702              	.LFE210:
 704              		.section	.text.tud_mount_cb,"ax",%progbits
 705              		.align	1
 706              		.weak	tud_mount_cb
 707              		.syntax unified
 708              		.thumb
 709              		.thumb_func
 710              		.fpu fpv4-sp-d16
 712              	tud_mount_cb:
 713              	.LFB212:
 724:Core/Src/main.c **** 
 725:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 726:Core/Src/main.c **** 
 727:Core/Src/main.c **** //--------------------------------------------------------------------+
 728:Core/Src/main.c **** // Device callbacks
 729:Core/Src/main.c **** //--------------------------------------------------------------------+
 730:Core/Src/main.c **** 
 731:Core/Src/main.c **** // Invoked when device is mounted
 732:Core/Src/main.c **** void tud_mount_cb(void)
 733:Core/Src/main.c **** {
 714              		.loc 1 733 1 is_stmt 1 view -0
 715              		.cfi_startproc
 716              		@ args = 0, pretend = 0, frame = 0
 717              		@ frame_needed = 0, uses_anonymous_args = 0
 718              		@ link register save eliminated.
 734:Core/Src/main.c ****   blink_interval_ms = BLINK_MOUNTED;
 719              		.loc 1 734 3 view .LVU269
 720              		.loc 1 734 21 is_stmt 0 view .LVU270
 721 0000 024B     		ldr	r3, .L10
 722 0002 4FF47A72 		mov	r2, #1000
 723 0006 1A60     		str	r2, [r3]
 735:Core/Src/main.c **** }
 724              		.loc 1 735 1 view .LVU271
 725 0008 7047     		bx	lr
 726              	.L11:
 727 000a 00BF     		.align	2
 728              	.L10:
 729 000c 00000000 		.word	.LANCHOR0
 730              		.cfi_endproc
 731              	.LFE212:
 733              		.section	.text.tud_umount_cb,"ax",%progbits
 734              		.align	1
 735              		.weak	tud_umount_cb
 736              		.syntax unified
 737              		.thumb
 738              		.thumb_func
 739              		.fpu fpv4-sp-d16
ARM GAS  /tmp/cctRZkCh.s 			page 27


 741              	tud_umount_cb:
 742              	.LFB213:
 736:Core/Src/main.c **** 
 737:Core/Src/main.c **** // Invoked when device is unmounted
 738:Core/Src/main.c **** void tud_umount_cb(void)
 739:Core/Src/main.c **** {
 743              		.loc 1 739 1 is_stmt 1 view -0
 744              		.cfi_startproc
 745              		@ args = 0, pretend = 0, frame = 0
 746              		@ frame_needed = 0, uses_anonymous_args = 0
 747              		@ link register save eliminated.
 740:Core/Src/main.c ****   blink_interval_ms = BLINK_NOT_MOUNTED;
 748              		.loc 1 740 3 view .LVU273
 749              		.loc 1 740 21 is_stmt 0 view .LVU274
 750 0000 014B     		ldr	r3, .L13
 751 0002 FA22     		movs	r2, #250
 752 0004 1A60     		str	r2, [r3]
 741:Core/Src/main.c **** }
 753              		.loc 1 741 1 view .LVU275
 754 0006 7047     		bx	lr
 755              	.L14:
 756              		.align	2
 757              	.L13:
 758 0008 00000000 		.word	.LANCHOR0
 759              		.cfi_endproc
 760              	.LFE213:
 762              		.section	.text.tud_suspend_cb,"ax",%progbits
 763              		.align	1
 764              		.weak	tud_suspend_cb
 765              		.syntax unified
 766              		.thumb
 767              		.thumb_func
 768              		.fpu fpv4-sp-d16
 770              	tud_suspend_cb:
 771              	.LVL34:
 772              	.LFB214:
 742:Core/Src/main.c **** 
 743:Core/Src/main.c **** // Invoked when usb bus is suspended
 744:Core/Src/main.c **** // remote_wakeup_en : if host allow us  to perform remote wakeup
 745:Core/Src/main.c **** // Within 7ms, device must draw an average of current less than 2.5 mA from bus
 746:Core/Src/main.c **** void tud_suspend_cb(bool remote_wakeup_en)
 747:Core/Src/main.c **** {
 773              		.loc 1 747 1 is_stmt 1 view -0
 774              		.cfi_startproc
 775              		@ args = 0, pretend = 0, frame = 0
 776              		@ frame_needed = 0, uses_anonymous_args = 0
 777              		@ link register save eliminated.
 748:Core/Src/main.c ****   (void) remote_wakeup_en;
 778              		.loc 1 748 3 view .LVU277
 749:Core/Src/main.c ****   blink_interval_ms = BLINK_SUSPENDED;
 779              		.loc 1 749 3 view .LVU278
 780              		.loc 1 749 21 is_stmt 0 view .LVU279
 781 0000 024B     		ldr	r3, .L16
 782 0002 40F6C412 		movw	r2, #2500
 783 0006 1A60     		str	r2, [r3]
 750:Core/Src/main.c **** }
 784              		.loc 1 750 1 view .LVU280
ARM GAS  /tmp/cctRZkCh.s 			page 28


 785 0008 7047     		bx	lr
 786              	.L17:
 787 000a 00BF     		.align	2
 788              	.L16:
 789 000c 00000000 		.word	.LANCHOR0
 790              		.cfi_endproc
 791              	.LFE214:
 793              		.section	.text.tud_resume_cb,"ax",%progbits
 794              		.align	1
 795              		.weak	tud_resume_cb
 796              		.syntax unified
 797              		.thumb
 798              		.thumb_func
 799              		.fpu fpv4-sp-d16
 801              	tud_resume_cb:
 802              	.LFB215:
 751:Core/Src/main.c **** 
 752:Core/Src/main.c **** // Invoked when usb bus is resumed
 753:Core/Src/main.c **** void tud_resume_cb(void)
 754:Core/Src/main.c **** {
 803              		.loc 1 754 1 is_stmt 1 view -0
 804              		.cfi_startproc
 805              		@ args = 0, pretend = 0, frame = 0
 806              		@ frame_needed = 0, uses_anonymous_args = 0
 807 0000 08B5     		push	{r3, lr}
 808              	.LCFI6:
 809              		.cfi_def_cfa_offset 8
 810              		.cfi_offset 3, -8
 811              		.cfi_offset 14, -4
 755:Core/Src/main.c ****   blink_interval_ms = tud_mounted() ? BLINK_MOUNTED : BLINK_NOT_MOUNTED;
 812              		.loc 1 755 3 view .LVU282
 813              		.loc 1 755 23 is_stmt 0 view .LVU283
 814 0002 FFF7FEFF 		bl	tud_mounted
 815              	.LVL35:
 816              		.loc 1 755 53 view .LVU284
 817 0006 20B1     		cbz	r0, .L20
 818 0008 4FF47A72 		mov	r2, #1000
 819              	.L19:
 820              		.loc 1 755 21 discriminator 4 view .LVU285
 821 000c 024B     		ldr	r3, .L22
 822 000e 1A60     		str	r2, [r3]
 756:Core/Src/main.c **** }
 823              		.loc 1 756 1 discriminator 4 view .LVU286
 824 0010 08BD     		pop	{r3, pc}
 825              	.L20:
 755:Core/Src/main.c ****   blink_interval_ms = tud_mounted() ? BLINK_MOUNTED : BLINK_NOT_MOUNTED;
 826              		.loc 1 755 53 view .LVU287
 827 0012 FA22     		movs	r2, #250
 828 0014 FAE7     		b	.L19
 829              	.L23:
 830 0016 00BF     		.align	2
 831              	.L22:
 832 0018 00000000 		.word	.LANCHOR0
 833              		.cfi_endproc
 834              	.LFE215:
 836              		.section	.text.midi_task,"ax",%progbits
 837              		.align	1
ARM GAS  /tmp/cctRZkCh.s 			page 29


 838              		.global	midi_task
 839              		.syntax unified
 840              		.thumb
 841              		.thumb_func
 842              		.fpu fpv4-sp-d16
 844              	midi_task:
 845              	.LFB216:
 757:Core/Src/main.c **** 
 758:Core/Src/main.c **** void midi_task(void)
 759:Core/Src/main.c **** {
 846              		.loc 1 759 1 is_stmt 1 view -0
 847              		.cfi_startproc
 848              		@ args = 0, pretend = 0, frame = 16
 849              		@ frame_needed = 0, uses_anonymous_args = 0
 850 0000 30B5     		push	{r4, r5, lr}
 851              	.LCFI7:
 852              		.cfi_def_cfa_offset 12
 853              		.cfi_offset 4, -12
 854              		.cfi_offset 5, -8
 855              		.cfi_offset 14, -4
 856 0002 85B0     		sub	sp, sp, #20
 857              	.LCFI8:
 858              		.cfi_def_cfa_offset 32
 760:Core/Src/main.c ****   static uint32_t start_ms = 0;
 859              		.loc 1 760 3 view .LVU289
 761:Core/Src/main.c **** 
 762:Core/Src/main.c ****   uint8_t const cable_num = 0; // MIDI jack associated with USB endpoint
 860              		.loc 1 762 3 view .LVU290
 861              	.LVL36:
 763:Core/Src/main.c ****   uint8_t const channel   = 0; // 0 for channel 1
 862              		.loc 1 763 3 view .LVU291
 764:Core/Src/main.c **** 
 765:Core/Src/main.c ****   // The MIDI interface always creates input and output port/jack descriptors
 766:Core/Src/main.c ****   // regardless of these being used or not. Therefore incoming traffic should be read
 767:Core/Src/main.c ****   // (possibly just discarded) to avoid the sender blocking in IO
 768:Core/Src/main.c ****   uint8_t packet[4];
 863              		.loc 1 768 3 view .LVU292
 769:Core/Src/main.c ****   while ( tud_midi_available() ) tud_midi_packet_read(packet);
 864              		.loc 1 769 3 view .LVU293
 865              		.loc 1 769 9 is_stmt 0 view .LVU294
 866 0004 03E0     		b	.L25
 867              	.L26:
 868              		.loc 1 769 34 is_stmt 1 view .LVU295
 869              	.LVL37:
 870              	.LBB19:
 871              	.LBI19:
 872              		.file 2 "tinyusb/src/class/midi/midi_device.h"
   1:tinyusb/src/class/midi/midi_device.h **** /*
   2:tinyusb/src/class/midi/midi_device.h ****  * The MIT License (MIT)
   3:tinyusb/src/class/midi/midi_device.h ****  *
   4:tinyusb/src/class/midi/midi_device.h ****  * Copyright (c) 2019 Ha Thach (tinyusb.org)
   5:tinyusb/src/class/midi/midi_device.h ****  *
   6:tinyusb/src/class/midi/midi_device.h ****  * Permission is hereby granted, free of charge, to any person obtaining a copy
   7:tinyusb/src/class/midi/midi_device.h ****  * of this software and associated documentation files (the "Software"), to deal
   8:tinyusb/src/class/midi/midi_device.h ****  * in the Software without restriction, including without limitation the rights
   9:tinyusb/src/class/midi/midi_device.h ****  * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
  10:tinyusb/src/class/midi/midi_device.h ****  * copies of the Software, and to permit persons to whom the Software is
ARM GAS  /tmp/cctRZkCh.s 			page 30


  11:tinyusb/src/class/midi/midi_device.h ****  * furnished to do so, subject to the following conditions:
  12:tinyusb/src/class/midi/midi_device.h ****  *
  13:tinyusb/src/class/midi/midi_device.h ****  * The above copyright notice and this permission notice shall be included in
  14:tinyusb/src/class/midi/midi_device.h ****  * all copies or substantial portions of the Software.
  15:tinyusb/src/class/midi/midi_device.h ****  *
  16:tinyusb/src/class/midi/midi_device.h ****  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  17:tinyusb/src/class/midi/midi_device.h ****  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  18:tinyusb/src/class/midi/midi_device.h ****  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
  19:tinyusb/src/class/midi/midi_device.h ****  * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  20:tinyusb/src/class/midi/midi_device.h ****  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  21:tinyusb/src/class/midi/midi_device.h ****  * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
  22:tinyusb/src/class/midi/midi_device.h ****  * THE SOFTWARE.
  23:tinyusb/src/class/midi/midi_device.h ****  *
  24:tinyusb/src/class/midi/midi_device.h ****  * This file is part of the TinyUSB stack.
  25:tinyusb/src/class/midi/midi_device.h ****  */
  26:tinyusb/src/class/midi/midi_device.h **** 
  27:tinyusb/src/class/midi/midi_device.h **** #ifndef _TUSB_MIDI_DEVICE_H_
  28:tinyusb/src/class/midi/midi_device.h **** #define _TUSB_MIDI_DEVICE_H_
  29:tinyusb/src/class/midi/midi_device.h **** 
  30:tinyusb/src/class/midi/midi_device.h **** #include "class/audio/audio.h"
  31:tinyusb/src/class/midi/midi_device.h **** #include "midi.h"
  32:tinyusb/src/class/midi/midi_device.h **** 
  33:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  34:tinyusb/src/class/midi/midi_device.h **** // Class Driver Configuration
  35:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  36:tinyusb/src/class/midi/midi_device.h **** 
  37:tinyusb/src/class/midi/midi_device.h **** #if !defined(CFG_TUD_MIDI_EP_BUFSIZE) && defined(CFG_TUD_MIDI_EPSIZE)
  38:tinyusb/src/class/midi/midi_device.h ****   #warning CFG_TUD_MIDI_EPSIZE is renamed to CFG_TUD_MIDI_EP_BUFSIZE, please update to use the new 
  39:tinyusb/src/class/midi/midi_device.h ****   #define CFG_TUD_MIDI_EP_BUFSIZE    CFG_TUD_MIDI_EPSIZE
  40:tinyusb/src/class/midi/midi_device.h **** #endif
  41:tinyusb/src/class/midi/midi_device.h **** 
  42:tinyusb/src/class/midi/midi_device.h **** #ifndef CFG_TUD_MIDI_EP_BUFSIZE
  43:tinyusb/src/class/midi/midi_device.h ****   #define CFG_TUD_MIDI_EP_BUFSIZE     (TUD_OPT_HIGH_SPEED ? 512 : 64)
  44:tinyusb/src/class/midi/midi_device.h **** #endif
  45:tinyusb/src/class/midi/midi_device.h **** 
  46:tinyusb/src/class/midi/midi_device.h **** #ifdef __cplusplus
  47:tinyusb/src/class/midi/midi_device.h ****  extern "C" {
  48:tinyusb/src/class/midi/midi_device.h **** #endif
  49:tinyusb/src/class/midi/midi_device.h **** 
  50:tinyusb/src/class/midi/midi_device.h **** /** \addtogroup MIDI_Serial Serial
  51:tinyusb/src/class/midi/midi_device.h ****  *  @{
  52:tinyusb/src/class/midi/midi_device.h ****  *  \defgroup   MIDI_Serial_Device Device
  53:tinyusb/src/class/midi/midi_device.h ****  *  @{ */
  54:tinyusb/src/class/midi/midi_device.h **** 
  55:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  56:tinyusb/src/class/midi/midi_device.h **** // Application API (Multiple Interfaces)
  57:tinyusb/src/class/midi/midi_device.h **** // CFG_TUD_MIDI > 1
  58:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  59:tinyusb/src/class/midi/midi_device.h **** 
  60:tinyusb/src/class/midi/midi_device.h **** // Check if midi interface is mounted
  61:tinyusb/src/class/midi/midi_device.h **** bool     tud_midi_n_mounted      (uint8_t itf);
  62:tinyusb/src/class/midi/midi_device.h **** 
  63:tinyusb/src/class/midi/midi_device.h **** // Get the number of bytes available for reading
  64:tinyusb/src/class/midi/midi_device.h **** uint32_t tud_midi_n_available    (uint8_t itf, uint8_t cable_num);
  65:tinyusb/src/class/midi/midi_device.h **** 
  66:tinyusb/src/class/midi/midi_device.h **** // Read byte stream              (legacy)
  67:tinyusb/src/class/midi/midi_device.h **** uint32_t tud_midi_n_stream_read  (uint8_t itf, uint8_t cable_num, void* buffer, uint32_t bufsize);
ARM GAS  /tmp/cctRZkCh.s 			page 31


  68:tinyusb/src/class/midi/midi_device.h **** 
  69:tinyusb/src/class/midi/midi_device.h **** // Write byte Stream             (legacy)
  70:tinyusb/src/class/midi/midi_device.h **** uint32_t tud_midi_n_stream_write (uint8_t itf, uint8_t cable_num, uint8_t const* buffer, uint32_t b
  71:tinyusb/src/class/midi/midi_device.h **** 
  72:tinyusb/src/class/midi/midi_device.h **** // Read event packet             (4 bytes)
  73:tinyusb/src/class/midi/midi_device.h **** bool     tud_midi_n_packet_read  (uint8_t itf, uint8_t packet[4]);
  74:tinyusb/src/class/midi/midi_device.h **** 
  75:tinyusb/src/class/midi/midi_device.h **** // Write event packet            (4 bytes)
  76:tinyusb/src/class/midi/midi_device.h **** bool     tud_midi_n_packet_write (uint8_t itf, uint8_t const packet[4]);
  77:tinyusb/src/class/midi/midi_device.h **** 
  78:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  79:tinyusb/src/class/midi/midi_device.h **** // Application API (Single Interface)
  80:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  81:tinyusb/src/class/midi/midi_device.h **** static inline bool     tud_midi_mounted      (void);
  82:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_available    (void);
  83:tinyusb/src/class/midi/midi_device.h **** 
  84:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_stream_read  (void* buffer, uint32_t bufsize);
  85:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_stream_write (uint8_t cable_num, uint8_t const* buffer, uint32_t bu
  86:tinyusb/src/class/midi/midi_device.h **** 
  87:tinyusb/src/class/midi/midi_device.h **** static inline bool     tud_midi_packet_read  (uint8_t packet[4]);
  88:tinyusb/src/class/midi/midi_device.h **** static inline bool     tud_midi_packet_write (uint8_t const packet[4]);
  89:tinyusb/src/class/midi/midi_device.h **** 
  90:tinyusb/src/class/midi/midi_device.h **** //------------- Deprecated API name  -------------//
  91:tinyusb/src/class/midi/midi_device.h **** // TODO remove after 0.10.0 release
  92:tinyusb/src/class/midi/midi_device.h **** 
  93:tinyusb/src/class/midi/midi_device.h **** TU_ATTR_DEPRECATED("tud_midi_read() is renamed to tud_midi_stream_read()")
  94:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_read (void* buffer, uint32_t bufsize)
  95:tinyusb/src/class/midi/midi_device.h **** {
  96:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_stream_read(buffer, bufsize);
  97:tinyusb/src/class/midi/midi_device.h **** }
  98:tinyusb/src/class/midi/midi_device.h **** 
  99:tinyusb/src/class/midi/midi_device.h **** TU_ATTR_DEPRECATED("tud_midi_write() is renamed to tud_midi_stream_write()")
 100:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_write(uint8_t cable_num, uint8_t const* buffer, uint32_t bufsize)
 101:tinyusb/src/class/midi/midi_device.h **** {
 102:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_stream_write(cable_num, buffer, bufsize);
 103:tinyusb/src/class/midi/midi_device.h **** }
 104:tinyusb/src/class/midi/midi_device.h **** 
 105:tinyusb/src/class/midi/midi_device.h **** 
 106:tinyusb/src/class/midi/midi_device.h **** TU_ATTR_DEPRECATED("tud_midi_send() is renamed to tud_midi_packet_write()")
 107:tinyusb/src/class/midi/midi_device.h **** static inline bool tud_midi_send(uint8_t packet[4])
 108:tinyusb/src/class/midi/midi_device.h **** {
 109:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_packet_write(packet);
 110:tinyusb/src/class/midi/midi_device.h **** }
 111:tinyusb/src/class/midi/midi_device.h **** 
 112:tinyusb/src/class/midi/midi_device.h **** TU_ATTR_DEPRECATED("tud_midi_receive() is renamed to tud_midi_packet_read()")
 113:tinyusb/src/class/midi/midi_device.h **** static inline bool tud_midi_receive(uint8_t packet[4])
 114:tinyusb/src/class/midi/midi_device.h **** {
 115:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_packet_read(packet);
 116:tinyusb/src/class/midi/midi_device.h **** }
 117:tinyusb/src/class/midi/midi_device.h **** 
 118:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
 119:tinyusb/src/class/midi/midi_device.h **** // Application Callback API (weak is optional)
 120:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
 121:tinyusb/src/class/midi/midi_device.h **** TU_ATTR_WEAK void tud_midi_rx_cb(uint8_t itf);
 122:tinyusb/src/class/midi/midi_device.h **** 
 123:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
 124:tinyusb/src/class/midi/midi_device.h **** // Inline Functions
ARM GAS  /tmp/cctRZkCh.s 			page 32


 125:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
 126:tinyusb/src/class/midi/midi_device.h **** 
 127:tinyusb/src/class/midi/midi_device.h **** static inline bool tud_midi_mounted (void)
 128:tinyusb/src/class/midi/midi_device.h **** {
 129:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_n_mounted(0);
 130:tinyusb/src/class/midi/midi_device.h **** }
 131:tinyusb/src/class/midi/midi_device.h **** 
 132:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_available (void)
 133:tinyusb/src/class/midi/midi_device.h **** {
 134:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_n_available(0, 0);
 135:tinyusb/src/class/midi/midi_device.h **** }
 136:tinyusb/src/class/midi/midi_device.h **** 
 137:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_stream_read (void* buffer, uint32_t bufsize)
 138:tinyusb/src/class/midi/midi_device.h **** {
 139:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_n_stream_read(0, 0, buffer, bufsize);
 140:tinyusb/src/class/midi/midi_device.h **** }
 141:tinyusb/src/class/midi/midi_device.h **** 
 142:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_stream_write (uint8_t cable_num, uint8_t const* buffer, uint32_t bu
 143:tinyusb/src/class/midi/midi_device.h **** {
 144:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_n_stream_write(0, cable_num, buffer, bufsize);
 145:tinyusb/src/class/midi/midi_device.h **** }
 146:tinyusb/src/class/midi/midi_device.h **** 
 147:tinyusb/src/class/midi/midi_device.h **** static inline bool tud_midi_packet_read (uint8_t packet[4])
 873              		.loc 2 147 20 view .LVU296
 874              	.LBB20:
 148:tinyusb/src/class/midi/midi_device.h **** {
 149:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_n_packet_read(0, packet);
 875              		.loc 2 149 3 view .LVU297
 876              		.loc 2 149 10 is_stmt 0 view .LVU298
 877 0006 03A9     		add	r1, sp, #12
 878              	.LVL38:
 879              		.loc 2 149 10 view .LVU299
 880 0008 0020     		movs	r0, #0
 881 000a FFF7FEFF 		bl	tud_midi_n_packet_read
 882              	.LVL39:
 883              	.L25:
 884              		.loc 2 149 10 view .LVU300
 885              	.LBE20:
 886              	.LBE19:
 887              		.loc 1 769 9 is_stmt 1 discriminator 1 view .LVU301
 888              	.LBB21:
 889              	.LBI21:
 132:tinyusb/src/class/midi/midi_device.h **** {
 890              		.loc 2 132 24 discriminator 1 view .LVU302
 891              	.LBB22:
 134:tinyusb/src/class/midi/midi_device.h **** }
 892              		.loc 2 134 3 discriminator 1 view .LVU303
 134:tinyusb/src/class/midi/midi_device.h **** }
 893              		.loc 2 134 10 is_stmt 0 discriminator 1 view .LVU304
 894 000e 0021     		movs	r1, #0
 895 0010 0846     		mov	r0, r1
 896 0012 FFF7FEFF 		bl	tud_midi_n_available
 897              	.LVL40:
 898              	.LBE22:
 899              	.LBE21:
 900              		.loc 1 769 9 discriminator 1 view .LVU305
 901 0016 0028     		cmp	r0, #0
ARM GAS  /tmp/cctRZkCh.s 			page 33


 902 0018 F5D1     		bne	.L26
 770:Core/Src/main.c **** 
 771:Core/Src/main.c ****   // send note periodically
 772:Core/Src/main.c ****   /* CONSIDER USING DELAY WITH SYSTICK HANDLER*/
 773:Core/Src/main.c ****   
 774:Core/Src/main.c ****   /*BELOW IS OLD IMPLEMENTATION USING INTERRUPT*/
 775:Core/Src/main.c ****   /*
 776:Core/Src/main.c ****   if (board_millis() - start_ms < 286) return; // not enough time
 777:Core/Src/main.c ****   start_ms += 286;
 778:Core/Src/main.c ****   */
 779:Core/Src/main.c **** 
 780:Core/Src/main.c ****   // Previous positions in the note sequence.
 781:Core/Src/main.c ****   int previous = (int) (note_pos - 1);
 903              		.loc 1 781 3 is_stmt 1 view .LVU306
 904              		.loc 1 781 34 is_stmt 0 view .LVU307
 905 001a 174B     		ldr	r3, .L32
 906 001c 1B68     		ldr	r3, [r3]
 907              	.LVL41:
 782:Core/Src/main.c **** 
 783:Core/Src/main.c ****   // If we currently are at position 0, set the
 784:Core/Src/main.c ****   // previous position to the last note in the sequence.
 785:Core/Src/main.c ****   if (previous < 0) previous = sizeof(note_sequence) - 1;
 908              		.loc 1 785 3 is_stmt 1 view .LVU308
 909              		.loc 1 785 6 is_stmt 0 view .LVU309
 910 001e 5D1E     		subs	r5, r3, #1
 911              	.LVL42:
 912              		.loc 1 785 6 view .LVU310
 913 0020 28D4     		bmi	.L31
 914              	.LVL43:
 915              	.L27:
 786:Core/Src/main.c **** 
 787:Core/Src/main.c ****   // Send Note On for current position at full velocity (127) on channel 1.
 788:Core/Src/main.c ****   uint8_t note_on[3] = { 0x90 | channel, note_sequence[note_pos], 127 };
 916              		.loc 1 788 3 is_stmt 1 view .LVU311
 917              		.loc 1 788 11 is_stmt 0 view .LVU312
 918 0022 9022     		movs	r2, #144
 919 0024 8DF80820 		strb	r2, [sp, #8]
 920              		.loc 1 788 55 view .LVU313
 921 0028 144C     		ldr	r4, .L32+4
 922 002a E35C     		ldrb	r3, [r4, r3]	@ zero_extendqisi2
 923              		.loc 1 788 11 view .LVU314
 924 002c 8DF80930 		strb	r3, [sp, #9]
 925 0030 7F23     		movs	r3, #127
 926 0032 8DF80A30 		strb	r3, [sp, #10]
 789:Core/Src/main.c ****   tud_midi_stream_write(cable_num, note_on, 3);
 927              		.loc 1 789 3 is_stmt 1 view .LVU315
 928              	.LVL44:
 929              	.LBB23:
 930              	.LBI23:
 142:tinyusb/src/class/midi/midi_device.h **** {
 931              		.loc 2 142 24 view .LVU316
 932              	.LBB24:
 144:tinyusb/src/class/midi/midi_device.h **** }
 933              		.loc 2 144 3 view .LVU317
 144:tinyusb/src/class/midi/midi_device.h **** }
 934              		.loc 2 144 10 is_stmt 0 view .LVU318
 935 0036 0323     		movs	r3, #3
ARM GAS  /tmp/cctRZkCh.s 			page 34


 936 0038 02AA     		add	r2, sp, #8
 937              	.LVL45:
 144:tinyusb/src/class/midi/midi_device.h **** }
 938              		.loc 2 144 10 view .LVU319
 939 003a 0021     		movs	r1, #0
 940 003c 0846     		mov	r0, r1
 941 003e FFF7FEFF 		bl	tud_midi_n_stream_write
 942              	.LVL46:
 144:tinyusb/src/class/midi/midi_device.h **** }
 943              		.loc 2 144 10 view .LVU320
 944              	.LBE24:
 945              	.LBE23:
 790:Core/Src/main.c **** 
 791:Core/Src/main.c ****   // Send Note Off for previous note.
 792:Core/Src/main.c ****   uint8_t note_off[3] = { 0x80 | channel, note_sequence[previous], 0};
 946              		.loc 1 792 3 is_stmt 1 view .LVU321
 947              		.loc 1 792 11 is_stmt 0 view .LVU322
 948 0042 8023     		movs	r3, #128
 949 0044 8DF80430 		strb	r3, [sp, #4]
 950              		.loc 1 792 56 view .LVU323
 951 0048 635D     		ldrb	r3, [r4, r5]	@ zero_extendqisi2
 952              		.loc 1 792 11 view .LVU324
 953 004a 8DF80530 		strb	r3, [sp, #5]
 954 004e 0020     		movs	r0, #0
 955 0050 8DF80600 		strb	r0, [sp, #6]
 793:Core/Src/main.c ****   tud_midi_stream_write(cable_num, note_off, 3);
 956              		.loc 1 793 3 is_stmt 1 view .LVU325
 957              	.LVL47:
 958              	.LBB25:
 959              	.LBI25:
 142:tinyusb/src/class/midi/midi_device.h **** {
 960              		.loc 2 142 24 view .LVU326
 961              	.LBB26:
 144:tinyusb/src/class/midi/midi_device.h **** }
 962              		.loc 2 144 3 view .LVU327
 144:tinyusb/src/class/midi/midi_device.h **** }
 963              		.loc 2 144 10 is_stmt 0 view .LVU328
 964 0054 0323     		movs	r3, #3
 965 0056 01AA     		add	r2, sp, #4
 966              	.LVL48:
 144:tinyusb/src/class/midi/midi_device.h **** }
 967              		.loc 2 144 10 view .LVU329
 968 0058 0146     		mov	r1, r0
 969 005a FFF7FEFF 		bl	tud_midi_n_stream_write
 970              	.LVL49:
 144:tinyusb/src/class/midi/midi_device.h **** }
 971              		.loc 2 144 10 view .LVU330
 972              	.LBE26:
 973              	.LBE25:
 794:Core/Src/main.c **** 
 795:Core/Src/main.c ****   // Increment position
 796:Core/Src/main.c ****   note_pos++;
 974              		.loc 1 796 3 is_stmt 1 view .LVU331
 975              		.loc 1 796 11 is_stmt 0 view .LVU332
 976 005e 064A     		ldr	r2, .L32
 977 0060 1368     		ldr	r3, [r2]
 978 0062 0133     		adds	r3, r3, #1
ARM GAS  /tmp/cctRZkCh.s 			page 35


 979 0064 1360     		str	r3, [r2]
 797:Core/Src/main.c **** 
 798:Core/Src/main.c ****   // If we are at the end of the sequence, start over.
 799:Core/Src/main.c ****   if (note_pos >= sizeof(note_sequence)) note_pos = 0;
 980              		.loc 1 799 3 is_stmt 1 view .LVU333
 981              		.loc 1 799 6 is_stmt 0 view .LVU334
 982 0066 3F2B     		cmp	r3, #63
 983 0068 02D9     		bls	.L24
 984              		.loc 1 799 42 is_stmt 1 discriminator 1 view .LVU335
 985              		.loc 1 799 51 is_stmt 0 discriminator 1 view .LVU336
 986 006a 1346     		mov	r3, r2
 987 006c 0022     		movs	r2, #0
 988 006e 1A60     		str	r2, [r3]
 989              	.L24:
 800:Core/Src/main.c **** }
 990              		.loc 1 800 1 view .LVU337
 991 0070 05B0     		add	sp, sp, #20
 992              	.LCFI9:
 993              		.cfi_remember_state
 994              		.cfi_def_cfa_offset 12
 995              		@ sp needed
 996 0072 30BD     		pop	{r4, r5, pc}
 997              	.LVL50:
 998              	.L31:
 999              	.LCFI10:
 1000              		.cfi_restore_state
 785:Core/Src/main.c **** 
 1001              		.loc 1 785 30 view .LVU338
 1002 0074 3F25     		movs	r5, #63
 1003              	.LVL51:
 785:Core/Src/main.c **** 
 1004              		.loc 1 785 30 view .LVU339
 1005 0076 D4E7     		b	.L27
 1006              	.L33:
 1007              		.align	2
 1008              	.L32:
 1009 0078 00000000 		.word	.LANCHOR1
 1010 007c 00000000 		.word	.LANCHOR2
 1011              		.cfi_endproc
 1012              	.LFE216:
 1014              		.section	.text.Error_Handler,"ax",%progbits
 1015              		.align	1
 1016              		.global	Error_Handler
 1017              		.syntax unified
 1018              		.thumb
 1019              		.thumb_func
 1020              		.fpu fpv4-sp-d16
 1022              	Error_Handler:
 1023              	.LFB217:
 801:Core/Src/main.c **** 
 802:Core/Src/main.c **** 
 803:Core/Src/main.c **** 
 804:Core/Src/main.c **** /* USER CODE END 4 */
 805:Core/Src/main.c **** 
 806:Core/Src/main.c **** /**
 807:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 808:Core/Src/main.c ****   * @retval None
ARM GAS  /tmp/cctRZkCh.s 			page 36


 809:Core/Src/main.c ****   */
 810:Core/Src/main.c **** void Error_Handler(void)
 811:Core/Src/main.c **** {
 1024              		.loc 1 811 1 is_stmt 1 view -0
 1025              		.cfi_startproc
 1026              		@ Volatile: function does not return.
 1027              		@ args = 0, pretend = 0, frame = 0
 1028              		@ frame_needed = 0, uses_anonymous_args = 0
 1029              		@ link register save eliminated.
 812:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 813:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 814:Core/Src/main.c ****   __disable_irq();
 1030              		.loc 1 814 3 view .LVU341
 1031              	.LBB27:
 1032              	.LBI27:
 1033              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
ARM GAS  /tmp/cctRZkCh.s 			page 37


  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
ARM GAS  /tmp/cctRZkCh.s 			page 38


  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
ARM GAS  /tmp/cctRZkCh.s 			page 39


 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1034              		.loc 3 207 27 view .LVU342
 1035              	.LBB28:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1036              		.loc 3 209 3 view .LVU343
ARM GAS  /tmp/cctRZkCh.s 			page 40


 1037              		.syntax unified
 1038              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1039 0000 72B6     		cpsid i
 1040              	@ 0 "" 2
 1041              		.thumb
 1042              		.syntax unified
 1043              	.L35:
 1044              	.LBE28:
 1045              	.LBE27:
 815:Core/Src/main.c ****   while (1)
 1046              		.loc 1 815 3 discriminator 1 view .LVU344
 816:Core/Src/main.c ****   {
 817:Core/Src/main.c ****   }
 1047              		.loc 1 817 3 discriminator 1 view .LVU345
 815:Core/Src/main.c ****   while (1)
 1048              		.loc 1 815 9 discriminator 1 view .LVU346
 1049 0002 FEE7     		b	.L35
 1050              		.cfi_endproc
 1051              	.LFE217:
 1053              		.section	.text.MX_SPI1_Init,"ax",%progbits
 1054              		.align	1
 1055              		.syntax unified
 1056              		.thumb
 1057              		.thumb_func
 1058              		.fpu fpv4-sp-d16
 1060              	MX_SPI1_Init:
 1061              	.LFB206:
 366:Core/Src/main.c **** 
 1062              		.loc 1 366 1 view -0
 1063              		.cfi_startproc
 1064              		@ args = 0, pretend = 0, frame = 0
 1065              		@ frame_needed = 0, uses_anonymous_args = 0
 1066 0000 08B5     		push	{r3, lr}
 1067              	.LCFI11:
 1068              		.cfi_def_cfa_offset 8
 1069              		.cfi_offset 3, -8
 1070              		.cfi_offset 14, -4
 376:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1071              		.loc 1 376 3 view .LVU348
 376:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1072              		.loc 1 376 18 is_stmt 0 view .LVU349
 1073 0002 0F48     		ldr	r0, .L40
 1074 0004 0F4B     		ldr	r3, .L40+4
 1075 0006 0360     		str	r3, [r0]
 377:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1076              		.loc 1 377 3 is_stmt 1 view .LVU350
 377:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1077              		.loc 1 377 19 is_stmt 0 view .LVU351
 1078 0008 4FF48273 		mov	r3, #260
 1079 000c 4360     		str	r3, [r0, #4]
 378:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1080              		.loc 1 378 3 is_stmt 1 view .LVU352
 378:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1081              		.loc 1 378 24 is_stmt 0 view .LVU353
 1082 000e 0023     		movs	r3, #0
 1083 0010 8360     		str	r3, [r0, #8]
 379:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
ARM GAS  /tmp/cctRZkCh.s 			page 41


 1084              		.loc 1 379 3 is_stmt 1 view .LVU354
 379:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1085              		.loc 1 379 23 is_stmt 0 view .LVU355
 1086 0012 4FF4E062 		mov	r2, #1792
 1087 0016 C260     		str	r2, [r0, #12]
 380:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1088              		.loc 1 380 3 is_stmt 1 view .LVU356
 380:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1089              		.loc 1 380 26 is_stmt 0 view .LVU357
 1090 0018 0361     		str	r3, [r0, #16]
 381:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1091              		.loc 1 381 3 is_stmt 1 view .LVU358
 381:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1092              		.loc 1 381 23 is_stmt 0 view .LVU359
 1093 001a 4361     		str	r3, [r0, #20]
 382:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 1094              		.loc 1 382 3 is_stmt 1 view .LVU360
 382:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 1095              		.loc 1 382 18 is_stmt 0 view .LVU361
 1096 001c 4FF40072 		mov	r2, #512
 1097 0020 8261     		str	r2, [r0, #24]
 383:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1098              		.loc 1 383 3 is_stmt 1 view .LVU362
 383:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1099              		.loc 1 383 32 is_stmt 0 view .LVU363
 1100 0022 2022     		movs	r2, #32
 1101 0024 C261     		str	r2, [r0, #28]
 384:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1102              		.loc 1 384 3 is_stmt 1 view .LVU364
 384:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1103              		.loc 1 384 23 is_stmt 0 view .LVU365
 1104 0026 0362     		str	r3, [r0, #32]
 385:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1105              		.loc 1 385 3 is_stmt 1 view .LVU366
 385:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1106              		.loc 1 385 21 is_stmt 0 view .LVU367
 1107 0028 4362     		str	r3, [r0, #36]
 386:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 1108              		.loc 1 386 3 is_stmt 1 view .LVU368
 386:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 1109              		.loc 1 386 29 is_stmt 0 view .LVU369
 1110 002a 8362     		str	r3, [r0, #40]
 387:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1111              		.loc 1 387 3 is_stmt 1 view .LVU370
 387:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1112              		.loc 1 387 28 is_stmt 0 view .LVU371
 1113 002c 0722     		movs	r2, #7
 1114 002e C262     		str	r2, [r0, #44]
 388:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 1115              		.loc 1 388 3 is_stmt 1 view .LVU372
 388:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 1116              		.loc 1 388 24 is_stmt 0 view .LVU373
 1117 0030 0363     		str	r3, [r0, #48]
 389:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1118              		.loc 1 389 3 is_stmt 1 view .LVU374
 389:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1119              		.loc 1 389 23 is_stmt 0 view .LVU375
ARM GAS  /tmp/cctRZkCh.s 			page 42


 1120 0032 4363     		str	r3, [r0, #52]
 390:Core/Src/main.c ****   {
 1121              		.loc 1 390 3 is_stmt 1 view .LVU376
 390:Core/Src/main.c ****   {
 1122              		.loc 1 390 7 is_stmt 0 view .LVU377
 1123 0034 FFF7FEFF 		bl	HAL_SPI_Init
 1124              	.LVL52:
 390:Core/Src/main.c ****   {
 1125              		.loc 1 390 6 view .LVU378
 1126 0038 00B9     		cbnz	r0, .L39
 398:Core/Src/main.c **** 
 1127              		.loc 1 398 1 view .LVU379
 1128 003a 08BD     		pop	{r3, pc}
 1129              	.L39:
 392:Core/Src/main.c ****   }
 1130              		.loc 1 392 5 is_stmt 1 view .LVU380
 1131 003c FFF7FEFF 		bl	Error_Handler
 1132              	.LVL53:
 1133              	.L41:
 1134              		.align	2
 1135              	.L40:
 1136 0040 00000000 		.word	.LANCHOR3
 1137 0044 00300140 		.word	1073819648
 1138              		.cfi_endproc
 1139              	.LFE206:
 1141              		.section	.text.MX_I2C1_Init,"ax",%progbits
 1142              		.align	1
 1143              		.syntax unified
 1144              		.thumb
 1145              		.thumb_func
 1146              		.fpu fpv4-sp-d16
 1148              	MX_I2C1_Init:
 1149              	.LFB205:
 318:Core/Src/main.c **** 
 1150              		.loc 1 318 1 view -0
 1151              		.cfi_startproc
 1152              		@ args = 0, pretend = 0, frame = 0
 1153              		@ frame_needed = 0, uses_anonymous_args = 0
 1154 0000 08B5     		push	{r3, lr}
 1155              	.LCFI12:
 1156              		.cfi_def_cfa_offset 8
 1157              		.cfi_offset 3, -8
 1158              		.cfi_offset 14, -4
 327:Core/Src/main.c ****   hi2c1.Init.Timing = 0x10909CEC;
 1159              		.loc 1 327 3 view .LVU382
 327:Core/Src/main.c ****   hi2c1.Init.Timing = 0x10909CEC;
 1160              		.loc 1 327 18 is_stmt 0 view .LVU383
 1161 0002 1148     		ldr	r0, .L50
 1162 0004 114B     		ldr	r3, .L50+4
 1163 0006 0360     		str	r3, [r0]
 328:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 1164              		.loc 1 328 3 is_stmt 1 view .LVU384
 328:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 1165              		.loc 1 328 21 is_stmt 0 view .LVU385
 1166 0008 114B     		ldr	r3, .L50+8
 1167 000a 4360     		str	r3, [r0, #4]
 329:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
ARM GAS  /tmp/cctRZkCh.s 			page 43


 1168              		.loc 1 329 3 is_stmt 1 view .LVU386
 329:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1169              		.loc 1 329 26 is_stmt 0 view .LVU387
 1170 000c 0023     		movs	r3, #0
 1171 000e 8360     		str	r3, [r0, #8]
 330:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1172              		.loc 1 330 3 is_stmt 1 view .LVU388
 330:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1173              		.loc 1 330 29 is_stmt 0 view .LVU389
 1174 0010 0122     		movs	r2, #1
 1175 0012 C260     		str	r2, [r0, #12]
 331:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 1176              		.loc 1 331 3 is_stmt 1 view .LVU390
 331:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 1177              		.loc 1 331 30 is_stmt 0 view .LVU391
 1178 0014 0361     		str	r3, [r0, #16]
 332:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1179              		.loc 1 332 3 is_stmt 1 view .LVU392
 332:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1180              		.loc 1 332 26 is_stmt 0 view .LVU393
 1181 0016 4361     		str	r3, [r0, #20]
 333:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1182              		.loc 1 333 3 is_stmt 1 view .LVU394
 333:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1183              		.loc 1 333 31 is_stmt 0 view .LVU395
 1184 0018 8361     		str	r3, [r0, #24]
 334:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1185              		.loc 1 334 3 is_stmt 1 view .LVU396
 334:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1186              		.loc 1 334 30 is_stmt 0 view .LVU397
 1187 001a C361     		str	r3, [r0, #28]
 335:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 1188              		.loc 1 335 3 is_stmt 1 view .LVU398
 335:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 1189              		.loc 1 335 28 is_stmt 0 view .LVU399
 1190 001c 0362     		str	r3, [r0, #32]
 336:Core/Src/main.c ****   {
 1191              		.loc 1 336 3 is_stmt 1 view .LVU400
 336:Core/Src/main.c ****   {
 1192              		.loc 1 336 7 is_stmt 0 view .LVU401
 1193 001e FFF7FEFF 		bl	HAL_I2C_Init
 1194              	.LVL54:
 336:Core/Src/main.c ****   {
 1195              		.loc 1 336 6 view .LVU402
 1196 0022 50B9     		cbnz	r0, .L47
 343:Core/Src/main.c ****   {
 1197              		.loc 1 343 3 is_stmt 1 view .LVU403
 343:Core/Src/main.c ****   {
 1198              		.loc 1 343 7 is_stmt 0 view .LVU404
 1199 0024 0021     		movs	r1, #0
 1200 0026 0848     		ldr	r0, .L50
 1201 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 1202              	.LVL55:
 343:Core/Src/main.c ****   {
 1203              		.loc 1 343 6 view .LVU405
 1204 002c 38B9     		cbnz	r0, .L48
 350:Core/Src/main.c ****   {
ARM GAS  /tmp/cctRZkCh.s 			page 44


 1205              		.loc 1 350 3 is_stmt 1 view .LVU406
 350:Core/Src/main.c ****   {
 1206              		.loc 1 350 7 is_stmt 0 view .LVU407
 1207 002e 0021     		movs	r1, #0
 1208 0030 0548     		ldr	r0, .L50
 1209 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 1210              	.LVL56:
 350:Core/Src/main.c ****   {
 1211              		.loc 1 350 6 view .LVU408
 1212 0036 20B9     		cbnz	r0, .L49
 358:Core/Src/main.c **** 
 1213              		.loc 1 358 1 view .LVU409
 1214 0038 08BD     		pop	{r3, pc}
 1215              	.L47:
 338:Core/Src/main.c ****   }
 1216              		.loc 1 338 5 is_stmt 1 view .LVU410
 1217 003a FFF7FEFF 		bl	Error_Handler
 1218              	.LVL57:
 1219              	.L48:
 345:Core/Src/main.c ****   }
 1220              		.loc 1 345 5 view .LVU411
 1221 003e FFF7FEFF 		bl	Error_Handler
 1222              	.LVL58:
 1223              	.L49:
 352:Core/Src/main.c ****   }
 1224              		.loc 1 352 5 view .LVU412
 1225 0042 FFF7FEFF 		bl	Error_Handler
 1226              	.LVL59:
 1227              	.L51:
 1228 0046 00BF     		.align	2
 1229              	.L50:
 1230 0048 00000000 		.word	.LANCHOR4
 1231 004c 00540040 		.word	1073763328
 1232 0050 EC9C9010 		.word	277912812
 1233              		.cfi_endproc
 1234              	.LFE205:
 1236              		.section	.text.MX_SPI2_Init,"ax",%progbits
 1237              		.align	1
 1238              		.syntax unified
 1239              		.thumb
 1240              		.thumb_func
 1241              		.fpu fpv4-sp-d16
 1243              	MX_SPI2_Init:
 1244              	.LFB207:
 406:Core/Src/main.c **** 
 1245              		.loc 1 406 1 view -0
 1246              		.cfi_startproc
 1247              		@ args = 0, pretend = 0, frame = 0
 1248              		@ frame_needed = 0, uses_anonymous_args = 0
 1249 0000 08B5     		push	{r3, lr}
 1250              	.LCFI13:
 1251              		.cfi_def_cfa_offset 8
 1252              		.cfi_offset 3, -8
 1253              		.cfi_offset 14, -4
 416:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 1254              		.loc 1 416 3 view .LVU414
 416:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
ARM GAS  /tmp/cctRZkCh.s 			page 45


 1255              		.loc 1 416 18 is_stmt 0 view .LVU415
 1256 0002 0F48     		ldr	r0, .L56
 1257 0004 0F4B     		ldr	r3, .L56+4
 1258 0006 0360     		str	r3, [r0]
 417:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 1259              		.loc 1 417 3 is_stmt 1 view .LVU416
 417:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 1260              		.loc 1 417 19 is_stmt 0 view .LVU417
 1261 0008 4FF48273 		mov	r3, #260
 1262 000c 4360     		str	r3, [r0, #4]
 418:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 1263              		.loc 1 418 3 is_stmt 1 view .LVU418
 418:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 1264              		.loc 1 418 24 is_stmt 0 view .LVU419
 1265 000e 0023     		movs	r3, #0
 1266 0010 8360     		str	r3, [r0, #8]
 419:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 1267              		.loc 1 419 3 is_stmt 1 view .LVU420
 419:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 1268              		.loc 1 419 23 is_stmt 0 view .LVU421
 1269 0012 4FF4E062 		mov	r2, #1792
 1270 0016 C260     		str	r2, [r0, #12]
 420:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 1271              		.loc 1 420 3 is_stmt 1 view .LVU422
 420:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 1272              		.loc 1 420 26 is_stmt 0 view .LVU423
 1273 0018 0361     		str	r3, [r0, #16]
 421:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 1274              		.loc 1 421 3 is_stmt 1 view .LVU424
 421:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 1275              		.loc 1 421 23 is_stmt 0 view .LVU425
 1276 001a 4361     		str	r3, [r0, #20]
 422:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1277              		.loc 1 422 3 is_stmt 1 view .LVU426
 422:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1278              		.loc 1 422 18 is_stmt 0 view .LVU427
 1279 001c 4FF40072 		mov	r2, #512
 1280 0020 8261     		str	r2, [r0, #24]
 423:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 1281              		.loc 1 423 3 is_stmt 1 view .LVU428
 423:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 1282              		.loc 1 423 32 is_stmt 0 view .LVU429
 1283 0022 C361     		str	r3, [r0, #28]
 424:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 1284              		.loc 1 424 3 is_stmt 1 view .LVU430
 424:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 1285              		.loc 1 424 23 is_stmt 0 view .LVU431
 1286 0024 8022     		movs	r2, #128
 1287 0026 0262     		str	r2, [r0, #32]
 425:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1288              		.loc 1 425 3 is_stmt 1 view .LVU432
 425:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1289              		.loc 1 425 21 is_stmt 0 view .LVU433
 1290 0028 4362     		str	r3, [r0, #36]
 426:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 1291              		.loc 1 426 3 is_stmt 1 view .LVU434
 426:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
ARM GAS  /tmp/cctRZkCh.s 			page 46


 1292              		.loc 1 426 29 is_stmt 0 view .LVU435
 1293 002a 8362     		str	r3, [r0, #40]
 427:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1294              		.loc 1 427 3 is_stmt 1 view .LVU436
 427:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1295              		.loc 1 427 28 is_stmt 0 view .LVU437
 1296 002c 0722     		movs	r2, #7
 1297 002e C262     		str	r2, [r0, #44]
 428:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 1298              		.loc 1 428 3 is_stmt 1 view .LVU438
 428:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 1299              		.loc 1 428 24 is_stmt 0 view .LVU439
 1300 0030 0363     		str	r3, [r0, #48]
 429:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 1301              		.loc 1 429 3 is_stmt 1 view .LVU440
 429:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 1302              		.loc 1 429 23 is_stmt 0 view .LVU441
 1303 0032 4363     		str	r3, [r0, #52]
 430:Core/Src/main.c ****   {
 1304              		.loc 1 430 3 is_stmt 1 view .LVU442
 430:Core/Src/main.c ****   {
 1305              		.loc 1 430 7 is_stmt 0 view .LVU443
 1306 0034 FFF7FEFF 		bl	HAL_SPI_Init
 1307              	.LVL60:
 430:Core/Src/main.c ****   {
 1308              		.loc 1 430 6 view .LVU444
 1309 0038 00B9     		cbnz	r0, .L55
 438:Core/Src/main.c **** 
 1310              		.loc 1 438 1 view .LVU445
 1311 003a 08BD     		pop	{r3, pc}
 1312              	.L55:
 432:Core/Src/main.c ****   }
 1313              		.loc 1 432 5 is_stmt 1 view .LVU446
 1314 003c FFF7FEFF 		bl	Error_Handler
 1315              	.LVL61:
 1316              	.L57:
 1317              		.align	2
 1318              	.L56:
 1319 0040 00000000 		.word	.LANCHOR5
 1320 0044 00380040 		.word	1073756160
 1321              		.cfi_endproc
 1322              	.LFE207:
 1324              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 1325              		.align	1
 1326              		.syntax unified
 1327              		.thumb
 1328              		.thumb_func
 1329              		.fpu fpv4-sp-d16
 1331              	MX_USART2_UART_Init:
 1332              	.LFB208:
 446:Core/Src/main.c **** 
 1333              		.loc 1 446 1 view -0
 1334              		.cfi_startproc
 1335              		@ args = 0, pretend = 0, frame = 0
 1336              		@ frame_needed = 0, uses_anonymous_args = 0
 1337 0000 08B5     		push	{r3, lr}
 1338              	.LCFI14:
ARM GAS  /tmp/cctRZkCh.s 			page 47


 1339              		.cfi_def_cfa_offset 8
 1340              		.cfi_offset 3, -8
 1341              		.cfi_offset 14, -4
 455:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1342              		.loc 1 455 3 view .LVU448
 455:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1343              		.loc 1 455 19 is_stmt 0 view .LVU449
 1344 0002 0B48     		ldr	r0, .L62
 1345 0004 0B4B     		ldr	r3, .L62+4
 1346 0006 0360     		str	r3, [r0]
 456:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1347              		.loc 1 456 3 is_stmt 1 view .LVU450
 456:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1348              		.loc 1 456 24 is_stmt 0 view .LVU451
 1349 0008 4FF4E133 		mov	r3, #115200
 1350 000c 4360     		str	r3, [r0, #4]
 457:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1351              		.loc 1 457 3 is_stmt 1 view .LVU452
 457:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1352              		.loc 1 457 26 is_stmt 0 view .LVU453
 1353 000e 0023     		movs	r3, #0
 1354 0010 8360     		str	r3, [r0, #8]
 458:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1355              		.loc 1 458 3 is_stmt 1 view .LVU454
 458:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1356              		.loc 1 458 24 is_stmt 0 view .LVU455
 1357 0012 C360     		str	r3, [r0, #12]
 459:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1358              		.loc 1 459 3 is_stmt 1 view .LVU456
 459:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1359              		.loc 1 459 22 is_stmt 0 view .LVU457
 1360 0014 0361     		str	r3, [r0, #16]
 460:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1361              		.loc 1 460 3 is_stmt 1 view .LVU458
 460:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1362              		.loc 1 460 20 is_stmt 0 view .LVU459
 1363 0016 0C22     		movs	r2, #12
 1364 0018 4261     		str	r2, [r0, #20]
 461:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1365              		.loc 1 461 3 is_stmt 1 view .LVU460
 461:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1366              		.loc 1 461 25 is_stmt 0 view .LVU461
 1367 001a 8361     		str	r3, [r0, #24]
 462:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1368              		.loc 1 462 3 is_stmt 1 view .LVU462
 462:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1369              		.loc 1 462 28 is_stmt 0 view .LVU463
 1370 001c C361     		str	r3, [r0, #28]
 463:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1371              		.loc 1 463 3 is_stmt 1 view .LVU464
 463:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1372              		.loc 1 463 30 is_stmt 0 view .LVU465
 1373 001e 0362     		str	r3, [r0, #32]
 464:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1374              		.loc 1 464 3 is_stmt 1 view .LVU466
 464:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1375              		.loc 1 464 38 is_stmt 0 view .LVU467
ARM GAS  /tmp/cctRZkCh.s 			page 48


 1376 0020 4362     		str	r3, [r0, #36]
 465:Core/Src/main.c ****   {
 1377              		.loc 1 465 3 is_stmt 1 view .LVU468
 465:Core/Src/main.c ****   {
 1378              		.loc 1 465 7 is_stmt 0 view .LVU469
 1379 0022 FFF7FEFF 		bl	HAL_UART_Init
 1380              	.LVL62:
 465:Core/Src/main.c ****   {
 1381              		.loc 1 465 6 view .LVU470
 1382 0026 00B9     		cbnz	r0, .L61
 473:Core/Src/main.c **** 
 1383              		.loc 1 473 1 view .LVU471
 1384 0028 08BD     		pop	{r3, pc}
 1385              	.L61:
 467:Core/Src/main.c ****   }
 1386              		.loc 1 467 5 is_stmt 1 view .LVU472
 1387 002a FFF7FEFF 		bl	Error_Handler
 1388              	.LVL63:
 1389              	.L63:
 1390 002e 00BF     		.align	2
 1391              	.L62:
 1392 0030 00000000 		.word	.LANCHOR6
 1393 0034 00440040 		.word	1073759232
 1394              		.cfi_endproc
 1395              	.LFE208:
 1397              		.section	.text.SystemClock_Config,"ax",%progbits
 1398              		.align	1
 1399              		.global	SystemClock_Config
 1400              		.syntax unified
 1401              		.thumb
 1402              		.thumb_func
 1403              		.fpu fpv4-sp-d16
 1405              	SystemClock_Config:
 1406              	.LFB203:
 242:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1407              		.loc 1 242 1 view -0
 1408              		.cfi_startproc
 1409              		@ args = 0, pretend = 0, frame = 88
 1410              		@ frame_needed = 0, uses_anonymous_args = 0
 1411 0000 00B5     		push	{lr}
 1412              	.LCFI15:
 1413              		.cfi_def_cfa_offset 4
 1414              		.cfi_offset 14, -4
 1415 0002 97B0     		sub	sp, sp, #92
 1416              	.LCFI16:
 1417              		.cfi_def_cfa_offset 96
 243:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1418              		.loc 1 243 3 view .LVU474
 243:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1419              		.loc 1 243 22 is_stmt 0 view .LVU475
 1420 0004 4422     		movs	r2, #68
 1421 0006 0021     		movs	r1, #0
 1422 0008 05A8     		add	r0, sp, #20
 1423 000a FFF7FEFF 		bl	memset
 1424              	.LVL64:
 244:Core/Src/main.c **** 
 1425              		.loc 1 244 3 is_stmt 1 view .LVU476
ARM GAS  /tmp/cctRZkCh.s 			page 49


 244:Core/Src/main.c **** 
 1426              		.loc 1 244 22 is_stmt 0 view .LVU477
 1427 000e 0023     		movs	r3, #0
 1428 0010 0093     		str	r3, [sp]
 1429 0012 0193     		str	r3, [sp, #4]
 1430 0014 0293     		str	r3, [sp, #8]
 1431 0016 0393     		str	r3, [sp, #12]
 1432 0018 0493     		str	r3, [sp, #16]
 248:Core/Src/main.c ****   {
 1433              		.loc 1 248 3 is_stmt 1 view .LVU478
 248:Core/Src/main.c ****   {
 1434              		.loc 1 248 7 is_stmt 0 view .LVU479
 1435 001a 4FF40070 		mov	r0, #512
 1436 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 1437              	.LVL65:
 248:Core/Src/main.c ****   {
 1438              		.loc 1 248 6 view .LVU480
 1439 0022 28BB     		cbnz	r0, .L69
 256:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1440              		.loc 1 256 3 is_stmt 1 view .LVU481
 256:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1441              		.loc 1 256 36 is_stmt 0 view .LVU482
 1442 0024 1023     		movs	r3, #16
 1443 0026 0593     		str	r3, [sp, #20]
 257:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 1444              		.loc 1 257 3 is_stmt 1 view .LVU483
 257:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 1445              		.loc 1 257 30 is_stmt 0 view .LVU484
 1446 0028 0122     		movs	r2, #1
 1447 002a 0B92     		str	r2, [sp, #44]
 258:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1448              		.loc 1 258 3 is_stmt 1 view .LVU485
 258:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1449              		.loc 1 258 41 is_stmt 0 view .LVU486
 1450 002c 0023     		movs	r3, #0
 1451 002e 0C93     		str	r3, [sp, #48]
 259:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1452              		.loc 1 259 3 is_stmt 1 view .LVU487
 259:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1453              		.loc 1 259 35 is_stmt 0 view .LVU488
 1454 0030 6023     		movs	r3, #96
 1455 0032 0D93     		str	r3, [sp, #52]
 260:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1456              		.loc 1 260 3 is_stmt 1 view .LVU489
 260:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1457              		.loc 1 260 34 is_stmt 0 view .LVU490
 1458 0034 0223     		movs	r3, #2
 1459 0036 0F93     		str	r3, [sp, #60]
 261:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1460              		.loc 1 261 3 is_stmt 1 view .LVU491
 261:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1461              		.loc 1 261 35 is_stmt 0 view .LVU492
 1462 0038 1092     		str	r2, [sp, #64]
 262:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 1463              		.loc 1 262 3 is_stmt 1 view .LVU493
 262:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 1464              		.loc 1 262 30 is_stmt 0 view .LVU494
ARM GAS  /tmp/cctRZkCh.s 			page 50


 1465 003a 1192     		str	r2, [sp, #68]
 263:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 1466              		.loc 1 263 3 is_stmt 1 view .LVU495
 263:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 1467              		.loc 1 263 30 is_stmt 0 view .LVU496
 1468 003c 2822     		movs	r2, #40
 1469 003e 1292     		str	r2, [sp, #72]
 264:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 1470              		.loc 1 264 3 is_stmt 1 view .LVU497
 264:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 1471              		.loc 1 264 30 is_stmt 0 view .LVU498
 1472 0040 0722     		movs	r2, #7
 1473 0042 1392     		str	r2, [sp, #76]
 265:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1474              		.loc 1 265 3 is_stmt 1 view .LVU499
 265:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1475              		.loc 1 265 30 is_stmt 0 view .LVU500
 1476 0044 1493     		str	r3, [sp, #80]
 266:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1477              		.loc 1 266 3 is_stmt 1 view .LVU501
 266:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1478              		.loc 1 266 30 is_stmt 0 view .LVU502
 1479 0046 1593     		str	r3, [sp, #84]
 267:Core/Src/main.c ****   {
 1480              		.loc 1 267 3 is_stmt 1 view .LVU503
 267:Core/Src/main.c ****   {
 1481              		.loc 1 267 7 is_stmt 0 view .LVU504
 1482 0048 05A8     		add	r0, sp, #20
 1483 004a FFF7FEFF 		bl	HAL_RCC_OscConfig
 1484              	.LVL66:
 267:Core/Src/main.c ****   {
 1485              		.loc 1 267 6 view .LVU505
 1486 004e 88B9     		cbnz	r0, .L70
 274:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1487              		.loc 1 274 3 is_stmt 1 view .LVU506
 274:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1488              		.loc 1 274 31 is_stmt 0 view .LVU507
 1489 0050 0F23     		movs	r3, #15
 1490 0052 0093     		str	r3, [sp]
 276:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1491              		.loc 1 276 3 is_stmt 1 view .LVU508
 276:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1492              		.loc 1 276 34 is_stmt 0 view .LVU509
 1493 0054 0323     		movs	r3, #3
 1494 0056 0193     		str	r3, [sp, #4]
 277:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1495              		.loc 1 277 3 is_stmt 1 view .LVU510
 277:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1496              		.loc 1 277 35 is_stmt 0 view .LVU511
 1497 0058 0023     		movs	r3, #0
 1498 005a 0293     		str	r3, [sp, #8]
 278:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1499              		.loc 1 278 3 is_stmt 1 view .LVU512
 278:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1500              		.loc 1 278 36 is_stmt 0 view .LVU513
 1501 005c 0393     		str	r3, [sp, #12]
 279:Core/Src/main.c **** 
ARM GAS  /tmp/cctRZkCh.s 			page 51


 1502              		.loc 1 279 3 is_stmt 1 view .LVU514
 279:Core/Src/main.c **** 
 1503              		.loc 1 279 36 is_stmt 0 view .LVU515
 1504 005e 0493     		str	r3, [sp, #16]
 281:Core/Src/main.c ****   {
 1505              		.loc 1 281 3 is_stmt 1 view .LVU516
 281:Core/Src/main.c ****   {
 1506              		.loc 1 281 7 is_stmt 0 view .LVU517
 1507 0060 0421     		movs	r1, #4
 1508 0062 6846     		mov	r0, sp
 1509 0064 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1510              	.LVL67:
 281:Core/Src/main.c ****   {
 1511              		.loc 1 281 6 view .LVU518
 1512 0068 30B9     		cbnz	r0, .L71
 285:Core/Src/main.c **** 
 1513              		.loc 1 285 1 view .LVU519
 1514 006a 17B0     		add	sp, sp, #92
 1515              	.LCFI17:
 1516              		.cfi_remember_state
 1517              		.cfi_def_cfa_offset 4
 1518              		@ sp needed
 1519 006c 5DF804FB 		ldr	pc, [sp], #4
 1520              	.L69:
 1521              	.LCFI18:
 1522              		.cfi_restore_state
 250:Core/Src/main.c ****   }
 1523              		.loc 1 250 5 is_stmt 1 view .LVU520
 1524 0070 FFF7FEFF 		bl	Error_Handler
 1525              	.LVL68:
 1526              	.L70:
 269:Core/Src/main.c ****   }
 1527              		.loc 1 269 5 view .LVU521
 1528 0074 FFF7FEFF 		bl	Error_Handler
 1529              	.LVL69:
 1530              	.L71:
 283:Core/Src/main.c ****   }
 1531              		.loc 1 283 5 view .LVU522
 1532 0078 FFF7FEFF 		bl	Error_Handler
 1533              	.LVL70:
 1534              		.cfi_endproc
 1535              	.LFE203:
 1537              		.section	.text.PeriphCommonClock_Config,"ax",%progbits
 1538              		.align	1
 1539              		.global	PeriphCommonClock_Config
 1540              		.syntax unified
 1541              		.thumb
 1542              		.thumb_func
 1543              		.fpu fpv4-sp-d16
 1545              	PeriphCommonClock_Config:
 1546              	.LFB204:
 292:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1547              		.loc 1 292 1 view -0
 1548              		.cfi_startproc
 1549              		@ args = 0, pretend = 0, frame = 136
 1550              		@ frame_needed = 0, uses_anonymous_args = 0
 1551 0000 00B5     		push	{lr}
ARM GAS  /tmp/cctRZkCh.s 			page 52


 1552              	.LCFI19:
 1553              		.cfi_def_cfa_offset 4
 1554              		.cfi_offset 14, -4
 1555 0002 A3B0     		sub	sp, sp, #140
 1556              	.LCFI20:
 1557              		.cfi_def_cfa_offset 144
 293:Core/Src/main.c **** 
 1558              		.loc 1 293 3 view .LVU524
 293:Core/Src/main.c **** 
 1559              		.loc 1 293 28 is_stmt 0 view .LVU525
 1560 0004 8822     		movs	r2, #136
 1561 0006 0021     		movs	r1, #0
 1562 0008 6846     		mov	r0, sp
 1563 000a FFF7FEFF 		bl	memset
 1564              	.LVL71:
 297:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 1565              		.loc 1 297 3 is_stmt 1 view .LVU526
 297:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 1566              		.loc 1 297 38 is_stmt 0 view .LVU527
 1567 000e 4FF40053 		mov	r3, #8192
 1568 0012 0093     		str	r3, [sp]
 298:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 1569              		.loc 1 298 3 is_stmt 1 view .LVU528
 298:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 1570              		.loc 1 298 35 is_stmt 0 view .LVU529
 1571 0014 4FF08063 		mov	r3, #67108864
 1572 0018 1B93     		str	r3, [sp, #108]
 299:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 1573              		.loc 1 299 3 is_stmt 1 view .LVU530
 299:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 1574              		.loc 1 299 39 is_stmt 0 view .LVU531
 1575 001a 0123     		movs	r3, #1
 1576 001c 0193     		str	r3, [sp, #4]
 300:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 1577              		.loc 1 300 3 is_stmt 1 view .LVU532
 300:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 1578              		.loc 1 300 34 is_stmt 0 view .LVU533
 1579 001e 0293     		str	r3, [sp, #8]
 301:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 1580              		.loc 1 301 3 is_stmt 1 view .LVU534
 301:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 1581              		.loc 1 301 34 is_stmt 0 view .LVU535
 1582 0020 1823     		movs	r3, #24
 1583 0022 0393     		str	r3, [sp, #12]
 302:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 1584              		.loc 1 302 3 is_stmt 1 view .LVU536
 302:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 1585              		.loc 1 302 34 is_stmt 0 view .LVU537
 1586 0024 0723     		movs	r3, #7
 1587 0026 0493     		str	r3, [sp, #16]
 303:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 1588              		.loc 1 303 3 is_stmt 1 view .LVU538
 303:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 1589              		.loc 1 303 34 is_stmt 0 view .LVU539
 1590 0028 0223     		movs	r3, #2
 1591 002a 0593     		str	r3, [sp, #20]
 304:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
ARM GAS  /tmp/cctRZkCh.s 			page 53


 1592              		.loc 1 304 3 is_stmt 1 view .LVU540
 304:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 1593              		.loc 1 304 34 is_stmt 0 view .LVU541
 1594 002c 0693     		str	r3, [sp, #24]
 305:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1595              		.loc 1 305 3 is_stmt 1 view .LVU542
 305:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1596              		.loc 1 305 41 is_stmt 0 view .LVU543
 1597 002e 4FF48013 		mov	r3, #1048576
 1598 0032 0793     		str	r3, [sp, #28]
 306:Core/Src/main.c ****   {
 1599              		.loc 1 306 3 is_stmt 1 view .LVU544
 306:Core/Src/main.c ****   {
 1600              		.loc 1 306 7 is_stmt 0 view .LVU545
 1601 0034 6846     		mov	r0, sp
 1602 0036 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1603              	.LVL72:
 306:Core/Src/main.c ****   {
 1604              		.loc 1 306 6 view .LVU546
 1605 003a 10B9     		cbnz	r0, .L75
 310:Core/Src/main.c **** 
 1606              		.loc 1 310 1 view .LVU547
 1607 003c 23B0     		add	sp, sp, #140
 1608              	.LCFI21:
 1609              		.cfi_remember_state
 1610              		.cfi_def_cfa_offset 4
 1611              		@ sp needed
 1612 003e 5DF804FB 		ldr	pc, [sp], #4
 1613              	.L75:
 1614              	.LCFI22:
 1615              		.cfi_restore_state
 308:Core/Src/main.c ****   }
 1616              		.loc 1 308 5 is_stmt 1 view .LVU548
 1617 0042 FFF7FEFF 		bl	Error_Handler
 1618              	.LVL73:
 1619              		.cfi_endproc
 1620              	.LFE204:
 1622              		.section	.text.main,"ax",%progbits
 1623              		.align	1
 1624              		.global	main
 1625              		.syntax unified
 1626              		.thumb
 1627              		.thumb_func
 1628              		.fpu fpv4-sp-d16
 1630              	main:
 1631              	.LFB202:
 116:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1632              		.loc 1 116 1 view -0
 1633              		.cfi_startproc
 1634              		@ args = 0, pretend = 0, frame = 0
 1635              		@ frame_needed = 0, uses_anonymous_args = 0
 1636 0000 70B5     		push	{r4, r5, r6, lr}
 1637              	.LCFI23:
 1638              		.cfi_def_cfa_offset 16
 1639              		.cfi_offset 4, -16
 1640              		.cfi_offset 5, -12
 1641              		.cfi_offset 6, -8
ARM GAS  /tmp/cctRZkCh.s 			page 54


 1642              		.cfi_offset 14, -4
 1643 0002 82B0     		sub	sp, sp, #8
 1644              	.LCFI24:
 1645              		.cfi_def_cfa_offset 24
 124:Core/Src/main.c **** 
 1646              		.loc 1 124 3 view .LVU550
 1647 0004 FFF7FEFF 		bl	HAL_Init
 1648              	.LVL74:
 131:Core/Src/main.c **** 
 1649              		.loc 1 131 3 view .LVU551
 1650 0008 FFF7FEFF 		bl	SystemClock_Config
 1651              	.LVL75:
 134:Core/Src/main.c **** 
 1652              		.loc 1 134 3 view .LVU552
 1653 000c FFF7FEFF 		bl	PeriphCommonClock_Config
 1654              	.LVL76:
 141:Core/Src/main.c ****   MX_DMA_Init();
 1655              		.loc 1 141 3 view .LVU553
 1656 0010 FFF7FEFF 		bl	MX_GPIO_Init
 1657              	.LVL77:
 142:Core/Src/main.c ****   MX_SPI1_Init();
 1658              		.loc 1 142 3 view .LVU554
 1659 0014 FFF7FEFF 		bl	MX_DMA_Init
 1660              	.LVL78:
 143:Core/Src/main.c ****   MX_I2C1_Init();
 1661              		.loc 1 143 3 view .LVU555
 1662 0018 FFF7FEFF 		bl	MX_SPI1_Init
 1663              	.LVL79:
 144:Core/Src/main.c ****   MX_USB_OTG_FS_USB_Init();
 1664              		.loc 1 144 3 view .LVU556
 1665 001c FFF7FEFF 		bl	MX_I2C1_Init
 1666              	.LVL80:
 145:Core/Src/main.c ****   MX_SPI2_Init();
 1667              		.loc 1 145 3 view .LVU557
 146:Core/Src/main.c ****   MX_USART2_UART_Init();
 1668              		.loc 1 146 3 view .LVU558
 1669 0020 FFF7FEFF 		bl	MX_SPI2_Init
 1670              	.LVL81:
 147:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1671              		.loc 1 147 3 view .LVU559
 1672 0024 FFF7FEFF 		bl	MX_USART2_UART_Init
 1673              	.LVL82:
 156:Core/Src/main.c ****   // CHANNEL SELECT (JUST CHECK CH0 FOR NOW)
 1674              		.loc 1 156 3 view .LVU560
 156:Core/Src/main.c ****   // CHANNEL SELECT (JUST CHECK CH0 FOR NOW)
 1675              		.loc 1 156 20 is_stmt 0 view .LVU561
 1676 0028 254A     		ldr	r2, .L81
 1677 002a 0123     		movs	r3, #1
 1678 002c 1370     		strb	r3, [r2]
 158:Core/Src/main.c ****   // NEED TO SEND THIRD BYTE (FULL DUPLEX), DONT CARE
 1679              		.loc 1 158 3 is_stmt 1 view .LVU562
 158:Core/Src/main.c ****   // NEED TO SEND THIRD BYTE (FULL DUPLEX), DONT CARE
 1680              		.loc 1 158 20 is_stmt 0 view .LVU563
 1681 002e 8021     		movs	r1, #128
 1682 0030 5170     		strb	r1, [r2, #1]
 160:Core/Src/main.c **** 
 1683              		.loc 1 160 3 is_stmt 1 view .LVU564
ARM GAS  /tmp/cctRZkCh.s 			page 55


 160:Core/Src/main.c **** 
 1684              		.loc 1 160 20 is_stmt 0 view .LVU565
 1685 0032 0021     		movs	r1, #0
 1686 0034 9170     		strb	r1, [r2, #2]
 163:Core/Src/main.c **** 
 1687              		.loc 1 163 3 is_stmt 1 view .LVU566
 1688              	.LVL83:
 168:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 1689              		.loc 1 168 3 view .LVU567
 168:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 1690              		.loc 1 168 20 is_stmt 0 view .LVU568
 1691 0036 234A     		ldr	r2, .L81+4
 1692 0038 1021     		movs	r1, #16
 1693 003a 1170     		strb	r1, [r2]
 169:Core/Src/main.c ****   
 1694              		.loc 1 169 3 is_stmt 1 view .LVU569
 1695 003c 4FF47A71 		mov	r1, #1000
 1696 0040 0091     		str	r1, [sp]
 1697 0042 5821     		movs	r1, #88
 1698 0044 2048     		ldr	r0, .L81+8
 1699 0046 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 1700              	.LVL84:
 1701 004a 36E0     		b	.L79
 1702              	.LVL85:
 1703              	.L78:
 1704              	.LBB29:
 191:Core/Src/main.c ****     // default CS to be high
 1705              		.loc 1 191 5 discriminator 3 view .LVU570
 191:Core/Src/main.c ****     // default CS to be high
 1706              		.loc 1 191 39 is_stmt 0 discriminator 3 view .LVU571
 1707 004c 2301     		lsls	r3, r4, #4
 191:Core/Src/main.c ****     // default CS to be high
 1708              		.loc 1 191 35 discriminator 3 view .LVU572
 1709 004e 63F07F03 		orn	r3, r3, #127
 191:Core/Src/main.c ****     // default CS to be high
 1710              		.loc 1 191 22 discriminator 3 view .LVU573
 1711 0052 1B4E     		ldr	r6, .L81
 1712 0054 7370     		strb	r3, [r6, #1]
 193:Core/Src/main.c ****     // pull CS low for selecting device (only using one ADC right now)
 1713              		.loc 1 193 5 is_stmt 1 discriminator 3 view .LVU574
 1714 0056 1D4D     		ldr	r5, .L81+12
 1715 0058 0122     		movs	r2, #1
 1716 005a 4FF48051 		mov	r1, #4096
 1717 005e 2846     		mov	r0, r5
 1718 0060 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1719              	.LVL86:
 195:Core/Src/main.c ****     // one full duplex interaction
 1720              		.loc 1 195 5 discriminator 3 view .LVU575
 1721 0064 0022     		movs	r2, #0
 1722 0066 4FF48051 		mov	r1, #4096
 1723 006a 2846     		mov	r0, r5
 1724 006c FFF7FEFF 		bl	HAL_GPIO_WritePin
 1725              	.LVL87:
 197:Core/Src/main.c ****     // now need to parse data
 1726              		.loc 1 197 5 discriminator 3 view .LVU576
 1727 0070 174D     		ldr	r5, .L81+16
 1728 0072 4FF47A73 		mov	r3, #1000
ARM GAS  /tmp/cctRZkCh.s 			page 56


 1729 0076 0093     		str	r3, [sp]
 1730 0078 0323     		movs	r3, #3
 1731 007a 2A46     		mov	r2, r5
 1732 007c 3146     		mov	r1, r6
 1733 007e 1548     		ldr	r0, .L81+20
 1734 0080 FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 1735              	.LVL88:
 199:Core/Src/main.c ****     //if(i == 7) i = 0;
 1736              		.loc 1 199 5 discriminator 3 view .LVU577
 199:Core/Src/main.c ****     //if(i == 7) i = 0;
 1737              		.loc 1 199 34 is_stmt 0 discriminator 3 view .LVU578
 1738 0084 6B78     		ldrb	r3, [r5, #1]	@ zero_extendqisi2
 199:Core/Src/main.c ****     //if(i == 7) i = 0;
 1739              		.loc 1 199 43 discriminator 3 view .LVU579
 1740 0086 1B02     		lsls	r3, r3, #8
 1741 0088 03F44073 		and	r3, r3, #768
 199:Core/Src/main.c ****     //if(i == 7) i = 0;
 1742              		.loc 1 199 61 discriminator 3 view .LVU580
 1743 008c AA78     		ldrb	r2, [r5, #2]	@ zero_extendqisi2
 199:Core/Src/main.c ****     //if(i == 7) i = 0;
 1744              		.loc 1 199 47 discriminator 3 view .LVU581
 1745 008e 1343     		orrs	r3, r3, r2
 199:Core/Src/main.c ****     //if(i == 7) i = 0;
 1746              		.loc 1 199 16 discriminator 3 view .LVU582
 1747 0090 114A     		ldr	r2, .L81+24
 1748 0092 42F82430 		str	r3, [r2, r4, lsl #2]
 190:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 1749              		.loc 1 190 28 is_stmt 1 discriminator 3 view .LVU583
 190:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 1750              		.loc 1 190 29 is_stmt 0 discriminator 3 view .LVU584
 1751 0096 0134     		adds	r4, r4, #1
 1752              	.LVL89:
 1753              	.L77:
 190:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 1754              		.loc 1 190 21 is_stmt 1 discriminator 1 view .LVU585
 190:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 1755              		.loc 1 190 5 is_stmt 0 discriminator 1 view .LVU586
 1756 0098 072C     		cmp	r4, #7
 1757 009a D7DD     		ble	.L78
 1758              	.LBE29:
 206:Core/Src/main.c ****       I2C_TX_Buffer[1] = adc_val[0]>>2; // data byte, corresponds to each channel of one 8 channel 
 1759              		.loc 1 206 7 is_stmt 1 view .LVU587
 206:Core/Src/main.c ****       I2C_TX_Buffer[1] = adc_val[0]>>2; // data byte, corresponds to each channel of one 8 channel 
 1760              		.loc 1 206 24 is_stmt 0 view .LVU588
 1761 009c 094A     		ldr	r2, .L81+4
 1762 009e 0023     		movs	r3, #0
 1763 00a0 1370     		strb	r3, [r2]
 207:Core/Src/main.c ****       HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mod
 1764              		.loc 1 207 7 is_stmt 1 view .LVU589
 207:Core/Src/main.c ****       HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mod
 1765              		.loc 1 207 33 is_stmt 0 view .LVU590
 1766 00a2 0D4B     		ldr	r3, .L81+24
 1767 00a4 1B68     		ldr	r3, [r3]
 207:Core/Src/main.c ****       HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mod
 1768              		.loc 1 207 36 view .LVU591
 1769 00a6 9B08     		lsrs	r3, r3, #2
 207:Core/Src/main.c ****       HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mod
ARM GAS  /tmp/cctRZkCh.s 			page 57


 1770              		.loc 1 207 24 view .LVU592
 1771 00a8 5370     		strb	r3, [r2, #1]
 208:Core/Src/main.c ****     /* I2C protocol test -- move test cases to auxiliary files */
 1772              		.loc 1 208 7 is_stmt 1 view .LVU593
 1773 00aa 4FF47A73 		mov	r3, #1000
 1774 00ae 0093     		str	r3, [sp]
 1775 00b0 0223     		movs	r3, #2
 1776 00b2 5821     		movs	r1, #88
 1777 00b4 0448     		ldr	r0, .L81+8
 1778 00b6 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 1779              	.LVL90:
 187:Core/Src/main.c ****   {
 1780              		.loc 1 187 9 view .LVU594
 1781              	.L79:
 187:Core/Src/main.c ****   {
 1782              		.loc 1 187 3 view .LVU595
 190:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 1783              		.loc 1 190 5 view .LVU596
 1784              	.LBB30:
 190:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 1785              		.loc 1 190 10 view .LVU597
 190:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 1786              		.loc 1 190 14 is_stmt 0 view .LVU598
 1787 00ba 0024     		movs	r4, #0
 190:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 1788              		.loc 1 190 5 view .LVU599
 1789 00bc ECE7     		b	.L77
 1790              	.L82:
 1791 00be 00BF     		.align	2
 1792              	.L81:
 1793 00c0 00000000 		.word	.LANCHOR7
 1794 00c4 00000000 		.word	.LANCHOR8
 1795 00c8 00000000 		.word	.LANCHOR4
 1796 00cc 00100048 		.word	1207963648
 1797 00d0 00000000 		.word	.LANCHOR9
 1798 00d4 00000000 		.word	.LANCHOR3
 1799 00d8 00000000 		.word	.LANCHOR10
 1800              	.LBE30:
 1801              		.cfi_endproc
 1802              	.LFE202:
 1804              		.global	SPI_RX_Buffer
 1805              		.global	SPI_TX_Buffer
 1806              		.global	adc_val
 1807              		.global	I2C_TX_Buffer
 1808              		.global	huart2
 1809              		.global	hdma_spi2_rx
 1810              		.global	hdma_spi1_rx
 1811              		.global	hdma_spi1_tx
 1812              		.global	hspi2
 1813              		.global	hspi1
 1814              		.global	hi2c1
 1815              		.global	note_sequence
 1816              		.global	note_pos
 1817              		.section	.bss.I2C_TX_Buffer,"aw",%nobits
 1818              		.align	2
 1819              		.set	.LANCHOR8,. + 0
 1822              	I2C_TX_Buffer:
ARM GAS  /tmp/cctRZkCh.s 			page 58


 1823 0000 0000     		.space	2
 1824              		.section	.bss.SPI_RX_Buffer,"aw",%nobits
 1825              		.align	2
 1826              		.set	.LANCHOR9,. + 0
 1829              	SPI_RX_Buffer:
 1830 0000 000000   		.space	3
 1831              		.section	.bss.SPI_TX_Buffer,"aw",%nobits
 1832              		.align	2
 1833              		.set	.LANCHOR7,. + 0
 1836              	SPI_TX_Buffer:
 1837 0000 000000   		.space	3
 1838              		.section	.bss.adc_val,"aw",%nobits
 1839              		.align	2
 1840              		.set	.LANCHOR10,. + 0
 1843              	adc_val:
 1844 0000 00000000 		.space	32
 1844      00000000 
 1844      00000000 
 1844      00000000 
 1844      00000000 
 1845              		.section	.bss.blink_interval_ms,"aw",%nobits
 1846              		.align	2
 1847              		.set	.LANCHOR0,. + 0
 1850              	blink_interval_ms:
 1851 0000 00000000 		.space	4
 1852              		.section	.bss.hdma_spi1_rx,"aw",%nobits
 1853              		.align	2
 1856              	hdma_spi1_rx:
 1857 0000 00000000 		.space	72
 1857      00000000 
 1857      00000000 
 1857      00000000 
 1857      00000000 
 1858              		.section	.bss.hdma_spi1_tx,"aw",%nobits
 1859              		.align	2
 1862              	hdma_spi1_tx:
 1863 0000 00000000 		.space	72
 1863      00000000 
 1863      00000000 
 1863      00000000 
 1863      00000000 
 1864              		.section	.bss.hdma_spi2_rx,"aw",%nobits
 1865              		.align	2
 1868              	hdma_spi2_rx:
 1869 0000 00000000 		.space	72
 1869      00000000 
 1869      00000000 
 1869      00000000 
 1869      00000000 
 1870              		.section	.bss.hi2c1,"aw",%nobits
 1871              		.align	2
 1872              		.set	.LANCHOR4,. + 0
 1875              	hi2c1:
 1876 0000 00000000 		.space	84
 1876      00000000 
 1876      00000000 
 1876      00000000 
ARM GAS  /tmp/cctRZkCh.s 			page 59


 1876      00000000 
 1877              		.section	.bss.hspi1,"aw",%nobits
 1878              		.align	2
 1879              		.set	.LANCHOR3,. + 0
 1882              	hspi1:
 1883 0000 00000000 		.space	100
 1883      00000000 
 1883      00000000 
 1883      00000000 
 1883      00000000 
 1884              		.section	.bss.hspi2,"aw",%nobits
 1885              		.align	2
 1886              		.set	.LANCHOR5,. + 0
 1889              	hspi2:
 1890 0000 00000000 		.space	100
 1890      00000000 
 1890      00000000 
 1890      00000000 
 1890      00000000 
 1891              		.section	.bss.huart2,"aw",%nobits
 1892              		.align	2
 1893              		.set	.LANCHOR6,. + 0
 1896              	huart2:
 1897 0000 00000000 		.space	132
 1897      00000000 
 1897      00000000 
 1897      00000000 
 1897      00000000 
 1898              		.section	.bss.note_pos,"aw",%nobits
 1899              		.align	2
 1900              		.set	.LANCHOR1,. + 0
 1903              	note_pos:
 1904 0000 00000000 		.space	4
 1905              		.section	.data.note_sequence,"aw"
 1906              		.align	2
 1907              		.set	.LANCHOR2,. + 0
 1910              	note_sequence:
 1911 0000 4A4E5156 		.ascii	"JNQVZ]bf9=BEINQUX\\ada\\XUQNJEB>9>BEJNQVZ]afa]ZUQNI"
 1911      5A5D6266 
 1911      393D4245 
 1911      494E5155 
 1911      585C6164 
 1912 0031 44403D38 		.ascii	"D@=8=@DJNQVZ]bf"
 1912      3D40444A 
 1912      4E51565A 
 1912      5D6266
 1913              		.text
 1914              	.Letext0:
 1915              		.file 4 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1916              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 1917              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1918              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 1919              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 1920              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1921              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1922              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h"
 1923              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h"
ARM GAS  /tmp/cctRZkCh.s 			page 60


 1924              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1925              		.file 14 "tinyusb/src/device/usbd.h"
 1926              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 1927              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h"
 1928              		.file 17 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 1929              		.file 18 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 1930              		.file 19 "<built-in>"
ARM GAS  /tmp/cctRZkCh.s 			page 61


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cctRZkCh.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cctRZkCh.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cctRZkCh.s:617    .text.MX_GPIO_Init:00000000000002c0 $d
     /tmp/cctRZkCh.s:626    .text.MX_DMA_Init:0000000000000000 $t
     /tmp/cctRZkCh.s:632    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/cctRZkCh.s:700    .text.MX_DMA_Init:0000000000000050 $d
     /tmp/cctRZkCh.s:705    .text.tud_mount_cb:0000000000000000 $t
     /tmp/cctRZkCh.s:712    .text.tud_mount_cb:0000000000000000 tud_mount_cb
     /tmp/cctRZkCh.s:729    .text.tud_mount_cb:000000000000000c $d
     /tmp/cctRZkCh.s:734    .text.tud_umount_cb:0000000000000000 $t
     /tmp/cctRZkCh.s:741    .text.tud_umount_cb:0000000000000000 tud_umount_cb
     /tmp/cctRZkCh.s:758    .text.tud_umount_cb:0000000000000008 $d
     /tmp/cctRZkCh.s:763    .text.tud_suspend_cb:0000000000000000 $t
     /tmp/cctRZkCh.s:770    .text.tud_suspend_cb:0000000000000000 tud_suspend_cb
     /tmp/cctRZkCh.s:789    .text.tud_suspend_cb:000000000000000c $d
     /tmp/cctRZkCh.s:794    .text.tud_resume_cb:0000000000000000 $t
     /tmp/cctRZkCh.s:801    .text.tud_resume_cb:0000000000000000 tud_resume_cb
     /tmp/cctRZkCh.s:832    .text.tud_resume_cb:0000000000000018 $d
     /tmp/cctRZkCh.s:837    .text.midi_task:0000000000000000 $t
     /tmp/cctRZkCh.s:844    .text.midi_task:0000000000000000 midi_task
     /tmp/cctRZkCh.s:1009   .text.midi_task:0000000000000078 $d
     /tmp/cctRZkCh.s:1015   .text.Error_Handler:0000000000000000 $t
     /tmp/cctRZkCh.s:1022   .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/cctRZkCh.s:1054   .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/cctRZkCh.s:1060   .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/cctRZkCh.s:1136   .text.MX_SPI1_Init:0000000000000040 $d
     /tmp/cctRZkCh.s:1142   .text.MX_I2C1_Init:0000000000000000 $t
     /tmp/cctRZkCh.s:1148   .text.MX_I2C1_Init:0000000000000000 MX_I2C1_Init
     /tmp/cctRZkCh.s:1230   .text.MX_I2C1_Init:0000000000000048 $d
     /tmp/cctRZkCh.s:1237   .text.MX_SPI2_Init:0000000000000000 $t
     /tmp/cctRZkCh.s:1243   .text.MX_SPI2_Init:0000000000000000 MX_SPI2_Init
     /tmp/cctRZkCh.s:1319   .text.MX_SPI2_Init:0000000000000040 $d
     /tmp/cctRZkCh.s:1325   .text.MX_USART2_UART_Init:0000000000000000 $t
     /tmp/cctRZkCh.s:1331   .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
     /tmp/cctRZkCh.s:1392   .text.MX_USART2_UART_Init:0000000000000030 $d
     /tmp/cctRZkCh.s:1398   .text.SystemClock_Config:0000000000000000 $t
     /tmp/cctRZkCh.s:1405   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cctRZkCh.s:1538   .text.PeriphCommonClock_Config:0000000000000000 $t
     /tmp/cctRZkCh.s:1545   .text.PeriphCommonClock_Config:0000000000000000 PeriphCommonClock_Config
     /tmp/cctRZkCh.s:1623   .text.main:0000000000000000 $t
     /tmp/cctRZkCh.s:1630   .text.main:0000000000000000 main
     /tmp/cctRZkCh.s:1793   .text.main:00000000000000c0 $d
     /tmp/cctRZkCh.s:1829   .bss.SPI_RX_Buffer:0000000000000000 SPI_RX_Buffer
     /tmp/cctRZkCh.s:1836   .bss.SPI_TX_Buffer:0000000000000000 SPI_TX_Buffer
     /tmp/cctRZkCh.s:1843   .bss.adc_val:0000000000000000 adc_val
     /tmp/cctRZkCh.s:1822   .bss.I2C_TX_Buffer:0000000000000000 I2C_TX_Buffer
     /tmp/cctRZkCh.s:1896   .bss.huart2:0000000000000000 huart2
     /tmp/cctRZkCh.s:1868   .bss.hdma_spi2_rx:0000000000000000 hdma_spi2_rx
     /tmp/cctRZkCh.s:1856   .bss.hdma_spi1_rx:0000000000000000 hdma_spi1_rx
     /tmp/cctRZkCh.s:1862   .bss.hdma_spi1_tx:0000000000000000 hdma_spi1_tx
     /tmp/cctRZkCh.s:1889   .bss.hspi2:0000000000000000 hspi2
     /tmp/cctRZkCh.s:1882   .bss.hspi1:0000000000000000 hspi1
     /tmp/cctRZkCh.s:1875   .bss.hi2c1:0000000000000000 hi2c1
     /tmp/cctRZkCh.s:1910   .data.note_sequence:0000000000000000 note_sequence
     /tmp/cctRZkCh.s:1903   .bss.note_pos:0000000000000000 note_pos
ARM GAS  /tmp/cctRZkCh.s 			page 62


     /tmp/cctRZkCh.s:1818   .bss.I2C_TX_Buffer:0000000000000000 $d
     /tmp/cctRZkCh.s:1825   .bss.SPI_RX_Buffer:0000000000000000 $d
     /tmp/cctRZkCh.s:1832   .bss.SPI_TX_Buffer:0000000000000000 $d
     /tmp/cctRZkCh.s:1839   .bss.adc_val:0000000000000000 $d
     /tmp/cctRZkCh.s:1846   .bss.blink_interval_ms:0000000000000000 $d
     /tmp/cctRZkCh.s:1850   .bss.blink_interval_ms:0000000000000000 blink_interval_ms
     /tmp/cctRZkCh.s:1853   .bss.hdma_spi1_rx:0000000000000000 $d
     /tmp/cctRZkCh.s:1859   .bss.hdma_spi1_tx:0000000000000000 $d
     /tmp/cctRZkCh.s:1865   .bss.hdma_spi2_rx:0000000000000000 $d
     /tmp/cctRZkCh.s:1871   .bss.hi2c1:0000000000000000 $d
     /tmp/cctRZkCh.s:1878   .bss.hspi1:0000000000000000 $d
     /tmp/cctRZkCh.s:1885   .bss.hspi2:0000000000000000 $d
     /tmp/cctRZkCh.s:1892   .bss.huart2:0000000000000000 $d
     /tmp/cctRZkCh.s:1899   .bss.note_pos:0000000000000000 $d
     /tmp/cctRZkCh.s:1906   .data.note_sequence:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
tud_mounted
tud_midi_n_packet_read
tud_midi_n_available
tud_midi_n_stream_write
HAL_SPI_Init
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_UART_Init
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
HAL_I2C_Master_Transmit
HAL_SPI_TransmitReceive
