============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 26 2023  07:34:20 am
  Module:                 booth16x16_top
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (0 ps) Late External Delay Assertion at pin PROD_RESULT[31]
          Group: I2O
     Startpoint: (F) B[13]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[31]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     633                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_18_1 
  output_delay             133             counter.sdc_line_14_99_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  B[13]           -       -      F     (arrival)      7  3.0     0     0     533    (-,-) 
  g38841/Y        -       A->Y   R     NOR2X1         4  1.6    26    20     554    (-,-) 
  g38684/Y        -       B->Y   F     NAND2X1       12  5.1    70    50     603    (-,-) 
  g38667/Y        -       A->Y   R     INVX1          6  2.4    30    34     637    (-,-) 
  g38496/Y        -       C0->Y  F     AOI222X1       1  0.4    42    23     660    (-,-) 
  g38394/Y        -       B0->Y  R     OAI21X1        3  1.1    28    21     681    (-,-) 
  g38194__6877/Y  -       A->Y   F     XNOR2X1        2  0.5     8    46     727    (-,-) 
  g38183/Y        -       A->Y   R     INVXL          1  0.3     6     8     735    (-,-) 
  g37987__6877/Y  -       A->Y   F     MXI2XL         1  0.5    24    20     755    (-,-) 
  g37871__7118/Y  -       B->Y   R     XNOR2X1        3  1.4    13    40     795    (-,-) 
  g37676__6083/Y  -       S0->Y  R     MXI2XL         1  0.3    20    20     815    (-,-) 
  g37580__2250/Y  -       A->Y   F     XOR2XL         2  0.8    12    44     858    (-,-) 
  g37457__2683/Y  -       A->Y   R     XNOR2X1        1  0.3     6    41     900    (-,-) 
  g37417__2250/Y  -       A->Y   F     XNOR2X1        2  0.9    10    45     944    (-,-) 
  g37354__2250/Y  -       B->Y   F     XNOR2X1        3  0.6     8    31     975    (-,-) 
  g37332__2703/Y  -       B->Y   R     NOR2XL         2  0.8    24    18     993    (-,-) 
  g37316__2683/Y  -       AN->Y  R     NOR2BX1        3  1.3    26    31    1024    (-,-) 
  g37297__1309/Y  -       A2->Y  F     AOI31X1        1  0.2    24    28    1052    (-,-) 
  g37293__1474/Y  -       B->Y   F     OR2XL          2  0.7    10    27    1078    (-,-) 
  g37288__5019/Y  -       A1N->Y F     OAI2BB1X1      1  0.8    18    25    1104    (-,-) 
  g37284__7344/Y  -       B->Y   R     NAND2X2        4  1.6    13    12    1116    (-,-) 
  g37273__9682/Y  -       A2->Y  F     AOI31X1        1  0.3    25    25    1141    (-,-) 
  g37268__3772/Y  -       A->Y   F     OR2XL          1  0.0     3    25    1166    (-,-) 
  PROD_RESULT[31] -       -      F     (port)         -    -     -     0    1166    (-,-) 
#-----------------------------------------------------------------------------------------

