{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575354237723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575354237733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 22:23:57 2019 " "Processing started: Mon Dec 02 22:23:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575354237733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354237733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vending_machine -c vending_machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off vending_machine -c vending_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354237733 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575354238683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575354238683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vending_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file vending_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 vending_machine " "Found entity 1: vending_machine" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575354257469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/seven_segment.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575354257473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binary2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2bcd " "Found entity 1: binary2bcd" {  } { { "binary2bcd.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/binary2bcd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575354257481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/debounce.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575354257483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce4bit " "Found entity 1: debounce4bit" {  } { { "debounce4bit.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/debounce4bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575354257493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575354257499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Found entity 1: keypad" {  } { { "keypad.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/keypad.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575354257503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/fsm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575354257511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257511 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "shift_col packed keypad.v(13) " "Verilog HDL Port Declaration warning at keypad.v(13): data type declaration for \"shift_col\" declares packed dimensions but the port declaration declaration does not" {  } { { "keypad.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/keypad.v" 13 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1575354257513 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "shift_col keypad.v(8) " "HDL info at keypad.v(8): see declaration for object \"shift_col\"" {  } { { "keypad.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/keypad.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575354257513 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "count packed counter.v(9) " "Verilog HDL Port Declaration warning at counter.v(9): data type declaration for \"count\" declares packed dimensions but the port declaration declaration does not" {  } { { "counter.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/counter.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1575354257513 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "count counter.v(7) " "HDL info at counter.v(7): see declaration for object \"count\"" {  } { { "counter.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/counter.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575354257513 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "h packed binary2bcd.v(9) " "Verilog HDL Port Declaration warning at binary2bcd.v(9): data type declaration for \"h\" declares packed dimensions but the port declaration declaration does not" {  } { { "binary2bcd.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/binary2bcd.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1575354257513 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "h binary2bcd.v(7) " "HDL info at binary2bcd.v(7): see declaration for object \"h\"" {  } { { "binary2bcd.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/binary2bcd.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575354257513 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t packed binary2bcd.v(9) " "Verilog HDL Port Declaration warning at binary2bcd.v(9): data type declaration for \"t\" declares packed dimensions but the port declaration declaration does not" {  } { { "binary2bcd.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/binary2bcd.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1575354257513 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t binary2bcd.v(7) " "HDL info at binary2bcd.v(7): see declaration for object \"t\"" {  } { { "binary2bcd.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/binary2bcd.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575354257513 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "o packed binary2bcd.v(9) " "Verilog HDL Port Declaration warning at binary2bcd.v(9): data type declaration for \"o\" declares packed dimensions but the port declaration declaration does not" {  } { { "binary2bcd.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/binary2bcd.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1575354257513 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "o binary2bcd.v(7) " "HDL info at binary2bcd.v(7): see declaration for object \"o\"" {  } { { "binary2bcd.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/binary2bcd.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575354257513 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "display packed seven_segment.v(8) " "Verilog HDL Port Declaration warning at seven_segment.v(8): data type declaration for \"display\" declares packed dimensions but the port declaration declaration does not" {  } { { "seven_segment.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/seven_segment.v" 8 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1575354257513 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "display seven_segment.v(6) " "HDL info at seven_segment.v(6): see declaration for object \"display\"" {  } { { "seven_segment.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/seven_segment.v" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575354257513 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vending_machine " "Elaborating entity \"vending_machine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "product_taken vending_machine.v(49) " "Verilog HDL or VHDL warning at vending_machine.v(49): object \"product_taken\" assigned a value but never read" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vending_machine.v(191) " "Verilog HDL assignment warning at vending_machine.v(191): truncated value with size 32 to match size of target (8)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vending_machine.v(193) " "Verilog HDL assignment warning at vending_machine.v(193): truncated value with size 32 to match size of target (8)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vending_machine.v(195) " "Verilog HDL assignment warning at vending_machine.v(195): truncated value with size 32 to match size of target (8)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nstate vending_machine.v(93) " "Verilog HDL Always Construct warning at vending_machine.v(93): inferring latch(es) for variable \"nstate\", which holds its previous value in one or more paths through the always construct" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "view_price vending_machine.v(93) " "Verilog HDL Always Construct warning at vending_machine.v(93): inferring latch(es) for variable \"view_price\", which holds its previous value in one or more paths through the always construct" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "view_quantity vending_machine.v(93) " "Verilog HDL Always Construct warning at vending_machine.v(93): inferring latch(es) for variable \"view_quantity\", which holds its previous value in one or more paths through the always construct" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "view_price_q vending_machine.v(93) " "Verilog HDL Always Construct warning at vending_machine.v(93): inferring latch(es) for variable \"view_price_q\", which holds its previous value in one or more paths through the always construct" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "entered_amount vending_machine.v(93) " "Verilog HDL Always Construct warning at vending_machine.v(93): inferring latch(es) for variable \"entered_amount\", which holds its previous value in one or more paths through the always construct" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "product_select vending_machine.v(93) " "Verilog HDL Always Construct warning at vending_machine.v(93): inferring latch(es) for variable \"product_select\", which holds its previous value in one or more paths through the always construct" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "entered_amount_2 vending_machine.v(93) " "Verilog HDL Always Construct warning at vending_machine.v(93): inferring latch(es) for variable \"entered_amount_2\", which holds its previous value in one or more paths through the always construct" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "entered_amount_5 vending_machine.v(93) " "Verilog HDL Always Construct warning at vending_machine.v(93): inferring latch(es) for variable \"entered_amount_5\", which holds its previous value in one or more paths through the always construct" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "entered_amount_10 vending_machine.v(93) " "Verilog HDL Always Construct warning at vending_machine.v(93): inferring latch(es) for variable \"entered_amount_10\", which holds its previous value in one or more paths through the always construct" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount_10\[0\] vending_machine.v(93) " "Inferred latch for \"entered_amount_10\[0\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount_10\[1\] vending_machine.v(93) " "Inferred latch for \"entered_amount_10\[1\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount_10\[2\] vending_machine.v(93) " "Inferred latch for \"entered_amount_10\[2\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount_10\[3\] vending_machine.v(93) " "Inferred latch for \"entered_amount_10\[3\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount_10\[4\] vending_machine.v(93) " "Inferred latch for \"entered_amount_10\[4\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount_10\[5\] vending_machine.v(93) " "Inferred latch for \"entered_amount_10\[5\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount_10\[6\] vending_machine.v(93) " "Inferred latch for \"entered_amount_10\[6\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount_10\[7\] vending_machine.v(93) " "Inferred latch for \"entered_amount_10\[7\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount_5\[0\] vending_machine.v(93) " "Inferred latch for \"entered_amount_5\[0\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount_5\[1\] vending_machine.v(93) " "Inferred latch for \"entered_amount_5\[1\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount_5\[2\] vending_machine.v(93) " "Inferred latch for \"entered_amount_5\[2\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount_5\[3\] vending_machine.v(93) " "Inferred latch for \"entered_amount_5\[3\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount_5\[4\] vending_machine.v(93) " "Inferred latch for \"entered_amount_5\[4\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount_5\[5\] vending_machine.v(93) " "Inferred latch for \"entered_amount_5\[5\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount_5\[6\] vending_machine.v(93) " "Inferred latch for \"entered_amount_5\[6\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount_5\[7\] vending_machine.v(93) " "Inferred latch for \"entered_amount_5\[7\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount_2\[0\] vending_machine.v(93) " "Inferred latch for \"entered_amount_2\[0\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount_2\[1\] vending_machine.v(93) " "Inferred latch for \"entered_amount_2\[1\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount_2\[2\] vending_machine.v(93) " "Inferred latch for \"entered_amount_2\[2\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount_2\[3\] vending_machine.v(93) " "Inferred latch for \"entered_amount_2\[3\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount_2\[4\] vending_machine.v(93) " "Inferred latch for \"entered_amount_2\[4\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount_2\[5\] vending_machine.v(93) " "Inferred latch for \"entered_amount_2\[5\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount_2\[6\] vending_machine.v(93) " "Inferred latch for \"entered_amount_2\[6\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount_2\[7\] vending_machine.v(93) " "Inferred latch for \"entered_amount_2\[7\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_price_q\[0\] vending_machine.v(93) " "Inferred latch for \"view_price_q\[0\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_price_q\[1\] vending_machine.v(93) " "Inferred latch for \"view_price_q\[1\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_price_q\[2\] vending_machine.v(93) " "Inferred latch for \"view_price_q\[2\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_price_q\[3\] vending_machine.v(93) " "Inferred latch for \"view_price_q\[3\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_price_q\[4\] vending_machine.v(93) " "Inferred latch for \"view_price_q\[4\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_price_q\[5\] vending_machine.v(93) " "Inferred latch for \"view_price_q\[5\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_price_q\[6\] vending_machine.v(93) " "Inferred latch for \"view_price_q\[6\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_price_q\[7\] vending_machine.v(93) " "Inferred latch for \"view_price_q\[7\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_quantity\[0\] vending_machine.v(93) " "Inferred latch for \"view_quantity\[0\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_quantity\[1\] vending_machine.v(93) " "Inferred latch for \"view_quantity\[1\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_quantity\[2\] vending_machine.v(93) " "Inferred latch for \"view_quantity\[2\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257583 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_quantity\[3\] vending_machine.v(93) " "Inferred latch for \"view_quantity\[3\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257593 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_quantity\[4\] vending_machine.v(93) " "Inferred latch for \"view_quantity\[4\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257593 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_quantity\[5\] vending_machine.v(93) " "Inferred latch for \"view_quantity\[5\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257593 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_quantity\[6\] vending_machine.v(93) " "Inferred latch for \"view_quantity\[6\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257593 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_quantity\[7\] vending_machine.v(93) " "Inferred latch for \"view_quantity\[7\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257593 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_price\[0\] vending_machine.v(93) " "Inferred latch for \"view_price\[0\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257593 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_price\[1\] vending_machine.v(93) " "Inferred latch for \"view_price\[1\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257593 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_price\[2\] vending_machine.v(93) " "Inferred latch for \"view_price\[2\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257593 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_price\[3\] vending_machine.v(93) " "Inferred latch for \"view_price\[3\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257593 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_price\[4\] vending_machine.v(93) " "Inferred latch for \"view_price\[4\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257593 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_price\[5\] vending_machine.v(93) " "Inferred latch for \"view_price\[5\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257593 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_price\[6\] vending_machine.v(93) " "Inferred latch for \"view_price\[6\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257593 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_price\[7\] vending_machine.v(93) " "Inferred latch for \"view_price\[7\]\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257593 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s6 vending_machine.v(93) " "Inferred latch for \"nstate.s6\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257593 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s5 vending_machine.v(93) " "Inferred latch for \"nstate.s5\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257593 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s4 vending_machine.v(93) " "Inferred latch for \"nstate.s4\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257593 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s3 vending_machine.v(93) " "Inferred latch for \"nstate.s3\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257593 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s2 vending_machine.v(93) " "Inferred latch for \"nstate.s2\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257593 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s1 vending_machine.v(93) " "Inferred latch for \"nstate.s1\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257593 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s0 vending_machine.v(93) " "Inferred latch for \"nstate.s0\" at vending_machine.v(93)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354257593 "|vending_machine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad keypad:key " "Elaborating entity \"keypad\" for hierarchy \"keypad:key\"" {  } { { "vending_machine.v" "key" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575354257593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce4bit debounce4bit:bits " "Elaborating entity \"debounce4bit\" for hierarchy \"debounce4bit:bits\"" {  } { { "vending_machine.v" "bits" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575354257593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce4bit:bits\|debounce:bit0 " "Elaborating entity \"debounce\" for hierarchy \"debounce4bit:bits\|debounce:bit0\"" {  } { { "debounce4bit.v" "bit0" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/debounce4bit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575354257593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:sum " "Elaborating entity \"counter\" for hierarchy \"counter:sum\"" {  } { { "vending_machine.v" "sum" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575354257603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2bcd binary2bcd:B2D1 " "Elaborating entity \"binary2bcd\" for hierarchy \"binary2bcd:B2D1\"" {  } { { "vending_machine.v" "B2D1" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575354257613 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary2bcd.v(19) " "Verilog HDL assignment warning at binary2bcd.v(19): truncated value with size 32 to match size of target (4)" {  } { { "binary2bcd.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/binary2bcd.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575354257613 "|vending_machine|binary2bcd:B2D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment seven_segment:segment0 " "Elaborating entity \"seven_segment\" for hierarchy \"seven_segment:segment0\"" {  } { { "vending_machine.v" "segment0" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575354257613 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "vending_machine.v" "Mult0" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 178 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575354258103 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1575354258103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 178 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575354258193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575354258193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575354258193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575354258193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575354258193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575354258193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575354258193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575354258193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575354258193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575354258193 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 178 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575354258193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_oks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_oks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_oks " "Found entity 1: mult_oks" {  } { { "db/mult_oks.tdf" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/db/mult_oks.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575354258263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354258263 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_oks:auto_generated\|le3a\[9\] " "Synthesized away node \"lpm_mult:Mult0\|mult_oks:auto_generated\|le3a\[9\]\"" {  } { { "db/mult_oks.tdf" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/db/mult_oks.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 178 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575354258283 "|vending_machine|lpm_mult:Mult0|mult_oks:auto_generated|le3a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_oks:auto_generated\|le5a\[8\] " "Synthesized away node \"lpm_mult:Mult0\|mult_oks:auto_generated\|le5a\[8\]\"" {  } { { "db/mult_oks.tdf" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/db/mult_oks.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 178 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575354258283 "|vending_machine|lpm_mult:Mult0|mult_oks:auto_generated|le5a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_oks:auto_generated\|le5a\[4\] " "Synthesized away node \"lpm_mult:Mult0\|mult_oks:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_oks.tdf" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/db/mult_oks.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 178 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575354258283 "|vending_machine|lpm_mult:Mult0|mult_oks:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1575354258283 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1575354258283 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_oks:auto_generated\|le3a\[8\] " "Synthesized away node \"lpm_mult:Mult0\|mult_oks:auto_generated\|le3a\[8\]\"" {  } { { "db/mult_oks.tdf" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/db/mult_oks.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 178 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575354258293 "|vending_machine|lpm_mult:Mult0|mult_oks:auto_generated|le3a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_oks:auto_generated\|le4a\[9\] " "Synthesized away node \"lpm_mult:Mult0\|mult_oks:auto_generated\|le4a\[9\]\"" {  } { { "db/mult_oks.tdf" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/db/mult_oks.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 178 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575354258293 "|vending_machine|lpm_mult:Mult0|mult_oks:auto_generated|le4a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_oks:auto_generated\|le4a\[8\] " "Synthesized away node \"lpm_mult:Mult0\|mult_oks:auto_generated\|le4a\[8\]\"" {  } { { "db/mult_oks.tdf" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/db/mult_oks.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 178 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575354258293 "|vending_machine|lpm_mult:Mult0|mult_oks:auto_generated|le4a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_oks:auto_generated\|le4a\[7\] " "Synthesized away node \"lpm_mult:Mult0\|mult_oks:auto_generated\|le4a\[7\]\"" {  } { { "db/mult_oks.tdf" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/db/mult_oks.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 178 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575354258293 "|vending_machine|lpm_mult:Mult0|mult_oks:auto_generated|le4a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_oks:auto_generated\|le4a\[6\] " "Synthesized away node \"lpm_mult:Mult0\|mult_oks:auto_generated\|le4a\[6\]\"" {  } { { "db/mult_oks.tdf" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/db/mult_oks.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 178 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575354258293 "|vending_machine|lpm_mult:Mult0|mult_oks:auto_generated|le4a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_oks:auto_generated\|le5a\[7\] " "Synthesized away node \"lpm_mult:Mult0\|mult_oks:auto_generated\|le5a\[7\]\"" {  } { { "db/mult_oks.tdf" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/db/mult_oks.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 178 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575354258293 "|vending_machine|lpm_mult:Mult0|mult_oks:auto_generated|le5a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_oks:auto_generated\|le5a\[6\] " "Synthesized away node \"lpm_mult:Mult0\|mult_oks:auto_generated\|le5a\[6\]\"" {  } { { "db/mult_oks.tdf" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/db/mult_oks.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 178 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575354258293 "|vending_machine|lpm_mult:Mult0|mult_oks:auto_generated|le5a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_oks:auto_generated\|le5a\[5\] " "Synthesized away node \"lpm_mult:Mult0\|mult_oks:auto_generated\|le5a\[5\]\"" {  } { { "db/mult_oks.tdf" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/db/mult_oks.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 178 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575354258293 "|vending_machine|lpm_mult:Mult0|mult_oks:auto_generated|le5a[5]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1575354258293 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1575354258293 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "44 " "Ignored 44 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1575354258493 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "40 " "Ignored 40 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1575354258493 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1575354258493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_price\[3\] " "Latch view_price\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s1 " "Ports D and ENA on the latch are fed by the same signal state.s1" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575354258493 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575354258493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_price\[2\] " "Latch view_price\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s1 " "Ports D and ENA on the latch are fed by the same signal state.s1" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575354258493 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575354258493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_price\[1\] " "Latch view_price\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s1 " "Ports D and ENA on the latch are fed by the same signal state.s1" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575354258493 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575354258493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_price\[0\] " "Latch view_price\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s1 " "Ports D and ENA on the latch are fed by the same signal state.s1" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575354258493 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575354258493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nstate.s1_1531 " "Latch nstate.s1_1531 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s5 " "Ports D and ENA on the latch are fed by the same signal state.s5" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575354258493 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575354258493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nstate.s0_1558 " "Latch nstate.s0_1558 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s6 " "Ports D and ENA on the latch are fed by the same signal state.s6" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575354258493 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575354258493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_price_q\[0\] " "Latch view_price_q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s4 " "Ports D and ENA on the latch are fed by the same signal state.s4" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575354258493 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575354258493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_price_q\[1\] " "Latch view_price_q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s4 " "Ports D and ENA on the latch are fed by the same signal state.s4" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575354258493 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575354258493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_price_q\[2\] " "Latch view_price_q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s4 " "Ports D and ENA on the latch are fed by the same signal state.s4" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575354258493 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575354258493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_price_q\[3\] " "Latch view_price_q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s4 " "Ports D and ENA on the latch are fed by the same signal state.s4" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575354258493 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575354258493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_price_q\[4\] " "Latch view_price_q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s4 " "Ports D and ENA on the latch are fed by the same signal state.s4" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575354258493 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575354258493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_price_q\[5\] " "Latch view_price_q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s4 " "Ports D and ENA on the latch are fed by the same signal state.s4" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575354258493 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575354258493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_price_q\[6\] " "Latch view_price_q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s4 " "Ports D and ENA on the latch are fed by the same signal state.s4" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575354258493 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575354258493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_price_q\[7\] " "Latch view_price_q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s4 " "Ports D and ENA on the latch are fed by the same signal state.s4" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575354258493 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575354258493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nstate.s5_1423 " "Latch nstate.s5_1423 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s4 " "Ports D and ENA on the latch are fed by the same signal state.s4" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575354258493 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575354258493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nstate.s4_1450 " "Latch nstate.s4_1450 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s3 " "Ports D and ENA on the latch are fed by the same signal state.s3" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575354258493 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575354258493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nstate.s3_1477 " "Latch nstate.s3_1477 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s2 " "Ports D and ENA on the latch are fed by the same signal state.s2" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575354258493 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575354258493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nstate.s2_1504 " "Latch nstate.s2_1504 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s1 " "Ports D and ENA on the latch are fed by the same signal state.s1" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575354258493 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575354258493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nstate.s6_1396 " "Latch nstate.s6_1396 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s5 " "Ports D and ENA on the latch are fed by the same signal state.s5" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575354258493 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575354258493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_quantity\[0\] " "Latch view_quantity\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s3 " "Ports D and ENA on the latch are fed by the same signal state.s3" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575354258493 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575354258493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_quantity\[1\] " "Latch view_quantity\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s3 " "Ports D and ENA on the latch are fed by the same signal state.s3" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575354258493 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575354258493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_quantity\[2\] " "Latch view_quantity\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s3 " "Ports D and ENA on the latch are fed by the same signal state.s3" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575354258493 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575354258493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_quantity\[3\] " "Latch view_quantity\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s3 " "Ports D and ENA on the latch are fed by the same signal state.s3" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575354258493 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575354258493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_quantity\[4\] " "Latch view_quantity\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s3 " "Ports D and ENA on the latch are fed by the same signal state.s3" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575354258493 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575354258493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_quantity\[5\] " "Latch view_quantity\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s3 " "Ports D and ENA on the latch are fed by the same signal state.s3" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575354258493 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575354258493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_quantity\[6\] " "Latch view_quantity\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s3 " "Ports D and ENA on the latch are fed by the same signal state.s3" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575354258493 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575354258493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_quantity\[7\] " "Latch view_quantity\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s3 " "Ports D and ENA on the latch are fed by the same signal state.s3" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575354258493 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575354258493 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "D1\[1\] GND " "Pin \"D1\[1\]\" is stuck at GND" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575354258588 "|vending_machine|D1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D1\[2\] GND " "Pin \"D1\[2\]\" is stuck at GND" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575354258588 "|vending_machine|D1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D1\[6\] VCC " "Pin \"D1\[6\]\" is stuck at VCC" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575354258588 "|vending_machine|D1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575354258588 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575354258753 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575354259453 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575354259793 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575354259793 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "277 " "Implemented 277 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575354259928 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575354259928 ""} { "Info" "ICUT_CUT_TM_LCELLS" "246 " "Implemented 246 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575354259928 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575354259928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575354260023 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 22:24:20 2019 " "Processing ended: Mon Dec 02 22:24:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575354260023 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575354260023 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575354260023 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575354260023 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1575354261778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575354261788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 22:24:21 2019 " "Processing started: Mon Dec 02 22:24:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575354261788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575354261788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vending_machine -c vending_machine " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vending_machine -c vending_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575354261788 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1575354262093 ""}
{ "Info" "0" "" "Project  = vending_machine" {  } {  } 0 0 "Project  = vending_machine" 0 0 "Fitter" 0 0 1575354262093 ""}
{ "Info" "0" "" "Revision = vending_machine" {  } {  } 0 0 "Revision = vending_machine" 0 0 "Fitter" 0 0 1575354262093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1575354262273 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1575354262273 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vending_machine 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"vending_machine\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354262288 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575354262358 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575354262358 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575354262693 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575354262703 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575354263339 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575354263339 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575354263339 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575354263339 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575354263339 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575354263339 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575354263339 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575354263339 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575354263339 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575354263339 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575354263339 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575354263339 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575354263352 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575354263352 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575354263352 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575354263352 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575354263352 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575354263352 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575354263352 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575354263352 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575354263352 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "D0\[0\] " "Can't reserve pin D0\[0\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263353 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "D0\[0\] " "Reserve pin assignment ignored because of existing pin with name \"D0\[0\]\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D0[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D0\[0\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354263353 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "D0\[1\] " "Can't reserve pin D0\[1\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263353 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "D0\[1\] " "Reserve pin assignment ignored because of existing pin with name \"D0\[1\]\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D0[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D0\[1\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354263353 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "D0\[2\] " "Can't reserve pin D0\[2\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263353 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "D0\[2\] " "Reserve pin assignment ignored because of existing pin with name \"D0\[2\]\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D0[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D0\[2\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354263353 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "D0\[3\] " "Can't reserve pin D0\[3\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263353 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "D0\[3\] " "Reserve pin assignment ignored because of existing pin with name \"D0\[3\]\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D0[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D0\[3\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354263353 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "D0\[4\] " "Can't reserve pin D0\[4\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263354 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "D0\[4\] " "Reserve pin assignment ignored because of existing pin with name \"D0\[4\]\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D0[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D0\[4\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354263354 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "D0\[5\] " "Can't reserve pin D0\[5\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263354 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "D0\[5\] " "Reserve pin assignment ignored because of existing pin with name \"D0\[5\]\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D0[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D0\[5\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354263354 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "D0\[6\] " "Can't reserve pin D0\[6\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263354 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "D0\[6\] " "Reserve pin assignment ignored because of existing pin with name \"D0\[6\]\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D0[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D0\[6\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354263354 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "D1\[0\] " "Can't reserve pin D1\[0\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263354 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "D1\[0\] " "Reserve pin assignment ignored because of existing pin with name \"D1\[0\]\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D1[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D1\[0\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354263354 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "D1\[1\] " "Can't reserve pin D1\[1\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263354 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "D1\[1\] " "Reserve pin assignment ignored because of existing pin with name \"D1\[1\]\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D1[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D1\[1\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354263354 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "D1\[2\] " "Can't reserve pin D1\[2\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263354 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "D1\[2\] " "Reserve pin assignment ignored because of existing pin with name \"D1\[2\]\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D1[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D1\[2\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354263354 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "D1\[3\] " "Can't reserve pin D1\[3\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263355 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "D1\[3\] " "Reserve pin assignment ignored because of existing pin with name \"D1\[3\]\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D1[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D1\[3\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354263355 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "D1\[4\] " "Can't reserve pin D1\[4\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263355 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "D1\[4\] " "Reserve pin assignment ignored because of existing pin with name \"D1\[4\]\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D1[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D1\[4\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354263355 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "D1\[5\] " "Can't reserve pin D1\[5\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263355 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "D1\[5\] " "Reserve pin assignment ignored because of existing pin with name \"D1\[5\]\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D1[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D1\[5\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354263355 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "D1\[6\] " "Can't reserve pin D1\[6\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263355 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "D1\[6\] " "Reserve pin assignment ignored because of existing pin with name \"D1\[6\]\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D1[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D1\[6\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354263355 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "D2\[0\] " "Can't reserve pin D2\[0\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263355 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "D2\[0\] " "Reserve pin assignment ignored because of existing pin with name \"D2\[0\]\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D2[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D2\[0\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354263355 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "D2\[1\] " "Can't reserve pin D2\[1\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263355 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "D2\[1\] " "Reserve pin assignment ignored because of existing pin with name \"D2\[1\]\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D2[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D2\[1\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354263355 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "D2\[2\] " "Can't reserve pin D2\[2\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263356 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "D2\[2\] " "Reserve pin assignment ignored because of existing pin with name \"D2\[2\]\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D2[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D2\[2\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354263356 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "D2\[3\] " "Can't reserve pin D2\[3\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263356 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "D2\[3\] " "Reserve pin assignment ignored because of existing pin with name \"D2\[3\]\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D2[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D2\[3\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354263356 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "D2\[4\] " "Can't reserve pin D2\[4\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263356 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "D2\[4\] " "Reserve pin assignment ignored because of existing pin with name \"D2\[4\]\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D2[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D2\[4\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354263356 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "D2\[5\] " "Can't reserve pin D2\[5\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263356 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "D2\[5\] " "Reserve pin assignment ignored because of existing pin with name \"D2\[5\]\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D2[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D2\[5\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354263356 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "D2\[6\] " "Can't reserve pin D2\[6\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263356 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "D2\[6\] " "Reserve pin assignment ignored because of existing pin with name \"D2\[6\]\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D2[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D2\[6\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354263356 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "clk " "Can't reserve pin clk -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263356 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "clk " "Reserve pin assignment ignored because of existing pin with name \"clk\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354263356 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "reset " "Can't reserve pin reset -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263357 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "reset " "Reserve pin assignment ignored because of existing pin with name \"reset\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354263357 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "row\[0\] " "Can't reserve pin row\[0\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263357 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "row\[0\] " "Reserve pin assignment ignored because of existing pin with name \"row\[0\]\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { row[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "row\[0\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354263357 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "row\[1\] " "Can't reserve pin row\[1\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263357 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "row\[1\] " "Reserve pin assignment ignored because of existing pin with name \"row\[1\]\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { row[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "row\[1\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354263357 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "row\[2\] " "Can't reserve pin row\[2\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263357 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "row\[2\] " "Reserve pin assignment ignored because of existing pin with name \"row\[2\]\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { row[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "row\[2\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354263357 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "row\[3\] " "Can't reserve pin row\[3\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263357 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "row\[3\] " "Reserve pin assignment ignored because of existing pin with name \"row\[3\]\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { row[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "row\[3\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354263357 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "shift_col " "Can't reserve pin shift_col -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263357 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "shift_col\[0\] " "Can't reserve pin shift_col\[0\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263357 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "shift_col\[0\] " "Reserve pin assignment ignored because of existing pin with name \"shift_col\[0\]\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { shift_col[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "shift_col\[0\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354263357 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "shift_col\[1\] " "Can't reserve pin shift_col\[1\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263358 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "shift_col\[1\] " "Reserve pin assignment ignored because of existing pin with name \"shift_col\[1\]\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { shift_col[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "shift_col\[1\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354263358 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "shift_col\[2\] " "Can't reserve pin shift_col\[2\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263358 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "shift_col\[2\] " "Reserve pin assignment ignored because of existing pin with name \"shift_col\[2\]\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { shift_col[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "shift_col\[2\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354263358 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "shift_col\[3\] " "Can't reserve pin shift_col\[3\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1575354263358 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "shift_col\[3\] " "Reserve pin assignment ignored because of existing pin with name \"shift_col\[3\]\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { shift_col[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "shift_col\[3\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1575354263358 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575354263358 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575354263358 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575354263358 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575354263358 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575354263360 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 32 " "No exact pin location assignment(s) for 1 pins of 32 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1575354263716 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "49 " "The Timing Analyzer is analyzing 49 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1575354264328 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vending_machine.sdc " "Synopsys Design Constraints File file not found: 'vending_machine.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1575354264333 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575354264333 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~0  from: dataa  to: combout " "Cell: Add1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~0  from: datab  to: combout " "Cell: Add1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~10  from: cin  to: combout " "Cell: Add1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~10  from: dataa  to: combout " "Cell: Add1~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~10  from: datab  to: combout " "Cell: Add1~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~12  from: cin  to: combout " "Cell: Add1~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~12  from: dataa  to: combout " "Cell: Add1~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~12  from: datab  to: combout " "Cell: Add1~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~2  from: cin  to: combout " "Cell: Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~2  from: dataa  to: combout " "Cell: Add1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~2  from: datab  to: combout " "Cell: Add1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~4  from: cin  to: combout " "Cell: Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~4  from: dataa  to: combout " "Cell: Add1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~4  from: datab  to: combout " "Cell: Add1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~6  from: cin  to: combout " "Cell: Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~6  from: dataa  to: combout " "Cell: Add1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~6  from: datab  to: combout " "Cell: Add1~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~8  from: cin  to: combout " "Cell: Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~8  from: dataa  to: combout " "Cell: Add1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~8  from: datab  to: combout " "Cell: Add1~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~0  from: dataa  to: combout " "Cell: Add2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~0  from: datab  to: combout " "Cell: Add2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~10  from: cin  to: combout " "Cell: Add2~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~10  from: dataa  to: combout " "Cell: Add2~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~10  from: datab  to: combout " "Cell: Add2~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~12  from: cin  to: combout " "Cell: Add2~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~12  from: dataa  to: combout " "Cell: Add2~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~12  from: datab  to: combout " "Cell: Add2~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~2  from: cin  to: combout " "Cell: Add2~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~2  from: dataa  to: combout " "Cell: Add2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~2  from: datab  to: combout " "Cell: Add2~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~4  from: cin  to: combout " "Cell: Add2~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~4  from: dataa  to: combout " "Cell: Add2~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~4  from: datab  to: combout " "Cell: Add2~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~6  from: cin  to: combout " "Cell: Add2~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~6  from: dataa  to: combout " "Cell: Add2~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~6  from: datab  to: combout " "Cell: Add2~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~8  from: cin  to: combout " "Cell: Add2~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~8  from: dataa  to: combout " "Cell: Add2~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~8  from: datab  to: combout " "Cell: Add2~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~0  from: dataa  to: combout " "Cell: Equal5~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~0  from: datab  to: combout " "Cell: Equal5~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~1  from: datad  to: combout " "Cell: Equal5~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~2  from: datab  to: combout " "Cell: Equal5~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~2  from: datad  to: combout " "Cell: Equal5~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~3  from: dataa  to: combout " "Cell: Equal5~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~4  from: datac  to: combout " "Cell: Equal5~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~5  from: datac  to: combout " "Cell: Equal5~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~5  from: datad  to: combout " "Cell: Equal5~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector7~0  from: datab  to: combout " "Cell: Selector7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_10~1  from: datad  to: combout " "Cell: entered_amount_10~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_10~2  from: datad  to: combout " "Cell: entered_amount_10~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_10~3  from: datad  to: combout " "Cell: entered_amount_10~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_10~4  from: datad  to: combout " "Cell: entered_amount_10~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_10~5  from: datad  to: combout " "Cell: entered_amount_10~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_10~6  from: datad  to: combout " "Cell: entered_amount_10~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_10~7  from: datad  to: combout " "Cell: entered_amount_10~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_2~0  from: datac  to: combout " "Cell: entered_amount_2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_2~1  from: datac  to: combout " "Cell: entered_amount_2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_2~2  from: datac  to: combout " "Cell: entered_amount_2~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_2~3  from: datac  to: combout " "Cell: entered_amount_2~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_2~4  from: datac  to: combout " "Cell: entered_amount_2~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_2~5  from: datac  to: combout " "Cell: entered_amount_2~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_2~6  from: datac  to: combout " "Cell: entered_amount_2~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_5~1  from: datad  to: combout " "Cell: entered_amount_5~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_5~2  from: datad  to: combout " "Cell: entered_amount_5~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_5~3  from: datad  to: combout " "Cell: entered_amount_5~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_5~4  from: datad  to: combout " "Cell: entered_amount_5~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_5~5  from: datac  to: combout " "Cell: entered_amount_5~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_5~7  from: datad  to: combout " "Cell: entered_amount_5~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_5~8  from: datad  to: combout " "Cell: entered_amount_5~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354264333 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1575354264333 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1575354264333 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1575354264333 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1575354264343 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575354264368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad:key\|row_reg\[0\] " "Destination node keypad:key\|row_reg\[0\]" {  } { { "keypad.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/keypad.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575354264368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad:key\|row_reg\[1\] " "Destination node keypad:key\|row_reg\[1\]" {  } { { "keypad.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/keypad.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575354264368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad:key\|row_reg\[2\] " "Destination node keypad:key\|row_reg\[2\]" {  } { { "keypad.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/keypad.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575354264368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad:key\|row_reg\[3\] " "Destination node keypad:key\|row_reg\[3\]" {  } { { "keypad.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/keypad.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575354264368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad:key\|col_reg\[0\] " "Destination node keypad:key\|col_reg\[0\]" {  } { { "keypad.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/keypad.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575354264368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad:key\|col_reg\[1\] " "Destination node keypad:key\|col_reg\[1\]" {  } { { "keypad.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/keypad.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575354264368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad:key\|col_reg\[3\] " "Destination node keypad:key\|col_reg\[3\]" {  } { { "keypad.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/keypad.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575354264368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.s0 " "Destination node state.s0" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575354264368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.s1 " "Destination node state.s1" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575354264368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:sum\|count\[0\] " "Destination node counter:sum\|count\[0\]" {  } { { "counter.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/counter.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575354264368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1575354264368 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575354264368 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575354264368 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector22~0  " "Automatically promoted node Selector22~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575354264368 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 95 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575354264368 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector11~5  " "Automatically promoted node Selector11~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575354264368 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 95 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575354264368 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575354264968 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575354264968 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575354264968 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575354264973 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575354264973 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575354264973 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575354264973 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575354264973 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575354264973 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1575354264973 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575354264973 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1575354264983 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1575354264983 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1575354264983 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575354264983 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575354264983 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575354264983 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 9 39 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575354264983 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575354264983 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575354264983 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 7 53 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575354264983 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 15 37 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575354264983 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575354264983 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1575354264983 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1575354264983 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575354265033 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1575354265043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575354268183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575354268348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575354268388 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575354272413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575354272413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575354273153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1575354275643 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575354275643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1575354279623 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575354279623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575354279633 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.82 " "Total time spent on timing analysis during the Fitter is 0.82 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1575354279943 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575354279953 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575354280823 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575354280823 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575354282014 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575354282943 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1575354283258 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "6 MAX 10 " "6 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVTTL B8 " "Pin reset uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575354283268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL P11 " "Pin clk uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575354283268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "row\[0\] 3.3-V LVTTL V10 " "Pin row\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { row[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "row\[0\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575354283268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "row\[1\] 3.3-V LVTTL V9 " "Pin row\[1\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { row[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "row\[1\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575354283268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "row\[2\] 3.3-V LVTTL V8 " "Pin row\[2\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { row[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "row\[2\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575354283268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "row\[3\] 3.3-V LVTTL V7 " "Pin row\[3\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { row[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "row\[3\]" } } } } { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575354283268 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1575354283268 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/output_files/vending_machine.fit.smsg " "Generated suppressed messages file C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/output_files/vending_machine.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575354283368 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 71 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5385 " "Peak virtual memory: 5385 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575354284368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 22:24:44 2019 " "Processing ended: Mon Dec 02 22:24:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575354284368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575354284368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575354284368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575354284368 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575354286133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575354286143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 22:24:45 2019 " "Processing started: Mon Dec 02 22:24:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575354286143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575354286143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vending_machine -c vending_machine " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vending_machine -c vending_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575354286143 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1575354286628 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1575354289456 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575354289658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575354291083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 22:24:51 2019 " "Processing ended: Mon Dec 02 22:24:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575354291083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575354291083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575354291083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575354291083 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575354291763 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575354292998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575354293003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 22:24:52 2019 " "Processing started: Mon Dec 02 22:24:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575354293003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1575354293003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vending_machine -c vending_machine " "Command: quartus_sta vending_machine -c vending_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1575354293003 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1575354293323 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1575354293913 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1575354293913 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575354293968 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575354293968 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "49 " "The Timing Analyzer is analyzing 49 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1575354294428 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vending_machine.sdc " "Synopsys Design Constraints File file not found: 'vending_machine.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1575354294473 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1575354294473 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575354294473 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keypad:key\|col_reg\[2\] keypad:key\|col_reg\[2\] " "create_clock -period 1.000 -name keypad:key\|col_reg\[2\] keypad:key\|col_reg\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575354294473 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575354294473 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~0  from: dataa  to: combout " "Cell: Add1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~0  from: datab  to: combout " "Cell: Add1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~10  from: cin  to: combout " "Cell: Add1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~10  from: dataa  to: combout " "Cell: Add1~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~10  from: datab  to: combout " "Cell: Add1~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~12  from: cin  to: combout " "Cell: Add1~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~12  from: datab  to: combout " "Cell: Add1~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~12  from: datad  to: combout " "Cell: Add1~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~2  from: cin  to: combout " "Cell: Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~2  from: dataa  to: combout " "Cell: Add1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~2  from: datab  to: combout " "Cell: Add1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~4  from: cin  to: combout " "Cell: Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~4  from: dataa  to: combout " "Cell: Add1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~4  from: datab  to: combout " "Cell: Add1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~6  from: cin  to: combout " "Cell: Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~6  from: dataa  to: combout " "Cell: Add1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~6  from: datab  to: combout " "Cell: Add1~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~8  from: cin  to: combout " "Cell: Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~8  from: dataa  to: combout " "Cell: Add1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~8  from: datab  to: combout " "Cell: Add1~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~0  from: dataa  to: combout " "Cell: Add2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~0  from: datab  to: combout " "Cell: Add2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~10  from: cin  to: combout " "Cell: Add2~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~10  from: dataa  to: combout " "Cell: Add2~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~10  from: datab  to: combout " "Cell: Add2~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~12  from: cin  to: combout " "Cell: Add2~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~12  from: datab  to: combout " "Cell: Add2~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~12  from: datad  to: combout " "Cell: Add2~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~2  from: cin  to: combout " "Cell: Add2~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~2  from: dataa  to: combout " "Cell: Add2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~2  from: datab  to: combout " "Cell: Add2~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~4  from: cin  to: combout " "Cell: Add2~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~4  from: dataa  to: combout " "Cell: Add2~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~4  from: datab  to: combout " "Cell: Add2~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~6  from: cin  to: combout " "Cell: Add2~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~6  from: dataa  to: combout " "Cell: Add2~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~6  from: datab  to: combout " "Cell: Add2~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~8  from: cin  to: combout " "Cell: Add2~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~8  from: dataa  to: combout " "Cell: Add2~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~8  from: datab  to: combout " "Cell: Add2~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~0  from: dataa  to: combout " "Cell: Equal5~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~0  from: datab  to: combout " "Cell: Equal5~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~1  from: datad  to: combout " "Cell: Equal5~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~2  from: datab  to: combout " "Cell: Equal5~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~2  from: datad  to: combout " "Cell: Equal5~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~3  from: datad  to: combout " "Cell: Equal5~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~4  from: datab  to: combout " "Cell: Equal5~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~5  from: datab  to: combout " "Cell: Equal5~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~5  from: datac  to: combout " "Cell: Equal5~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector7~0  from: datad  to: combout " "Cell: Selector7~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_10~1  from: datad  to: combout " "Cell: entered_amount_10~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_10~2  from: datad  to: combout " "Cell: entered_amount_10~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_10~3  from: datac  to: combout " "Cell: entered_amount_10~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_10~4  from: datab  to: combout " "Cell: entered_amount_10~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_10~5  from: datad  to: combout " "Cell: entered_amount_10~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_10~6  from: datac  to: combout " "Cell: entered_amount_10~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_10~7  from: datac  to: combout " "Cell: entered_amount_10~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_2~0  from: datab  to: combout " "Cell: entered_amount_2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_2~1  from: datab  to: combout " "Cell: entered_amount_2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_2~2  from: datac  to: combout " "Cell: entered_amount_2~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_2~3  from: datad  to: combout " "Cell: entered_amount_2~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_2~4  from: datab  to: combout " "Cell: entered_amount_2~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_2~5  from: datad  to: combout " "Cell: entered_amount_2~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_2~6  from: datac  to: combout " "Cell: entered_amount_2~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_5~1  from: datac  to: combout " "Cell: entered_amount_5~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_5~2  from: datac  to: combout " "Cell: entered_amount_5~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_5~3  from: datac  to: combout " "Cell: entered_amount_5~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_5~4  from: datad  to: combout " "Cell: entered_amount_5~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_5~5  from: datac  to: combout " "Cell: entered_amount_5~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_5~7  from: dataa  to: combout " "Cell: entered_amount_5~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_5~8  from: dataa  to: combout " "Cell: entered_amount_5~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354294483 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1575354294483 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1575354294488 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575354294488 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1575354294488 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1575354294523 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1575354294553 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575354294558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.900 " "Worst-case setup slack is -14.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354294563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354294563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.900            -243.557 keypad:key\|col_reg\[2\]  " "  -14.900            -243.557 keypad:key\|col_reg\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354294563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.246             -96.001 clk  " "   -8.246             -96.001 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354294563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575354294563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.300 " "Worst-case hold slack is -0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354294573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354294573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.300              -0.300 keypad:key\|col_reg\[2\]  " "   -0.300              -0.300 keypad:key\|col_reg\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354294573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 clk  " "    0.425               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354294573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575354294573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575354294583 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575354294598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.768 " "Worst-case minimum pulse width slack is -4.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354294603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354294603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.768            -518.472 keypad:key\|col_reg\[2\]  " "   -4.768            -518.472 keypad:key\|col_reg\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354294603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.508 clk  " "   -3.000             -53.508 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354294603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575354294603 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575354294613 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575354294613 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575354294628 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1575354294663 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1575354295843 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~0  from: dataa  to: combout " "Cell: Add1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~0  from: datab  to: combout " "Cell: Add1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~10  from: cin  to: combout " "Cell: Add1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~10  from: dataa  to: combout " "Cell: Add1~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~10  from: datab  to: combout " "Cell: Add1~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~12  from: cin  to: combout " "Cell: Add1~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~12  from: datab  to: combout " "Cell: Add1~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~12  from: datad  to: combout " "Cell: Add1~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~2  from: cin  to: combout " "Cell: Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~2  from: dataa  to: combout " "Cell: Add1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~2  from: datab  to: combout " "Cell: Add1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~4  from: cin  to: combout " "Cell: Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~4  from: dataa  to: combout " "Cell: Add1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~4  from: datab  to: combout " "Cell: Add1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~6  from: cin  to: combout " "Cell: Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~6  from: dataa  to: combout " "Cell: Add1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~6  from: datab  to: combout " "Cell: Add1~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~8  from: cin  to: combout " "Cell: Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~8  from: dataa  to: combout " "Cell: Add1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~8  from: datab  to: combout " "Cell: Add1~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~0  from: dataa  to: combout " "Cell: Add2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~0  from: datab  to: combout " "Cell: Add2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~10  from: cin  to: combout " "Cell: Add2~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~10  from: dataa  to: combout " "Cell: Add2~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~10  from: datab  to: combout " "Cell: Add2~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~12  from: cin  to: combout " "Cell: Add2~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~12  from: datab  to: combout " "Cell: Add2~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~12  from: datad  to: combout " "Cell: Add2~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~2  from: cin  to: combout " "Cell: Add2~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~2  from: dataa  to: combout " "Cell: Add2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~2  from: datab  to: combout " "Cell: Add2~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~4  from: cin  to: combout " "Cell: Add2~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~4  from: dataa  to: combout " "Cell: Add2~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~4  from: datab  to: combout " "Cell: Add2~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~6  from: cin  to: combout " "Cell: Add2~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~6  from: dataa  to: combout " "Cell: Add2~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~6  from: datab  to: combout " "Cell: Add2~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~8  from: cin  to: combout " "Cell: Add2~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~8  from: dataa  to: combout " "Cell: Add2~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~8  from: datab  to: combout " "Cell: Add2~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~0  from: dataa  to: combout " "Cell: Equal5~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~0  from: datab  to: combout " "Cell: Equal5~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~1  from: datad  to: combout " "Cell: Equal5~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~2  from: datab  to: combout " "Cell: Equal5~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~2  from: datad  to: combout " "Cell: Equal5~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~3  from: datad  to: combout " "Cell: Equal5~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~4  from: datab  to: combout " "Cell: Equal5~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~5  from: datab  to: combout " "Cell: Equal5~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~5  from: datac  to: combout " "Cell: Equal5~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector7~0  from: datad  to: combout " "Cell: Selector7~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_10~1  from: datad  to: combout " "Cell: entered_amount_10~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_10~2  from: datad  to: combout " "Cell: entered_amount_10~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_10~3  from: datac  to: combout " "Cell: entered_amount_10~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_10~4  from: datab  to: combout " "Cell: entered_amount_10~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_10~5  from: datad  to: combout " "Cell: entered_amount_10~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_10~6  from: datac  to: combout " "Cell: entered_amount_10~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_10~7  from: datac  to: combout " "Cell: entered_amount_10~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_2~0  from: datab  to: combout " "Cell: entered_amount_2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_2~1  from: datab  to: combout " "Cell: entered_amount_2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_2~2  from: datac  to: combout " "Cell: entered_amount_2~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_2~3  from: datad  to: combout " "Cell: entered_amount_2~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_2~4  from: datab  to: combout " "Cell: entered_amount_2~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_2~5  from: datad  to: combout " "Cell: entered_amount_2~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_2~6  from: datac  to: combout " "Cell: entered_amount_2~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_5~1  from: datac  to: combout " "Cell: entered_amount_5~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_5~2  from: datac  to: combout " "Cell: entered_amount_5~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_5~3  from: datac  to: combout " "Cell: entered_amount_5~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_5~4  from: datad  to: combout " "Cell: entered_amount_5~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_5~5  from: datac  to: combout " "Cell: entered_amount_5~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_5~7  from: dataa  to: combout " "Cell: entered_amount_5~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_5~8  from: dataa  to: combout " "Cell: entered_amount_5~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296233 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1575354296233 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575354296233 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575354296253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.970 " "Worst-case setup slack is -13.970" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354296253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354296253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.970            -225.089 keypad:key\|col_reg\[2\]  " "  -13.970            -225.089 keypad:key\|col_reg\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354296253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.449             -84.956 clk  " "   -7.449             -84.956 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354296253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575354296253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.222 " "Worst-case hold slack is -0.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354296263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354296263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.222              -0.222 keypad:key\|col_reg\[2\]  " "   -0.222              -0.222 keypad:key\|col_reg\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354296263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 clk  " "    0.391               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354296263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575354296263 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575354296273 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575354296273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.309 " "Worst-case minimum pulse width slack is -4.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354296283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354296283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.309            -459.406 keypad:key\|col_reg\[2\]  " "   -4.309            -459.406 keypad:key\|col_reg\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354296283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.508 clk  " "   -3.000             -53.508 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354296283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575354296283 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575354296293 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575354296293 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575354296303 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~0  from: dataa  to: combout " "Cell: Add1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~0  from: datab  to: combout " "Cell: Add1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~10  from: cin  to: combout " "Cell: Add1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~10  from: dataa  to: combout " "Cell: Add1~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~10  from: datab  to: combout " "Cell: Add1~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~12  from: cin  to: combout " "Cell: Add1~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~12  from: datab  to: combout " "Cell: Add1~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~12  from: datad  to: combout " "Cell: Add1~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~2  from: cin  to: combout " "Cell: Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~2  from: dataa  to: combout " "Cell: Add1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~2  from: datab  to: combout " "Cell: Add1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~4  from: cin  to: combout " "Cell: Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~4  from: dataa  to: combout " "Cell: Add1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~4  from: datab  to: combout " "Cell: Add1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~6  from: cin  to: combout " "Cell: Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~6  from: dataa  to: combout " "Cell: Add1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~6  from: datab  to: combout " "Cell: Add1~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~8  from: cin  to: combout " "Cell: Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~8  from: dataa  to: combout " "Cell: Add1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~8  from: datab  to: combout " "Cell: Add1~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~0  from: dataa  to: combout " "Cell: Add2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~0  from: datab  to: combout " "Cell: Add2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~10  from: cin  to: combout " "Cell: Add2~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~10  from: dataa  to: combout " "Cell: Add2~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~10  from: datab  to: combout " "Cell: Add2~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~12  from: cin  to: combout " "Cell: Add2~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~12  from: datab  to: combout " "Cell: Add2~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~12  from: datad  to: combout " "Cell: Add2~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~2  from: cin  to: combout " "Cell: Add2~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~2  from: dataa  to: combout " "Cell: Add2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~2  from: datab  to: combout " "Cell: Add2~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~4  from: cin  to: combout " "Cell: Add2~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~4  from: dataa  to: combout " "Cell: Add2~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~4  from: datab  to: combout " "Cell: Add2~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~6  from: cin  to: combout " "Cell: Add2~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~6  from: dataa  to: combout " "Cell: Add2~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~6  from: datab  to: combout " "Cell: Add2~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~8  from: cin  to: combout " "Cell: Add2~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~8  from: dataa  to: combout " "Cell: Add2~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~8  from: datab  to: combout " "Cell: Add2~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~0  from: dataa  to: combout " "Cell: Equal5~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~0  from: datab  to: combout " "Cell: Equal5~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~1  from: datad  to: combout " "Cell: Equal5~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~2  from: datab  to: combout " "Cell: Equal5~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~2  from: datad  to: combout " "Cell: Equal5~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~3  from: datad  to: combout " "Cell: Equal5~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~4  from: datab  to: combout " "Cell: Equal5~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~5  from: datab  to: combout " "Cell: Equal5~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal5~5  from: datac  to: combout " "Cell: Equal5~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector7~0  from: datad  to: combout " "Cell: Selector7~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_10~1  from: datad  to: combout " "Cell: entered_amount_10~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_10~2  from: datad  to: combout " "Cell: entered_amount_10~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_10~3  from: datac  to: combout " "Cell: entered_amount_10~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_10~4  from: datab  to: combout " "Cell: entered_amount_10~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_10~5  from: datad  to: combout " "Cell: entered_amount_10~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_10~6  from: datac  to: combout " "Cell: entered_amount_10~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_10~7  from: datac  to: combout " "Cell: entered_amount_10~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_2~0  from: datab  to: combout " "Cell: entered_amount_2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_2~1  from: datab  to: combout " "Cell: entered_amount_2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_2~2  from: datac  to: combout " "Cell: entered_amount_2~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_2~3  from: datad  to: combout " "Cell: entered_amount_2~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_2~4  from: datab  to: combout " "Cell: entered_amount_2~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_2~5  from: datad  to: combout " "Cell: entered_amount_2~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_2~6  from: datac  to: combout " "Cell: entered_amount_2~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_5~1  from: datac  to: combout " "Cell: entered_amount_5~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_5~2  from: datac  to: combout " "Cell: entered_amount_5~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_5~3  from: datac  to: combout " "Cell: entered_amount_5~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_5~4  from: datad  to: combout " "Cell: entered_amount_5~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_5~5  from: datac  to: combout " "Cell: entered_amount_5~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_5~7  from: dataa  to: combout " "Cell: entered_amount_5~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: entered_amount_5~8  from: dataa  to: combout " "Cell: entered_amount_5~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575354296533 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1575354296533 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575354296543 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575354296548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.349 " "Worst-case setup slack is -6.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354296553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354296553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.349             -91.672 keypad:key\|col_reg\[2\]  " "   -6.349             -91.672 keypad:key\|col_reg\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354296553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.393             -31.395 clk  " "   -3.393             -31.395 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354296553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575354296553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.299 " "Worst-case hold slack is -0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354296563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354296563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.299              -0.299 keypad:key\|col_reg\[2\]  " "   -0.299              -0.299 keypad:key\|col_reg\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354296563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 clk  " "    0.159               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354296563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575354296563 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575354296563 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575354296573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354296583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354296583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.265 clk  " "   -3.000             -45.265 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354296583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.785            -137.457 keypad:key\|col_reg\[2\]  " "   -1.785            -137.457 keypad:key\|col_reg\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575354296583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575354296583 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575354296593 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575354296593 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575354297893 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575354297893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575354298028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 22:24:58 2019 " "Processing ended: Mon Dec 02 22:24:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575354298028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575354298028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575354298028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1575354298028 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 172 s " "Quartus Prime Full Compilation was successful. 0 errors, 172 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1575354298783 ""}
