i2c: i801: Add support for Intel Broxton

jira LE-1907
Rebuild_History Non-Buildable kernel-3.10.0-1062.el7
Rebuild_CHGLOG: - [i2c] i801: Add support for Intel Broxton (David Arcari) [1651721]
Rebuild_FUZZ: 93.33%
commit-author Jarkko Nikula <jarkko.nikula@linux.intel.com>
commit dd77f423e516293c37c2370b44fd700900409c48
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-3.10.0-1062.el7/dd77f423.failed

This patch adds the SMBUS PCI ID of Intel Broxton.

	Signed-off-by: Jarkko Nikula <jarkko.nikula@linux.intel.com>
	Signed-off-by: Wolfram Sang <wsa@the-dreams.de>
(cherry picked from commit dd77f423e516293c37c2370b44fd700900409c48)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	drivers/i2c/busses/i2c-i801.c
diff --cc drivers/i2c/busses/i2c-i801.c
index b017c40d4980,d8219bc2ac4e..000000000000
--- a/drivers/i2c/busses/i2c-i801.c
+++ b/drivers/i2c/busses/i2c-i801.c
@@@ -60,12 -61,7 +60,16 @@@
   * Sunrise Point-H (PCH) 	0xa123  32	hard	yes	yes	yes
   * Sunrise Point-LP (PCH)	0x9d23	32	hard	yes	yes	yes
   * DNV (SOC)			0x19df	32	hard	yes	yes	yes
++<<<<<<< HEAD
 + * Lewisburg (PCH)       	0xa1a3	32	hard	yes	yes	yes
 + * Lewisburg Supersku (PCH)   	0xa223	32	hard	yes	yes	yes
 + * Kaby Lake PCH-H (PCH)	0xa2a3	32	hard	yes	yes	yes
 + * Gemini Lake (SOC)		0x31d4	32	hard	yes	yes	yes
 + * Cannon Lake-H (PCH)		0xa323	32	hard	yes	yes	yes
 + * Cannon Lake-LP (PCH)		0x9da3	32	hard	yes	yes	yes
++=======
+  * Broxton (SOC)		0x5ad4	32	hard	yes	yes	yes
++>>>>>>> dd77f423e516 (i2c: i801: Add support for Intel Broxton)
   *
   * Features supported by this driver:
   * Software PEC				no
@@@ -220,13 -202,10 +224,18 @@@
  #define PCI_DEVICE_ID_INTEL_WELLSBURG_SMBUS_MS2		0x8d7f
  #define PCI_DEVICE_ID_INTEL_LYNXPOINT_LP_SMBUS		0x9c22
  #define PCI_DEVICE_ID_INTEL_WILDCATPOINT_LP_SMBUS	0x9ca2
 -#define PCI_DEVICE_ID_INTEL_SUNRISEPOINT_H_SMBUS	0xa123
  #define PCI_DEVICE_ID_INTEL_SUNRISEPOINT_LP_SMBUS	0x9d23
++<<<<<<< HEAD
 +#define PCI_DEVICE_ID_INTEL_CANNONLAKE_LP_SMBUS		0x9da3
 +#define PCI_DEVICE_ID_INTEL_SUNRISEPOINT_H_SMBUS	0xa123
 +#define PCI_DEVICE_ID_INTEL_LEWISBURG_SMBUS		0xa1a3
 +#define PCI_DEVICE_ID_INTEL_LEWISBURG_SSKU_SMBUS	0xa223
 +#define PCI_DEVICE_ID_INTEL_KABYLAKE_PCH_H_SMBUS	0xa2a3
 +#define PCI_DEVICE_ID_INTEL_CANNONLAKE_H_SMBUS		0xa323
++=======
+ #define PCI_DEVICE_ID_INTEL_DNV_SMBUS			0x19df
+ #define PCI_DEVICE_ID_INTEL_BROXTON_SMBUS		0x5ad4
++>>>>>>> dd77f423e516 (i2c: i801: Add support for Intel Broxton)
  
  struct i801_mux_config {
  	char *gpio_chip;
@@@ -969,11 -867,8 +978,15 @@@ static const struct pci_device_id i801_
  	{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_SUNRISEPOINT_H_SMBUS) },
  	{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_SUNRISEPOINT_LP_SMBUS) },
  	{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_DNV_SMBUS) },
++<<<<<<< HEAD
 +	{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_LEWISBURG_SMBUS) },
 +	{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_LEWISBURG_SSKU_SMBUS) },
 +	{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_KABYLAKE_PCH_H_SMBUS) },
 +	{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_CANNONLAKE_H_SMBUS) },
 +	{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_CANNONLAKE_LP_SMBUS) },
++=======
+ 	{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_BROXTON_SMBUS) },
++>>>>>>> dd77f423e516 (i2c: i801: Add support for Intel Broxton)
  	{ 0, }
  };
  
* Unmerged path drivers/i2c/busses/i2c-i801.c
