<stg><name>Load_Input</name>


<trans_list>

<trans id="80" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="11" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="12" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %loop_index = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:2 %In_LP_now_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %In_LP_now

]]></Node>
<StgValue><ssdm name="In_LP_now_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %feature_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %feature_in

]]></Node>
<StgValue><ssdm name="feature_in_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="33" op_0_bw="33" op_1_bw="25" op_2_bw="8">
<![CDATA[
entry:7 %shl_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i25.i8, i25 %In_LP_now_read, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="33">
<![CDATA[
entry:8 %sext_ln23 = sext i33 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln23"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:9 %add_ln23 = add i64 %sext_ln23, i64 %feature_in_read

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:10 %trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln23, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="63">
<![CDATA[
entry:11 %sext_ln23_1 = sext i63 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln23_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
entry:12 %IN1_addr = getelementptr i16 %IN1, i64 %sext_ln23_1

]]></Node>
<StgValue><ssdm name="IN1_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:14 %store_ln23 = store i8 0, i8 %loop_index

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:13 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %IN1_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:13 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %IN1_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:13 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %IN1_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="27" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:13 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %IN1_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="28" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:13 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %IN1_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="29" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:13 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %IN1_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="30" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %CHin_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %CHin

]]></Node>
<StgValue><ssdm name="CHin_read"/></StgValue>
</operation>

<operation id="31" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %input_buffer, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %IN1, void @empty_59, i32 0, i32 0, void @empty_60, i32 0, i32 51200, void @empty_61, void @empty_62, void @empty_60, i32 28, i32 16, i32 16, i32 16, void @empty_60, void @empty_60, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:6 %offset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %In_LP_now_read, i7 0

]]></Node>
<StgValue><ssdm name="offset"/></StgValue>
</operation>

<operation id="34" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:13 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %IN1_addr, i32 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="35" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
entry:15 %br_ln23 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="36" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
load-store-loop:0 %loop_index_load = load i8 %loop_index

]]></Node>
<StgValue><ssdm name="loop_index_load"/></StgValue>
</operation>

<operation id="37" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop:1 %exitcond53 = icmp_eq  i8 %loop_index_load, i8 128

]]></Node>
<StgValue><ssdm name="exitcond53"/></StgValue>
</operation>

<operation id="38" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop:2 %empty_222 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty_222"/></StgValue>
</operation>

<operation id="39" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop:3 %empty_223 = add i8 %loop_index_load, i8 1

]]></Node>
<StgValue><ssdm name="empty_223"/></StgValue>
</operation>

<operation id="40" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop:4 %br_ln0 = br i1 %exitcond53, void %load-store-loop.split, void %input_zero

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="41" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="8">
<![CDATA[
load-store-loop.split:1 %empty_224 = trunc i8 %loop_index_load

]]></Node>
<StgValue><ssdm name="empty_224"/></StgValue>
</operation>

<operation id="42" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:3 %tmp_194 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %loop_index_load, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="43" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop.split:14 %store_ln0 = store i8 %empty_223, i8 %loop_index

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
input_zero:0 %In_Min = sub i32 %CHin_read, i32 %offset

]]></Node>
<StgValue><ssdm name="In_Min"/></StgValue>
</operation>

<operation id="45" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
input_zero:1 %br_ln29 = br void %for.body.split

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="46" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.split:0 %IN1_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %IN1_addr

]]></Node>
<StgValue><ssdm name="IN1_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="47" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
load-store-loop.split:2 %tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %empty_224, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="48" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="5">
<![CDATA[
load-store-loop.split:4 %p_cast4 = zext i5 %tmp_194

]]></Node>
<StgValue><ssdm name="p_cast4"/></StgValue>
</operation>

<operation id="49" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:5 %input_buffer_addr = getelementptr i64 %input_buffer, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="input_buffer_addr"/></StgValue>
</operation>

<operation id="50" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="6">
<![CDATA[
load-store-loop.split:6 %empty_225 = zext i6 %tmp_s

]]></Node>
<StgValue><ssdm name="empty_225"/></StgValue>
</operation>

<operation id="51" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="16">
<![CDATA[
load-store-loop.split:7 %empty_226 = zext i16 %IN1_addr_read

]]></Node>
<StgValue><ssdm name="empty_226"/></StgValue>
</operation>

<operation id="52" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
load-store-loop.split:8 %empty_227 = shl i64 %empty_226, i64 %empty_225

]]></Node>
<StgValue><ssdm name="empty_227"/></StgValue>
</operation>

<operation id="53" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
load-store-loop.split:9 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %input_buffer

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="54" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
load-store-loop.split:10 %udiv = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %empty_224, i1 0

]]></Node>
<StgValue><ssdm name="udiv"/></StgValue>
</operation>

<operation id="55" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="3">
<![CDATA[
load-store-loop.split:11 %udiv_cast_cast = zext i3 %udiv

]]></Node>
<StgValue><ssdm name="udiv_cast_cast"/></StgValue>
</operation>

<operation id="56" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop.split:12 %mask = shl i8 3, i8 %udiv_cast_cast

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="57" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="8">
<![CDATA[
load-store-loop.split:13 %store_ln23 = store void @_ssdm_op_Write.bram.i64, i5 %input_buffer_addr, i64 %empty_227, i8 %mask

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="58" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop.split:15 %br_ln0 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="59" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.body.split:0 %i13 = phi i7 0, void %input_zero, i7 %i, void %for.inc

]]></Node>
<StgValue><ssdm name="i13"/></StgValue>
</operation>

<operation id="60" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split:1 %empty_228 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty_228"/></StgValue>
</operation>

<operation id="61" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="7">
<![CDATA[
for.body.split:2 %zext_ln29 = zext i7 %i13

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="62" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:3 %specpipeline_ln30 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_60

]]></Node>
<StgValue><ssdm name="specpipeline_ln30"/></StgValue>
</operation>

<operation id="63" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:4 %specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_91

]]></Node>
<StgValue><ssdm name="specloopname_ln29"/></StgValue>
</operation>

<operation id="64" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:5 %icmp_ln31 = icmp_sgt  i32 %zext_ln29, i32 %In_Min

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="65" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body.split:6 %i = add i7 %i13, i7 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:7 %br_ln31 = br i1 %icmp_ln31, void %for.inc, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="67" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit:0 %trunc_ln32 = trunc i7 %i13

]]></Node>
<StgValue><ssdm name="trunc_ln32"/></StgValue>
</operation>

<operation id="68" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit:1 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i13, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="69" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit:2 %zext_ln32 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="70" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit:3 %input_buffer_addr_1 = getelementptr i64 %input_buffer, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="input_buffer_addr_1"/></StgValue>
</operation>

<operation id="71" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit:4 %specbramwithbyteenable_ln32 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %input_buffer

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln32"/></StgValue>
</operation>

<operation id="72" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit:5 %udiv1 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln32, i1 0

]]></Node>
<StgValue><ssdm name="udiv1"/></StgValue>
</operation>

<operation id="73" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit:6 %zext_ln32_1 = zext i3 %udiv1

]]></Node>
<StgValue><ssdm name="zext_ln32_1"/></StgValue>
</operation>

<operation id="74" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit:7 %shl_ln32 = shl i8 3, i8 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="shl_ln32"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="8">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit:8 %store_ln32 = store void @_ssdm_op_Write.bram.i64, i5 %input_buffer_addr_1, i64 0, i8 %shl_ln32

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EEC2Ei.exit:9 %br_ln33 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:0 %icmp_ln29 = icmp_eq  i7 %i13, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:1 %br_ln29 = br i1 %icmp_ln29, void %for.body.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="79" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0">
<![CDATA[
for.end:0 %ret_ln41 = ret

]]></Node>
<StgValue><ssdm name="ret_ln41"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
