<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="14" Path="c:/users/yy/desktop/ece532_debug/project_1/project_1.tmp/stream_jpg_yy_nv_mn_v1_0_v1_0_wed2_v1_0_project/stream_jpg_yy_nv_mn_v1_0_v1_0_wed2_v1_0_project.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="4a48d013214f4b0c9ad9640bcb90ba2f"/>
    <Option Name="Part" Val="xc7a100tcsg324-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="c:/users/yy/desktop/ece532_debug/project_1/project_1.tmp/stream_jpg_yy_nv_mn_v1_0_v1_0_wed2_v1_0_project/stream_jpg_yy_nv_mn_v1_0_v1_0_wed2_v1_0_project.cache/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="c:/users/yy/desktop/ece532_debug/project_1/project_1.tmp/stream_jpg_yy_nv_mn_v1_0_v1_0_wed2_v1_0_project/stream_jpg_yy_nv_mn_v1_0_v1_0_wed2_v1_0_project.cache/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="c:/users/yy/desktop/ece532_debug/project_1/project_1.tmp/stream_jpg_yy_nv_mn_v1_0_v1_0_wed2_v1_0_project/stream_jpg_yy_nv_mn_v1_0_v1_0_wed2_v1_0_project.cache/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="c:/users/yy/desktop/ece532_debug/project_1/project_1.tmp/stream_jpg_yy_nv_mn_v1_0_v1_0_wed2_v1_0_project/stream_jpg_yy_nv_mn_v1_0_v1_0_wed2_v1_0_project.cache/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="c:/users/yy/desktop/ece532_debug/project_1/project_1.tmp/stream_jpg_yy_nv_mn_v1_0_v1_0_wed2_v1_0_project/stream_jpg_yy_nv_mn_v1_0_v1_0_wed2_v1_0_project.cache/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="c:/users/yy/desktop/ece532_debug/project_1/project_1.tmp/stream_jpg_yy_nv_mn_v1_0_v1_0_wed2_v1_0_project/stream_jpg_yy_nv_mn_v1_0_v1_0_wed2_v1_0_project.cache/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="SourceMgmtMode" Val="DisplayOnly"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="w:/img_proc_full"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../Users/yy/Downloads/vivado-library-master/if/pmod_v1_0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../Users/yy/Downloads/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../Users/yy/Downloads/vivado-library-master/ip/Pmods/PmodWIFI_v1_0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/stream_jpg_yy_nv_mn_v1_0_v1_0_wed2_v1_0_project.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/stream_jpg_yy_nv_mn_v1_0_v1_0_wed2_v1_0_project.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd">
        <FileInfo>
          <Attr Name="Library" Val="blk_mem_gen_v8_3_5"/>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/upsampling_buffer/jpeg_upsampling_buffer.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/qt_table/jpeg_qt_sr.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/idct/jpeg_idct_core_12.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/huffman_input_sr/jpeg_huffman_input_sr.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/ht_tables/jpeg_ht_tables.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/ht_nr_of_symbols/jpeg_ht_nr_of_symbols.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/dequantize_multiplier/jpeg_dequant_multiplier.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd">
        <FileInfo>
          <Attr Name="Library" Val="blk_mem_gen_v8_3_5"/>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_2/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd">
        <FileInfo>
          <Attr Name="Library" Val="blk_mem_gen_v8_3_5"/>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd">
        <FileInfo>
          <Attr Name="Library" Val="blk_mem_gen_v8_3_5"/>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/ip/fifo_generator_0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd">
        <FileInfo>
          <Attr Name="Library" Val="blk_mem_gen_v8_3_5"/>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_3/synth/blk_mem_gen_3.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_2/synth/blk_mem_gen_2.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/ip/fifo_generator_0/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd">
        <FileInfo>
          <Attr Name="Library" Val="fifo_generator_v13_1_3"/>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_YCbCr2RGB.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_idct.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_huffman.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_header.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dezigzag.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_check_FF.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/input_fifo/jpeg_input_fifo.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/check_FF_fifo/jpeg_checkff_fifo.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/vga_driver.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_1/synth/blk_mem_gen_1.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/edge_detector.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/vga_controller.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/image_processor.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/stream_jpg_yy_nv_mn_v1_0.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xml"/>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xml"/>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xml"/>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xml"/>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xml"/>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/img.mif">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/ht_nr_of_symbols/jpeg_ht_nr_of_symbols.mif">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling_buffer.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_qt_sr.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_idct_core_12.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_huffman_input_sr.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_ht_tables.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_ht_nr_of_symbols.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequant_multiplier.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_input_fifo.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_checkff_fifo.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/upsampling_buffer/jpeg_upsampling_buffer.ngc">
        <FileInfo>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/qt_table/jpeg_qt_sr.edn">
        <FileInfo>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/idct/jpeg_idct_core_12.edn">
        <FileInfo>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/huffman_input_sr/jpeg_huffman_input_sr.edn">
        <FileInfo>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/ht_tables/jpeg_ht_tables.ngc">
        <FileInfo>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/ht_nr_of_symbols/jpeg_ht_nr_of_symbols.edn">
        <FileInfo>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/dequantize_multiplier/jpeg_dequant_multiplier.edn">
        <FileInfo>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/input_fifo/jpeg_input_fifo.edn">
        <FileInfo>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/check_FF_fifo/jpeg_checkff_fifo.edn">
        <FileInfo>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/component.xml">
        <FileInfo SFType="IPXACT"/>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="stream_jpg_yy_nv_mn_v1_0"/>
        <Option Name="TopRTLFile" Val="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/stream_jpg_yy_nv_mn_v1_0.v"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3_ooc.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="out_of_context"/>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2_ooc.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="out_of_context"/>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc"/>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1_ooc.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="out_of_context"/>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="out_of_context"/>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="simulation"/>
          <Attr Name="UsedIn" Val="testbench"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg_testbench_func_synth.wcfg">
        <FileInfo>
          <Attr Name="UsedIn" Val="simulation"/>
          <Attr Name="UsedIn" Val="testbench"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="jpeg_testbench_func_synth"/>
        <Option Name="TopRTLFile" Val="$PPRDIR/../../../../../../../Users/yy/Desktop/ece532_debug/img_proc_full/jpeg_testbench_func_synth.wcfg"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a100tcsg324-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
