/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [20:0] _02_;
  reg [10:0] _03_;
  reg [46:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_37z;
  wire [10:0] celloutsig_0_38z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(celloutsig_1_6z & celloutsig_1_2z[9]);
  assign celloutsig_1_18z = ~(celloutsig_1_2z[5] & celloutsig_1_11z);
  assign celloutsig_1_19z = ~(celloutsig_1_14z & celloutsig_1_10z[0]);
  assign celloutsig_0_8z = ~(_00_ & in_data[74]);
  assign celloutsig_0_11z = ~(celloutsig_0_5z & celloutsig_0_2z);
  assign celloutsig_0_13z = ~(celloutsig_0_10z & celloutsig_0_4z);
  assign celloutsig_0_19z = ~((_01_ | celloutsig_0_10z) & celloutsig_0_17z);
  assign celloutsig_1_4z = celloutsig_1_2z[0] | ~(celloutsig_1_0z[1]);
  assign celloutsig_1_14z = celloutsig_1_6z | ~(in_data[119]);
  assign celloutsig_0_9z = celloutsig_0_3z[0] | ~(celloutsig_0_5z);
  assign celloutsig_0_1z = celloutsig_0_0z[15] | ~(celloutsig_0_0z[10]);
  assign celloutsig_0_16z = celloutsig_0_6z | ~(celloutsig_0_2z);
  assign celloutsig_0_22z = celloutsig_0_9z | ~(celloutsig_0_15z);
  assign celloutsig_0_2z = celloutsig_0_0z[12] | ~(celloutsig_0_0z[41]);
  assign celloutsig_0_23z = celloutsig_0_6z | ~(celloutsig_0_17z);
  assign celloutsig_0_3z = { celloutsig_0_0z[18:13], celloutsig_0_1z } + celloutsig_0_0z[30:24];
  assign celloutsig_1_0z = in_data[122:111] + in_data[150:139];
  reg [20:0] _21_;
  always_ff @(negedge clkin_data[128], negedge clkin_data[32])
    if (!clkin_data[32]) _21_ <= 21'h000000;
    else _21_ <= celloutsig_0_0z[37:17];
  assign { _02_[20:13], _01_, _02_[11:1], _00_ } = _21_;
  always_ff @(negedge clkin_data[128], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 11'h000;
    else _03_ <= { _02_[19:13], _01_, _02_[11:10], celloutsig_0_11z };
  assign celloutsig_0_33z = { celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_26z, celloutsig_0_26z } === { celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_31z };
  assign celloutsig_0_5z = celloutsig_0_3z[5:2] === { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_14z = _03_[8:7] === celloutsig_0_3z[4:3];
  assign celloutsig_0_15z = { _03_[7:2], celloutsig_0_8z } > { celloutsig_0_3z[5:0], celloutsig_0_4z };
  assign celloutsig_1_5z = in_data[188:172] || { in_data[116:108], celloutsig_1_3z };
  assign celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_5z } || { in_data[113:112], celloutsig_1_5z };
  assign celloutsig_0_10z = { _02_[19:13], _01_, _02_[11:6], celloutsig_0_6z } || { _02_[19:13], _01_, _02_[11:5] };
  assign celloutsig_0_37z = celloutsig_0_25z & ~(celloutsig_0_18z);
  assign celloutsig_1_1z = in_data[182] & ~(celloutsig_1_0z[2]);
  assign celloutsig_1_8z = celloutsig_1_0z[1] & ~(celloutsig_1_4z);
  assign celloutsig_1_3z = celloutsig_1_0z[11] ? { celloutsig_1_2z[9:6], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } : celloutsig_1_2z[7:0];
  assign celloutsig_0_20z = celloutsig_0_4z ? { celloutsig_0_3z[3:1], celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_6z } : { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_17z, 1'h0, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_0_29z = { in_data[93:91], celloutsig_0_17z, celloutsig_0_26z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_22z } != { _03_[3:0], celloutsig_0_25z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_16z };
  assign celloutsig_1_6z = { celloutsig_1_3z[6:5], celloutsig_1_4z } != celloutsig_1_2z[7:5];
  assign celloutsig_0_6z = celloutsig_0_0z[11:6] != in_data[85:80];
  assign celloutsig_0_26z = { celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_23z } != { celloutsig_0_0z[16:13], celloutsig_0_13z };
  assign celloutsig_0_31z = ~^ { _01_, _02_[11:9], celloutsig_0_6z };
  assign celloutsig_0_17z = ~^ { _02_[18], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_38z = { celloutsig_0_20z[6:2], celloutsig_0_29z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_33z, celloutsig_0_11z, celloutsig_0_33z } ^ celloutsig_0_0z[10:0];
  assign celloutsig_1_2z = celloutsig_1_0z ^ in_data[168:157];
  assign celloutsig_1_10z = { celloutsig_1_3z[4:3], celloutsig_1_7z } ^ { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_6z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_0z = 47'h000000000000;
    else if (celloutsig_1_19z) celloutsig_0_0z = in_data[83:37];
  assign celloutsig_0_4z = ~((in_data[29] & celloutsig_0_1z) | (in_data[12] & celloutsig_0_3z[0]));
  assign celloutsig_0_18z = ~((_03_[9] & celloutsig_0_5z) | (celloutsig_0_4z & celloutsig_0_11z));
  assign celloutsig_0_25z = ~((celloutsig_0_14z & celloutsig_0_1z) | (celloutsig_0_17z & celloutsig_0_15z));
  assign { _02_[12], _02_[0] } = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
