#ifndef _ALTERA_HPS_SOC_SYSTEM_H_
#define _ALTERA_HPS_SOC_SYSTEM_H_

/*
 * This file was automatically generated by the swinfo2header utility.
 * 
 * Created from SOPC Builder system 'soc_system' in
 * file '../QUARTUS-SoC/CODE_qsys/soc_system.sopcinfo'.
 */

/*
 * This file contains macros for module 'hps_0' and devices
 * connected to the following masters:
 *   h2f_axi_master
 *   h2f_lw_axi_master
 * 
 * Do not include this header file and another header file created for a
 * different module or master group at the same time.
 * Doing so may result in duplicate macro names.
 * Instead, use the system header file which has macros with unique names.
 */

/*
 * Macros for device 'sdram', class 'altera_avalon_new_sdram_controller'
 * The macros are prefixed with 'SDRAM_'.
 * The prefix is the slave descriptor.
 */
#define SDRAM_COMPONENT_TYPE altera_avalon_new_sdram_controller
#define SDRAM_COMPONENT_NAME sdram
#define SDRAM_BASE 0x0
#define SDRAM_SPAN 67108864
#define SDRAM_END 0x3ffffff
#define SDRAM_CAS_LATENCY 3
#define SDRAM_CONTENTS_INFO 
#define SDRAM_INIT_NOP_DELAY 0.0
#define SDRAM_INIT_REFRESH_COMMANDS 2
#define SDRAM_IS_INITIALIZED 1
#define SDRAM_POWERUP_DELAY 100.0
#define SDRAM_REFRESH_PERIOD 7.8125
#define SDRAM_REGISTER_DATA_IN 1
#define SDRAM_SDRAM_ADDR_WIDTH 25
#define SDRAM_SDRAM_BANK_WIDTH 2
#define SDRAM_SDRAM_COL_WIDTH 10
#define SDRAM_SDRAM_DATA_WIDTH 16
#define SDRAM_SDRAM_NUM_BANKS 4
#define SDRAM_SDRAM_NUM_CHIPSELECTS 1
#define SDRAM_SDRAM_ROW_WIDTH 13
#define SDRAM_SHARED_DATA 0
#define SDRAM_SIM_MODEL_BASE 1
#define SDRAM_STARVATION_INDICATOR 0
#define SDRAM_TRISTATE_BRIDGE_SLAVE ""
#define SDRAM_T_AC 5.4
#define SDRAM_T_MRD 3
#define SDRAM_T_RCD 15.0
#define SDRAM_T_RFC 70.0
#define SDRAM_T_RP 15.0
#define SDRAM_T_WR 14.0
#define SDRAM_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define SDRAM_MEMORY_INFO_GENERATE_DAT_SYM 1
#define SDRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 16

/*
 * Macros for device 'sysid_qsys', class 'altera_avalon_sysid_qsys'
 * The macros are prefixed with 'SYSID_QSYS_'.
 * The prefix is the slave descriptor.
 */
#define SYSID_QSYS_COMPONENT_TYPE altera_avalon_sysid_qsys
#define SYSID_QSYS_COMPONENT_NAME sysid_qsys
#define SYSID_QSYS_BASE 0x8
#define SYSID_QSYS_SPAN 8
#define SYSID_QSYS_END 0xf
#define SYSID_QSYS_ID 2899645186
#define SYSID_QSYS_TIMESTAMP 1619500014

/*
 * Macros for device 'alt_vip_vfr_vga', class 'alt_vip_vfr'
 * The macros are prefixed with 'ALT_VIP_VFR_VGA_'.
 * The prefix is the slave descriptor.
 */
#define ALT_VIP_VFR_VGA_COMPONENT_TYPE alt_vip_vfr
#define ALT_VIP_VFR_VGA_COMPONENT_NAME alt_vip_vfr_vga
#define ALT_VIP_VFR_VGA_BASE 0x80
#define ALT_VIP_VFR_VGA_SPAN 128
#define ALT_VIP_VFR_VGA_END 0xff
#define ALT_VIP_VFR_VGA_IRQ 0

/*
 * Macros for device 'nmr_sys_pll_reconfig', class 'altera_pll_reconfig'
 * The macros are prefixed with 'NMR_SYS_PLL_RECONFIG_'.
 * The prefix is the slave descriptor.
 */
#define NMR_SYS_PLL_RECONFIG_COMPONENT_TYPE altera_pll_reconfig
#define NMR_SYS_PLL_RECONFIG_COMPONENT_NAME nmr_sys_pll_reconfig
#define NMR_SYS_PLL_RECONFIG_BASE 0x200
#define NMR_SYS_PLL_RECONFIG_SPAN 256
#define NMR_SYS_PLL_RECONFIG_END 0x2ff

/*
 * Macros for device 'ctrl_in', class 'altera_avalon_pio'
 * The macros are prefixed with 'CTRL_IN_'.
 * The prefix is the slave descriptor.
 */
#define CTRL_IN_COMPONENT_TYPE altera_avalon_pio
#define CTRL_IN_COMPONENT_NAME ctrl_in
#define CTRL_IN_BASE 0x3a0
#define CTRL_IN_SPAN 16
#define CTRL_IN_END 0x3af
#define CTRL_IN_BIT_CLEARING_EDGE_REGISTER 0
#define CTRL_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define CTRL_IN_CAPTURE 0
#define CTRL_IN_DATA_WIDTH 8
#define CTRL_IN_DO_TEST_BENCH_WIRING 0
#define CTRL_IN_DRIVEN_SIM_VALUE 0
#define CTRL_IN_EDGE_TYPE NONE
#define CTRL_IN_FREQ 50000000
#define CTRL_IN_HAS_IN 1
#define CTRL_IN_HAS_OUT 0
#define CTRL_IN_HAS_TRI 0
#define CTRL_IN_IRQ_TYPE NONE
#define CTRL_IN_RESET_VALUE 0

/*
 * Macros for device 'ctrl_out', class 'altera_avalon_pio'
 * The macros are prefixed with 'CTRL_OUT_'.
 * The prefix is the slave descriptor.
 */
#define CTRL_OUT_COMPONENT_TYPE altera_avalon_pio
#define CTRL_OUT_COMPONENT_NAME ctrl_out
#define CTRL_OUT_BASE 0x3b0
#define CTRL_OUT_SPAN 16
#define CTRL_OUT_END 0x3bf
#define CTRL_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define CTRL_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define CTRL_OUT_CAPTURE 0
#define CTRL_OUT_DATA_WIDTH 32
#define CTRL_OUT_DO_TEST_BENCH_WIRING 0
#define CTRL_OUT_DRIVEN_SIM_VALUE 0
#define CTRL_OUT_EDGE_TYPE NONE
#define CTRL_OUT_FREQ 50000000
#define CTRL_OUT_HAS_IN 0
#define CTRL_OUT_HAS_OUT 1
#define CTRL_OUT_HAS_TRI 0
#define CTRL_OUT_IRQ_TYPE NONE
#define CTRL_OUT_RESET_VALUE 119

/*
 * Macros for device 'jtag_uart', class 'altera_avalon_jtag_uart'
 * The macros are prefixed with 'JTAG_UART_'.
 * The prefix is the slave descriptor.
 */
#define JTAG_UART_COMPONENT_TYPE altera_avalon_jtag_uart
#define JTAG_UART_COMPONENT_NAME jtag_uart
#define JTAG_UART_BASE 0x440
#define JTAG_UART_SPAN 8
#define JTAG_UART_END 0x447
#define JTAG_UART_IRQ 2
#define JTAG_UART_READ_DEPTH 64
#define JTAG_UART_READ_THRESHOLD 8
#define JTAG_UART_WRITE_DEPTH 64
#define JTAG_UART_WRITE_THRESHOLD 8

/*
 * Macros for device 'switches', class 'altera_avalon_pio'
 * The macros are prefixed with 'SWITCHES_'.
 * The prefix is the slave descriptor.
 */
#define SWITCHES_COMPONENT_TYPE altera_avalon_pio
#define SWITCHES_COMPONENT_NAME switches
#define SWITCHES_BASE 0x4000000
#define SWITCHES_SPAN 16
#define SWITCHES_END 0x400000f
#define SWITCHES_BIT_CLEARING_EDGE_REGISTER 0
#define SWITCHES_BIT_MODIFYING_OUTPUT_REGISTER 0
#define SWITCHES_CAPTURE 0
#define SWITCHES_DATA_WIDTH 10
#define SWITCHES_DO_TEST_BENCH_WIRING 1
#define SWITCHES_DRIVEN_SIM_VALUE 0
#define SWITCHES_EDGE_TYPE NONE
#define SWITCHES_FREQ 50000000
#define SWITCHES_HAS_IN 1
#define SWITCHES_HAS_OUT 0
#define SWITCHES_HAS_TRI 0
#define SWITCHES_IRQ_TYPE NONE
#define SWITCHES_RESET_VALUE 0

/*
 * Macros for device 'led', class 'altera_avalon_pio'
 * The macros are prefixed with 'LED_'.
 * The prefix is the slave descriptor.
 */
#define LED_COMPONENT_TYPE altera_avalon_pio
#define LED_COMPONENT_NAME led
#define LED_BASE 0x4000010
#define LED_SPAN 16
#define LED_END 0x400001f
#define LED_BIT_CLEARING_EDGE_REGISTER 0
#define LED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define LED_CAPTURE 0
#define LED_DATA_WIDTH 10
#define LED_DO_TEST_BENCH_WIRING 0
#define LED_DRIVEN_SIM_VALUE 0
#define LED_EDGE_TYPE NONE
#define LED_FREQ 50000000
#define LED_HAS_IN 0
#define LED_HAS_OUT 1
#define LED_HAS_TRI 0
#define LED_IRQ_TYPE NONE
#define LED_RESET_VALUE 0

/*
 * Macros for device 'firfifo_3_in_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIRFIFO_3_IN_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIRFIFO_3_IN_CSR_COMPONENT_TYPE altera_avalon_fifo
#define FIRFIFO_3_IN_CSR_COMPONENT_NAME firfifo_3
#define FIRFIFO_3_IN_CSR_BASE 0x4000020
#define FIRFIFO_3_IN_CSR_SPAN 32
#define FIRFIFO_3_IN_CSR_END 0x400003f
#define FIRFIFO_3_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 64
#define FIRFIFO_3_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIRFIFO_3_IN_CSR_BITS_PER_SYMBOL 32
#define FIRFIFO_3_IN_CSR_CHANNEL_WIDTH 0
#define FIRFIFO_3_IN_CSR_ERROR_WIDTH 0
#define FIRFIFO_3_IN_CSR_FIFO_DEPTH 8192
#define FIRFIFO_3_IN_CSR_SINGLE_CLOCK_MODE 1
#define FIRFIFO_3_IN_CSR_SYMBOLS_PER_BEAT 1
#define FIRFIFO_3_IN_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIRFIFO_3_IN_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIRFIFO_3_IN_CSR_USE_AVALONST_SINK 1
#define FIRFIFO_3_IN_CSR_USE_AVALONST_SOURCE 0
#define FIRFIFO_3_IN_CSR_USE_BACKPRESSURE 0
#define FIRFIFO_3_IN_CSR_USE_IRQ 0
#define FIRFIFO_3_IN_CSR_USE_PACKET 0
#define FIRFIFO_3_IN_CSR_USE_READ_CONTROL 0
#define FIRFIFO_3_IN_CSR_USE_REGISTER 0
#define FIRFIFO_3_IN_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'firfifo_2_in_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIRFIFO_2_IN_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIRFIFO_2_IN_CSR_COMPONENT_TYPE altera_avalon_fifo
#define FIRFIFO_2_IN_CSR_COMPONENT_NAME firfifo_2
#define FIRFIFO_2_IN_CSR_BASE 0x4000040
#define FIRFIFO_2_IN_CSR_SPAN 32
#define FIRFIFO_2_IN_CSR_END 0x400005f
#define FIRFIFO_2_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 64
#define FIRFIFO_2_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIRFIFO_2_IN_CSR_BITS_PER_SYMBOL 32
#define FIRFIFO_2_IN_CSR_CHANNEL_WIDTH 0
#define FIRFIFO_2_IN_CSR_ERROR_WIDTH 0
#define FIRFIFO_2_IN_CSR_FIFO_DEPTH 8192
#define FIRFIFO_2_IN_CSR_SINGLE_CLOCK_MODE 1
#define FIRFIFO_2_IN_CSR_SYMBOLS_PER_BEAT 1
#define FIRFIFO_2_IN_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIRFIFO_2_IN_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIRFIFO_2_IN_CSR_USE_AVALONST_SINK 1
#define FIRFIFO_2_IN_CSR_USE_AVALONST_SOURCE 0
#define FIRFIFO_2_IN_CSR_USE_BACKPRESSURE 0
#define FIRFIFO_2_IN_CSR_USE_IRQ 0
#define FIRFIFO_2_IN_CSR_USE_PACKET 0
#define FIRFIFO_2_IN_CSR_USE_READ_CONTROL 0
#define FIRFIFO_2_IN_CSR_USE_REGISTER 0
#define FIRFIFO_2_IN_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'firfifo_1_in_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIRFIFO_1_IN_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIRFIFO_1_IN_CSR_COMPONENT_TYPE altera_avalon_fifo
#define FIRFIFO_1_IN_CSR_COMPONENT_NAME firfifo_1
#define FIRFIFO_1_IN_CSR_BASE 0x4000060
#define FIRFIFO_1_IN_CSR_SPAN 32
#define FIRFIFO_1_IN_CSR_END 0x400007f
#define FIRFIFO_1_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 64
#define FIRFIFO_1_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIRFIFO_1_IN_CSR_BITS_PER_SYMBOL 32
#define FIRFIFO_1_IN_CSR_CHANNEL_WIDTH 0
#define FIRFIFO_1_IN_CSR_ERROR_WIDTH 0
#define FIRFIFO_1_IN_CSR_FIFO_DEPTH 8192
#define FIRFIFO_1_IN_CSR_SINGLE_CLOCK_MODE 1
#define FIRFIFO_1_IN_CSR_SYMBOLS_PER_BEAT 1
#define FIRFIFO_1_IN_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIRFIFO_1_IN_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIRFIFO_1_IN_CSR_USE_AVALONST_SINK 1
#define FIRFIFO_1_IN_CSR_USE_AVALONST_SOURCE 0
#define FIRFIFO_1_IN_CSR_USE_BACKPRESSURE 0
#define FIRFIFO_1_IN_CSR_USE_IRQ 0
#define FIRFIFO_1_IN_CSR_USE_PACKET 0
#define FIRFIFO_1_IN_CSR_USE_READ_CONTROL 0
#define FIRFIFO_1_IN_CSR_USE_REGISTER 0
#define FIRFIFO_1_IN_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'firfifo_0_in_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIRFIFO_0_IN_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIRFIFO_0_IN_CSR_COMPONENT_TYPE altera_avalon_fifo
#define FIRFIFO_0_IN_CSR_COMPONENT_NAME firfifo_0
#define FIRFIFO_0_IN_CSR_BASE 0x4000080
#define FIRFIFO_0_IN_CSR_SPAN 32
#define FIRFIFO_0_IN_CSR_END 0x400009f
#define FIRFIFO_0_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 64
#define FIRFIFO_0_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIRFIFO_0_IN_CSR_BITS_PER_SYMBOL 32
#define FIRFIFO_0_IN_CSR_CHANNEL_WIDTH 0
#define FIRFIFO_0_IN_CSR_ERROR_WIDTH 0
#define FIRFIFO_0_IN_CSR_FIFO_DEPTH 8192
#define FIRFIFO_0_IN_CSR_SINGLE_CLOCK_MODE 1
#define FIRFIFO_0_IN_CSR_SYMBOLS_PER_BEAT 1
#define FIRFIFO_0_IN_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIRFIFO_0_IN_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIRFIFO_0_IN_CSR_USE_AVALONST_SINK 1
#define FIRFIFO_0_IN_CSR_USE_AVALONST_SOURCE 0
#define FIRFIFO_0_IN_CSR_USE_BACKPRESSURE 0
#define FIRFIFO_0_IN_CSR_USE_IRQ 0
#define FIRFIFO_0_IN_CSR_USE_PACKET 0
#define FIRFIFO_0_IN_CSR_USE_READ_CONTROL 0
#define FIRFIFO_0_IN_CSR_USE_REGISTER 0
#define FIRFIFO_0_IN_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'outfifo_1_in_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'OUTFIFO_1_IN_CSR_'.
 * The prefix is the slave descriptor.
 */
#define OUTFIFO_1_IN_CSR_COMPONENT_TYPE altera_avalon_fifo
#define OUTFIFO_1_IN_CSR_COMPONENT_NAME outfifo_1
#define OUTFIFO_1_IN_CSR_BASE 0x40000a0
#define OUTFIFO_1_IN_CSR_SPAN 32
#define OUTFIFO_1_IN_CSR_END 0x40000bf
#define OUTFIFO_1_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 64
#define OUTFIFO_1_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define OUTFIFO_1_IN_CSR_BITS_PER_SYMBOL 32
#define OUTFIFO_1_IN_CSR_CHANNEL_WIDTH 0
#define OUTFIFO_1_IN_CSR_ERROR_WIDTH 0
#define OUTFIFO_1_IN_CSR_FIFO_DEPTH 4096
#define OUTFIFO_1_IN_CSR_SINGLE_CLOCK_MODE 1
#define OUTFIFO_1_IN_CSR_SYMBOLS_PER_BEAT 1
#define OUTFIFO_1_IN_CSR_USE_AVALONMM_READ_SLAVE 0
#define OUTFIFO_1_IN_CSR_USE_AVALONMM_WRITE_SLAVE 1
#define OUTFIFO_1_IN_CSR_USE_AVALONST_SINK 0
#define OUTFIFO_1_IN_CSR_USE_AVALONST_SOURCE 1
#define OUTFIFO_1_IN_CSR_USE_BACKPRESSURE 1
#define OUTFIFO_1_IN_CSR_USE_IRQ 0
#define OUTFIFO_1_IN_CSR_USE_PACKET 0
#define OUTFIFO_1_IN_CSR_USE_READ_CONTROL 0
#define OUTFIFO_1_IN_CSR_USE_REGISTER 0
#define OUTFIFO_1_IN_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'DLEN', class 'altera_avalon_pio'
 * The macros are prefixed with 'DLEN_'.
 * The prefix is the slave descriptor.
 */
#define DLEN_COMPONENT_TYPE altera_avalon_pio
#define DLEN_COMPONENT_NAME DLEN
#define DLEN_BASE 0x40000c0
#define DLEN_SPAN 16
#define DLEN_END 0x40000cf
#define DLEN_BIT_CLEARING_EDGE_REGISTER 0
#define DLEN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define DLEN_CAPTURE 0
#define DLEN_DATA_WIDTH 32
#define DLEN_DO_TEST_BENCH_WIRING 0
#define DLEN_DRIVEN_SIM_VALUE 0
#define DLEN_EDGE_TYPE NONE
#define DLEN_FREQ 50000000
#define DLEN_HAS_IN 0
#define DLEN_HAS_OUT 1
#define DLEN_HAS_TRI 0
#define DLEN_IRQ_TYPE NONE
#define DLEN_RESET_VALUE 0

/*
 * Macros for device 'firfifo_3_out', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIRFIFO_3_OUT_'.
 * The prefix is the slave descriptor.
 */
#define FIRFIFO_3_OUT_COMPONENT_TYPE altera_avalon_fifo
#define FIRFIFO_3_OUT_COMPONENT_NAME firfifo_3
#define FIRFIFO_3_OUT_BASE 0x40000d0
#define FIRFIFO_3_OUT_SPAN 8
#define FIRFIFO_3_OUT_END 0x40000d7
#define FIRFIFO_3_OUT_AVALONMM_AVALONMM_DATA_WIDTH 64
#define FIRFIFO_3_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIRFIFO_3_OUT_BITS_PER_SYMBOL 32
#define FIRFIFO_3_OUT_CHANNEL_WIDTH 0
#define FIRFIFO_3_OUT_ERROR_WIDTH 0
#define FIRFIFO_3_OUT_FIFO_DEPTH 8192
#define FIRFIFO_3_OUT_SINGLE_CLOCK_MODE 1
#define FIRFIFO_3_OUT_SYMBOLS_PER_BEAT 1
#define FIRFIFO_3_OUT_USE_AVALONMM_READ_SLAVE 1
#define FIRFIFO_3_OUT_USE_AVALONMM_WRITE_SLAVE 0
#define FIRFIFO_3_OUT_USE_AVALONST_SINK 1
#define FIRFIFO_3_OUT_USE_AVALONST_SOURCE 0
#define FIRFIFO_3_OUT_USE_BACKPRESSURE 0
#define FIRFIFO_3_OUT_USE_IRQ 0
#define FIRFIFO_3_OUT_USE_PACKET 0
#define FIRFIFO_3_OUT_USE_READ_CONTROL 0
#define FIRFIFO_3_OUT_USE_REGISTER 0
#define FIRFIFO_3_OUT_USE_WRITE_CONTROL 1

/*
 * Macros for device 'firfifo_2_out', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIRFIFO_2_OUT_'.
 * The prefix is the slave descriptor.
 */
#define FIRFIFO_2_OUT_COMPONENT_TYPE altera_avalon_fifo
#define FIRFIFO_2_OUT_COMPONENT_NAME firfifo_2
#define FIRFIFO_2_OUT_BASE 0x40000d8
#define FIRFIFO_2_OUT_SPAN 8
#define FIRFIFO_2_OUT_END 0x40000df
#define FIRFIFO_2_OUT_AVALONMM_AVALONMM_DATA_WIDTH 64
#define FIRFIFO_2_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIRFIFO_2_OUT_BITS_PER_SYMBOL 32
#define FIRFIFO_2_OUT_CHANNEL_WIDTH 0
#define FIRFIFO_2_OUT_ERROR_WIDTH 0
#define FIRFIFO_2_OUT_FIFO_DEPTH 8192
#define FIRFIFO_2_OUT_SINGLE_CLOCK_MODE 1
#define FIRFIFO_2_OUT_SYMBOLS_PER_BEAT 1
#define FIRFIFO_2_OUT_USE_AVALONMM_READ_SLAVE 1
#define FIRFIFO_2_OUT_USE_AVALONMM_WRITE_SLAVE 0
#define FIRFIFO_2_OUT_USE_AVALONST_SINK 1
#define FIRFIFO_2_OUT_USE_AVALONST_SOURCE 0
#define FIRFIFO_2_OUT_USE_BACKPRESSURE 0
#define FIRFIFO_2_OUT_USE_IRQ 0
#define FIRFIFO_2_OUT_USE_PACKET 0
#define FIRFIFO_2_OUT_USE_READ_CONTROL 0
#define FIRFIFO_2_OUT_USE_REGISTER 0
#define FIRFIFO_2_OUT_USE_WRITE_CONTROL 1

/*
 * Macros for device 'firfifo_1_out', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIRFIFO_1_OUT_'.
 * The prefix is the slave descriptor.
 */
#define FIRFIFO_1_OUT_COMPONENT_TYPE altera_avalon_fifo
#define FIRFIFO_1_OUT_COMPONENT_NAME firfifo_1
#define FIRFIFO_1_OUT_BASE 0x40000e0
#define FIRFIFO_1_OUT_SPAN 8
#define FIRFIFO_1_OUT_END 0x40000e7
#define FIRFIFO_1_OUT_AVALONMM_AVALONMM_DATA_WIDTH 64
#define FIRFIFO_1_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIRFIFO_1_OUT_BITS_PER_SYMBOL 32
#define FIRFIFO_1_OUT_CHANNEL_WIDTH 0
#define FIRFIFO_1_OUT_ERROR_WIDTH 0
#define FIRFIFO_1_OUT_FIFO_DEPTH 8192
#define FIRFIFO_1_OUT_SINGLE_CLOCK_MODE 1
#define FIRFIFO_1_OUT_SYMBOLS_PER_BEAT 1
#define FIRFIFO_1_OUT_USE_AVALONMM_READ_SLAVE 1
#define FIRFIFO_1_OUT_USE_AVALONMM_WRITE_SLAVE 0
#define FIRFIFO_1_OUT_USE_AVALONST_SINK 1
#define FIRFIFO_1_OUT_USE_AVALONST_SOURCE 0
#define FIRFIFO_1_OUT_USE_BACKPRESSURE 0
#define FIRFIFO_1_OUT_USE_IRQ 0
#define FIRFIFO_1_OUT_USE_PACKET 0
#define FIRFIFO_1_OUT_USE_READ_CONTROL 0
#define FIRFIFO_1_OUT_USE_REGISTER 0
#define FIRFIFO_1_OUT_USE_WRITE_CONTROL 1

/*
 * Macros for device 'firfifo_0_out', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIRFIFO_0_OUT_'.
 * The prefix is the slave descriptor.
 */
#define FIRFIFO_0_OUT_COMPONENT_TYPE altera_avalon_fifo
#define FIRFIFO_0_OUT_COMPONENT_NAME firfifo_0
#define FIRFIFO_0_OUT_BASE 0x40000e8
#define FIRFIFO_0_OUT_SPAN 8
#define FIRFIFO_0_OUT_END 0x40000ef
#define FIRFIFO_0_OUT_AVALONMM_AVALONMM_DATA_WIDTH 64
#define FIRFIFO_0_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIRFIFO_0_OUT_BITS_PER_SYMBOL 32
#define FIRFIFO_0_OUT_CHANNEL_WIDTH 0
#define FIRFIFO_0_OUT_ERROR_WIDTH 0
#define FIRFIFO_0_OUT_FIFO_DEPTH 8192
#define FIRFIFO_0_OUT_SINGLE_CLOCK_MODE 1
#define FIRFIFO_0_OUT_SYMBOLS_PER_BEAT 1
#define FIRFIFO_0_OUT_USE_AVALONMM_READ_SLAVE 1
#define FIRFIFO_0_OUT_USE_AVALONMM_WRITE_SLAVE 0
#define FIRFIFO_0_OUT_USE_AVALONST_SINK 1
#define FIRFIFO_0_OUT_USE_AVALONST_SOURCE 0
#define FIRFIFO_0_OUT_USE_BACKPRESSURE 0
#define FIRFIFO_0_OUT_USE_IRQ 0
#define FIRFIFO_0_OUT_USE_PACKET 0
#define FIRFIFO_0_OUT_USE_READ_CONTROL 0
#define FIRFIFO_0_OUT_USE_REGISTER 0
#define FIRFIFO_0_OUT_USE_WRITE_CONTROL 1

/*
 * Macros for device 'outfifo_1_in', class 'altera_avalon_fifo'
 * The macros are prefixed with 'OUTFIFO_1_IN_'.
 * The prefix is the slave descriptor.
 */
#define OUTFIFO_1_IN_COMPONENT_TYPE altera_avalon_fifo
#define OUTFIFO_1_IN_COMPONENT_NAME outfifo_1
#define OUTFIFO_1_IN_BASE 0x40000f0
#define OUTFIFO_1_IN_SPAN 8
#define OUTFIFO_1_IN_END 0x40000f7
#define OUTFIFO_1_IN_AVALONMM_AVALONMM_DATA_WIDTH 64
#define OUTFIFO_1_IN_AVALONMM_AVALONST_DATA_WIDTH 32
#define OUTFIFO_1_IN_BITS_PER_SYMBOL 32
#define OUTFIFO_1_IN_CHANNEL_WIDTH 0
#define OUTFIFO_1_IN_ERROR_WIDTH 0
#define OUTFIFO_1_IN_FIFO_DEPTH 4096
#define OUTFIFO_1_IN_SINGLE_CLOCK_MODE 1
#define OUTFIFO_1_IN_SYMBOLS_PER_BEAT 1
#define OUTFIFO_1_IN_USE_AVALONMM_READ_SLAVE 0
#define OUTFIFO_1_IN_USE_AVALONMM_WRITE_SLAVE 1
#define OUTFIFO_1_IN_USE_AVALONST_SINK 0
#define OUTFIFO_1_IN_USE_AVALONST_SOURCE 1
#define OUTFIFO_1_IN_USE_BACKPRESSURE 1
#define OUTFIFO_1_IN_USE_IRQ 0
#define OUTFIFO_1_IN_USE_PACKET 0
#define OUTFIFO_1_IN_USE_READ_CONTROL 0
#define OUTFIFO_1_IN_USE_REGISTER 0
#define OUTFIFO_1_IN_USE_WRITE_CONTROL 1

/*
 * Macros for device 'infifo_0_out', class 'altera_avalon_fifo'
 * The macros are prefixed with 'INFIFO_0_OUT_'.
 * The prefix is the slave descriptor.
 */
#define INFIFO_0_OUT_COMPONENT_TYPE altera_avalon_fifo
#define INFIFO_0_OUT_COMPONENT_NAME infifo_0
#define INFIFO_0_OUT_BASE 0x5000000
#define INFIFO_0_OUT_SPAN 8
#define INFIFO_0_OUT_END 0x5000007
#define INFIFO_0_OUT_AVALONMM_AVALONMM_DATA_WIDTH 64
#define INFIFO_0_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define INFIFO_0_OUT_BITS_PER_SYMBOL 32
#define INFIFO_0_OUT_CHANNEL_WIDTH 0
#define INFIFO_0_OUT_ERROR_WIDTH 0
#define INFIFO_0_OUT_FIFO_DEPTH 8192
#define INFIFO_0_OUT_SINGLE_CLOCK_MODE 1
#define INFIFO_0_OUT_SYMBOLS_PER_BEAT 1
#define INFIFO_0_OUT_USE_AVALONMM_READ_SLAVE 1
#define INFIFO_0_OUT_USE_AVALONMM_WRITE_SLAVE 0
#define INFIFO_0_OUT_USE_AVALONST_SINK 1
#define INFIFO_0_OUT_USE_AVALONST_SOURCE 0
#define INFIFO_0_OUT_USE_BACKPRESSURE 0
#define INFIFO_0_OUT_USE_IRQ 0
#define INFIFO_0_OUT_USE_PACKET 0
#define INFIFO_0_OUT_USE_READ_CONTROL 0
#define INFIFO_0_OUT_USE_REGISTER 0
#define INFIFO_0_OUT_USE_WRITE_CONTROL 1

/*
 * Macros for device 'outfifo_0_in', class 'altera_avalon_fifo'
 * The macros are prefixed with 'OUTFIFO_0_IN_'.
 * The prefix is the slave descriptor.
 */
#define OUTFIFO_0_IN_COMPONENT_TYPE altera_avalon_fifo
#define OUTFIFO_0_IN_COMPONENT_NAME outfifo_0
#define OUTFIFO_0_IN_BASE 0x5000010
#define OUTFIFO_0_IN_SPAN 8
#define OUTFIFO_0_IN_END 0x5000017
#define OUTFIFO_0_IN_AVALONMM_AVALONMM_DATA_WIDTH 64
#define OUTFIFO_0_IN_AVALONMM_AVALONST_DATA_WIDTH 32
#define OUTFIFO_0_IN_BITS_PER_SYMBOL 32
#define OUTFIFO_0_IN_CHANNEL_WIDTH 0
#define OUTFIFO_0_IN_ERROR_WIDTH 0
#define OUTFIFO_0_IN_FIFO_DEPTH 4096
#define OUTFIFO_0_IN_SINGLE_CLOCK_MODE 1
#define OUTFIFO_0_IN_SYMBOLS_PER_BEAT 1
#define OUTFIFO_0_IN_USE_AVALONMM_READ_SLAVE 0
#define OUTFIFO_0_IN_USE_AVALONMM_WRITE_SLAVE 1
#define OUTFIFO_0_IN_USE_AVALONST_SINK 0
#define OUTFIFO_0_IN_USE_AVALONST_SOURCE 1
#define OUTFIFO_0_IN_USE_BACKPRESSURE 1
#define OUTFIFO_0_IN_USE_IRQ 0
#define OUTFIFO_0_IN_USE_PACKET 0
#define OUTFIFO_0_IN_USE_READ_CONTROL 0
#define OUTFIFO_0_IN_USE_REGISTER 0
#define OUTFIFO_0_IN_USE_WRITE_CONTROL 1

/*
 * Macros for device 'infifo_0_in_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'INFIFO_0_IN_CSR_'.
 * The prefix is the slave descriptor.
 */
#define INFIFO_0_IN_CSR_COMPONENT_TYPE altera_avalon_fifo
#define INFIFO_0_IN_CSR_COMPONENT_NAME infifo_0
#define INFIFO_0_IN_CSR_BASE 0x5000040
#define INFIFO_0_IN_CSR_SPAN 32
#define INFIFO_0_IN_CSR_END 0x500005f
#define INFIFO_0_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 64
#define INFIFO_0_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define INFIFO_0_IN_CSR_BITS_PER_SYMBOL 32
#define INFIFO_0_IN_CSR_CHANNEL_WIDTH 0
#define INFIFO_0_IN_CSR_ERROR_WIDTH 0
#define INFIFO_0_IN_CSR_FIFO_DEPTH 8192
#define INFIFO_0_IN_CSR_SINGLE_CLOCK_MODE 1
#define INFIFO_0_IN_CSR_SYMBOLS_PER_BEAT 1
#define INFIFO_0_IN_CSR_USE_AVALONMM_READ_SLAVE 1
#define INFIFO_0_IN_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define INFIFO_0_IN_CSR_USE_AVALONST_SINK 1
#define INFIFO_0_IN_CSR_USE_AVALONST_SOURCE 0
#define INFIFO_0_IN_CSR_USE_BACKPRESSURE 0
#define INFIFO_0_IN_CSR_USE_IRQ 0
#define INFIFO_0_IN_CSR_USE_PACKET 0
#define INFIFO_0_IN_CSR_USE_READ_CONTROL 0
#define INFIFO_0_IN_CSR_USE_REGISTER 0
#define INFIFO_0_IN_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'outfifo_0_in_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'OUTFIFO_0_IN_CSR_'.
 * The prefix is the slave descriptor.
 */
#define OUTFIFO_0_IN_CSR_COMPONENT_TYPE altera_avalon_fifo
#define OUTFIFO_0_IN_CSR_COMPONENT_NAME outfifo_0
#define OUTFIFO_0_IN_CSR_BASE 0x5000060
#define OUTFIFO_0_IN_CSR_SPAN 32
#define OUTFIFO_0_IN_CSR_END 0x500007f
#define OUTFIFO_0_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 64
#define OUTFIFO_0_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define OUTFIFO_0_IN_CSR_BITS_PER_SYMBOL 32
#define OUTFIFO_0_IN_CSR_CHANNEL_WIDTH 0
#define OUTFIFO_0_IN_CSR_ERROR_WIDTH 0
#define OUTFIFO_0_IN_CSR_FIFO_DEPTH 4096
#define OUTFIFO_0_IN_CSR_SINGLE_CLOCK_MODE 1
#define OUTFIFO_0_IN_CSR_SYMBOLS_PER_BEAT 1
#define OUTFIFO_0_IN_CSR_USE_AVALONMM_READ_SLAVE 0
#define OUTFIFO_0_IN_CSR_USE_AVALONMM_WRITE_SLAVE 1
#define OUTFIFO_0_IN_CSR_USE_AVALONST_SINK 0
#define OUTFIFO_0_IN_CSR_USE_AVALONST_SOURCE 1
#define OUTFIFO_0_IN_CSR_USE_BACKPRESSURE 1
#define OUTFIFO_0_IN_CSR_USE_IRQ 0
#define OUTFIFO_0_IN_CSR_USE_PACKET 0
#define OUTFIFO_0_IN_CSR_USE_READ_CONTROL 0
#define OUTFIFO_0_IN_CSR_USE_REGISTER 0
#define OUTFIFO_0_IN_CSR_USE_WRITE_CONTROL 1


#endif /* _ALTERA_HPS_SOC_SYSTEM_H_ */
