
NUCLEO_G474RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000143cc  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001664  080145b0  080145b0  000155b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.exidx    00000008  08015c14  08015c14  00016c14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .data         00000294  20000000  08015c1c  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          000008cc  20000294  08015eb0  00017294  2**2
                  ALLOC
  6 ._user_heap_stack 00000600  20000b60  08015eb0  00017b60  2**0
                  ALLOC
  7 .ARM.attributes 00000030  00000000  00000000  00017294  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001f8cc  00000000  00000000  000172c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_abbrev 00003a5d  00000000  00000000  00036b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_aranges 000018f8  00000000  00000000  0003a5f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_rnglists 00001368  00000000  00000000  0003bee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_macro  0002afed  00000000  00000000  0003d250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line   00020590  00000000  00000000  0006823d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_str    0010ede1  00000000  00000000  000887cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .comment      00000043  00000000  00000000  001975ae  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000081e4  00000000  00000000  001975f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line_str 0000003e  00000000  00000000  0019f7d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <Pec15_Calc>:
uint16_t Pec15_Calc
( 
uint8_t len, /* Number of bytes that will be used to calculate a PEC */
uint8_t *data /* Array of data that will be used to calculate  a PEC */								 
)
{
 8001030:	b480      	push	{r7}
 8001032:	b085      	sub	sp, #20
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	6039      	str	r1, [r7, #0]
 800103a:	71fb      	strb	r3, [r7, #7]
  uint16_t remainder,addr;
  remainder = 16; /* initialize the PEC */
 800103c:	2310      	movs	r3, #16
 800103e:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i = 0; i<len; i++) /* loops for each byte in data array */
 8001040:	2300      	movs	r3, #0
 8001042:	737b      	strb	r3, [r7, #13]
 8001044:	e019      	b.n	800107a <Pec15_Calc+0x4a>
  {
    addr = (((remainder>>7)^data[i])&0xff);/* calculate PEC table address */
 8001046:	89fb      	ldrh	r3, [r7, #14]
 8001048:	09db      	lsrs	r3, r3, #7
 800104a:	b29b      	uxth	r3, r3
 800104c:	7b7a      	ldrb	r2, [r7, #13]
 800104e:	6839      	ldr	r1, [r7, #0]
 8001050:	440a      	add	r2, r1
 8001052:	7812      	ldrb	r2, [r2, #0]
 8001054:	4053      	eors	r3, r2
 8001056:	b29b      	uxth	r3, r3
 8001058:	b2db      	uxtb	r3, r3
 800105a:	817b      	strh	r3, [r7, #10]
    remainder = ((remainder<<8)^Crc15Table[addr]);
 800105c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001060:	021b      	lsls	r3, r3, #8
 8001062:	b21a      	sxth	r2, r3
 8001064:	897b      	ldrh	r3, [r7, #10]
 8001066:	490b      	ldr	r1, [pc, #44]	@ (8001094 <Pec15_Calc+0x64>)
 8001068:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800106c:	b21b      	sxth	r3, r3
 800106e:	4053      	eors	r3, r2
 8001070:	b21b      	sxth	r3, r3
 8001072:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i = 0; i<len; i++) /* loops for each byte in data array */
 8001074:	7b7b      	ldrb	r3, [r7, #13]
 8001076:	3301      	adds	r3, #1
 8001078:	737b      	strb	r3, [r7, #13]
 800107a:	7b7a      	ldrb	r2, [r7, #13]
 800107c:	79fb      	ldrb	r3, [r7, #7]
 800107e:	429a      	cmp	r2, r3
 8001080:	d3e1      	bcc.n	8001046 <Pec15_Calc+0x16>
  }
  return(remainder*2);/* The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2 */
 8001082:	89fb      	ldrh	r3, [r7, #14]
 8001084:	005b      	lsls	r3, r3, #1
 8001086:	b29b      	uxth	r3, r3
}
 8001088:	4618      	mov	r0, r3
 800108a:	3714      	adds	r7, #20
 800108c:	46bd      	mov	sp, r7
 800108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001092:	4770      	bx	lr
 8001094:	08015598 	.word	0x08015598

08001098 <pec10_calc>:

uint16_t pec10_calc( bool bIsRxCmd, int nLength, uint8_t *pDataBuf)
{
 8001098:	b480      	push	{r7}
 800109a:	b087      	sub	sp, #28
 800109c:	af00      	add	r7, sp, #0
 800109e:	4603      	mov	r3, r0
 80010a0:	60b9      	str	r1, [r7, #8]
 80010a2:	607a      	str	r2, [r7, #4]
 80010a4:	73fb      	strb	r3, [r7, #15]
    uint16_t nRemainder = 16u; /* PEC_SEED */
 80010a6:	2310      	movs	r3, #16
 80010a8:	82fb      	strh	r3, [r7, #22]
    /* x10 + x7 + x3 + x2 + x + 1 <- the CRC10 polynomial 100 1000 1111 */
    uint16_t nPolynomial = 0x8Fu;
 80010aa:	238f      	movs	r3, #143	@ 0x8f
 80010ac:	827b      	strh	r3, [r7, #18]
    uint8_t nByteIndex, nBitIndex;
  
    for (nByteIndex = 0u; nByteIndex < nLength; ++nByteIndex)
 80010ae:	2300      	movs	r3, #0
 80010b0:	757b      	strb	r3, [r7, #21]
 80010b2:	e024      	b.n	80010fe <pec10_calc+0x66>
  {
    /* Bring the next byte into the remainder. */
        nRemainder ^= (uint16_t)((uint16_t)pDataBuf[nByteIndex] << 2u);
 80010b4:	7d7b      	ldrb	r3, [r7, #21]
 80010b6:	687a      	ldr	r2, [r7, #4]
 80010b8:	4413      	add	r3, r2
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	b29a      	uxth	r2, r3
 80010c0:	8afb      	ldrh	r3, [r7, #22]
 80010c2:	4053      	eors	r3, r2
 80010c4:	82fb      	strh	r3, [r7, #22]
 
    /* Perform modulo-2 division, a bit at a time.*/
        for (nBitIndex = 8u; nBitIndex > 0u; --nBitIndex)
 80010c6:	2308      	movs	r3, #8
 80010c8:	753b      	strb	r3, [r7, #20]
 80010ca:	e012      	b.n	80010f2 <pec10_calc+0x5a>
    {
      /* Try to divide the current data bit. */
            if ((nRemainder & 0x200u) > 0u)
 80010cc:	8afb      	ldrh	r3, [r7, #22]
 80010ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d007      	beq.n	80010e6 <pec10_calc+0x4e>
      {
                nRemainder = (uint16_t)((nRemainder << 1u));
 80010d6:	8afb      	ldrh	r3, [r7, #22]
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	82fb      	strh	r3, [r7, #22]
                nRemainder = (uint16_t)(nRemainder ^ nPolynomial);
 80010dc:	8afa      	ldrh	r2, [r7, #22]
 80010de:	8a7b      	ldrh	r3, [r7, #18]
 80010e0:	4053      	eors	r3, r2
 80010e2:	82fb      	strh	r3, [r7, #22]
 80010e4:	e002      	b.n	80010ec <pec10_calc+0x54>
      }
      else
      {
                nRemainder = (uint16_t)(nRemainder << 1u);
 80010e6:	8afb      	ldrh	r3, [r7, #22]
 80010e8:	005b      	lsls	r3, r3, #1
 80010ea:	82fb      	strh	r3, [r7, #22]
        for (nBitIndex = 8u; nBitIndex > 0u; --nBitIndex)
 80010ec:	7d3b      	ldrb	r3, [r7, #20]
 80010ee:	3b01      	subs	r3, #1
 80010f0:	753b      	strb	r3, [r7, #20]
 80010f2:	7d3b      	ldrb	r3, [r7, #20]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d1e9      	bne.n	80010cc <pec10_calc+0x34>
    for (nByteIndex = 0u; nByteIndex < nLength; ++nByteIndex)
 80010f8:	7d7b      	ldrb	r3, [r7, #21]
 80010fa:	3301      	adds	r3, #1
 80010fc:	757b      	strb	r3, [r7, #21]
 80010fe:	7d7b      	ldrb	r3, [r7, #21]
 8001100:	68ba      	ldr	r2, [r7, #8]
 8001102:	429a      	cmp	r2, r3
 8001104:	dcd6      	bgt.n	80010b4 <pec10_calc+0x1c>
      }
    }
  }
 
    /* If array is from received buffer add command counter to crc calculation */
    if (bIsRxCmd == true)
 8001106:	7bfb      	ldrb	r3, [r7, #15]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d00e      	beq.n	800112a <pec10_calc+0x92>
  {  
        nRemainder ^= (uint16_t)(((uint16_t)pDataBuf[nLength] & (uint8_t)0xFC) << 2u);
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	687a      	ldr	r2, [r7, #4]
 8001110:	4413      	add	r3, r2
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	b21b      	sxth	r3, r3
 8001116:	009b      	lsls	r3, r3, #2
 8001118:	b21b      	sxth	r3, r3
 800111a:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
 800111e:	b21a      	sxth	r2, r3
 8001120:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001124:	4053      	eors	r3, r2
 8001126:	b21b      	sxth	r3, r3
 8001128:	82fb      	strh	r3, [r7, #22]
  }
  /* Perform modulo-2 division, a bit at a time */
    for (nBitIndex = 6u; nBitIndex > 0u; --nBitIndex)
 800112a:	2306      	movs	r3, #6
 800112c:	753b      	strb	r3, [r7, #20]
 800112e:	e012      	b.n	8001156 <pec10_calc+0xbe>
  {
    /* Try to divide the current data bit */
        if ((nRemainder & 0x200u) > 0u)
 8001130:	8afb      	ldrh	r3, [r7, #22]
 8001132:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001136:	2b00      	cmp	r3, #0
 8001138:	d007      	beq.n	800114a <pec10_calc+0xb2>
    {
            nRemainder = (uint16_t)((nRemainder << 1u));
 800113a:	8afb      	ldrh	r3, [r7, #22]
 800113c:	005b      	lsls	r3, r3, #1
 800113e:	82fb      	strh	r3, [r7, #22]
            nRemainder = (uint16_t)(nRemainder ^ nPolynomial);
 8001140:	8afa      	ldrh	r2, [r7, #22]
 8001142:	8a7b      	ldrh	r3, [r7, #18]
 8001144:	4053      	eors	r3, r2
 8001146:	82fb      	strh	r3, [r7, #22]
 8001148:	e002      	b.n	8001150 <pec10_calc+0xb8>
    }
    else
    {
            nRemainder = (uint16_t)((nRemainder << 1u));
 800114a:	8afb      	ldrh	r3, [r7, #22]
 800114c:	005b      	lsls	r3, r3, #1
 800114e:	82fb      	strh	r3, [r7, #22]
    for (nBitIndex = 6u; nBitIndex > 0u; --nBitIndex)
 8001150:	7d3b      	ldrb	r3, [r7, #20]
 8001152:	3b01      	subs	r3, #1
 8001154:	753b      	strb	r3, [r7, #20]
 8001156:	7d3b      	ldrb	r3, [r7, #20]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d1e9      	bne.n	8001130 <pec10_calc+0x98>
    }
  }
    return ((uint16_t)(nRemainder & 0x3FFu));
 800115c:	8afb      	ldrh	r3, [r7, #22]
 800115e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001162:	b29b      	uxth	r3, r3
}
 8001164:	4618      	mov	r0, r3
 8001166:	371c      	adds	r7, #28
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr

08001170 <spiSendCmd>:
* @return None
*
*******************************************************************************
*/
void spiSendCmd(uint8_t tx_cmd[2])
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  uint8_t cmd[4];
  uint16_t cmd_pec;	
  cmd[0] = tx_cmd[0];
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	723b      	strb	r3, [r7, #8]
  cmd[1] =  tx_cmd[1];
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	785b      	ldrb	r3, [r3, #1]
 8001182:	727b      	strb	r3, [r7, #9]
  cmd_pec = Pec15_Calc(2, cmd);
 8001184:	f107 0308 	add.w	r3, r7, #8
 8001188:	4619      	mov	r1, r3
 800118a:	2002      	movs	r0, #2
 800118c:	f7ff ff50 	bl	8001030 <Pec15_Calc>
 8001190:	4603      	mov	r3, r0
 8001192:	81fb      	strh	r3, [r7, #14]
  cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001194:	89fb      	ldrh	r3, [r7, #14]
 8001196:	0a1b      	lsrs	r3, r3, #8
 8001198:	b29b      	uxth	r3, r3
 800119a:	b2db      	uxtb	r3, r3
 800119c:	72bb      	strb	r3, [r7, #10]
  cmd[3] = (uint8_t)(cmd_pec);
 800119e:	89fb      	ldrh	r3, [r7, #14]
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	72fb      	strb	r3, [r7, #11]
  adBmsCsLow();
 80011a4:	f006 fc7e 	bl	8007aa4 <adBmsCsLow>
  spiWriteBytes(4, &cmd[0]);
 80011a8:	f107 0308 	add.w	r3, r7, #8
 80011ac:	4619      	mov	r1, r3
 80011ae:	2004      	movs	r0, #4
 80011b0:	f006 fc90 	bl	8007ad4 <spiWriteBytes>
  adBmsCsHigh();
 80011b4:	f006 fc82 	bl	8007abc <adBmsCsHigh>
}
 80011b8:	bf00      	nop
 80011ba:	3710      	adds	r7, #16
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <spiReadData>:
uint8_t *rx_data,
uint8_t *pec_error,
uint8_t *cmd_cntr,
uint8_t regData_size
)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b08c      	sub	sp, #48	@ 0x30
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	60b9      	str	r1, [r7, #8]
 80011c8:	607a      	str	r2, [r7, #4]
 80011ca:	603b      	str	r3, [r7, #0]
 80011cc:	4603      	mov	r3, r0
 80011ce:	73fb      	strb	r3, [r7, #15]
  uint8_t *data, *copyArray, src_address = 0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint16_t cmd_pec, received_pec, calculated_pec;
  uint8_t BYTES_IN_REG = regData_size;
 80011d6:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80011da:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  uint8_t RX_BUFFER = (regData_size * tIC);
 80011de:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 80011e2:	7bfb      	ldrb	r3, [r7, #15]
 80011e4:	fb12 f303 	smulbb	r3, r2, r3
 80011e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  
  data = (uint8_t *)calloc(RX_BUFFER, sizeof(uint8_t));
 80011ec:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80011f0:	2101      	movs	r1, #1
 80011f2:	4618      	mov	r0, r3
 80011f4:	f00e fd98 	bl	800fd28 <calloc>
 80011f8:	4603      	mov	r3, r0
 80011fa:	627b      	str	r3, [r7, #36]	@ 0x24
  copyArray = (uint8_t *)calloc(BYTES_IN_REG, sizeof(uint8_t));
 80011fc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001200:	2101      	movs	r1, #1
 8001202:	4618      	mov	r0, r3
 8001204:	f00e fd90 	bl	800fd28 <calloc>
 8001208:	4603      	mov	r3, r0
 800120a:	623b      	str	r3, [r7, #32]
  if((data == NULL) || (copyArray == NULL))
 800120c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800120e:	2b00      	cmp	r3, #0
 8001210:	d002      	beq.n	8001218 <spiReadData+0x58>
 8001212:	6a3b      	ldr	r3, [r7, #32]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d105      	bne.n	8001224 <spiReadData+0x64>
  {
   #ifdef MBED     
    pc.printf(" Failed to allocate spi read data memory \n");
    #else
    printf(" Failed to allocate spi read data memory \n");
 8001218:	486c      	ldr	r0, [pc, #432]	@ (80013cc <spiReadData+0x20c>)
 800121a:	f00f fe07 	bl	8010e2c <puts>
    #endif	  
    exit(0);
 800121e:	2000      	movs	r0, #0
 8001220:	f00e fd9e 	bl	800fd60 <exit>
  }
  else
  {
    uint8_t cmd[4];
    cmd[0] = tx_cmd[0];
 8001224:	68bb      	ldr	r3, [r7, #8]
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	753b      	strb	r3, [r7, #20]
    cmd[1] = tx_cmd[1];
 800122a:	68bb      	ldr	r3, [r7, #8]
 800122c:	785b      	ldrb	r3, [r3, #1]
 800122e:	757b      	strb	r3, [r7, #21]
    cmd_pec = Pec15_Calc(2, cmd);
 8001230:	f107 0314 	add.w	r3, r7, #20
 8001234:	4619      	mov	r1, r3
 8001236:	2002      	movs	r0, #2
 8001238:	f7ff fefa 	bl	8001030 <Pec15_Calc>
 800123c:	4603      	mov	r3, r0
 800123e:	83fb      	strh	r3, [r7, #30]
    cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001240:	8bfb      	ldrh	r3, [r7, #30]
 8001242:	0a1b      	lsrs	r3, r3, #8
 8001244:	b29b      	uxth	r3, r3
 8001246:	b2db      	uxtb	r3, r3
 8001248:	75bb      	strb	r3, [r7, #22]
    cmd[3] = (uint8_t)(cmd_pec);
 800124a:	8bfb      	ldrh	r3, [r7, #30]
 800124c:	b2db      	uxtb	r3, r3
 800124e:	75fb      	strb	r3, [r7, #23]
    adBmsWakeupIc(tIC);
 8001250:	7bfb      	ldrb	r3, [r7, #15]
 8001252:	4618      	mov	r0, r3
 8001254:	f006 fc70 	bl	8007b38 <adBmsWakeupIc>
    adBmsCsLow();
 8001258:	f006 fc24 	bl	8007aa4 <adBmsCsLow>
    spiWriteReadBytes(&cmd[0], &data[0], RX_BUFFER);                 /* Read the configuration data of all ICs on the daisy chain into readdata array */
 800125c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001260:	b29a      	uxth	r2, r3
 8001262:	f107 0314 	add.w	r3, r7, #20
 8001266:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001268:	4618      	mov	r0, r3
 800126a:	f006 fc47 	bl	8007afc <spiWriteReadBytes>
    adBmsCsHigh();
 800126e:	f006 fc25 	bl	8007abc <adBmsCsHigh>
    for (uint8_t current_ic = 0; current_ic < tIC; current_ic++)     /* executes for each ic in the daisy chain and packs the data */
 8001272:	2300      	movs	r3, #0
 8001274:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001278:	e097      	b.n	80013aa <spiReadData+0x1ea>
    {																																      /* Into the r_comm array as well as check the received data for any bit errors */
      for (uint8_t current_byte = 0; current_byte < (BYTES_IN_REG); current_byte++)
 800127a:	2300      	movs	r3, #0
 800127c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8001280:	e01e      	b.n	80012c0 <spiReadData+0x100>
      {
        rx_data[(current_ic*BYTES_IN_REG)+current_byte] = data[current_byte + (current_ic*BYTES_IN_REG)];
 8001282:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001286:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800128a:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 800128e:	fb01 f303 	mul.w	r3, r1, r3
 8001292:	4413      	add	r3, r2
 8001294:	461a      	mov	r2, r3
 8001296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001298:	441a      	add	r2, r3
 800129a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800129e:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 80012a2:	fb03 f101 	mul.w	r1, r3, r1
 80012a6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80012aa:	440b      	add	r3, r1
 80012ac:	4619      	mov	r1, r3
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	440b      	add	r3, r1
 80012b2:	7812      	ldrb	r2, [r2, #0]
 80012b4:	701a      	strb	r2, [r3, #0]
      for (uint8_t current_byte = 0; current_byte < (BYTES_IN_REG); current_byte++)
 80012b6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80012ba:	3301      	adds	r3, #1
 80012bc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80012c0:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80012c4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d3da      	bcc.n	8001282 <spiReadData+0xc2>
      }
      /* Get command counter value */
      cmd_cntr[current_ic] = (data[(current_ic * BYTES_IN_REG) + (BYTES_IN_REG - 2)] >> 2);
 80012cc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80012d0:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80012d4:	fb03 f202 	mul.w	r2, r3, r2
 80012d8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80012dc:	3b02      	subs	r3, #2
 80012de:	4413      	add	r3, r2
 80012e0:	461a      	mov	r2, r3
 80012e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012e4:	4413      	add	r3, r2
 80012e6:	781a      	ldrb	r2, [r3, #0]
 80012e8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80012ec:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80012ee:	440b      	add	r3, r1
 80012f0:	0892      	lsrs	r2, r2, #2
 80012f2:	b2d2      	uxtb	r2, r2
 80012f4:	701a      	strb	r2, [r3, #0]
      /* Get received pec value from ic*/
      received_pec = (uint16_t)(((data[(current_ic * BYTES_IN_REG) + (BYTES_IN_REG - 2)] & 0x03) << 8) | data[(current_ic * BYTES_IN_REG) + (BYTES_IN_REG - 1)]);
 80012f6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80012fa:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80012fe:	fb03 f202 	mul.w	r2, r3, r2
 8001302:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001306:	3b02      	subs	r3, #2
 8001308:	4413      	add	r3, r2
 800130a:	461a      	mov	r2, r3
 800130c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800130e:	4413      	add	r3, r2
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	b21b      	sxth	r3, r3
 8001314:	021b      	lsls	r3, r3, #8
 8001316:	b21b      	sxth	r3, r3
 8001318:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800131c:	b21a      	sxth	r2, r3
 800131e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001322:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 8001326:	fb03 f101 	mul.w	r1, r3, r1
 800132a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800132e:	3b01      	subs	r3, #1
 8001330:	440b      	add	r3, r1
 8001332:	4619      	mov	r1, r3
 8001334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001336:	440b      	add	r3, r1
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	b21b      	sxth	r3, r3
 800133c:	4313      	orrs	r3, r2
 800133e:	b21b      	sxth	r3, r3
 8001340:	83bb      	strh	r3, [r7, #28]
      /* Copy each ic correspond data + pec value for calculate data pec */
      memcpy(&copyArray[0], &data[src_address], BYTES_IN_REG);
 8001342:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001346:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001348:	4413      	add	r3, r2
 800134a:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800134e:	4619      	mov	r1, r3
 8001350:	6a38      	ldr	r0, [r7, #32]
 8001352:	f00f fefc 	bl	801114e <memcpy>
      src_address = ((current_ic+1) * (regData_size));
 8001356:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800135a:	3301      	adds	r3, #1
 800135c:	b2db      	uxtb	r3, r3
 800135e:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8001362:	fb12 f303 	smulbb	r3, r2, r3
 8001366:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      /* Calculate data pec */
      calculated_pec = (uint16_t)pec10_calc(true, (BYTES_IN_REG-2), &copyArray[0]);
 800136a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800136e:	3b02      	subs	r3, #2
 8001370:	6a3a      	ldr	r2, [r7, #32]
 8001372:	4619      	mov	r1, r3
 8001374:	2001      	movs	r0, #1
 8001376:	f7ff fe8f 	bl	8001098 <pec10_calc>
 800137a:	4603      	mov	r3, r0
 800137c:	837b      	strh	r3, [r7, #26]
      /* Match received pec with calculated pec */
      if (received_pec == calculated_pec){ pec_error[current_ic] = 0; }/* If no error is there value set to 0 */
 800137e:	8bba      	ldrh	r2, [r7, #28]
 8001380:	8b7b      	ldrh	r3, [r7, #26]
 8001382:	429a      	cmp	r2, r3
 8001384:	d106      	bne.n	8001394 <spiReadData+0x1d4>
 8001386:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800138a:	683a      	ldr	r2, [r7, #0]
 800138c:	4413      	add	r3, r2
 800138e:	2200      	movs	r2, #0
 8001390:	701a      	strb	r2, [r3, #0]
 8001392:	e005      	b.n	80013a0 <spiReadData+0x1e0>
      else{ pec_error[current_ic] = 1; }                               /* If error is there value set to 1 */                         
 8001394:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001398:	683a      	ldr	r2, [r7, #0]
 800139a:	4413      	add	r3, r2
 800139c:	2201      	movs	r2, #1
 800139e:	701a      	strb	r2, [r3, #0]
    for (uint8_t current_ic = 0; current_ic < tIC; current_ic++)     /* executes for each ic in the daisy chain and packs the data */
 80013a0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80013a4:	3301      	adds	r3, #1
 80013a6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80013aa:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80013ae:	7bfb      	ldrb	r3, [r7, #15]
 80013b0:	429a      	cmp	r2, r3
 80013b2:	f4ff af62 	bcc.w	800127a <spiReadData+0xba>
    }
  }
  free(data);
 80013b6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80013b8:	f00e fcec 	bl	800fd94 <free>
  free(copyArray);
 80013bc:	6a38      	ldr	r0, [r7, #32]
 80013be:	f00e fce9 	bl	800fd94 <free>
}
 80013c2:	bf00      	nop
 80013c4:	3730      	adds	r7, #48	@ 0x30
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	080145b0 	.word	0x080145b0

080013d0 <adBmsReadData>:
* @return None 
*
*******************************************************************************
*/
void adBmsReadData(uint8_t tIC, cell_asic *ic, uint8_t cmd_arg[2], TYPE type, GRP group)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b090      	sub	sp, #64	@ 0x40
 80013d4:	af02      	add	r7, sp, #8
 80013d6:	60b9      	str	r1, [r7, #8]
 80013d8:	607a      	str	r2, [r7, #4]
 80013da:	461a      	mov	r2, r3
 80013dc:	4603      	mov	r3, r0
 80013de:	73fb      	strb	r3, [r7, #15]
 80013e0:	4613      	mov	r3, r2
 80013e2:	73bb      	strb	r3, [r7, #14]
  uint16_t rBuff_size;
  uint8_t regData_size;
  if(group == ALL_GRP)
 80013e4:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d142      	bne.n	8001472 <adBmsReadData+0xa2>
  {
    if(type == Rdcvall){rBuff_size = RDCVALL_SIZE; regData_size = RDCVALL_SIZE;}
 80013ec:	7bbb      	ldrb	r3, [r7, #14]
 80013ee:	2b0c      	cmp	r3, #12
 80013f0:	d105      	bne.n	80013fe <adBmsReadData+0x2e>
 80013f2:	2322      	movs	r3, #34	@ 0x22
 80013f4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80013f6:	2322      	movs	r3, #34	@ 0x22
 80013f8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 80013fc:	e040      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdsall){rBuff_size = RDSALL_SIZE; regData_size = RDSALL_SIZE;}
 80013fe:	7bbb      	ldrb	r3, [r7, #14]
 8001400:	2b0e      	cmp	r3, #14
 8001402:	d105      	bne.n	8001410 <adBmsReadData+0x40>
 8001404:	2322      	movs	r3, #34	@ 0x22
 8001406:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001408:	2322      	movs	r3, #34	@ 0x22
 800140a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 800140e:	e037      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdacall){rBuff_size = RDACALL_SIZE; regData_size = RDACALL_SIZE;}
 8001410:	7bbb      	ldrb	r3, [r7, #14]
 8001412:	2b0d      	cmp	r3, #13
 8001414:	d105      	bne.n	8001422 <adBmsReadData+0x52>
 8001416:	2322      	movs	r3, #34	@ 0x22
 8001418:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800141a:	2322      	movs	r3, #34	@ 0x22
 800141c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001420:	e02e      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdfcall){rBuff_size = RDFCALL_SIZE; regData_size = RDFCALL_SIZE;}
 8001422:	7bbb      	ldrb	r3, [r7, #14]
 8001424:	2b11      	cmp	r3, #17
 8001426:	d105      	bne.n	8001434 <adBmsReadData+0x64>
 8001428:	2322      	movs	r3, #34	@ 0x22
 800142a:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800142c:	2322      	movs	r3, #34	@ 0x22
 800142e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001432:	e025      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdcsall){rBuff_size = RDCSALL_SIZE; regData_size = RDCSALL_SIZE;}
 8001434:	7bbb      	ldrb	r3, [r7, #14]
 8001436:	2b0f      	cmp	r3, #15
 8001438:	d105      	bne.n	8001446 <adBmsReadData+0x76>
 800143a:	2342      	movs	r3, #66	@ 0x42
 800143c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800143e:	2342      	movs	r3, #66	@ 0x42
 8001440:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001444:	e01c      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdasall){rBuff_size = RDASALL_SIZE; regData_size = RDASALL_SIZE;}
 8001446:	7bbb      	ldrb	r3, [r7, #14]
 8001448:	2b12      	cmp	r3, #18
 800144a:	d105      	bne.n	8001458 <adBmsReadData+0x88>
 800144c:	2346      	movs	r3, #70	@ 0x46
 800144e:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001450:	2346      	movs	r3, #70	@ 0x46
 8001452:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001456:	e013      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdacsall){rBuff_size = RDACSALL_SIZE; regData_size = RDACSALL_SIZE;}
 8001458:	7bbb      	ldrb	r3, [r7, #14]
 800145a:	2b10      	cmp	r3, #16
 800145c:	d105      	bne.n	800146a <adBmsReadData+0x9a>
 800145e:	2342      	movs	r3, #66	@ 0x42
 8001460:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001462:	2342      	movs	r3, #66	@ 0x42
 8001464:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001468:	e00a      	b.n	8001480 <adBmsReadData+0xb0>
    else{printf("Read All cmd wrong type select \n");}
 800146a:	48bc      	ldr	r0, [pc, #752]	@ (800175c <adBmsReadData+0x38c>)
 800146c:	f00f fcde 	bl	8010e2c <puts>
 8001470:	e006      	b.n	8001480 <adBmsReadData+0xb0>
  }
  else{rBuff_size = (tIC * RX_DATA); regData_size = RX_DATA;}
 8001472:	7bfb      	ldrb	r3, [r7, #15]
 8001474:	b29b      	uxth	r3, r3
 8001476:	00db      	lsls	r3, r3, #3
 8001478:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800147a:	2308      	movs	r3, #8
 800147c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  uint8_t *read_buffer, *pec_error, *cmd_count;
  read_buffer = (uint8_t *)calloc(rBuff_size, sizeof(uint8_t));
 8001480:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001482:	2101      	movs	r1, #1
 8001484:	4618      	mov	r0, r3
 8001486:	f00e fc4f 	bl	800fd28 <calloc>
 800148a:	4603      	mov	r3, r0
 800148c:	61bb      	str	r3, [r7, #24]
  pec_error = (uint8_t *)calloc(tIC, sizeof(uint8_t)); 
 800148e:	7bfb      	ldrb	r3, [r7, #15]
 8001490:	2101      	movs	r1, #1
 8001492:	4618      	mov	r0, r3
 8001494:	f00e fc48 	bl	800fd28 <calloc>
 8001498:	4603      	mov	r3, r0
 800149a:	617b      	str	r3, [r7, #20]
  cmd_count = (uint8_t *)calloc(tIC, sizeof(uint8_t));
 800149c:	7bfb      	ldrb	r3, [r7, #15]
 800149e:	2101      	movs	r1, #1
 80014a0:	4618      	mov	r0, r3
 80014a2:	f00e fc41 	bl	800fd28 <calloc>
 80014a6:	4603      	mov	r3, r0
 80014a8:	613b      	str	r3, [r7, #16]
  if((pec_error == NULL) || (cmd_count == NULL) || (read_buffer == NULL))
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d005      	beq.n	80014bc <adBmsReadData+0xec>
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d002      	beq.n	80014bc <adBmsReadData+0xec>
 80014b6:	69bb      	ldr	r3, [r7, #24]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d105      	bne.n	80014c8 <adBmsReadData+0xf8>
  {
#ifdef MBED
    pc.printf(" Failed to allocate memory \n");
#else
    printf(" Failed to allocate memory \n");
 80014bc:	48a8      	ldr	r0, [pc, #672]	@ (8001760 <adBmsReadData+0x390>)
 80014be:	f00f fcb5 	bl	8010e2c <puts>
#endif
    exit(0);
 80014c2:	2000      	movs	r0, #0
 80014c4:	f00e fc4c 	bl	800fd60 <exit>
  }
  else
  {
    spiReadData(tIC, &cmd_arg[0], &read_buffer[0], &pec_error[0], &cmd_count[0], regData_size);
 80014c8:	7bf8      	ldrb	r0, [r7, #15]
 80014ca:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80014ce:	9301      	str	r3, [sp, #4]
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	9300      	str	r3, [sp, #0]
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	69ba      	ldr	r2, [r7, #24]
 80014d8:	6879      	ldr	r1, [r7, #4]
 80014da:	f7ff fe71 	bl	80011c0 <spiReadData>
    switch (type)
 80014de:	7bbb      	ldrb	r3, [r7, #14]
 80014e0:	2b12      	cmp	r3, #18
 80014e2:	f200 849e 	bhi.w	8001e22 <adBmsReadData+0xa52>
 80014e6:	a201      	add	r2, pc, #4	@ (adr r2, 80014ec <adBmsReadData+0x11c>)
 80014e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014ec:	080015a3 	.word	0x080015a3
 80014f0:	08001745 	.word	0x08001745
 80014f4:	080017b7 	.word	0x080017b7
 80014f8:	0800181f 	.word	0x0800181f
 80014fc:	080018ed 	.word	0x080018ed
 8001500:	0800160d 	.word	0x0800160d
 8001504:	08001675 	.word	0x08001675
 8001508:	080016dd 	.word	0x080016dd
 800150c:	08001539 	.word	0x08001539
 8001510:	08001887 	.word	0x08001887
 8001514:	08001955 	.word	0x08001955
 8001518:	08001e23 	.word	0x08001e23
 800151c:	080019bb 	.word	0x080019bb
 8001520:	08001a23 	.word	0x08001a23
 8001524:	08001a8b 	.word	0x08001a8b
 8001528:	08001b5b 	.word	0x08001b5b
 800152c:	08001c2b 	.word	0x08001c2b
 8001530:	08001af3 	.word	0x08001af3
 8001534:	08001cfb 	.word	0x08001cfb
    {
    case Config:
      adBms6830ParseConfig(tIC, ic, group, &read_buffer[0]);
 8001538:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 800153c:	7bf8      	ldrb	r0, [r7, #15]
 800153e:	69bb      	ldr	r3, [r7, #24]
 8001540:	68b9      	ldr	r1, [r7, #8]
 8001542:	f001 fa4a 	bl	80029da <adBms6830ParseConfig>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001546:	2300      	movs	r3, #0
 8001548:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 800154c:	e022      	b.n	8001594 <adBmsReadData+0x1c4>
      {							
        ic[cic].cccrc.cfgr_pec = pec_error[cic];
 800154e:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001552:	697a      	ldr	r2, [r7, #20]
 8001554:	441a      	add	r2, r3
 8001556:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800155a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800155e:	fb01 f303 	mul.w	r3, r1, r3
 8001562:	68b9      	ldr	r1, [r7, #8]
 8001564:	440b      	add	r3, r1
 8001566:	7812      	ldrb	r2, [r2, #0]
 8001568:	f883 2190 	strb.w	r2, [r3, #400]	@ 0x190
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 800156c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001570:	693a      	ldr	r2, [r7, #16]
 8001572:	441a      	add	r2, r3
 8001574:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001578:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800157c:	fb01 f303 	mul.w	r3, r1, r3
 8001580:	68b9      	ldr	r1, [r7, #8]
 8001582:	440b      	add	r3, r1
 8001584:	7812      	ldrb	r2, [r2, #0]
 8001586:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 800158a:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800158e:	3301      	adds	r3, #1
 8001590:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8001594:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8001598:	7bfb      	ldrb	r3, [r7, #15]
 800159a:	429a      	cmp	r2, r3
 800159c:	d3d7      	bcc.n	800154e <adBmsReadData+0x17e>
      }
      break;
 800159e:	f000 bc41 	b.w	8001e24 <adBmsReadData+0xa54>
      
    case Cell:
      adBms6830ParseCell(tIC, ic, group, &read_buffer[0]);
 80015a2:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80015a6:	7bf8      	ldrb	r0, [r7, #15]
 80015a8:	69bb      	ldr	r3, [r7, #24]
 80015aa:	68b9      	ldr	r1, [r7, #8]
 80015ac:	f001 fa36 	bl	8002a1c <adBms6830ParseCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80015b0:	2300      	movs	r3, #0
 80015b2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80015b6:	e022      	b.n	80015fe <adBmsReadData+0x22e>
      {							
        ic[cic].cccrc.cell_pec = pec_error[cic];
 80015b8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015bc:	697a      	ldr	r2, [r7, #20]
 80015be:	441a      	add	r2, r3
 80015c0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015c4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80015c8:	fb01 f303 	mul.w	r3, r1, r3
 80015cc:	68b9      	ldr	r1, [r7, #8]
 80015ce:	440b      	add	r3, r1
 80015d0:	7812      	ldrb	r2, [r2, #0]
 80015d2:	f883 2191 	strb.w	r2, [r3, #401]	@ 0x191
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80015d6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015da:	693a      	ldr	r2, [r7, #16]
 80015dc:	441a      	add	r2, r3
 80015de:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015e2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80015e6:	fb01 f303 	mul.w	r3, r1, r3
 80015ea:	68b9      	ldr	r1, [r7, #8]
 80015ec:	440b      	add	r3, r1
 80015ee:	7812      	ldrb	r2, [r2, #0]
 80015f0:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80015f4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015f8:	3301      	adds	r3, #1
 80015fa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80015fe:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8001602:	7bfb      	ldrb	r3, [r7, #15]
 8001604:	429a      	cmp	r2, r3
 8001606:	d3d7      	bcc.n	80015b8 <adBmsReadData+0x1e8>
      }
      break;
 8001608:	f000 bc0c 	b.w	8001e24 <adBmsReadData+0xa54>
      
    case AvgCell:
      adBms6830ParseAverageCell(tIC, ic, group, &read_buffer[0]);
 800160c:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001610:	7bf8      	ldrb	r0, [r7, #15]
 8001612:	69bb      	ldr	r3, [r7, #24]
 8001614:	68b9      	ldr	r1, [r7, #8]
 8001616:	f001 fcdd 	bl	8002fd4 <adBms6830ParseAverageCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800161a:	2300      	movs	r3, #0
 800161c:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8001620:	e022      	b.n	8001668 <adBmsReadData+0x298>
      {							
        ic[cic].cccrc.acell_pec = pec_error[cic];
 8001622:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001626:	697a      	ldr	r2, [r7, #20]
 8001628:	441a      	add	r2, r3
 800162a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800162e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001632:	fb01 f303 	mul.w	r3, r1, r3
 8001636:	68b9      	ldr	r1, [r7, #8]
 8001638:	440b      	add	r3, r1
 800163a:	7812      	ldrb	r2, [r2, #0]
 800163c:	f883 2192 	strb.w	r2, [r3, #402]	@ 0x192
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001640:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001644:	693a      	ldr	r2, [r7, #16]
 8001646:	441a      	add	r2, r3
 8001648:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800164c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001650:	fb01 f303 	mul.w	r3, r1, r3
 8001654:	68b9      	ldr	r1, [r7, #8]
 8001656:	440b      	add	r3, r1
 8001658:	7812      	ldrb	r2, [r2, #0]
 800165a:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 800165e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001662:	3301      	adds	r3, #1
 8001664:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8001668:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 800166c:	7bfb      	ldrb	r3, [r7, #15]
 800166e:	429a      	cmp	r2, r3
 8001670:	d3d7      	bcc.n	8001622 <adBmsReadData+0x252>
      }
      break;
 8001672:	e3d7      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case S_volt:
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[0]);
 8001674:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001678:	7bf8      	ldrb	r0, [r7, #15]
 800167a:	69bb      	ldr	r3, [r7, #24]
 800167c:	68b9      	ldr	r1, [r7, #8]
 800167e:	f001 ffa5 	bl	80035cc <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001682:	2300      	movs	r3, #0
 8001684:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8001688:	e022      	b.n	80016d0 <adBmsReadData+0x300>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 800168a:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800168e:	697a      	ldr	r2, [r7, #20]
 8001690:	441a      	add	r2, r3
 8001692:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8001696:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800169a:	fb01 f303 	mul.w	r3, r1, r3
 800169e:	68b9      	ldr	r1, [r7, #8]
 80016a0:	440b      	add	r3, r1
 80016a2:	7812      	ldrb	r2, [r2, #0]
 80016a4:	f883 2193 	strb.w	r2, [r3, #403]	@ 0x193
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80016a8:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80016ac:	693a      	ldr	r2, [r7, #16]
 80016ae:	441a      	add	r2, r3
 80016b0:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80016b4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80016b8:	fb01 f303 	mul.w	r3, r1, r3
 80016bc:	68b9      	ldr	r1, [r7, #8]
 80016be:	440b      	add	r3, r1
 80016c0:	7812      	ldrb	r2, [r2, #0]
 80016c2:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80016c6:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80016ca:	3301      	adds	r3, #1
 80016cc:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 80016d0:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 80016d4:	7bfb      	ldrb	r3, [r7, #15]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d3d7      	bcc.n	800168a <adBmsReadData+0x2ba>
      }
      break;
 80016da:	e3a3      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case F_volt:
      adBms6830ParseFCell(tIC, ic, group, &read_buffer[0]);
 80016dc:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80016e0:	7bf8      	ldrb	r0, [r7, #15]
 80016e2:	69bb      	ldr	r3, [r7, #24]
 80016e4:	68b9      	ldr	r1, [r7, #8]
 80016e6:	f002 fa6d 	bl	8003bc4 <adBms6830ParseFCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80016ea:	2300      	movs	r3, #0
 80016ec:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 80016f0:	e022      	b.n	8001738 <adBmsReadData+0x368>
      {							
        ic[cic].cccrc.fcell_pec = pec_error[cic];
 80016f2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80016f6:	697a      	ldr	r2, [r7, #20]
 80016f8:	441a      	add	r2, r3
 80016fa:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80016fe:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001702:	fb01 f303 	mul.w	r3, r1, r3
 8001706:	68b9      	ldr	r1, [r7, #8]
 8001708:	440b      	add	r3, r1
 800170a:	7812      	ldrb	r2, [r2, #0]
 800170c:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001710:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001714:	693a      	ldr	r2, [r7, #16]
 8001716:	441a      	add	r2, r3
 8001718:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800171c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001720:	fb01 f303 	mul.w	r3, r1, r3
 8001724:	68b9      	ldr	r1, [r7, #8]
 8001726:	440b      	add	r3, r1
 8001728:	7812      	ldrb	r2, [r2, #0]
 800172a:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 800172e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001732:	3301      	adds	r3, #1
 8001734:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8001738:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800173c:	7bfb      	ldrb	r3, [r7, #15]
 800173e:	429a      	cmp	r2, r3
 8001740:	d3d7      	bcc.n	80016f2 <adBmsReadData+0x322>
      }
      break;
 8001742:	e36f      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Aux:
      adBms6830ParseAux(tIC, ic, group, &read_buffer[0]);
 8001744:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001748:	7bf8      	ldrb	r0, [r7, #15]
 800174a:	69bb      	ldr	r3, [r7, #24]
 800174c:	68b9      	ldr	r1, [r7, #8]
 800174e:	f002 fd35 	bl	80041bc <adBms6830ParseAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001752:	2300      	movs	r3, #0
 8001754:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001758:	e027      	b.n	80017aa <adBmsReadData+0x3da>
 800175a:	bf00      	nop
 800175c:	080145dc 	.word	0x080145dc
 8001760:	080145fc 	.word	0x080145fc
      {
        ic[cic].cccrc.aux_pec = pec_error[cic];
 8001764:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001768:	697a      	ldr	r2, [r7, #20]
 800176a:	441a      	add	r2, r3
 800176c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001770:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001774:	fb01 f303 	mul.w	r3, r1, r3
 8001778:	68b9      	ldr	r1, [r7, #8]
 800177a:	440b      	add	r3, r1
 800177c:	7812      	ldrb	r2, [r2, #0]
 800177e:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001782:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001786:	693a      	ldr	r2, [r7, #16]
 8001788:	441a      	add	r2, r3
 800178a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800178e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001792:	fb01 f303 	mul.w	r3, r1, r3
 8001796:	68b9      	ldr	r1, [r7, #8]
 8001798:	440b      	add	r3, r1
 800179a:	7812      	ldrb	r2, [r2, #0]
 800179c:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80017a0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80017a4:	3301      	adds	r3, #1
 80017a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80017aa:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80017ae:	7bfb      	ldrb	r3, [r7, #15]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d3d7      	bcc.n	8001764 <adBmsReadData+0x394>
      }
      break;
 80017b4:	e336      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case RAux:
      adBms6830ParseRAux(tIC, ic, group, &read_buffer[0]);
 80017b6:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80017ba:	7bf8      	ldrb	r0, [r7, #15]
 80017bc:	69bb      	ldr	r3, [r7, #24]
 80017be:	68b9      	ldr	r1, [r7, #8]
 80017c0:	f002 ff4c 	bl	800465c <adBms6830ParseRAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80017c4:	2300      	movs	r3, #0
 80017c6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80017ca:	e022      	b.n	8001812 <adBmsReadData+0x442>
      {
        ic[cic].cccrc.raux_pec = pec_error[cic];
 80017cc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017d0:	697a      	ldr	r2, [r7, #20]
 80017d2:	441a      	add	r2, r3
 80017d4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017d8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80017dc:	fb01 f303 	mul.w	r3, r1, r3
 80017e0:	68b9      	ldr	r1, [r7, #8]
 80017e2:	440b      	add	r3, r1
 80017e4:	7812      	ldrb	r2, [r2, #0]
 80017e6:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80017ea:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017ee:	693a      	ldr	r2, [r7, #16]
 80017f0:	441a      	add	r2, r3
 80017f2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017f6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80017fa:	fb01 f303 	mul.w	r3, r1, r3
 80017fe:	68b9      	ldr	r1, [r7, #8]
 8001800:	440b      	add	r3, r1
 8001802:	7812      	ldrb	r2, [r2, #0]
 8001804:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001808:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800180c:	3301      	adds	r3, #1
 800180e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001812:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001816:	7bfb      	ldrb	r3, [r7, #15]
 8001818:	429a      	cmp	r2, r3
 800181a:	d3d7      	bcc.n	80017cc <adBmsReadData+0x3fc>
      }
      break;
 800181c:	e302      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Status:
      adBms6830ParseStatus(tIC, ic, group, &read_buffer[0]);
 800181e:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001822:	7bf8      	ldrb	r0, [r7, #15]
 8001824:	69bb      	ldr	r3, [r7, #24]
 8001826:	68b9      	ldr	r1, [r7, #8]
 8001828:	f003 ffea 	bl	8005800 <adBms6830ParseStatus>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800182c:	2300      	movs	r3, #0
 800182e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8001832:	e022      	b.n	800187a <adBmsReadData+0x4aa>
      {
        ic[cic].cccrc.stat_pec = pec_error[cic];
 8001834:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001838:	697a      	ldr	r2, [r7, #20]
 800183a:	441a      	add	r2, r3
 800183c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001840:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001844:	fb01 f303 	mul.w	r3, r1, r3
 8001848:	68b9      	ldr	r1, [r7, #8]
 800184a:	440b      	add	r3, r1
 800184c:	7812      	ldrb	r2, [r2, #0]
 800184e:	f883 2197 	strb.w	r2, [r3, #407]	@ 0x197
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001852:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001856:	693a      	ldr	r2, [r7, #16]
 8001858:	441a      	add	r2, r3
 800185a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800185e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001862:	fb01 f303 	mul.w	r3, r1, r3
 8001866:	68b9      	ldr	r1, [r7, #8]
 8001868:	440b      	add	r3, r1
 800186a:	7812      	ldrb	r2, [r2, #0]
 800186c:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001870:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001874:	3301      	adds	r3, #1
 8001876:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800187a:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800187e:	7bfb      	ldrb	r3, [r7, #15]
 8001880:	429a      	cmp	r2, r3
 8001882:	d3d7      	bcc.n	8001834 <adBmsReadData+0x464>
      }
      break;
 8001884:	e2ce      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Comm:
      adBms6830ParseComm(tIC, ic, &read_buffer[0]);
 8001886:	7bfb      	ldrb	r3, [r7, #15]
 8001888:	69ba      	ldr	r2, [r7, #24]
 800188a:	68b9      	ldr	r1, [r7, #8]
 800188c:	4618      	mov	r0, r3
 800188e:	f004 f831 	bl	80058f4 <adBms6830ParseComm>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001892:	2300      	movs	r3, #0
 8001894:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8001898:	e022      	b.n	80018e0 <adBmsReadData+0x510>
      {
        ic[cic].cccrc.comm_pec = pec_error[cic];
 800189a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800189e:	697a      	ldr	r2, [r7, #20]
 80018a0:	441a      	add	r2, r3
 80018a2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80018a6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80018aa:	fb01 f303 	mul.w	r3, r1, r3
 80018ae:	68b9      	ldr	r1, [r7, #8]
 80018b0:	440b      	add	r3, r1
 80018b2:	7812      	ldrb	r2, [r2, #0]
 80018b4:	f883 2198 	strb.w	r2, [r3, #408]	@ 0x198
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80018b8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80018bc:	693a      	ldr	r2, [r7, #16]
 80018be:	441a      	add	r2, r3
 80018c0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80018c4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80018c8:	fb01 f303 	mul.w	r3, r1, r3
 80018cc:	68b9      	ldr	r1, [r7, #8]
 80018ce:	440b      	add	r3, r1
 80018d0:	7812      	ldrb	r2, [r2, #0]
 80018d2:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80018d6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80018da:	3301      	adds	r3, #1
 80018dc:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 80018e0:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80018e4:	7bfb      	ldrb	r3, [r7, #15]
 80018e6:	429a      	cmp	r2, r3
 80018e8:	d3d7      	bcc.n	800189a <adBmsReadData+0x4ca>
      }
      break;
 80018ea:	e29b      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Pwm:
      adBms6830ParsePwm(tIC, ic, group, &read_buffer[0]);
 80018ec:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80018f0:	7bf8      	ldrb	r0, [r7, #15]
 80018f2:	69bb      	ldr	r3, [r7, #24]
 80018f4:	68b9      	ldr	r1, [r7, #8]
 80018f6:	f004 fb19 	bl	8005f2c <adBms6830ParsePwm>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80018fa:	2300      	movs	r3, #0
 80018fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001900:	e022      	b.n	8001948 <adBmsReadData+0x578>
      {
        ic[cic].cccrc.pwm_pec = pec_error[cic];
 8001902:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001906:	697a      	ldr	r2, [r7, #20]
 8001908:	441a      	add	r2, r3
 800190a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800190e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001912:	fb01 f303 	mul.w	r3, r1, r3
 8001916:	68b9      	ldr	r1, [r7, #8]
 8001918:	440b      	add	r3, r1
 800191a:	7812      	ldrb	r2, [r2, #0]
 800191c:	f883 2199 	strb.w	r2, [r3, #409]	@ 0x199
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001920:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001924:	693a      	ldr	r2, [r7, #16]
 8001926:	441a      	add	r2, r3
 8001928:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800192c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001930:	fb01 f303 	mul.w	r3, r1, r3
 8001934:	68b9      	ldr	r1, [r7, #8]
 8001936:	440b      	add	r3, r1
 8001938:	7812      	ldrb	r2, [r2, #0]
 800193a:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 800193e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001942:	3301      	adds	r3, #1
 8001944:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001948:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800194c:	7bfb      	ldrb	r3, [r7, #15]
 800194e:	429a      	cmp	r2, r3
 8001950:	d3d7      	bcc.n	8001902 <adBmsReadData+0x532>
      }
      break;
 8001952:	e267      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Sid:
      adBms6830ParseSID(tIC, ic, &read_buffer[0]);
 8001954:	7bfb      	ldrb	r3, [r7, #15]
 8001956:	69ba      	ldr	r2, [r7, #24]
 8001958:	68b9      	ldr	r1, [r7, #8]
 800195a:	4618      	mov	r0, r3
 800195c:	f004 f8a9 	bl	8005ab2 <adBms6830ParseSID>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001960:	2300      	movs	r3, #0
 8001962:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8001966:	e022      	b.n	80019ae <adBmsReadData+0x5de>
      {
        ic[cic].cccrc.sid_pec = pec_error[cic];
 8001968:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800196c:	697a      	ldr	r2, [r7, #20]
 800196e:	441a      	add	r2, r3
 8001970:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001974:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001978:	fb01 f303 	mul.w	r3, r1, r3
 800197c:	68b9      	ldr	r1, [r7, #8]
 800197e:	440b      	add	r3, r1
 8001980:	7812      	ldrb	r2, [r2, #0]
 8001982:	f883 219a 	strb.w	r2, [r3, #410]	@ 0x19a
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001986:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800198a:	693a      	ldr	r2, [r7, #16]
 800198c:	441a      	add	r2, r3
 800198e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001992:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001996:	fb01 f303 	mul.w	r3, r1, r3
 800199a:	68b9      	ldr	r1, [r7, #8]
 800199c:	440b      	add	r3, r1
 800199e:	7812      	ldrb	r2, [r2, #0]
 80019a0:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80019a4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80019a8:	3301      	adds	r3, #1
 80019aa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80019ae:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 80019b2:	7bfb      	ldrb	r3, [r7, #15]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d3d7      	bcc.n	8001968 <adBmsReadData+0x598>
      }
      break;
 80019b8:	e234      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdcvall:
      /* 32 byte cell data + 2 byte pec */
      adBms6830ParseCell(tIC, ic, group, &read_buffer[0]);
 80019ba:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80019be:	7bf8      	ldrb	r0, [r7, #15]
 80019c0:	69bb      	ldr	r3, [r7, #24]
 80019c2:	68b9      	ldr	r1, [r7, #8]
 80019c4:	f001 f82a 	bl	8002a1c <adBms6830ParseCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80019c8:	2300      	movs	r3, #0
 80019ca:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 80019ce:	e022      	b.n	8001a16 <adBmsReadData+0x646>
      {							
        ic[cic].cccrc.cell_pec = pec_error[cic];
 80019d0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80019d4:	697a      	ldr	r2, [r7, #20]
 80019d6:	441a      	add	r2, r3
 80019d8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80019dc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80019e0:	fb01 f303 	mul.w	r3, r1, r3
 80019e4:	68b9      	ldr	r1, [r7, #8]
 80019e6:	440b      	add	r3, r1
 80019e8:	7812      	ldrb	r2, [r2, #0]
 80019ea:	f883 2191 	strb.w	r2, [r3, #401]	@ 0x191
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80019ee:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80019f2:	693a      	ldr	r2, [r7, #16]
 80019f4:	441a      	add	r2, r3
 80019f6:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80019fa:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80019fe:	fb01 f303 	mul.w	r3, r1, r3
 8001a02:	68b9      	ldr	r1, [r7, #8]
 8001a04:	440b      	add	r3, r1
 8001a06:	7812      	ldrb	r2, [r2, #0]
 8001a08:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a0c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001a10:	3301      	adds	r3, #1
 8001a12:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8001a16:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 8001a1a:	7bfb      	ldrb	r3, [r7, #15]
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	d3d7      	bcc.n	80019d0 <adBmsReadData+0x600>
      }
      break;
 8001a20:	e200      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdacall:
      /* 32 byte avg cell data + 2 byte pec */
      adBms6830ParseAverageCell(tIC, ic, group, &read_buffer[0]);
 8001a22:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001a26:	7bf8      	ldrb	r0, [r7, #15]
 8001a28:	69bb      	ldr	r3, [r7, #24]
 8001a2a:	68b9      	ldr	r1, [r7, #8]
 8001a2c:	f001 fad2 	bl	8002fd4 <adBms6830ParseAverageCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a30:	2300      	movs	r3, #0
 8001a32:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8001a36:	e022      	b.n	8001a7e <adBmsReadData+0x6ae>
      {							
        ic[cic].cccrc.acell_pec = pec_error[cic];
 8001a38:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a3c:	697a      	ldr	r2, [r7, #20]
 8001a3e:	441a      	add	r2, r3
 8001a40:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a44:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001a48:	fb01 f303 	mul.w	r3, r1, r3
 8001a4c:	68b9      	ldr	r1, [r7, #8]
 8001a4e:	440b      	add	r3, r1
 8001a50:	7812      	ldrb	r2, [r2, #0]
 8001a52:	f883 2192 	strb.w	r2, [r3, #402]	@ 0x192
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001a56:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a5a:	693a      	ldr	r2, [r7, #16]
 8001a5c:	441a      	add	r2, r3
 8001a5e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a62:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001a66:	fb01 f303 	mul.w	r3, r1, r3
 8001a6a:	68b9      	ldr	r1, [r7, #8]
 8001a6c:	440b      	add	r3, r1
 8001a6e:	7812      	ldrb	r2, [r2, #0]
 8001a70:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a74:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a78:	3301      	adds	r3, #1
 8001a7a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8001a7e:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001a82:	7bfb      	ldrb	r3, [r7, #15]
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d3d7      	bcc.n	8001a38 <adBmsReadData+0x668>
      }
      break;
 8001a88:	e1cc      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdsall:
      /* 32 byte scell volt data + 2 byte pec */
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[0]);
 8001a8a:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001a8e:	7bf8      	ldrb	r0, [r7, #15]
 8001a90:	69bb      	ldr	r3, [r7, #24]
 8001a92:	68b9      	ldr	r1, [r7, #8]
 8001a94:	f001 fd9a 	bl	80035cc <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a98:	2300      	movs	r3, #0
 8001a9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001a9e:	e022      	b.n	8001ae6 <adBmsReadData+0x716>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 8001aa0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001aa4:	697a      	ldr	r2, [r7, #20]
 8001aa6:	441a      	add	r2, r3
 8001aa8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001aac:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001ab0:	fb01 f303 	mul.w	r3, r1, r3
 8001ab4:	68b9      	ldr	r1, [r7, #8]
 8001ab6:	440b      	add	r3, r1
 8001ab8:	7812      	ldrb	r2, [r2, #0]
 8001aba:	f883 2193 	strb.w	r2, [r3, #403]	@ 0x193
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001abe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001ac2:	693a      	ldr	r2, [r7, #16]
 8001ac4:	441a      	add	r2, r3
 8001ac6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001aca:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001ace:	fb01 f303 	mul.w	r3, r1, r3
 8001ad2:	68b9      	ldr	r1, [r7, #8]
 8001ad4:	440b      	add	r3, r1
 8001ad6:	7812      	ldrb	r2, [r2, #0]
 8001ad8:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001adc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001ae6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001aea:	7bfb      	ldrb	r3, [r7, #15]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d3d7      	bcc.n	8001aa0 <adBmsReadData+0x6d0>
      }
      break;
 8001af0:	e198      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdfcall:
      /* 32 byte fcell data + 2 byte pec */
      adBms6830ParseFCell(tIC, ic, group, &read_buffer[0]);
 8001af2:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001af6:	7bf8      	ldrb	r0, [r7, #15]
 8001af8:	69bb      	ldr	r3, [r7, #24]
 8001afa:	68b9      	ldr	r1, [r7, #8]
 8001afc:	f002 f862 	bl	8003bc4 <adBms6830ParseFCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001b00:	2300      	movs	r3, #0
 8001b02:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001b06:	e022      	b.n	8001b4e <adBmsReadData+0x77e>
      {							
        ic[cic].cccrc.fcell_pec = pec_error[cic];
 8001b08:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b0c:	697a      	ldr	r2, [r7, #20]
 8001b0e:	441a      	add	r2, r3
 8001b10:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b14:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001b18:	fb01 f303 	mul.w	r3, r1, r3
 8001b1c:	68b9      	ldr	r1, [r7, #8]
 8001b1e:	440b      	add	r3, r1
 8001b20:	7812      	ldrb	r2, [r2, #0]
 8001b22:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001b26:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b2a:	693a      	ldr	r2, [r7, #16]
 8001b2c:	441a      	add	r2, r3
 8001b2e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b32:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001b36:	fb01 f303 	mul.w	r3, r1, r3
 8001b3a:	68b9      	ldr	r1, [r7, #8]
 8001b3c:	440b      	add	r3, r1
 8001b3e:	7812      	ldrb	r2, [r2, #0]
 8001b40:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001b44:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b48:	3301      	adds	r3, #1
 8001b4a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001b4e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001b52:	7bfb      	ldrb	r3, [r7, #15]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d3d7      	bcc.n	8001b08 <adBmsReadData+0x738>
      }
      break;
 8001b58:	e164      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdcsall:
      /* 64 byte + 2 byte pec = 32 byte cell data + 32 byte scell volt data */
      adBms6830ParseCell(tIC, ic, group, &read_buffer[0]);
 8001b5a:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001b5e:	7bf8      	ldrb	r0, [r7, #15]
 8001b60:	69bb      	ldr	r3, [r7, #24]
 8001b62:	68b9      	ldr	r1, [r7, #8]
 8001b64:	f000 ff5a 	bl	8002a1c <adBms6830ParseCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001b68:	2300      	movs	r3, #0
 8001b6a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001b6e:	e022      	b.n	8001bb6 <adBmsReadData+0x7e6>
      {							
        ic[cic].cccrc.cell_pec = pec_error[cic];
 8001b70:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001b74:	697a      	ldr	r2, [r7, #20]
 8001b76:	441a      	add	r2, r3
 8001b78:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001b7c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001b80:	fb01 f303 	mul.w	r3, r1, r3
 8001b84:	68b9      	ldr	r1, [r7, #8]
 8001b86:	440b      	add	r3, r1
 8001b88:	7812      	ldrb	r2, [r2, #0]
 8001b8a:	f883 2191 	strb.w	r2, [r3, #401]	@ 0x191
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001b8e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001b92:	693a      	ldr	r2, [r7, #16]
 8001b94:	441a      	add	r2, r3
 8001b96:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001b9a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001b9e:	fb01 f303 	mul.w	r3, r1, r3
 8001ba2:	68b9      	ldr	r1, [r7, #8]
 8001ba4:	440b      	add	r3, r1
 8001ba6:	7812      	ldrb	r2, [r2, #0]
 8001ba8:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001bac:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001bb6:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8001bba:	7bfb      	ldrb	r3, [r7, #15]
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d3d7      	bcc.n	8001b70 <adBmsReadData+0x7a0>
      }
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[32]);
 8001bc0:	69bb      	ldr	r3, [r7, #24]
 8001bc2:	3320      	adds	r3, #32
 8001bc4:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001bc8:	7bf8      	ldrb	r0, [r7, #15]
 8001bca:	68b9      	ldr	r1, [r7, #8]
 8001bcc:	f001 fcfe 	bl	80035cc <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8001bd6:	e022      	b.n	8001c1e <adBmsReadData+0x84e>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 8001bd8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001bdc:	697a      	ldr	r2, [r7, #20]
 8001bde:	441a      	add	r2, r3
 8001be0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001be4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001be8:	fb01 f303 	mul.w	r3, r1, r3
 8001bec:	68b9      	ldr	r1, [r7, #8]
 8001bee:	440b      	add	r3, r1
 8001bf0:	7812      	ldrb	r2, [r2, #0]
 8001bf2:	f883 2193 	strb.w	r2, [r3, #403]	@ 0x193
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001bf6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	441a      	add	r2, r3
 8001bfe:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001c02:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001c06:	fb01 f303 	mul.w	r3, r1, r3
 8001c0a:	68b9      	ldr	r1, [r7, #8]
 8001c0c:	440b      	add	r3, r1
 8001c0e:	7812      	ldrb	r2, [r2, #0]
 8001c10:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001c14:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001c18:	3301      	adds	r3, #1
 8001c1a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8001c1e:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001c22:	7bfb      	ldrb	r3, [r7, #15]
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d3d7      	bcc.n	8001bd8 <adBmsReadData+0x808>
      }
      break;
 8001c28:	e0fc      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdacsall:
      /* 64 byte + 2 byte pec = 32 byte avg cell data + 32 byte scell volt data */
      adBms6830ParseAverageCell(tIC, ic, group, &read_buffer[0]);
 8001c2a:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001c2e:	7bf8      	ldrb	r0, [r7, #15]
 8001c30:	69bb      	ldr	r3, [r7, #24]
 8001c32:	68b9      	ldr	r1, [r7, #8]
 8001c34:	f001 f9ce 	bl	8002fd4 <adBms6830ParseAverageCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001c38:	2300      	movs	r3, #0
 8001c3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001c3e:	e022      	b.n	8001c86 <adBmsReadData+0x8b6>
      {							
        ic[cic].cccrc.acell_pec = pec_error[cic];
 8001c40:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c44:	697a      	ldr	r2, [r7, #20]
 8001c46:	441a      	add	r2, r3
 8001c48:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c4c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001c50:	fb01 f303 	mul.w	r3, r1, r3
 8001c54:	68b9      	ldr	r1, [r7, #8]
 8001c56:	440b      	add	r3, r1
 8001c58:	7812      	ldrb	r2, [r2, #0]
 8001c5a:	f883 2192 	strb.w	r2, [r3, #402]	@ 0x192
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001c5e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c62:	693a      	ldr	r2, [r7, #16]
 8001c64:	441a      	add	r2, r3
 8001c66:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c6a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001c6e:	fb01 f303 	mul.w	r3, r1, r3
 8001c72:	68b9      	ldr	r1, [r7, #8]
 8001c74:	440b      	add	r3, r1
 8001c76:	7812      	ldrb	r2, [r2, #0]
 8001c78:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001c7c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c80:	3301      	adds	r3, #1
 8001c82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001c86:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001c8a:	7bfb      	ldrb	r3, [r7, #15]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d3d7      	bcc.n	8001c40 <adBmsReadData+0x870>
      }
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[32]);
 8001c90:	69bb      	ldr	r3, [r7, #24]
 8001c92:	3320      	adds	r3, #32
 8001c94:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001c98:	7bf8      	ldrb	r0, [r7, #15]
 8001c9a:	68b9      	ldr	r1, [r7, #8]
 8001c9c:	f001 fc96 	bl	80035cc <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001ca6:	e022      	b.n	8001cee <adBmsReadData+0x91e>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 8001ca8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001cac:	697a      	ldr	r2, [r7, #20]
 8001cae:	441a      	add	r2, r3
 8001cb0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001cb4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001cb8:	fb01 f303 	mul.w	r3, r1, r3
 8001cbc:	68b9      	ldr	r1, [r7, #8]
 8001cbe:	440b      	add	r3, r1
 8001cc0:	7812      	ldrb	r2, [r2, #0]
 8001cc2:	f883 2193 	strb.w	r2, [r3, #403]	@ 0x193
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001cc6:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001cca:	693a      	ldr	r2, [r7, #16]
 8001ccc:	441a      	add	r2, r3
 8001cce:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001cd2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001cd6:	fb01 f303 	mul.w	r3, r1, r3
 8001cda:	68b9      	ldr	r1, [r7, #8]
 8001cdc:	440b      	add	r3, r1
 8001cde:	7812      	ldrb	r2, [r2, #0]
 8001ce0:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001ce4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001ce8:	3301      	adds	r3, #1
 8001cea:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001cee:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8001cf2:	7bfb      	ldrb	r3, [r7, #15]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d3d7      	bcc.n	8001ca8 <adBmsReadData+0x8d8>
      }
      break;
 8001cf8:	e094      	b.n	8001e24 <adBmsReadData+0xa54>
    case Rdasall:
      /* 68 byte + 2 byte pec: 
      24 byte gpio data + 20 byte Redundant gpio data +
      24 byte status A(6 byte), B(6 byte), C(4 byte), D(6 byte) & E(2 byte)
      */
      adBms6830ParseAux(tIC, ic, group, &read_buffer[0]);
 8001cfa:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001cfe:	7bf8      	ldrb	r0, [r7, #15]
 8001d00:	69bb      	ldr	r3, [r7, #24]
 8001d02:	68b9      	ldr	r1, [r7, #8]
 8001d04:	f002 fa5a 	bl	80041bc <adBms6830ParseAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001d08:	2300      	movs	r3, #0
 8001d0a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8001d0e:	e022      	b.n	8001d56 <adBmsReadData+0x986>
      {
        ic[cic].cccrc.aux_pec = pec_error[cic];
 8001d10:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d14:	697a      	ldr	r2, [r7, #20]
 8001d16:	441a      	add	r2, r3
 8001d18:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d1c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001d20:	fb01 f303 	mul.w	r3, r1, r3
 8001d24:	68b9      	ldr	r1, [r7, #8]
 8001d26:	440b      	add	r3, r1
 8001d28:	7812      	ldrb	r2, [r2, #0]
 8001d2a:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001d2e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d32:	693a      	ldr	r2, [r7, #16]
 8001d34:	441a      	add	r2, r3
 8001d36:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d3a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001d3e:	fb01 f303 	mul.w	r3, r1, r3
 8001d42:	68b9      	ldr	r1, [r7, #8]
 8001d44:	440b      	add	r3, r1
 8001d46:	7812      	ldrb	r2, [r2, #0]
 8001d48:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001d4c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d50:	3301      	adds	r3, #1
 8001d52:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8001d56:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8001d5a:	7bfb      	ldrb	r3, [r7, #15]
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	d3d7      	bcc.n	8001d10 <adBmsReadData+0x940>
      }
      adBms6830ParseRAux(tIC, ic, group, &read_buffer[24]);
 8001d60:	69bb      	ldr	r3, [r7, #24]
 8001d62:	3318      	adds	r3, #24
 8001d64:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001d68:	7bf8      	ldrb	r0, [r7, #15]
 8001d6a:	68b9      	ldr	r1, [r7, #8]
 8001d6c:	f002 fc76 	bl	800465c <adBms6830ParseRAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001d70:	2300      	movs	r3, #0
 8001d72:	f887 3020 	strb.w	r3, [r7, #32]
 8001d76:	e022      	b.n	8001dbe <adBmsReadData+0x9ee>
      {
        ic[cic].cccrc.raux_pec = pec_error[cic];
 8001d78:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d7c:	697a      	ldr	r2, [r7, #20]
 8001d7e:	441a      	add	r2, r3
 8001d80:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d84:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001d88:	fb01 f303 	mul.w	r3, r1, r3
 8001d8c:	68b9      	ldr	r1, [r7, #8]
 8001d8e:	440b      	add	r3, r1
 8001d90:	7812      	ldrb	r2, [r2, #0]
 8001d92:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001d96:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d9a:	693a      	ldr	r2, [r7, #16]
 8001d9c:	441a      	add	r2, r3
 8001d9e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001da2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001da6:	fb01 f303 	mul.w	r3, r1, r3
 8001daa:	68b9      	ldr	r1, [r7, #8]
 8001dac:	440b      	add	r3, r1
 8001dae:	7812      	ldrb	r2, [r2, #0]
 8001db0:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001db4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001db8:	3301      	adds	r3, #1
 8001dba:	f887 3020 	strb.w	r3, [r7, #32]
 8001dbe:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001dc2:	7bfb      	ldrb	r3, [r7, #15]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d3d7      	bcc.n	8001d78 <adBmsReadData+0x9a8>
      }
      adBms6830ParseStatus(tIC, ic, group, &read_buffer[44]);
 8001dc8:	69bb      	ldr	r3, [r7, #24]
 8001dca:	332c      	adds	r3, #44	@ 0x2c
 8001dcc:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001dd0:	7bf8      	ldrb	r0, [r7, #15]
 8001dd2:	68b9      	ldr	r1, [r7, #8]
 8001dd4:	f003 fd14 	bl	8005800 <adBms6830ParseStatus>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001dd8:	2300      	movs	r3, #0
 8001dda:	77fb      	strb	r3, [r7, #31]
 8001ddc:	e01c      	b.n	8001e18 <adBmsReadData+0xa48>
      {
        ic[cic].cccrc.stat_pec = pec_error[cic];
 8001dde:	7ffb      	ldrb	r3, [r7, #31]
 8001de0:	697a      	ldr	r2, [r7, #20]
 8001de2:	441a      	add	r2, r3
 8001de4:	7ffb      	ldrb	r3, [r7, #31]
 8001de6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001dea:	fb01 f303 	mul.w	r3, r1, r3
 8001dee:	68b9      	ldr	r1, [r7, #8]
 8001df0:	440b      	add	r3, r1
 8001df2:	7812      	ldrb	r2, [r2, #0]
 8001df4:	f883 2197 	strb.w	r2, [r3, #407]	@ 0x197
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001df8:	7ffb      	ldrb	r3, [r7, #31]
 8001dfa:	693a      	ldr	r2, [r7, #16]
 8001dfc:	441a      	add	r2, r3
 8001dfe:	7ffb      	ldrb	r3, [r7, #31]
 8001e00:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001e04:	fb01 f303 	mul.w	r3, r1, r3
 8001e08:	68b9      	ldr	r1, [r7, #8]
 8001e0a:	440b      	add	r3, r1
 8001e0c:	7812      	ldrb	r2, [r2, #0]
 8001e0e:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001e12:	7ffb      	ldrb	r3, [r7, #31]
 8001e14:	3301      	adds	r3, #1
 8001e16:	77fb      	strb	r3, [r7, #31]
 8001e18:	7ffa      	ldrb	r2, [r7, #31]
 8001e1a:	7bfb      	ldrb	r3, [r7, #15]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d3de      	bcc.n	8001dde <adBmsReadData+0xa0e>
      }
      break;
 8001e20:	e000      	b.n	8001e24 <adBmsReadData+0xa54>
      
    default:
      break;
 8001e22:	bf00      	nop
    }
  }
  free(read_buffer);
 8001e24:	69b8      	ldr	r0, [r7, #24]
 8001e26:	f00d ffb5 	bl	800fd94 <free>
  free(pec_error); 
 8001e2a:	6978      	ldr	r0, [r7, #20]
 8001e2c:	f00d ffb2 	bl	800fd94 <free>
  free(cmd_count); 
 8001e30:	6938      	ldr	r0, [r7, #16]
 8001e32:	f00d ffaf 	bl	800fd94 <free>
}
 8001e36:	bf00      	nop
 8001e38:	3738      	adds	r7, #56	@ 0x38
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop

08001e40 <spiWriteData>:
(
uint8_t tIC, 
uint8_t tx_cmd[2], 
uint8_t *data
)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b08a      	sub	sp, #40	@ 0x28
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	4603      	mov	r3, r0
 8001e48:	60b9      	str	r1, [r7, #8]
 8001e4a:	607a      	str	r2, [r7, #4]
 8001e4c:	73fb      	strb	r3, [r7, #15]
  uint8_t BYTES_IN_REG = TX_DATA;
 8001e4e:	2306      	movs	r3, #6
 8001e50:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  uint8_t CMD_LEN = 4 + (RX_DATA * tIC);
 8001e54:	7bfb      	ldrb	r3, [r7, #15]
 8001e56:	00db      	lsls	r3, r3, #3
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	3304      	adds	r3, #4
 8001e5c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint16_t data_pec, cmd_pec;
  uint8_t *cmd, copyArray[TX_DATA], src_address = 0;
 8001e60:	2300      	movs	r3, #0
 8001e62:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  uint8_t cmd_index;
  cmd = (uint8_t *)calloc(CMD_LEN, sizeof(uint8_t)); 
 8001e66:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001e6a:	2101      	movs	r1, #1
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f00d ff5b 	bl	800fd28 <calloc>
 8001e72:	4603      	mov	r3, r0
 8001e74:	61fb      	str	r3, [r7, #28]
  if(cmd == NULL)
 8001e76:	69fb      	ldr	r3, [r7, #28]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d105      	bne.n	8001e88 <spiWriteData+0x48>
  {
#ifdef MBED
    pc.printf(" Failed to allocate cmd array memory \n");
#else
    printf(" Failed to allocate cmd array memory \n");
 8001e7c:	4851      	ldr	r0, [pc, #324]	@ (8001fc4 <spiWriteData+0x184>)
 8001e7e:	f00e ffd5 	bl	8010e2c <puts>
#endif  
    exit(0);
 8001e82:	2000      	movs	r0, #0
 8001e84:	f00d ff6c 	bl	800fd60 <exit>
  }
  else
  {
    cmd[0] = tx_cmd[0];
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	781a      	ldrb	r2, [r3, #0]
 8001e8c:	69fb      	ldr	r3, [r7, #28]
 8001e8e:	701a      	strb	r2, [r3, #0]
    cmd[1] = tx_cmd[1];
 8001e90:	69fb      	ldr	r3, [r7, #28]
 8001e92:	3301      	adds	r3, #1
 8001e94:	68ba      	ldr	r2, [r7, #8]
 8001e96:	7852      	ldrb	r2, [r2, #1]
 8001e98:	701a      	strb	r2, [r3, #0]
    cmd_pec = Pec15_Calc(2, cmd);
 8001e9a:	69f9      	ldr	r1, [r7, #28]
 8001e9c:	2002      	movs	r0, #2
 8001e9e:	f7ff f8c7 	bl	8001030 <Pec15_Calc>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	837b      	strh	r3, [r7, #26]
    cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001ea6:	8b7b      	ldrh	r3, [r7, #26]
 8001ea8:	0a1b      	lsrs	r3, r3, #8
 8001eaa:	b29a      	uxth	r2, r3
 8001eac:	69fb      	ldr	r3, [r7, #28]
 8001eae:	3302      	adds	r3, #2
 8001eb0:	b2d2      	uxtb	r2, r2
 8001eb2:	701a      	strb	r2, [r3, #0]
    cmd[3] = (uint8_t)(cmd_pec);
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	3303      	adds	r3, #3
 8001eb8:	8b7a      	ldrh	r2, [r7, #26]
 8001eba:	b2d2      	uxtb	r2, r2
 8001ebc:	701a      	strb	r2, [r3, #0]
    cmd_index = 4;
 8001ebe:	2304      	movs	r3, #4
 8001ec0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* executes for each LTC68xx, this loops starts with the last IC on the stack */
    for (uint8_t current_ic = tIC; current_ic > 0; current_ic--)                
 8001ec4:	7bfb      	ldrb	r3, [r7, #15]
 8001ec6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001eca:	e064      	b.n	8001f96 <spiWriteData+0x156>
    {                                                                         
      src_address = ((current_ic-1) * TX_DATA); 
 8001ecc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	0052      	lsls	r2, r2, #1
 8001ed4:	4413      	add	r3, r2
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	3b06      	subs	r3, #6
 8001edc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      /* The first configuration written is received by the last IC in the daisy chain */
      for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001ee6:	e01d      	b.n	8001f24 <spiWriteData+0xe4>
      {
        cmd[cmd_index] = data[((current_ic-1)*6)+current_byte];
 8001ee8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001eec:	1e5a      	subs	r2, r3, #1
 8001eee:	4613      	mov	r3, r2
 8001ef0:	005b      	lsls	r3, r3, #1
 8001ef2:	4413      	add	r3, r2
 8001ef4:	005b      	lsls	r3, r3, #1
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001efc:	4413      	add	r3, r2
 8001efe:	461a      	mov	r2, r3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	441a      	add	r2, r3
 8001f04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f08:	69f9      	ldr	r1, [r7, #28]
 8001f0a:	440b      	add	r3, r1
 8001f0c:	7812      	ldrb	r2, [r2, #0]
 8001f0e:	701a      	strb	r2, [r3, #0]
        cmd_index = cmd_index + 1;
 8001f10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f14:	3301      	adds	r3, #1
 8001f16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8001f1a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001f1e:	3301      	adds	r3, #1
 8001f20:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001f24:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8001f28:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d3db      	bcc.n	8001ee8 <spiWriteData+0xa8>
      }
      /* Copy each ic correspond data + pec value for calculate data pec */
      memcpy(&copyArray[0], &data[src_address], TX_DATA); /* dst, src, size */
 8001f30:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001f34:	687a      	ldr	r2, [r7, #4]
 8001f36:	18d1      	adds	r1, r2, r3
 8001f38:	f107 0310 	add.w	r3, r7, #16
 8001f3c:	2206      	movs	r2, #6
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f00f f905 	bl	801114e <memcpy>
      /* calculating the PEC for each Ics configuration register data */
      data_pec = (uint16_t)pec10_calc(false, BYTES_IN_REG, &copyArray[0]);  
 8001f44:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001f48:	f107 0210 	add.w	r2, r7, #16
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	2000      	movs	r0, #0
 8001f50:	f7ff f8a2 	bl	8001098 <pec10_calc>
 8001f54:	4603      	mov	r3, r0
 8001f56:	833b      	strh	r3, [r7, #24]
      cmd[cmd_index] = (uint8_t)(data_pec >> 8);
 8001f58:	8b3b      	ldrh	r3, [r7, #24]
 8001f5a:	0a1b      	lsrs	r3, r3, #8
 8001f5c:	b299      	uxth	r1, r3
 8001f5e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f62:	69fa      	ldr	r2, [r7, #28]
 8001f64:	4413      	add	r3, r2
 8001f66:	b2ca      	uxtb	r2, r1
 8001f68:	701a      	strb	r2, [r3, #0]
      cmd_index = cmd_index + 1;
 8001f6a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f6e:	3301      	adds	r3, #1
 8001f70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      cmd[cmd_index] = (uint8_t)data_pec;
 8001f74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f78:	69fa      	ldr	r2, [r7, #28]
 8001f7a:	4413      	add	r3, r2
 8001f7c:	8b3a      	ldrh	r2, [r7, #24]
 8001f7e:	b2d2      	uxtb	r2, r2
 8001f80:	701a      	strb	r2, [r3, #0]
      cmd_index = cmd_index + 1;
 8001f82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f86:	3301      	adds	r3, #1
 8001f88:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    for (uint8_t current_ic = tIC; current_ic > 0; current_ic--)                
 8001f8c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001f90:	3b01      	subs	r3, #1
 8001f92:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001f96:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d196      	bne.n	8001ecc <spiWriteData+0x8c>
    }
    adBmsCsLow();
 8001f9e:	f005 fd81 	bl	8007aa4 <adBmsCsLow>
    spiWriteBytes(CMD_LEN, &cmd[0]);
 8001fa2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001fa6:	b29b      	uxth	r3, r3
 8001fa8:	69f9      	ldr	r1, [r7, #28]
 8001faa:	4618      	mov	r0, r3
 8001fac:	f005 fd92 	bl	8007ad4 <spiWriteBytes>
    adBmsCsHigh();
 8001fb0:	f005 fd84 	bl	8007abc <adBmsCsHigh>
  }
  free(cmd); 
 8001fb4:	69f8      	ldr	r0, [r7, #28]
 8001fb6:	f00d feed 	bl	800fd94 <free>
}
 8001fba:	bf00      	nop
 8001fbc:	3728      	adds	r7, #40	@ 0x28
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	08014618 	.word	0x08014618

08001fc8 <adBmsWriteData>:
* @return None 
*
*******************************************************************************
*/
void adBmsWriteData(uint8_t tIC, cell_asic *ic, uint8_t cmd_arg[2], TYPE type, GRP group)
{	  
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b08a      	sub	sp, #40	@ 0x28
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	60b9      	str	r1, [r7, #8]
 8001fd0:	607a      	str	r2, [r7, #4]
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	73fb      	strb	r3, [r7, #15]
 8001fd8:	4613      	mov	r3, r2
 8001fda:	73bb      	strb	r3, [r7, #14]
  uint8_t data_len = TX_DATA, write_size = (TX_DATA * tIC);
 8001fdc:	2306      	movs	r3, #6
 8001fde:	76fb      	strb	r3, [r7, #27]
 8001fe0:	7bfb      	ldrb	r3, [r7, #15]
 8001fe2:	461a      	mov	r2, r3
 8001fe4:	0052      	lsls	r2, r2, #1
 8001fe6:	4413      	add	r3, r2
 8001fe8:	005b      	lsls	r3, r3, #1
 8001fea:	76bb      	strb	r3, [r7, #26]
  uint8_t *write_buffer = (uint8_t *)calloc(write_size, sizeof(uint8_t));
 8001fec:	7ebb      	ldrb	r3, [r7, #26]
 8001fee:	2101      	movs	r1, #1
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f00d fe99 	bl	800fd28 <calloc>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	617b      	str	r3, [r7, #20]
  if(write_buffer == NULL)
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d105      	bne.n	800200c <adBmsWriteData+0x44>
  {
#ifdef MBED
    pc.printf(" Failed to allocate write_buffer array memory \n");
#else
    printf(" Failed to allocate write_buffer array memory \n");
 8002000:	48bb      	ldr	r0, [pc, #748]	@ (80022f0 <adBmsWriteData+0x328>)
 8002002:	f00e ff13 	bl	8010e2c <puts>
#endif
    exit(0);
 8002006:	2000      	movs	r0, #0
 8002008:	f00d feaa 	bl	800fd60 <exit>
  }
  else
  {
    switch (type)
 800200c:	7bbb      	ldrb	r3, [r7, #14]
 800200e:	3b04      	subs	r3, #4
 8002010:	2b07      	cmp	r3, #7
 8002012:	f200 816f 	bhi.w	80022f4 <adBmsWriteData+0x32c>
 8002016:	a201      	add	r2, pc, #4	@ (adr r2, 800201c <adBmsWriteData+0x54>)
 8002018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800201c:	080021af 	.word	0x080021af
 8002020:	080022f5 	.word	0x080022f5
 8002024:	080022f5 	.word	0x080022f5
 8002028:	080022f5 	.word	0x080022f5
 800202c:	0800203d 	.word	0x0800203d
 8002030:	08002139 	.word	0x08002139
 8002034:	080022f5 	.word	0x080022f5
 8002038:	08002293 	.word	0x08002293
    {	   
    case Config:	
      switch (group)
 800203c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002040:	2b01      	cmp	r3, #1
 8002042:	d002      	beq.n	800204a <adBmsWriteData+0x82>
 8002044:	2b02      	cmp	r3, #2
 8002046:	d03b      	beq.n	80020c0 <adBmsWriteData+0xf8>
          }		
        }
        break;

      default:
    	  break;
 8002048:	e075      	b.n	8002136 <adBmsWriteData+0x16e>
        adBms6830CreateConfiga(tIC, &ic[0]);
 800204a:	7bfb      	ldrb	r3, [r7, #15]
 800204c:	68b9      	ldr	r1, [r7, #8]
 800204e:	4618      	mov	r0, r3
 8002050:	f003 ff8d 	bl	8005f6e <adBms6830CreateConfiga>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8002054:	2300      	movs	r3, #0
 8002056:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800205a:	e02b      	b.n	80020b4 <adBmsWriteData+0xec>
          for (uint8_t data = 0; data < data_len; data++)
 800205c:	2300      	movs	r3, #0
 800205e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8002062:	e01d      	b.n	80020a0 <adBmsWriteData+0xd8>
            write_buffer[(cic * data_len) + data] = ic[cic].configa.tx_data[data];
 8002064:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002068:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800206c:	fb02 f303 	mul.w	r3, r2, r3
 8002070:	68ba      	ldr	r2, [r7, #8]
 8002072:	18d1      	adds	r1, r2, r3
 8002074:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002078:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800207c:	7ef8      	ldrb	r0, [r7, #27]
 800207e:	fb03 f000 	mul.w	r0, r3, r0
 8002082:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002086:	4403      	add	r3, r0
 8002088:	4618      	mov	r0, r3
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	4403      	add	r3, r0
 800208e:	440a      	add	r2, r1
 8002090:	f892 211f 	ldrb.w	r2, [r2, #287]	@ 0x11f
 8002094:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 8002096:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800209a:	3301      	adds	r3, #1
 800209c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80020a0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80020a4:	7efb      	ldrb	r3, [r7, #27]
 80020a6:	429a      	cmp	r2, r3
 80020a8:	d3dc      	bcc.n	8002064 <adBmsWriteData+0x9c>
        for (uint8_t cic = 0; cic < tIC; cic++)
 80020aa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80020ae:	3301      	adds	r3, #1
 80020b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80020b4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80020b8:	7bfb      	ldrb	r3, [r7, #15]
 80020ba:	429a      	cmp	r2, r3
 80020bc:	d3ce      	bcc.n	800205c <adBmsWriteData+0x94>
        break;
 80020be:	e03a      	b.n	8002136 <adBmsWriteData+0x16e>
        adBms6830CreateConfigb(tIC, &ic[0]);
 80020c0:	7bfb      	ldrb	r3, [r7, #15]
 80020c2:	68b9      	ldr	r1, [r7, #8]
 80020c4:	4618      	mov	r0, r3
 80020c6:	f004 f862 	bl	800618e <adBms6830CreateConfigb>
        for (uint8_t cic = 0; cic < tIC; cic++)
 80020ca:	2300      	movs	r3, #0
 80020cc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80020d0:	e02b      	b.n	800212a <adBmsWriteData+0x162>
          for (uint8_t data = 0; data < data_len; data++)
 80020d2:	2300      	movs	r3, #0
 80020d4:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 80020d8:	e01d      	b.n	8002116 <adBmsWriteData+0x14e>
            write_buffer[(cic * data_len) + data] = ic[cic].configb.tx_data[data];
 80020da:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80020de:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80020e2:	fb02 f303 	mul.w	r3, r2, r3
 80020e6:	68ba      	ldr	r2, [r7, #8]
 80020e8:	18d1      	adds	r1, r2, r3
 80020ea:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80020ee:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80020f2:	7ef8      	ldrb	r0, [r7, #27]
 80020f4:	fb03 f000 	mul.w	r0, r3, r0
 80020f8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80020fc:	4403      	add	r3, r0
 80020fe:	4618      	mov	r0, r3
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	4403      	add	r3, r0
 8002104:	440a      	add	r2, r1
 8002106:	f892 212d 	ldrb.w	r2, [r2, #301]	@ 0x12d
 800210a:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 800210c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002110:	3301      	adds	r3, #1
 8002112:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8002116:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800211a:	7efb      	ldrb	r3, [r7, #27]
 800211c:	429a      	cmp	r2, r3
 800211e:	d3dc      	bcc.n	80020da <adBmsWriteData+0x112>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8002120:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002124:	3301      	adds	r3, #1
 8002126:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800212a:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800212e:	7bfb      	ldrb	r3, [r7, #15]
 8002130:	429a      	cmp	r2, r3
 8002132:	d3ce      	bcc.n	80020d2 <adBmsWriteData+0x10a>
        break;
 8002134:	bf00      	nop
      }
      break;
 8002136:	e0de      	b.n	80022f6 <adBmsWriteData+0x32e>
      
    case Comm:
      adBms6830CreateComm(tIC, &ic[0]);
 8002138:	7bfb      	ldrb	r3, [r7, #15]
 800213a:	68b9      	ldr	r1, [r7, #8]
 800213c:	4618      	mov	r0, r3
 800213e:	f004 fa36 	bl	80065ae <adBms6830CreateComm>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8002142:	2300      	movs	r3, #0
 8002144:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002148:	e02b      	b.n	80021a2 <adBmsWriteData+0x1da>
      {
        for (uint8_t data = 0; data < data_len; data++)
 800214a:	2300      	movs	r3, #0
 800214c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002150:	e01d      	b.n	800218e <adBmsWriteData+0x1c6>
        {
          write_buffer[(cic * data_len) + data] = ic[cic].com.tx_data[data];
 8002152:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002156:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800215a:	fb02 f303 	mul.w	r3, r2, r3
 800215e:	68ba      	ldr	r2, [r7, #8]
 8002160:	18d1      	adds	r1, r2, r3
 8002162:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8002166:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800216a:	7ef8      	ldrb	r0, [r7, #27]
 800216c:	fb03 f000 	mul.w	r0, r3, r0
 8002170:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002174:	4403      	add	r3, r0
 8002176:	4618      	mov	r0, r3
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	4403      	add	r3, r0
 800217c:	440a      	add	r2, r1
 800217e:	f892 2157 	ldrb.w	r2, [r2, #343]	@ 0x157
 8002182:	701a      	strb	r2, [r3, #0]
        for (uint8_t data = 0; data < data_len; data++)
 8002184:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002188:	3301      	adds	r3, #1
 800218a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800218e:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8002192:	7efb      	ldrb	r3, [r7, #27]
 8002194:	429a      	cmp	r2, r3
 8002196:	d3dc      	bcc.n	8002152 <adBmsWriteData+0x18a>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8002198:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800219c:	3301      	adds	r3, #1
 800219e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80021a2:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80021a6:	7bfb      	ldrb	r3, [r7, #15]
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d3ce      	bcc.n	800214a <adBmsWriteData+0x182>
        }	
      }
      break;
 80021ac:	e0a3      	b.n	80022f6 <adBmsWriteData+0x32e>
      
    case Pwm:
      switch (group)
 80021ae:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80021b2:	2b01      	cmp	r3, #1
 80021b4:	d002      	beq.n	80021bc <adBmsWriteData+0x1f4>
 80021b6:	2b02      	cmp	r3, #2
 80021b8:	d03b      	beq.n	8002232 <adBmsWriteData+0x26a>
          }	
        }
        break;

      default:
    	  break;
 80021ba:	e069      	b.n	8002290 <adBmsWriteData+0x2c8>
        adBms6830CreatePwma(tIC, &ic[0]);
 80021bc:	7bfb      	ldrb	r3, [r7, #15]
 80021be:	68b9      	ldr	r1, [r7, #8]
 80021c0:	4618      	mov	r0, r3
 80021c2:	f004 fab1 	bl	8006728 <adBms6830CreatePwma>
        for (uint8_t cic = 0; cic < tIC; cic++)
 80021c6:	2300      	movs	r3, #0
 80021c8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 80021cc:	e02b      	b.n	8002226 <adBmsWriteData+0x25e>
          for (uint8_t data = 0; data < data_len; data++)
 80021ce:	2300      	movs	r3, #0
 80021d0:	f887 3020 	strb.w	r3, [r7, #32]
 80021d4:	e01d      	b.n	8002212 <adBmsWriteData+0x24a>
            write_buffer[(cic * data_len) + data] = ic[cic].pwma.tx_data[data];
 80021d6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80021da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80021de:	fb02 f303 	mul.w	r3, r2, r3
 80021e2:	68ba      	ldr	r2, [r7, #8]
 80021e4:	18d1      	adds	r1, r2, r3
 80021e6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80021ea:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80021ee:	7ef8      	ldrb	r0, [r7, #27]
 80021f0:	fb03 f000 	mul.w	r0, r3, r0
 80021f4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80021f8:	4403      	add	r3, r0
 80021fa:	4618      	mov	r0, r3
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	4403      	add	r3, r0
 8002200:	440a      	add	r2, r1
 8002202:	f892 2165 	ldrb.w	r2, [r2, #357]	@ 0x165
 8002206:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 8002208:	f897 3020 	ldrb.w	r3, [r7, #32]
 800220c:	3301      	adds	r3, #1
 800220e:	f887 3020 	strb.w	r3, [r7, #32]
 8002212:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002216:	7efb      	ldrb	r3, [r7, #27]
 8002218:	429a      	cmp	r2, r3
 800221a:	d3dc      	bcc.n	80021d6 <adBmsWriteData+0x20e>
        for (uint8_t cic = 0; cic < tIC; cic++)
 800221c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8002220:	3301      	adds	r3, #1
 8002222:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8002226:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800222a:	7bfb      	ldrb	r3, [r7, #15]
 800222c:	429a      	cmp	r2, r3
 800222e:	d3ce      	bcc.n	80021ce <adBmsWriteData+0x206>
        break;   
 8002230:	e02e      	b.n	8002290 <adBmsWriteData+0x2c8>
        adBms6830CreatePwmb(tIC, &ic[0]);
 8002232:	7bfb      	ldrb	r3, [r7, #15]
 8002234:	68b9      	ldr	r1, [r7, #8]
 8002236:	4618      	mov	r0, r3
 8002238:	f004 fb6c 	bl	8006914 <adBms6830CreatePwmb>
        for (uint8_t cic = 0; cic < tIC; cic++)
 800223c:	2300      	movs	r3, #0
 800223e:	77fb      	strb	r3, [r7, #31]
 8002240:	e021      	b.n	8002286 <adBmsWriteData+0x2be>
          for (uint8_t data = 0; data < data_len; data++)
 8002242:	2300      	movs	r3, #0
 8002244:	77bb      	strb	r3, [r7, #30]
 8002246:	e017      	b.n	8002278 <adBmsWriteData+0x2b0>
            write_buffer[(cic * data_len) + data] = ic[cic].pwmb.tx_data[data];
 8002248:	7ffb      	ldrb	r3, [r7, #31]
 800224a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800224e:	fb02 f303 	mul.w	r3, r2, r3
 8002252:	68ba      	ldr	r2, [r7, #8]
 8002254:	18d1      	adds	r1, r2, r3
 8002256:	7fba      	ldrb	r2, [r7, #30]
 8002258:	7ffb      	ldrb	r3, [r7, #31]
 800225a:	7ef8      	ldrb	r0, [r7, #27]
 800225c:	fb03 f000 	mul.w	r0, r3, r0
 8002260:	7fbb      	ldrb	r3, [r7, #30]
 8002262:	4403      	add	r3, r0
 8002264:	4618      	mov	r0, r3
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	4403      	add	r3, r0
 800226a:	440a      	add	r2, r1
 800226c:	f892 2173 	ldrb.w	r2, [r2, #371]	@ 0x173
 8002270:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 8002272:	7fbb      	ldrb	r3, [r7, #30]
 8002274:	3301      	adds	r3, #1
 8002276:	77bb      	strb	r3, [r7, #30]
 8002278:	7fba      	ldrb	r2, [r7, #30]
 800227a:	7efb      	ldrb	r3, [r7, #27]
 800227c:	429a      	cmp	r2, r3
 800227e:	d3e3      	bcc.n	8002248 <adBmsWriteData+0x280>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8002280:	7ffb      	ldrb	r3, [r7, #31]
 8002282:	3301      	adds	r3, #1
 8002284:	77fb      	strb	r3, [r7, #31]
 8002286:	7ffa      	ldrb	r2, [r7, #31]
 8002288:	7bfb      	ldrb	r3, [r7, #15]
 800228a:	429a      	cmp	r2, r3
 800228c:	d3d9      	bcc.n	8002242 <adBmsWriteData+0x27a>
        break;
 800228e:	bf00      	nop
      }
      break;
 8002290:	e031      	b.n	80022f6 <adBmsWriteData+0x32e>
      
    case Clrflag:	
      adBms6830CreateClrflagData(tIC, &ic[0]);
 8002292:	7bfb      	ldrb	r3, [r7, #15]
 8002294:	68b9      	ldr	r1, [r7, #8]
 8002296:	4618      	mov	r0, r3
 8002298:	f004 f83b 	bl	8006312 <adBms6830CreateClrflagData>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800229c:	2300      	movs	r3, #0
 800229e:	777b      	strb	r3, [r7, #29]
 80022a0:	e021      	b.n	80022e6 <adBmsWriteData+0x31e>
      {
        for (uint8_t data = 0; data < data_len; data++)
 80022a2:	2300      	movs	r3, #0
 80022a4:	773b      	strb	r3, [r7, #28]
 80022a6:	e017      	b.n	80022d8 <adBmsWriteData+0x310>
        {
          write_buffer[(cic * data_len) + data] = ic[cic].clrflag.tx_data[data];
 80022a8:	7f7b      	ldrb	r3, [r7, #29]
 80022aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80022ae:	fb02 f303 	mul.w	r3, r2, r3
 80022b2:	68ba      	ldr	r2, [r7, #8]
 80022b4:	18d1      	adds	r1, r2, r3
 80022b6:	7f3a      	ldrb	r2, [r7, #28]
 80022b8:	7f7b      	ldrb	r3, [r7, #29]
 80022ba:	7ef8      	ldrb	r0, [r7, #27]
 80022bc:	fb03 f000 	mul.w	r0, r3, r0
 80022c0:	7f3b      	ldrb	r3, [r7, #28]
 80022c2:	4403      	add	r3, r0
 80022c4:	4618      	mov	r0, r3
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	4403      	add	r3, r0
 80022ca:	440a      	add	r2, r1
 80022cc:	f892 213b 	ldrb.w	r2, [r2, #315]	@ 0x13b
 80022d0:	701a      	strb	r2, [r3, #0]
        for (uint8_t data = 0; data < data_len; data++)
 80022d2:	7f3b      	ldrb	r3, [r7, #28]
 80022d4:	3301      	adds	r3, #1
 80022d6:	773b      	strb	r3, [r7, #28]
 80022d8:	7f3a      	ldrb	r2, [r7, #28]
 80022da:	7efb      	ldrb	r3, [r7, #27]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d3e3      	bcc.n	80022a8 <adBmsWriteData+0x2e0>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80022e0:	7f7b      	ldrb	r3, [r7, #29]
 80022e2:	3301      	adds	r3, #1
 80022e4:	777b      	strb	r3, [r7, #29]
 80022e6:	7f7a      	ldrb	r2, [r7, #29]
 80022e8:	7bfb      	ldrb	r3, [r7, #15]
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d3d9      	bcc.n	80022a2 <adBmsWriteData+0x2da>
        }
      }
      break;
 80022ee:	e002      	b.n	80022f6 <adBmsWriteData+0x32e>
 80022f0:	08014640 	.word	0x08014640
      
    default:
      break;
 80022f4:	bf00      	nop
    }
  }
  adBmsWakeupIc(tIC);
 80022f6:	7bfb      	ldrb	r3, [r7, #15]
 80022f8:	4618      	mov	r0, r3
 80022fa:	f005 fc1d 	bl	8007b38 <adBmsWakeupIc>
  spiWriteData(tIC, cmd_arg, &write_buffer[0]);	
 80022fe:	7bfb      	ldrb	r3, [r7, #15]
 8002300:	697a      	ldr	r2, [r7, #20]
 8002302:	6879      	ldr	r1, [r7, #4]
 8002304:	4618      	mov	r0, r3
 8002306:	f7ff fd9b 	bl	8001e40 <spiWriteData>
  free(write_buffer);
 800230a:	6978      	ldr	r0, [r7, #20]
 800230c:	f00d fd42 	bl	800fd94 <free>
}
 8002310:	bf00      	nop
 8002312:	3728      	adds	r7, #40	@ 0x28
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}

08002318 <adBms6830_Adcv>:
CONT cont,
DCP dcp,
RSTF rstf,
OW_C_S owcs
)
{
 8002318:	b590      	push	{r4, r7, lr}
 800231a:	b085      	sub	sp, #20
 800231c:	af00      	add	r7, sp, #0
 800231e:	4604      	mov	r4, r0
 8002320:	4608      	mov	r0, r1
 8002322:	4611      	mov	r1, r2
 8002324:	461a      	mov	r2, r3
 8002326:	4623      	mov	r3, r4
 8002328:	71fb      	strb	r3, [r7, #7]
 800232a:	4603      	mov	r3, r0
 800232c:	71bb      	strb	r3, [r7, #6]
 800232e:	460b      	mov	r3, r1
 8002330:	717b      	strb	r3, [r7, #5]
 8002332:	4613      	mov	r3, r2
 8002334:	713b      	strb	r3, [r7, #4]
  uint8_t cmd[2];
  cmd[0] = 0x02 + rd;
 8002336:	79fb      	ldrb	r3, [r7, #7]
 8002338:	3302      	adds	r3, #2
 800233a:	b2db      	uxtb	r3, r3
 800233c:	733b      	strb	r3, [r7, #12]
  cmd[1] = (cont<<7)+(dcp<<4)+(rstf<<2)+(owcs & 0x03) + 0x60;
 800233e:	79bb      	ldrb	r3, [r7, #6]
 8002340:	01db      	lsls	r3, r3, #7
 8002342:	b2da      	uxtb	r2, r3
 8002344:	797b      	ldrb	r3, [r7, #5]
 8002346:	011b      	lsls	r3, r3, #4
 8002348:	b2db      	uxtb	r3, r3
 800234a:	4413      	add	r3, r2
 800234c:	b2da      	uxtb	r2, r3
 800234e:	793b      	ldrb	r3, [r7, #4]
 8002350:	009b      	lsls	r3, r3, #2
 8002352:	b2db      	uxtb	r3, r3
 8002354:	4413      	add	r3, r2
 8002356:	b2da      	uxtb	r2, r3
 8002358:	f897 3020 	ldrb.w	r3, [r7, #32]
 800235c:	f003 0303 	and.w	r3, r3, #3
 8002360:	b2db      	uxtb	r3, r3
 8002362:	4413      	add	r3, r2
 8002364:	b2db      	uxtb	r3, r3
 8002366:	3360      	adds	r3, #96	@ 0x60
 8002368:	b2db      	uxtb	r3, r3
 800236a:	737b      	strb	r3, [r7, #13]
  spiSendCmd(cmd);
 800236c:	f107 030c 	add.w	r3, r7, #12
 8002370:	4618      	mov	r0, r3
 8002372:	f7fe fefd 	bl	8001170 <spiSendCmd>
}
 8002376:	bf00      	nop
 8002378:	3714      	adds	r7, #20
 800237a:	46bd      	mov	sp, r7
 800237c:	bd90      	pop	{r4, r7, pc}

0800237e <adBms6830_Snap>:
* @return None
*
*******************************************************************************
*/
void adBms6830_Snap()
{
 800237e:	b580      	push	{r7, lr}
 8002380:	b082      	sub	sp, #8
 8002382:	af00      	add	r7, sp, #0
  uint8_t cmd[2];
  cmd[0] = 0x00;
 8002384:	2300      	movs	r3, #0
 8002386:	713b      	strb	r3, [r7, #4]
  cmd[1] = 0x2D;
 8002388:	232d      	movs	r3, #45	@ 0x2d
 800238a:	717b      	strb	r3, [r7, #5]
  spiSendCmd(cmd);
 800238c:	1d3b      	adds	r3, r7, #4
 800238e:	4618      	mov	r0, r3
 8002390:	f7fe feee 	bl	8001170 <spiSendCmd>
}
 8002394:	bf00      	nop
 8002396:	3708      	adds	r7, #8
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}

0800239c <adBms6830_Unsnap>:
* @return None
*
*******************************************************************************
*/
void adBms6830_Unsnap()
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0
  uint8_t cmd[2];
  cmd[0] = 0x00;
 80023a2:	2300      	movs	r3, #0
 80023a4:	713b      	strb	r3, [r7, #4]
  cmd[1] = 0x2F;
 80023a6:	232f      	movs	r3, #47	@ 0x2f
 80023a8:	717b      	strb	r3, [r7, #5]
  spiSendCmd(cmd);
 80023aa:	1d3b      	adds	r3, r7, #4
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7fe fedf 	bl	8001170 <spiSendCmd>
}
 80023b2:	bf00      	nop
 80023b4:	3708      	adds	r7, #8
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}

080023ba <adBms6830_Adsv>:
(
CONT cont,
DCP dcp,
OW_C_S owcs
)
{
 80023ba:	b580      	push	{r7, lr}
 80023bc:	b084      	sub	sp, #16
 80023be:	af00      	add	r7, sp, #0
 80023c0:	4603      	mov	r3, r0
 80023c2:	71fb      	strb	r3, [r7, #7]
 80023c4:	460b      	mov	r3, r1
 80023c6:	71bb      	strb	r3, [r7, #6]
 80023c8:	4613      	mov	r3, r2
 80023ca:	717b      	strb	r3, [r7, #5]
  uint8_t cmd[2];
  cmd[0] = 0x01;
 80023cc:	2301      	movs	r3, #1
 80023ce:	733b      	strb	r3, [r7, #12]
  cmd[1] = (cont<<7)+(dcp<<4)+(owcs &0x03) + 0x68;
 80023d0:	79fb      	ldrb	r3, [r7, #7]
 80023d2:	01db      	lsls	r3, r3, #7
 80023d4:	b2da      	uxtb	r2, r3
 80023d6:	79bb      	ldrb	r3, [r7, #6]
 80023d8:	011b      	lsls	r3, r3, #4
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	4413      	add	r3, r2
 80023de:	b2da      	uxtb	r2, r3
 80023e0:	797b      	ldrb	r3, [r7, #5]
 80023e2:	f003 0303 	and.w	r3, r3, #3
 80023e6:	b2db      	uxtb	r3, r3
 80023e8:	4413      	add	r3, r2
 80023ea:	b2db      	uxtb	r3, r3
 80023ec:	3368      	adds	r3, #104	@ 0x68
 80023ee:	b2db      	uxtb	r3, r3
 80023f0:	737b      	strb	r3, [r7, #13]
  spiSendCmd(cmd);
 80023f2:	f107 030c 	add.w	r3, r7, #12
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7fe feba 	bl	8001170 <spiSendCmd>
}
 80023fc:	bf00      	nop
 80023fe:	3710      	adds	r7, #16
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}

08002404 <adBms6830_Adax>:
(
OW_AUX owaux, 							
PUP pup,
CH ch
)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b084      	sub	sp, #16
 8002408:	af00      	add	r7, sp, #0
 800240a:	4603      	mov	r3, r0
 800240c:	71fb      	strb	r3, [r7, #7]
 800240e:	460b      	mov	r3, r1
 8002410:	71bb      	strb	r3, [r7, #6]
 8002412:	4613      	mov	r3, r2
 8002414:	717b      	strb	r3, [r7, #5]
  uint8_t cmd[2];
  cmd[0] = 0x04 + owaux;
 8002416:	79fb      	ldrb	r3, [r7, #7]
 8002418:	3304      	adds	r3, #4
 800241a:	b2db      	uxtb	r3, r3
 800241c:	733b      	strb	r3, [r7, #12]
  cmd[1] = (pup << 7) + (((ch >>4)&0x01)<<6) + (ch & 0x0F) + 0x10;
 800241e:	79bb      	ldrb	r3, [r7, #6]
 8002420:	01db      	lsls	r3, r3, #7
 8002422:	b2da      	uxtb	r2, r3
 8002424:	797b      	ldrb	r3, [r7, #5]
 8002426:	091b      	lsrs	r3, r3, #4
 8002428:	b2db      	uxtb	r3, r3
 800242a:	019b      	lsls	r3, r3, #6
 800242c:	b2db      	uxtb	r3, r3
 800242e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002432:	b2db      	uxtb	r3, r3
 8002434:	4413      	add	r3, r2
 8002436:	b2da      	uxtb	r2, r3
 8002438:	797b      	ldrb	r3, [r7, #5]
 800243a:	f003 030f 	and.w	r3, r3, #15
 800243e:	b2db      	uxtb	r3, r3
 8002440:	4413      	add	r3, r2
 8002442:	b2db      	uxtb	r3, r3
 8002444:	3310      	adds	r3, #16
 8002446:	b2db      	uxtb	r3, r3
 8002448:	737b      	strb	r3, [r7, #13]
  spiSendCmd(cmd);
 800244a:	f107 030c 	add.w	r3, r7, #12
 800244e:	4618      	mov	r0, r3
 8002450:	f7fe fe8e 	bl	8001170 <spiSendCmd>
}
 8002454:	bf00      	nop
 8002456:	3710      	adds	r7, #16
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}

0800245c <adBms6830_Adax2>:
*/
void adBms6830_Adax2
(
CH ch
)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b084      	sub	sp, #16
 8002460:	af00      	add	r7, sp, #0
 8002462:	4603      	mov	r3, r0
 8002464:	71fb      	strb	r3, [r7, #7]
  uint8_t cmd[2];
  cmd[0] = 0x04;
 8002466:	2304      	movs	r3, #4
 8002468:	733b      	strb	r3, [r7, #12]
  cmd[1] = (ch & 0x0F);
 800246a:	79fb      	ldrb	r3, [r7, #7]
 800246c:	f003 030f 	and.w	r3, r3, #15
 8002470:	b2db      	uxtb	r3, r3
 8002472:	737b      	strb	r3, [r7, #13]
  spiSendCmd(cmd);
 8002474:	f107 030c 	add.w	r3, r7, #12
 8002478:	4618      	mov	r0, r3
 800247a:	f7fe fe79 	bl	8001170 <spiSendCmd>
}
 800247e:	bf00      	nop
 8002480:	3710      	adds	r7, #16
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
	...

08002488 <SetOverVoltageThreshold>:
 * @return OverVoltage_value
 *
 *******************************************************************************
*/
uint16_t SetOverVoltageThreshold(float voltage)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b084      	sub	sp, #16
 800248c:	af00      	add	r7, sp, #0
 800248e:	ed87 0a01 	vstr	s0, [r7, #4]
  uint16_t vov_value;
  uint8_t rbits = 12;
 8002492:	230c      	movs	r3, #12
 8002494:	73fb      	strb	r3, [r7, #15]
  voltage = (voltage - 1.5);
 8002496:	edd7 7a01 	vldr	s15, [r7, #4]
 800249a:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800249e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80024a2:	edc7 7a01 	vstr	s15, [r7, #4]
  voltage = voltage / (16 * 0.000150);
 80024a6:	6878      	ldr	r0, [r7, #4]
 80024a8:	f7fe f856 	bl	8000558 <__aeabi_f2d>
 80024ac:	a314      	add	r3, pc, #80	@ (adr r3, 8002500 <SetOverVoltageThreshold+0x78>)
 80024ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024b2:	f7fe f9d3 	bl	800085c <__aeabi_ddiv>
 80024b6:	4602      	mov	r2, r0
 80024b8:	460b      	mov	r3, r1
 80024ba:	4610      	mov	r0, r2
 80024bc:	4619      	mov	r1, r3
 80024be:	f7fe fb9b 	bl	8000bf8 <__aeabi_d2f>
 80024c2:	4603      	mov	r3, r0
 80024c4:	607b      	str	r3, [r7, #4]
  vov_value = (uint16_t )(voltage + 2 * (1 << (rbits - 1)));
 80024c6:	7bfb      	ldrb	r3, [r7, #15]
 80024c8:	3b01      	subs	r3, #1
 80024ca:	2202      	movs	r2, #2
 80024cc:	fa02 f303 	lsl.w	r3, r2, r3
 80024d0:	ee07 3a90 	vmov	s15, r3
 80024d4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024d8:	edd7 7a01 	vldr	s15, [r7, #4]
 80024dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024e4:	ee17 3a90 	vmov	r3, s15
 80024e8:	81bb      	strh	r3, [r7, #12]
  vov_value &= 0xFFF;
 80024ea:	89bb      	ldrh	r3, [r7, #12]
 80024ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024f0:	81bb      	strh	r3, [r7, #12]
  return vov_value;
 80024f2:	89bb      	ldrh	r3, [r7, #12]
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	3710      	adds	r7, #16
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	f3af 8000 	nop.w
 8002500:	30553261 	.word	0x30553261
 8002504:	3f63a92a 	.word	0x3f63a92a

08002508 <SetUnderVoltageThreshold>:
 * @return UnderVoltage_value
 *
 *******************************************************************************
*/
uint16_t SetUnderVoltageThreshold(float voltage)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b084      	sub	sp, #16
 800250c:	af00      	add	r7, sp, #0
 800250e:	ed87 0a01 	vstr	s0, [r7, #4]
  uint16_t vuv_value;
  uint8_t rbits = 12;
 8002512:	230c      	movs	r3, #12
 8002514:	73fb      	strb	r3, [r7, #15]
  voltage = (voltage - 1.5);
 8002516:	edd7 7a01 	vldr	s15, [r7, #4]
 800251a:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800251e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002522:	edc7 7a01 	vstr	s15, [r7, #4]
  voltage = voltage / (16 * 0.000150);
 8002526:	6878      	ldr	r0, [r7, #4]
 8002528:	f7fe f816 	bl	8000558 <__aeabi_f2d>
 800252c:	a314      	add	r3, pc, #80	@ (adr r3, 8002580 <SetUnderVoltageThreshold+0x78>)
 800252e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002532:	f7fe f993 	bl	800085c <__aeabi_ddiv>
 8002536:	4602      	mov	r2, r0
 8002538:	460b      	mov	r3, r1
 800253a:	4610      	mov	r0, r2
 800253c:	4619      	mov	r1, r3
 800253e:	f7fe fb5b 	bl	8000bf8 <__aeabi_d2f>
 8002542:	4603      	mov	r3, r0
 8002544:	607b      	str	r3, [r7, #4]
  vuv_value = (uint16_t )(voltage + 2 * (1 << (rbits - 1)));
 8002546:	7bfb      	ldrb	r3, [r7, #15]
 8002548:	3b01      	subs	r3, #1
 800254a:	2202      	movs	r2, #2
 800254c:	fa02 f303 	lsl.w	r3, r2, r3
 8002550:	ee07 3a90 	vmov	s15, r3
 8002554:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002558:	edd7 7a01 	vldr	s15, [r7, #4]
 800255c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002560:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002564:	ee17 3a90 	vmov	r3, s15
 8002568:	81bb      	strh	r3, [r7, #12]
  vuv_value &= 0xFFF;
 800256a:	89bb      	ldrh	r3, [r7, #12]
 800256c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002570:	81bb      	strh	r3, [r7, #12]
  return vuv_value;
 8002572:	89bb      	ldrh	r3, [r7, #12]
}
 8002574:	4618      	mov	r0, r3
 8002576:	3710      	adds	r7, #16
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}
 800257c:	f3af 8000 	nop.w
 8002580:	30553261 	.word	0x30553261
 8002584:	3f63a92a 	.word	0x3f63a92a

08002588 <adBms6830ParseConfiga>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseConfiga(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b086      	sub	sp, #24
 800258c:	af00      	add	r7, sp, #0
 800258e:	4603      	mov	r3, r0
 8002590:	60b9      	str	r1, [r7, #8]
 8002592:	607a      	str	r2, [r7, #4]
 8002594:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8002596:	2300      	movs	r3, #0
 8002598:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800259a:	2300      	movs	r3, #0
 800259c:	75bb      	strb	r3, [r7, #22]
 800259e:	e133      	b.n	8002808 <adBms6830ParseConfiga+0x280>
  {
    memcpy(&ic[curr_ic].configa.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 80025a0:	7dbb      	ldrb	r3, [r7, #22]
 80025a2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80025a6:	fb02 f303 	mul.w	r3, r2, r3
 80025aa:	68ba      	ldr	r2, [r7, #8]
 80025ac:	4413      	add	r3, r2
 80025ae:	f203 1025 	addw	r0, r3, #293	@ 0x125
 80025b2:	7dfb      	ldrb	r3, [r7, #23]
 80025b4:	687a      	ldr	r2, [r7, #4]
 80025b6:	4413      	add	r3, r2
 80025b8:	2208      	movs	r2, #8
 80025ba:	4619      	mov	r1, r3
 80025bc:	f00e fdc7 	bl	801114e <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 80025c0:	7dbb      	ldrb	r3, [r7, #22]
 80025c2:	3301      	adds	r3, #1
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	00db      	lsls	r3, r3, #3
 80025c8:	75fb      	strb	r3, [r7, #23]

    ic[curr_ic].rx_cfga.cth = (ic[curr_ic].configa.rx_data[0] & 0x07);
 80025ca:	7dbb      	ldrb	r3, [r7, #22]
 80025cc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80025d0:	fb02 f303 	mul.w	r3, r2, r3
 80025d4:	68ba      	ldr	r2, [r7, #8]
 80025d6:	4413      	add	r3, r2
 80025d8:	f893 1125 	ldrb.w	r1, [r3, #293]	@ 0x125
 80025dc:	7dbb      	ldrb	r3, [r7, #22]
 80025de:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80025e2:	fb02 f303 	mul.w	r3, r2, r3
 80025e6:	68ba      	ldr	r2, [r7, #8]
 80025e8:	441a      	add	r2, r3
 80025ea:	460b      	mov	r3, r1
 80025ec:	f003 0307 	and.w	r3, r3, #7
 80025f0:	b2d9      	uxtb	r1, r3
 80025f2:	7993      	ldrb	r3, [r2, #6]
 80025f4:	f361 0343 	bfi	r3, r1, #1, #3
 80025f8:	7193      	strb	r3, [r2, #6]
    ic[curr_ic].rx_cfga.refon   = (ic[curr_ic].configa.rx_data[0] & 0x80) >> 7;
 80025fa:	7dbb      	ldrb	r3, [r7, #22]
 80025fc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002600:	fb02 f303 	mul.w	r3, r2, r3
 8002604:	68ba      	ldr	r2, [r7, #8]
 8002606:	4413      	add	r3, r2
 8002608:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 800260c:	09db      	lsrs	r3, r3, #7
 800260e:	b2d9      	uxtb	r1, r3
 8002610:	7dbb      	ldrb	r3, [r7, #22]
 8002612:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002616:	fb02 f303 	mul.w	r3, r2, r3
 800261a:	68ba      	ldr	r2, [r7, #8]
 800261c:	441a      	add	r2, r3
 800261e:	460b      	mov	r3, r1
 8002620:	f003 0301 	and.w	r3, r3, #1
 8002624:	b2d9      	uxtb	r1, r3
 8002626:	7993      	ldrb	r3, [r2, #6]
 8002628:	f361 0300 	bfi	r3, r1, #0, #1
 800262c:	7193      	strb	r3, [r2, #6]

    ic[curr_ic].rx_cfga.flag_d  = (ic[curr_ic].configa.rx_data[1] & 0xFF);
 800262e:	7dbb      	ldrb	r3, [r7, #22]
 8002630:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002634:	fb02 f303 	mul.w	r3, r2, r3
 8002638:	68ba      	ldr	r2, [r7, #8]
 800263a:	441a      	add	r2, r3
 800263c:	7dbb      	ldrb	r3, [r7, #22]
 800263e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8002642:	fb01 f303 	mul.w	r3, r1, r3
 8002646:	68b9      	ldr	r1, [r7, #8]
 8002648:	440b      	add	r3, r1
 800264a:	f892 2126 	ldrb.w	r2, [r2, #294]	@ 0x126
 800264e:	71da      	strb	r2, [r3, #7]

    ic[curr_ic].rx_cfga.soakon   = (ic[curr_ic].configa.rx_data[2] & 0x80) >> 7;
 8002650:	7dbb      	ldrb	r3, [r7, #22]
 8002652:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002656:	fb02 f303 	mul.w	r3, r2, r3
 800265a:	68ba      	ldr	r2, [r7, #8]
 800265c:	4413      	add	r3, r2
 800265e:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 8002662:	09db      	lsrs	r3, r3, #7
 8002664:	b2d9      	uxtb	r1, r3
 8002666:	7dbb      	ldrb	r3, [r7, #22]
 8002668:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800266c:	fb02 f303 	mul.w	r3, r2, r3
 8002670:	68ba      	ldr	r2, [r7, #8]
 8002672:	441a      	add	r2, r3
 8002674:	460b      	mov	r3, r1
 8002676:	f003 0301 	and.w	r3, r3, #1
 800267a:	b2d9      	uxtb	r1, r3
 800267c:	7a13      	ldrb	r3, [r2, #8]
 800267e:	f361 0300 	bfi	r3, r1, #0, #1
 8002682:	7213      	strb	r3, [r2, #8]
    ic[curr_ic].rx_cfga.owrng    = (((ic[curr_ic].configa.rx_data[2] & 0x40) >> 6));
 8002684:	7dbb      	ldrb	r3, [r7, #22]
 8002686:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800268a:	fb02 f303 	mul.w	r3, r2, r3
 800268e:	68ba      	ldr	r2, [r7, #8]
 8002690:	4413      	add	r3, r2
 8002692:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 8002696:	1199      	asrs	r1, r3, #6
 8002698:	7dbb      	ldrb	r3, [r7, #22]
 800269a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800269e:	fb02 f303 	mul.w	r3, r2, r3
 80026a2:	68ba      	ldr	r2, [r7, #8]
 80026a4:	441a      	add	r2, r3
 80026a6:	460b      	mov	r3, r1
 80026a8:	f003 0301 	and.w	r3, r3, #1
 80026ac:	b2d9      	uxtb	r1, r3
 80026ae:	7a13      	ldrb	r3, [r2, #8]
 80026b0:	f361 0341 	bfi	r3, r1, #1, #1
 80026b4:	7213      	strb	r3, [r2, #8]
    ic[curr_ic].rx_cfga.owa    = ( (ic[curr_ic].configa.rx_data[2] & 0x38) >> 3);
 80026b6:	7dbb      	ldrb	r3, [r7, #22]
 80026b8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80026bc:	fb02 f303 	mul.w	r3, r2, r3
 80026c0:	68ba      	ldr	r2, [r7, #8]
 80026c2:	4413      	add	r3, r2
 80026c4:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 80026c8:	10d9      	asrs	r1, r3, #3
 80026ca:	7dbb      	ldrb	r3, [r7, #22]
 80026cc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80026d0:	fb02 f303 	mul.w	r3, r2, r3
 80026d4:	68ba      	ldr	r2, [r7, #8]
 80026d6:	441a      	add	r2, r3
 80026d8:	460b      	mov	r3, r1
 80026da:	f003 0307 	and.w	r3, r3, #7
 80026de:	b2d9      	uxtb	r1, r3
 80026e0:	7a13      	ldrb	r3, [r2, #8]
 80026e2:	f361 0384 	bfi	r3, r1, #2, #3
 80026e6:	7213      	strb	r3, [r2, #8]

    ic[curr_ic].rx_cfga.gpo        = ( (ic[curr_ic].configa.rx_data[3] & 0xFF)| ((ic[curr_ic].configa.rx_data[4] & 0x03) << 8) );
 80026e8:	7dbb      	ldrb	r3, [r7, #22]
 80026ea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80026ee:	fb02 f303 	mul.w	r3, r2, r3
 80026f2:	68ba      	ldr	r2, [r7, #8]
 80026f4:	4413      	add	r3, r2
 80026f6:	f893 3128 	ldrb.w	r3, [r3, #296]	@ 0x128
 80026fa:	b21a      	sxth	r2, r3
 80026fc:	7dbb      	ldrb	r3, [r7, #22]
 80026fe:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8002702:	fb01 f303 	mul.w	r3, r1, r3
 8002706:	68b9      	ldr	r1, [r7, #8]
 8002708:	440b      	add	r3, r1
 800270a:	f893 3129 	ldrb.w	r3, [r3, #297]	@ 0x129
 800270e:	b21b      	sxth	r3, r3
 8002710:	021b      	lsls	r3, r3, #8
 8002712:	b21b      	sxth	r3, r3
 8002714:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002718:	b21b      	sxth	r3, r3
 800271a:	4313      	orrs	r3, r2
 800271c:	b219      	sxth	r1, r3
 800271e:	7dbb      	ldrb	r3, [r7, #22]
 8002720:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002724:	fb02 f303 	mul.w	r3, r2, r3
 8002728:	68ba      	ldr	r2, [r7, #8]
 800272a:	441a      	add	r2, r3
 800272c:	460b      	mov	r3, r1
 800272e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002732:	b299      	uxth	r1, r3
 8002734:	8913      	ldrh	r3, [r2, #8]
 8002736:	f361 134e 	bfi	r3, r1, #5, #10
 800273a:	8113      	strh	r3, [r2, #8]

    ic[curr_ic].rx_cfga.snap   = ((ic[curr_ic].configa.rx_data[5] & 0x20) >> 5);
 800273c:	7dbb      	ldrb	r3, [r7, #22]
 800273e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002742:	fb02 f303 	mul.w	r3, r2, r3
 8002746:	68ba      	ldr	r2, [r7, #8]
 8002748:	4413      	add	r3, r2
 800274a:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 800274e:	1159      	asrs	r1, r3, #5
 8002750:	7dbb      	ldrb	r3, [r7, #22]
 8002752:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002756:	fb02 f303 	mul.w	r3, r2, r3
 800275a:	68ba      	ldr	r2, [r7, #8]
 800275c:	441a      	add	r2, r3
 800275e:	460b      	mov	r3, r1
 8002760:	f003 0301 	and.w	r3, r3, #1
 8002764:	b2d9      	uxtb	r1, r3
 8002766:	7a53      	ldrb	r3, [r2, #9]
 8002768:	f361 13c7 	bfi	r3, r1, #7, #1
 800276c:	7253      	strb	r3, [r2, #9]
    ic[curr_ic].rx_cfga.mute_st   = ((ic[curr_ic].configa.rx_data[5] & 0x10) >> 4);
 800276e:	7dbb      	ldrb	r3, [r7, #22]
 8002770:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002774:	fb02 f303 	mul.w	r3, r2, r3
 8002778:	68ba      	ldr	r2, [r7, #8]
 800277a:	4413      	add	r3, r2
 800277c:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 8002780:	1119      	asrs	r1, r3, #4
 8002782:	7dbb      	ldrb	r3, [r7, #22]
 8002784:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002788:	fb02 f303 	mul.w	r3, r2, r3
 800278c:	68ba      	ldr	r2, [r7, #8]
 800278e:	441a      	add	r2, r3
 8002790:	460b      	mov	r3, r1
 8002792:	f003 0301 	and.w	r3, r3, #1
 8002796:	b2d9      	uxtb	r1, r3
 8002798:	7a93      	ldrb	r3, [r2, #10]
 800279a:	f361 0300 	bfi	r3, r1, #0, #1
 800279e:	7293      	strb	r3, [r2, #10]
    ic[curr_ic].rx_cfga.comm_bk   = ((ic[curr_ic].configa.rx_data[5] & 0x08) >> 3);
 80027a0:	7dbb      	ldrb	r3, [r7, #22]
 80027a2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80027a6:	fb02 f303 	mul.w	r3, r2, r3
 80027aa:	68ba      	ldr	r2, [r7, #8]
 80027ac:	4413      	add	r3, r2
 80027ae:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 80027b2:	10d9      	asrs	r1, r3, #3
 80027b4:	7dbb      	ldrb	r3, [r7, #22]
 80027b6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80027ba:	fb02 f303 	mul.w	r3, r2, r3
 80027be:	68ba      	ldr	r2, [r7, #8]
 80027c0:	441a      	add	r2, r3
 80027c2:	460b      	mov	r3, r1
 80027c4:	f003 0301 	and.w	r3, r3, #1
 80027c8:	b2d9      	uxtb	r1, r3
 80027ca:	7a93      	ldrb	r3, [r2, #10]
 80027cc:	f361 0341 	bfi	r3, r1, #1, #1
 80027d0:	7293      	strb	r3, [r2, #10]
    ic[curr_ic].rx_cfga.fc   = ((ic[curr_ic].configa.rx_data[5] & 0x07) >> 0);
 80027d2:	7dbb      	ldrb	r3, [r7, #22]
 80027d4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80027d8:	fb02 f303 	mul.w	r3, r2, r3
 80027dc:	68ba      	ldr	r2, [r7, #8]
 80027de:	4413      	add	r3, r2
 80027e0:	f893 112a 	ldrb.w	r1, [r3, #298]	@ 0x12a
 80027e4:	7dbb      	ldrb	r3, [r7, #22]
 80027e6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80027ea:	fb02 f303 	mul.w	r3, r2, r3
 80027ee:	68ba      	ldr	r2, [r7, #8]
 80027f0:	441a      	add	r2, r3
 80027f2:	460b      	mov	r3, r1
 80027f4:	f003 0307 	and.w	r3, r3, #7
 80027f8:	b2d9      	uxtb	r1, r3
 80027fa:	7a93      	ldrb	r3, [r2, #10]
 80027fc:	f361 0384 	bfi	r3, r1, #2, #3
 8002800:	7293      	strb	r3, [r2, #10]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002802:	7dbb      	ldrb	r3, [r7, #22]
 8002804:	3301      	adds	r3, #1
 8002806:	75bb      	strb	r3, [r7, #22]
 8002808:	7dba      	ldrb	r2, [r7, #22]
 800280a:	7bfb      	ldrb	r3, [r7, #15]
 800280c:	429a      	cmp	r2, r3
 800280e:	f4ff aec7 	bcc.w	80025a0 <adBms6830ParseConfiga+0x18>
  }
}
 8002812:	bf00      	nop
 8002814:	bf00      	nop
 8002816:	3718      	adds	r7, #24
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}

0800281c <adBms6830ParseConfigb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseConfigb(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b086      	sub	sp, #24
 8002820:	af00      	add	r7, sp, #0
 8002822:	4603      	mov	r3, r0
 8002824:	60b9      	str	r1, [r7, #8]
 8002826:	607a      	str	r2, [r7, #4]
 8002828:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 800282a:	2300      	movs	r3, #0
 800282c:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800282e:	2300      	movs	r3, #0
 8002830:	75bb      	strb	r3, [r7, #22]
 8002832:	e0c8      	b.n	80029c6 <adBms6830ParseConfigb+0x1aa>
  {
    memcpy(&ic[curr_ic].configb.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8002834:	7dbb      	ldrb	r3, [r7, #22]
 8002836:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800283a:	fb02 f303 	mul.w	r3, r2, r3
 800283e:	68ba      	ldr	r2, [r7, #8]
 8002840:	4413      	add	r3, r2
 8002842:	f203 1033 	addw	r0, r3, #307	@ 0x133
 8002846:	7dfb      	ldrb	r3, [r7, #23]
 8002848:	687a      	ldr	r2, [r7, #4]
 800284a:	4413      	add	r3, r2
 800284c:	2208      	movs	r2, #8
 800284e:	4619      	mov	r1, r3
 8002850:	f00e fc7d 	bl	801114e <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8002854:	7dbb      	ldrb	r3, [r7, #22]
 8002856:	3301      	adds	r3, #1
 8002858:	b2db      	uxtb	r3, r3
 800285a:	00db      	lsls	r3, r3, #3
 800285c:	75fb      	strb	r3, [r7, #23]

    ic[curr_ic].rx_cfgb.vuv = ((ic[curr_ic].configb.rx_data[0])  | ((ic[curr_ic].configb.rx_data[1] & 0x0F) << 8));
 800285e:	7dbb      	ldrb	r3, [r7, #22]
 8002860:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002864:	fb02 f303 	mul.w	r3, r2, r3
 8002868:	68ba      	ldr	r2, [r7, #8]
 800286a:	4413      	add	r3, r2
 800286c:	f893 3133 	ldrb.w	r3, [r3, #307]	@ 0x133
 8002870:	b21a      	sxth	r2, r3
 8002872:	7dbb      	ldrb	r3, [r7, #22]
 8002874:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8002878:	fb01 f303 	mul.w	r3, r1, r3
 800287c:	68b9      	ldr	r1, [r7, #8]
 800287e:	440b      	add	r3, r1
 8002880:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8002884:	b21b      	sxth	r3, r3
 8002886:	021b      	lsls	r3, r3, #8
 8002888:	b21b      	sxth	r3, r3
 800288a:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800288e:	b21b      	sxth	r3, r3
 8002890:	4313      	orrs	r3, r2
 8002892:	b219      	sxth	r1, r3
 8002894:	7dbb      	ldrb	r3, [r7, #22]
 8002896:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800289a:	fb02 f303 	mul.w	r3, r2, r3
 800289e:	68ba      	ldr	r2, [r7, #8]
 80028a0:	4413      	add	r3, r2
 80028a2:	b28a      	uxth	r2, r1
 80028a4:	829a      	strh	r2, [r3, #20]
    ic[curr_ic].rx_cfgb.vov  = (ic[curr_ic].configb.rx_data[2]<<4)+((ic[curr_ic].configb.rx_data[1] &0xF0)>>4)  ;
 80028a6:	7dbb      	ldrb	r3, [r7, #22]
 80028a8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80028ac:	fb02 f303 	mul.w	r3, r2, r3
 80028b0:	68ba      	ldr	r2, [r7, #8]
 80028b2:	4413      	add	r3, r2
 80028b4:	f893 3135 	ldrb.w	r3, [r3, #309]	@ 0x135
 80028b8:	011b      	lsls	r3, r3, #4
 80028ba:	b29a      	uxth	r2, r3
 80028bc:	7dbb      	ldrb	r3, [r7, #22]
 80028be:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80028c2:	fb01 f303 	mul.w	r3, r1, r3
 80028c6:	68b9      	ldr	r1, [r7, #8]
 80028c8:	440b      	add	r3, r1
 80028ca:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 80028ce:	091b      	lsrs	r3, r3, #4
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	4618      	mov	r0, r3
 80028d4:	7dbb      	ldrb	r3, [r7, #22]
 80028d6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80028da:	fb01 f303 	mul.w	r3, r1, r3
 80028de:	68b9      	ldr	r1, [r7, #8]
 80028e0:	440b      	add	r3, r1
 80028e2:	4402      	add	r2, r0
 80028e4:	b292      	uxth	r2, r2
 80028e6:	82da      	strh	r2, [r3, #22]
    ic[curr_ic].rx_cfgb.dtmen = (((ic[curr_ic].configb.rx_data[3] & 0x80) >> 7));
 80028e8:	7dbb      	ldrb	r3, [r7, #22]
 80028ea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80028ee:	fb02 f303 	mul.w	r3, r2, r3
 80028f2:	68ba      	ldr	r2, [r7, #8]
 80028f4:	4413      	add	r3, r2
 80028f6:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 80028fa:	09db      	lsrs	r3, r3, #7
 80028fc:	b2d9      	uxtb	r1, r3
 80028fe:	7dbb      	ldrb	r3, [r7, #22]
 8002900:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002904:	fb02 f303 	mul.w	r3, r2, r3
 8002908:	68ba      	ldr	r2, [r7, #8]
 800290a:	441a      	add	r2, r3
 800290c:	460b      	mov	r3, r1
 800290e:	f003 0301 	and.w	r3, r3, #1
 8002912:	b2d9      	uxtb	r1, r3
 8002914:	7e13      	ldrb	r3, [r2, #24]
 8002916:	f361 0300 	bfi	r3, r1, #0, #1
 800291a:	7613      	strb	r3, [r2, #24]
    ic[curr_ic].rx_cfgb.dtrng= ((ic[curr_ic].configb.rx_data[3] & 0x40) >> 6);
 800291c:	7dbb      	ldrb	r3, [r7, #22]
 800291e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002922:	fb02 f303 	mul.w	r3, r2, r3
 8002926:	68ba      	ldr	r2, [r7, #8]
 8002928:	4413      	add	r3, r2
 800292a:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 800292e:	1199      	asrs	r1, r3, #6
 8002930:	7dbb      	ldrb	r3, [r7, #22]
 8002932:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002936:	fb02 f303 	mul.w	r3, r2, r3
 800293a:	68ba      	ldr	r2, [r7, #8]
 800293c:	441a      	add	r2, r3
 800293e:	460b      	mov	r3, r1
 8002940:	f003 0301 	and.w	r3, r3, #1
 8002944:	b2d9      	uxtb	r1, r3
 8002946:	7e13      	ldrb	r3, [r2, #24]
 8002948:	f361 0341 	bfi	r3, r1, #1, #1
 800294c:	7613      	strb	r3, [r2, #24]
    ic[curr_ic].rx_cfgb.dcto   = ((ic[curr_ic].configb.rx_data[3] & 0x3F));
 800294e:	7dbb      	ldrb	r3, [r7, #22]
 8002950:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002954:	fb02 f303 	mul.w	r3, r2, r3
 8002958:	68ba      	ldr	r2, [r7, #8]
 800295a:	4413      	add	r3, r2
 800295c:	f893 1136 	ldrb.w	r1, [r3, #310]	@ 0x136
 8002960:	7dbb      	ldrb	r3, [r7, #22]
 8002962:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002966:	fb02 f303 	mul.w	r3, r2, r3
 800296a:	68ba      	ldr	r2, [r7, #8]
 800296c:	441a      	add	r2, r3
 800296e:	460b      	mov	r3, r1
 8002970:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002974:	b2d9      	uxtb	r1, r3
 8002976:	7e13      	ldrb	r3, [r2, #24]
 8002978:	f361 0387 	bfi	r3, r1, #2, #6
 800297c:	7613      	strb	r3, [r2, #24]
    ic[curr_ic].rx_cfgb.dcc = ((ic[curr_ic].configb.rx_data[4]) | ((ic[curr_ic].configb.rx_data[5] & 0xFF) << 8));
 800297e:	7dbb      	ldrb	r3, [r7, #22]
 8002980:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002984:	fb02 f303 	mul.w	r3, r2, r3
 8002988:	68ba      	ldr	r2, [r7, #8]
 800298a:	4413      	add	r3, r2
 800298c:	f893 3137 	ldrb.w	r3, [r3, #311]	@ 0x137
 8002990:	b21a      	sxth	r2, r3
 8002992:	7dbb      	ldrb	r3, [r7, #22]
 8002994:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8002998:	fb01 f303 	mul.w	r3, r1, r3
 800299c:	68b9      	ldr	r1, [r7, #8]
 800299e:	440b      	add	r3, r1
 80029a0:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 80029a4:	b21b      	sxth	r3, r3
 80029a6:	021b      	lsls	r3, r3, #8
 80029a8:	b21b      	sxth	r3, r3
 80029aa:	4313      	orrs	r3, r2
 80029ac:	b219      	sxth	r1, r3
 80029ae:	7dbb      	ldrb	r3, [r7, #22]
 80029b0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80029b4:	fb02 f303 	mul.w	r3, r2, r3
 80029b8:	68ba      	ldr	r2, [r7, #8]
 80029ba:	4413      	add	r3, r2
 80029bc:	b28a      	uxth	r2, r1
 80029be:	835a      	strh	r2, [r3, #26]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80029c0:	7dbb      	ldrb	r3, [r7, #22]
 80029c2:	3301      	adds	r3, #1
 80029c4:	75bb      	strb	r3, [r7, #22]
 80029c6:	7dba      	ldrb	r2, [r7, #22]
 80029c8:	7bfb      	ldrb	r3, [r7, #15]
 80029ca:	429a      	cmp	r2, r3
 80029cc:	f4ff af32 	bcc.w	8002834 <adBms6830ParseConfigb+0x18>
  }
}
 80029d0:	bf00      	nop
 80029d2:	bf00      	nop
 80029d4:	3718      	adds	r7, #24
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}

080029da <adBms6830ParseConfig>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseConfig(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *data)
{
 80029da:	b580      	push	{r7, lr}
 80029dc:	b084      	sub	sp, #16
 80029de:	af00      	add	r7, sp, #0
 80029e0:	60b9      	str	r1, [r7, #8]
 80029e2:	607b      	str	r3, [r7, #4]
 80029e4:	4603      	mov	r3, r0
 80029e6:	73fb      	strb	r3, [r7, #15]
 80029e8:	4613      	mov	r3, r2
 80029ea:	73bb      	strb	r3, [r7, #14]
  switch (grp)
 80029ec:	7bbb      	ldrb	r3, [r7, #14]
 80029ee:	2b01      	cmp	r3, #1
 80029f0:	d002      	beq.n	80029f8 <adBms6830ParseConfig+0x1e>
 80029f2:	2b02      	cmp	r3, #2
 80029f4:	d007      	beq.n	8002a06 <adBms6830ParseConfig+0x2c>
  case B:
    adBms6830ParseConfigb(tIC, &ic[0], &data[0]);
    break;

  default:
    break;
 80029f6:	e00d      	b.n	8002a14 <adBms6830ParseConfig+0x3a>
    adBms6830ParseConfiga(tIC, &ic[0], &data[0]);
 80029f8:	7bfb      	ldrb	r3, [r7, #15]
 80029fa:	687a      	ldr	r2, [r7, #4]
 80029fc:	68b9      	ldr	r1, [r7, #8]
 80029fe:	4618      	mov	r0, r3
 8002a00:	f7ff fdc2 	bl	8002588 <adBms6830ParseConfiga>
    break;
 8002a04:	e006      	b.n	8002a14 <adBms6830ParseConfig+0x3a>
    adBms6830ParseConfigb(tIC, &ic[0], &data[0]);
 8002a06:	7bfb      	ldrb	r3, [r7, #15]
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	68b9      	ldr	r1, [r7, #8]
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f7ff ff05 	bl	800281c <adBms6830ParseConfigb>
    break;
 8002a12:	bf00      	nop
  }
}
 8002a14:	bf00      	nop
 8002a16:	3710      	adds	r7, #16
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}

08002a1c <adBms6830ParseCell>:
 *
 *******************************************************************************
*/
/* Parse cell voltages */
void adBms6830ParseCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *cv_data)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b086      	sub	sp, #24
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	60b9      	str	r1, [r7, #8]
 8002a24:	607b      	str	r3, [r7, #4]
 8002a26:	4603      	mov	r3, r0
 8002a28:	73fb      	strb	r3, [r7, #15]
 8002a2a:	4613      	mov	r3, r2
 8002a2c:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDCVALL_SIZE;}
 8002a32:	7bbb      	ldrb	r3, [r7, #14]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d102      	bne.n	8002a3e <adBms6830ParseCell+0x22>
 8002a38:	2322      	movs	r3, #34	@ 0x22
 8002a3a:	75fb      	strb	r3, [r7, #23]
 8002a3c:	e001      	b.n	8002a42 <adBms6830ParseCell+0x26>
  else {data_size = RX_DATA;}
 8002a3e:	2308      	movs	r3, #8
 8002a40:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 8002a42:	7dfb      	ldrb	r3, [r7, #23]
 8002a44:	2101      	movs	r1, #1
 8002a46:	4618      	mov	r0, r3
 8002a48:	f00d f96e 	bl	800fd28 <calloc>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8002a50:	693b      	ldr	r3, [r7, #16]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d105      	bne.n	8002a62 <adBms6830ParseCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse cell memory \n");
    #else
    printf(" Failed to allocate parse cell memory \n");
 8002a56:	488e      	ldr	r0, [pc, #568]	@ (8002c90 <adBms6830ParseCell+0x274>)
 8002a58:	f00e f9e8 	bl	8010e2c <puts>
    #endif
    exit(0);
 8002a5c:	2000      	movs	r0, #0
 8002a5e:	f00d f97f 	bl	800fd60 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002a62:	2300      	movs	r3, #0
 8002a64:	757b      	strb	r3, [r7, #21]
 8002a66:	e2a9      	b.n	8002fbc <adBms6830ParseCell+0x5a0>
  {
    memcpy(&data[0], &cv_data[address], data_size); /* dst , src , size */
 8002a68:	7dbb      	ldrb	r3, [r7, #22]
 8002a6a:	687a      	ldr	r2, [r7, #4]
 8002a6c:	4413      	add	r3, r2
 8002a6e:	7dfa      	ldrb	r2, [r7, #23]
 8002a70:	4619      	mov	r1, r3
 8002a72:	6938      	ldr	r0, [r7, #16]
 8002a74:	f00e fb6b 	bl	801114e <memcpy>
    address = ((curr_ic+1) * (data_size));
 8002a78:	7d7b      	ldrb	r3, [r7, #21]
 8002a7a:	3301      	adds	r3, #1
 8002a7c:	b2db      	uxtb	r3, r3
 8002a7e:	7dfa      	ldrb	r2, [r7, #23]
 8002a80:	fb12 f303 	smulbb	r3, r2, r3
 8002a84:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 8002a86:	7bbb      	ldrb	r3, [r7, #14]
 8002a88:	2b06      	cmp	r3, #6
 8002a8a:	f200 8293 	bhi.w	8002fb4 <adBms6830ParseCell+0x598>
 8002a8e:	a201      	add	r2, pc, #4	@ (adr r2, 8002a94 <adBms6830ParseCell+0x78>)
 8002a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a94:	08002d35 	.word	0x08002d35
 8002a98:	08002ab1 	.word	0x08002ab1
 8002a9c:	08002b29 	.word	0x08002b29
 8002aa0:	08002ba1 	.word	0x08002ba1
 8002aa4:	08002c19 	.word	0x08002c19
 8002aa8:	08002c95 	.word	0x08002c95
 8002aac:	08002d0d 	.word	0x08002d0d
    {
    case A: /* Cell Register group A */
      ic[curr_ic].cell.c_codes[0] = (data[0] + (data[1] << 8));
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	781b      	ldrb	r3, [r3, #0]
 8002ab4:	461a      	mov	r2, r3
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	3301      	adds	r3, #1
 8002aba:	781b      	ldrb	r3, [r3, #0]
 8002abc:	021b      	lsls	r3, r3, #8
 8002abe:	b29b      	uxth	r3, r3
 8002ac0:	4413      	add	r3, r2
 8002ac2:	b299      	uxth	r1, r3
 8002ac4:	7d7b      	ldrb	r3, [r7, #21]
 8002ac6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002aca:	fb02 f303 	mul.w	r3, r2, r3
 8002ace:	68ba      	ldr	r2, [r7, #8]
 8002ad0:	4413      	add	r3, r2
 8002ad2:	b20a      	sxth	r2, r1
 8002ad4:	841a      	strh	r2, [r3, #32]
      ic[curr_ic].cell.c_codes[1] = (data[2] + (data[3] << 8));
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	3302      	adds	r3, #2
 8002ada:	781b      	ldrb	r3, [r3, #0]
 8002adc:	461a      	mov	r2, r3
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	3303      	adds	r3, #3
 8002ae2:	781b      	ldrb	r3, [r3, #0]
 8002ae4:	021b      	lsls	r3, r3, #8
 8002ae6:	b29b      	uxth	r3, r3
 8002ae8:	4413      	add	r3, r2
 8002aea:	b299      	uxth	r1, r3
 8002aec:	7d7b      	ldrb	r3, [r7, #21]
 8002aee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002af2:	fb02 f303 	mul.w	r3, r2, r3
 8002af6:	68ba      	ldr	r2, [r7, #8]
 8002af8:	4413      	add	r3, r2
 8002afa:	b20a      	sxth	r2, r1
 8002afc:	845a      	strh	r2, [r3, #34]	@ 0x22
      ic[curr_ic].cell.c_codes[2] = (data[4] + (data[5] << 8));
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	3304      	adds	r3, #4
 8002b02:	781b      	ldrb	r3, [r3, #0]
 8002b04:	461a      	mov	r2, r3
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	3305      	adds	r3, #5
 8002b0a:	781b      	ldrb	r3, [r3, #0]
 8002b0c:	021b      	lsls	r3, r3, #8
 8002b0e:	b29b      	uxth	r3, r3
 8002b10:	4413      	add	r3, r2
 8002b12:	b299      	uxth	r1, r3
 8002b14:	7d7b      	ldrb	r3, [r7, #21]
 8002b16:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002b1a:	fb02 f303 	mul.w	r3, r2, r3
 8002b1e:	68ba      	ldr	r2, [r7, #8]
 8002b20:	4413      	add	r3, r2
 8002b22:	b20a      	sxth	r2, r1
 8002b24:	849a      	strh	r2, [r3, #36]	@ 0x24
      break;
 8002b26:	e246      	b.n	8002fb6 <adBms6830ParseCell+0x59a>

    case B: /* Cell Register group B */
      ic[curr_ic].cell.c_codes[3] = (data[0] + (data[1] << 8));
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	781b      	ldrb	r3, [r3, #0]
 8002b2c:	461a      	mov	r2, r3
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	3301      	adds	r3, #1
 8002b32:	781b      	ldrb	r3, [r3, #0]
 8002b34:	021b      	lsls	r3, r3, #8
 8002b36:	b29b      	uxth	r3, r3
 8002b38:	4413      	add	r3, r2
 8002b3a:	b299      	uxth	r1, r3
 8002b3c:	7d7b      	ldrb	r3, [r7, #21]
 8002b3e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002b42:	fb02 f303 	mul.w	r3, r2, r3
 8002b46:	68ba      	ldr	r2, [r7, #8]
 8002b48:	4413      	add	r3, r2
 8002b4a:	b20a      	sxth	r2, r1
 8002b4c:	84da      	strh	r2, [r3, #38]	@ 0x26
      ic[curr_ic].cell.c_codes[4] = (data[2] + (data[3] << 8));
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	3302      	adds	r3, #2
 8002b52:	781b      	ldrb	r3, [r3, #0]
 8002b54:	461a      	mov	r2, r3
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	3303      	adds	r3, #3
 8002b5a:	781b      	ldrb	r3, [r3, #0]
 8002b5c:	021b      	lsls	r3, r3, #8
 8002b5e:	b29b      	uxth	r3, r3
 8002b60:	4413      	add	r3, r2
 8002b62:	b299      	uxth	r1, r3
 8002b64:	7d7b      	ldrb	r3, [r7, #21]
 8002b66:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002b6a:	fb02 f303 	mul.w	r3, r2, r3
 8002b6e:	68ba      	ldr	r2, [r7, #8]
 8002b70:	4413      	add	r3, r2
 8002b72:	b20a      	sxth	r2, r1
 8002b74:	851a      	strh	r2, [r3, #40]	@ 0x28
      ic[curr_ic].cell.c_codes[5] = (data[4] + (data[5] << 8));
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	3304      	adds	r3, #4
 8002b7a:	781b      	ldrb	r3, [r3, #0]
 8002b7c:	461a      	mov	r2, r3
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	3305      	adds	r3, #5
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	021b      	lsls	r3, r3, #8
 8002b86:	b29b      	uxth	r3, r3
 8002b88:	4413      	add	r3, r2
 8002b8a:	b299      	uxth	r1, r3
 8002b8c:	7d7b      	ldrb	r3, [r7, #21]
 8002b8e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002b92:	fb02 f303 	mul.w	r3, r2, r3
 8002b96:	68ba      	ldr	r2, [r7, #8]
 8002b98:	4413      	add	r3, r2
 8002b9a:	b20a      	sxth	r2, r1
 8002b9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      break;
 8002b9e:	e20a      	b.n	8002fb6 <adBms6830ParseCell+0x59a>

    case C: /* Cell Register group C */
      ic[curr_ic].cell.c_codes[6] = (data[0] + (data[1] << 8));
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	461a      	mov	r2, r3
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	3301      	adds	r3, #1
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	021b      	lsls	r3, r3, #8
 8002bae:	b29b      	uxth	r3, r3
 8002bb0:	4413      	add	r3, r2
 8002bb2:	b299      	uxth	r1, r3
 8002bb4:	7d7b      	ldrb	r3, [r7, #21]
 8002bb6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002bba:	fb02 f303 	mul.w	r3, r2, r3
 8002bbe:	68ba      	ldr	r2, [r7, #8]
 8002bc0:	4413      	add	r3, r2
 8002bc2:	b20a      	sxth	r2, r1
 8002bc4:	859a      	strh	r2, [r3, #44]	@ 0x2c
      ic[curr_ic].cell.c_codes[7] = (data[2] + (data[3] << 8));
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	3302      	adds	r3, #2
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	461a      	mov	r2, r3
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	3303      	adds	r3, #3
 8002bd2:	781b      	ldrb	r3, [r3, #0]
 8002bd4:	021b      	lsls	r3, r3, #8
 8002bd6:	b29b      	uxth	r3, r3
 8002bd8:	4413      	add	r3, r2
 8002bda:	b299      	uxth	r1, r3
 8002bdc:	7d7b      	ldrb	r3, [r7, #21]
 8002bde:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002be2:	fb02 f303 	mul.w	r3, r2, r3
 8002be6:	68ba      	ldr	r2, [r7, #8]
 8002be8:	4413      	add	r3, r2
 8002bea:	b20a      	sxth	r2, r1
 8002bec:	85da      	strh	r2, [r3, #46]	@ 0x2e
      ic[curr_ic].cell.c_codes[8] = (data[4] + (data[5] << 8));
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	3304      	adds	r3, #4
 8002bf2:	781b      	ldrb	r3, [r3, #0]
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	3305      	adds	r3, #5
 8002bfa:	781b      	ldrb	r3, [r3, #0]
 8002bfc:	021b      	lsls	r3, r3, #8
 8002bfe:	b29b      	uxth	r3, r3
 8002c00:	4413      	add	r3, r2
 8002c02:	b299      	uxth	r1, r3
 8002c04:	7d7b      	ldrb	r3, [r7, #21]
 8002c06:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002c0a:	fb02 f303 	mul.w	r3, r2, r3
 8002c0e:	68ba      	ldr	r2, [r7, #8]
 8002c10:	4413      	add	r3, r2
 8002c12:	b20a      	sxth	r2, r1
 8002c14:	861a      	strh	r2, [r3, #48]	@ 0x30
      break;
 8002c16:	e1ce      	b.n	8002fb6 <adBms6830ParseCell+0x59a>

    case D: /* Cell Register group D */
      ic[curr_ic].cell.c_codes[9] =  (data[0] + (data[1] << 8));
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	781b      	ldrb	r3, [r3, #0]
 8002c1c:	461a      	mov	r2, r3
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	3301      	adds	r3, #1
 8002c22:	781b      	ldrb	r3, [r3, #0]
 8002c24:	021b      	lsls	r3, r3, #8
 8002c26:	b29b      	uxth	r3, r3
 8002c28:	4413      	add	r3, r2
 8002c2a:	b299      	uxth	r1, r3
 8002c2c:	7d7b      	ldrb	r3, [r7, #21]
 8002c2e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002c32:	fb02 f303 	mul.w	r3, r2, r3
 8002c36:	68ba      	ldr	r2, [r7, #8]
 8002c38:	4413      	add	r3, r2
 8002c3a:	b20a      	sxth	r2, r1
 8002c3c:	865a      	strh	r2, [r3, #50]	@ 0x32
      ic[curr_ic].cell.c_codes[10] = (data[2] + (data[3] << 8));
 8002c3e:	693b      	ldr	r3, [r7, #16]
 8002c40:	3302      	adds	r3, #2
 8002c42:	781b      	ldrb	r3, [r3, #0]
 8002c44:	461a      	mov	r2, r3
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	3303      	adds	r3, #3
 8002c4a:	781b      	ldrb	r3, [r3, #0]
 8002c4c:	021b      	lsls	r3, r3, #8
 8002c4e:	b29b      	uxth	r3, r3
 8002c50:	4413      	add	r3, r2
 8002c52:	b299      	uxth	r1, r3
 8002c54:	7d7b      	ldrb	r3, [r7, #21]
 8002c56:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002c5a:	fb02 f303 	mul.w	r3, r2, r3
 8002c5e:	68ba      	ldr	r2, [r7, #8]
 8002c60:	4413      	add	r3, r2
 8002c62:	b20a      	sxth	r2, r1
 8002c64:	869a      	strh	r2, [r3, #52]	@ 0x34
      ic[curr_ic].cell.c_codes[11] = (data[4] + (data[5] << 8));
 8002c66:	693b      	ldr	r3, [r7, #16]
 8002c68:	3304      	adds	r3, #4
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	461a      	mov	r2, r3
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	3305      	adds	r3, #5
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	021b      	lsls	r3, r3, #8
 8002c76:	b29b      	uxth	r3, r3
 8002c78:	4413      	add	r3, r2
 8002c7a:	b299      	uxth	r1, r3
 8002c7c:	7d7b      	ldrb	r3, [r7, #21]
 8002c7e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002c82:	fb02 f303 	mul.w	r3, r2, r3
 8002c86:	68ba      	ldr	r2, [r7, #8]
 8002c88:	4413      	add	r3, r2
 8002c8a:	b20a      	sxth	r2, r1
 8002c8c:	86da      	strh	r2, [r3, #54]	@ 0x36
      break;
 8002c8e:	e192      	b.n	8002fb6 <adBms6830ParseCell+0x59a>
 8002c90:	08014670 	.word	0x08014670

    case E: /* Cell Register group E */
      ic[curr_ic].cell.c_codes[12] = (data[0] + (data[1] << 8));
 8002c94:	693b      	ldr	r3, [r7, #16]
 8002c96:	781b      	ldrb	r3, [r3, #0]
 8002c98:	461a      	mov	r2, r3
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	3301      	adds	r3, #1
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	021b      	lsls	r3, r3, #8
 8002ca2:	b29b      	uxth	r3, r3
 8002ca4:	4413      	add	r3, r2
 8002ca6:	b299      	uxth	r1, r3
 8002ca8:	7d7b      	ldrb	r3, [r7, #21]
 8002caa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002cae:	fb02 f303 	mul.w	r3, r2, r3
 8002cb2:	68ba      	ldr	r2, [r7, #8]
 8002cb4:	4413      	add	r3, r2
 8002cb6:	b20a      	sxth	r2, r1
 8002cb8:	871a      	strh	r2, [r3, #56]	@ 0x38
      ic[curr_ic].cell.c_codes[13] = (data[2] + (data[3] << 8));
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	3302      	adds	r3, #2
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	3303      	adds	r3, #3
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	021b      	lsls	r3, r3, #8
 8002cca:	b29b      	uxth	r3, r3
 8002ccc:	4413      	add	r3, r2
 8002cce:	b299      	uxth	r1, r3
 8002cd0:	7d7b      	ldrb	r3, [r7, #21]
 8002cd2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002cd6:	fb02 f303 	mul.w	r3, r2, r3
 8002cda:	68ba      	ldr	r2, [r7, #8]
 8002cdc:	4413      	add	r3, r2
 8002cde:	b20a      	sxth	r2, r1
 8002ce0:	875a      	strh	r2, [r3, #58]	@ 0x3a
      ic[curr_ic].cell.c_codes[14] = (data[4] + (data[5] << 8));
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	3304      	adds	r3, #4
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	461a      	mov	r2, r3
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	3305      	adds	r3, #5
 8002cee:	781b      	ldrb	r3, [r3, #0]
 8002cf0:	021b      	lsls	r3, r3, #8
 8002cf2:	b29b      	uxth	r3, r3
 8002cf4:	4413      	add	r3, r2
 8002cf6:	b299      	uxth	r1, r3
 8002cf8:	7d7b      	ldrb	r3, [r7, #21]
 8002cfa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002cfe:	fb02 f303 	mul.w	r3, r2, r3
 8002d02:	68ba      	ldr	r2, [r7, #8]
 8002d04:	4413      	add	r3, r2
 8002d06:	b20a      	sxth	r2, r1
 8002d08:	879a      	strh	r2, [r3, #60]	@ 0x3c
      break;
 8002d0a:	e154      	b.n	8002fb6 <adBms6830ParseCell+0x59a>

    case F: /* Cell Register group F */
      ic[curr_ic].cell.c_codes[15] = (data[0] + (data[1] << 8));
 8002d0c:	693b      	ldr	r3, [r7, #16]
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	461a      	mov	r2, r3
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	3301      	adds	r3, #1
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	021b      	lsls	r3, r3, #8
 8002d1a:	b29b      	uxth	r3, r3
 8002d1c:	4413      	add	r3, r2
 8002d1e:	b299      	uxth	r1, r3
 8002d20:	7d7b      	ldrb	r3, [r7, #21]
 8002d22:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002d26:	fb02 f303 	mul.w	r3, r2, r3
 8002d2a:	68ba      	ldr	r2, [r7, #8]
 8002d2c:	4413      	add	r3, r2
 8002d2e:	b20a      	sxth	r2, r1
 8002d30:	87da      	strh	r2, [r3, #62]	@ 0x3e
      break;
 8002d32:	e140      	b.n	8002fb6 <adBms6830ParseCell+0x59a>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].cell.c_codes[0] = (data[0] + (data[1] << 8));
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	781b      	ldrb	r3, [r3, #0]
 8002d38:	461a      	mov	r2, r3
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	3301      	adds	r3, #1
 8002d3e:	781b      	ldrb	r3, [r3, #0]
 8002d40:	021b      	lsls	r3, r3, #8
 8002d42:	b29b      	uxth	r3, r3
 8002d44:	4413      	add	r3, r2
 8002d46:	b299      	uxth	r1, r3
 8002d48:	7d7b      	ldrb	r3, [r7, #21]
 8002d4a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002d4e:	fb02 f303 	mul.w	r3, r2, r3
 8002d52:	68ba      	ldr	r2, [r7, #8]
 8002d54:	4413      	add	r3, r2
 8002d56:	b20a      	sxth	r2, r1
 8002d58:	841a      	strh	r2, [r3, #32]
      ic[curr_ic].cell.c_codes[1] = (data[2] + (data[3] << 8));
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	3302      	adds	r3, #2
 8002d5e:	781b      	ldrb	r3, [r3, #0]
 8002d60:	461a      	mov	r2, r3
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	3303      	adds	r3, #3
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	021b      	lsls	r3, r3, #8
 8002d6a:	b29b      	uxth	r3, r3
 8002d6c:	4413      	add	r3, r2
 8002d6e:	b299      	uxth	r1, r3
 8002d70:	7d7b      	ldrb	r3, [r7, #21]
 8002d72:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002d76:	fb02 f303 	mul.w	r3, r2, r3
 8002d7a:	68ba      	ldr	r2, [r7, #8]
 8002d7c:	4413      	add	r3, r2
 8002d7e:	b20a      	sxth	r2, r1
 8002d80:	845a      	strh	r2, [r3, #34]	@ 0x22
      ic[curr_ic].cell.c_codes[2] = (data[4] + (data[5] << 8));
 8002d82:	693b      	ldr	r3, [r7, #16]
 8002d84:	3304      	adds	r3, #4
 8002d86:	781b      	ldrb	r3, [r3, #0]
 8002d88:	461a      	mov	r2, r3
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	3305      	adds	r3, #5
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	021b      	lsls	r3, r3, #8
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	4413      	add	r3, r2
 8002d96:	b299      	uxth	r1, r3
 8002d98:	7d7b      	ldrb	r3, [r7, #21]
 8002d9a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002d9e:	fb02 f303 	mul.w	r3, r2, r3
 8002da2:	68ba      	ldr	r2, [r7, #8]
 8002da4:	4413      	add	r3, r2
 8002da6:	b20a      	sxth	r2, r1
 8002da8:	849a      	strh	r2, [r3, #36]	@ 0x24
      ic[curr_ic].cell.c_codes[3] = (data[6] + (data[7] << 8));
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	3306      	adds	r3, #6
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	461a      	mov	r2, r3
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	3307      	adds	r3, #7
 8002db6:	781b      	ldrb	r3, [r3, #0]
 8002db8:	021b      	lsls	r3, r3, #8
 8002dba:	b29b      	uxth	r3, r3
 8002dbc:	4413      	add	r3, r2
 8002dbe:	b299      	uxth	r1, r3
 8002dc0:	7d7b      	ldrb	r3, [r7, #21]
 8002dc2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002dc6:	fb02 f303 	mul.w	r3, r2, r3
 8002dca:	68ba      	ldr	r2, [r7, #8]
 8002dcc:	4413      	add	r3, r2
 8002dce:	b20a      	sxth	r2, r1
 8002dd0:	84da      	strh	r2, [r3, #38]	@ 0x26
      ic[curr_ic].cell.c_codes[4] = (data[8] + (data[9] << 8));
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	3308      	adds	r3, #8
 8002dd6:	781b      	ldrb	r3, [r3, #0]
 8002dd8:	461a      	mov	r2, r3
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	3309      	adds	r3, #9
 8002dde:	781b      	ldrb	r3, [r3, #0]
 8002de0:	021b      	lsls	r3, r3, #8
 8002de2:	b29b      	uxth	r3, r3
 8002de4:	4413      	add	r3, r2
 8002de6:	b299      	uxth	r1, r3
 8002de8:	7d7b      	ldrb	r3, [r7, #21]
 8002dea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002dee:	fb02 f303 	mul.w	r3, r2, r3
 8002df2:	68ba      	ldr	r2, [r7, #8]
 8002df4:	4413      	add	r3, r2
 8002df6:	b20a      	sxth	r2, r1
 8002df8:	851a      	strh	r2, [r3, #40]	@ 0x28
      ic[curr_ic].cell.c_codes[5] = (data[10] + (data[11] << 8));
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	330a      	adds	r3, #10
 8002dfe:	781b      	ldrb	r3, [r3, #0]
 8002e00:	461a      	mov	r2, r3
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	330b      	adds	r3, #11
 8002e06:	781b      	ldrb	r3, [r3, #0]
 8002e08:	021b      	lsls	r3, r3, #8
 8002e0a:	b29b      	uxth	r3, r3
 8002e0c:	4413      	add	r3, r2
 8002e0e:	b299      	uxth	r1, r3
 8002e10:	7d7b      	ldrb	r3, [r7, #21]
 8002e12:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002e16:	fb02 f303 	mul.w	r3, r2, r3
 8002e1a:	68ba      	ldr	r2, [r7, #8]
 8002e1c:	4413      	add	r3, r2
 8002e1e:	b20a      	sxth	r2, r1
 8002e20:	855a      	strh	r2, [r3, #42]	@ 0x2a
      ic[curr_ic].cell.c_codes[6] = (data[12] + (data[13] << 8));
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	330c      	adds	r3, #12
 8002e26:	781b      	ldrb	r3, [r3, #0]
 8002e28:	461a      	mov	r2, r3
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	330d      	adds	r3, #13
 8002e2e:	781b      	ldrb	r3, [r3, #0]
 8002e30:	021b      	lsls	r3, r3, #8
 8002e32:	b29b      	uxth	r3, r3
 8002e34:	4413      	add	r3, r2
 8002e36:	b299      	uxth	r1, r3
 8002e38:	7d7b      	ldrb	r3, [r7, #21]
 8002e3a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002e3e:	fb02 f303 	mul.w	r3, r2, r3
 8002e42:	68ba      	ldr	r2, [r7, #8]
 8002e44:	4413      	add	r3, r2
 8002e46:	b20a      	sxth	r2, r1
 8002e48:	859a      	strh	r2, [r3, #44]	@ 0x2c
      ic[curr_ic].cell.c_codes[7] = (data[14] + (data[15] << 8));
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	330e      	adds	r3, #14
 8002e4e:	781b      	ldrb	r3, [r3, #0]
 8002e50:	461a      	mov	r2, r3
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	330f      	adds	r3, #15
 8002e56:	781b      	ldrb	r3, [r3, #0]
 8002e58:	021b      	lsls	r3, r3, #8
 8002e5a:	b29b      	uxth	r3, r3
 8002e5c:	4413      	add	r3, r2
 8002e5e:	b299      	uxth	r1, r3
 8002e60:	7d7b      	ldrb	r3, [r7, #21]
 8002e62:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002e66:	fb02 f303 	mul.w	r3, r2, r3
 8002e6a:	68ba      	ldr	r2, [r7, #8]
 8002e6c:	4413      	add	r3, r2
 8002e6e:	b20a      	sxth	r2, r1
 8002e70:	85da      	strh	r2, [r3, #46]	@ 0x2e
      ic[curr_ic].cell.c_codes[8] = (data[16] + (data[17] << 8));
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	3310      	adds	r3, #16
 8002e76:	781b      	ldrb	r3, [r3, #0]
 8002e78:	461a      	mov	r2, r3
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	3311      	adds	r3, #17
 8002e7e:	781b      	ldrb	r3, [r3, #0]
 8002e80:	021b      	lsls	r3, r3, #8
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	4413      	add	r3, r2
 8002e86:	b299      	uxth	r1, r3
 8002e88:	7d7b      	ldrb	r3, [r7, #21]
 8002e8a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002e8e:	fb02 f303 	mul.w	r3, r2, r3
 8002e92:	68ba      	ldr	r2, [r7, #8]
 8002e94:	4413      	add	r3, r2
 8002e96:	b20a      	sxth	r2, r1
 8002e98:	861a      	strh	r2, [r3, #48]	@ 0x30
      ic[curr_ic].cell.c_codes[9] =  (data[18] + (data[19] << 8));
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	3312      	adds	r3, #18
 8002e9e:	781b      	ldrb	r3, [r3, #0]
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	3313      	adds	r3, #19
 8002ea6:	781b      	ldrb	r3, [r3, #0]
 8002ea8:	021b      	lsls	r3, r3, #8
 8002eaa:	b29b      	uxth	r3, r3
 8002eac:	4413      	add	r3, r2
 8002eae:	b299      	uxth	r1, r3
 8002eb0:	7d7b      	ldrb	r3, [r7, #21]
 8002eb2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002eb6:	fb02 f303 	mul.w	r3, r2, r3
 8002eba:	68ba      	ldr	r2, [r7, #8]
 8002ebc:	4413      	add	r3, r2
 8002ebe:	b20a      	sxth	r2, r1
 8002ec0:	865a      	strh	r2, [r3, #50]	@ 0x32
      ic[curr_ic].cell.c_codes[10] = (data[20] + (data[21] << 8));
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	3314      	adds	r3, #20
 8002ec6:	781b      	ldrb	r3, [r3, #0]
 8002ec8:	461a      	mov	r2, r3
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	3315      	adds	r3, #21
 8002ece:	781b      	ldrb	r3, [r3, #0]
 8002ed0:	021b      	lsls	r3, r3, #8
 8002ed2:	b29b      	uxth	r3, r3
 8002ed4:	4413      	add	r3, r2
 8002ed6:	b299      	uxth	r1, r3
 8002ed8:	7d7b      	ldrb	r3, [r7, #21]
 8002eda:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002ede:	fb02 f303 	mul.w	r3, r2, r3
 8002ee2:	68ba      	ldr	r2, [r7, #8]
 8002ee4:	4413      	add	r3, r2
 8002ee6:	b20a      	sxth	r2, r1
 8002ee8:	869a      	strh	r2, [r3, #52]	@ 0x34
      ic[curr_ic].cell.c_codes[11] = (data[22] + (data[23] << 8));
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	3316      	adds	r3, #22
 8002eee:	781b      	ldrb	r3, [r3, #0]
 8002ef0:	461a      	mov	r2, r3
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	3317      	adds	r3, #23
 8002ef6:	781b      	ldrb	r3, [r3, #0]
 8002ef8:	021b      	lsls	r3, r3, #8
 8002efa:	b29b      	uxth	r3, r3
 8002efc:	4413      	add	r3, r2
 8002efe:	b299      	uxth	r1, r3
 8002f00:	7d7b      	ldrb	r3, [r7, #21]
 8002f02:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002f06:	fb02 f303 	mul.w	r3, r2, r3
 8002f0a:	68ba      	ldr	r2, [r7, #8]
 8002f0c:	4413      	add	r3, r2
 8002f0e:	b20a      	sxth	r2, r1
 8002f10:	86da      	strh	r2, [r3, #54]	@ 0x36
      ic[curr_ic].cell.c_codes[12] = (data[24] + (data[25] << 8));
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	3318      	adds	r3, #24
 8002f16:	781b      	ldrb	r3, [r3, #0]
 8002f18:	461a      	mov	r2, r3
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	3319      	adds	r3, #25
 8002f1e:	781b      	ldrb	r3, [r3, #0]
 8002f20:	021b      	lsls	r3, r3, #8
 8002f22:	b29b      	uxth	r3, r3
 8002f24:	4413      	add	r3, r2
 8002f26:	b299      	uxth	r1, r3
 8002f28:	7d7b      	ldrb	r3, [r7, #21]
 8002f2a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002f2e:	fb02 f303 	mul.w	r3, r2, r3
 8002f32:	68ba      	ldr	r2, [r7, #8]
 8002f34:	4413      	add	r3, r2
 8002f36:	b20a      	sxth	r2, r1
 8002f38:	871a      	strh	r2, [r3, #56]	@ 0x38
      ic[curr_ic].cell.c_codes[13] = (data[26] + (data[27] << 8));
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	331a      	adds	r3, #26
 8002f3e:	781b      	ldrb	r3, [r3, #0]
 8002f40:	461a      	mov	r2, r3
 8002f42:	693b      	ldr	r3, [r7, #16]
 8002f44:	331b      	adds	r3, #27
 8002f46:	781b      	ldrb	r3, [r3, #0]
 8002f48:	021b      	lsls	r3, r3, #8
 8002f4a:	b29b      	uxth	r3, r3
 8002f4c:	4413      	add	r3, r2
 8002f4e:	b299      	uxth	r1, r3
 8002f50:	7d7b      	ldrb	r3, [r7, #21]
 8002f52:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002f56:	fb02 f303 	mul.w	r3, r2, r3
 8002f5a:	68ba      	ldr	r2, [r7, #8]
 8002f5c:	4413      	add	r3, r2
 8002f5e:	b20a      	sxth	r2, r1
 8002f60:	875a      	strh	r2, [r3, #58]	@ 0x3a
      ic[curr_ic].cell.c_codes[14] = (data[28] + (data[29] << 8));
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	331c      	adds	r3, #28
 8002f66:	781b      	ldrb	r3, [r3, #0]
 8002f68:	461a      	mov	r2, r3
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	331d      	adds	r3, #29
 8002f6e:	781b      	ldrb	r3, [r3, #0]
 8002f70:	021b      	lsls	r3, r3, #8
 8002f72:	b29b      	uxth	r3, r3
 8002f74:	4413      	add	r3, r2
 8002f76:	b299      	uxth	r1, r3
 8002f78:	7d7b      	ldrb	r3, [r7, #21]
 8002f7a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002f7e:	fb02 f303 	mul.w	r3, r2, r3
 8002f82:	68ba      	ldr	r2, [r7, #8]
 8002f84:	4413      	add	r3, r2
 8002f86:	b20a      	sxth	r2, r1
 8002f88:	879a      	strh	r2, [r3, #60]	@ 0x3c
      ic[curr_ic].cell.c_codes[15] = (data[30] + (data[31] << 8));
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	331e      	adds	r3, #30
 8002f8e:	781b      	ldrb	r3, [r3, #0]
 8002f90:	461a      	mov	r2, r3
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	331f      	adds	r3, #31
 8002f96:	781b      	ldrb	r3, [r3, #0]
 8002f98:	021b      	lsls	r3, r3, #8
 8002f9a:	b29b      	uxth	r3, r3
 8002f9c:	4413      	add	r3, r2
 8002f9e:	b299      	uxth	r1, r3
 8002fa0:	7d7b      	ldrb	r3, [r7, #21]
 8002fa2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002fa6:	fb02 f303 	mul.w	r3, r2, r3
 8002faa:	68ba      	ldr	r2, [r7, #8]
 8002fac:	4413      	add	r3, r2
 8002fae:	b20a      	sxth	r2, r1
 8002fb0:	87da      	strh	r2, [r3, #62]	@ 0x3e
      break;
 8002fb2:	e000      	b.n	8002fb6 <adBms6830ParseCell+0x59a>

    default:
      break;
 8002fb4:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002fb6:	7d7b      	ldrb	r3, [r7, #21]
 8002fb8:	3301      	adds	r3, #1
 8002fba:	757b      	strb	r3, [r7, #21]
 8002fbc:	7d7a      	ldrb	r2, [r7, #21]
 8002fbe:	7bfb      	ldrb	r3, [r7, #15]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	f4ff ad51 	bcc.w	8002a68 <adBms6830ParseCell+0x4c>
    }
  }
  free(data);
 8002fc6:	6938      	ldr	r0, [r7, #16]
 8002fc8:	f00c fee4 	bl	800fd94 <free>
}
 8002fcc:	bf00      	nop
 8002fce:	3718      	adds	r7, #24
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}

08002fd4 <adBms6830ParseAverageCell>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseAverageCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *acv_data)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b086      	sub	sp, #24
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	60b9      	str	r1, [r7, #8]
 8002fdc:	607b      	str	r3, [r7, #4]
 8002fde:	4603      	mov	r3, r0
 8002fe0:	73fb      	strb	r3, [r7, #15]
 8002fe2:	4613      	mov	r3, r2
 8002fe4:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDACALL_SIZE;}
 8002fea:	7bbb      	ldrb	r3, [r7, #14]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d102      	bne.n	8002ff6 <adBms6830ParseAverageCell+0x22>
 8002ff0:	2322      	movs	r3, #34	@ 0x22
 8002ff2:	75fb      	strb	r3, [r7, #23]
 8002ff4:	e001      	b.n	8002ffa <adBms6830ParseAverageCell+0x26>
  else {data_size = RX_DATA;}
 8002ff6:	2308      	movs	r3, #8
 8002ff8:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 8002ffa:	7dfb      	ldrb	r3, [r7, #23]
 8002ffc:	2101      	movs	r1, #1
 8002ffe:	4618      	mov	r0, r3
 8003000:	f00c fe92 	bl	800fd28 <calloc>
 8003004:	4603      	mov	r3, r0
 8003006:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d105      	bne.n	800301a <adBms6830ParseAverageCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse avg cell memory \n");
    #else
    printf(" Failed to allocate parse avg cell memory \n");
 800300e:	4894      	ldr	r0, [pc, #592]	@ (8003260 <adBms6830ParseAverageCell+0x28c>)
 8003010:	f00d ff0c 	bl	8010e2c <puts>
    #endif
    exit(0);
 8003014:	2000      	movs	r0, #0
 8003016:	f00c fea3 	bl	800fd60 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800301a:	2300      	movs	r3, #0
 800301c:	757b      	strb	r3, [r7, #21]
 800301e:	e2c9      	b.n	80035b4 <adBms6830ParseAverageCell+0x5e0>
  {
    memcpy(&data[0], &acv_data[address], data_size); /* dst , src , size */
 8003020:	7dbb      	ldrb	r3, [r7, #22]
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	4413      	add	r3, r2
 8003026:	7dfa      	ldrb	r2, [r7, #23]
 8003028:	4619      	mov	r1, r3
 800302a:	6938      	ldr	r0, [r7, #16]
 800302c:	f00e f88f 	bl	801114e <memcpy>
    address = ((curr_ic+1) * (data_size));
 8003030:	7d7b      	ldrb	r3, [r7, #21]
 8003032:	3301      	adds	r3, #1
 8003034:	b2db      	uxtb	r3, r3
 8003036:	7dfa      	ldrb	r2, [r7, #23]
 8003038:	fb12 f303 	smulbb	r3, r2, r3
 800303c:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 800303e:	7bbb      	ldrb	r3, [r7, #14]
 8003040:	2b06      	cmp	r3, #6
 8003042:	f200 82b3 	bhi.w	80035ac <adBms6830ParseAverageCell+0x5d8>
 8003046:	a201      	add	r2, pc, #4	@ (adr r2, 800304c <adBms6830ParseAverageCell+0x78>)
 8003048:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800304c:	0800330d 	.word	0x0800330d
 8003050:	08003069 	.word	0x08003069
 8003054:	080030e7 	.word	0x080030e7
 8003058:	08003165 	.word	0x08003165
 800305c:	080031e3 	.word	0x080031e3
 8003060:	08003265 	.word	0x08003265
 8003064:	080032e3 	.word	0x080032e3
    {
    case A: /* Cell Register group A */
      ic[curr_ic].acell.ac_codes[0] = (data[0] + (data[1] << 8));
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	781b      	ldrb	r3, [r3, #0]
 800306c:	461a      	mov	r2, r3
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	3301      	adds	r3, #1
 8003072:	781b      	ldrb	r3, [r3, #0]
 8003074:	021b      	lsls	r3, r3, #8
 8003076:	b29b      	uxth	r3, r3
 8003078:	4413      	add	r3, r2
 800307a:	b299      	uxth	r1, r3
 800307c:	7d7b      	ldrb	r3, [r7, #21]
 800307e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003082:	fb02 f303 	mul.w	r3, r2, r3
 8003086:	68ba      	ldr	r2, [r7, #8]
 8003088:	4413      	add	r3, r2
 800308a:	b20a      	sxth	r2, r1
 800308c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      ic[curr_ic].acell.ac_codes[1] = (data[2] + (data[3] << 8));
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	3302      	adds	r3, #2
 8003094:	781b      	ldrb	r3, [r3, #0]
 8003096:	461a      	mov	r2, r3
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	3303      	adds	r3, #3
 800309c:	781b      	ldrb	r3, [r3, #0]
 800309e:	021b      	lsls	r3, r3, #8
 80030a0:	b29b      	uxth	r3, r3
 80030a2:	4413      	add	r3, r2
 80030a4:	b299      	uxth	r1, r3
 80030a6:	7d7b      	ldrb	r3, [r7, #21]
 80030a8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80030ac:	fb02 f303 	mul.w	r3, r2, r3
 80030b0:	68ba      	ldr	r2, [r7, #8]
 80030b2:	4413      	add	r3, r2
 80030b4:	b20a      	sxth	r2, r1
 80030b6:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
      ic[curr_ic].acell.ac_codes[2] = (data[4] + (data[5] << 8));
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	3304      	adds	r3, #4
 80030be:	781b      	ldrb	r3, [r3, #0]
 80030c0:	461a      	mov	r2, r3
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	3305      	adds	r3, #5
 80030c6:	781b      	ldrb	r3, [r3, #0]
 80030c8:	021b      	lsls	r3, r3, #8
 80030ca:	b29b      	uxth	r3, r3
 80030cc:	4413      	add	r3, r2
 80030ce:	b299      	uxth	r1, r3
 80030d0:	7d7b      	ldrb	r3, [r7, #21]
 80030d2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80030d6:	fb02 f303 	mul.w	r3, r2, r3
 80030da:	68ba      	ldr	r2, [r7, #8]
 80030dc:	4413      	add	r3, r2
 80030de:	b20a      	sxth	r2, r1
 80030e0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
      break;
 80030e4:	e263      	b.n	80035ae <adBms6830ParseAverageCell+0x5da>

    case B: /* Cell Register group B */
      ic[curr_ic].acell.ac_codes[3] = (data[0] + (data[1] << 8));
 80030e6:	693b      	ldr	r3, [r7, #16]
 80030e8:	781b      	ldrb	r3, [r3, #0]
 80030ea:	461a      	mov	r2, r3
 80030ec:	693b      	ldr	r3, [r7, #16]
 80030ee:	3301      	adds	r3, #1
 80030f0:	781b      	ldrb	r3, [r3, #0]
 80030f2:	021b      	lsls	r3, r3, #8
 80030f4:	b29b      	uxth	r3, r3
 80030f6:	4413      	add	r3, r2
 80030f8:	b299      	uxth	r1, r3
 80030fa:	7d7b      	ldrb	r3, [r7, #21]
 80030fc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003100:	fb02 f303 	mul.w	r3, r2, r3
 8003104:	68ba      	ldr	r2, [r7, #8]
 8003106:	4413      	add	r3, r2
 8003108:	b20a      	sxth	r2, r1
 800310a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      ic[curr_ic].acell.ac_codes[4] = (data[2] + (data[3] << 8));
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	3302      	adds	r3, #2
 8003112:	781b      	ldrb	r3, [r3, #0]
 8003114:	461a      	mov	r2, r3
 8003116:	693b      	ldr	r3, [r7, #16]
 8003118:	3303      	adds	r3, #3
 800311a:	781b      	ldrb	r3, [r3, #0]
 800311c:	021b      	lsls	r3, r3, #8
 800311e:	b29b      	uxth	r3, r3
 8003120:	4413      	add	r3, r2
 8003122:	b299      	uxth	r1, r3
 8003124:	7d7b      	ldrb	r3, [r7, #21]
 8003126:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800312a:	fb02 f303 	mul.w	r3, r2, r3
 800312e:	68ba      	ldr	r2, [r7, #8]
 8003130:	4413      	add	r3, r2
 8003132:	b20a      	sxth	r2, r1
 8003134:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      ic[curr_ic].acell.ac_codes[5] = (data[4] + (data[5] << 8));
 8003138:	693b      	ldr	r3, [r7, #16]
 800313a:	3304      	adds	r3, #4
 800313c:	781b      	ldrb	r3, [r3, #0]
 800313e:	461a      	mov	r2, r3
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	3305      	adds	r3, #5
 8003144:	781b      	ldrb	r3, [r3, #0]
 8003146:	021b      	lsls	r3, r3, #8
 8003148:	b29b      	uxth	r3, r3
 800314a:	4413      	add	r3, r2
 800314c:	b299      	uxth	r1, r3
 800314e:	7d7b      	ldrb	r3, [r7, #21]
 8003150:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003154:	fb02 f303 	mul.w	r3, r2, r3
 8003158:	68ba      	ldr	r2, [r7, #8]
 800315a:	4413      	add	r3, r2
 800315c:	b20a      	sxth	r2, r1
 800315e:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      break;
 8003162:	e224      	b.n	80035ae <adBms6830ParseAverageCell+0x5da>

    case C: /* Cell Register group C */
      ic[curr_ic].acell.ac_codes[6] = (data[0] + (data[1] << 8));
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	781b      	ldrb	r3, [r3, #0]
 8003168:	461a      	mov	r2, r3
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	3301      	adds	r3, #1
 800316e:	781b      	ldrb	r3, [r3, #0]
 8003170:	021b      	lsls	r3, r3, #8
 8003172:	b29b      	uxth	r3, r3
 8003174:	4413      	add	r3, r2
 8003176:	b299      	uxth	r1, r3
 8003178:	7d7b      	ldrb	r3, [r7, #21]
 800317a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800317e:	fb02 f303 	mul.w	r3, r2, r3
 8003182:	68ba      	ldr	r2, [r7, #8]
 8003184:	4413      	add	r3, r2
 8003186:	b20a      	sxth	r2, r1
 8003188:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
      ic[curr_ic].acell.ac_codes[7] = (data[2] + (data[3] << 8));
 800318c:	693b      	ldr	r3, [r7, #16]
 800318e:	3302      	adds	r3, #2
 8003190:	781b      	ldrb	r3, [r3, #0]
 8003192:	461a      	mov	r2, r3
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	3303      	adds	r3, #3
 8003198:	781b      	ldrb	r3, [r3, #0]
 800319a:	021b      	lsls	r3, r3, #8
 800319c:	b29b      	uxth	r3, r3
 800319e:	4413      	add	r3, r2
 80031a0:	b299      	uxth	r1, r3
 80031a2:	7d7b      	ldrb	r3, [r7, #21]
 80031a4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80031a8:	fb02 f303 	mul.w	r3, r2, r3
 80031ac:	68ba      	ldr	r2, [r7, #8]
 80031ae:	4413      	add	r3, r2
 80031b0:	b20a      	sxth	r2, r1
 80031b2:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
      ic[curr_ic].acell.ac_codes[8] = (data[4] + (data[5] << 8));
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	3304      	adds	r3, #4
 80031ba:	781b      	ldrb	r3, [r3, #0]
 80031bc:	461a      	mov	r2, r3
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	3305      	adds	r3, #5
 80031c2:	781b      	ldrb	r3, [r3, #0]
 80031c4:	021b      	lsls	r3, r3, #8
 80031c6:	b29b      	uxth	r3, r3
 80031c8:	4413      	add	r3, r2
 80031ca:	b299      	uxth	r1, r3
 80031cc:	7d7b      	ldrb	r3, [r7, #21]
 80031ce:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80031d2:	fb02 f303 	mul.w	r3, r2, r3
 80031d6:	68ba      	ldr	r2, [r7, #8]
 80031d8:	4413      	add	r3, r2
 80031da:	b20a      	sxth	r2, r1
 80031dc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
      break;
 80031e0:	e1e5      	b.n	80035ae <adBms6830ParseAverageCell+0x5da>

    case D: /* Cell Register group D */
      ic[curr_ic].acell.ac_codes[9] =  (data[0] + (data[1] << 8));
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	781b      	ldrb	r3, [r3, #0]
 80031e6:	461a      	mov	r2, r3
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	3301      	adds	r3, #1
 80031ec:	781b      	ldrb	r3, [r3, #0]
 80031ee:	021b      	lsls	r3, r3, #8
 80031f0:	b29b      	uxth	r3, r3
 80031f2:	4413      	add	r3, r2
 80031f4:	b299      	uxth	r1, r3
 80031f6:	7d7b      	ldrb	r3, [r7, #21]
 80031f8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80031fc:	fb02 f303 	mul.w	r3, r2, r3
 8003200:	68ba      	ldr	r2, [r7, #8]
 8003202:	4413      	add	r3, r2
 8003204:	b20a      	sxth	r2, r1
 8003206:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
      ic[curr_ic].acell.ac_codes[10] = (data[2] + (data[3] << 8));
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	3302      	adds	r3, #2
 800320e:	781b      	ldrb	r3, [r3, #0]
 8003210:	461a      	mov	r2, r3
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	3303      	adds	r3, #3
 8003216:	781b      	ldrb	r3, [r3, #0]
 8003218:	021b      	lsls	r3, r3, #8
 800321a:	b29b      	uxth	r3, r3
 800321c:	4413      	add	r3, r2
 800321e:	b299      	uxth	r1, r3
 8003220:	7d7b      	ldrb	r3, [r7, #21]
 8003222:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003226:	fb02 f303 	mul.w	r3, r2, r3
 800322a:	68ba      	ldr	r2, [r7, #8]
 800322c:	4413      	add	r3, r2
 800322e:	b20a      	sxth	r2, r1
 8003230:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
      ic[curr_ic].acell.ac_codes[11] = (data[4] + (data[5] << 8));
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	3304      	adds	r3, #4
 8003238:	781b      	ldrb	r3, [r3, #0]
 800323a:	461a      	mov	r2, r3
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	3305      	adds	r3, #5
 8003240:	781b      	ldrb	r3, [r3, #0]
 8003242:	021b      	lsls	r3, r3, #8
 8003244:	b29b      	uxth	r3, r3
 8003246:	4413      	add	r3, r2
 8003248:	b299      	uxth	r1, r3
 800324a:	7d7b      	ldrb	r3, [r7, #21]
 800324c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003250:	fb02 f303 	mul.w	r3, r2, r3
 8003254:	68ba      	ldr	r2, [r7, #8]
 8003256:	4413      	add	r3, r2
 8003258:	b20a      	sxth	r2, r1
 800325a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
      break;
 800325e:	e1a6      	b.n	80035ae <adBms6830ParseAverageCell+0x5da>
 8003260:	08014698 	.word	0x08014698

    case E: /* Cell Register group E */
      ic[curr_ic].acell.ac_codes[12] = (data[0] + (data[1] << 8));
 8003264:	693b      	ldr	r3, [r7, #16]
 8003266:	781b      	ldrb	r3, [r3, #0]
 8003268:	461a      	mov	r2, r3
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	3301      	adds	r3, #1
 800326e:	781b      	ldrb	r3, [r3, #0]
 8003270:	021b      	lsls	r3, r3, #8
 8003272:	b29b      	uxth	r3, r3
 8003274:	4413      	add	r3, r2
 8003276:	b299      	uxth	r1, r3
 8003278:	7d7b      	ldrb	r3, [r7, #21]
 800327a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800327e:	fb02 f303 	mul.w	r3, r2, r3
 8003282:	68ba      	ldr	r2, [r7, #8]
 8003284:	4413      	add	r3, r2
 8003286:	b20a      	sxth	r2, r1
 8003288:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
      ic[curr_ic].acell.ac_codes[13] = (data[2] + (data[3] << 8));
 800328c:	693b      	ldr	r3, [r7, #16]
 800328e:	3302      	adds	r3, #2
 8003290:	781b      	ldrb	r3, [r3, #0]
 8003292:	461a      	mov	r2, r3
 8003294:	693b      	ldr	r3, [r7, #16]
 8003296:	3303      	adds	r3, #3
 8003298:	781b      	ldrb	r3, [r3, #0]
 800329a:	021b      	lsls	r3, r3, #8
 800329c:	b29b      	uxth	r3, r3
 800329e:	4413      	add	r3, r2
 80032a0:	b299      	uxth	r1, r3
 80032a2:	7d7b      	ldrb	r3, [r7, #21]
 80032a4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80032a8:	fb02 f303 	mul.w	r3, r2, r3
 80032ac:	68ba      	ldr	r2, [r7, #8]
 80032ae:	4413      	add	r3, r2
 80032b0:	b20a      	sxth	r2, r1
 80032b2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
      ic[curr_ic].acell.ac_codes[14] = (data[4] + (data[5] << 8));
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	3304      	adds	r3, #4
 80032ba:	781b      	ldrb	r3, [r3, #0]
 80032bc:	461a      	mov	r2, r3
 80032be:	693b      	ldr	r3, [r7, #16]
 80032c0:	3305      	adds	r3, #5
 80032c2:	781b      	ldrb	r3, [r3, #0]
 80032c4:	021b      	lsls	r3, r3, #8
 80032c6:	b29b      	uxth	r3, r3
 80032c8:	4413      	add	r3, r2
 80032ca:	b299      	uxth	r1, r3
 80032cc:	7d7b      	ldrb	r3, [r7, #21]
 80032ce:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80032d2:	fb02 f303 	mul.w	r3, r2, r3
 80032d6:	68ba      	ldr	r2, [r7, #8]
 80032d8:	4413      	add	r3, r2
 80032da:	b20a      	sxth	r2, r1
 80032dc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
      break;
 80032e0:	e165      	b.n	80035ae <adBms6830ParseAverageCell+0x5da>

    case F: /* Cell Register group F */
      ic[curr_ic].acell.ac_codes[15] = (data[0] + (data[1] << 8));
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	781b      	ldrb	r3, [r3, #0]
 80032e6:	461a      	mov	r2, r3
 80032e8:	693b      	ldr	r3, [r7, #16]
 80032ea:	3301      	adds	r3, #1
 80032ec:	781b      	ldrb	r3, [r3, #0]
 80032ee:	021b      	lsls	r3, r3, #8
 80032f0:	b29b      	uxth	r3, r3
 80032f2:	4413      	add	r3, r2
 80032f4:	b299      	uxth	r1, r3
 80032f6:	7d7b      	ldrb	r3, [r7, #21]
 80032f8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80032fc:	fb02 f303 	mul.w	r3, r2, r3
 8003300:	68ba      	ldr	r2, [r7, #8]
 8003302:	4413      	add	r3, r2
 8003304:	b20a      	sxth	r2, r1
 8003306:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      break;
 800330a:	e150      	b.n	80035ae <adBms6830ParseAverageCell+0x5da>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].acell.ac_codes[0] = (data[0] + (data[1] << 8));
 800330c:	693b      	ldr	r3, [r7, #16]
 800330e:	781b      	ldrb	r3, [r3, #0]
 8003310:	461a      	mov	r2, r3
 8003312:	693b      	ldr	r3, [r7, #16]
 8003314:	3301      	adds	r3, #1
 8003316:	781b      	ldrb	r3, [r3, #0]
 8003318:	021b      	lsls	r3, r3, #8
 800331a:	b29b      	uxth	r3, r3
 800331c:	4413      	add	r3, r2
 800331e:	b299      	uxth	r1, r3
 8003320:	7d7b      	ldrb	r3, [r7, #21]
 8003322:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003326:	fb02 f303 	mul.w	r3, r2, r3
 800332a:	68ba      	ldr	r2, [r7, #8]
 800332c:	4413      	add	r3, r2
 800332e:	b20a      	sxth	r2, r1
 8003330:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      ic[curr_ic].acell.ac_codes[1] = (data[2] + (data[3] << 8));
 8003334:	693b      	ldr	r3, [r7, #16]
 8003336:	3302      	adds	r3, #2
 8003338:	781b      	ldrb	r3, [r3, #0]
 800333a:	461a      	mov	r2, r3
 800333c:	693b      	ldr	r3, [r7, #16]
 800333e:	3303      	adds	r3, #3
 8003340:	781b      	ldrb	r3, [r3, #0]
 8003342:	021b      	lsls	r3, r3, #8
 8003344:	b29b      	uxth	r3, r3
 8003346:	4413      	add	r3, r2
 8003348:	b299      	uxth	r1, r3
 800334a:	7d7b      	ldrb	r3, [r7, #21]
 800334c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003350:	fb02 f303 	mul.w	r3, r2, r3
 8003354:	68ba      	ldr	r2, [r7, #8]
 8003356:	4413      	add	r3, r2
 8003358:	b20a      	sxth	r2, r1
 800335a:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
      ic[curr_ic].acell.ac_codes[2] = (data[4] + (data[5] << 8));
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	3304      	adds	r3, #4
 8003362:	781b      	ldrb	r3, [r3, #0]
 8003364:	461a      	mov	r2, r3
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	3305      	adds	r3, #5
 800336a:	781b      	ldrb	r3, [r3, #0]
 800336c:	021b      	lsls	r3, r3, #8
 800336e:	b29b      	uxth	r3, r3
 8003370:	4413      	add	r3, r2
 8003372:	b299      	uxth	r1, r3
 8003374:	7d7b      	ldrb	r3, [r7, #21]
 8003376:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800337a:	fb02 f303 	mul.w	r3, r2, r3
 800337e:	68ba      	ldr	r2, [r7, #8]
 8003380:	4413      	add	r3, r2
 8003382:	b20a      	sxth	r2, r1
 8003384:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
      ic[curr_ic].acell.ac_codes[3] = (data[6] + (data[7] << 8));
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	3306      	adds	r3, #6
 800338c:	781b      	ldrb	r3, [r3, #0]
 800338e:	461a      	mov	r2, r3
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	3307      	adds	r3, #7
 8003394:	781b      	ldrb	r3, [r3, #0]
 8003396:	021b      	lsls	r3, r3, #8
 8003398:	b29b      	uxth	r3, r3
 800339a:	4413      	add	r3, r2
 800339c:	b299      	uxth	r1, r3
 800339e:	7d7b      	ldrb	r3, [r7, #21]
 80033a0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80033a4:	fb02 f303 	mul.w	r3, r2, r3
 80033a8:	68ba      	ldr	r2, [r7, #8]
 80033aa:	4413      	add	r3, r2
 80033ac:	b20a      	sxth	r2, r1
 80033ae:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      ic[curr_ic].acell.ac_codes[4] = (data[8] + (data[9] << 8));
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	3308      	adds	r3, #8
 80033b6:	781b      	ldrb	r3, [r3, #0]
 80033b8:	461a      	mov	r2, r3
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	3309      	adds	r3, #9
 80033be:	781b      	ldrb	r3, [r3, #0]
 80033c0:	021b      	lsls	r3, r3, #8
 80033c2:	b29b      	uxth	r3, r3
 80033c4:	4413      	add	r3, r2
 80033c6:	b299      	uxth	r1, r3
 80033c8:	7d7b      	ldrb	r3, [r7, #21]
 80033ca:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80033ce:	fb02 f303 	mul.w	r3, r2, r3
 80033d2:	68ba      	ldr	r2, [r7, #8]
 80033d4:	4413      	add	r3, r2
 80033d6:	b20a      	sxth	r2, r1
 80033d8:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      ic[curr_ic].acell.ac_codes[5] = (data[10] + (data[11] << 8));
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	330a      	adds	r3, #10
 80033e0:	781b      	ldrb	r3, [r3, #0]
 80033e2:	461a      	mov	r2, r3
 80033e4:	693b      	ldr	r3, [r7, #16]
 80033e6:	330b      	adds	r3, #11
 80033e8:	781b      	ldrb	r3, [r3, #0]
 80033ea:	021b      	lsls	r3, r3, #8
 80033ec:	b29b      	uxth	r3, r3
 80033ee:	4413      	add	r3, r2
 80033f0:	b299      	uxth	r1, r3
 80033f2:	7d7b      	ldrb	r3, [r7, #21]
 80033f4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80033f8:	fb02 f303 	mul.w	r3, r2, r3
 80033fc:	68ba      	ldr	r2, [r7, #8]
 80033fe:	4413      	add	r3, r2
 8003400:	b20a      	sxth	r2, r1
 8003402:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      ic[curr_ic].acell.ac_codes[6] = (data[12] + (data[13] << 8));
 8003406:	693b      	ldr	r3, [r7, #16]
 8003408:	330c      	adds	r3, #12
 800340a:	781b      	ldrb	r3, [r3, #0]
 800340c:	461a      	mov	r2, r3
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	330d      	adds	r3, #13
 8003412:	781b      	ldrb	r3, [r3, #0]
 8003414:	021b      	lsls	r3, r3, #8
 8003416:	b29b      	uxth	r3, r3
 8003418:	4413      	add	r3, r2
 800341a:	b299      	uxth	r1, r3
 800341c:	7d7b      	ldrb	r3, [r7, #21]
 800341e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003422:	fb02 f303 	mul.w	r3, r2, r3
 8003426:	68ba      	ldr	r2, [r7, #8]
 8003428:	4413      	add	r3, r2
 800342a:	b20a      	sxth	r2, r1
 800342c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
      ic[curr_ic].acell.ac_codes[7] = (data[14] + (data[15] << 8));
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	330e      	adds	r3, #14
 8003434:	781b      	ldrb	r3, [r3, #0]
 8003436:	461a      	mov	r2, r3
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	330f      	adds	r3, #15
 800343c:	781b      	ldrb	r3, [r3, #0]
 800343e:	021b      	lsls	r3, r3, #8
 8003440:	b29b      	uxth	r3, r3
 8003442:	4413      	add	r3, r2
 8003444:	b299      	uxth	r1, r3
 8003446:	7d7b      	ldrb	r3, [r7, #21]
 8003448:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800344c:	fb02 f303 	mul.w	r3, r2, r3
 8003450:	68ba      	ldr	r2, [r7, #8]
 8003452:	4413      	add	r3, r2
 8003454:	b20a      	sxth	r2, r1
 8003456:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
      ic[curr_ic].acell.ac_codes[8] = (data[16] + (data[17] << 8));
 800345a:	693b      	ldr	r3, [r7, #16]
 800345c:	3310      	adds	r3, #16
 800345e:	781b      	ldrb	r3, [r3, #0]
 8003460:	461a      	mov	r2, r3
 8003462:	693b      	ldr	r3, [r7, #16]
 8003464:	3311      	adds	r3, #17
 8003466:	781b      	ldrb	r3, [r3, #0]
 8003468:	021b      	lsls	r3, r3, #8
 800346a:	b29b      	uxth	r3, r3
 800346c:	4413      	add	r3, r2
 800346e:	b299      	uxth	r1, r3
 8003470:	7d7b      	ldrb	r3, [r7, #21]
 8003472:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003476:	fb02 f303 	mul.w	r3, r2, r3
 800347a:	68ba      	ldr	r2, [r7, #8]
 800347c:	4413      	add	r3, r2
 800347e:	b20a      	sxth	r2, r1
 8003480:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
      ic[curr_ic].acell.ac_codes[9] =  (data[18] + (data[19] << 8));
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	3312      	adds	r3, #18
 8003488:	781b      	ldrb	r3, [r3, #0]
 800348a:	461a      	mov	r2, r3
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	3313      	adds	r3, #19
 8003490:	781b      	ldrb	r3, [r3, #0]
 8003492:	021b      	lsls	r3, r3, #8
 8003494:	b29b      	uxth	r3, r3
 8003496:	4413      	add	r3, r2
 8003498:	b299      	uxth	r1, r3
 800349a:	7d7b      	ldrb	r3, [r7, #21]
 800349c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80034a0:	fb02 f303 	mul.w	r3, r2, r3
 80034a4:	68ba      	ldr	r2, [r7, #8]
 80034a6:	4413      	add	r3, r2
 80034a8:	b20a      	sxth	r2, r1
 80034aa:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
      ic[curr_ic].acell.ac_codes[10] = (data[20] + (data[21] << 8));
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	3314      	adds	r3, #20
 80034b2:	781b      	ldrb	r3, [r3, #0]
 80034b4:	461a      	mov	r2, r3
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	3315      	adds	r3, #21
 80034ba:	781b      	ldrb	r3, [r3, #0]
 80034bc:	021b      	lsls	r3, r3, #8
 80034be:	b29b      	uxth	r3, r3
 80034c0:	4413      	add	r3, r2
 80034c2:	b299      	uxth	r1, r3
 80034c4:	7d7b      	ldrb	r3, [r7, #21]
 80034c6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80034ca:	fb02 f303 	mul.w	r3, r2, r3
 80034ce:	68ba      	ldr	r2, [r7, #8]
 80034d0:	4413      	add	r3, r2
 80034d2:	b20a      	sxth	r2, r1
 80034d4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
      ic[curr_ic].acell.ac_codes[11] = (data[22] + (data[23] << 8));
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	3316      	adds	r3, #22
 80034dc:	781b      	ldrb	r3, [r3, #0]
 80034de:	461a      	mov	r2, r3
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	3317      	adds	r3, #23
 80034e4:	781b      	ldrb	r3, [r3, #0]
 80034e6:	021b      	lsls	r3, r3, #8
 80034e8:	b29b      	uxth	r3, r3
 80034ea:	4413      	add	r3, r2
 80034ec:	b299      	uxth	r1, r3
 80034ee:	7d7b      	ldrb	r3, [r7, #21]
 80034f0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80034f4:	fb02 f303 	mul.w	r3, r2, r3
 80034f8:	68ba      	ldr	r2, [r7, #8]
 80034fa:	4413      	add	r3, r2
 80034fc:	b20a      	sxth	r2, r1
 80034fe:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
      ic[curr_ic].acell.ac_codes[12] = (data[24] + (data[25] << 8));
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	3318      	adds	r3, #24
 8003506:	781b      	ldrb	r3, [r3, #0]
 8003508:	461a      	mov	r2, r3
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	3319      	adds	r3, #25
 800350e:	781b      	ldrb	r3, [r3, #0]
 8003510:	021b      	lsls	r3, r3, #8
 8003512:	b29b      	uxth	r3, r3
 8003514:	4413      	add	r3, r2
 8003516:	b299      	uxth	r1, r3
 8003518:	7d7b      	ldrb	r3, [r7, #21]
 800351a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800351e:	fb02 f303 	mul.w	r3, r2, r3
 8003522:	68ba      	ldr	r2, [r7, #8]
 8003524:	4413      	add	r3, r2
 8003526:	b20a      	sxth	r2, r1
 8003528:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
      ic[curr_ic].acell.ac_codes[13] = (data[26] + (data[27] << 8));
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	331a      	adds	r3, #26
 8003530:	781b      	ldrb	r3, [r3, #0]
 8003532:	461a      	mov	r2, r3
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	331b      	adds	r3, #27
 8003538:	781b      	ldrb	r3, [r3, #0]
 800353a:	021b      	lsls	r3, r3, #8
 800353c:	b29b      	uxth	r3, r3
 800353e:	4413      	add	r3, r2
 8003540:	b299      	uxth	r1, r3
 8003542:	7d7b      	ldrb	r3, [r7, #21]
 8003544:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003548:	fb02 f303 	mul.w	r3, r2, r3
 800354c:	68ba      	ldr	r2, [r7, #8]
 800354e:	4413      	add	r3, r2
 8003550:	b20a      	sxth	r2, r1
 8003552:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
      ic[curr_ic].acell.ac_codes[14] = (data[28] + (data[29] << 8));
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	331c      	adds	r3, #28
 800355a:	781b      	ldrb	r3, [r3, #0]
 800355c:	461a      	mov	r2, r3
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	331d      	adds	r3, #29
 8003562:	781b      	ldrb	r3, [r3, #0]
 8003564:	021b      	lsls	r3, r3, #8
 8003566:	b29b      	uxth	r3, r3
 8003568:	4413      	add	r3, r2
 800356a:	b299      	uxth	r1, r3
 800356c:	7d7b      	ldrb	r3, [r7, #21]
 800356e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003572:	fb02 f303 	mul.w	r3, r2, r3
 8003576:	68ba      	ldr	r2, [r7, #8]
 8003578:	4413      	add	r3, r2
 800357a:	b20a      	sxth	r2, r1
 800357c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
      ic[curr_ic].acell.ac_codes[15] = (data[30] + (data[31] << 8));
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	331e      	adds	r3, #30
 8003584:	781b      	ldrb	r3, [r3, #0]
 8003586:	461a      	mov	r2, r3
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	331f      	adds	r3, #31
 800358c:	781b      	ldrb	r3, [r3, #0]
 800358e:	021b      	lsls	r3, r3, #8
 8003590:	b29b      	uxth	r3, r3
 8003592:	4413      	add	r3, r2
 8003594:	b299      	uxth	r1, r3
 8003596:	7d7b      	ldrb	r3, [r7, #21]
 8003598:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800359c:	fb02 f303 	mul.w	r3, r2, r3
 80035a0:	68ba      	ldr	r2, [r7, #8]
 80035a2:	4413      	add	r3, r2
 80035a4:	b20a      	sxth	r2, r1
 80035a6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      break;
 80035aa:	e000      	b.n	80035ae <adBms6830ParseAverageCell+0x5da>

    default:
      break;
 80035ac:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80035ae:	7d7b      	ldrb	r3, [r7, #21]
 80035b0:	3301      	adds	r3, #1
 80035b2:	757b      	strb	r3, [r7, #21]
 80035b4:	7d7a      	ldrb	r2, [r7, #21]
 80035b6:	7bfb      	ldrb	r3, [r7, #15]
 80035b8:	429a      	cmp	r2, r3
 80035ba:	f4ff ad31 	bcc.w	8003020 <adBms6830ParseAverageCell+0x4c>
    }
  }
  free(data);
 80035be:	6938      	ldr	r0, [r7, #16]
 80035c0:	f00c fbe8 	bl	800fd94 <free>
}
 80035c4:	bf00      	nop
 80035c6:	3718      	adds	r7, #24
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bd80      	pop	{r7, pc}

080035cc <adBms6830ParseSCell>:
 *
 *******************************************************************************
*/
/* Parse S cell voltages */
void adBms6830ParseSCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *scv_data)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b086      	sub	sp, #24
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	60b9      	str	r1, [r7, #8]
 80035d4:	607b      	str	r3, [r7, #4]
 80035d6:	4603      	mov	r3, r0
 80035d8:	73fb      	strb	r3, [r7, #15]
 80035da:	4613      	mov	r3, r2
 80035dc:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 80035de:	2300      	movs	r3, #0
 80035e0:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDSALL_SIZE;}
 80035e2:	7bbb      	ldrb	r3, [r7, #14]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d102      	bne.n	80035ee <adBms6830ParseSCell+0x22>
 80035e8:	2322      	movs	r3, #34	@ 0x22
 80035ea:	75fb      	strb	r3, [r7, #23]
 80035ec:	e001      	b.n	80035f2 <adBms6830ParseSCell+0x26>
  else {data_size = RX_DATA;}
 80035ee:	2308      	movs	r3, #8
 80035f0:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 80035f2:	7dfb      	ldrb	r3, [r7, #23]
 80035f4:	2101      	movs	r1, #1
 80035f6:	4618      	mov	r0, r3
 80035f8:	f00c fb96 	bl	800fd28 <calloc>
 80035fc:	4603      	mov	r3, r0
 80035fe:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d105      	bne.n	8003612 <adBms6830ParseSCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse scv memory \n");
    #else
    printf(" Failed to allocate parse scv memory \n");
 8003606:	4894      	ldr	r0, [pc, #592]	@ (8003858 <adBms6830ParseSCell+0x28c>)
 8003608:	f00d fc10 	bl	8010e2c <puts>
    #endif
    exit(0);
 800360c:	2000      	movs	r0, #0
 800360e:	f00c fba7 	bl	800fd60 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8003612:	2300      	movs	r3, #0
 8003614:	757b      	strb	r3, [r7, #21]
 8003616:	e2c9      	b.n	8003bac <adBms6830ParseSCell+0x5e0>
  {
    memcpy(&data[0], &scv_data[address], data_size); /* dst , src , size */
 8003618:	7dbb      	ldrb	r3, [r7, #22]
 800361a:	687a      	ldr	r2, [r7, #4]
 800361c:	4413      	add	r3, r2
 800361e:	7dfa      	ldrb	r2, [r7, #23]
 8003620:	4619      	mov	r1, r3
 8003622:	6938      	ldr	r0, [r7, #16]
 8003624:	f00d fd93 	bl	801114e <memcpy>
    address = ((curr_ic+1) * (data_size));
 8003628:	7d7b      	ldrb	r3, [r7, #21]
 800362a:	3301      	adds	r3, #1
 800362c:	b2db      	uxtb	r3, r3
 800362e:	7dfa      	ldrb	r2, [r7, #23]
 8003630:	fb12 f303 	smulbb	r3, r2, r3
 8003634:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 8003636:	7bbb      	ldrb	r3, [r7, #14]
 8003638:	2b06      	cmp	r3, #6
 800363a:	f200 82b3 	bhi.w	8003ba4 <adBms6830ParseSCell+0x5d8>
 800363e:	a201      	add	r2, pc, #4	@ (adr r2, 8003644 <adBms6830ParseSCell+0x78>)
 8003640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003644:	08003905 	.word	0x08003905
 8003648:	08003661 	.word	0x08003661
 800364c:	080036df 	.word	0x080036df
 8003650:	0800375d 	.word	0x0800375d
 8003654:	080037db 	.word	0x080037db
 8003658:	0800385d 	.word	0x0800385d
 800365c:	080038db 	.word	0x080038db
    {
    case A: /* Cell Register group A */
      ic[curr_ic].scell.sc_codes[0] = (data[0] + (data[1] << 8));
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	781b      	ldrb	r3, [r3, #0]
 8003664:	461a      	mov	r2, r3
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	3301      	adds	r3, #1
 800366a:	781b      	ldrb	r3, [r3, #0]
 800366c:	021b      	lsls	r3, r3, #8
 800366e:	b29b      	uxth	r3, r3
 8003670:	4413      	add	r3, r2
 8003672:	b299      	uxth	r1, r3
 8003674:	7d7b      	ldrb	r3, [r7, #21]
 8003676:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800367a:	fb02 f303 	mul.w	r3, r2, r3
 800367e:	68ba      	ldr	r2, [r7, #8]
 8003680:	4413      	add	r3, r2
 8003682:	b20a      	sxth	r2, r1
 8003684:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      ic[curr_ic].scell.sc_codes[1] = (data[2] + (data[3] << 8));
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	3302      	adds	r3, #2
 800368c:	781b      	ldrb	r3, [r3, #0]
 800368e:	461a      	mov	r2, r3
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	3303      	adds	r3, #3
 8003694:	781b      	ldrb	r3, [r3, #0]
 8003696:	021b      	lsls	r3, r3, #8
 8003698:	b29b      	uxth	r3, r3
 800369a:	4413      	add	r3, r2
 800369c:	b299      	uxth	r1, r3
 800369e:	7d7b      	ldrb	r3, [r7, #21]
 80036a0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80036a4:	fb02 f303 	mul.w	r3, r2, r3
 80036a8:	68ba      	ldr	r2, [r7, #8]
 80036aa:	4413      	add	r3, r2
 80036ac:	b20a      	sxth	r2, r1
 80036ae:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      ic[curr_ic].scell.sc_codes[2] = (data[4] + (data[5] << 8));
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	3304      	adds	r3, #4
 80036b6:	781b      	ldrb	r3, [r3, #0]
 80036b8:	461a      	mov	r2, r3
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	3305      	adds	r3, #5
 80036be:	781b      	ldrb	r3, [r3, #0]
 80036c0:	021b      	lsls	r3, r3, #8
 80036c2:	b29b      	uxth	r3, r3
 80036c4:	4413      	add	r3, r2
 80036c6:	b299      	uxth	r1, r3
 80036c8:	7d7b      	ldrb	r3, [r7, #21]
 80036ca:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80036ce:	fb02 f303 	mul.w	r3, r2, r3
 80036d2:	68ba      	ldr	r2, [r7, #8]
 80036d4:	4413      	add	r3, r2
 80036d6:	b20a      	sxth	r2, r1
 80036d8:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      break;
 80036dc:	e263      	b.n	8003ba6 <adBms6830ParseSCell+0x5da>

    case B: /* Cell Register group B */
      ic[curr_ic].scell.sc_codes[3] = (data[0] + (data[1] << 8));
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	781b      	ldrb	r3, [r3, #0]
 80036e2:	461a      	mov	r2, r3
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	3301      	adds	r3, #1
 80036e8:	781b      	ldrb	r3, [r3, #0]
 80036ea:	021b      	lsls	r3, r3, #8
 80036ec:	b29b      	uxth	r3, r3
 80036ee:	4413      	add	r3, r2
 80036f0:	b299      	uxth	r1, r3
 80036f2:	7d7b      	ldrb	r3, [r7, #21]
 80036f4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80036f8:	fb02 f303 	mul.w	r3, r2, r3
 80036fc:	68ba      	ldr	r2, [r7, #8]
 80036fe:	4413      	add	r3, r2
 8003700:	b20a      	sxth	r2, r1
 8003702:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
      ic[curr_ic].scell.sc_codes[4] = (data[2] + (data[3] << 8));
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	3302      	adds	r3, #2
 800370a:	781b      	ldrb	r3, [r3, #0]
 800370c:	461a      	mov	r2, r3
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	3303      	adds	r3, #3
 8003712:	781b      	ldrb	r3, [r3, #0]
 8003714:	021b      	lsls	r3, r3, #8
 8003716:	b29b      	uxth	r3, r3
 8003718:	4413      	add	r3, r2
 800371a:	b299      	uxth	r1, r3
 800371c:	7d7b      	ldrb	r3, [r7, #21]
 800371e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003722:	fb02 f303 	mul.w	r3, r2, r3
 8003726:	68ba      	ldr	r2, [r7, #8]
 8003728:	4413      	add	r3, r2
 800372a:	b20a      	sxth	r2, r1
 800372c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
      ic[curr_ic].scell.sc_codes[5] = (data[4] + (data[5] << 8));
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	3304      	adds	r3, #4
 8003734:	781b      	ldrb	r3, [r3, #0]
 8003736:	461a      	mov	r2, r3
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	3305      	adds	r3, #5
 800373c:	781b      	ldrb	r3, [r3, #0]
 800373e:	021b      	lsls	r3, r3, #8
 8003740:	b29b      	uxth	r3, r3
 8003742:	4413      	add	r3, r2
 8003744:	b299      	uxth	r1, r3
 8003746:	7d7b      	ldrb	r3, [r7, #21]
 8003748:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800374c:	fb02 f303 	mul.w	r3, r2, r3
 8003750:	68ba      	ldr	r2, [r7, #8]
 8003752:	4413      	add	r3, r2
 8003754:	b20a      	sxth	r2, r1
 8003756:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      break;
 800375a:	e224      	b.n	8003ba6 <adBms6830ParseSCell+0x5da>

    case C: /* Cell Register group C */
      ic[curr_ic].scell.sc_codes[6] = (data[0] + (data[1] << 8));
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	781b      	ldrb	r3, [r3, #0]
 8003760:	461a      	mov	r2, r3
 8003762:	693b      	ldr	r3, [r7, #16]
 8003764:	3301      	adds	r3, #1
 8003766:	781b      	ldrb	r3, [r3, #0]
 8003768:	021b      	lsls	r3, r3, #8
 800376a:	b29b      	uxth	r3, r3
 800376c:	4413      	add	r3, r2
 800376e:	b299      	uxth	r1, r3
 8003770:	7d7b      	ldrb	r3, [r7, #21]
 8003772:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003776:	fb02 f303 	mul.w	r3, r2, r3
 800377a:	68ba      	ldr	r2, [r7, #8]
 800377c:	4413      	add	r3, r2
 800377e:	b20a      	sxth	r2, r1
 8003780:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c
      ic[curr_ic].scell.sc_codes[7] = (data[2] + (data[3] << 8));
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	3302      	adds	r3, #2
 8003788:	781b      	ldrb	r3, [r3, #0]
 800378a:	461a      	mov	r2, r3
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	3303      	adds	r3, #3
 8003790:	781b      	ldrb	r3, [r3, #0]
 8003792:	021b      	lsls	r3, r3, #8
 8003794:	b29b      	uxth	r3, r3
 8003796:	4413      	add	r3, r2
 8003798:	b299      	uxth	r1, r3
 800379a:	7d7b      	ldrb	r3, [r7, #21]
 800379c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80037a0:	fb02 f303 	mul.w	r3, r2, r3
 80037a4:	68ba      	ldr	r2, [r7, #8]
 80037a6:	4413      	add	r3, r2
 80037a8:	b20a      	sxth	r2, r1
 80037aa:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
      ic[curr_ic].scell.sc_codes[8] = (data[4] + (data[5] << 8));
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	3304      	adds	r3, #4
 80037b2:	781b      	ldrb	r3, [r3, #0]
 80037b4:	461a      	mov	r2, r3
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	3305      	adds	r3, #5
 80037ba:	781b      	ldrb	r3, [r3, #0]
 80037bc:	021b      	lsls	r3, r3, #8
 80037be:	b29b      	uxth	r3, r3
 80037c0:	4413      	add	r3, r2
 80037c2:	b299      	uxth	r1, r3
 80037c4:	7d7b      	ldrb	r3, [r7, #21]
 80037c6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80037ca:	fb02 f303 	mul.w	r3, r2, r3
 80037ce:	68ba      	ldr	r2, [r7, #8]
 80037d0:	4413      	add	r3, r2
 80037d2:	b20a      	sxth	r2, r1
 80037d4:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
      break;
 80037d8:	e1e5      	b.n	8003ba6 <adBms6830ParseSCell+0x5da>

    case D: /* Cell Register group D */
      ic[curr_ic].scell.sc_codes[9] =  (data[0] + (data[1] << 8));
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	781b      	ldrb	r3, [r3, #0]
 80037de:	461a      	mov	r2, r3
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	3301      	adds	r3, #1
 80037e4:	781b      	ldrb	r3, [r3, #0]
 80037e6:	021b      	lsls	r3, r3, #8
 80037e8:	b29b      	uxth	r3, r3
 80037ea:	4413      	add	r3, r2
 80037ec:	b299      	uxth	r1, r3
 80037ee:	7d7b      	ldrb	r3, [r7, #21]
 80037f0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80037f4:	fb02 f303 	mul.w	r3, r2, r3
 80037f8:	68ba      	ldr	r2, [r7, #8]
 80037fa:	4413      	add	r3, r2
 80037fc:	b20a      	sxth	r2, r1
 80037fe:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
      ic[curr_ic].scell.sc_codes[10] = (data[2] + (data[3] << 8));
 8003802:	693b      	ldr	r3, [r7, #16]
 8003804:	3302      	adds	r3, #2
 8003806:	781b      	ldrb	r3, [r3, #0]
 8003808:	461a      	mov	r2, r3
 800380a:	693b      	ldr	r3, [r7, #16]
 800380c:	3303      	adds	r3, #3
 800380e:	781b      	ldrb	r3, [r3, #0]
 8003810:	021b      	lsls	r3, r3, #8
 8003812:	b29b      	uxth	r3, r3
 8003814:	4413      	add	r3, r2
 8003816:	b299      	uxth	r1, r3
 8003818:	7d7b      	ldrb	r3, [r7, #21]
 800381a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800381e:	fb02 f303 	mul.w	r3, r2, r3
 8003822:	68ba      	ldr	r2, [r7, #8]
 8003824:	4413      	add	r3, r2
 8003826:	b20a      	sxth	r2, r1
 8003828:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
      ic[curr_ic].scell.sc_codes[11] = (data[4] + (data[5] << 8));
 800382c:	693b      	ldr	r3, [r7, #16]
 800382e:	3304      	adds	r3, #4
 8003830:	781b      	ldrb	r3, [r3, #0]
 8003832:	461a      	mov	r2, r3
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	3305      	adds	r3, #5
 8003838:	781b      	ldrb	r3, [r3, #0]
 800383a:	021b      	lsls	r3, r3, #8
 800383c:	b29b      	uxth	r3, r3
 800383e:	4413      	add	r3, r2
 8003840:	b299      	uxth	r1, r3
 8003842:	7d7b      	ldrb	r3, [r7, #21]
 8003844:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003848:	fb02 f303 	mul.w	r3, r2, r3
 800384c:	68ba      	ldr	r2, [r7, #8]
 800384e:	4413      	add	r3, r2
 8003850:	b20a      	sxth	r2, r1
 8003852:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
      break;
 8003856:	e1a6      	b.n	8003ba6 <adBms6830ParseSCell+0x5da>
 8003858:	080146c4 	.word	0x080146c4

    case E: /* Cell Register group E */
      ic[curr_ic].scell.sc_codes[12] = (data[0] + (data[1] << 8));
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	781b      	ldrb	r3, [r3, #0]
 8003860:	461a      	mov	r2, r3
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	3301      	adds	r3, #1
 8003866:	781b      	ldrb	r3, [r3, #0]
 8003868:	021b      	lsls	r3, r3, #8
 800386a:	b29b      	uxth	r3, r3
 800386c:	4413      	add	r3, r2
 800386e:	b299      	uxth	r1, r3
 8003870:	7d7b      	ldrb	r3, [r7, #21]
 8003872:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003876:	fb02 f303 	mul.w	r3, r2, r3
 800387a:	68ba      	ldr	r2, [r7, #8]
 800387c:	4413      	add	r3, r2
 800387e:	b20a      	sxth	r2, r1
 8003880:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78
      ic[curr_ic].scell.sc_codes[13] = (data[2] + (data[3] << 8));
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	3302      	adds	r3, #2
 8003888:	781b      	ldrb	r3, [r3, #0]
 800388a:	461a      	mov	r2, r3
 800388c:	693b      	ldr	r3, [r7, #16]
 800388e:	3303      	adds	r3, #3
 8003890:	781b      	ldrb	r3, [r3, #0]
 8003892:	021b      	lsls	r3, r3, #8
 8003894:	b29b      	uxth	r3, r3
 8003896:	4413      	add	r3, r2
 8003898:	b299      	uxth	r1, r3
 800389a:	7d7b      	ldrb	r3, [r7, #21]
 800389c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80038a0:	fb02 f303 	mul.w	r3, r2, r3
 80038a4:	68ba      	ldr	r2, [r7, #8]
 80038a6:	4413      	add	r3, r2
 80038a8:	b20a      	sxth	r2, r1
 80038aa:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a
      ic[curr_ic].scell.sc_codes[14] = (data[4] + (data[5] << 8));
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	3304      	adds	r3, #4
 80038b2:	781b      	ldrb	r3, [r3, #0]
 80038b4:	461a      	mov	r2, r3
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	3305      	adds	r3, #5
 80038ba:	781b      	ldrb	r3, [r3, #0]
 80038bc:	021b      	lsls	r3, r3, #8
 80038be:	b29b      	uxth	r3, r3
 80038c0:	4413      	add	r3, r2
 80038c2:	b299      	uxth	r1, r3
 80038c4:	7d7b      	ldrb	r3, [r7, #21]
 80038c6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80038ca:	fb02 f303 	mul.w	r3, r2, r3
 80038ce:	68ba      	ldr	r2, [r7, #8]
 80038d0:	4413      	add	r3, r2
 80038d2:	b20a      	sxth	r2, r1
 80038d4:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
      break;
 80038d8:	e165      	b.n	8003ba6 <adBms6830ParseSCell+0x5da>

    case F: /* Cell Register group F */
      ic[curr_ic].scell.sc_codes[15] = (data[0] + (data[1] << 8));
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	781b      	ldrb	r3, [r3, #0]
 80038de:	461a      	mov	r2, r3
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	3301      	adds	r3, #1
 80038e4:	781b      	ldrb	r3, [r3, #0]
 80038e6:	021b      	lsls	r3, r3, #8
 80038e8:	b29b      	uxth	r3, r3
 80038ea:	4413      	add	r3, r2
 80038ec:	b299      	uxth	r1, r3
 80038ee:	7d7b      	ldrb	r3, [r7, #21]
 80038f0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80038f4:	fb02 f303 	mul.w	r3, r2, r3
 80038f8:	68ba      	ldr	r2, [r7, #8]
 80038fa:	4413      	add	r3, r2
 80038fc:	b20a      	sxth	r2, r1
 80038fe:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
      break;
 8003902:	e150      	b.n	8003ba6 <adBms6830ParseSCell+0x5da>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].scell.sc_codes[0] = (data[0] + (data[1] << 8));
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	781b      	ldrb	r3, [r3, #0]
 8003908:	461a      	mov	r2, r3
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	3301      	adds	r3, #1
 800390e:	781b      	ldrb	r3, [r3, #0]
 8003910:	021b      	lsls	r3, r3, #8
 8003912:	b29b      	uxth	r3, r3
 8003914:	4413      	add	r3, r2
 8003916:	b299      	uxth	r1, r3
 8003918:	7d7b      	ldrb	r3, [r7, #21]
 800391a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800391e:	fb02 f303 	mul.w	r3, r2, r3
 8003922:	68ba      	ldr	r2, [r7, #8]
 8003924:	4413      	add	r3, r2
 8003926:	b20a      	sxth	r2, r1
 8003928:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      ic[curr_ic].scell.sc_codes[1] = (data[2] + (data[3] << 8));
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	3302      	adds	r3, #2
 8003930:	781b      	ldrb	r3, [r3, #0]
 8003932:	461a      	mov	r2, r3
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	3303      	adds	r3, #3
 8003938:	781b      	ldrb	r3, [r3, #0]
 800393a:	021b      	lsls	r3, r3, #8
 800393c:	b29b      	uxth	r3, r3
 800393e:	4413      	add	r3, r2
 8003940:	b299      	uxth	r1, r3
 8003942:	7d7b      	ldrb	r3, [r7, #21]
 8003944:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003948:	fb02 f303 	mul.w	r3, r2, r3
 800394c:	68ba      	ldr	r2, [r7, #8]
 800394e:	4413      	add	r3, r2
 8003950:	b20a      	sxth	r2, r1
 8003952:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      ic[curr_ic].scell.sc_codes[2] = (data[4] + (data[5] << 8));
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	3304      	adds	r3, #4
 800395a:	781b      	ldrb	r3, [r3, #0]
 800395c:	461a      	mov	r2, r3
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	3305      	adds	r3, #5
 8003962:	781b      	ldrb	r3, [r3, #0]
 8003964:	021b      	lsls	r3, r3, #8
 8003966:	b29b      	uxth	r3, r3
 8003968:	4413      	add	r3, r2
 800396a:	b299      	uxth	r1, r3
 800396c:	7d7b      	ldrb	r3, [r7, #21]
 800396e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003972:	fb02 f303 	mul.w	r3, r2, r3
 8003976:	68ba      	ldr	r2, [r7, #8]
 8003978:	4413      	add	r3, r2
 800397a:	b20a      	sxth	r2, r1
 800397c:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      ic[curr_ic].scell.sc_codes[3] = (data[6] + (data[7] << 8));
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	3306      	adds	r3, #6
 8003984:	781b      	ldrb	r3, [r3, #0]
 8003986:	461a      	mov	r2, r3
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	3307      	adds	r3, #7
 800398c:	781b      	ldrb	r3, [r3, #0]
 800398e:	021b      	lsls	r3, r3, #8
 8003990:	b29b      	uxth	r3, r3
 8003992:	4413      	add	r3, r2
 8003994:	b299      	uxth	r1, r3
 8003996:	7d7b      	ldrb	r3, [r7, #21]
 8003998:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800399c:	fb02 f303 	mul.w	r3, r2, r3
 80039a0:	68ba      	ldr	r2, [r7, #8]
 80039a2:	4413      	add	r3, r2
 80039a4:	b20a      	sxth	r2, r1
 80039a6:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
      ic[curr_ic].scell.sc_codes[4] = (data[8] + (data[9] << 8));
 80039aa:	693b      	ldr	r3, [r7, #16]
 80039ac:	3308      	adds	r3, #8
 80039ae:	781b      	ldrb	r3, [r3, #0]
 80039b0:	461a      	mov	r2, r3
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	3309      	adds	r3, #9
 80039b6:	781b      	ldrb	r3, [r3, #0]
 80039b8:	021b      	lsls	r3, r3, #8
 80039ba:	b29b      	uxth	r3, r3
 80039bc:	4413      	add	r3, r2
 80039be:	b299      	uxth	r1, r3
 80039c0:	7d7b      	ldrb	r3, [r7, #21]
 80039c2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80039c6:	fb02 f303 	mul.w	r3, r2, r3
 80039ca:	68ba      	ldr	r2, [r7, #8]
 80039cc:	4413      	add	r3, r2
 80039ce:	b20a      	sxth	r2, r1
 80039d0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
      ic[curr_ic].scell.sc_codes[5] = (data[10] + (data[11] << 8));
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	330a      	adds	r3, #10
 80039d8:	781b      	ldrb	r3, [r3, #0]
 80039da:	461a      	mov	r2, r3
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	330b      	adds	r3, #11
 80039e0:	781b      	ldrb	r3, [r3, #0]
 80039e2:	021b      	lsls	r3, r3, #8
 80039e4:	b29b      	uxth	r3, r3
 80039e6:	4413      	add	r3, r2
 80039e8:	b299      	uxth	r1, r3
 80039ea:	7d7b      	ldrb	r3, [r7, #21]
 80039ec:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80039f0:	fb02 f303 	mul.w	r3, r2, r3
 80039f4:	68ba      	ldr	r2, [r7, #8]
 80039f6:	4413      	add	r3, r2
 80039f8:	b20a      	sxth	r2, r1
 80039fa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      ic[curr_ic].scell.sc_codes[6] = (data[12] + (data[13] << 8));
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	330c      	adds	r3, #12
 8003a02:	781b      	ldrb	r3, [r3, #0]
 8003a04:	461a      	mov	r2, r3
 8003a06:	693b      	ldr	r3, [r7, #16]
 8003a08:	330d      	adds	r3, #13
 8003a0a:	781b      	ldrb	r3, [r3, #0]
 8003a0c:	021b      	lsls	r3, r3, #8
 8003a0e:	b29b      	uxth	r3, r3
 8003a10:	4413      	add	r3, r2
 8003a12:	b299      	uxth	r1, r3
 8003a14:	7d7b      	ldrb	r3, [r7, #21]
 8003a16:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003a1a:	fb02 f303 	mul.w	r3, r2, r3
 8003a1e:	68ba      	ldr	r2, [r7, #8]
 8003a20:	4413      	add	r3, r2
 8003a22:	b20a      	sxth	r2, r1
 8003a24:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c
      ic[curr_ic].scell.sc_codes[7] = (data[14] + (data[15] << 8));
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	330e      	adds	r3, #14
 8003a2c:	781b      	ldrb	r3, [r3, #0]
 8003a2e:	461a      	mov	r2, r3
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	330f      	adds	r3, #15
 8003a34:	781b      	ldrb	r3, [r3, #0]
 8003a36:	021b      	lsls	r3, r3, #8
 8003a38:	b29b      	uxth	r3, r3
 8003a3a:	4413      	add	r3, r2
 8003a3c:	b299      	uxth	r1, r3
 8003a3e:	7d7b      	ldrb	r3, [r7, #21]
 8003a40:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003a44:	fb02 f303 	mul.w	r3, r2, r3
 8003a48:	68ba      	ldr	r2, [r7, #8]
 8003a4a:	4413      	add	r3, r2
 8003a4c:	b20a      	sxth	r2, r1
 8003a4e:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
      ic[curr_ic].scell.sc_codes[8] = (data[16] + (data[17] << 8));
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	3310      	adds	r3, #16
 8003a56:	781b      	ldrb	r3, [r3, #0]
 8003a58:	461a      	mov	r2, r3
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	3311      	adds	r3, #17
 8003a5e:	781b      	ldrb	r3, [r3, #0]
 8003a60:	021b      	lsls	r3, r3, #8
 8003a62:	b29b      	uxth	r3, r3
 8003a64:	4413      	add	r3, r2
 8003a66:	b299      	uxth	r1, r3
 8003a68:	7d7b      	ldrb	r3, [r7, #21]
 8003a6a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003a6e:	fb02 f303 	mul.w	r3, r2, r3
 8003a72:	68ba      	ldr	r2, [r7, #8]
 8003a74:	4413      	add	r3, r2
 8003a76:	b20a      	sxth	r2, r1
 8003a78:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
      ic[curr_ic].scell.sc_codes[9] = (data[18] + (data[19] << 8));
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	3312      	adds	r3, #18
 8003a80:	781b      	ldrb	r3, [r3, #0]
 8003a82:	461a      	mov	r2, r3
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	3313      	adds	r3, #19
 8003a88:	781b      	ldrb	r3, [r3, #0]
 8003a8a:	021b      	lsls	r3, r3, #8
 8003a8c:	b29b      	uxth	r3, r3
 8003a8e:	4413      	add	r3, r2
 8003a90:	b299      	uxth	r1, r3
 8003a92:	7d7b      	ldrb	r3, [r7, #21]
 8003a94:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003a98:	fb02 f303 	mul.w	r3, r2, r3
 8003a9c:	68ba      	ldr	r2, [r7, #8]
 8003a9e:	4413      	add	r3, r2
 8003aa0:	b20a      	sxth	r2, r1
 8003aa2:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
      ic[curr_ic].scell.sc_codes[10] = (data[20] + (data[21] << 8));
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	3314      	adds	r3, #20
 8003aaa:	781b      	ldrb	r3, [r3, #0]
 8003aac:	461a      	mov	r2, r3
 8003aae:	693b      	ldr	r3, [r7, #16]
 8003ab0:	3315      	adds	r3, #21
 8003ab2:	781b      	ldrb	r3, [r3, #0]
 8003ab4:	021b      	lsls	r3, r3, #8
 8003ab6:	b29b      	uxth	r3, r3
 8003ab8:	4413      	add	r3, r2
 8003aba:	b299      	uxth	r1, r3
 8003abc:	7d7b      	ldrb	r3, [r7, #21]
 8003abe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003ac2:	fb02 f303 	mul.w	r3, r2, r3
 8003ac6:	68ba      	ldr	r2, [r7, #8]
 8003ac8:	4413      	add	r3, r2
 8003aca:	b20a      	sxth	r2, r1
 8003acc:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
      ic[curr_ic].scell.sc_codes[11] = (data[22] + (data[23] << 8));
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	3316      	adds	r3, #22
 8003ad4:	781b      	ldrb	r3, [r3, #0]
 8003ad6:	461a      	mov	r2, r3
 8003ad8:	693b      	ldr	r3, [r7, #16]
 8003ada:	3317      	adds	r3, #23
 8003adc:	781b      	ldrb	r3, [r3, #0]
 8003ade:	021b      	lsls	r3, r3, #8
 8003ae0:	b29b      	uxth	r3, r3
 8003ae2:	4413      	add	r3, r2
 8003ae4:	b299      	uxth	r1, r3
 8003ae6:	7d7b      	ldrb	r3, [r7, #21]
 8003ae8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003aec:	fb02 f303 	mul.w	r3, r2, r3
 8003af0:	68ba      	ldr	r2, [r7, #8]
 8003af2:	4413      	add	r3, r2
 8003af4:	b20a      	sxth	r2, r1
 8003af6:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
      ic[curr_ic].scell.sc_codes[12] = (data[24] + (data[25] << 8));
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	3318      	adds	r3, #24
 8003afe:	781b      	ldrb	r3, [r3, #0]
 8003b00:	461a      	mov	r2, r3
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	3319      	adds	r3, #25
 8003b06:	781b      	ldrb	r3, [r3, #0]
 8003b08:	021b      	lsls	r3, r3, #8
 8003b0a:	b29b      	uxth	r3, r3
 8003b0c:	4413      	add	r3, r2
 8003b0e:	b299      	uxth	r1, r3
 8003b10:	7d7b      	ldrb	r3, [r7, #21]
 8003b12:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003b16:	fb02 f303 	mul.w	r3, r2, r3
 8003b1a:	68ba      	ldr	r2, [r7, #8]
 8003b1c:	4413      	add	r3, r2
 8003b1e:	b20a      	sxth	r2, r1
 8003b20:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78
      ic[curr_ic].scell.sc_codes[13] = (data[26] + (data[27] << 8));
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	331a      	adds	r3, #26
 8003b28:	781b      	ldrb	r3, [r3, #0]
 8003b2a:	461a      	mov	r2, r3
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	331b      	adds	r3, #27
 8003b30:	781b      	ldrb	r3, [r3, #0]
 8003b32:	021b      	lsls	r3, r3, #8
 8003b34:	b29b      	uxth	r3, r3
 8003b36:	4413      	add	r3, r2
 8003b38:	b299      	uxth	r1, r3
 8003b3a:	7d7b      	ldrb	r3, [r7, #21]
 8003b3c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003b40:	fb02 f303 	mul.w	r3, r2, r3
 8003b44:	68ba      	ldr	r2, [r7, #8]
 8003b46:	4413      	add	r3, r2
 8003b48:	b20a      	sxth	r2, r1
 8003b4a:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a
      ic[curr_ic].scell.sc_codes[14] = (data[28] + (data[29] << 8));
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	331c      	adds	r3, #28
 8003b52:	781b      	ldrb	r3, [r3, #0]
 8003b54:	461a      	mov	r2, r3
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	331d      	adds	r3, #29
 8003b5a:	781b      	ldrb	r3, [r3, #0]
 8003b5c:	021b      	lsls	r3, r3, #8
 8003b5e:	b29b      	uxth	r3, r3
 8003b60:	4413      	add	r3, r2
 8003b62:	b299      	uxth	r1, r3
 8003b64:	7d7b      	ldrb	r3, [r7, #21]
 8003b66:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003b6a:	fb02 f303 	mul.w	r3, r2, r3
 8003b6e:	68ba      	ldr	r2, [r7, #8]
 8003b70:	4413      	add	r3, r2
 8003b72:	b20a      	sxth	r2, r1
 8003b74:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
      ic[curr_ic].scell.sc_codes[15] = (data[30] + (data[31] << 8));
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	331e      	adds	r3, #30
 8003b7c:	781b      	ldrb	r3, [r3, #0]
 8003b7e:	461a      	mov	r2, r3
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	331f      	adds	r3, #31
 8003b84:	781b      	ldrb	r3, [r3, #0]
 8003b86:	021b      	lsls	r3, r3, #8
 8003b88:	b29b      	uxth	r3, r3
 8003b8a:	4413      	add	r3, r2
 8003b8c:	b299      	uxth	r1, r3
 8003b8e:	7d7b      	ldrb	r3, [r7, #21]
 8003b90:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003b94:	fb02 f303 	mul.w	r3, r2, r3
 8003b98:	68ba      	ldr	r2, [r7, #8]
 8003b9a:	4413      	add	r3, r2
 8003b9c:	b20a      	sxth	r2, r1
 8003b9e:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
      break;
 8003ba2:	e000      	b.n	8003ba6 <adBms6830ParseSCell+0x5da>

    default:
      break;
 8003ba4:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8003ba6:	7d7b      	ldrb	r3, [r7, #21]
 8003ba8:	3301      	adds	r3, #1
 8003baa:	757b      	strb	r3, [r7, #21]
 8003bac:	7d7a      	ldrb	r2, [r7, #21]
 8003bae:	7bfb      	ldrb	r3, [r7, #15]
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	f4ff ad31 	bcc.w	8003618 <adBms6830ParseSCell+0x4c>
    }
  }
  free(data);
 8003bb6:	6938      	ldr	r0, [r7, #16]
 8003bb8:	f00c f8ec 	bl	800fd94 <free>
}
 8003bbc:	bf00      	nop
 8003bbe:	3718      	adds	r7, #24
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}

08003bc4 <adBms6830ParseFCell>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseFCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *fcv_data)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b086      	sub	sp, #24
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	60b9      	str	r1, [r7, #8]
 8003bcc:	607b      	str	r3, [r7, #4]
 8003bce:	4603      	mov	r3, r0
 8003bd0:	73fb      	strb	r3, [r7, #15]
 8003bd2:	4613      	mov	r3, r2
 8003bd4:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDFCALL_SIZE;}
 8003bda:	7bbb      	ldrb	r3, [r7, #14]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d102      	bne.n	8003be6 <adBms6830ParseFCell+0x22>
 8003be0:	2322      	movs	r3, #34	@ 0x22
 8003be2:	75fb      	strb	r3, [r7, #23]
 8003be4:	e001      	b.n	8003bea <adBms6830ParseFCell+0x26>
  else {data_size = RX_DATA;}
 8003be6:	2308      	movs	r3, #8
 8003be8:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 8003bea:	7dfb      	ldrb	r3, [r7, #23]
 8003bec:	2101      	movs	r1, #1
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f00c f89a 	bl	800fd28 <calloc>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d105      	bne.n	8003c0a <adBms6830ParseFCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse fcell memory \n");
    #else
    printf(" Failed to allocate parse fcell memory \n");
 8003bfe:	4894      	ldr	r0, [pc, #592]	@ (8003e50 <adBms6830ParseFCell+0x28c>)
 8003c00:	f00d f914 	bl	8010e2c <puts>
    #endif
    exit(0);
 8003c04:	2000      	movs	r0, #0
 8003c06:	f00c f8ab 	bl	800fd60 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	757b      	strb	r3, [r7, #21]
 8003c0e:	e2c9      	b.n	80041a4 <adBms6830ParseFCell+0x5e0>
  {
    memcpy(&data[0], &fcv_data[address], data_size); /* dst , src , size */
 8003c10:	7dbb      	ldrb	r3, [r7, #22]
 8003c12:	687a      	ldr	r2, [r7, #4]
 8003c14:	4413      	add	r3, r2
 8003c16:	7dfa      	ldrb	r2, [r7, #23]
 8003c18:	4619      	mov	r1, r3
 8003c1a:	6938      	ldr	r0, [r7, #16]
 8003c1c:	f00d fa97 	bl	801114e <memcpy>
    address = ((curr_ic+1) * (data_size));
 8003c20:	7d7b      	ldrb	r3, [r7, #21]
 8003c22:	3301      	adds	r3, #1
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	7dfa      	ldrb	r2, [r7, #23]
 8003c28:	fb12 f303 	smulbb	r3, r2, r3
 8003c2c:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 8003c2e:	7bbb      	ldrb	r3, [r7, #14]
 8003c30:	2b06      	cmp	r3, #6
 8003c32:	f200 82b3 	bhi.w	800419c <adBms6830ParseFCell+0x5d8>
 8003c36:	a201      	add	r2, pc, #4	@ (adr r2, 8003c3c <adBms6830ParseFCell+0x78>)
 8003c38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c3c:	08003efd 	.word	0x08003efd
 8003c40:	08003c59 	.word	0x08003c59
 8003c44:	08003cd7 	.word	0x08003cd7
 8003c48:	08003d55 	.word	0x08003d55
 8003c4c:	08003dd3 	.word	0x08003dd3
 8003c50:	08003e55 	.word	0x08003e55
 8003c54:	08003ed3 	.word	0x08003ed3
    {
    case A: /* Cell Register group A */
      ic[curr_ic].fcell.fc_codes[0] = (data[0] + (data[1] << 8));
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	781b      	ldrb	r3, [r3, #0]
 8003c5c:	461a      	mov	r2, r3
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	3301      	adds	r3, #1
 8003c62:	781b      	ldrb	r3, [r3, #0]
 8003c64:	021b      	lsls	r3, r3, #8
 8003c66:	b29b      	uxth	r3, r3
 8003c68:	4413      	add	r3, r2
 8003c6a:	b299      	uxth	r1, r3
 8003c6c:	7d7b      	ldrb	r3, [r7, #21]
 8003c6e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003c72:	fb02 f303 	mul.w	r3, r2, r3
 8003c76:	68ba      	ldr	r2, [r7, #8]
 8003c78:	4413      	add	r3, r2
 8003c7a:	b20a      	sxth	r2, r1
 8003c7c:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
      ic[curr_ic].fcell.fc_codes[1] = (data[2] + (data[3] << 8));
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	3302      	adds	r3, #2
 8003c84:	781b      	ldrb	r3, [r3, #0]
 8003c86:	461a      	mov	r2, r3
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	3303      	adds	r3, #3
 8003c8c:	781b      	ldrb	r3, [r3, #0]
 8003c8e:	021b      	lsls	r3, r3, #8
 8003c90:	b29b      	uxth	r3, r3
 8003c92:	4413      	add	r3, r2
 8003c94:	b299      	uxth	r1, r3
 8003c96:	7d7b      	ldrb	r3, [r7, #21]
 8003c98:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003c9c:	fb02 f303 	mul.w	r3, r2, r3
 8003ca0:	68ba      	ldr	r2, [r7, #8]
 8003ca2:	4413      	add	r3, r2
 8003ca4:	b20a      	sxth	r2, r1
 8003ca6:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
      ic[curr_ic].fcell.fc_codes[2] = (data[4] + (data[5] << 8));
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	3304      	adds	r3, #4
 8003cae:	781b      	ldrb	r3, [r3, #0]
 8003cb0:	461a      	mov	r2, r3
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	3305      	adds	r3, #5
 8003cb6:	781b      	ldrb	r3, [r3, #0]
 8003cb8:	021b      	lsls	r3, r3, #8
 8003cba:	b29b      	uxth	r3, r3
 8003cbc:	4413      	add	r3, r2
 8003cbe:	b299      	uxth	r1, r3
 8003cc0:	7d7b      	ldrb	r3, [r7, #21]
 8003cc2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003cc6:	fb02 f303 	mul.w	r3, r2, r3
 8003cca:	68ba      	ldr	r2, [r7, #8]
 8003ccc:	4413      	add	r3, r2
 8003cce:	b20a      	sxth	r2, r1
 8003cd0:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
      break;
 8003cd4:	e263      	b.n	800419e <adBms6830ParseFCell+0x5da>

    case B: /* Cell Register group B */
      ic[curr_ic].fcell.fc_codes[3] = (data[0] + (data[1] << 8));
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	781b      	ldrb	r3, [r3, #0]
 8003cda:	461a      	mov	r2, r3
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	3301      	adds	r3, #1
 8003ce0:	781b      	ldrb	r3, [r3, #0]
 8003ce2:	021b      	lsls	r3, r3, #8
 8003ce4:	b29b      	uxth	r3, r3
 8003ce6:	4413      	add	r3, r2
 8003ce8:	b299      	uxth	r1, r3
 8003cea:	7d7b      	ldrb	r3, [r7, #21]
 8003cec:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003cf0:	fb02 f303 	mul.w	r3, r2, r3
 8003cf4:	68ba      	ldr	r2, [r7, #8]
 8003cf6:	4413      	add	r3, r2
 8003cf8:	b20a      	sxth	r2, r1
 8003cfa:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
      ic[curr_ic].fcell.fc_codes[4] = (data[2] + (data[3] << 8));
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	3302      	adds	r3, #2
 8003d02:	781b      	ldrb	r3, [r3, #0]
 8003d04:	461a      	mov	r2, r3
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	3303      	adds	r3, #3
 8003d0a:	781b      	ldrb	r3, [r3, #0]
 8003d0c:	021b      	lsls	r3, r3, #8
 8003d0e:	b29b      	uxth	r3, r3
 8003d10:	4413      	add	r3, r2
 8003d12:	b299      	uxth	r1, r3
 8003d14:	7d7b      	ldrb	r3, [r7, #21]
 8003d16:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003d1a:	fb02 f303 	mul.w	r3, r2, r3
 8003d1e:	68ba      	ldr	r2, [r7, #8]
 8003d20:	4413      	add	r3, r2
 8003d22:	b20a      	sxth	r2, r1
 8003d24:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
      ic[curr_ic].fcell.fc_codes[5] = (data[4] + (data[5] << 8));
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	3304      	adds	r3, #4
 8003d2c:	781b      	ldrb	r3, [r3, #0]
 8003d2e:	461a      	mov	r2, r3
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	3305      	adds	r3, #5
 8003d34:	781b      	ldrb	r3, [r3, #0]
 8003d36:	021b      	lsls	r3, r3, #8
 8003d38:	b29b      	uxth	r3, r3
 8003d3a:	4413      	add	r3, r2
 8003d3c:	b299      	uxth	r1, r3
 8003d3e:	7d7b      	ldrb	r3, [r7, #21]
 8003d40:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003d44:	fb02 f303 	mul.w	r3, r2, r3
 8003d48:	68ba      	ldr	r2, [r7, #8]
 8003d4a:	4413      	add	r3, r2
 8003d4c:	b20a      	sxth	r2, r1
 8003d4e:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
      break;
 8003d52:	e224      	b.n	800419e <adBms6830ParseFCell+0x5da>

    case C: /* Cell Register group C */
      ic[curr_ic].fcell.fc_codes[6] = (data[0] + (data[1] << 8));
 8003d54:	693b      	ldr	r3, [r7, #16]
 8003d56:	781b      	ldrb	r3, [r3, #0]
 8003d58:	461a      	mov	r2, r3
 8003d5a:	693b      	ldr	r3, [r7, #16]
 8003d5c:	3301      	adds	r3, #1
 8003d5e:	781b      	ldrb	r3, [r3, #0]
 8003d60:	021b      	lsls	r3, r3, #8
 8003d62:	b29b      	uxth	r3, r3
 8003d64:	4413      	add	r3, r2
 8003d66:	b299      	uxth	r1, r3
 8003d68:	7d7b      	ldrb	r3, [r7, #21]
 8003d6a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003d6e:	fb02 f303 	mul.w	r3, r2, r3
 8003d72:	68ba      	ldr	r2, [r7, #8]
 8003d74:	4413      	add	r3, r2
 8003d76:	b20a      	sxth	r2, r1
 8003d78:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
      ic[curr_ic].fcell.fc_codes[7] = (data[2] + (data[3] << 8));
 8003d7c:	693b      	ldr	r3, [r7, #16]
 8003d7e:	3302      	adds	r3, #2
 8003d80:	781b      	ldrb	r3, [r3, #0]
 8003d82:	461a      	mov	r2, r3
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	3303      	adds	r3, #3
 8003d88:	781b      	ldrb	r3, [r3, #0]
 8003d8a:	021b      	lsls	r3, r3, #8
 8003d8c:	b29b      	uxth	r3, r3
 8003d8e:	4413      	add	r3, r2
 8003d90:	b299      	uxth	r1, r3
 8003d92:	7d7b      	ldrb	r3, [r7, #21]
 8003d94:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003d98:	fb02 f303 	mul.w	r3, r2, r3
 8003d9c:	68ba      	ldr	r2, [r7, #8]
 8003d9e:	4413      	add	r3, r2
 8003da0:	b20a      	sxth	r2, r1
 8003da2:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e
      ic[curr_ic].fcell.fc_codes[8] = (data[4] + (data[5] << 8));
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	3304      	adds	r3, #4
 8003daa:	781b      	ldrb	r3, [r3, #0]
 8003dac:	461a      	mov	r2, r3
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	3305      	adds	r3, #5
 8003db2:	781b      	ldrb	r3, [r3, #0]
 8003db4:	021b      	lsls	r3, r3, #8
 8003db6:	b29b      	uxth	r3, r3
 8003db8:	4413      	add	r3, r2
 8003dba:	b299      	uxth	r1, r3
 8003dbc:	7d7b      	ldrb	r3, [r7, #21]
 8003dbe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003dc2:	fb02 f303 	mul.w	r3, r2, r3
 8003dc6:	68ba      	ldr	r2, [r7, #8]
 8003dc8:	4413      	add	r3, r2
 8003dca:	b20a      	sxth	r2, r1
 8003dcc:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
      break;
 8003dd0:	e1e5      	b.n	800419e <adBms6830ParseFCell+0x5da>

    case D: /* Cell Register group D */
      ic[curr_ic].fcell.fc_codes[9] =  (data[0] + (data[1] << 8));
 8003dd2:	693b      	ldr	r3, [r7, #16]
 8003dd4:	781b      	ldrb	r3, [r3, #0]
 8003dd6:	461a      	mov	r2, r3
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	3301      	adds	r3, #1
 8003ddc:	781b      	ldrb	r3, [r3, #0]
 8003dde:	021b      	lsls	r3, r3, #8
 8003de0:	b29b      	uxth	r3, r3
 8003de2:	4413      	add	r3, r2
 8003de4:	b299      	uxth	r1, r3
 8003de6:	7d7b      	ldrb	r3, [r7, #21]
 8003de8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003dec:	fb02 f303 	mul.w	r3, r2, r3
 8003df0:	68ba      	ldr	r2, [r7, #8]
 8003df2:	4413      	add	r3, r2
 8003df4:	b20a      	sxth	r2, r1
 8003df6:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
      ic[curr_ic].fcell.fc_codes[10] = (data[2] + (data[3] << 8));
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	3302      	adds	r3, #2
 8003dfe:	781b      	ldrb	r3, [r3, #0]
 8003e00:	461a      	mov	r2, r3
 8003e02:	693b      	ldr	r3, [r7, #16]
 8003e04:	3303      	adds	r3, #3
 8003e06:	781b      	ldrb	r3, [r3, #0]
 8003e08:	021b      	lsls	r3, r3, #8
 8003e0a:	b29b      	uxth	r3, r3
 8003e0c:	4413      	add	r3, r2
 8003e0e:	b299      	uxth	r1, r3
 8003e10:	7d7b      	ldrb	r3, [r7, #21]
 8003e12:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003e16:	fb02 f303 	mul.w	r3, r2, r3
 8003e1a:	68ba      	ldr	r2, [r7, #8]
 8003e1c:	4413      	add	r3, r2
 8003e1e:	b20a      	sxth	r2, r1
 8003e20:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
      ic[curr_ic].fcell.fc_codes[11] = (data[4] + (data[5] << 8));
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	3304      	adds	r3, #4
 8003e28:	781b      	ldrb	r3, [r3, #0]
 8003e2a:	461a      	mov	r2, r3
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	3305      	adds	r3, #5
 8003e30:	781b      	ldrb	r3, [r3, #0]
 8003e32:	021b      	lsls	r3, r3, #8
 8003e34:	b29b      	uxth	r3, r3
 8003e36:	4413      	add	r3, r2
 8003e38:	b299      	uxth	r1, r3
 8003e3a:	7d7b      	ldrb	r3, [r7, #21]
 8003e3c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003e40:	fb02 f303 	mul.w	r3, r2, r3
 8003e44:	68ba      	ldr	r2, [r7, #8]
 8003e46:	4413      	add	r3, r2
 8003e48:	b20a      	sxth	r2, r1
 8003e4a:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
      break;
 8003e4e:	e1a6      	b.n	800419e <adBms6830ParseFCell+0x5da>
 8003e50:	080146ec 	.word	0x080146ec

    case E: /* Cell Register group E */
      ic[curr_ic].fcell.fc_codes[12] = (data[0] + (data[1] << 8));
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	781b      	ldrb	r3, [r3, #0]
 8003e58:	461a      	mov	r2, r3
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	3301      	adds	r3, #1
 8003e5e:	781b      	ldrb	r3, [r3, #0]
 8003e60:	021b      	lsls	r3, r3, #8
 8003e62:	b29b      	uxth	r3, r3
 8003e64:	4413      	add	r3, r2
 8003e66:	b299      	uxth	r1, r3
 8003e68:	7d7b      	ldrb	r3, [r7, #21]
 8003e6a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003e6e:	fb02 f303 	mul.w	r3, r2, r3
 8003e72:	68ba      	ldr	r2, [r7, #8]
 8003e74:	4413      	add	r3, r2
 8003e76:	b20a      	sxth	r2, r1
 8003e78:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
      ic[curr_ic].fcell.fc_codes[13] = (data[2] + (data[3] << 8));
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	3302      	adds	r3, #2
 8003e80:	781b      	ldrb	r3, [r3, #0]
 8003e82:	461a      	mov	r2, r3
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	3303      	adds	r3, #3
 8003e88:	781b      	ldrb	r3, [r3, #0]
 8003e8a:	021b      	lsls	r3, r3, #8
 8003e8c:	b29b      	uxth	r3, r3
 8003e8e:	4413      	add	r3, r2
 8003e90:	b299      	uxth	r1, r3
 8003e92:	7d7b      	ldrb	r3, [r7, #21]
 8003e94:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003e98:	fb02 f303 	mul.w	r3, r2, r3
 8003e9c:	68ba      	ldr	r2, [r7, #8]
 8003e9e:	4413      	add	r3, r2
 8003ea0:	b20a      	sxth	r2, r1
 8003ea2:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
      ic[curr_ic].fcell.fc_codes[14] = (data[4] + (data[5] << 8));
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	3304      	adds	r3, #4
 8003eaa:	781b      	ldrb	r3, [r3, #0]
 8003eac:	461a      	mov	r2, r3
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	3305      	adds	r3, #5
 8003eb2:	781b      	ldrb	r3, [r3, #0]
 8003eb4:	021b      	lsls	r3, r3, #8
 8003eb6:	b29b      	uxth	r3, r3
 8003eb8:	4413      	add	r3, r2
 8003eba:	b299      	uxth	r1, r3
 8003ebc:	7d7b      	ldrb	r3, [r7, #21]
 8003ebe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003ec2:	fb02 f303 	mul.w	r3, r2, r3
 8003ec6:	68ba      	ldr	r2, [r7, #8]
 8003ec8:	4413      	add	r3, r2
 8003eca:	b20a      	sxth	r2, r1
 8003ecc:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
      break;
 8003ed0:	e165      	b.n	800419e <adBms6830ParseFCell+0x5da>

    case F: /* Cell Register group F */
      ic[curr_ic].fcell.fc_codes[15] = (data[0] + (data[1] << 8));
 8003ed2:	693b      	ldr	r3, [r7, #16]
 8003ed4:	781b      	ldrb	r3, [r3, #0]
 8003ed6:	461a      	mov	r2, r3
 8003ed8:	693b      	ldr	r3, [r7, #16]
 8003eda:	3301      	adds	r3, #1
 8003edc:	781b      	ldrb	r3, [r3, #0]
 8003ede:	021b      	lsls	r3, r3, #8
 8003ee0:	b29b      	uxth	r3, r3
 8003ee2:	4413      	add	r3, r2
 8003ee4:	b299      	uxth	r1, r3
 8003ee6:	7d7b      	ldrb	r3, [r7, #21]
 8003ee8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003eec:	fb02 f303 	mul.w	r3, r2, r3
 8003ef0:	68ba      	ldr	r2, [r7, #8]
 8003ef2:	4413      	add	r3, r2
 8003ef4:	b20a      	sxth	r2, r1
 8003ef6:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
      break;
 8003efa:	e150      	b.n	800419e <adBms6830ParseFCell+0x5da>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].fcell.fc_codes[0] = (data[0] + (data[1] << 8));
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	781b      	ldrb	r3, [r3, #0]
 8003f00:	461a      	mov	r2, r3
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	3301      	adds	r3, #1
 8003f06:	781b      	ldrb	r3, [r3, #0]
 8003f08:	021b      	lsls	r3, r3, #8
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	4413      	add	r3, r2
 8003f0e:	b299      	uxth	r1, r3
 8003f10:	7d7b      	ldrb	r3, [r7, #21]
 8003f12:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003f16:	fb02 f303 	mul.w	r3, r2, r3
 8003f1a:	68ba      	ldr	r2, [r7, #8]
 8003f1c:	4413      	add	r3, r2
 8003f1e:	b20a      	sxth	r2, r1
 8003f20:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
      ic[curr_ic].fcell.fc_codes[1] = (data[2] + (data[3] << 8));
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	3302      	adds	r3, #2
 8003f28:	781b      	ldrb	r3, [r3, #0]
 8003f2a:	461a      	mov	r2, r3
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	3303      	adds	r3, #3
 8003f30:	781b      	ldrb	r3, [r3, #0]
 8003f32:	021b      	lsls	r3, r3, #8
 8003f34:	b29b      	uxth	r3, r3
 8003f36:	4413      	add	r3, r2
 8003f38:	b299      	uxth	r1, r3
 8003f3a:	7d7b      	ldrb	r3, [r7, #21]
 8003f3c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003f40:	fb02 f303 	mul.w	r3, r2, r3
 8003f44:	68ba      	ldr	r2, [r7, #8]
 8003f46:	4413      	add	r3, r2
 8003f48:	b20a      	sxth	r2, r1
 8003f4a:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
      ic[curr_ic].fcell.fc_codes[2] = (data[4] + (data[5] << 8));
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	3304      	adds	r3, #4
 8003f52:	781b      	ldrb	r3, [r3, #0]
 8003f54:	461a      	mov	r2, r3
 8003f56:	693b      	ldr	r3, [r7, #16]
 8003f58:	3305      	adds	r3, #5
 8003f5a:	781b      	ldrb	r3, [r3, #0]
 8003f5c:	021b      	lsls	r3, r3, #8
 8003f5e:	b29b      	uxth	r3, r3
 8003f60:	4413      	add	r3, r2
 8003f62:	b299      	uxth	r1, r3
 8003f64:	7d7b      	ldrb	r3, [r7, #21]
 8003f66:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003f6a:	fb02 f303 	mul.w	r3, r2, r3
 8003f6e:	68ba      	ldr	r2, [r7, #8]
 8003f70:	4413      	add	r3, r2
 8003f72:	b20a      	sxth	r2, r1
 8003f74:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
      ic[curr_ic].fcell.fc_codes[3] = (data[6] + (data[7] << 8));
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	3306      	adds	r3, #6
 8003f7c:	781b      	ldrb	r3, [r3, #0]
 8003f7e:	461a      	mov	r2, r3
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	3307      	adds	r3, #7
 8003f84:	781b      	ldrb	r3, [r3, #0]
 8003f86:	021b      	lsls	r3, r3, #8
 8003f88:	b29b      	uxth	r3, r3
 8003f8a:	4413      	add	r3, r2
 8003f8c:	b299      	uxth	r1, r3
 8003f8e:	7d7b      	ldrb	r3, [r7, #21]
 8003f90:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003f94:	fb02 f303 	mul.w	r3, r2, r3
 8003f98:	68ba      	ldr	r2, [r7, #8]
 8003f9a:	4413      	add	r3, r2
 8003f9c:	b20a      	sxth	r2, r1
 8003f9e:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
      ic[curr_ic].fcell.fc_codes[4] = (data[8] + (data[9] << 8));
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	3308      	adds	r3, #8
 8003fa6:	781b      	ldrb	r3, [r3, #0]
 8003fa8:	461a      	mov	r2, r3
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	3309      	adds	r3, #9
 8003fae:	781b      	ldrb	r3, [r3, #0]
 8003fb0:	021b      	lsls	r3, r3, #8
 8003fb2:	b29b      	uxth	r3, r3
 8003fb4:	4413      	add	r3, r2
 8003fb6:	b299      	uxth	r1, r3
 8003fb8:	7d7b      	ldrb	r3, [r7, #21]
 8003fba:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003fbe:	fb02 f303 	mul.w	r3, r2, r3
 8003fc2:	68ba      	ldr	r2, [r7, #8]
 8003fc4:	4413      	add	r3, r2
 8003fc6:	b20a      	sxth	r2, r1
 8003fc8:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
      ic[curr_ic].fcell.fc_codes[5] = (data[10] + (data[11] << 8));
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	330a      	adds	r3, #10
 8003fd0:	781b      	ldrb	r3, [r3, #0]
 8003fd2:	461a      	mov	r2, r3
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	330b      	adds	r3, #11
 8003fd8:	781b      	ldrb	r3, [r3, #0]
 8003fda:	021b      	lsls	r3, r3, #8
 8003fdc:	b29b      	uxth	r3, r3
 8003fde:	4413      	add	r3, r2
 8003fe0:	b299      	uxth	r1, r3
 8003fe2:	7d7b      	ldrb	r3, [r7, #21]
 8003fe4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003fe8:	fb02 f303 	mul.w	r3, r2, r3
 8003fec:	68ba      	ldr	r2, [r7, #8]
 8003fee:	4413      	add	r3, r2
 8003ff0:	b20a      	sxth	r2, r1
 8003ff2:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
      ic[curr_ic].fcell.fc_codes[6] = (data[12] + (data[13] << 8));
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	330c      	adds	r3, #12
 8003ffa:	781b      	ldrb	r3, [r3, #0]
 8003ffc:	461a      	mov	r2, r3
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	330d      	adds	r3, #13
 8004002:	781b      	ldrb	r3, [r3, #0]
 8004004:	021b      	lsls	r3, r3, #8
 8004006:	b29b      	uxth	r3, r3
 8004008:	4413      	add	r3, r2
 800400a:	b299      	uxth	r1, r3
 800400c:	7d7b      	ldrb	r3, [r7, #21]
 800400e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004012:	fb02 f303 	mul.w	r3, r2, r3
 8004016:	68ba      	ldr	r2, [r7, #8]
 8004018:	4413      	add	r3, r2
 800401a:	b20a      	sxth	r2, r1
 800401c:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
      ic[curr_ic].fcell.fc_codes[7] = (data[14] + (data[15] << 8));
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	330e      	adds	r3, #14
 8004024:	781b      	ldrb	r3, [r3, #0]
 8004026:	461a      	mov	r2, r3
 8004028:	693b      	ldr	r3, [r7, #16]
 800402a:	330f      	adds	r3, #15
 800402c:	781b      	ldrb	r3, [r3, #0]
 800402e:	021b      	lsls	r3, r3, #8
 8004030:	b29b      	uxth	r3, r3
 8004032:	4413      	add	r3, r2
 8004034:	b299      	uxth	r1, r3
 8004036:	7d7b      	ldrb	r3, [r7, #21]
 8004038:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800403c:	fb02 f303 	mul.w	r3, r2, r3
 8004040:	68ba      	ldr	r2, [r7, #8]
 8004042:	4413      	add	r3, r2
 8004044:	b20a      	sxth	r2, r1
 8004046:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e
      ic[curr_ic].fcell.fc_codes[8] = (data[16] + (data[17] << 8));
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	3310      	adds	r3, #16
 800404e:	781b      	ldrb	r3, [r3, #0]
 8004050:	461a      	mov	r2, r3
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	3311      	adds	r3, #17
 8004056:	781b      	ldrb	r3, [r3, #0]
 8004058:	021b      	lsls	r3, r3, #8
 800405a:	b29b      	uxth	r3, r3
 800405c:	4413      	add	r3, r2
 800405e:	b299      	uxth	r1, r3
 8004060:	7d7b      	ldrb	r3, [r7, #21]
 8004062:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004066:	fb02 f303 	mul.w	r3, r2, r3
 800406a:	68ba      	ldr	r2, [r7, #8]
 800406c:	4413      	add	r3, r2
 800406e:	b20a      	sxth	r2, r1
 8004070:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
      ic[curr_ic].fcell.fc_codes[9] =  (data[18] + (data[19] << 8));
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	3312      	adds	r3, #18
 8004078:	781b      	ldrb	r3, [r3, #0]
 800407a:	461a      	mov	r2, r3
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	3313      	adds	r3, #19
 8004080:	781b      	ldrb	r3, [r3, #0]
 8004082:	021b      	lsls	r3, r3, #8
 8004084:	b29b      	uxth	r3, r3
 8004086:	4413      	add	r3, r2
 8004088:	b299      	uxth	r1, r3
 800408a:	7d7b      	ldrb	r3, [r7, #21]
 800408c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004090:	fb02 f303 	mul.w	r3, r2, r3
 8004094:	68ba      	ldr	r2, [r7, #8]
 8004096:	4413      	add	r3, r2
 8004098:	b20a      	sxth	r2, r1
 800409a:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
      ic[curr_ic].fcell.fc_codes[10] = (data[20] + (data[21] << 8));
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	3314      	adds	r3, #20
 80040a2:	781b      	ldrb	r3, [r3, #0]
 80040a4:	461a      	mov	r2, r3
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	3315      	adds	r3, #21
 80040aa:	781b      	ldrb	r3, [r3, #0]
 80040ac:	021b      	lsls	r3, r3, #8
 80040ae:	b29b      	uxth	r3, r3
 80040b0:	4413      	add	r3, r2
 80040b2:	b299      	uxth	r1, r3
 80040b4:	7d7b      	ldrb	r3, [r7, #21]
 80040b6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80040ba:	fb02 f303 	mul.w	r3, r2, r3
 80040be:	68ba      	ldr	r2, [r7, #8]
 80040c0:	4413      	add	r3, r2
 80040c2:	b20a      	sxth	r2, r1
 80040c4:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
      ic[curr_ic].fcell.fc_codes[11] = (data[22] + (data[23] << 8));
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	3316      	adds	r3, #22
 80040cc:	781b      	ldrb	r3, [r3, #0]
 80040ce:	461a      	mov	r2, r3
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	3317      	adds	r3, #23
 80040d4:	781b      	ldrb	r3, [r3, #0]
 80040d6:	021b      	lsls	r3, r3, #8
 80040d8:	b29b      	uxth	r3, r3
 80040da:	4413      	add	r3, r2
 80040dc:	b299      	uxth	r1, r3
 80040de:	7d7b      	ldrb	r3, [r7, #21]
 80040e0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80040e4:	fb02 f303 	mul.w	r3, r2, r3
 80040e8:	68ba      	ldr	r2, [r7, #8]
 80040ea:	4413      	add	r3, r2
 80040ec:	b20a      	sxth	r2, r1
 80040ee:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
      ic[curr_ic].fcell.fc_codes[12] = (data[24] + (data[25] << 8));
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	3318      	adds	r3, #24
 80040f6:	781b      	ldrb	r3, [r3, #0]
 80040f8:	461a      	mov	r2, r3
 80040fa:	693b      	ldr	r3, [r7, #16]
 80040fc:	3319      	adds	r3, #25
 80040fe:	781b      	ldrb	r3, [r3, #0]
 8004100:	021b      	lsls	r3, r3, #8
 8004102:	b29b      	uxth	r3, r3
 8004104:	4413      	add	r3, r2
 8004106:	b299      	uxth	r1, r3
 8004108:	7d7b      	ldrb	r3, [r7, #21]
 800410a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800410e:	fb02 f303 	mul.w	r3, r2, r3
 8004112:	68ba      	ldr	r2, [r7, #8]
 8004114:	4413      	add	r3, r2
 8004116:	b20a      	sxth	r2, r1
 8004118:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
      ic[curr_ic].fcell.fc_codes[13] = (data[26] + (data[27] << 8));
 800411c:	693b      	ldr	r3, [r7, #16]
 800411e:	331a      	adds	r3, #26
 8004120:	781b      	ldrb	r3, [r3, #0]
 8004122:	461a      	mov	r2, r3
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	331b      	adds	r3, #27
 8004128:	781b      	ldrb	r3, [r3, #0]
 800412a:	021b      	lsls	r3, r3, #8
 800412c:	b29b      	uxth	r3, r3
 800412e:	4413      	add	r3, r2
 8004130:	b299      	uxth	r1, r3
 8004132:	7d7b      	ldrb	r3, [r7, #21]
 8004134:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004138:	fb02 f303 	mul.w	r3, r2, r3
 800413c:	68ba      	ldr	r2, [r7, #8]
 800413e:	4413      	add	r3, r2
 8004140:	b20a      	sxth	r2, r1
 8004142:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
      ic[curr_ic].fcell.fc_codes[14] = (data[28] + (data[29] << 8));
 8004146:	693b      	ldr	r3, [r7, #16]
 8004148:	331c      	adds	r3, #28
 800414a:	781b      	ldrb	r3, [r3, #0]
 800414c:	461a      	mov	r2, r3
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	331d      	adds	r3, #29
 8004152:	781b      	ldrb	r3, [r3, #0]
 8004154:	021b      	lsls	r3, r3, #8
 8004156:	b29b      	uxth	r3, r3
 8004158:	4413      	add	r3, r2
 800415a:	b299      	uxth	r1, r3
 800415c:	7d7b      	ldrb	r3, [r7, #21]
 800415e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004162:	fb02 f303 	mul.w	r3, r2, r3
 8004166:	68ba      	ldr	r2, [r7, #8]
 8004168:	4413      	add	r3, r2
 800416a:	b20a      	sxth	r2, r1
 800416c:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
      ic[curr_ic].fcell.fc_codes[15] = (data[30] + (data[31] << 8));
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	331e      	adds	r3, #30
 8004174:	781b      	ldrb	r3, [r3, #0]
 8004176:	461a      	mov	r2, r3
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	331f      	adds	r3, #31
 800417c:	781b      	ldrb	r3, [r3, #0]
 800417e:	021b      	lsls	r3, r3, #8
 8004180:	b29b      	uxth	r3, r3
 8004182:	4413      	add	r3, r2
 8004184:	b299      	uxth	r1, r3
 8004186:	7d7b      	ldrb	r3, [r7, #21]
 8004188:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800418c:	fb02 f303 	mul.w	r3, r2, r3
 8004190:	68ba      	ldr	r2, [r7, #8]
 8004192:	4413      	add	r3, r2
 8004194:	b20a      	sxth	r2, r1
 8004196:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
      break;
 800419a:	e000      	b.n	800419e <adBms6830ParseFCell+0x5da>

    default:
      break;
 800419c:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800419e:	7d7b      	ldrb	r3, [r7, #21]
 80041a0:	3301      	adds	r3, #1
 80041a2:	757b      	strb	r3, [r7, #21]
 80041a4:	7d7a      	ldrb	r2, [r7, #21]
 80041a6:	7bfb      	ldrb	r3, [r7, #15]
 80041a8:	429a      	cmp	r2, r3
 80041aa:	f4ff ad31 	bcc.w	8003c10 <adBms6830ParseFCell+0x4c>
    }
  }
  free(data);
 80041ae:	6938      	ldr	r0, [r7, #16]
 80041b0:	f00b fdf0 	bl	800fd94 <free>
}
 80041b4:	bf00      	nop
 80041b6:	3718      	adds	r7, #24
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bd80      	pop	{r7, pc}

080041bc <adBms6830ParseAux>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseAux(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *aux_data)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b086      	sub	sp, #24
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	60b9      	str	r1, [r7, #8]
 80041c4:	607b      	str	r3, [r7, #4]
 80041c6:	4603      	mov	r3, r0
 80041c8:	73fb      	strb	r3, [r7, #15]
 80041ca:	4613      	mov	r3, r2
 80041cc:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 80041ce:	2300      	movs	r3, #0
 80041d0:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = (RDASALL_SIZE-44);}  /* RDASALL_SIZE 68 byte - (RAUX 20 byte + STATUS 24 byte) */
 80041d2:	7bbb      	ldrb	r3, [r7, #14]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d102      	bne.n	80041de <adBms6830ParseAux+0x22>
 80041d8:	231a      	movs	r3, #26
 80041da:	75fb      	strb	r3, [r7, #23]
 80041dc:	e001      	b.n	80041e2 <adBms6830ParseAux+0x26>
  else {data_size = RX_DATA;}
 80041de:	2308      	movs	r3, #8
 80041e0:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 80041e2:	7dfb      	ldrb	r3, [r7, #23]
 80041e4:	2101      	movs	r1, #1
 80041e6:	4618      	mov	r0, r3
 80041e8:	f00b fd9e 	bl	800fd28 <calloc>
 80041ec:	4603      	mov	r3, r0
 80041ee:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d105      	bne.n	8004202 <adBms6830ParseAux+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse aux memory \n");
    #else
    printf(" Failed to allocate parse aux memory \n");
 80041f6:	4892      	ldr	r0, [pc, #584]	@ (8004440 <adBms6830ParseAux+0x284>)
 80041f8:	f00c fe18 	bl	8010e2c <puts>
    #endif
    exit(0);
 80041fc:	2000      	movs	r0, #0
 80041fe:	f00b fdaf 	bl	800fd60 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004202:	2300      	movs	r3, #0
 8004204:	757b      	strb	r3, [r7, #21]
 8004206:	e21d      	b.n	8004644 <adBms6830ParseAux+0x488>
  {
    memcpy(&data[0], &aux_data[address], data_size); /* dst , src , size */
 8004208:	7dbb      	ldrb	r3, [r7, #22]
 800420a:	687a      	ldr	r2, [r7, #4]
 800420c:	4413      	add	r3, r2
 800420e:	7dfa      	ldrb	r2, [r7, #23]
 8004210:	4619      	mov	r1, r3
 8004212:	6938      	ldr	r0, [r7, #16]
 8004214:	f00c ff9b 	bl	801114e <memcpy>
    address = ((curr_ic+1) * (data_size));
 8004218:	7d7b      	ldrb	r3, [r7, #21]
 800421a:	3301      	adds	r3, #1
 800421c:	b2db      	uxtb	r3, r3
 800421e:	7dfa      	ldrb	r2, [r7, #23]
 8004220:	fb12 f303 	smulbb	r3, r2, r3
 8004224:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 8004226:	7bbb      	ldrb	r3, [r7, #14]
 8004228:	2b04      	cmp	r3, #4
 800422a:	f200 8207 	bhi.w	800463c <adBms6830ParseAux+0x480>
 800422e:	a201      	add	r2, pc, #4	@ (adr r2, 8004234 <adBms6830ParseAux+0x78>)
 8004230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004234:	08004445 	.word	0x08004445
 8004238:	08004249 	.word	0x08004249
 800423c:	080042c7 	.word	0x080042c7
 8004240:	08004345 	.word	0x08004345
 8004244:	080043c3 	.word	0x080043c3
    {
    case A: /* Aux Register group A */
      ic[curr_ic].aux.a_codes[0] = (data[0] + (data[1] << 8));
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	781b      	ldrb	r3, [r3, #0]
 800424c:	461a      	mov	r2, r3
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	3301      	adds	r3, #1
 8004252:	781b      	ldrb	r3, [r3, #0]
 8004254:	021b      	lsls	r3, r3, #8
 8004256:	b29b      	uxth	r3, r3
 8004258:	4413      	add	r3, r2
 800425a:	b299      	uxth	r1, r3
 800425c:	7d7b      	ldrb	r3, [r7, #21]
 800425e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004262:	fb02 f303 	mul.w	r3, r2, r3
 8004266:	68ba      	ldr	r2, [r7, #8]
 8004268:	4413      	add	r3, r2
 800426a:	b20a      	sxth	r2, r1
 800426c:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
      ic[curr_ic].aux.a_codes[1] = (data[2] + (data[3] << 8));
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	3302      	adds	r3, #2
 8004274:	781b      	ldrb	r3, [r3, #0]
 8004276:	461a      	mov	r2, r3
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	3303      	adds	r3, #3
 800427c:	781b      	ldrb	r3, [r3, #0]
 800427e:	021b      	lsls	r3, r3, #8
 8004280:	b29b      	uxth	r3, r3
 8004282:	4413      	add	r3, r2
 8004284:	b299      	uxth	r1, r3
 8004286:	7d7b      	ldrb	r3, [r7, #21]
 8004288:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800428c:	fb02 f303 	mul.w	r3, r2, r3
 8004290:	68ba      	ldr	r2, [r7, #8]
 8004292:	4413      	add	r3, r2
 8004294:	b20a      	sxth	r2, r1
 8004296:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2
      ic[curr_ic].aux.a_codes[2] = (data[4] + (data[5] << 8));
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	3304      	adds	r3, #4
 800429e:	781b      	ldrb	r3, [r3, #0]
 80042a0:	461a      	mov	r2, r3
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	3305      	adds	r3, #5
 80042a6:	781b      	ldrb	r3, [r3, #0]
 80042a8:	021b      	lsls	r3, r3, #8
 80042aa:	b29b      	uxth	r3, r3
 80042ac:	4413      	add	r3, r2
 80042ae:	b299      	uxth	r1, r3
 80042b0:	7d7b      	ldrb	r3, [r7, #21]
 80042b2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80042b6:	fb02 f303 	mul.w	r3, r2, r3
 80042ba:	68ba      	ldr	r2, [r7, #8]
 80042bc:	4413      	add	r3, r2
 80042be:	b20a      	sxth	r2, r1
 80042c0:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
      break;
 80042c4:	e1bb      	b.n	800463e <adBms6830ParseAux+0x482>

    case B: /* Aux Register group B */
      ic[curr_ic].aux.a_codes[3] = (data[0] + (data[1] << 8));
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	781b      	ldrb	r3, [r3, #0]
 80042ca:	461a      	mov	r2, r3
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	3301      	adds	r3, #1
 80042d0:	781b      	ldrb	r3, [r3, #0]
 80042d2:	021b      	lsls	r3, r3, #8
 80042d4:	b29b      	uxth	r3, r3
 80042d6:	4413      	add	r3, r2
 80042d8:	b299      	uxth	r1, r3
 80042da:	7d7b      	ldrb	r3, [r7, #21]
 80042dc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80042e0:	fb02 f303 	mul.w	r3, r2, r3
 80042e4:	68ba      	ldr	r2, [r7, #8]
 80042e6:	4413      	add	r3, r2
 80042e8:	b20a      	sxth	r2, r1
 80042ea:	f8a3 20a6 	strh.w	r2, [r3, #166]	@ 0xa6
      ic[curr_ic].aux.a_codes[4] = (data[2] + (data[3] << 8));
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	3302      	adds	r3, #2
 80042f2:	781b      	ldrb	r3, [r3, #0]
 80042f4:	461a      	mov	r2, r3
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	3303      	adds	r3, #3
 80042fa:	781b      	ldrb	r3, [r3, #0]
 80042fc:	021b      	lsls	r3, r3, #8
 80042fe:	b29b      	uxth	r3, r3
 8004300:	4413      	add	r3, r2
 8004302:	b299      	uxth	r1, r3
 8004304:	7d7b      	ldrb	r3, [r7, #21]
 8004306:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800430a:	fb02 f303 	mul.w	r3, r2, r3
 800430e:	68ba      	ldr	r2, [r7, #8]
 8004310:	4413      	add	r3, r2
 8004312:	b20a      	sxth	r2, r1
 8004314:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
      ic[curr_ic].aux.a_codes[5] = (data[4] + (data[5] << 8));
 8004318:	693b      	ldr	r3, [r7, #16]
 800431a:	3304      	adds	r3, #4
 800431c:	781b      	ldrb	r3, [r3, #0]
 800431e:	461a      	mov	r2, r3
 8004320:	693b      	ldr	r3, [r7, #16]
 8004322:	3305      	adds	r3, #5
 8004324:	781b      	ldrb	r3, [r3, #0]
 8004326:	021b      	lsls	r3, r3, #8
 8004328:	b29b      	uxth	r3, r3
 800432a:	4413      	add	r3, r2
 800432c:	b299      	uxth	r1, r3
 800432e:	7d7b      	ldrb	r3, [r7, #21]
 8004330:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004334:	fb02 f303 	mul.w	r3, r2, r3
 8004338:	68ba      	ldr	r2, [r7, #8]
 800433a:	4413      	add	r3, r2
 800433c:	b20a      	sxth	r2, r1
 800433e:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
      break;
 8004342:	e17c      	b.n	800463e <adBms6830ParseAux+0x482>

    case C: /* Aux Register group C */
      ic[curr_ic].aux.a_codes[6] = (data[0] + (data[1] << 8));
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	781b      	ldrb	r3, [r3, #0]
 8004348:	461a      	mov	r2, r3
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	3301      	adds	r3, #1
 800434e:	781b      	ldrb	r3, [r3, #0]
 8004350:	021b      	lsls	r3, r3, #8
 8004352:	b29b      	uxth	r3, r3
 8004354:	4413      	add	r3, r2
 8004356:	b299      	uxth	r1, r3
 8004358:	7d7b      	ldrb	r3, [r7, #21]
 800435a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800435e:	fb02 f303 	mul.w	r3, r2, r3
 8004362:	68ba      	ldr	r2, [r7, #8]
 8004364:	4413      	add	r3, r2
 8004366:	b20a      	sxth	r2, r1
 8004368:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
      ic[curr_ic].aux.a_codes[7] = (data[2] + (data[3] << 8));
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	3302      	adds	r3, #2
 8004370:	781b      	ldrb	r3, [r3, #0]
 8004372:	461a      	mov	r2, r3
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	3303      	adds	r3, #3
 8004378:	781b      	ldrb	r3, [r3, #0]
 800437a:	021b      	lsls	r3, r3, #8
 800437c:	b29b      	uxth	r3, r3
 800437e:	4413      	add	r3, r2
 8004380:	b299      	uxth	r1, r3
 8004382:	7d7b      	ldrb	r3, [r7, #21]
 8004384:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004388:	fb02 f303 	mul.w	r3, r2, r3
 800438c:	68ba      	ldr	r2, [r7, #8]
 800438e:	4413      	add	r3, r2
 8004390:	b20a      	sxth	r2, r1
 8004392:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae
      ic[curr_ic].aux.a_codes[8] = (data[4] + (data[5] << 8));
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	3304      	adds	r3, #4
 800439a:	781b      	ldrb	r3, [r3, #0]
 800439c:	461a      	mov	r2, r3
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	3305      	adds	r3, #5
 80043a2:	781b      	ldrb	r3, [r3, #0]
 80043a4:	021b      	lsls	r3, r3, #8
 80043a6:	b29b      	uxth	r3, r3
 80043a8:	4413      	add	r3, r2
 80043aa:	b299      	uxth	r1, r3
 80043ac:	7d7b      	ldrb	r3, [r7, #21]
 80043ae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80043b2:	fb02 f303 	mul.w	r3, r2, r3
 80043b6:	68ba      	ldr	r2, [r7, #8]
 80043b8:	4413      	add	r3, r2
 80043ba:	b20a      	sxth	r2, r1
 80043bc:	f8a3 20b0 	strh.w	r2, [r3, #176]	@ 0xb0
      break;
 80043c0:	e13d      	b.n	800463e <adBms6830ParseAux+0x482>

    case D: /* Aux Register group D */
      ic[curr_ic].aux.a_codes[9] =  (data[0] + (data[1] << 8));
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	781b      	ldrb	r3, [r3, #0]
 80043c6:	461a      	mov	r2, r3
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	3301      	adds	r3, #1
 80043cc:	781b      	ldrb	r3, [r3, #0]
 80043ce:	021b      	lsls	r3, r3, #8
 80043d0:	b29b      	uxth	r3, r3
 80043d2:	4413      	add	r3, r2
 80043d4:	b299      	uxth	r1, r3
 80043d6:	7d7b      	ldrb	r3, [r7, #21]
 80043d8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80043dc:	fb02 f303 	mul.w	r3, r2, r3
 80043e0:	68ba      	ldr	r2, [r7, #8]
 80043e2:	4413      	add	r3, r2
 80043e4:	b20a      	sxth	r2, r1
 80043e6:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
      ic[curr_ic].aux.a_codes[10] =  (data[2] + (data[3] << 8));
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	3302      	adds	r3, #2
 80043ee:	781b      	ldrb	r3, [r3, #0]
 80043f0:	461a      	mov	r2, r3
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	3303      	adds	r3, #3
 80043f6:	781b      	ldrb	r3, [r3, #0]
 80043f8:	021b      	lsls	r3, r3, #8
 80043fa:	b29b      	uxth	r3, r3
 80043fc:	4413      	add	r3, r2
 80043fe:	b299      	uxth	r1, r3
 8004400:	7d7b      	ldrb	r3, [r7, #21]
 8004402:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004406:	fb02 f303 	mul.w	r3, r2, r3
 800440a:	68ba      	ldr	r2, [r7, #8]
 800440c:	4413      	add	r3, r2
 800440e:	b20a      	sxth	r2, r1
 8004410:	f8a3 20b4 	strh.w	r2, [r3, #180]	@ 0xb4
      ic[curr_ic].aux.a_codes[11] =  (data[4] + (data[5] << 8));
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	3304      	adds	r3, #4
 8004418:	781b      	ldrb	r3, [r3, #0]
 800441a:	461a      	mov	r2, r3
 800441c:	693b      	ldr	r3, [r7, #16]
 800441e:	3305      	adds	r3, #5
 8004420:	781b      	ldrb	r3, [r3, #0]
 8004422:	021b      	lsls	r3, r3, #8
 8004424:	b29b      	uxth	r3, r3
 8004426:	4413      	add	r3, r2
 8004428:	b299      	uxth	r1, r3
 800442a:	7d7b      	ldrb	r3, [r7, #21]
 800442c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004430:	fb02 f303 	mul.w	r3, r2, r3
 8004434:	68ba      	ldr	r2, [r7, #8]
 8004436:	4413      	add	r3, r2
 8004438:	b20a      	sxth	r2, r1
 800443a:	f8a3 20b6 	strh.w	r2, [r3, #182]	@ 0xb6
      break;
 800443e:	e0fe      	b.n	800463e <adBms6830ParseAux+0x482>
 8004440:	08014714 	.word	0x08014714

   case ALL_GRP: /* Aux Register group ALL */
      ic[curr_ic].aux.a_codes[0]  = (data[0] + (data[1] << 8));
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	781b      	ldrb	r3, [r3, #0]
 8004448:	461a      	mov	r2, r3
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	3301      	adds	r3, #1
 800444e:	781b      	ldrb	r3, [r3, #0]
 8004450:	021b      	lsls	r3, r3, #8
 8004452:	b29b      	uxth	r3, r3
 8004454:	4413      	add	r3, r2
 8004456:	b299      	uxth	r1, r3
 8004458:	7d7b      	ldrb	r3, [r7, #21]
 800445a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800445e:	fb02 f303 	mul.w	r3, r2, r3
 8004462:	68ba      	ldr	r2, [r7, #8]
 8004464:	4413      	add	r3, r2
 8004466:	b20a      	sxth	r2, r1
 8004468:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
      ic[curr_ic].aux.a_codes[1]  = (data[2] + (data[3] << 8));
 800446c:	693b      	ldr	r3, [r7, #16]
 800446e:	3302      	adds	r3, #2
 8004470:	781b      	ldrb	r3, [r3, #0]
 8004472:	461a      	mov	r2, r3
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	3303      	adds	r3, #3
 8004478:	781b      	ldrb	r3, [r3, #0]
 800447a:	021b      	lsls	r3, r3, #8
 800447c:	b29b      	uxth	r3, r3
 800447e:	4413      	add	r3, r2
 8004480:	b299      	uxth	r1, r3
 8004482:	7d7b      	ldrb	r3, [r7, #21]
 8004484:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004488:	fb02 f303 	mul.w	r3, r2, r3
 800448c:	68ba      	ldr	r2, [r7, #8]
 800448e:	4413      	add	r3, r2
 8004490:	b20a      	sxth	r2, r1
 8004492:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2
      ic[curr_ic].aux.a_codes[2]  = (data[4] + (data[5] << 8));
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	3304      	adds	r3, #4
 800449a:	781b      	ldrb	r3, [r3, #0]
 800449c:	461a      	mov	r2, r3
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	3305      	adds	r3, #5
 80044a2:	781b      	ldrb	r3, [r3, #0]
 80044a4:	021b      	lsls	r3, r3, #8
 80044a6:	b29b      	uxth	r3, r3
 80044a8:	4413      	add	r3, r2
 80044aa:	b299      	uxth	r1, r3
 80044ac:	7d7b      	ldrb	r3, [r7, #21]
 80044ae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80044b2:	fb02 f303 	mul.w	r3, r2, r3
 80044b6:	68ba      	ldr	r2, [r7, #8]
 80044b8:	4413      	add	r3, r2
 80044ba:	b20a      	sxth	r2, r1
 80044bc:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
      ic[curr_ic].aux.a_codes[3]  = (data[6] + (data[7] << 8));
 80044c0:	693b      	ldr	r3, [r7, #16]
 80044c2:	3306      	adds	r3, #6
 80044c4:	781b      	ldrb	r3, [r3, #0]
 80044c6:	461a      	mov	r2, r3
 80044c8:	693b      	ldr	r3, [r7, #16]
 80044ca:	3307      	adds	r3, #7
 80044cc:	781b      	ldrb	r3, [r3, #0]
 80044ce:	021b      	lsls	r3, r3, #8
 80044d0:	b29b      	uxth	r3, r3
 80044d2:	4413      	add	r3, r2
 80044d4:	b299      	uxth	r1, r3
 80044d6:	7d7b      	ldrb	r3, [r7, #21]
 80044d8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80044dc:	fb02 f303 	mul.w	r3, r2, r3
 80044e0:	68ba      	ldr	r2, [r7, #8]
 80044e2:	4413      	add	r3, r2
 80044e4:	b20a      	sxth	r2, r1
 80044e6:	f8a3 20a6 	strh.w	r2, [r3, #166]	@ 0xa6
      ic[curr_ic].aux.a_codes[4]  = (data[8] + (data[9] << 8));
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	3308      	adds	r3, #8
 80044ee:	781b      	ldrb	r3, [r3, #0]
 80044f0:	461a      	mov	r2, r3
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	3309      	adds	r3, #9
 80044f6:	781b      	ldrb	r3, [r3, #0]
 80044f8:	021b      	lsls	r3, r3, #8
 80044fa:	b29b      	uxth	r3, r3
 80044fc:	4413      	add	r3, r2
 80044fe:	b299      	uxth	r1, r3
 8004500:	7d7b      	ldrb	r3, [r7, #21]
 8004502:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004506:	fb02 f303 	mul.w	r3, r2, r3
 800450a:	68ba      	ldr	r2, [r7, #8]
 800450c:	4413      	add	r3, r2
 800450e:	b20a      	sxth	r2, r1
 8004510:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
      ic[curr_ic].aux.a_codes[5]  = (data[10] + (data[11] << 8));
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	330a      	adds	r3, #10
 8004518:	781b      	ldrb	r3, [r3, #0]
 800451a:	461a      	mov	r2, r3
 800451c:	693b      	ldr	r3, [r7, #16]
 800451e:	330b      	adds	r3, #11
 8004520:	781b      	ldrb	r3, [r3, #0]
 8004522:	021b      	lsls	r3, r3, #8
 8004524:	b29b      	uxth	r3, r3
 8004526:	4413      	add	r3, r2
 8004528:	b299      	uxth	r1, r3
 800452a:	7d7b      	ldrb	r3, [r7, #21]
 800452c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004530:	fb02 f303 	mul.w	r3, r2, r3
 8004534:	68ba      	ldr	r2, [r7, #8]
 8004536:	4413      	add	r3, r2
 8004538:	b20a      	sxth	r2, r1
 800453a:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
      ic[curr_ic].aux.a_codes[6]  = (data[12] + (data[13] << 8));
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	330c      	adds	r3, #12
 8004542:	781b      	ldrb	r3, [r3, #0]
 8004544:	461a      	mov	r2, r3
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	330d      	adds	r3, #13
 800454a:	781b      	ldrb	r3, [r3, #0]
 800454c:	021b      	lsls	r3, r3, #8
 800454e:	b29b      	uxth	r3, r3
 8004550:	4413      	add	r3, r2
 8004552:	b299      	uxth	r1, r3
 8004554:	7d7b      	ldrb	r3, [r7, #21]
 8004556:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800455a:	fb02 f303 	mul.w	r3, r2, r3
 800455e:	68ba      	ldr	r2, [r7, #8]
 8004560:	4413      	add	r3, r2
 8004562:	b20a      	sxth	r2, r1
 8004564:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
      ic[curr_ic].aux.a_codes[7]  = (data[14] + (data[15] << 8));
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	330e      	adds	r3, #14
 800456c:	781b      	ldrb	r3, [r3, #0]
 800456e:	461a      	mov	r2, r3
 8004570:	693b      	ldr	r3, [r7, #16]
 8004572:	330f      	adds	r3, #15
 8004574:	781b      	ldrb	r3, [r3, #0]
 8004576:	021b      	lsls	r3, r3, #8
 8004578:	b29b      	uxth	r3, r3
 800457a:	4413      	add	r3, r2
 800457c:	b299      	uxth	r1, r3
 800457e:	7d7b      	ldrb	r3, [r7, #21]
 8004580:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004584:	fb02 f303 	mul.w	r3, r2, r3
 8004588:	68ba      	ldr	r2, [r7, #8]
 800458a:	4413      	add	r3, r2
 800458c:	b20a      	sxth	r2, r1
 800458e:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae
      ic[curr_ic].aux.a_codes[8]  = (data[16] + (data[17] << 8));
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	3310      	adds	r3, #16
 8004596:	781b      	ldrb	r3, [r3, #0]
 8004598:	461a      	mov	r2, r3
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	3311      	adds	r3, #17
 800459e:	781b      	ldrb	r3, [r3, #0]
 80045a0:	021b      	lsls	r3, r3, #8
 80045a2:	b29b      	uxth	r3, r3
 80045a4:	4413      	add	r3, r2
 80045a6:	b299      	uxth	r1, r3
 80045a8:	7d7b      	ldrb	r3, [r7, #21]
 80045aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80045ae:	fb02 f303 	mul.w	r3, r2, r3
 80045b2:	68ba      	ldr	r2, [r7, #8]
 80045b4:	4413      	add	r3, r2
 80045b6:	b20a      	sxth	r2, r1
 80045b8:	f8a3 20b0 	strh.w	r2, [r3, #176]	@ 0xb0
      ic[curr_ic].aux.a_codes[9]  = (data[18] + (data[19] << 8));
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	3312      	adds	r3, #18
 80045c0:	781b      	ldrb	r3, [r3, #0]
 80045c2:	461a      	mov	r2, r3
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	3313      	adds	r3, #19
 80045c8:	781b      	ldrb	r3, [r3, #0]
 80045ca:	021b      	lsls	r3, r3, #8
 80045cc:	b29b      	uxth	r3, r3
 80045ce:	4413      	add	r3, r2
 80045d0:	b299      	uxth	r1, r3
 80045d2:	7d7b      	ldrb	r3, [r7, #21]
 80045d4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80045d8:	fb02 f303 	mul.w	r3, r2, r3
 80045dc:	68ba      	ldr	r2, [r7, #8]
 80045de:	4413      	add	r3, r2
 80045e0:	b20a      	sxth	r2, r1
 80045e2:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
      ic[curr_ic].aux.a_codes[10] = (data[20] + (data[21] << 8));
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	3314      	adds	r3, #20
 80045ea:	781b      	ldrb	r3, [r3, #0]
 80045ec:	461a      	mov	r2, r3
 80045ee:	693b      	ldr	r3, [r7, #16]
 80045f0:	3315      	adds	r3, #21
 80045f2:	781b      	ldrb	r3, [r3, #0]
 80045f4:	021b      	lsls	r3, r3, #8
 80045f6:	b29b      	uxth	r3, r3
 80045f8:	4413      	add	r3, r2
 80045fa:	b299      	uxth	r1, r3
 80045fc:	7d7b      	ldrb	r3, [r7, #21]
 80045fe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004602:	fb02 f303 	mul.w	r3, r2, r3
 8004606:	68ba      	ldr	r2, [r7, #8]
 8004608:	4413      	add	r3, r2
 800460a:	b20a      	sxth	r2, r1
 800460c:	f8a3 20b4 	strh.w	r2, [r3, #180]	@ 0xb4
      ic[curr_ic].aux.a_codes[11] = (data[22] + (data[23] << 8));
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	3316      	adds	r3, #22
 8004614:	781b      	ldrb	r3, [r3, #0]
 8004616:	461a      	mov	r2, r3
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	3317      	adds	r3, #23
 800461c:	781b      	ldrb	r3, [r3, #0]
 800461e:	021b      	lsls	r3, r3, #8
 8004620:	b29b      	uxth	r3, r3
 8004622:	4413      	add	r3, r2
 8004624:	b299      	uxth	r1, r3
 8004626:	7d7b      	ldrb	r3, [r7, #21]
 8004628:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800462c:	fb02 f303 	mul.w	r3, r2, r3
 8004630:	68ba      	ldr	r2, [r7, #8]
 8004632:	4413      	add	r3, r2
 8004634:	b20a      	sxth	r2, r1
 8004636:	f8a3 20b6 	strh.w	r2, [r3, #182]	@ 0xb6
     break;
 800463a:	e000      	b.n	800463e <adBms6830ParseAux+0x482>

    default:
      break;
 800463c:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800463e:	7d7b      	ldrb	r3, [r7, #21]
 8004640:	3301      	adds	r3, #1
 8004642:	757b      	strb	r3, [r7, #21]
 8004644:	7d7a      	ldrb	r2, [r7, #21]
 8004646:	7bfb      	ldrb	r3, [r7, #15]
 8004648:	429a      	cmp	r2, r3
 800464a:	f4ff addd 	bcc.w	8004208 <adBms6830ParseAux+0x4c>
    }
  }
  free(data);
 800464e:	6938      	ldr	r0, [r7, #16]
 8004650:	f00b fba0 	bl	800fd94 <free>
}
 8004654:	bf00      	nop
 8004656:	3718      	adds	r7, #24
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}

0800465c <adBms6830ParseRAux>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseRAux(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *raux_data)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b086      	sub	sp, #24
 8004660:	af00      	add	r7, sp, #0
 8004662:	60b9      	str	r1, [r7, #8]
 8004664:	607b      	str	r3, [r7, #4]
 8004666:	4603      	mov	r3, r0
 8004668:	73fb      	strb	r3, [r7, #15]
 800466a:	4613      	mov	r3, r2
 800466c:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 800466e:	2300      	movs	r3, #0
 8004670:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = (RDASALL_SIZE-48);}  /* RDASALL_SIZE 68 byte - (AUX 24 byte + STATUS 24 byte) */
 8004672:	7bbb      	ldrb	r3, [r7, #14]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d102      	bne.n	800467e <adBms6830ParseRAux+0x22>
 8004678:	2316      	movs	r3, #22
 800467a:	75fb      	strb	r3, [r7, #23]
 800467c:	e001      	b.n	8004682 <adBms6830ParseRAux+0x26>
  else {data_size = RX_DATA;}
 800467e:	2308      	movs	r3, #8
 8004680:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 8004682:	7dfb      	ldrb	r3, [r7, #23]
 8004684:	2101      	movs	r1, #1
 8004686:	4618      	mov	r0, r3
 8004688:	f00b fb4e 	bl	800fd28 <calloc>
 800468c:	4603      	mov	r3, r0
 800468e:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8004690:	693b      	ldr	r3, [r7, #16]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d105      	bne.n	80046a2 <adBms6830ParseRAux+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse raux memory \n");
    #else
    printf(" Failed to allocate parse raux memory \n");
 8004696:	487d      	ldr	r0, [pc, #500]	@ (800488c <adBms6830ParseRAux+0x230>)
 8004698:	f00c fbc8 	bl	8010e2c <puts>
    #endif
    exit(0);
 800469c:	2000      	movs	r0, #0
 800469e:	f00b fb5f 	bl	800fd60 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80046a2:	2300      	movs	r3, #0
 80046a4:	757b      	strb	r3, [r7, #21]
 80046a6:	e1c9      	b.n	8004a3c <adBms6830ParseRAux+0x3e0>
  {
    memcpy(&data[0], &raux_data[address], data_size); /* dst , src , size */
 80046a8:	7dbb      	ldrb	r3, [r7, #22]
 80046aa:	687a      	ldr	r2, [r7, #4]
 80046ac:	4413      	add	r3, r2
 80046ae:	7dfa      	ldrb	r2, [r7, #23]
 80046b0:	4619      	mov	r1, r3
 80046b2:	6938      	ldr	r0, [r7, #16]
 80046b4:	f00c fd4b 	bl	801114e <memcpy>
    address = ((curr_ic+1) * (data_size));
 80046b8:	7d7b      	ldrb	r3, [r7, #21]
 80046ba:	3301      	adds	r3, #1
 80046bc:	b2db      	uxtb	r3, r3
 80046be:	7dfa      	ldrb	r2, [r7, #23]
 80046c0:	fb12 f303 	smulbb	r3, r2, r3
 80046c4:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 80046c6:	7bbb      	ldrb	r3, [r7, #14]
 80046c8:	2b04      	cmp	r3, #4
 80046ca:	f200 81b3 	bhi.w	8004a34 <adBms6830ParseRAux+0x3d8>
 80046ce:	a201      	add	r2, pc, #4	@ (adr r2, 80046d4 <adBms6830ParseRAux+0x78>)
 80046d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046d4:	08004891 	.word	0x08004891
 80046d8:	080046e9 	.word	0x080046e9
 80046dc:	08004767 	.word	0x08004767
 80046e0:	080047e5 	.word	0x080047e5
 80046e4:	08004863 	.word	0x08004863
    {
    case A: /* RAux Register group A */
      ic[curr_ic].raux.ra_codes[0] = (data[0] + (data[1] << 8));
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	781b      	ldrb	r3, [r3, #0]
 80046ec:	461a      	mov	r2, r3
 80046ee:	693b      	ldr	r3, [r7, #16]
 80046f0:	3301      	adds	r3, #1
 80046f2:	781b      	ldrb	r3, [r3, #0]
 80046f4:	021b      	lsls	r3, r3, #8
 80046f6:	b29b      	uxth	r3, r3
 80046f8:	4413      	add	r3, r2
 80046fa:	b299      	uxth	r1, r3
 80046fc:	7d7b      	ldrb	r3, [r7, #21]
 80046fe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004702:	fb02 f303 	mul.w	r3, r2, r3
 8004706:	68ba      	ldr	r2, [r7, #8]
 8004708:	4413      	add	r3, r2
 800470a:	b20a      	sxth	r2, r1
 800470c:	f8a3 20b8 	strh.w	r2, [r3, #184]	@ 0xb8
      ic[curr_ic].raux.ra_codes[1] = (data[2] + (data[3] << 8));
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	3302      	adds	r3, #2
 8004714:	781b      	ldrb	r3, [r3, #0]
 8004716:	461a      	mov	r2, r3
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	3303      	adds	r3, #3
 800471c:	781b      	ldrb	r3, [r3, #0]
 800471e:	021b      	lsls	r3, r3, #8
 8004720:	b29b      	uxth	r3, r3
 8004722:	4413      	add	r3, r2
 8004724:	b299      	uxth	r1, r3
 8004726:	7d7b      	ldrb	r3, [r7, #21]
 8004728:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800472c:	fb02 f303 	mul.w	r3, r2, r3
 8004730:	68ba      	ldr	r2, [r7, #8]
 8004732:	4413      	add	r3, r2
 8004734:	b20a      	sxth	r2, r1
 8004736:	f8a3 20ba 	strh.w	r2, [r3, #186]	@ 0xba
      ic[curr_ic].raux.ra_codes[2] = (data[4] + (data[5] << 8));
 800473a:	693b      	ldr	r3, [r7, #16]
 800473c:	3304      	adds	r3, #4
 800473e:	781b      	ldrb	r3, [r3, #0]
 8004740:	461a      	mov	r2, r3
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	3305      	adds	r3, #5
 8004746:	781b      	ldrb	r3, [r3, #0]
 8004748:	021b      	lsls	r3, r3, #8
 800474a:	b29b      	uxth	r3, r3
 800474c:	4413      	add	r3, r2
 800474e:	b299      	uxth	r1, r3
 8004750:	7d7b      	ldrb	r3, [r7, #21]
 8004752:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004756:	fb02 f303 	mul.w	r3, r2, r3
 800475a:	68ba      	ldr	r2, [r7, #8]
 800475c:	4413      	add	r3, r2
 800475e:	b20a      	sxth	r2, r1
 8004760:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc
      break;
 8004764:	e167      	b.n	8004a36 <adBms6830ParseRAux+0x3da>

    case B: /* RAux Register group B */
      ic[curr_ic].raux.ra_codes[3] = (data[0] + (data[1] << 8));
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	781b      	ldrb	r3, [r3, #0]
 800476a:	461a      	mov	r2, r3
 800476c:	693b      	ldr	r3, [r7, #16]
 800476e:	3301      	adds	r3, #1
 8004770:	781b      	ldrb	r3, [r3, #0]
 8004772:	021b      	lsls	r3, r3, #8
 8004774:	b29b      	uxth	r3, r3
 8004776:	4413      	add	r3, r2
 8004778:	b299      	uxth	r1, r3
 800477a:	7d7b      	ldrb	r3, [r7, #21]
 800477c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004780:	fb02 f303 	mul.w	r3, r2, r3
 8004784:	68ba      	ldr	r2, [r7, #8]
 8004786:	4413      	add	r3, r2
 8004788:	b20a      	sxth	r2, r1
 800478a:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe
      ic[curr_ic].raux.ra_codes[4] = (data[2] + (data[3] << 8));
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	3302      	adds	r3, #2
 8004792:	781b      	ldrb	r3, [r3, #0]
 8004794:	461a      	mov	r2, r3
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	3303      	adds	r3, #3
 800479a:	781b      	ldrb	r3, [r3, #0]
 800479c:	021b      	lsls	r3, r3, #8
 800479e:	b29b      	uxth	r3, r3
 80047a0:	4413      	add	r3, r2
 80047a2:	b299      	uxth	r1, r3
 80047a4:	7d7b      	ldrb	r3, [r7, #21]
 80047a6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80047aa:	fb02 f303 	mul.w	r3, r2, r3
 80047ae:	68ba      	ldr	r2, [r7, #8]
 80047b0:	4413      	add	r3, r2
 80047b2:	b20a      	sxth	r2, r1
 80047b4:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0
      ic[curr_ic].raux.ra_codes[5] = (data[4] + (data[5] << 8));
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	3304      	adds	r3, #4
 80047bc:	781b      	ldrb	r3, [r3, #0]
 80047be:	461a      	mov	r2, r3
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	3305      	adds	r3, #5
 80047c4:	781b      	ldrb	r3, [r3, #0]
 80047c6:	021b      	lsls	r3, r3, #8
 80047c8:	b29b      	uxth	r3, r3
 80047ca:	4413      	add	r3, r2
 80047cc:	b299      	uxth	r1, r3
 80047ce:	7d7b      	ldrb	r3, [r7, #21]
 80047d0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80047d4:	fb02 f303 	mul.w	r3, r2, r3
 80047d8:	68ba      	ldr	r2, [r7, #8]
 80047da:	4413      	add	r3, r2
 80047dc:	b20a      	sxth	r2, r1
 80047de:	f8a3 20c2 	strh.w	r2, [r3, #194]	@ 0xc2
      break;
 80047e2:	e128      	b.n	8004a36 <adBms6830ParseRAux+0x3da>

    case C: /* RAux Register group C */
      ic[curr_ic].raux.ra_codes[6] = (data[0] + (data[1] << 8));
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	781b      	ldrb	r3, [r3, #0]
 80047e8:	461a      	mov	r2, r3
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	3301      	adds	r3, #1
 80047ee:	781b      	ldrb	r3, [r3, #0]
 80047f0:	021b      	lsls	r3, r3, #8
 80047f2:	b29b      	uxth	r3, r3
 80047f4:	4413      	add	r3, r2
 80047f6:	b299      	uxth	r1, r3
 80047f8:	7d7b      	ldrb	r3, [r7, #21]
 80047fa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80047fe:	fb02 f303 	mul.w	r3, r2, r3
 8004802:	68ba      	ldr	r2, [r7, #8]
 8004804:	4413      	add	r3, r2
 8004806:	b20a      	sxth	r2, r1
 8004808:	f8a3 20c4 	strh.w	r2, [r3, #196]	@ 0xc4
      ic[curr_ic].raux.ra_codes[7] = (data[2] + (data[3] << 8));
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	3302      	adds	r3, #2
 8004810:	781b      	ldrb	r3, [r3, #0]
 8004812:	461a      	mov	r2, r3
 8004814:	693b      	ldr	r3, [r7, #16]
 8004816:	3303      	adds	r3, #3
 8004818:	781b      	ldrb	r3, [r3, #0]
 800481a:	021b      	lsls	r3, r3, #8
 800481c:	b29b      	uxth	r3, r3
 800481e:	4413      	add	r3, r2
 8004820:	b299      	uxth	r1, r3
 8004822:	7d7b      	ldrb	r3, [r7, #21]
 8004824:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004828:	fb02 f303 	mul.w	r3, r2, r3
 800482c:	68ba      	ldr	r2, [r7, #8]
 800482e:	4413      	add	r3, r2
 8004830:	b20a      	sxth	r2, r1
 8004832:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
      ic[curr_ic].raux.ra_codes[8] = (data[4] + (data[5] << 8));
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	3304      	adds	r3, #4
 800483a:	781b      	ldrb	r3, [r3, #0]
 800483c:	461a      	mov	r2, r3
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	3305      	adds	r3, #5
 8004842:	781b      	ldrb	r3, [r3, #0]
 8004844:	021b      	lsls	r3, r3, #8
 8004846:	b29b      	uxth	r3, r3
 8004848:	4413      	add	r3, r2
 800484a:	b299      	uxth	r1, r3
 800484c:	7d7b      	ldrb	r3, [r7, #21]
 800484e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004852:	fb02 f303 	mul.w	r3, r2, r3
 8004856:	68ba      	ldr	r2, [r7, #8]
 8004858:	4413      	add	r3, r2
 800485a:	b20a      	sxth	r2, r1
 800485c:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
      break;
 8004860:	e0e9      	b.n	8004a36 <adBms6830ParseRAux+0x3da>

    case D: /* RAux Register group D */
      ic[curr_ic].raux.ra_codes[9] =  (data[0] + (data[1] << 8));
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	781b      	ldrb	r3, [r3, #0]
 8004866:	461a      	mov	r2, r3
 8004868:	693b      	ldr	r3, [r7, #16]
 800486a:	3301      	adds	r3, #1
 800486c:	781b      	ldrb	r3, [r3, #0]
 800486e:	021b      	lsls	r3, r3, #8
 8004870:	b29b      	uxth	r3, r3
 8004872:	4413      	add	r3, r2
 8004874:	b299      	uxth	r1, r3
 8004876:	7d7b      	ldrb	r3, [r7, #21]
 8004878:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800487c:	fb02 f303 	mul.w	r3, r2, r3
 8004880:	68ba      	ldr	r2, [r7, #8]
 8004882:	4413      	add	r3, r2
 8004884:	b20a      	sxth	r2, r1
 8004886:	f8a3 20ca 	strh.w	r2, [r3, #202]	@ 0xca
      break;
 800488a:	e0d4      	b.n	8004a36 <adBms6830ParseRAux+0x3da>
 800488c:	0801473c 	.word	0x0801473c

    case ALL_GRP: /* RAux Register group ALL */
      ic[curr_ic].raux.ra_codes[0]  = (data[0] + (data[1] << 8));
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	781b      	ldrb	r3, [r3, #0]
 8004894:	461a      	mov	r2, r3
 8004896:	693b      	ldr	r3, [r7, #16]
 8004898:	3301      	adds	r3, #1
 800489a:	781b      	ldrb	r3, [r3, #0]
 800489c:	021b      	lsls	r3, r3, #8
 800489e:	b29b      	uxth	r3, r3
 80048a0:	4413      	add	r3, r2
 80048a2:	b299      	uxth	r1, r3
 80048a4:	7d7b      	ldrb	r3, [r7, #21]
 80048a6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80048aa:	fb02 f303 	mul.w	r3, r2, r3
 80048ae:	68ba      	ldr	r2, [r7, #8]
 80048b0:	4413      	add	r3, r2
 80048b2:	b20a      	sxth	r2, r1
 80048b4:	f8a3 20b8 	strh.w	r2, [r3, #184]	@ 0xb8
      ic[curr_ic].raux.ra_codes[1]  = (data[2] + (data[3] << 8));
 80048b8:	693b      	ldr	r3, [r7, #16]
 80048ba:	3302      	adds	r3, #2
 80048bc:	781b      	ldrb	r3, [r3, #0]
 80048be:	461a      	mov	r2, r3
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	3303      	adds	r3, #3
 80048c4:	781b      	ldrb	r3, [r3, #0]
 80048c6:	021b      	lsls	r3, r3, #8
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	4413      	add	r3, r2
 80048cc:	b299      	uxth	r1, r3
 80048ce:	7d7b      	ldrb	r3, [r7, #21]
 80048d0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80048d4:	fb02 f303 	mul.w	r3, r2, r3
 80048d8:	68ba      	ldr	r2, [r7, #8]
 80048da:	4413      	add	r3, r2
 80048dc:	b20a      	sxth	r2, r1
 80048de:	f8a3 20ba 	strh.w	r2, [r3, #186]	@ 0xba
      ic[curr_ic].raux.ra_codes[2]  = (data[4] + (data[5] << 8));
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	3304      	adds	r3, #4
 80048e6:	781b      	ldrb	r3, [r3, #0]
 80048e8:	461a      	mov	r2, r3
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	3305      	adds	r3, #5
 80048ee:	781b      	ldrb	r3, [r3, #0]
 80048f0:	021b      	lsls	r3, r3, #8
 80048f2:	b29b      	uxth	r3, r3
 80048f4:	4413      	add	r3, r2
 80048f6:	b299      	uxth	r1, r3
 80048f8:	7d7b      	ldrb	r3, [r7, #21]
 80048fa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80048fe:	fb02 f303 	mul.w	r3, r2, r3
 8004902:	68ba      	ldr	r2, [r7, #8]
 8004904:	4413      	add	r3, r2
 8004906:	b20a      	sxth	r2, r1
 8004908:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc
      ic[curr_ic].raux.ra_codes[3]  = (data[6] + (data[7] << 8));
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	3306      	adds	r3, #6
 8004910:	781b      	ldrb	r3, [r3, #0]
 8004912:	461a      	mov	r2, r3
 8004914:	693b      	ldr	r3, [r7, #16]
 8004916:	3307      	adds	r3, #7
 8004918:	781b      	ldrb	r3, [r3, #0]
 800491a:	021b      	lsls	r3, r3, #8
 800491c:	b29b      	uxth	r3, r3
 800491e:	4413      	add	r3, r2
 8004920:	b299      	uxth	r1, r3
 8004922:	7d7b      	ldrb	r3, [r7, #21]
 8004924:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004928:	fb02 f303 	mul.w	r3, r2, r3
 800492c:	68ba      	ldr	r2, [r7, #8]
 800492e:	4413      	add	r3, r2
 8004930:	b20a      	sxth	r2, r1
 8004932:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe
      ic[curr_ic].raux.ra_codes[4]  = (data[8] + (data[9] << 8));
 8004936:	693b      	ldr	r3, [r7, #16]
 8004938:	3308      	adds	r3, #8
 800493a:	781b      	ldrb	r3, [r3, #0]
 800493c:	461a      	mov	r2, r3
 800493e:	693b      	ldr	r3, [r7, #16]
 8004940:	3309      	adds	r3, #9
 8004942:	781b      	ldrb	r3, [r3, #0]
 8004944:	021b      	lsls	r3, r3, #8
 8004946:	b29b      	uxth	r3, r3
 8004948:	4413      	add	r3, r2
 800494a:	b299      	uxth	r1, r3
 800494c:	7d7b      	ldrb	r3, [r7, #21]
 800494e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004952:	fb02 f303 	mul.w	r3, r2, r3
 8004956:	68ba      	ldr	r2, [r7, #8]
 8004958:	4413      	add	r3, r2
 800495a:	b20a      	sxth	r2, r1
 800495c:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0
      ic[curr_ic].raux.ra_codes[5]  = (data[10] + (data[11] << 8));
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	330a      	adds	r3, #10
 8004964:	781b      	ldrb	r3, [r3, #0]
 8004966:	461a      	mov	r2, r3
 8004968:	693b      	ldr	r3, [r7, #16]
 800496a:	330b      	adds	r3, #11
 800496c:	781b      	ldrb	r3, [r3, #0]
 800496e:	021b      	lsls	r3, r3, #8
 8004970:	b29b      	uxth	r3, r3
 8004972:	4413      	add	r3, r2
 8004974:	b299      	uxth	r1, r3
 8004976:	7d7b      	ldrb	r3, [r7, #21]
 8004978:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800497c:	fb02 f303 	mul.w	r3, r2, r3
 8004980:	68ba      	ldr	r2, [r7, #8]
 8004982:	4413      	add	r3, r2
 8004984:	b20a      	sxth	r2, r1
 8004986:	f8a3 20c2 	strh.w	r2, [r3, #194]	@ 0xc2
      ic[curr_ic].raux.ra_codes[6]  = (data[12] + (data[13] << 8));
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	330c      	adds	r3, #12
 800498e:	781b      	ldrb	r3, [r3, #0]
 8004990:	461a      	mov	r2, r3
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	330d      	adds	r3, #13
 8004996:	781b      	ldrb	r3, [r3, #0]
 8004998:	021b      	lsls	r3, r3, #8
 800499a:	b29b      	uxth	r3, r3
 800499c:	4413      	add	r3, r2
 800499e:	b299      	uxth	r1, r3
 80049a0:	7d7b      	ldrb	r3, [r7, #21]
 80049a2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80049a6:	fb02 f303 	mul.w	r3, r2, r3
 80049aa:	68ba      	ldr	r2, [r7, #8]
 80049ac:	4413      	add	r3, r2
 80049ae:	b20a      	sxth	r2, r1
 80049b0:	f8a3 20c4 	strh.w	r2, [r3, #196]	@ 0xc4
      ic[curr_ic].raux.ra_codes[7]  = (data[14] + (data[15] << 8));
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	330e      	adds	r3, #14
 80049b8:	781b      	ldrb	r3, [r3, #0]
 80049ba:	461a      	mov	r2, r3
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	330f      	adds	r3, #15
 80049c0:	781b      	ldrb	r3, [r3, #0]
 80049c2:	021b      	lsls	r3, r3, #8
 80049c4:	b29b      	uxth	r3, r3
 80049c6:	4413      	add	r3, r2
 80049c8:	b299      	uxth	r1, r3
 80049ca:	7d7b      	ldrb	r3, [r7, #21]
 80049cc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80049d0:	fb02 f303 	mul.w	r3, r2, r3
 80049d4:	68ba      	ldr	r2, [r7, #8]
 80049d6:	4413      	add	r3, r2
 80049d8:	b20a      	sxth	r2, r1
 80049da:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
      ic[curr_ic].raux.ra_codes[8]  = (data[16] + (data[17] << 8));
 80049de:	693b      	ldr	r3, [r7, #16]
 80049e0:	3310      	adds	r3, #16
 80049e2:	781b      	ldrb	r3, [r3, #0]
 80049e4:	461a      	mov	r2, r3
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	3311      	adds	r3, #17
 80049ea:	781b      	ldrb	r3, [r3, #0]
 80049ec:	021b      	lsls	r3, r3, #8
 80049ee:	b29b      	uxth	r3, r3
 80049f0:	4413      	add	r3, r2
 80049f2:	b299      	uxth	r1, r3
 80049f4:	7d7b      	ldrb	r3, [r7, #21]
 80049f6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80049fa:	fb02 f303 	mul.w	r3, r2, r3
 80049fe:	68ba      	ldr	r2, [r7, #8]
 8004a00:	4413      	add	r3, r2
 8004a02:	b20a      	sxth	r2, r1
 8004a04:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
      ic[curr_ic].raux.ra_codes[9]  = (data[18] + (data[19] << 8));
 8004a08:	693b      	ldr	r3, [r7, #16]
 8004a0a:	3312      	adds	r3, #18
 8004a0c:	781b      	ldrb	r3, [r3, #0]
 8004a0e:	461a      	mov	r2, r3
 8004a10:	693b      	ldr	r3, [r7, #16]
 8004a12:	3313      	adds	r3, #19
 8004a14:	781b      	ldrb	r3, [r3, #0]
 8004a16:	021b      	lsls	r3, r3, #8
 8004a18:	b29b      	uxth	r3, r3
 8004a1a:	4413      	add	r3, r2
 8004a1c:	b299      	uxth	r1, r3
 8004a1e:	7d7b      	ldrb	r3, [r7, #21]
 8004a20:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004a24:	fb02 f303 	mul.w	r3, r2, r3
 8004a28:	68ba      	ldr	r2, [r7, #8]
 8004a2a:	4413      	add	r3, r2
 8004a2c:	b20a      	sxth	r2, r1
 8004a2e:	f8a3 20ca 	strh.w	r2, [r3, #202]	@ 0xca
     break;
 8004a32:	e000      	b.n	8004a36 <adBms6830ParseRAux+0x3da>

    default:
      break;
 8004a34:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004a36:	7d7b      	ldrb	r3, [r7, #21]
 8004a38:	3301      	adds	r3, #1
 8004a3a:	757b      	strb	r3, [r7, #21]
 8004a3c:	7d7a      	ldrb	r2, [r7, #21]
 8004a3e:	7bfb      	ldrb	r3, [r7, #15]
 8004a40:	429a      	cmp	r2, r3
 8004a42:	f4ff ae31 	bcc.w	80046a8 <adBms6830ParseRAux+0x4c>
    }
  }
  free(data);
 8004a46:	6938      	ldr	r0, [r7, #16]
 8004a48:	f00b f9a4 	bl	800fd94 <free>
}
 8004a4c:	bf00      	nop
 8004a4e:	3718      	adds	r7, #24
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bd80      	pop	{r7, pc}

08004a54 <adBms6830ParseStatusA>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusA(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b086      	sub	sp, #24
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	60b9      	str	r1, [r7, #8]
 8004a5e:	607a      	str	r2, [r7, #4]
 8004a60:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8004a62:	2300      	movs	r3, #0
 8004a64:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004a66:	2300      	movs	r3, #0
 8004a68:	75bb      	strb	r3, [r7, #22]
 8004a6a:	e07d      	b.n	8004b68 <adBms6830ParseStatusA+0x114>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8004a6c:	7dbb      	ldrb	r3, [r7, #22]
 8004a6e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004a72:	fb02 f303 	mul.w	r3, r2, r3
 8004a76:	68ba      	ldr	r2, [r7, #8]
 8004a78:	4413      	add	r3, r2
 8004a7a:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 8004a7e:	7dfb      	ldrb	r3, [r7, #23]
 8004a80:	687a      	ldr	r2, [r7, #4]
 8004a82:	4413      	add	r3, r2
 8004a84:	2208      	movs	r2, #8
 8004a86:	4619      	mov	r1, r3
 8004a88:	f00c fb61 	bl	801114e <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8004a8c:	7dbb      	ldrb	r3, [r7, #22]
 8004a8e:	3301      	adds	r3, #1
 8004a90:	b2db      	uxtb	r3, r3
 8004a92:	00db      	lsls	r3, r3, #3
 8004a94:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].stata.vref2   = (ic[curr_ic].stat.rx_data[0] | (ic[curr_ic].stat.rx_data[1] << 8));
 8004a96:	7dbb      	ldrb	r3, [r7, #22]
 8004a98:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004a9c:	fb02 f303 	mul.w	r3, r2, r3
 8004aa0:	68ba      	ldr	r2, [r7, #8]
 8004aa2:	4413      	add	r3, r2
 8004aa4:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004aa8:	b21a      	sxth	r2, r3
 8004aaa:	7dbb      	ldrb	r3, [r7, #22]
 8004aac:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004ab0:	fb01 f303 	mul.w	r3, r1, r3
 8004ab4:	68b9      	ldr	r1, [r7, #8]
 8004ab6:	440b      	add	r3, r1
 8004ab8:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8004abc:	b21b      	sxth	r3, r3
 8004abe:	021b      	lsls	r3, r3, #8
 8004ac0:	b21b      	sxth	r3, r3
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	b219      	sxth	r1, r3
 8004ac6:	7dbb      	ldrb	r3, [r7, #22]
 8004ac8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004acc:	fb02 f303 	mul.w	r3, r2, r3
 8004ad0:	68ba      	ldr	r2, [r7, #8]
 8004ad2:	4413      	add	r3, r2
 8004ad4:	b28a      	uxth	r2, r1
 8004ad6:	f8a3 20cc 	strh.w	r2, [r3, #204]	@ 0xcc
    ic[curr_ic].stata.itmp = (ic[curr_ic].stat.rx_data[2] | (ic[curr_ic].stat.rx_data[3] << 8));
 8004ada:	7dbb      	ldrb	r3, [r7, #22]
 8004adc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004ae0:	fb02 f303 	mul.w	r3, r2, r3
 8004ae4:	68ba      	ldr	r2, [r7, #8]
 8004ae6:	4413      	add	r3, r2
 8004ae8:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8004aec:	b21a      	sxth	r2, r3
 8004aee:	7dbb      	ldrb	r3, [r7, #22]
 8004af0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004af4:	fb01 f303 	mul.w	r3, r1, r3
 8004af8:	68b9      	ldr	r1, [r7, #8]
 8004afa:	440b      	add	r3, r1
 8004afc:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8004b00:	b21b      	sxth	r3, r3
 8004b02:	021b      	lsls	r3, r3, #8
 8004b04:	b21b      	sxth	r3, r3
 8004b06:	4313      	orrs	r3, r2
 8004b08:	b219      	sxth	r1, r3
 8004b0a:	7dbb      	ldrb	r3, [r7, #22]
 8004b0c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b10:	fb02 f303 	mul.w	r3, r2, r3
 8004b14:	68ba      	ldr	r2, [r7, #8]
 8004b16:	4413      	add	r3, r2
 8004b18:	b28a      	uxth	r2, r1
 8004b1a:	f8a3 20ce 	strh.w	r2, [r3, #206]	@ 0xce
    ic[curr_ic].stata.vref3   = (ic[curr_ic].stat.rx_data[4] | (ic[curr_ic].stat.rx_data[5] << 8));
 8004b1e:	7dbb      	ldrb	r3, [r7, #22]
 8004b20:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b24:	fb02 f303 	mul.w	r3, r2, r3
 8004b28:	68ba      	ldr	r2, [r7, #8]
 8004b2a:	4413      	add	r3, r2
 8004b2c:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004b30:	b21a      	sxth	r2, r3
 8004b32:	7dbb      	ldrb	r3, [r7, #22]
 8004b34:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004b38:	fb01 f303 	mul.w	r3, r1, r3
 8004b3c:	68b9      	ldr	r1, [r7, #8]
 8004b3e:	440b      	add	r3, r1
 8004b40:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004b44:	b21b      	sxth	r3, r3
 8004b46:	021b      	lsls	r3, r3, #8
 8004b48:	b21b      	sxth	r3, r3
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	b219      	sxth	r1, r3
 8004b4e:	7dbb      	ldrb	r3, [r7, #22]
 8004b50:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b54:	fb02 f303 	mul.w	r3, r2, r3
 8004b58:	68ba      	ldr	r2, [r7, #8]
 8004b5a:	4413      	add	r3, r2
 8004b5c:	b28a      	uxth	r2, r1
 8004b5e:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004b62:	7dbb      	ldrb	r3, [r7, #22]
 8004b64:	3301      	adds	r3, #1
 8004b66:	75bb      	strb	r3, [r7, #22]
 8004b68:	7dba      	ldrb	r2, [r7, #22]
 8004b6a:	7bfb      	ldrb	r3, [r7, #15]
 8004b6c:	429a      	cmp	r2, r3
 8004b6e:	f4ff af7d 	bcc.w	8004a6c <adBms6830ParseStatusA+0x18>
  }
}
 8004b72:	bf00      	nop
 8004b74:	bf00      	nop
 8004b76:	3718      	adds	r7, #24
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	bd80      	pop	{r7, pc}

08004b7c <adBms6830ParseStatusB>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusB(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b086      	sub	sp, #24
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	4603      	mov	r3, r0
 8004b84:	60b9      	str	r1, [r7, #8]
 8004b86:	607a      	str	r2, [r7, #4]
 8004b88:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004b8e:	2300      	movs	r3, #0
 8004b90:	75bb      	strb	r3, [r7, #22]
 8004b92:	e077      	b.n	8004c84 <adBms6830ParseStatusB+0x108>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8004b94:	7dbb      	ldrb	r3, [r7, #22]
 8004b96:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b9a:	fb02 f303 	mul.w	r3, r2, r3
 8004b9e:	68ba      	ldr	r2, [r7, #8]
 8004ba0:	4413      	add	r3, r2
 8004ba2:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 8004ba6:	7dfb      	ldrb	r3, [r7, #23]
 8004ba8:	687a      	ldr	r2, [r7, #4]
 8004baa:	4413      	add	r3, r2
 8004bac:	2208      	movs	r2, #8
 8004bae:	4619      	mov	r1, r3
 8004bb0:	f00c facd 	bl	801114e <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8004bb4:	7dbb      	ldrb	r3, [r7, #22]
 8004bb6:	3301      	adds	r3, #1
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	00db      	lsls	r3, r3, #3
 8004bbc:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].statb.vd   = (ic[curr_ic].stat.rx_data[0] + (ic[curr_ic].stat.rx_data[1] << 8));
 8004bbe:	7dbb      	ldrb	r3, [r7, #22]
 8004bc0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004bc4:	fb02 f303 	mul.w	r3, r2, r3
 8004bc8:	68ba      	ldr	r2, [r7, #8]
 8004bca:	4413      	add	r3, r2
 8004bcc:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	7dbb      	ldrb	r3, [r7, #22]
 8004bd4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004bd8:	fb02 f303 	mul.w	r3, r2, r3
 8004bdc:	68ba      	ldr	r2, [r7, #8]
 8004bde:	4413      	add	r3, r2
 8004be0:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8004be4:	021b      	lsls	r3, r3, #8
 8004be6:	b29a      	uxth	r2, r3
 8004be8:	7dbb      	ldrb	r3, [r7, #22]
 8004bea:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004bee:	fb01 f303 	mul.w	r3, r1, r3
 8004bf2:	68b9      	ldr	r1, [r7, #8]
 8004bf4:	440b      	add	r3, r1
 8004bf6:	4402      	add	r2, r0
 8004bf8:	b292      	uxth	r2, r2
 8004bfa:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2
    ic[curr_ic].statb.va = (ic[curr_ic].stat.rx_data[2] + (ic[curr_ic].stat.rx_data[3] << 8));
 8004bfe:	7dbb      	ldrb	r3, [r7, #22]
 8004c00:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c04:	fb02 f303 	mul.w	r3, r2, r3
 8004c08:	68ba      	ldr	r2, [r7, #8]
 8004c0a:	4413      	add	r3, r2
 8004c0c:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8004c10:	4618      	mov	r0, r3
 8004c12:	7dbb      	ldrb	r3, [r7, #22]
 8004c14:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c18:	fb02 f303 	mul.w	r3, r2, r3
 8004c1c:	68ba      	ldr	r2, [r7, #8]
 8004c1e:	4413      	add	r3, r2
 8004c20:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8004c24:	021b      	lsls	r3, r3, #8
 8004c26:	b29a      	uxth	r2, r3
 8004c28:	7dbb      	ldrb	r3, [r7, #22]
 8004c2a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004c2e:	fb01 f303 	mul.w	r3, r1, r3
 8004c32:	68b9      	ldr	r1, [r7, #8]
 8004c34:	440b      	add	r3, r1
 8004c36:	4402      	add	r2, r0
 8004c38:	b292      	uxth	r2, r2
 8004c3a:	f8a3 20d4 	strh.w	r2, [r3, #212]	@ 0xd4
    ic[curr_ic].statb.vr4k   = (ic[curr_ic].stat.rx_data[4] + (ic[curr_ic].stat.rx_data[5] << 8));
 8004c3e:	7dbb      	ldrb	r3, [r7, #22]
 8004c40:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c44:	fb02 f303 	mul.w	r3, r2, r3
 8004c48:	68ba      	ldr	r2, [r7, #8]
 8004c4a:	4413      	add	r3, r2
 8004c4c:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004c50:	4618      	mov	r0, r3
 8004c52:	7dbb      	ldrb	r3, [r7, #22]
 8004c54:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c58:	fb02 f303 	mul.w	r3, r2, r3
 8004c5c:	68ba      	ldr	r2, [r7, #8]
 8004c5e:	4413      	add	r3, r2
 8004c60:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004c64:	021b      	lsls	r3, r3, #8
 8004c66:	b29a      	uxth	r2, r3
 8004c68:	7dbb      	ldrb	r3, [r7, #22]
 8004c6a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004c6e:	fb01 f303 	mul.w	r3, r1, r3
 8004c72:	68b9      	ldr	r1, [r7, #8]
 8004c74:	440b      	add	r3, r1
 8004c76:	4402      	add	r2, r0
 8004c78:	b292      	uxth	r2, r2
 8004c7a:	f8a3 20d6 	strh.w	r2, [r3, #214]	@ 0xd6
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004c7e:	7dbb      	ldrb	r3, [r7, #22]
 8004c80:	3301      	adds	r3, #1
 8004c82:	75bb      	strb	r3, [r7, #22]
 8004c84:	7dba      	ldrb	r2, [r7, #22]
 8004c86:	7bfb      	ldrb	r3, [r7, #15]
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	d383      	bcc.n	8004b94 <adBms6830ParseStatusB+0x18>
  }
}
 8004c8c:	bf00      	nop
 8004c8e:	bf00      	nop
 8004c90:	3718      	adds	r7, #24
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bd80      	pop	{r7, pc}

08004c96 <adBms6830ParseStatusC>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusC(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8004c96:	b580      	push	{r7, lr}
 8004c98:	b086      	sub	sp, #24
 8004c9a:	af00      	add	r7, sp, #0
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	60b9      	str	r1, [r7, #8]
 8004ca0:	607a      	str	r2, [r7, #4]
 8004ca2:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004ca8:	2300      	movs	r3, #0
 8004caa:	75bb      	strb	r3, [r7, #22]
 8004cac:	e1e7      	b.n	800507e <adBms6830ParseStatusC+0x3e8>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8004cae:	7dbb      	ldrb	r3, [r7, #22]
 8004cb0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004cb4:	fb02 f303 	mul.w	r3, r2, r3
 8004cb8:	68ba      	ldr	r2, [r7, #8]
 8004cba:	4413      	add	r3, r2
 8004cbc:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 8004cc0:	7dfb      	ldrb	r3, [r7, #23]
 8004cc2:	687a      	ldr	r2, [r7, #4]
 8004cc4:	4413      	add	r3, r2
 8004cc6:	2208      	movs	r2, #8
 8004cc8:	4619      	mov	r1, r3
 8004cca:	f00c fa40 	bl	801114e <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8004cce:	7dbb      	ldrb	r3, [r7, #22]
 8004cd0:	3301      	adds	r3, #1
 8004cd2:	b2db      	uxtb	r3, r3
 8004cd4:	00db      	lsls	r3, r3, #3
 8004cd6:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].statc.cs_flt   = (ic[curr_ic].stat.rx_data[0] + (ic[curr_ic].stat.rx_data[1] << 8));
 8004cd8:	7dbb      	ldrb	r3, [r7, #22]
 8004cda:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004cde:	fb02 f303 	mul.w	r3, r2, r3
 8004ce2:	68ba      	ldr	r2, [r7, #8]
 8004ce4:	4413      	add	r3, r2
 8004ce6:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004cea:	4618      	mov	r0, r3
 8004cec:	7dbb      	ldrb	r3, [r7, #22]
 8004cee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004cf2:	fb02 f303 	mul.w	r3, r2, r3
 8004cf6:	68ba      	ldr	r2, [r7, #8]
 8004cf8:	4413      	add	r3, r2
 8004cfa:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8004cfe:	021b      	lsls	r3, r3, #8
 8004d00:	b29a      	uxth	r2, r3
 8004d02:	7dbb      	ldrb	r3, [r7, #22]
 8004d04:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004d08:	fb01 f303 	mul.w	r3, r1, r3
 8004d0c:	68b9      	ldr	r1, [r7, #8]
 8004d0e:	440b      	add	r3, r1
 8004d10:	4402      	add	r2, r0
 8004d12:	b292      	uxth	r2, r2
 8004d14:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
    ic[curr_ic].statc.otp2_med = (ic[curr_ic].stat.rx_data[4] & 0x01);
 8004d18:	7dbb      	ldrb	r3, [r7, #22]
 8004d1a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d1e:	fb02 f303 	mul.w	r3, r2, r3
 8004d22:	68ba      	ldr	r2, [r7, #8]
 8004d24:	4413      	add	r3, r2
 8004d26:	f893 1153 	ldrb.w	r1, [r3, #339]	@ 0x153
 8004d2a:	7dbb      	ldrb	r3, [r7, #22]
 8004d2c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d30:	fb02 f303 	mul.w	r3, r2, r3
 8004d34:	68ba      	ldr	r2, [r7, #8]
 8004d36:	441a      	add	r2, r3
 8004d38:	460b      	mov	r3, r1
 8004d3a:	f003 0301 	and.w	r3, r3, #1
 8004d3e:	b2d9      	uxtb	r1, r3
 8004d40:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004d44:	f361 13c7 	bfi	r3, r1, #7, #1
 8004d48:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.otp2_ed = ((ic[curr_ic].stat.rx_data[4] & 0x02) >> 1);
 8004d4c:	7dbb      	ldrb	r3, [r7, #22]
 8004d4e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d52:	fb02 f303 	mul.w	r3, r2, r3
 8004d56:	68ba      	ldr	r2, [r7, #8]
 8004d58:	4413      	add	r3, r2
 8004d5a:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004d5e:	1059      	asrs	r1, r3, #1
 8004d60:	7dbb      	ldrb	r3, [r7, #22]
 8004d62:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d66:	fb02 f303 	mul.w	r3, r2, r3
 8004d6a:	68ba      	ldr	r2, [r7, #8]
 8004d6c:	441a      	add	r2, r3
 8004d6e:	460b      	mov	r3, r1
 8004d70:	f003 0301 	and.w	r3, r3, #1
 8004d74:	b2d9      	uxtb	r1, r3
 8004d76:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004d7a:	f361 1386 	bfi	r3, r1, #6, #1
 8004d7e:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.otp1_med = ((ic[curr_ic].stat.rx_data[4] & 0x04) >> 2);
 8004d82:	7dbb      	ldrb	r3, [r7, #22]
 8004d84:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d88:	fb02 f303 	mul.w	r3, r2, r3
 8004d8c:	68ba      	ldr	r2, [r7, #8]
 8004d8e:	4413      	add	r3, r2
 8004d90:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004d94:	1099      	asrs	r1, r3, #2
 8004d96:	7dbb      	ldrb	r3, [r7, #22]
 8004d98:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d9c:	fb02 f303 	mul.w	r3, r2, r3
 8004da0:	68ba      	ldr	r2, [r7, #8]
 8004da2:	441a      	add	r2, r3
 8004da4:	460b      	mov	r3, r1
 8004da6:	f003 0301 	and.w	r3, r3, #1
 8004daa:	b2d9      	uxtb	r1, r3
 8004dac:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004db0:	f361 1345 	bfi	r3, r1, #5, #1
 8004db4:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.otp1_ed = ((ic[curr_ic].stat.rx_data[4] & 0x08) >> 3);
 8004db8:	7dbb      	ldrb	r3, [r7, #22]
 8004dba:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004dbe:	fb02 f303 	mul.w	r3, r2, r3
 8004dc2:	68ba      	ldr	r2, [r7, #8]
 8004dc4:	4413      	add	r3, r2
 8004dc6:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004dca:	10d9      	asrs	r1, r3, #3
 8004dcc:	7dbb      	ldrb	r3, [r7, #22]
 8004dce:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004dd2:	fb02 f303 	mul.w	r3, r2, r3
 8004dd6:	68ba      	ldr	r2, [r7, #8]
 8004dd8:	441a      	add	r2, r3
 8004dda:	460b      	mov	r3, r1
 8004ddc:	f003 0301 	and.w	r3, r3, #1
 8004de0:	b2d9      	uxtb	r1, r3
 8004de2:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004de6:	f361 1304 	bfi	r3, r1, #4, #1
 8004dea:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.vd_uv  = ((ic[curr_ic].stat.rx_data[4] & 0x10) >> 4);
 8004dee:	7dbb      	ldrb	r3, [r7, #22]
 8004df0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004df4:	fb02 f303 	mul.w	r3, r2, r3
 8004df8:	68ba      	ldr	r2, [r7, #8]
 8004dfa:	4413      	add	r3, r2
 8004dfc:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004e00:	1119      	asrs	r1, r3, #4
 8004e02:	7dbb      	ldrb	r3, [r7, #22]
 8004e04:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e08:	fb02 f303 	mul.w	r3, r2, r3
 8004e0c:	68ba      	ldr	r2, [r7, #8]
 8004e0e:	441a      	add	r2, r3
 8004e10:	460b      	mov	r3, r1
 8004e12:	f003 0301 	and.w	r3, r3, #1
 8004e16:	b2d9      	uxtb	r1, r3
 8004e18:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004e1c:	f361 03c3 	bfi	r3, r1, #3, #1
 8004e20:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.vd_ov = ((ic[curr_ic].stat.rx_data[4] & 0x20) >> 5);
 8004e24:	7dbb      	ldrb	r3, [r7, #22]
 8004e26:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e2a:	fb02 f303 	mul.w	r3, r2, r3
 8004e2e:	68ba      	ldr	r2, [r7, #8]
 8004e30:	4413      	add	r3, r2
 8004e32:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004e36:	1159      	asrs	r1, r3, #5
 8004e38:	7dbb      	ldrb	r3, [r7, #22]
 8004e3a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e3e:	fb02 f303 	mul.w	r3, r2, r3
 8004e42:	68ba      	ldr	r2, [r7, #8]
 8004e44:	441a      	add	r2, r3
 8004e46:	460b      	mov	r3, r1
 8004e48:	f003 0301 	and.w	r3, r3, #1
 8004e4c:	b2d9      	uxtb	r1, r3
 8004e4e:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004e52:	f361 0382 	bfi	r3, r1, #2, #1
 8004e56:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.va_uv = ((ic[curr_ic].stat.rx_data[4] & 0x40) >> 6);
 8004e5a:	7dbb      	ldrb	r3, [r7, #22]
 8004e5c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e60:	fb02 f303 	mul.w	r3, r2, r3
 8004e64:	68ba      	ldr	r2, [r7, #8]
 8004e66:	4413      	add	r3, r2
 8004e68:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004e6c:	1199      	asrs	r1, r3, #6
 8004e6e:	7dbb      	ldrb	r3, [r7, #22]
 8004e70:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e74:	fb02 f303 	mul.w	r3, r2, r3
 8004e78:	68ba      	ldr	r2, [r7, #8]
 8004e7a:	441a      	add	r2, r3
 8004e7c:	460b      	mov	r3, r1
 8004e7e:	f003 0301 	and.w	r3, r3, #1
 8004e82:	b2d9      	uxtb	r1, r3
 8004e84:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004e88:	f361 0341 	bfi	r3, r1, #1, #1
 8004e8c:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.va_ov = ((ic[curr_ic].stat.rx_data[4] & 0x80) >> 7);
 8004e90:	7dbb      	ldrb	r3, [r7, #22]
 8004e92:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e96:	fb02 f303 	mul.w	r3, r2, r3
 8004e9a:	68ba      	ldr	r2, [r7, #8]
 8004e9c:	4413      	add	r3, r2
 8004e9e:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004ea2:	09db      	lsrs	r3, r3, #7
 8004ea4:	b2d9      	uxtb	r1, r3
 8004ea6:	7dbb      	ldrb	r3, [r7, #22]
 8004ea8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004eac:	fb02 f303 	mul.w	r3, r2, r3
 8004eb0:	68ba      	ldr	r2, [r7, #8]
 8004eb2:	441a      	add	r2, r3
 8004eb4:	460b      	mov	r3, r1
 8004eb6:	f003 0301 	and.w	r3, r3, #1
 8004eba:	b2d9      	uxtb	r1, r3
 8004ebc:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004ec0:	f361 0300 	bfi	r3, r1, #0, #1
 8004ec4:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.oscchk = (ic[curr_ic].stat.rx_data[5] & 0x01);
 8004ec8:	7dbb      	ldrb	r3, [r7, #22]
 8004eca:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004ece:	fb02 f303 	mul.w	r3, r2, r3
 8004ed2:	68ba      	ldr	r2, [r7, #8]
 8004ed4:	4413      	add	r3, r2
 8004ed6:	f893 1154 	ldrb.w	r1, [r3, #340]	@ 0x154
 8004eda:	7dbb      	ldrb	r3, [r7, #22]
 8004edc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004ee0:	fb02 f303 	mul.w	r3, r2, r3
 8004ee4:	68ba      	ldr	r2, [r7, #8]
 8004ee6:	441a      	add	r2, r3
 8004ee8:	460b      	mov	r3, r1
 8004eea:	f003 0301 	and.w	r3, r3, #1
 8004eee:	b2d9      	uxtb	r1, r3
 8004ef0:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004ef4:	f361 13c7 	bfi	r3, r1, #7, #1
 8004ef8:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.tmodchk = ((ic[curr_ic].stat.rx_data[5] & 0x02) >> 1);
 8004efc:	7dbb      	ldrb	r3, [r7, #22]
 8004efe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f02:	fb02 f303 	mul.w	r3, r2, r3
 8004f06:	68ba      	ldr	r2, [r7, #8]
 8004f08:	4413      	add	r3, r2
 8004f0a:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004f0e:	1059      	asrs	r1, r3, #1
 8004f10:	7dbb      	ldrb	r3, [r7, #22]
 8004f12:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f16:	fb02 f303 	mul.w	r3, r2, r3
 8004f1a:	68ba      	ldr	r2, [r7, #8]
 8004f1c:	441a      	add	r2, r3
 8004f1e:	460b      	mov	r3, r1
 8004f20:	f003 0301 	and.w	r3, r3, #1
 8004f24:	b2d9      	uxtb	r1, r3
 8004f26:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004f2a:	f361 1386 	bfi	r3, r1, #6, #1
 8004f2e:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.thsd = ((ic[curr_ic].stat.rx_data[5] & 0x04) >> 2);
 8004f32:	7dbb      	ldrb	r3, [r7, #22]
 8004f34:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f38:	fb02 f303 	mul.w	r3, r2, r3
 8004f3c:	68ba      	ldr	r2, [r7, #8]
 8004f3e:	4413      	add	r3, r2
 8004f40:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004f44:	1099      	asrs	r1, r3, #2
 8004f46:	7dbb      	ldrb	r3, [r7, #22]
 8004f48:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f4c:	fb02 f303 	mul.w	r3, r2, r3
 8004f50:	68ba      	ldr	r2, [r7, #8]
 8004f52:	441a      	add	r2, r3
 8004f54:	460b      	mov	r3, r1
 8004f56:	f003 0301 	and.w	r3, r3, #1
 8004f5a:	b2d9      	uxtb	r1, r3
 8004f5c:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004f60:	f361 1345 	bfi	r3, r1, #5, #1
 8004f64:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.sleep = ((ic[curr_ic].stat.rx_data[5] & 0x08) >> 3);
 8004f68:	7dbb      	ldrb	r3, [r7, #22]
 8004f6a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f6e:	fb02 f303 	mul.w	r3, r2, r3
 8004f72:	68ba      	ldr	r2, [r7, #8]
 8004f74:	4413      	add	r3, r2
 8004f76:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004f7a:	10d9      	asrs	r1, r3, #3
 8004f7c:	7dbb      	ldrb	r3, [r7, #22]
 8004f7e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f82:	fb02 f303 	mul.w	r3, r2, r3
 8004f86:	68ba      	ldr	r2, [r7, #8]
 8004f88:	441a      	add	r2, r3
 8004f8a:	460b      	mov	r3, r1
 8004f8c:	f003 0301 	and.w	r3, r3, #1
 8004f90:	b2d9      	uxtb	r1, r3
 8004f92:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004f96:	f361 1304 	bfi	r3, r1, #4, #1
 8004f9a:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.spiflt  = ((ic[curr_ic].stat.rx_data[5] & 0x10) >> 4);
 8004f9e:	7dbb      	ldrb	r3, [r7, #22]
 8004fa0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004fa4:	fb02 f303 	mul.w	r3, r2, r3
 8004fa8:	68ba      	ldr	r2, [r7, #8]
 8004faa:	4413      	add	r3, r2
 8004fac:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004fb0:	1119      	asrs	r1, r3, #4
 8004fb2:	7dbb      	ldrb	r3, [r7, #22]
 8004fb4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004fb8:	fb02 f303 	mul.w	r3, r2, r3
 8004fbc:	68ba      	ldr	r2, [r7, #8]
 8004fbe:	441a      	add	r2, r3
 8004fc0:	460b      	mov	r3, r1
 8004fc2:	f003 0301 	and.w	r3, r3, #1
 8004fc6:	b2d9      	uxtb	r1, r3
 8004fc8:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004fcc:	f361 03c3 	bfi	r3, r1, #3, #1
 8004fd0:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.comp = ((ic[curr_ic].stat.rx_data[5] & 0x20) >> 5);
 8004fd4:	7dbb      	ldrb	r3, [r7, #22]
 8004fd6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004fda:	fb02 f303 	mul.w	r3, r2, r3
 8004fde:	68ba      	ldr	r2, [r7, #8]
 8004fe0:	4413      	add	r3, r2
 8004fe2:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004fe6:	1159      	asrs	r1, r3, #5
 8004fe8:	7dbb      	ldrb	r3, [r7, #22]
 8004fea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004fee:	fb02 f303 	mul.w	r3, r2, r3
 8004ff2:	68ba      	ldr	r2, [r7, #8]
 8004ff4:	441a      	add	r2, r3
 8004ff6:	460b      	mov	r3, r1
 8004ff8:	f003 0301 	and.w	r3, r3, #1
 8004ffc:	b2d9      	uxtb	r1, r3
 8004ffe:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8005002:	f361 0382 	bfi	r3, r1, #2, #1
 8005006:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.vdel = ((ic[curr_ic].stat.rx_data[5] & 0x40) >> 6);
 800500a:	7dbb      	ldrb	r3, [r7, #22]
 800500c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005010:	fb02 f303 	mul.w	r3, r2, r3
 8005014:	68ba      	ldr	r2, [r7, #8]
 8005016:	4413      	add	r3, r2
 8005018:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 800501c:	1199      	asrs	r1, r3, #6
 800501e:	7dbb      	ldrb	r3, [r7, #22]
 8005020:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005024:	fb02 f303 	mul.w	r3, r2, r3
 8005028:	68ba      	ldr	r2, [r7, #8]
 800502a:	441a      	add	r2, r3
 800502c:	460b      	mov	r3, r1
 800502e:	f003 0301 	and.w	r3, r3, #1
 8005032:	b2d9      	uxtb	r1, r3
 8005034:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8005038:	f361 0341 	bfi	r3, r1, #1, #1
 800503c:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.vde = ((ic[curr_ic].stat.rx_data[5] & 0x80) >> 7);
 8005040:	7dbb      	ldrb	r3, [r7, #22]
 8005042:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005046:	fb02 f303 	mul.w	r3, r2, r3
 800504a:	68ba      	ldr	r2, [r7, #8]
 800504c:	4413      	add	r3, r2
 800504e:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8005052:	09db      	lsrs	r3, r3, #7
 8005054:	b2d9      	uxtb	r1, r3
 8005056:	7dbb      	ldrb	r3, [r7, #22]
 8005058:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800505c:	fb02 f303 	mul.w	r3, r2, r3
 8005060:	68ba      	ldr	r2, [r7, #8]
 8005062:	441a      	add	r2, r3
 8005064:	460b      	mov	r3, r1
 8005066:	f003 0301 	and.w	r3, r3, #1
 800506a:	b2d9      	uxtb	r1, r3
 800506c:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8005070:	f361 0300 	bfi	r3, r1, #0, #1
 8005074:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005078:	7dbb      	ldrb	r3, [r7, #22]
 800507a:	3301      	adds	r3, #1
 800507c:	75bb      	strb	r3, [r7, #22]
 800507e:	7dba      	ldrb	r2, [r7, #22]
 8005080:	7bfb      	ldrb	r3, [r7, #15]
 8005082:	429a      	cmp	r2, r3
 8005084:	f4ff ae13 	bcc.w	8004cae <adBms6830ParseStatusC+0x18>
  }
}
 8005088:	bf00      	nop
 800508a:	bf00      	nop
 800508c:	3718      	adds	r7, #24
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}

08005092 <adBms6830ParseStatusD>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusD(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8005092:	b580      	push	{r7, lr}
 8005094:	b086      	sub	sp, #24
 8005096:	af00      	add	r7, sp, #0
 8005098:	4603      	mov	r3, r0
 800509a:	60b9      	str	r1, [r7, #8]
 800509c:	607a      	str	r2, [r7, #4]
 800509e:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 80050a0:	2300      	movs	r3, #0
 80050a2:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80050a4:	2300      	movs	r3, #0
 80050a6:	75bb      	strb	r3, [r7, #22]
 80050a8:	e32b      	b.n	8005702 <adBms6830ParseStatusD+0x670>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 80050aa:	7dbb      	ldrb	r3, [r7, #22]
 80050ac:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80050b0:	fb02 f303 	mul.w	r3, r2, r3
 80050b4:	68ba      	ldr	r2, [r7, #8]
 80050b6:	4413      	add	r3, r2
 80050b8:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 80050bc:	7dfb      	ldrb	r3, [r7, #23]
 80050be:	687a      	ldr	r2, [r7, #4]
 80050c0:	4413      	add	r3, r2
 80050c2:	2208      	movs	r2, #8
 80050c4:	4619      	mov	r1, r3
 80050c6:	f00c f842 	bl	801114e <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 80050ca:	7dbb      	ldrb	r3, [r7, #22]
 80050cc:	3301      	adds	r3, #1
 80050ce:	b2db      	uxtb	r3, r3
 80050d0:	00db      	lsls	r3, r3, #3
 80050d2:	75fb      	strb	r3, [r7, #23]
    /* uv, ov bits 1 to 4 status bits */
    ic[curr_ic].statd.c_uv[0] = (ic[curr_ic].stat.rx_data[0] & 0x01);
 80050d4:	7dbb      	ldrb	r3, [r7, #22]
 80050d6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80050da:	fb02 f303 	mul.w	r3, r2, r3
 80050de:	68ba      	ldr	r2, [r7, #8]
 80050e0:	4413      	add	r3, r2
 80050e2:	f893 214f 	ldrb.w	r2, [r3, #335]	@ 0x14f
 80050e6:	7dbb      	ldrb	r3, [r7, #22]
 80050e8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80050ec:	fb01 f303 	mul.w	r3, r1, r3
 80050f0:	68b9      	ldr	r1, [r7, #8]
 80050f2:	440b      	add	r3, r1
 80050f4:	f002 0201 	and.w	r2, r2, #1
 80050f8:	b2d2      	uxtb	r2, r2
 80050fa:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    ic[curr_ic].statd.c_ov[0] = ((ic[curr_ic].stat.rx_data[0] & 0x02) >> 1);
 80050fe:	7dbb      	ldrb	r3, [r7, #22]
 8005100:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005104:	fb02 f303 	mul.w	r3, r2, r3
 8005108:	68ba      	ldr	r2, [r7, #8]
 800510a:	4413      	add	r3, r2
 800510c:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8005110:	105b      	asrs	r3, r3, #1
 8005112:	b2da      	uxtb	r2, r3
 8005114:	7dbb      	ldrb	r3, [r7, #22]
 8005116:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800511a:	fb01 f303 	mul.w	r3, r1, r3
 800511e:	68b9      	ldr	r1, [r7, #8]
 8005120:	440b      	add	r3, r1
 8005122:	f002 0201 	and.w	r2, r2, #1
 8005126:	b2d2      	uxtb	r2, r2
 8005128:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
    ic[curr_ic].statd.c_uv[1] = ((ic[curr_ic].stat.rx_data[0] & 0x04) >> 2);
 800512c:	7dbb      	ldrb	r3, [r7, #22]
 800512e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005132:	fb02 f303 	mul.w	r3, r2, r3
 8005136:	68ba      	ldr	r2, [r7, #8]
 8005138:	4413      	add	r3, r2
 800513a:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 800513e:	109b      	asrs	r3, r3, #2
 8005140:	b2da      	uxtb	r2, r3
 8005142:	7dbb      	ldrb	r3, [r7, #22]
 8005144:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005148:	fb01 f303 	mul.w	r3, r1, r3
 800514c:	68b9      	ldr	r1, [r7, #8]
 800514e:	440b      	add	r3, r1
 8005150:	f002 0201 	and.w	r2, r2, #1
 8005154:	b2d2      	uxtb	r2, r2
 8005156:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
    ic[curr_ic].statd.c_ov[1] = ((ic[curr_ic].stat.rx_data[0] & 0x08) >> 3);
 800515a:	7dbb      	ldrb	r3, [r7, #22]
 800515c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005160:	fb02 f303 	mul.w	r3, r2, r3
 8005164:	68ba      	ldr	r2, [r7, #8]
 8005166:	4413      	add	r3, r2
 8005168:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 800516c:	10db      	asrs	r3, r3, #3
 800516e:	b2da      	uxtb	r2, r3
 8005170:	7dbb      	ldrb	r3, [r7, #22]
 8005172:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005176:	fb01 f303 	mul.w	r3, r1, r3
 800517a:	68b9      	ldr	r1, [r7, #8]
 800517c:	440b      	add	r3, r1
 800517e:	f002 0201 	and.w	r2, r2, #1
 8005182:	b2d2      	uxtb	r2, r2
 8005184:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
    ic[curr_ic].statd.c_uv[2] = ((ic[curr_ic].stat.rx_data[0] & 0x10) >> 4);
 8005188:	7dbb      	ldrb	r3, [r7, #22]
 800518a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800518e:	fb02 f303 	mul.w	r3, r2, r3
 8005192:	68ba      	ldr	r2, [r7, #8]
 8005194:	4413      	add	r3, r2
 8005196:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 800519a:	111b      	asrs	r3, r3, #4
 800519c:	b2da      	uxtb	r2, r3
 800519e:	7dbb      	ldrb	r3, [r7, #22]
 80051a0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80051a4:	fb01 f303 	mul.w	r3, r1, r3
 80051a8:	68b9      	ldr	r1, [r7, #8]
 80051aa:	440b      	add	r3, r1
 80051ac:	f002 0201 	and.w	r2, r2, #1
 80051b0:	b2d2      	uxtb	r2, r2
 80051b2:	f883 20ee 	strb.w	r2, [r3, #238]	@ 0xee
    ic[curr_ic].statd.c_ov[2] = ((ic[curr_ic].stat.rx_data[0] & 0x20) >> 5);
 80051b6:	7dbb      	ldrb	r3, [r7, #22]
 80051b8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80051bc:	fb02 f303 	mul.w	r3, r2, r3
 80051c0:	68ba      	ldr	r2, [r7, #8]
 80051c2:	4413      	add	r3, r2
 80051c4:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 80051c8:	115b      	asrs	r3, r3, #5
 80051ca:	b2da      	uxtb	r2, r3
 80051cc:	7dbb      	ldrb	r3, [r7, #22]
 80051ce:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80051d2:	fb01 f303 	mul.w	r3, r1, r3
 80051d6:	68b9      	ldr	r1, [r7, #8]
 80051d8:	440b      	add	r3, r1
 80051da:	f002 0201 	and.w	r2, r2, #1
 80051de:	b2d2      	uxtb	r2, r2
 80051e0:	f883 20de 	strb.w	r2, [r3, #222]	@ 0xde
    ic[curr_ic].statd.c_uv[3] = ((ic[curr_ic].stat.rx_data[0] & 0x40) >> 6);
 80051e4:	7dbb      	ldrb	r3, [r7, #22]
 80051e6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80051ea:	fb02 f303 	mul.w	r3, r2, r3
 80051ee:	68ba      	ldr	r2, [r7, #8]
 80051f0:	4413      	add	r3, r2
 80051f2:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 80051f6:	119b      	asrs	r3, r3, #6
 80051f8:	b2da      	uxtb	r2, r3
 80051fa:	7dbb      	ldrb	r3, [r7, #22]
 80051fc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005200:	fb01 f303 	mul.w	r3, r1, r3
 8005204:	68b9      	ldr	r1, [r7, #8]
 8005206:	440b      	add	r3, r1
 8005208:	f002 0201 	and.w	r2, r2, #1
 800520c:	b2d2      	uxtb	r2, r2
 800520e:	f883 20ef 	strb.w	r2, [r3, #239]	@ 0xef
    ic[curr_ic].statd.c_ov[3] = ((ic[curr_ic].stat.rx_data[0] & 0x80) >> 7);
 8005212:	7dbb      	ldrb	r3, [r7, #22]
 8005214:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005218:	fb02 f303 	mul.w	r3, r2, r3
 800521c:	68ba      	ldr	r2, [r7, #8]
 800521e:	4413      	add	r3, r2
 8005220:	f893 214f 	ldrb.w	r2, [r3, #335]	@ 0x14f
 8005224:	7dbb      	ldrb	r3, [r7, #22]
 8005226:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800522a:	fb01 f303 	mul.w	r3, r1, r3
 800522e:	68b9      	ldr	r1, [r7, #8]
 8005230:	440b      	add	r3, r1
 8005232:	09d2      	lsrs	r2, r2, #7
 8005234:	b2d2      	uxtb	r2, r2
 8005236:	f883 20df 	strb.w	r2, [r3, #223]	@ 0xdf
    /* uv, ov bits 5 to 8 status bits */
    ic[curr_ic].statd.c_uv[4] = (ic[curr_ic].stat.rx_data[1] & 0x01);
 800523a:	7dbb      	ldrb	r3, [r7, #22]
 800523c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005240:	fb02 f303 	mul.w	r3, r2, r3
 8005244:	68ba      	ldr	r2, [r7, #8]
 8005246:	4413      	add	r3, r2
 8005248:	f893 2150 	ldrb.w	r2, [r3, #336]	@ 0x150
 800524c:	7dbb      	ldrb	r3, [r7, #22]
 800524e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005252:	fb01 f303 	mul.w	r3, r1, r3
 8005256:	68b9      	ldr	r1, [r7, #8]
 8005258:	440b      	add	r3, r1
 800525a:	f002 0201 	and.w	r2, r2, #1
 800525e:	b2d2      	uxtb	r2, r2
 8005260:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
    ic[curr_ic].statd.c_ov[4] = ((ic[curr_ic].stat.rx_data[1] & 0x02) >> 1);
 8005264:	7dbb      	ldrb	r3, [r7, #22]
 8005266:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800526a:	fb02 f303 	mul.w	r3, r2, r3
 800526e:	68ba      	ldr	r2, [r7, #8]
 8005270:	4413      	add	r3, r2
 8005272:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8005276:	105b      	asrs	r3, r3, #1
 8005278:	b2da      	uxtb	r2, r3
 800527a:	7dbb      	ldrb	r3, [r7, #22]
 800527c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005280:	fb01 f303 	mul.w	r3, r1, r3
 8005284:	68b9      	ldr	r1, [r7, #8]
 8005286:	440b      	add	r3, r1
 8005288:	f002 0201 	and.w	r2, r2, #1
 800528c:	b2d2      	uxtb	r2, r2
 800528e:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
    ic[curr_ic].statd.c_uv[5] = ((ic[curr_ic].stat.rx_data[1] & 0x04) >> 2);
 8005292:	7dbb      	ldrb	r3, [r7, #22]
 8005294:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005298:	fb02 f303 	mul.w	r3, r2, r3
 800529c:	68ba      	ldr	r2, [r7, #8]
 800529e:	4413      	add	r3, r2
 80052a0:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80052a4:	109b      	asrs	r3, r3, #2
 80052a6:	b2da      	uxtb	r2, r3
 80052a8:	7dbb      	ldrb	r3, [r7, #22]
 80052aa:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80052ae:	fb01 f303 	mul.w	r3, r1, r3
 80052b2:	68b9      	ldr	r1, [r7, #8]
 80052b4:	440b      	add	r3, r1
 80052b6:	f002 0201 	and.w	r2, r2, #1
 80052ba:	b2d2      	uxtb	r2, r2
 80052bc:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
    ic[curr_ic].statd.c_ov[5] = ((ic[curr_ic].stat.rx_data[1] & 0x08) >> 3);
 80052c0:	7dbb      	ldrb	r3, [r7, #22]
 80052c2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80052c6:	fb02 f303 	mul.w	r3, r2, r3
 80052ca:	68ba      	ldr	r2, [r7, #8]
 80052cc:	4413      	add	r3, r2
 80052ce:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80052d2:	10db      	asrs	r3, r3, #3
 80052d4:	b2da      	uxtb	r2, r3
 80052d6:	7dbb      	ldrb	r3, [r7, #22]
 80052d8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80052dc:	fb01 f303 	mul.w	r3, r1, r3
 80052e0:	68b9      	ldr	r1, [r7, #8]
 80052e2:	440b      	add	r3, r1
 80052e4:	f002 0201 	and.w	r2, r2, #1
 80052e8:	b2d2      	uxtb	r2, r2
 80052ea:	f883 20e1 	strb.w	r2, [r3, #225]	@ 0xe1
    ic[curr_ic].statd.c_uv[6] = ((ic[curr_ic].stat.rx_data[1] & 0x10) >> 4);
 80052ee:	7dbb      	ldrb	r3, [r7, #22]
 80052f0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80052f4:	fb02 f303 	mul.w	r3, r2, r3
 80052f8:	68ba      	ldr	r2, [r7, #8]
 80052fa:	4413      	add	r3, r2
 80052fc:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8005300:	111b      	asrs	r3, r3, #4
 8005302:	b2da      	uxtb	r2, r3
 8005304:	7dbb      	ldrb	r3, [r7, #22]
 8005306:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800530a:	fb01 f303 	mul.w	r3, r1, r3
 800530e:	68b9      	ldr	r1, [r7, #8]
 8005310:	440b      	add	r3, r1
 8005312:	f002 0201 	and.w	r2, r2, #1
 8005316:	b2d2      	uxtb	r2, r2
 8005318:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2
    ic[curr_ic].statd.c_ov[6] = ((ic[curr_ic].stat.rx_data[1] & 0x20) >> 5);
 800531c:	7dbb      	ldrb	r3, [r7, #22]
 800531e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005322:	fb02 f303 	mul.w	r3, r2, r3
 8005326:	68ba      	ldr	r2, [r7, #8]
 8005328:	4413      	add	r3, r2
 800532a:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 800532e:	115b      	asrs	r3, r3, #5
 8005330:	b2da      	uxtb	r2, r3
 8005332:	7dbb      	ldrb	r3, [r7, #22]
 8005334:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005338:	fb01 f303 	mul.w	r3, r1, r3
 800533c:	68b9      	ldr	r1, [r7, #8]
 800533e:	440b      	add	r3, r1
 8005340:	f002 0201 	and.w	r2, r2, #1
 8005344:	b2d2      	uxtb	r2, r2
 8005346:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
    ic[curr_ic].statd.c_uv[7] = ((ic[curr_ic].stat.rx_data[1] & 0x40) >> 6);
 800534a:	7dbb      	ldrb	r3, [r7, #22]
 800534c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005350:	fb02 f303 	mul.w	r3, r2, r3
 8005354:	68ba      	ldr	r2, [r7, #8]
 8005356:	4413      	add	r3, r2
 8005358:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 800535c:	119b      	asrs	r3, r3, #6
 800535e:	b2da      	uxtb	r2, r3
 8005360:	7dbb      	ldrb	r3, [r7, #22]
 8005362:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005366:	fb01 f303 	mul.w	r3, r1, r3
 800536a:	68b9      	ldr	r1, [r7, #8]
 800536c:	440b      	add	r3, r1
 800536e:	f002 0201 	and.w	r2, r2, #1
 8005372:	b2d2      	uxtb	r2, r2
 8005374:	f883 20f3 	strb.w	r2, [r3, #243]	@ 0xf3
    ic[curr_ic].statd.c_ov[7] = ((ic[curr_ic].stat.rx_data[1] & 0x80) >> 7);
 8005378:	7dbb      	ldrb	r3, [r7, #22]
 800537a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800537e:	fb02 f303 	mul.w	r3, r2, r3
 8005382:	68ba      	ldr	r2, [r7, #8]
 8005384:	4413      	add	r3, r2
 8005386:	f893 2150 	ldrb.w	r2, [r3, #336]	@ 0x150
 800538a:	7dbb      	ldrb	r3, [r7, #22]
 800538c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005390:	fb01 f303 	mul.w	r3, r1, r3
 8005394:	68b9      	ldr	r1, [r7, #8]
 8005396:	440b      	add	r3, r1
 8005398:	09d2      	lsrs	r2, r2, #7
 800539a:	b2d2      	uxtb	r2, r2
 800539c:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
    /* uv, ov bits 9 to 12 status bits */
    ic[curr_ic].statd.c_uv[8] = (ic[curr_ic].stat.rx_data[2] & 0x01);
 80053a0:	7dbb      	ldrb	r3, [r7, #22]
 80053a2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80053a6:	fb02 f303 	mul.w	r3, r2, r3
 80053aa:	68ba      	ldr	r2, [r7, #8]
 80053ac:	4413      	add	r3, r2
 80053ae:	f893 2151 	ldrb.w	r2, [r3, #337]	@ 0x151
 80053b2:	7dbb      	ldrb	r3, [r7, #22]
 80053b4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80053b8:	fb01 f303 	mul.w	r3, r1, r3
 80053bc:	68b9      	ldr	r1, [r7, #8]
 80053be:	440b      	add	r3, r1
 80053c0:	f002 0201 	and.w	r2, r2, #1
 80053c4:	b2d2      	uxtb	r2, r2
 80053c6:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
    ic[curr_ic].statd.c_ov[8] = ((ic[curr_ic].stat.rx_data[2] & 0x02) >> 1);
 80053ca:	7dbb      	ldrb	r3, [r7, #22]
 80053cc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80053d0:	fb02 f303 	mul.w	r3, r2, r3
 80053d4:	68ba      	ldr	r2, [r7, #8]
 80053d6:	4413      	add	r3, r2
 80053d8:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 80053dc:	105b      	asrs	r3, r3, #1
 80053de:	b2da      	uxtb	r2, r3
 80053e0:	7dbb      	ldrb	r3, [r7, #22]
 80053e2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80053e6:	fb01 f303 	mul.w	r3, r1, r3
 80053ea:	68b9      	ldr	r1, [r7, #8]
 80053ec:	440b      	add	r3, r1
 80053ee:	f002 0201 	and.w	r2, r2, #1
 80053f2:	b2d2      	uxtb	r2, r2
 80053f4:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
    ic[curr_ic].statd.c_uv[9] = ((ic[curr_ic].stat.rx_data[2] & 0x04) >> 2);
 80053f8:	7dbb      	ldrb	r3, [r7, #22]
 80053fa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80053fe:	fb02 f303 	mul.w	r3, r2, r3
 8005402:	68ba      	ldr	r2, [r7, #8]
 8005404:	4413      	add	r3, r2
 8005406:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 800540a:	109b      	asrs	r3, r3, #2
 800540c:	b2da      	uxtb	r2, r3
 800540e:	7dbb      	ldrb	r3, [r7, #22]
 8005410:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005414:	fb01 f303 	mul.w	r3, r1, r3
 8005418:	68b9      	ldr	r1, [r7, #8]
 800541a:	440b      	add	r3, r1
 800541c:	f002 0201 	and.w	r2, r2, #1
 8005420:	b2d2      	uxtb	r2, r2
 8005422:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
    ic[curr_ic].statd.c_ov[9] = ((ic[curr_ic].stat.rx_data[2] & 0x08) >> 3);
 8005426:	7dbb      	ldrb	r3, [r7, #22]
 8005428:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800542c:	fb02 f303 	mul.w	r3, r2, r3
 8005430:	68ba      	ldr	r2, [r7, #8]
 8005432:	4413      	add	r3, r2
 8005434:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8005438:	10db      	asrs	r3, r3, #3
 800543a:	b2da      	uxtb	r2, r3
 800543c:	7dbb      	ldrb	r3, [r7, #22]
 800543e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005442:	fb01 f303 	mul.w	r3, r1, r3
 8005446:	68b9      	ldr	r1, [r7, #8]
 8005448:	440b      	add	r3, r1
 800544a:	f002 0201 	and.w	r2, r2, #1
 800544e:	b2d2      	uxtb	r2, r2
 8005450:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
    ic[curr_ic].statd.c_uv[10] = ((ic[curr_ic].stat.rx_data[2] & 0x10) >> 4);
 8005454:	7dbb      	ldrb	r3, [r7, #22]
 8005456:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800545a:	fb02 f303 	mul.w	r3, r2, r3
 800545e:	68ba      	ldr	r2, [r7, #8]
 8005460:	4413      	add	r3, r2
 8005462:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8005466:	111b      	asrs	r3, r3, #4
 8005468:	b2da      	uxtb	r2, r3
 800546a:	7dbb      	ldrb	r3, [r7, #22]
 800546c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005470:	fb01 f303 	mul.w	r3, r1, r3
 8005474:	68b9      	ldr	r1, [r7, #8]
 8005476:	440b      	add	r3, r1
 8005478:	f002 0201 	and.w	r2, r2, #1
 800547c:	b2d2      	uxtb	r2, r2
 800547e:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
    ic[curr_ic].statd.c_ov[10] = ((ic[curr_ic].stat.rx_data[2] & 0x20) >> 5);
 8005482:	7dbb      	ldrb	r3, [r7, #22]
 8005484:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005488:	fb02 f303 	mul.w	r3, r2, r3
 800548c:	68ba      	ldr	r2, [r7, #8]
 800548e:	4413      	add	r3, r2
 8005490:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8005494:	115b      	asrs	r3, r3, #5
 8005496:	b2da      	uxtb	r2, r3
 8005498:	7dbb      	ldrb	r3, [r7, #22]
 800549a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800549e:	fb01 f303 	mul.w	r3, r1, r3
 80054a2:	68b9      	ldr	r1, [r7, #8]
 80054a4:	440b      	add	r3, r1
 80054a6:	f002 0201 	and.w	r2, r2, #1
 80054aa:	b2d2      	uxtb	r2, r2
 80054ac:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
    ic[curr_ic].statd.c_uv[11] = ((ic[curr_ic].stat.rx_data[2] & 0x40) >> 6);
 80054b0:	7dbb      	ldrb	r3, [r7, #22]
 80054b2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80054b6:	fb02 f303 	mul.w	r3, r2, r3
 80054ba:	68ba      	ldr	r2, [r7, #8]
 80054bc:	4413      	add	r3, r2
 80054be:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 80054c2:	119b      	asrs	r3, r3, #6
 80054c4:	b2da      	uxtb	r2, r3
 80054c6:	7dbb      	ldrb	r3, [r7, #22]
 80054c8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80054cc:	fb01 f303 	mul.w	r3, r1, r3
 80054d0:	68b9      	ldr	r1, [r7, #8]
 80054d2:	440b      	add	r3, r1
 80054d4:	f002 0201 	and.w	r2, r2, #1
 80054d8:	b2d2      	uxtb	r2, r2
 80054da:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
    ic[curr_ic].statd.c_ov[11] = ((ic[curr_ic].stat.rx_data[2] & 0x80) >> 7);
 80054de:	7dbb      	ldrb	r3, [r7, #22]
 80054e0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80054e4:	fb02 f303 	mul.w	r3, r2, r3
 80054e8:	68ba      	ldr	r2, [r7, #8]
 80054ea:	4413      	add	r3, r2
 80054ec:	f893 2151 	ldrb.w	r2, [r3, #337]	@ 0x151
 80054f0:	7dbb      	ldrb	r3, [r7, #22]
 80054f2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80054f6:	fb01 f303 	mul.w	r3, r1, r3
 80054fa:	68b9      	ldr	r1, [r7, #8]
 80054fc:	440b      	add	r3, r1
 80054fe:	09d2      	lsrs	r2, r2, #7
 8005500:	b2d2      	uxtb	r2, r2
 8005502:	f883 20e7 	strb.w	r2, [r3, #231]	@ 0xe7
    /* uv, ov bits 13 to 16 status bits */
    ic[curr_ic].statd.c_uv[12] = (ic[curr_ic].stat.rx_data[3] & 0x01);
 8005506:	7dbb      	ldrb	r3, [r7, #22]
 8005508:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800550c:	fb02 f303 	mul.w	r3, r2, r3
 8005510:	68ba      	ldr	r2, [r7, #8]
 8005512:	4413      	add	r3, r2
 8005514:	f893 2152 	ldrb.w	r2, [r3, #338]	@ 0x152
 8005518:	7dbb      	ldrb	r3, [r7, #22]
 800551a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800551e:	fb01 f303 	mul.w	r3, r1, r3
 8005522:	68b9      	ldr	r1, [r7, #8]
 8005524:	440b      	add	r3, r1
 8005526:	f002 0201 	and.w	r2, r2, #1
 800552a:	b2d2      	uxtb	r2, r2
 800552c:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
    ic[curr_ic].statd.c_ov[12] = ((ic[curr_ic].stat.rx_data[3] & 0x02) >> 1);
 8005530:	7dbb      	ldrb	r3, [r7, #22]
 8005532:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005536:	fb02 f303 	mul.w	r3, r2, r3
 800553a:	68ba      	ldr	r2, [r7, #8]
 800553c:	4413      	add	r3, r2
 800553e:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8005542:	105b      	asrs	r3, r3, #1
 8005544:	b2da      	uxtb	r2, r3
 8005546:	7dbb      	ldrb	r3, [r7, #22]
 8005548:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800554c:	fb01 f303 	mul.w	r3, r1, r3
 8005550:	68b9      	ldr	r1, [r7, #8]
 8005552:	440b      	add	r3, r1
 8005554:	f002 0201 	and.w	r2, r2, #1
 8005558:	b2d2      	uxtb	r2, r2
 800555a:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
    ic[curr_ic].statd.c_uv[13] = ((ic[curr_ic].stat.rx_data[3] & 0x04) >> 2);
 800555e:	7dbb      	ldrb	r3, [r7, #22]
 8005560:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005564:	fb02 f303 	mul.w	r3, r2, r3
 8005568:	68ba      	ldr	r2, [r7, #8]
 800556a:	4413      	add	r3, r2
 800556c:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8005570:	109b      	asrs	r3, r3, #2
 8005572:	b2da      	uxtb	r2, r3
 8005574:	7dbb      	ldrb	r3, [r7, #22]
 8005576:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800557a:	fb01 f303 	mul.w	r3, r1, r3
 800557e:	68b9      	ldr	r1, [r7, #8]
 8005580:	440b      	add	r3, r1
 8005582:	f002 0201 	and.w	r2, r2, #1
 8005586:	b2d2      	uxtb	r2, r2
 8005588:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
    ic[curr_ic].statd.c_ov[13] = ((ic[curr_ic].stat.rx_data[3] & 0x08) >> 3);
 800558c:	7dbb      	ldrb	r3, [r7, #22]
 800558e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005592:	fb02 f303 	mul.w	r3, r2, r3
 8005596:	68ba      	ldr	r2, [r7, #8]
 8005598:	4413      	add	r3, r2
 800559a:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 800559e:	10db      	asrs	r3, r3, #3
 80055a0:	b2da      	uxtb	r2, r3
 80055a2:	7dbb      	ldrb	r3, [r7, #22]
 80055a4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80055a8:	fb01 f303 	mul.w	r3, r1, r3
 80055ac:	68b9      	ldr	r1, [r7, #8]
 80055ae:	440b      	add	r3, r1
 80055b0:	f002 0201 	and.w	r2, r2, #1
 80055b4:	b2d2      	uxtb	r2, r2
 80055b6:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
    ic[curr_ic].statd.c_uv[14] = ((ic[curr_ic].stat.rx_data[3] & 0x10) >> 4);
 80055ba:	7dbb      	ldrb	r3, [r7, #22]
 80055bc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80055c0:	fb02 f303 	mul.w	r3, r2, r3
 80055c4:	68ba      	ldr	r2, [r7, #8]
 80055c6:	4413      	add	r3, r2
 80055c8:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 80055cc:	111b      	asrs	r3, r3, #4
 80055ce:	b2da      	uxtb	r2, r3
 80055d0:	7dbb      	ldrb	r3, [r7, #22]
 80055d2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80055d6:	fb01 f303 	mul.w	r3, r1, r3
 80055da:	68b9      	ldr	r1, [r7, #8]
 80055dc:	440b      	add	r3, r1
 80055de:	f002 0201 	and.w	r2, r2, #1
 80055e2:	b2d2      	uxtb	r2, r2
 80055e4:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
    ic[curr_ic].statd.c_ov[14] = ((ic[curr_ic].stat.rx_data[3] & 0x20) >> 5);
 80055e8:	7dbb      	ldrb	r3, [r7, #22]
 80055ea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80055ee:	fb02 f303 	mul.w	r3, r2, r3
 80055f2:	68ba      	ldr	r2, [r7, #8]
 80055f4:	4413      	add	r3, r2
 80055f6:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 80055fa:	115b      	asrs	r3, r3, #5
 80055fc:	b2da      	uxtb	r2, r3
 80055fe:	7dbb      	ldrb	r3, [r7, #22]
 8005600:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005604:	fb01 f303 	mul.w	r3, r1, r3
 8005608:	68b9      	ldr	r1, [r7, #8]
 800560a:	440b      	add	r3, r1
 800560c:	f002 0201 	and.w	r2, r2, #1
 8005610:	b2d2      	uxtb	r2, r2
 8005612:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
    ic[curr_ic].statd.c_uv[15] = ((ic[curr_ic].stat.rx_data[3] & 0x40) >> 6);
 8005616:	7dbb      	ldrb	r3, [r7, #22]
 8005618:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800561c:	fb02 f303 	mul.w	r3, r2, r3
 8005620:	68ba      	ldr	r2, [r7, #8]
 8005622:	4413      	add	r3, r2
 8005624:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8005628:	119b      	asrs	r3, r3, #6
 800562a:	b2da      	uxtb	r2, r3
 800562c:	7dbb      	ldrb	r3, [r7, #22]
 800562e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005632:	fb01 f303 	mul.w	r3, r1, r3
 8005636:	68b9      	ldr	r1, [r7, #8]
 8005638:	440b      	add	r3, r1
 800563a:	f002 0201 	and.w	r2, r2, #1
 800563e:	b2d2      	uxtb	r2, r2
 8005640:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
    ic[curr_ic].statd.c_ov[15] = ((ic[curr_ic].stat.rx_data[3] & 0x80) >> 7);
 8005644:	7dbb      	ldrb	r3, [r7, #22]
 8005646:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800564a:	fb02 f303 	mul.w	r3, r2, r3
 800564e:	68ba      	ldr	r2, [r7, #8]
 8005650:	4413      	add	r3, r2
 8005652:	f893 2152 	ldrb.w	r2, [r3, #338]	@ 0x152
 8005656:	7dbb      	ldrb	r3, [r7, #22]
 8005658:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800565c:	fb01 f303 	mul.w	r3, r1, r3
 8005660:	68b9      	ldr	r1, [r7, #8]
 8005662:	440b      	add	r3, r1
 8005664:	09d2      	lsrs	r2, r2, #7
 8005666:	b2d2      	uxtb	r2, r2
 8005668:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
    /* ct and cts */
    ic[curr_ic].statd.cts = (ic[curr_ic].stat.rx_data[4] & 0x03);
 800566c:	7dbb      	ldrb	r3, [r7, #22]
 800566e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005672:	fb02 f303 	mul.w	r3, r2, r3
 8005676:	68ba      	ldr	r2, [r7, #8]
 8005678:	4413      	add	r3, r2
 800567a:	f893 1153 	ldrb.w	r1, [r3, #339]	@ 0x153
 800567e:	7dbb      	ldrb	r3, [r7, #22]
 8005680:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005684:	fb02 f303 	mul.w	r3, r2, r3
 8005688:	68ba      	ldr	r2, [r7, #8]
 800568a:	441a      	add	r2, r3
 800568c:	460b      	mov	r3, r1
 800568e:	f003 0303 	and.w	r3, r3, #3
 8005692:	b2d9      	uxtb	r1, r3
 8005694:	f892 30fc 	ldrb.w	r3, [r2, #252]	@ 0xfc
 8005698:	f361 1387 	bfi	r3, r1, #6, #2
 800569c:	f882 30fc 	strb.w	r3, [r2, #252]	@ 0xfc
    ic[curr_ic].statd.ct = ((ic[curr_ic].stat.rx_data[4] & 0xFC) >> 2);
 80056a0:	7dbb      	ldrb	r3, [r7, #22]
 80056a2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80056a6:	fb02 f303 	mul.w	r3, r2, r3
 80056aa:	68ba      	ldr	r2, [r7, #8]
 80056ac:	4413      	add	r3, r2
 80056ae:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 80056b2:	089b      	lsrs	r3, r3, #2
 80056b4:	b2d9      	uxtb	r1, r3
 80056b6:	7dbb      	ldrb	r3, [r7, #22]
 80056b8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80056bc:	fb02 f303 	mul.w	r3, r2, r3
 80056c0:	68ba      	ldr	r2, [r7, #8]
 80056c2:	441a      	add	r2, r3
 80056c4:	460b      	mov	r3, r1
 80056c6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80056ca:	b2d9      	uxtb	r1, r3
 80056cc:	f892 30fc 	ldrb.w	r3, [r2, #252]	@ 0xfc
 80056d0:	f361 0305 	bfi	r3, r1, #0, #6
 80056d4:	f882 30fc 	strb.w	r3, [r2, #252]	@ 0xfc
    /* oc_cntr */
    ic[curr_ic].statd.oc_cntr = (ic[curr_ic].stat.rx_data[5] & 0xFF);
 80056d8:	7dbb      	ldrb	r3, [r7, #22]
 80056da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80056de:	fb02 f303 	mul.w	r3, r2, r3
 80056e2:	68ba      	ldr	r2, [r7, #8]
 80056e4:	441a      	add	r2, r3
 80056e6:	7dbb      	ldrb	r3, [r7, #22]
 80056e8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80056ec:	fb01 f303 	mul.w	r3, r1, r3
 80056f0:	68b9      	ldr	r1, [r7, #8]
 80056f2:	440b      	add	r3, r1
 80056f4:	f892 2154 	ldrb.w	r2, [r2, #340]	@ 0x154
 80056f8:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80056fc:	7dbb      	ldrb	r3, [r7, #22]
 80056fe:	3301      	adds	r3, #1
 8005700:	75bb      	strb	r3, [r7, #22]
 8005702:	7dba      	ldrb	r2, [r7, #22]
 8005704:	7bfb      	ldrb	r3, [r7, #15]
 8005706:	429a      	cmp	r2, r3
 8005708:	f4ff accf 	bcc.w	80050aa <adBms6830ParseStatusD+0x18>
  }
}
 800570c:	bf00      	nop
 800570e:	bf00      	nop
 8005710:	3718      	adds	r7, #24
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}

08005716 <adBms6830ParseStatusE>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusE(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8005716:	b580      	push	{r7, lr}
 8005718:	b086      	sub	sp, #24
 800571a:	af00      	add	r7, sp, #0
 800571c:	4603      	mov	r3, r0
 800571e:	60b9      	str	r1, [r7, #8]
 8005720:	607a      	str	r2, [r7, #4]
 8005722:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005724:	2300      	movs	r3, #0
 8005726:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005728:	2300      	movs	r3, #0
 800572a:	75bb      	strb	r3, [r7, #22]
 800572c:	e05e      	b.n	80057ec <adBms6830ParseStatusE+0xd6>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 800572e:	7dbb      	ldrb	r3, [r7, #22]
 8005730:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005734:	fb02 f303 	mul.w	r3, r2, r3
 8005738:	68ba      	ldr	r2, [r7, #8]
 800573a:	4413      	add	r3, r2
 800573c:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 8005740:	7dfb      	ldrb	r3, [r7, #23]
 8005742:	687a      	ldr	r2, [r7, #4]
 8005744:	4413      	add	r3, r2
 8005746:	2208      	movs	r2, #8
 8005748:	4619      	mov	r1, r3
 800574a:	f00b fd00 	bl	801114e <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 800574e:	7dbb      	ldrb	r3, [r7, #22]
 8005750:	3301      	adds	r3, #1
 8005752:	b2db      	uxtb	r3, r3
 8005754:	00db      	lsls	r3, r3, #3
 8005756:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].state.gpi   = ((ic[curr_ic].stat.rx_data[4] + ((ic[curr_ic].stat.rx_data[5] & 0x03) << 8)));
 8005758:	7dbb      	ldrb	r3, [r7, #22]
 800575a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800575e:	fb02 f303 	mul.w	r3, r2, r3
 8005762:	68ba      	ldr	r2, [r7, #8]
 8005764:	4413      	add	r3, r2
 8005766:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 800576a:	4619      	mov	r1, r3
 800576c:	7dbb      	ldrb	r3, [r7, #22]
 800576e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005772:	fb02 f303 	mul.w	r3, r2, r3
 8005776:	68ba      	ldr	r2, [r7, #8]
 8005778:	4413      	add	r3, r2
 800577a:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 800577e:	021b      	lsls	r3, r3, #8
 8005780:	b29b      	uxth	r3, r3
 8005782:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005786:	b29b      	uxth	r3, r3
 8005788:	440b      	add	r3, r1
 800578a:	b299      	uxth	r1, r3
 800578c:	7dbb      	ldrb	r3, [r7, #22]
 800578e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005792:	fb02 f303 	mul.w	r3, r2, r3
 8005796:	68ba      	ldr	r2, [r7, #8]
 8005798:	441a      	add	r2, r3
 800579a:	460b      	mov	r3, r1
 800579c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80057a0:	b299      	uxth	r1, r3
 80057a2:	f8b2 30fe 	ldrh.w	r3, [r2, #254]	@ 0xfe
 80057a6:	f361 0309 	bfi	r3, r1, #0, #10
 80057aa:	f8a2 30fe 	strh.w	r3, [r2, #254]	@ 0xfe
    ic[curr_ic].state.rev = ((ic[curr_ic].stat.rx_data[5] & 0xF0) >> 4);
 80057ae:	7dbb      	ldrb	r3, [r7, #22]
 80057b0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80057b4:	fb02 f303 	mul.w	r3, r2, r3
 80057b8:	68ba      	ldr	r2, [r7, #8]
 80057ba:	4413      	add	r3, r2
 80057bc:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 80057c0:	091b      	lsrs	r3, r3, #4
 80057c2:	b2d9      	uxtb	r1, r3
 80057c4:	7dbb      	ldrb	r3, [r7, #22]
 80057c6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80057ca:	fb02 f303 	mul.w	r3, r2, r3
 80057ce:	68ba      	ldr	r2, [r7, #8]
 80057d0:	441a      	add	r2, r3
 80057d2:	460b      	mov	r3, r1
 80057d4:	f003 030f 	and.w	r3, r3, #15
 80057d8:	b2d9      	uxtb	r1, r3
 80057da:	f892 30ff 	ldrb.w	r3, [r2, #255]	@ 0xff
 80057de:	f361 0385 	bfi	r3, r1, #2, #4
 80057e2:	f882 30ff 	strb.w	r3, [r2, #255]	@ 0xff
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80057e6:	7dbb      	ldrb	r3, [r7, #22]
 80057e8:	3301      	adds	r3, #1
 80057ea:	75bb      	strb	r3, [r7, #22]
 80057ec:	7dba      	ldrb	r2, [r7, #22]
 80057ee:	7bfb      	ldrb	r3, [r7, #15]
 80057f0:	429a      	cmp	r2, r3
 80057f2:	d39c      	bcc.n	800572e <adBms6830ParseStatusE+0x18>
  }
}
 80057f4:	bf00      	nop
 80057f6:	bf00      	nop
 80057f8:	3718      	adds	r7, #24
 80057fa:	46bd      	mov	sp, r7
 80057fc:	bd80      	pop	{r7, pc}
	...

08005800 <adBms6830ParseStatus>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatus(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *data)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b088      	sub	sp, #32
 8005804:	af00      	add	r7, sp, #0
 8005806:	60b9      	str	r1, [r7, #8]
 8005808:	607b      	str	r3, [r7, #4]
 800580a:	4603      	mov	r3, r0
 800580c:	73fb      	strb	r3, [r7, #15]
 800580e:	4613      	mov	r3, r2
 8005810:	73bb      	strb	r3, [r7, #14]
  uint8_t statc[RX_DATA], state[RX_DATA];
  switch (grp)
 8005812:	7bbb      	ldrb	r3, [r7, #14]
 8005814:	2b05      	cmp	r3, #5
 8005816:	d868      	bhi.n	80058ea <adBms6830ParseStatus+0xea>
 8005818:	a201      	add	r2, pc, #4	@ (adr r2, 8005820 <adBms6830ParseStatus+0x20>)
 800581a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800581e:	bf00      	nop
 8005820:	0800587f 	.word	0x0800587f
 8005824:	08005839 	.word	0x08005839
 8005828:	08005847 	.word	0x08005847
 800582c:	08005855 	.word	0x08005855
 8005830:	08005863 	.word	0x08005863
 8005834:	08005871 	.word	0x08005871
  {
    case A: /* Status Register group A */
      adBms6830ParseStatusA(tIC, &ic[0], &data[0]);
 8005838:	7bfb      	ldrb	r3, [r7, #15]
 800583a:	687a      	ldr	r2, [r7, #4]
 800583c:	68b9      	ldr	r1, [r7, #8]
 800583e:	4618      	mov	r0, r3
 8005840:	f7ff f908 	bl	8004a54 <adBms6830ParseStatusA>
      break;
 8005844:	e052      	b.n	80058ec <adBms6830ParseStatus+0xec>

    case B: /* Status Register group B */
      adBms6830ParseStatusB(tIC, &ic[0], &data[0]);
 8005846:	7bfb      	ldrb	r3, [r7, #15]
 8005848:	687a      	ldr	r2, [r7, #4]
 800584a:	68b9      	ldr	r1, [r7, #8]
 800584c:	4618      	mov	r0, r3
 800584e:	f7ff f995 	bl	8004b7c <adBms6830ParseStatusB>
      break;
 8005852:	e04b      	b.n	80058ec <adBms6830ParseStatus+0xec>

    case C: /* Status Register group C */
      adBms6830ParseStatusC(tIC, &ic[0], &data[0]);
 8005854:	7bfb      	ldrb	r3, [r7, #15]
 8005856:	687a      	ldr	r2, [r7, #4]
 8005858:	68b9      	ldr	r1, [r7, #8]
 800585a:	4618      	mov	r0, r3
 800585c:	f7ff fa1b 	bl	8004c96 <adBms6830ParseStatusC>
      break;
 8005860:	e044      	b.n	80058ec <adBms6830ParseStatus+0xec>

    case D: /* Status Register group D */
      adBms6830ParseStatusD(tIC, &ic[0], &data[0]);
 8005862:	7bfb      	ldrb	r3, [r7, #15]
 8005864:	687a      	ldr	r2, [r7, #4]
 8005866:	68b9      	ldr	r1, [r7, #8]
 8005868:	4618      	mov	r0, r3
 800586a:	f7ff fc12 	bl	8005092 <adBms6830ParseStatusD>
      break;
 800586e:	e03d      	b.n	80058ec <adBms6830ParseStatus+0xec>

    case E: /* Status Register group E */
      adBms6830ParseStatusE(tIC, &ic[0], &data[0]);
 8005870:	7bfb      	ldrb	r3, [r7, #15]
 8005872:	687a      	ldr	r2, [r7, #4]
 8005874:	68b9      	ldr	r1, [r7, #8]
 8005876:	4618      	mov	r0, r3
 8005878:	f7ff ff4d 	bl	8005716 <adBms6830ParseStatusE>
      break;
 800587c:	e036      	b.n	80058ec <adBms6830ParseStatus+0xec>

    case ALL_GRP: /* Status Register group ALL */
      /* Status A base address data[0] index */
      adBms6830ParseStatusA(tIC, &ic[0], &data[0]);
 800587e:	7bfb      	ldrb	r3, [r7, #15]
 8005880:	687a      	ldr	r2, [r7, #4]
 8005882:	68b9      	ldr	r1, [r7, #8]
 8005884:	4618      	mov	r0, r3
 8005886:	f7ff f8e5 	bl	8004a54 <adBms6830ParseStatusA>
      /* Status B base address data[6] index */
      adBms6830ParseStatusB(tIC, &ic[0], &data[6]);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	1d9a      	adds	r2, r3, #6
 800588e:	7bfb      	ldrb	r3, [r7, #15]
 8005890:	68b9      	ldr	r1, [r7, #8]
 8005892:	4618      	mov	r0, r3
 8005894:	f7ff f972 	bl	8004b7c <adBms6830ParseStatusB>
      /* Status C base address data[12] index */
      statc[0] = data[12];
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	7b1b      	ldrb	r3, [r3, #12]
 800589c:	763b      	strb	r3, [r7, #24]
      statc[1] = data[13];
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	7b5b      	ldrb	r3, [r3, #13]
 80058a2:	767b      	strb	r3, [r7, #25]
      statc[4] = data[14];
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	7b9b      	ldrb	r3, [r3, #14]
 80058a8:	773b      	strb	r3, [r7, #28]
      statc[5] = data[15];
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	7bdb      	ldrb	r3, [r3, #15]
 80058ae:	777b      	strb	r3, [r7, #29]
      adBms6830ParseStatusC(tIC, &ic[0], &statc[0]);
 80058b0:	f107 0218 	add.w	r2, r7, #24
 80058b4:	7bfb      	ldrb	r3, [r7, #15]
 80058b6:	68b9      	ldr	r1, [r7, #8]
 80058b8:	4618      	mov	r0, r3
 80058ba:	f7ff f9ec 	bl	8004c96 <adBms6830ParseStatusC>
      /* Status D base address data[16] index */
      adBms6830ParseStatusD(tIC, &ic[0], &data[16]);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	f103 0210 	add.w	r2, r3, #16
 80058c4:	7bfb      	ldrb	r3, [r7, #15]
 80058c6:	68b9      	ldr	r1, [r7, #8]
 80058c8:	4618      	mov	r0, r3
 80058ca:	f7ff fbe2 	bl	8005092 <adBms6830ParseStatusD>
      /* Status E base address data[22] index */
      state[4] = data[22];
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	7d9b      	ldrb	r3, [r3, #22]
 80058d2:	753b      	strb	r3, [r7, #20]
      state[5] = data[23];
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	7ddb      	ldrb	r3, [r3, #23]
 80058d8:	757b      	strb	r3, [r7, #21]
      adBms6830ParseStatusE(tIC, &ic[0], &state[0]);
 80058da:	f107 0210 	add.w	r2, r7, #16
 80058de:	7bfb      	ldrb	r3, [r7, #15]
 80058e0:	68b9      	ldr	r1, [r7, #8]
 80058e2:	4618      	mov	r0, r3
 80058e4:	f7ff ff17 	bl	8005716 <adBms6830ParseStatusE>
     break;
 80058e8:	e000      	b.n	80058ec <adBms6830ParseStatus+0xec>

    default:
      break;
 80058ea:	bf00      	nop
  }
}
 80058ec:	bf00      	nop
 80058ee:	3720      	adds	r7, #32
 80058f0:	46bd      	mov	sp, r7
 80058f2:	bd80      	pop	{r7, pc}

080058f4 <adBms6830ParseComm>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseComm(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b086      	sub	sp, #24
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	4603      	mov	r3, r0
 80058fc:	60b9      	str	r1, [r7, #8]
 80058fe:	607a      	str	r2, [r7, #4]
 8005900:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005902:	2300      	movs	r3, #0
 8005904:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005906:	2300      	movs	r3, #0
 8005908:	75bb      	strb	r3, [r7, #22]
 800590a:	e0c8      	b.n	8005a9e <adBms6830ParseComm+0x1aa>
  {
    memcpy(&ic[curr_ic].com.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 800590c:	7dbb      	ldrb	r3, [r7, #22]
 800590e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005912:	fb02 f303 	mul.w	r3, r2, r3
 8005916:	68ba      	ldr	r2, [r7, #8]
 8005918:	4413      	add	r3, r2
 800591a:	f203 105d 	addw	r0, r3, #349	@ 0x15d
 800591e:	7dfb      	ldrb	r3, [r7, #23]
 8005920:	687a      	ldr	r2, [r7, #4]
 8005922:	4413      	add	r3, r2
 8005924:	2208      	movs	r2, #8
 8005926:	4619      	mov	r1, r3
 8005928:	f00b fc11 	bl	801114e <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 800592c:	7dbb      	ldrb	r3, [r7, #22]
 800592e:	3301      	adds	r3, #1
 8005930:	b2db      	uxtb	r3, r3
 8005932:	00db      	lsls	r3, r3, #3
 8005934:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].comm.icomm[0] = ((ic[curr_ic].com.rx_data[0] & 0xF0) >> 4);
 8005936:	7dbb      	ldrb	r3, [r7, #22]
 8005938:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800593c:	fb02 f303 	mul.w	r3, r2, r3
 8005940:	68ba      	ldr	r2, [r7, #8]
 8005942:	4413      	add	r3, r2
 8005944:	f893 215d 	ldrb.w	r2, [r3, #349]	@ 0x15d
 8005948:	7dbb      	ldrb	r3, [r7, #22]
 800594a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800594e:	fb01 f303 	mul.w	r3, r1, r3
 8005952:	68b9      	ldr	r1, [r7, #8]
 8005954:	440b      	add	r3, r1
 8005956:	0912      	lsrs	r2, r2, #4
 8005958:	b2d2      	uxtb	r2, r2
 800595a:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
    ic[curr_ic].comm.fcomm[0] = (ic[curr_ic].com.rx_data[0] & 0x0F);
 800595e:	7dbb      	ldrb	r3, [r7, #22]
 8005960:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005964:	fb02 f303 	mul.w	r3, r2, r3
 8005968:	68ba      	ldr	r2, [r7, #8]
 800596a:	4413      	add	r3, r2
 800596c:	f893 215d 	ldrb.w	r2, [r3, #349]	@ 0x15d
 8005970:	7dbb      	ldrb	r3, [r7, #22]
 8005972:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005976:	fb01 f303 	mul.w	r3, r1, r3
 800597a:	68b9      	ldr	r1, [r7, #8]
 800597c:	440b      	add	r3, r1
 800597e:	f002 020f 	and.w	r2, r2, #15
 8005982:	b2d2      	uxtb	r2, r2
 8005984:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
    ic[curr_ic].comm.data[0] = (ic[curr_ic].com.rx_data[1]);
 8005988:	7dbb      	ldrb	r3, [r7, #22]
 800598a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800598e:	fb02 f303 	mul.w	r3, r2, r3
 8005992:	68ba      	ldr	r2, [r7, #8]
 8005994:	441a      	add	r2, r3
 8005996:	7dbb      	ldrb	r3, [r7, #22]
 8005998:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800599c:	fb01 f303 	mul.w	r3, r1, r3
 80059a0:	68b9      	ldr	r1, [r7, #8]
 80059a2:	440b      	add	r3, r1
 80059a4:	f892 215e 	ldrb.w	r2, [r2, #350]	@ 0x15e
 80059a8:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
    ic[curr_ic].comm.icomm[1] = ((ic[curr_ic].com.rx_data[2] & 0xF0) >> 4);
 80059ac:	7dbb      	ldrb	r3, [r7, #22]
 80059ae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80059b2:	fb02 f303 	mul.w	r3, r2, r3
 80059b6:	68ba      	ldr	r2, [r7, #8]
 80059b8:	4413      	add	r3, r2
 80059ba:	f893 215f 	ldrb.w	r2, [r3, #351]	@ 0x15f
 80059be:	7dbb      	ldrb	r3, [r7, #22]
 80059c0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80059c4:	fb01 f303 	mul.w	r3, r1, r3
 80059c8:	68b9      	ldr	r1, [r7, #8]
 80059ca:	440b      	add	r3, r1
 80059cc:	0912      	lsrs	r2, r2, #4
 80059ce:	b2d2      	uxtb	r2, r2
 80059d0:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
    ic[curr_ic].comm.data[1] = (ic[curr_ic].com.rx_data[3]);
 80059d4:	7dbb      	ldrb	r3, [r7, #22]
 80059d6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80059da:	fb02 f303 	mul.w	r3, r2, r3
 80059de:	68ba      	ldr	r2, [r7, #8]
 80059e0:	441a      	add	r2, r3
 80059e2:	7dbb      	ldrb	r3, [r7, #22]
 80059e4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80059e8:	fb01 f303 	mul.w	r3, r1, r3
 80059ec:	68b9      	ldr	r1, [r7, #8]
 80059ee:	440b      	add	r3, r1
 80059f0:	f892 2160 	ldrb.w	r2, [r2, #352]	@ 0x160
 80059f4:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
    ic[curr_ic].comm.fcomm[1] = (ic[curr_ic].com.rx_data[2] & 0x0F);
 80059f8:	7dbb      	ldrb	r3, [r7, #22]
 80059fa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80059fe:	fb02 f303 	mul.w	r3, r2, r3
 8005a02:	68ba      	ldr	r2, [r7, #8]
 8005a04:	4413      	add	r3, r2
 8005a06:	f893 215f 	ldrb.w	r2, [r3, #351]	@ 0x15f
 8005a0a:	7dbb      	ldrb	r3, [r7, #22]
 8005a0c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005a10:	fb01 f303 	mul.w	r3, r1, r3
 8005a14:	68b9      	ldr	r1, [r7, #8]
 8005a16:	440b      	add	r3, r1
 8005a18:	f002 020f 	and.w	r2, r2, #15
 8005a1c:	b2d2      	uxtb	r2, r2
 8005a1e:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
    ic[curr_ic].comm.icomm[2] = ((ic[curr_ic].com.rx_data[4] & 0xF0) >> 4);
 8005a22:	7dbb      	ldrb	r3, [r7, #22]
 8005a24:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005a28:	fb02 f303 	mul.w	r3, r2, r3
 8005a2c:	68ba      	ldr	r2, [r7, #8]
 8005a2e:	4413      	add	r3, r2
 8005a30:	f893 2161 	ldrb.w	r2, [r3, #353]	@ 0x161
 8005a34:	7dbb      	ldrb	r3, [r7, #22]
 8005a36:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005a3a:	fb01 f303 	mul.w	r3, r1, r3
 8005a3e:	68b9      	ldr	r1, [r7, #8]
 8005a40:	440b      	add	r3, r1
 8005a42:	0912      	lsrs	r2, r2, #4
 8005a44:	b2d2      	uxtb	r2, r2
 8005a46:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
    ic[curr_ic].comm.data[2] = (ic[curr_ic].com.rx_data[5]);
 8005a4a:	7dbb      	ldrb	r3, [r7, #22]
 8005a4c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005a50:	fb02 f303 	mul.w	r3, r2, r3
 8005a54:	68ba      	ldr	r2, [r7, #8]
 8005a56:	441a      	add	r2, r3
 8005a58:	7dbb      	ldrb	r3, [r7, #22]
 8005a5a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005a5e:	fb01 f303 	mul.w	r3, r1, r3
 8005a62:	68b9      	ldr	r1, [r7, #8]
 8005a64:	440b      	add	r3, r1
 8005a66:	f892 2162 	ldrb.w	r2, [r2, #354]	@ 0x162
 8005a6a:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
    ic[curr_ic].comm.fcomm[2] = (ic[curr_ic].com.rx_data[4] & 0x0F);
 8005a6e:	7dbb      	ldrb	r3, [r7, #22]
 8005a70:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005a74:	fb02 f303 	mul.w	r3, r2, r3
 8005a78:	68ba      	ldr	r2, [r7, #8]
 8005a7a:	4413      	add	r3, r2
 8005a7c:	f893 2161 	ldrb.w	r2, [r3, #353]	@ 0x161
 8005a80:	7dbb      	ldrb	r3, [r7, #22]
 8005a82:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005a86:	fb01 f303 	mul.w	r3, r1, r3
 8005a8a:	68b9      	ldr	r1, [r7, #8]
 8005a8c:	440b      	add	r3, r1
 8005a8e:	f002 020f 	and.w	r2, r2, #15
 8005a92:	b2d2      	uxtb	r2, r2
 8005a94:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005a98:	7dbb      	ldrb	r3, [r7, #22]
 8005a9a:	3301      	adds	r3, #1
 8005a9c:	75bb      	strb	r3, [r7, #22]
 8005a9e:	7dba      	ldrb	r2, [r7, #22]
 8005aa0:	7bfb      	ldrb	r3, [r7, #15]
 8005aa2:	429a      	cmp	r2, r3
 8005aa4:	f4ff af32 	bcc.w	800590c <adBms6830ParseComm+0x18>
  }
}
 8005aa8:	bf00      	nop
 8005aaa:	bf00      	nop
 8005aac:	3718      	adds	r7, #24
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd80      	pop	{r7, pc}

08005ab2 <adBms6830ParseSID>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseSID(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8005ab2:	b580      	push	{r7, lr}
 8005ab4:	b086      	sub	sp, #24
 8005ab6:	af00      	add	r7, sp, #0
 8005ab8:	4603      	mov	r3, r0
 8005aba:	60b9      	str	r1, [r7, #8]
 8005abc:	607a      	str	r2, [r7, #4]
 8005abe:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	75bb      	strb	r3, [r7, #22]
 8005ac8:	e083      	b.n	8005bd2 <adBms6830ParseSID+0x120>
  {
    memcpy(&ic[curr_ic].rsid.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005aca:	7dbb      	ldrb	r3, [r7, #22]
 8005acc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005ad0:	fb02 f303 	mul.w	r3, r2, r3
 8005ad4:	68ba      	ldr	r2, [r7, #8]
 8005ad6:	4413      	add	r3, r2
 8005ad8:	f203 1087 	addw	r0, r3, #391	@ 0x187
 8005adc:	7dfb      	ldrb	r3, [r7, #23]
 8005ade:	687a      	ldr	r2, [r7, #4]
 8005ae0:	4413      	add	r3, r2
 8005ae2:	2208      	movs	r2, #8
 8005ae4:	4619      	mov	r1, r3
 8005ae6:	f00b fb32 	bl	801114e <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005aea:	7dbb      	ldrb	r3, [r7, #22]
 8005aec:	3301      	adds	r3, #1
 8005aee:	b2db      	uxtb	r3, r3
 8005af0:	00db      	lsls	r3, r3, #3
 8005af2:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].sid.sid[0] = ic[curr_ic].rsid.rx_data[0];
 8005af4:	7dbb      	ldrb	r3, [r7, #22]
 8005af6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005afa:	fb02 f303 	mul.w	r3, r2, r3
 8005afe:	68ba      	ldr	r2, [r7, #8]
 8005b00:	441a      	add	r2, r3
 8005b02:	7dbb      	ldrb	r3, [r7, #22]
 8005b04:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005b08:	fb01 f303 	mul.w	r3, r1, r3
 8005b0c:	68b9      	ldr	r1, [r7, #8]
 8005b0e:	440b      	add	r3, r1
 8005b10:	f892 2187 	ldrb.w	r2, [r2, #391]	@ 0x187
 8005b14:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
    ic[curr_ic].sid.sid[1] = ic[curr_ic].rsid.rx_data[1];
 8005b18:	7dbb      	ldrb	r3, [r7, #22]
 8005b1a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005b1e:	fb02 f303 	mul.w	r3, r2, r3
 8005b22:	68ba      	ldr	r2, [r7, #8]
 8005b24:	441a      	add	r2, r3
 8005b26:	7dbb      	ldrb	r3, [r7, #22]
 8005b28:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005b2c:	fb01 f303 	mul.w	r3, r1, r3
 8005b30:	68b9      	ldr	r1, [r7, #8]
 8005b32:	440b      	add	r3, r1
 8005b34:	f892 2188 	ldrb.w	r2, [r2, #392]	@ 0x188
 8005b38:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
    ic[curr_ic].sid.sid[2] = ic[curr_ic].rsid.rx_data[2];
 8005b3c:	7dbb      	ldrb	r3, [r7, #22]
 8005b3e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005b42:	fb02 f303 	mul.w	r3, r2, r3
 8005b46:	68ba      	ldr	r2, [r7, #8]
 8005b48:	441a      	add	r2, r3
 8005b4a:	7dbb      	ldrb	r3, [r7, #22]
 8005b4c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005b50:	fb01 f303 	mul.w	r3, r1, r3
 8005b54:	68b9      	ldr	r1, [r7, #8]
 8005b56:	440b      	add	r3, r1
 8005b58:	f892 2189 	ldrb.w	r2, [r2, #393]	@ 0x189
 8005b5c:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
    ic[curr_ic].sid.sid[3] = ic[curr_ic].rsid.rx_data[3];
 8005b60:	7dbb      	ldrb	r3, [r7, #22]
 8005b62:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005b66:	fb02 f303 	mul.w	r3, r2, r3
 8005b6a:	68ba      	ldr	r2, [r7, #8]
 8005b6c:	441a      	add	r2, r3
 8005b6e:	7dbb      	ldrb	r3, [r7, #22]
 8005b70:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005b74:	fb01 f303 	mul.w	r3, r1, r3
 8005b78:	68b9      	ldr	r1, [r7, #8]
 8005b7a:	440b      	add	r3, r1
 8005b7c:	f892 218a 	ldrb.w	r2, [r2, #394]	@ 0x18a
 8005b80:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
    ic[curr_ic].sid.sid[4] = ic[curr_ic].rsid.rx_data[4];
 8005b84:	7dbb      	ldrb	r3, [r7, #22]
 8005b86:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005b8a:	fb02 f303 	mul.w	r3, r2, r3
 8005b8e:	68ba      	ldr	r2, [r7, #8]
 8005b90:	441a      	add	r2, r3
 8005b92:	7dbb      	ldrb	r3, [r7, #22]
 8005b94:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005b98:	fb01 f303 	mul.w	r3, r1, r3
 8005b9c:	68b9      	ldr	r1, [r7, #8]
 8005b9e:	440b      	add	r3, r1
 8005ba0:	f892 218b 	ldrb.w	r2, [r2, #395]	@ 0x18b
 8005ba4:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
    ic[curr_ic].sid.sid[5] = ic[curr_ic].rsid.rx_data[5];
 8005ba8:	7dbb      	ldrb	r3, [r7, #22]
 8005baa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005bae:	fb02 f303 	mul.w	r3, r2, r3
 8005bb2:	68ba      	ldr	r2, [r7, #8]
 8005bb4:	441a      	add	r2, r3
 8005bb6:	7dbb      	ldrb	r3, [r7, #22]
 8005bb8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005bbc:	fb01 f303 	mul.w	r3, r1, r3
 8005bc0:	68b9      	ldr	r1, [r7, #8]
 8005bc2:	440b      	add	r3, r1
 8005bc4:	f892 218c 	ldrb.w	r2, [r2, #396]	@ 0x18c
 8005bc8:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005bcc:	7dbb      	ldrb	r3, [r7, #22]
 8005bce:	3301      	adds	r3, #1
 8005bd0:	75bb      	strb	r3, [r7, #22]
 8005bd2:	7dba      	ldrb	r2, [r7, #22]
 8005bd4:	7bfb      	ldrb	r3, [r7, #15]
 8005bd6:	429a      	cmp	r2, r3
 8005bd8:	f4ff af77 	bcc.w	8005aca <adBms6830ParseSID+0x18>
  }
}
 8005bdc:	bf00      	nop
 8005bde:	bf00      	nop
 8005be0:	3718      	adds	r7, #24
 8005be2:	46bd      	mov	sp, r7
 8005be4:	bd80      	pop	{r7, pc}

08005be6 <adBms6830ParsePwma>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParsePwma(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8005be6:	b580      	push	{r7, lr}
 8005be8:	b086      	sub	sp, #24
 8005bea:	af00      	add	r7, sp, #0
 8005bec:	4603      	mov	r3, r0
 8005bee:	60b9      	str	r1, [r7, #8]
 8005bf0:	607a      	str	r2, [r7, #4]
 8005bf2:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	75bb      	strb	r3, [r7, #22]
 8005bfc:	e10d      	b.n	8005e1a <adBms6830ParsePwma+0x234>
  {
    memcpy(&ic[curr_ic].pwma.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005bfe:	7dbb      	ldrb	r3, [r7, #22]
 8005c00:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005c04:	fb02 f303 	mul.w	r3, r2, r3
 8005c08:	68ba      	ldr	r2, [r7, #8]
 8005c0a:	4413      	add	r3, r2
 8005c0c:	f203 106b 	addw	r0, r3, #363	@ 0x16b
 8005c10:	7dfb      	ldrb	r3, [r7, #23]
 8005c12:	687a      	ldr	r2, [r7, #4]
 8005c14:	4413      	add	r3, r2
 8005c16:	2208      	movs	r2, #8
 8005c18:	4619      	mov	r1, r3
 8005c1a:	f00b fa98 	bl	801114e <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005c1e:	7dbb      	ldrb	r3, [r7, #22]
 8005c20:	3301      	adds	r3, #1
 8005c22:	b2db      	uxtb	r3, r3
 8005c24:	00db      	lsls	r3, r3, #3
 8005c26:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].PwmA.pwma[0] = (ic[curr_ic].pwma.rx_data[0] & 0x0F);
 8005c28:	7dbb      	ldrb	r3, [r7, #22]
 8005c2a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005c2e:	fb02 f303 	mul.w	r3, r2, r3
 8005c32:	68ba      	ldr	r2, [r7, #8]
 8005c34:	4413      	add	r3, r2
 8005c36:	f893 216b 	ldrb.w	r2, [r3, #363]	@ 0x16b
 8005c3a:	7dbb      	ldrb	r3, [r7, #22]
 8005c3c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005c40:	fb01 f303 	mul.w	r3, r1, r3
 8005c44:	68b9      	ldr	r1, [r7, #8]
 8005c46:	440b      	add	r3, r1
 8005c48:	f002 020f 	and.w	r2, r2, #15
 8005c4c:	b2d2      	uxtb	r2, r2
 8005c4e:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
    ic[curr_ic].PwmA.pwma[1] = ((ic[curr_ic].pwma.rx_data[0] & 0xF0) >> 4);
 8005c52:	7dbb      	ldrb	r3, [r7, #22]
 8005c54:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005c58:	fb02 f303 	mul.w	r3, r2, r3
 8005c5c:	68ba      	ldr	r2, [r7, #8]
 8005c5e:	4413      	add	r3, r2
 8005c60:	f893 216b 	ldrb.w	r2, [r3, #363]	@ 0x16b
 8005c64:	7dbb      	ldrb	r3, [r7, #22]
 8005c66:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005c6a:	fb01 f303 	mul.w	r3, r1, r3
 8005c6e:	68b9      	ldr	r1, [r7, #8]
 8005c70:	440b      	add	r3, r1
 8005c72:	0912      	lsrs	r2, r2, #4
 8005c74:	b2d2      	uxtb	r2, r2
 8005c76:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
    ic[curr_ic].PwmA.pwma[2] = (ic[curr_ic].pwma.rx_data[1] & 0x0F);
 8005c7a:	7dbb      	ldrb	r3, [r7, #22]
 8005c7c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005c80:	fb02 f303 	mul.w	r3, r2, r3
 8005c84:	68ba      	ldr	r2, [r7, #8]
 8005c86:	4413      	add	r3, r2
 8005c88:	f893 216c 	ldrb.w	r2, [r3, #364]	@ 0x16c
 8005c8c:	7dbb      	ldrb	r3, [r7, #22]
 8005c8e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005c92:	fb01 f303 	mul.w	r3, r1, r3
 8005c96:	68b9      	ldr	r1, [r7, #8]
 8005c98:	440b      	add	r3, r1
 8005c9a:	f002 020f 	and.w	r2, r2, #15
 8005c9e:	b2d2      	uxtb	r2, r2
 8005ca0:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
    ic[curr_ic].PwmA.pwma[3] = ((ic[curr_ic].pwma.rx_data[1] & 0xF0) >> 4);
 8005ca4:	7dbb      	ldrb	r3, [r7, #22]
 8005ca6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005caa:	fb02 f303 	mul.w	r3, r2, r3
 8005cae:	68ba      	ldr	r2, [r7, #8]
 8005cb0:	4413      	add	r3, r2
 8005cb2:	f893 216c 	ldrb.w	r2, [r3, #364]	@ 0x16c
 8005cb6:	7dbb      	ldrb	r3, [r7, #22]
 8005cb8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005cbc:	fb01 f303 	mul.w	r3, r1, r3
 8005cc0:	68b9      	ldr	r1, [r7, #8]
 8005cc2:	440b      	add	r3, r1
 8005cc4:	0912      	lsrs	r2, r2, #4
 8005cc6:	b2d2      	uxtb	r2, r2
 8005cc8:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
    ic[curr_ic].PwmA.pwma[4] = (ic[curr_ic].pwma.rx_data[2] & 0x0F);
 8005ccc:	7dbb      	ldrb	r3, [r7, #22]
 8005cce:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005cd2:	fb02 f303 	mul.w	r3, r2, r3
 8005cd6:	68ba      	ldr	r2, [r7, #8]
 8005cd8:	4413      	add	r3, r2
 8005cda:	f893 216d 	ldrb.w	r2, [r3, #365]	@ 0x16d
 8005cde:	7dbb      	ldrb	r3, [r7, #22]
 8005ce0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005ce4:	fb01 f303 	mul.w	r3, r1, r3
 8005ce8:	68b9      	ldr	r1, [r7, #8]
 8005cea:	440b      	add	r3, r1
 8005cec:	f002 020f 	and.w	r2, r2, #15
 8005cf0:	b2d2      	uxtb	r2, r2
 8005cf2:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
    ic[curr_ic].PwmA.pwma[5] = ((ic[curr_ic].pwma.rx_data[2] & 0xF0) >> 4);
 8005cf6:	7dbb      	ldrb	r3, [r7, #22]
 8005cf8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005cfc:	fb02 f303 	mul.w	r3, r2, r3
 8005d00:	68ba      	ldr	r2, [r7, #8]
 8005d02:	4413      	add	r3, r2
 8005d04:	f893 216d 	ldrb.w	r2, [r3, #365]	@ 0x16d
 8005d08:	7dbb      	ldrb	r3, [r7, #22]
 8005d0a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005d0e:	fb01 f303 	mul.w	r3, r1, r3
 8005d12:	68b9      	ldr	r1, [r7, #8]
 8005d14:	440b      	add	r3, r1
 8005d16:	0912      	lsrs	r2, r2, #4
 8005d18:	b2d2      	uxtb	r2, r2
 8005d1a:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
    ic[curr_ic].PwmA.pwma[6] = (ic[curr_ic].pwma.rx_data[3] & 0x0F);
 8005d1e:	7dbb      	ldrb	r3, [r7, #22]
 8005d20:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005d24:	fb02 f303 	mul.w	r3, r2, r3
 8005d28:	68ba      	ldr	r2, [r7, #8]
 8005d2a:	4413      	add	r3, r2
 8005d2c:	f893 216e 	ldrb.w	r2, [r3, #366]	@ 0x16e
 8005d30:	7dbb      	ldrb	r3, [r7, #22]
 8005d32:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005d36:	fb01 f303 	mul.w	r3, r1, r3
 8005d3a:	68b9      	ldr	r1, [r7, #8]
 8005d3c:	440b      	add	r3, r1
 8005d3e:	f002 020f 	and.w	r2, r2, #15
 8005d42:	b2d2      	uxtb	r2, r2
 8005d44:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
    ic[curr_ic].PwmA.pwma[7] = ((ic[curr_ic].pwma.rx_data[3] & 0xF0) >> 4);
 8005d48:	7dbb      	ldrb	r3, [r7, #22]
 8005d4a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005d4e:	fb02 f303 	mul.w	r3, r2, r3
 8005d52:	68ba      	ldr	r2, [r7, #8]
 8005d54:	4413      	add	r3, r2
 8005d56:	f893 216e 	ldrb.w	r2, [r3, #366]	@ 0x16e
 8005d5a:	7dbb      	ldrb	r3, [r7, #22]
 8005d5c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005d60:	fb01 f303 	mul.w	r3, r1, r3
 8005d64:	68b9      	ldr	r1, [r7, #8]
 8005d66:	440b      	add	r3, r1
 8005d68:	0912      	lsrs	r2, r2, #4
 8005d6a:	b2d2      	uxtb	r2, r2
 8005d6c:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
    ic[curr_ic].PwmA.pwma[8] = (ic[curr_ic].pwma.rx_data[4] & 0x0F);
 8005d70:	7dbb      	ldrb	r3, [r7, #22]
 8005d72:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005d76:	fb02 f303 	mul.w	r3, r2, r3
 8005d7a:	68ba      	ldr	r2, [r7, #8]
 8005d7c:	4413      	add	r3, r2
 8005d7e:	f893 216f 	ldrb.w	r2, [r3, #367]	@ 0x16f
 8005d82:	7dbb      	ldrb	r3, [r7, #22]
 8005d84:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005d88:	fb01 f303 	mul.w	r3, r1, r3
 8005d8c:	68b9      	ldr	r1, [r7, #8]
 8005d8e:	440b      	add	r3, r1
 8005d90:	f002 020f 	and.w	r2, r2, #15
 8005d94:	b2d2      	uxtb	r2, r2
 8005d96:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
    ic[curr_ic].PwmA.pwma[9] = ((ic[curr_ic].pwma.rx_data[4] & 0xF0) >> 4);
 8005d9a:	7dbb      	ldrb	r3, [r7, #22]
 8005d9c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005da0:	fb02 f303 	mul.w	r3, r2, r3
 8005da4:	68ba      	ldr	r2, [r7, #8]
 8005da6:	4413      	add	r3, r2
 8005da8:	f893 216f 	ldrb.w	r2, [r3, #367]	@ 0x16f
 8005dac:	7dbb      	ldrb	r3, [r7, #22]
 8005dae:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005db2:	fb01 f303 	mul.w	r3, r1, r3
 8005db6:	68b9      	ldr	r1, [r7, #8]
 8005db8:	440b      	add	r3, r1
 8005dba:	0912      	lsrs	r2, r2, #4
 8005dbc:	b2d2      	uxtb	r2, r2
 8005dbe:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
    ic[curr_ic].PwmA.pwma[10] = (ic[curr_ic].pwma.rx_data[5] & 0x0F);
 8005dc2:	7dbb      	ldrb	r3, [r7, #22]
 8005dc4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005dc8:	fb02 f303 	mul.w	r3, r2, r3
 8005dcc:	68ba      	ldr	r2, [r7, #8]
 8005dce:	4413      	add	r3, r2
 8005dd0:	f893 2170 	ldrb.w	r2, [r3, #368]	@ 0x170
 8005dd4:	7dbb      	ldrb	r3, [r7, #22]
 8005dd6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005dda:	fb01 f303 	mul.w	r3, r1, r3
 8005dde:	68b9      	ldr	r1, [r7, #8]
 8005de0:	440b      	add	r3, r1
 8005de2:	f002 020f 	and.w	r2, r2, #15
 8005de6:	b2d2      	uxtb	r2, r2
 8005de8:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
    ic[curr_ic].PwmA.pwma[11] = ((ic[curr_ic].pwma.rx_data[5] & 0xF0) >> 4);
 8005dec:	7dbb      	ldrb	r3, [r7, #22]
 8005dee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005df2:	fb02 f303 	mul.w	r3, r2, r3
 8005df6:	68ba      	ldr	r2, [r7, #8]
 8005df8:	4413      	add	r3, r2
 8005dfa:	f893 2170 	ldrb.w	r2, [r3, #368]	@ 0x170
 8005dfe:	7dbb      	ldrb	r3, [r7, #22]
 8005e00:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005e04:	fb01 f303 	mul.w	r3, r1, r3
 8005e08:	68b9      	ldr	r1, [r7, #8]
 8005e0a:	440b      	add	r3, r1
 8005e0c:	0912      	lsrs	r2, r2, #4
 8005e0e:	b2d2      	uxtb	r2, r2
 8005e10:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005e14:	7dbb      	ldrb	r3, [r7, #22]
 8005e16:	3301      	adds	r3, #1
 8005e18:	75bb      	strb	r3, [r7, #22]
 8005e1a:	7dba      	ldrb	r2, [r7, #22]
 8005e1c:	7bfb      	ldrb	r3, [r7, #15]
 8005e1e:	429a      	cmp	r2, r3
 8005e20:	f4ff aeed 	bcc.w	8005bfe <adBms6830ParsePwma+0x18>
  }
}
 8005e24:	bf00      	nop
 8005e26:	bf00      	nop
 8005e28:	3718      	adds	r7, #24
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bd80      	pop	{r7, pc}

08005e2e <adBms6830ParsePwmb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParsePwmb(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8005e2e:	b580      	push	{r7, lr}
 8005e30:	b086      	sub	sp, #24
 8005e32:	af00      	add	r7, sp, #0
 8005e34:	4603      	mov	r3, r0
 8005e36:	60b9      	str	r1, [r7, #8]
 8005e38:	607a      	str	r2, [r7, #4]
 8005e3a:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005e40:	2300      	movs	r3, #0
 8005e42:	75bb      	strb	r3, [r7, #22]
 8005e44:	e069      	b.n	8005f1a <adBms6830ParsePwmb+0xec>
  {
    memcpy(&ic[curr_ic].pwmb.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005e46:	7dbb      	ldrb	r3, [r7, #22]
 8005e48:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005e4c:	fb02 f303 	mul.w	r3, r2, r3
 8005e50:	68ba      	ldr	r2, [r7, #8]
 8005e52:	4413      	add	r3, r2
 8005e54:	f203 1079 	addw	r0, r3, #377	@ 0x179
 8005e58:	7dfb      	ldrb	r3, [r7, #23]
 8005e5a:	687a      	ldr	r2, [r7, #4]
 8005e5c:	4413      	add	r3, r2
 8005e5e:	2208      	movs	r2, #8
 8005e60:	4619      	mov	r1, r3
 8005e62:	f00b f974 	bl	801114e <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005e66:	7dbb      	ldrb	r3, [r7, #22]
 8005e68:	3301      	adds	r3, #1
 8005e6a:	b2db      	uxtb	r3, r3
 8005e6c:	00db      	lsls	r3, r3, #3
 8005e6e:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].PwmB.pwmb[0] = (ic[curr_ic].pwmb.rx_data[0] & 0x0F);
 8005e70:	7dbb      	ldrb	r3, [r7, #22]
 8005e72:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005e76:	fb02 f303 	mul.w	r3, r2, r3
 8005e7a:	68ba      	ldr	r2, [r7, #8]
 8005e7c:	4413      	add	r3, r2
 8005e7e:	f893 2179 	ldrb.w	r2, [r3, #377]	@ 0x179
 8005e82:	7dbb      	ldrb	r3, [r7, #22]
 8005e84:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005e88:	fb01 f303 	mul.w	r3, r1, r3
 8005e8c:	68b9      	ldr	r1, [r7, #8]
 8005e8e:	440b      	add	r3, r1
 8005e90:	f002 020f 	and.w	r2, r2, #15
 8005e94:	b2d2      	uxtb	r2, r2
 8005e96:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
    ic[curr_ic].PwmB.pwmb[1] = ((ic[curr_ic].pwmb.rx_data[0] & 0xF0) >> 4);
 8005e9a:	7dbb      	ldrb	r3, [r7, #22]
 8005e9c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005ea0:	fb02 f303 	mul.w	r3, r2, r3
 8005ea4:	68ba      	ldr	r2, [r7, #8]
 8005ea6:	4413      	add	r3, r2
 8005ea8:	f893 2179 	ldrb.w	r2, [r3, #377]	@ 0x179
 8005eac:	7dbb      	ldrb	r3, [r7, #22]
 8005eae:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005eb2:	fb01 f303 	mul.w	r3, r1, r3
 8005eb6:	68b9      	ldr	r1, [r7, #8]
 8005eb8:	440b      	add	r3, r1
 8005eba:	0912      	lsrs	r2, r2, #4
 8005ebc:	b2d2      	uxtb	r2, r2
 8005ebe:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    ic[curr_ic].PwmB.pwmb[2] = (ic[curr_ic].pwmb.rx_data[1] & 0x0F);
 8005ec2:	7dbb      	ldrb	r3, [r7, #22]
 8005ec4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005ec8:	fb02 f303 	mul.w	r3, r2, r3
 8005ecc:	68ba      	ldr	r2, [r7, #8]
 8005ece:	4413      	add	r3, r2
 8005ed0:	f893 217a 	ldrb.w	r2, [r3, #378]	@ 0x17a
 8005ed4:	7dbb      	ldrb	r3, [r7, #22]
 8005ed6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005eda:	fb01 f303 	mul.w	r3, r1, r3
 8005ede:	68b9      	ldr	r1, [r7, #8]
 8005ee0:	440b      	add	r3, r1
 8005ee2:	f002 020f 	and.w	r2, r2, #15
 8005ee6:	b2d2      	uxtb	r2, r2
 8005ee8:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
    ic[curr_ic].PwmB.pwmb[3] = ((ic[curr_ic].pwmb.rx_data[1] & 0xF0) >> 4);
 8005eec:	7dbb      	ldrb	r3, [r7, #22]
 8005eee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005ef2:	fb02 f303 	mul.w	r3, r2, r3
 8005ef6:	68ba      	ldr	r2, [r7, #8]
 8005ef8:	4413      	add	r3, r2
 8005efa:	f893 217a 	ldrb.w	r2, [r3, #378]	@ 0x17a
 8005efe:	7dbb      	ldrb	r3, [r7, #22]
 8005f00:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005f04:	fb01 f303 	mul.w	r3, r1, r3
 8005f08:	68b9      	ldr	r1, [r7, #8]
 8005f0a:	440b      	add	r3, r1
 8005f0c:	0912      	lsrs	r2, r2, #4
 8005f0e:	b2d2      	uxtb	r2, r2
 8005f10:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005f14:	7dbb      	ldrb	r3, [r7, #22]
 8005f16:	3301      	adds	r3, #1
 8005f18:	75bb      	strb	r3, [r7, #22]
 8005f1a:	7dba      	ldrb	r2, [r7, #22]
 8005f1c:	7bfb      	ldrb	r3, [r7, #15]
 8005f1e:	429a      	cmp	r2, r3
 8005f20:	d391      	bcc.n	8005e46 <adBms6830ParsePwmb+0x18>
  }
}
 8005f22:	bf00      	nop
 8005f24:	bf00      	nop
 8005f26:	3718      	adds	r7, #24
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	bd80      	pop	{r7, pc}

08005f2c <adBms6830ParsePwm>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParsePwm(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *data)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b084      	sub	sp, #16
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	60b9      	str	r1, [r7, #8]
 8005f34:	607b      	str	r3, [r7, #4]
 8005f36:	4603      	mov	r3, r0
 8005f38:	73fb      	strb	r3, [r7, #15]
 8005f3a:	4613      	mov	r3, r2
 8005f3c:	73bb      	strb	r3, [r7, #14]
  switch (grp)
 8005f3e:	7bbb      	ldrb	r3, [r7, #14]
 8005f40:	2b01      	cmp	r3, #1
 8005f42:	d002      	beq.n	8005f4a <adBms6830ParsePwm+0x1e>
 8005f44:	2b02      	cmp	r3, #2
 8005f46:	d007      	beq.n	8005f58 <adBms6830ParsePwm+0x2c>
    case B:
      adBms6830ParsePwmb(tIC, &ic[0], &data[0]);
      break;

    default:
      break;
 8005f48:	e00d      	b.n	8005f66 <adBms6830ParsePwm+0x3a>
      adBms6830ParsePwma(tIC, &ic[0], &data[0]);
 8005f4a:	7bfb      	ldrb	r3, [r7, #15]
 8005f4c:	687a      	ldr	r2, [r7, #4]
 8005f4e:	68b9      	ldr	r1, [r7, #8]
 8005f50:	4618      	mov	r0, r3
 8005f52:	f7ff fe48 	bl	8005be6 <adBms6830ParsePwma>
      break;
 8005f56:	e006      	b.n	8005f66 <adBms6830ParsePwm+0x3a>
      adBms6830ParsePwmb(tIC, &ic[0], &data[0]);
 8005f58:	7bfb      	ldrb	r3, [r7, #15]
 8005f5a:	687a      	ldr	r2, [r7, #4]
 8005f5c:	68b9      	ldr	r1, [r7, #8]
 8005f5e:	4618      	mov	r0, r3
 8005f60:	f7ff ff65 	bl	8005e2e <adBms6830ParsePwmb>
      break;
 8005f64:	bf00      	nop
  }
}
 8005f66:	bf00      	nop
 8005f68:	3710      	adds	r7, #16
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}

08005f6e <adBms6830CreateConfiga>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateConfiga(uint8_t tIC, cell_asic *ic)
{
 8005f6e:	b480      	push	{r7}
 8005f70:	b085      	sub	sp, #20
 8005f72:	af00      	add	r7, sp, #0
 8005f74:	4603      	mov	r3, r0
 8005f76:	6039      	str	r1, [r7, #0]
 8005f78:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	73fb      	strb	r3, [r7, #15]
 8005f7e:	e0fa      	b.n	8006176 <adBms6830CreateConfiga+0x208>
  {
    ic[curr_ic].configa.tx_data[0] = (((ic[curr_ic].tx_cfga.refon & 0x01) << 7) | (ic[curr_ic].tx_cfga.cth & 0x07));
 8005f80:	7bfb      	ldrb	r3, [r7, #15]
 8005f82:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005f86:	fb02 f303 	mul.w	r3, r2, r3
 8005f8a:	683a      	ldr	r2, [r7, #0]
 8005f8c:	4413      	add	r3, r2
 8005f8e:	781b      	ldrb	r3, [r3, #0]
 8005f90:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005f94:	b2db      	uxtb	r3, r3
 8005f96:	b25b      	sxtb	r3, r3
 8005f98:	01db      	lsls	r3, r3, #7
 8005f9a:	b25a      	sxtb	r2, r3
 8005f9c:	7bfb      	ldrb	r3, [r7, #15]
 8005f9e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005fa2:	fb01 f303 	mul.w	r3, r1, r3
 8005fa6:	6839      	ldr	r1, [r7, #0]
 8005fa8:	440b      	add	r3, r1
 8005faa:	781b      	ldrb	r3, [r3, #0]
 8005fac:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8005fb0:	b2db      	uxtb	r3, r3
 8005fb2:	b25b      	sxtb	r3, r3
 8005fb4:	f003 0307 	and.w	r3, r3, #7
 8005fb8:	b25b      	sxtb	r3, r3
 8005fba:	4313      	orrs	r3, r2
 8005fbc:	b259      	sxtb	r1, r3
 8005fbe:	7bfb      	ldrb	r3, [r7, #15]
 8005fc0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005fc4:	fb02 f303 	mul.w	r3, r2, r3
 8005fc8:	683a      	ldr	r2, [r7, #0]
 8005fca:	4413      	add	r3, r2
 8005fcc:	b2ca      	uxtb	r2, r1
 8005fce:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
    ic[curr_ic].configa.tx_data[1] = (ic[curr_ic].tx_cfga.flag_d & 0xFF);
 8005fd2:	7bfb      	ldrb	r3, [r7, #15]
 8005fd4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005fd8:	fb02 f303 	mul.w	r3, r2, r3
 8005fdc:	683a      	ldr	r2, [r7, #0]
 8005fde:	441a      	add	r2, r3
 8005fe0:	7bfb      	ldrb	r3, [r7, #15]
 8005fe2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005fe6:	fb01 f303 	mul.w	r3, r1, r3
 8005fea:	6839      	ldr	r1, [r7, #0]
 8005fec:	440b      	add	r3, r1
 8005fee:	7852      	ldrb	r2, [r2, #1]
 8005ff0:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
    ic[curr_ic].configa.tx_data[2] = (((ic[curr_ic].tx_cfga.soakon & 0x01) << 7) | ((ic[curr_ic].tx_cfga.owrng & 0x01) << 6) | ((ic[curr_ic].tx_cfga.owa & 0x07) << 3));
 8005ff4:	7bfb      	ldrb	r3, [r7, #15]
 8005ff6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005ffa:	fb02 f303 	mul.w	r3, r2, r3
 8005ffe:	683a      	ldr	r2, [r7, #0]
 8006000:	4413      	add	r3, r2
 8006002:	789b      	ldrb	r3, [r3, #2]
 8006004:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006008:	b2db      	uxtb	r3, r3
 800600a:	b25b      	sxtb	r3, r3
 800600c:	01db      	lsls	r3, r3, #7
 800600e:	b25a      	sxtb	r2, r3
 8006010:	7bfb      	ldrb	r3, [r7, #15]
 8006012:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006016:	fb01 f303 	mul.w	r3, r1, r3
 800601a:	6839      	ldr	r1, [r7, #0]
 800601c:	440b      	add	r3, r1
 800601e:	789b      	ldrb	r3, [r3, #2]
 8006020:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006024:	b2db      	uxtb	r3, r3
 8006026:	b25b      	sxtb	r3, r3
 8006028:	019b      	lsls	r3, r3, #6
 800602a:	b25b      	sxtb	r3, r3
 800602c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006030:	b25b      	sxtb	r3, r3
 8006032:	4313      	orrs	r3, r2
 8006034:	b25a      	sxtb	r2, r3
 8006036:	7bfb      	ldrb	r3, [r7, #15]
 8006038:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800603c:	fb01 f303 	mul.w	r3, r1, r3
 8006040:	6839      	ldr	r1, [r7, #0]
 8006042:	440b      	add	r3, r1
 8006044:	789b      	ldrb	r3, [r3, #2]
 8006046:	f3c3 0382 	ubfx	r3, r3, #2, #3
 800604a:	b2db      	uxtb	r3, r3
 800604c:	b25b      	sxtb	r3, r3
 800604e:	00db      	lsls	r3, r3, #3
 8006050:	b25b      	sxtb	r3, r3
 8006052:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006056:	b25b      	sxtb	r3, r3
 8006058:	4313      	orrs	r3, r2
 800605a:	b259      	sxtb	r1, r3
 800605c:	7bfb      	ldrb	r3, [r7, #15]
 800605e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006062:	fb02 f303 	mul.w	r3, r2, r3
 8006066:	683a      	ldr	r2, [r7, #0]
 8006068:	4413      	add	r3, r2
 800606a:	b2ca      	uxtb	r2, r1
 800606c:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
    ic[curr_ic].configa.tx_data[3] = ((ic[curr_ic].tx_cfga.gpo & 0x00FF));
 8006070:	7bfb      	ldrb	r3, [r7, #15]
 8006072:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006076:	fb02 f303 	mul.w	r3, r2, r3
 800607a:	683a      	ldr	r2, [r7, #0]
 800607c:	4413      	add	r3, r2
 800607e:	885b      	ldrh	r3, [r3, #2]
 8006080:	f3c3 1349 	ubfx	r3, r3, #5, #10
 8006084:	b299      	uxth	r1, r3
 8006086:	7bfb      	ldrb	r3, [r7, #15]
 8006088:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800608c:	fb02 f303 	mul.w	r3, r2, r3
 8006090:	683a      	ldr	r2, [r7, #0]
 8006092:	4413      	add	r3, r2
 8006094:	b2ca      	uxtb	r2, r1
 8006096:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    ic[curr_ic].configa.tx_data[4] = ((ic[curr_ic].tx_cfga.gpo & 0x0300)>>8);
 800609a:	7bfb      	ldrb	r3, [r7, #15]
 800609c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80060a0:	fb02 f303 	mul.w	r3, r2, r3
 80060a4:	683a      	ldr	r2, [r7, #0]
 80060a6:	4413      	add	r3, r2
 80060a8:	885b      	ldrh	r3, [r3, #2]
 80060aa:	f3c3 1349 	ubfx	r3, r3, #5, #10
 80060ae:	b29b      	uxth	r3, r3
 80060b0:	121b      	asrs	r3, r3, #8
 80060b2:	b2da      	uxtb	r2, r3
 80060b4:	7bfb      	ldrb	r3, [r7, #15]
 80060b6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80060ba:	fb01 f303 	mul.w	r3, r1, r3
 80060be:	6839      	ldr	r1, [r7, #0]
 80060c0:	440b      	add	r3, r1
 80060c2:	f002 0203 	and.w	r2, r2, #3
 80060c6:	b2d2      	uxtb	r2, r2
 80060c8:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
    ic[curr_ic].configa.tx_data[5] = (((ic[curr_ic].tx_cfga.snap & 0x01) << 5) | ((ic[curr_ic].tx_cfga.mute_st & 0x01) << 4) | ((ic[curr_ic].tx_cfga.comm_bk & 0x01) << 3) | (ic[curr_ic].tx_cfga.fc & 0x07));
 80060cc:	7bfb      	ldrb	r3, [r7, #15]
 80060ce:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80060d2:	fb02 f303 	mul.w	r3, r2, r3
 80060d6:	683a      	ldr	r2, [r7, #0]
 80060d8:	4413      	add	r3, r2
 80060da:	78db      	ldrb	r3, [r3, #3]
 80060dc:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80060e0:	b2db      	uxtb	r3, r3
 80060e2:	b25b      	sxtb	r3, r3
 80060e4:	015b      	lsls	r3, r3, #5
 80060e6:	b25b      	sxtb	r3, r3
 80060e8:	f003 0320 	and.w	r3, r3, #32
 80060ec:	b25a      	sxtb	r2, r3
 80060ee:	7bfb      	ldrb	r3, [r7, #15]
 80060f0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80060f4:	fb01 f303 	mul.w	r3, r1, r3
 80060f8:	6839      	ldr	r1, [r7, #0]
 80060fa:	440b      	add	r3, r1
 80060fc:	791b      	ldrb	r3, [r3, #4]
 80060fe:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006102:	b2db      	uxtb	r3, r3
 8006104:	b25b      	sxtb	r3, r3
 8006106:	011b      	lsls	r3, r3, #4
 8006108:	b25b      	sxtb	r3, r3
 800610a:	f003 0310 	and.w	r3, r3, #16
 800610e:	b25b      	sxtb	r3, r3
 8006110:	4313      	orrs	r3, r2
 8006112:	b25a      	sxtb	r2, r3
 8006114:	7bfb      	ldrb	r3, [r7, #15]
 8006116:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800611a:	fb01 f303 	mul.w	r3, r1, r3
 800611e:	6839      	ldr	r1, [r7, #0]
 8006120:	440b      	add	r3, r1
 8006122:	791b      	ldrb	r3, [r3, #4]
 8006124:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006128:	b2db      	uxtb	r3, r3
 800612a:	b25b      	sxtb	r3, r3
 800612c:	00db      	lsls	r3, r3, #3
 800612e:	b25b      	sxtb	r3, r3
 8006130:	f003 0308 	and.w	r3, r3, #8
 8006134:	b25b      	sxtb	r3, r3
 8006136:	4313      	orrs	r3, r2
 8006138:	b25a      	sxtb	r2, r3
 800613a:	7bfb      	ldrb	r3, [r7, #15]
 800613c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006140:	fb01 f303 	mul.w	r3, r1, r3
 8006144:	6839      	ldr	r1, [r7, #0]
 8006146:	440b      	add	r3, r1
 8006148:	791b      	ldrb	r3, [r3, #4]
 800614a:	f3c3 0382 	ubfx	r3, r3, #2, #3
 800614e:	b2db      	uxtb	r3, r3
 8006150:	b25b      	sxtb	r3, r3
 8006152:	f003 0307 	and.w	r3, r3, #7
 8006156:	b25b      	sxtb	r3, r3
 8006158:	4313      	orrs	r3, r2
 800615a:	b259      	sxtb	r1, r3
 800615c:	7bfb      	ldrb	r3, [r7, #15]
 800615e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006162:	fb02 f303 	mul.w	r3, r2, r3
 8006166:	683a      	ldr	r2, [r7, #0]
 8006168:	4413      	add	r3, r2
 800616a:	b2ca      	uxtb	r2, r1
 800616c:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006170:	7bfb      	ldrb	r3, [r7, #15]
 8006172:	3301      	adds	r3, #1
 8006174:	73fb      	strb	r3, [r7, #15]
 8006176:	7bfa      	ldrb	r2, [r7, #15]
 8006178:	79fb      	ldrb	r3, [r7, #7]
 800617a:	429a      	cmp	r2, r3
 800617c:	f4ff af00 	bcc.w	8005f80 <adBms6830CreateConfiga+0x12>
  }
}
 8006180:	bf00      	nop
 8006182:	bf00      	nop
 8006184:	3714      	adds	r7, #20
 8006186:	46bd      	mov	sp, r7
 8006188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618c:	4770      	bx	lr

0800618e <adBms6830CreateConfigb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateConfigb(uint8_t tIC, cell_asic *ic)
{
 800618e:	b480      	push	{r7}
 8006190:	b085      	sub	sp, #20
 8006192:	af00      	add	r7, sp, #0
 8006194:	4603      	mov	r3, r0
 8006196:	6039      	str	r1, [r7, #0]
 8006198:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800619a:	2300      	movs	r3, #0
 800619c:	73fb      	strb	r3, [r7, #15]
 800619e:	e0ac      	b.n	80062fa <adBms6830CreateConfigb+0x16c>
  {
    ic[curr_ic].configb.tx_data[0] = ((ic[curr_ic].tx_cfgb.vuv ));
 80061a0:	7bfb      	ldrb	r3, [r7, #15]
 80061a2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80061a6:	fb02 f303 	mul.w	r3, r2, r3
 80061aa:	683a      	ldr	r2, [r7, #0]
 80061ac:	4413      	add	r3, r2
 80061ae:	8999      	ldrh	r1, [r3, #12]
 80061b0:	7bfb      	ldrb	r3, [r7, #15]
 80061b2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80061b6:	fb02 f303 	mul.w	r3, r2, r3
 80061ba:	683a      	ldr	r2, [r7, #0]
 80061bc:	4413      	add	r3, r2
 80061be:	b2ca      	uxtb	r2, r1
 80061c0:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
    ic[curr_ic].configb.tx_data[1] = (((ic[curr_ic].tx_cfgb.vov & 0x000F) << 4) | ((ic[curr_ic].tx_cfgb.vuv ) >> 8));
 80061c4:	7bfb      	ldrb	r3, [r7, #15]
 80061c6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80061ca:	fb02 f303 	mul.w	r3, r2, r3
 80061ce:	683a      	ldr	r2, [r7, #0]
 80061d0:	4413      	add	r3, r2
 80061d2:	89db      	ldrh	r3, [r3, #14]
 80061d4:	b25b      	sxtb	r3, r3
 80061d6:	011b      	lsls	r3, r3, #4
 80061d8:	b25a      	sxtb	r2, r3
 80061da:	7bfb      	ldrb	r3, [r7, #15]
 80061dc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80061e0:	fb01 f303 	mul.w	r3, r1, r3
 80061e4:	6839      	ldr	r1, [r7, #0]
 80061e6:	440b      	add	r3, r1
 80061e8:	899b      	ldrh	r3, [r3, #12]
 80061ea:	0a1b      	lsrs	r3, r3, #8
 80061ec:	b29b      	uxth	r3, r3
 80061ee:	b25b      	sxtb	r3, r3
 80061f0:	4313      	orrs	r3, r2
 80061f2:	b259      	sxtb	r1, r3
 80061f4:	7bfb      	ldrb	r3, [r7, #15]
 80061f6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80061fa:	fb02 f303 	mul.w	r3, r2, r3
 80061fe:	683a      	ldr	r2, [r7, #0]
 8006200:	4413      	add	r3, r2
 8006202:	b2ca      	uxtb	r2, r1
 8006204:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
    ic[curr_ic].configb.tx_data[2] = ((ic[curr_ic].tx_cfgb.vov >>4)&0x0FF);
 8006208:	7bfb      	ldrb	r3, [r7, #15]
 800620a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800620e:	fb02 f303 	mul.w	r3, r2, r3
 8006212:	683a      	ldr	r2, [r7, #0]
 8006214:	4413      	add	r3, r2
 8006216:	89db      	ldrh	r3, [r3, #14]
 8006218:	091b      	lsrs	r3, r3, #4
 800621a:	b299      	uxth	r1, r3
 800621c:	7bfb      	ldrb	r3, [r7, #15]
 800621e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006222:	fb02 f303 	mul.w	r3, r2, r3
 8006226:	683a      	ldr	r2, [r7, #0]
 8006228:	4413      	add	r3, r2
 800622a:	b2ca      	uxtb	r2, r1
 800622c:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f
    ic[curr_ic].configb.tx_data[3] = (((ic[curr_ic].tx_cfgb.dtmen & 0x01) << 7) | ((ic[curr_ic].tx_cfgb.dtrng & 0x01) << 6) | ((ic[curr_ic].tx_cfgb.dcto & 0x3F) << 0));
 8006230:	7bfb      	ldrb	r3, [r7, #15]
 8006232:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006236:	fb02 f303 	mul.w	r3, r2, r3
 800623a:	683a      	ldr	r2, [r7, #0]
 800623c:	4413      	add	r3, r2
 800623e:	7c1b      	ldrb	r3, [r3, #16]
 8006240:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006244:	b2db      	uxtb	r3, r3
 8006246:	b25b      	sxtb	r3, r3
 8006248:	01db      	lsls	r3, r3, #7
 800624a:	b25a      	sxtb	r2, r3
 800624c:	7bfb      	ldrb	r3, [r7, #15]
 800624e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006252:	fb01 f303 	mul.w	r3, r1, r3
 8006256:	6839      	ldr	r1, [r7, #0]
 8006258:	440b      	add	r3, r1
 800625a:	7c1b      	ldrb	r3, [r3, #16]
 800625c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006260:	b2db      	uxtb	r3, r3
 8006262:	b25b      	sxtb	r3, r3
 8006264:	019b      	lsls	r3, r3, #6
 8006266:	b25b      	sxtb	r3, r3
 8006268:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800626c:	b25b      	sxtb	r3, r3
 800626e:	4313      	orrs	r3, r2
 8006270:	b25a      	sxtb	r2, r3
 8006272:	7bfb      	ldrb	r3, [r7, #15]
 8006274:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006278:	fb01 f303 	mul.w	r3, r1, r3
 800627c:	6839      	ldr	r1, [r7, #0]
 800627e:	440b      	add	r3, r1
 8006280:	7c1b      	ldrb	r3, [r3, #16]
 8006282:	f3c3 0385 	ubfx	r3, r3, #2, #6
 8006286:	b2db      	uxtb	r3, r3
 8006288:	b25b      	sxtb	r3, r3
 800628a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800628e:	b25b      	sxtb	r3, r3
 8006290:	4313      	orrs	r3, r2
 8006292:	b259      	sxtb	r1, r3
 8006294:	7bfb      	ldrb	r3, [r7, #15]
 8006296:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800629a:	fb02 f303 	mul.w	r3, r2, r3
 800629e:	683a      	ldr	r2, [r7, #0]
 80062a0:	4413      	add	r3, r2
 80062a2:	b2ca      	uxtb	r2, r1
 80062a4:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    ic[curr_ic].configb.tx_data[4] = ((ic[curr_ic].tx_cfgb.dcc & 0xFF));
 80062a8:	7bfb      	ldrb	r3, [r7, #15]
 80062aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80062ae:	fb02 f303 	mul.w	r3, r2, r3
 80062b2:	683a      	ldr	r2, [r7, #0]
 80062b4:	4413      	add	r3, r2
 80062b6:	8a59      	ldrh	r1, [r3, #18]
 80062b8:	7bfb      	ldrb	r3, [r7, #15]
 80062ba:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80062be:	fb02 f303 	mul.w	r3, r2, r3
 80062c2:	683a      	ldr	r2, [r7, #0]
 80062c4:	4413      	add	r3, r2
 80062c6:	b2ca      	uxtb	r2, r1
 80062c8:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
    ic[curr_ic].configb.tx_data[5] = ((ic[curr_ic].tx_cfgb.dcc >>8 ));
 80062cc:	7bfb      	ldrb	r3, [r7, #15]
 80062ce:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80062d2:	fb02 f303 	mul.w	r3, r2, r3
 80062d6:	683a      	ldr	r2, [r7, #0]
 80062d8:	4413      	add	r3, r2
 80062da:	8a5b      	ldrh	r3, [r3, #18]
 80062dc:	0a1b      	lsrs	r3, r3, #8
 80062de:	b299      	uxth	r1, r3
 80062e0:	7bfb      	ldrb	r3, [r7, #15]
 80062e2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80062e6:	fb02 f303 	mul.w	r3, r2, r3
 80062ea:	683a      	ldr	r2, [r7, #0]
 80062ec:	4413      	add	r3, r2
 80062ee:	b2ca      	uxtb	r2, r1
 80062f0:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80062f4:	7bfb      	ldrb	r3, [r7, #15]
 80062f6:	3301      	adds	r3, #1
 80062f8:	73fb      	strb	r3, [r7, #15]
 80062fa:	7bfa      	ldrb	r2, [r7, #15]
 80062fc:	79fb      	ldrb	r3, [r7, #7]
 80062fe:	429a      	cmp	r2, r3
 8006300:	f4ff af4e 	bcc.w	80061a0 <adBms6830CreateConfigb+0x12>
  }
}
 8006304:	bf00      	nop
 8006306:	bf00      	nop
 8006308:	3714      	adds	r7, #20
 800630a:	46bd      	mov	sp, r7
 800630c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006310:	4770      	bx	lr

08006312 <adBms6830CreateClrflagData>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateClrflagData(uint8_t tIC, cell_asic *ic)
{
 8006312:	b480      	push	{r7}
 8006314:	b085      	sub	sp, #20
 8006316:	af00      	add	r7, sp, #0
 8006318:	4603      	mov	r3, r0
 800631a:	6039      	str	r1, [r7, #0]
 800631c:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800631e:	2300      	movs	r3, #0
 8006320:	73fb      	strb	r3, [r7, #15]
 8006322:	e138      	b.n	8006596 <adBms6830CreateClrflagData+0x284>
  {
    ic[curr_ic].clrflag.tx_data[0] = (ic[curr_ic].clflag.cl_csflt & 0x00FF);
 8006324:	7bfb      	ldrb	r3, [r7, #15]
 8006326:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800632a:	fb02 f303 	mul.w	r3, r2, r3
 800632e:	683a      	ldr	r2, [r7, #0]
 8006330:	4413      	add	r3, r2
 8006332:	8b99      	ldrh	r1, [r3, #28]
 8006334:	7bfb      	ldrb	r3, [r7, #15]
 8006336:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800633a:	fb02 f303 	mul.w	r3, r2, r3
 800633e:	683a      	ldr	r2, [r7, #0]
 8006340:	4413      	add	r3, r2
 8006342:	b2ca      	uxtb	r2, r1
 8006344:	f883 213b 	strb.w	r2, [r3, #315]	@ 0x13b
    ic[curr_ic].clrflag.tx_data[1] = ((ic[curr_ic].clflag.cl_csflt & 0xFF00) >> 8);
 8006348:	7bfb      	ldrb	r3, [r7, #15]
 800634a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800634e:	fb02 f303 	mul.w	r3, r2, r3
 8006352:	683a      	ldr	r2, [r7, #0]
 8006354:	4413      	add	r3, r2
 8006356:	8b9b      	ldrh	r3, [r3, #28]
 8006358:	0a1b      	lsrs	r3, r3, #8
 800635a:	b299      	uxth	r1, r3
 800635c:	7bfb      	ldrb	r3, [r7, #15]
 800635e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006362:	fb02 f303 	mul.w	r3, r2, r3
 8006366:	683a      	ldr	r2, [r7, #0]
 8006368:	4413      	add	r3, r2
 800636a:	b2ca      	uxtb	r2, r1
 800636c:	f883 213c 	strb.w	r2, [r3, #316]	@ 0x13c
    ic[curr_ic].clrflag.tx_data[2] = 0x00;
 8006370:	7bfb      	ldrb	r3, [r7, #15]
 8006372:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006376:	fb02 f303 	mul.w	r3, r2, r3
 800637a:	683a      	ldr	r2, [r7, #0]
 800637c:	4413      	add	r3, r2
 800637e:	2200      	movs	r2, #0
 8006380:	f883 213d 	strb.w	r2, [r3, #317]	@ 0x13d
    ic[curr_ic].clrflag.tx_data[3] = 0x00;
 8006384:	7bfb      	ldrb	r3, [r7, #15]
 8006386:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800638a:	fb02 f303 	mul.w	r3, r2, r3
 800638e:	683a      	ldr	r2, [r7, #0]
 8006390:	4413      	add	r3, r2
 8006392:	2200      	movs	r2, #0
 8006394:	f883 213e 	strb.w	r2, [r3, #318]	@ 0x13e
    ic[curr_ic].clrflag.tx_data[4] = ((ic[curr_ic].clflag.cl_vaov << 7) | (ic[curr_ic].clflag.cl_vauv << 6) | (ic[curr_ic].clflag.cl_vdov << 5) | (ic[curr_ic].clflag.cl_vduv << 4)
 8006398:	7bfb      	ldrb	r3, [r7, #15]
 800639a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800639e:	fb02 f303 	mul.w	r3, r2, r3
 80063a2:	683a      	ldr	r2, [r7, #0]
 80063a4:	4413      	add	r3, r2
 80063a6:	7f9b      	ldrb	r3, [r3, #30]
 80063a8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80063ac:	b2db      	uxtb	r3, r3
 80063ae:	b25b      	sxtb	r3, r3
 80063b0:	01db      	lsls	r3, r3, #7
 80063b2:	b25a      	sxtb	r2, r3
 80063b4:	7bfb      	ldrb	r3, [r7, #15]
 80063b6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80063ba:	fb01 f303 	mul.w	r3, r1, r3
 80063be:	6839      	ldr	r1, [r7, #0]
 80063c0:	440b      	add	r3, r1
 80063c2:	7f9b      	ldrb	r3, [r3, #30]
 80063c4:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80063c8:	b2db      	uxtb	r3, r3
 80063ca:	b25b      	sxtb	r3, r3
 80063cc:	019b      	lsls	r3, r3, #6
 80063ce:	b25b      	sxtb	r3, r3
 80063d0:	4313      	orrs	r3, r2
 80063d2:	b25a      	sxtb	r2, r3
 80063d4:	7bfb      	ldrb	r3, [r7, #15]
 80063d6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80063da:	fb01 f303 	mul.w	r3, r1, r3
 80063de:	6839      	ldr	r1, [r7, #0]
 80063e0:	440b      	add	r3, r1
 80063e2:	7f9b      	ldrb	r3, [r3, #30]
 80063e4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80063e8:	b2db      	uxtb	r3, r3
 80063ea:	b25b      	sxtb	r3, r3
 80063ec:	015b      	lsls	r3, r3, #5
 80063ee:	b25b      	sxtb	r3, r3
 80063f0:	4313      	orrs	r3, r2
 80063f2:	b25a      	sxtb	r2, r3
 80063f4:	7bfb      	ldrb	r3, [r7, #15]
 80063f6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80063fa:	fb01 f303 	mul.w	r3, r1, r3
 80063fe:	6839      	ldr	r1, [r7, #0]
 8006400:	440b      	add	r3, r1
 8006402:	7f9b      	ldrb	r3, [r3, #30]
 8006404:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006408:	b2db      	uxtb	r3, r3
 800640a:	b25b      	sxtb	r3, r3
 800640c:	011b      	lsls	r3, r3, #4
 800640e:	b25b      	sxtb	r3, r3
 8006410:	4313      	orrs	r3, r2
 8006412:	b25a      	sxtb	r2, r3
                                      |(ic[curr_ic].clflag.cl_ced << 3)| (ic[curr_ic].clflag.cl_cmed << 2) | (ic[curr_ic].clflag.cl_sed << 1) | (ic[curr_ic].clflag.cl_smed));
 8006414:	7bfb      	ldrb	r3, [r7, #15]
 8006416:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800641a:	fb01 f303 	mul.w	r3, r1, r3
 800641e:	6839      	ldr	r1, [r7, #0]
 8006420:	440b      	add	r3, r1
 8006422:	7f9b      	ldrb	r3, [r3, #30]
 8006424:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8006428:	b2db      	uxtb	r3, r3
 800642a:	b25b      	sxtb	r3, r3
 800642c:	00db      	lsls	r3, r3, #3
 800642e:	b25b      	sxtb	r3, r3
 8006430:	4313      	orrs	r3, r2
 8006432:	b25a      	sxtb	r2, r3
 8006434:	7bfb      	ldrb	r3, [r7, #15]
 8006436:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800643a:	fb01 f303 	mul.w	r3, r1, r3
 800643e:	6839      	ldr	r1, [r7, #0]
 8006440:	440b      	add	r3, r1
 8006442:	7f9b      	ldrb	r3, [r3, #30]
 8006444:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006448:	b2db      	uxtb	r3, r3
 800644a:	b25b      	sxtb	r3, r3
 800644c:	009b      	lsls	r3, r3, #2
 800644e:	b25b      	sxtb	r3, r3
 8006450:	4313      	orrs	r3, r2
 8006452:	b25a      	sxtb	r2, r3
 8006454:	7bfb      	ldrb	r3, [r7, #15]
 8006456:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800645a:	fb01 f303 	mul.w	r3, r1, r3
 800645e:	6839      	ldr	r1, [r7, #0]
 8006460:	440b      	add	r3, r1
 8006462:	7f9b      	ldrb	r3, [r3, #30]
 8006464:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006468:	b2db      	uxtb	r3, r3
 800646a:	b25b      	sxtb	r3, r3
 800646c:	005b      	lsls	r3, r3, #1
 800646e:	b25b      	sxtb	r3, r3
 8006470:	4313      	orrs	r3, r2
 8006472:	b25a      	sxtb	r2, r3
 8006474:	7bfb      	ldrb	r3, [r7, #15]
 8006476:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800647a:	fb01 f303 	mul.w	r3, r1, r3
 800647e:	6839      	ldr	r1, [r7, #0]
 8006480:	440b      	add	r3, r1
 8006482:	7f9b      	ldrb	r3, [r3, #30]
 8006484:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006488:	b2db      	uxtb	r3, r3
 800648a:	b25b      	sxtb	r3, r3
 800648c:	4313      	orrs	r3, r2
 800648e:	b259      	sxtb	r1, r3
    ic[curr_ic].clrflag.tx_data[4] = ((ic[curr_ic].clflag.cl_vaov << 7) | (ic[curr_ic].clflag.cl_vauv << 6) | (ic[curr_ic].clflag.cl_vdov << 5) | (ic[curr_ic].clflag.cl_vduv << 4)
 8006490:	7bfb      	ldrb	r3, [r7, #15]
 8006492:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006496:	fb02 f303 	mul.w	r3, r2, r3
 800649a:	683a      	ldr	r2, [r7, #0]
 800649c:	4413      	add	r3, r2
                                      |(ic[curr_ic].clflag.cl_ced << 3)| (ic[curr_ic].clflag.cl_cmed << 2) | (ic[curr_ic].clflag.cl_sed << 1) | (ic[curr_ic].clflag.cl_smed));
 800649e:	b2ca      	uxtb	r2, r1
    ic[curr_ic].clrflag.tx_data[4] = ((ic[curr_ic].clflag.cl_vaov << 7) | (ic[curr_ic].clflag.cl_vauv << 6) | (ic[curr_ic].clflag.cl_vdov << 5) | (ic[curr_ic].clflag.cl_vduv << 4)
 80064a0:	f883 213f 	strb.w	r2, [r3, #319]	@ 0x13f
    ic[curr_ic].clrflag.tx_data[5] = ((ic[curr_ic].clflag.cl_vde << 7) | (ic[curr_ic].clflag.cl_vdel << 6) | (ic[curr_ic].clflag.cl_spiflt << 4) |(ic[curr_ic].clflag.cl_sleep << 3)
 80064a4:	7bfb      	ldrb	r3, [r7, #15]
 80064a6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80064aa:	fb02 f303 	mul.w	r3, r2, r3
 80064ae:	683a      	ldr	r2, [r7, #0]
 80064b0:	4413      	add	r3, r2
 80064b2:	7fdb      	ldrb	r3, [r3, #31]
 80064b4:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80064b8:	b2db      	uxtb	r3, r3
 80064ba:	b25b      	sxtb	r3, r3
 80064bc:	01db      	lsls	r3, r3, #7
 80064be:	b25a      	sxtb	r2, r3
 80064c0:	7bfb      	ldrb	r3, [r7, #15]
 80064c2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80064c6:	fb01 f303 	mul.w	r3, r1, r3
 80064ca:	6839      	ldr	r1, [r7, #0]
 80064cc:	440b      	add	r3, r1
 80064ce:	7fdb      	ldrb	r3, [r3, #31]
 80064d0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80064d4:	b2db      	uxtb	r3, r3
 80064d6:	b25b      	sxtb	r3, r3
 80064d8:	019b      	lsls	r3, r3, #6
 80064da:	b25b      	sxtb	r3, r3
 80064dc:	4313      	orrs	r3, r2
 80064de:	b25a      	sxtb	r2, r3
 80064e0:	7bfb      	ldrb	r3, [r7, #15]
 80064e2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80064e6:	fb01 f303 	mul.w	r3, r1, r3
 80064ea:	6839      	ldr	r1, [r7, #0]
 80064ec:	440b      	add	r3, r1
 80064ee:	7fdb      	ldrb	r3, [r3, #31]
 80064f0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80064f4:	b2db      	uxtb	r3, r3
 80064f6:	b25b      	sxtb	r3, r3
 80064f8:	011b      	lsls	r3, r3, #4
 80064fa:	b25b      	sxtb	r3, r3
 80064fc:	4313      	orrs	r3, r2
 80064fe:	b25a      	sxtb	r2, r3
 8006500:	7bfb      	ldrb	r3, [r7, #15]
 8006502:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006506:	fb01 f303 	mul.w	r3, r1, r3
 800650a:	6839      	ldr	r1, [r7, #0]
 800650c:	440b      	add	r3, r1
 800650e:	7fdb      	ldrb	r3, [r3, #31]
 8006510:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8006514:	b2db      	uxtb	r3, r3
 8006516:	b25b      	sxtb	r3, r3
 8006518:	00db      	lsls	r3, r3, #3
 800651a:	b25b      	sxtb	r3, r3
 800651c:	4313      	orrs	r3, r2
 800651e:	b25a      	sxtb	r2, r3
                                      | (ic[curr_ic].clflag.cl_thsd << 2) | (ic[curr_ic].clflag.cl_tmode << 1) | (ic[curr_ic].clflag.cl_oscchk));
 8006520:	7bfb      	ldrb	r3, [r7, #15]
 8006522:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006526:	fb01 f303 	mul.w	r3, r1, r3
 800652a:	6839      	ldr	r1, [r7, #0]
 800652c:	440b      	add	r3, r1
 800652e:	7fdb      	ldrb	r3, [r3, #31]
 8006530:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006534:	b2db      	uxtb	r3, r3
 8006536:	b25b      	sxtb	r3, r3
 8006538:	009b      	lsls	r3, r3, #2
 800653a:	b25b      	sxtb	r3, r3
 800653c:	4313      	orrs	r3, r2
 800653e:	b25a      	sxtb	r2, r3
 8006540:	7bfb      	ldrb	r3, [r7, #15]
 8006542:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006546:	fb01 f303 	mul.w	r3, r1, r3
 800654a:	6839      	ldr	r1, [r7, #0]
 800654c:	440b      	add	r3, r1
 800654e:	7fdb      	ldrb	r3, [r3, #31]
 8006550:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006554:	b2db      	uxtb	r3, r3
 8006556:	b25b      	sxtb	r3, r3
 8006558:	005b      	lsls	r3, r3, #1
 800655a:	b25b      	sxtb	r3, r3
 800655c:	4313      	orrs	r3, r2
 800655e:	b25a      	sxtb	r2, r3
 8006560:	7bfb      	ldrb	r3, [r7, #15]
 8006562:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006566:	fb01 f303 	mul.w	r3, r1, r3
 800656a:	6839      	ldr	r1, [r7, #0]
 800656c:	440b      	add	r3, r1
 800656e:	7fdb      	ldrb	r3, [r3, #31]
 8006570:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006574:	b2db      	uxtb	r3, r3
 8006576:	b25b      	sxtb	r3, r3
 8006578:	4313      	orrs	r3, r2
 800657a:	b259      	sxtb	r1, r3
    ic[curr_ic].clrflag.tx_data[5] = ((ic[curr_ic].clflag.cl_vde << 7) | (ic[curr_ic].clflag.cl_vdel << 6) | (ic[curr_ic].clflag.cl_spiflt << 4) |(ic[curr_ic].clflag.cl_sleep << 3)
 800657c:	7bfb      	ldrb	r3, [r7, #15]
 800657e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006582:	fb02 f303 	mul.w	r3, r2, r3
 8006586:	683a      	ldr	r2, [r7, #0]
 8006588:	4413      	add	r3, r2
                                      | (ic[curr_ic].clflag.cl_thsd << 2) | (ic[curr_ic].clflag.cl_tmode << 1) | (ic[curr_ic].clflag.cl_oscchk));
 800658a:	b2ca      	uxtb	r2, r1
    ic[curr_ic].clrflag.tx_data[5] = ((ic[curr_ic].clflag.cl_vde << 7) | (ic[curr_ic].clflag.cl_vdel << 6) | (ic[curr_ic].clflag.cl_spiflt << 4) |(ic[curr_ic].clflag.cl_sleep << 3)
 800658c:	f883 2140 	strb.w	r2, [r3, #320]	@ 0x140
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006590:	7bfb      	ldrb	r3, [r7, #15]
 8006592:	3301      	adds	r3, #1
 8006594:	73fb      	strb	r3, [r7, #15]
 8006596:	7bfa      	ldrb	r2, [r7, #15]
 8006598:	79fb      	ldrb	r3, [r7, #7]
 800659a:	429a      	cmp	r2, r3
 800659c:	f4ff aec2 	bcc.w	8006324 <adBms6830CreateClrflagData+0x12>
  }
}
 80065a0:	bf00      	nop
 80065a2:	bf00      	nop
 80065a4:	3714      	adds	r7, #20
 80065a6:	46bd      	mov	sp, r7
 80065a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ac:	4770      	bx	lr

080065ae <adBms6830CreateComm>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateComm(uint8_t tIC, cell_asic *ic)
{
 80065ae:	b480      	push	{r7}
 80065b0:	b085      	sub	sp, #20
 80065b2:	af00      	add	r7, sp, #0
 80065b4:	4603      	mov	r3, r0
 80065b6:	6039      	str	r1, [r7, #0]
 80065b8:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80065ba:	2300      	movs	r3, #0
 80065bc:	73fb      	strb	r3, [r7, #15]
 80065be:	e0a7      	b.n	8006710 <adBms6830CreateComm+0x162>
  {
    ic[curr_ic].com.tx_data[0] = ((ic[curr_ic].comm.icomm[0] & 0x0F)  << 4  | (ic[curr_ic].comm.fcomm[0]   & 0x0F));
 80065c0:	7bfb      	ldrb	r3, [r7, #15]
 80065c2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80065c6:	fb02 f303 	mul.w	r3, r2, r3
 80065ca:	683a      	ldr	r2, [r7, #0]
 80065cc:	4413      	add	r3, r2
 80065ce:	f893 3103 	ldrb.w	r3, [r3, #259]	@ 0x103
 80065d2:	b25b      	sxtb	r3, r3
 80065d4:	011b      	lsls	r3, r3, #4
 80065d6:	b25a      	sxtb	r2, r3
 80065d8:	7bfb      	ldrb	r3, [r7, #15]
 80065da:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80065de:	fb01 f303 	mul.w	r3, r1, r3
 80065e2:	6839      	ldr	r1, [r7, #0]
 80065e4:	440b      	add	r3, r1
 80065e6:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 80065ea:	b25b      	sxtb	r3, r3
 80065ec:	f003 030f 	and.w	r3, r3, #15
 80065f0:	b25b      	sxtb	r3, r3
 80065f2:	4313      	orrs	r3, r2
 80065f4:	b259      	sxtb	r1, r3
 80065f6:	7bfb      	ldrb	r3, [r7, #15]
 80065f8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80065fc:	fb02 f303 	mul.w	r3, r2, r3
 8006600:	683a      	ldr	r2, [r7, #0]
 8006602:	4413      	add	r3, r2
 8006604:	b2ca      	uxtb	r2, r1
 8006606:	f883 2157 	strb.w	r2, [r3, #343]	@ 0x157
    ic[curr_ic].com.tx_data[1] = ((ic[curr_ic].comm.data[0] ));
 800660a:	7bfb      	ldrb	r3, [r7, #15]
 800660c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006610:	fb02 f303 	mul.w	r3, r2, r3
 8006614:	683a      	ldr	r2, [r7, #0]
 8006616:	441a      	add	r2, r3
 8006618:	7bfb      	ldrb	r3, [r7, #15]
 800661a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800661e:	fb01 f303 	mul.w	r3, r1, r3
 8006622:	6839      	ldr	r1, [r7, #0]
 8006624:	440b      	add	r3, r1
 8006626:	f892 2106 	ldrb.w	r2, [r2, #262]	@ 0x106
 800662a:	f883 2158 	strb.w	r2, [r3, #344]	@ 0x158
    ic[curr_ic].com.tx_data[2] = ((ic[curr_ic].comm.icomm[1] & 0x0F)  << 4 ) | (ic[curr_ic].comm.fcomm[1]   & 0x0F);
 800662e:	7bfb      	ldrb	r3, [r7, #15]
 8006630:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006634:	fb02 f303 	mul.w	r3, r2, r3
 8006638:	683a      	ldr	r2, [r7, #0]
 800663a:	4413      	add	r3, r2
 800663c:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8006640:	b25b      	sxtb	r3, r3
 8006642:	011b      	lsls	r3, r3, #4
 8006644:	b25a      	sxtb	r2, r3
 8006646:	7bfb      	ldrb	r3, [r7, #15]
 8006648:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800664c:	fb01 f303 	mul.w	r3, r1, r3
 8006650:	6839      	ldr	r1, [r7, #0]
 8006652:	440b      	add	r3, r1
 8006654:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 8006658:	b25b      	sxtb	r3, r3
 800665a:	f003 030f 	and.w	r3, r3, #15
 800665e:	b25b      	sxtb	r3, r3
 8006660:	4313      	orrs	r3, r2
 8006662:	b259      	sxtb	r1, r3
 8006664:	7bfb      	ldrb	r3, [r7, #15]
 8006666:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800666a:	fb02 f303 	mul.w	r3, r2, r3
 800666e:	683a      	ldr	r2, [r7, #0]
 8006670:	4413      	add	r3, r2
 8006672:	b2ca      	uxtb	r2, r1
 8006674:	f883 2159 	strb.w	r2, [r3, #345]	@ 0x159
    ic[curr_ic].com.tx_data[3] = ((ic[curr_ic].comm.data[1]));
 8006678:	7bfb      	ldrb	r3, [r7, #15]
 800667a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800667e:	fb02 f303 	mul.w	r3, r2, r3
 8006682:	683a      	ldr	r2, [r7, #0]
 8006684:	441a      	add	r2, r3
 8006686:	7bfb      	ldrb	r3, [r7, #15]
 8006688:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800668c:	fb01 f303 	mul.w	r3, r1, r3
 8006690:	6839      	ldr	r1, [r7, #0]
 8006692:	440b      	add	r3, r1
 8006694:	f892 2107 	ldrb.w	r2, [r2, #263]	@ 0x107
 8006698:	f883 215a 	strb.w	r2, [r3, #346]	@ 0x15a
    ic[curr_ic].com.tx_data[4] = ((ic[curr_ic].comm.icomm[2] & 0x0F)  << 4  | (ic[curr_ic].comm.fcomm[2]   & 0x0F));
 800669c:	7bfb      	ldrb	r3, [r7, #15]
 800669e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80066a2:	fb02 f303 	mul.w	r3, r2, r3
 80066a6:	683a      	ldr	r2, [r7, #0]
 80066a8:	4413      	add	r3, r2
 80066aa:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 80066ae:	b25b      	sxtb	r3, r3
 80066b0:	011b      	lsls	r3, r3, #4
 80066b2:	b25a      	sxtb	r2, r3
 80066b4:	7bfb      	ldrb	r3, [r7, #15]
 80066b6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80066ba:	fb01 f303 	mul.w	r3, r1, r3
 80066be:	6839      	ldr	r1, [r7, #0]
 80066c0:	440b      	add	r3, r1
 80066c2:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80066c6:	b25b      	sxtb	r3, r3
 80066c8:	f003 030f 	and.w	r3, r3, #15
 80066cc:	b25b      	sxtb	r3, r3
 80066ce:	4313      	orrs	r3, r2
 80066d0:	b259      	sxtb	r1, r3
 80066d2:	7bfb      	ldrb	r3, [r7, #15]
 80066d4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80066d8:	fb02 f303 	mul.w	r3, r2, r3
 80066dc:	683a      	ldr	r2, [r7, #0]
 80066de:	4413      	add	r3, r2
 80066e0:	b2ca      	uxtb	r2, r1
 80066e2:	f883 215b 	strb.w	r2, [r3, #347]	@ 0x15b
    ic[curr_ic].com.tx_data[5] = ((ic[curr_ic].comm.data[2]));
 80066e6:	7bfb      	ldrb	r3, [r7, #15]
 80066e8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80066ec:	fb02 f303 	mul.w	r3, r2, r3
 80066f0:	683a      	ldr	r2, [r7, #0]
 80066f2:	441a      	add	r2, r3
 80066f4:	7bfb      	ldrb	r3, [r7, #15]
 80066f6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80066fa:	fb01 f303 	mul.w	r3, r1, r3
 80066fe:	6839      	ldr	r1, [r7, #0]
 8006700:	440b      	add	r3, r1
 8006702:	f892 2108 	ldrb.w	r2, [r2, #264]	@ 0x108
 8006706:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800670a:	7bfb      	ldrb	r3, [r7, #15]
 800670c:	3301      	adds	r3, #1
 800670e:	73fb      	strb	r3, [r7, #15]
 8006710:	7bfa      	ldrb	r2, [r7, #15]
 8006712:	79fb      	ldrb	r3, [r7, #7]
 8006714:	429a      	cmp	r2, r3
 8006716:	f4ff af53 	bcc.w	80065c0 <adBms6830CreateComm+0x12>
  }
}
 800671a:	bf00      	nop
 800671c:	bf00      	nop
 800671e:	3714      	adds	r7, #20
 8006720:	46bd      	mov	sp, r7
 8006722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006726:	4770      	bx	lr

08006728 <adBms6830CreatePwma>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreatePwma(uint8_t tIC, cell_asic *ic)
{
 8006728:	b480      	push	{r7}
 800672a:	b085      	sub	sp, #20
 800672c:	af00      	add	r7, sp, #0
 800672e:	4603      	mov	r3, r0
 8006730:	6039      	str	r1, [r7, #0]
 8006732:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006734:	2300      	movs	r3, #0
 8006736:	73fb      	strb	r3, [r7, #15]
 8006738:	e0e0      	b.n	80068fc <adBms6830CreatePwma+0x1d4>
  {
    ic[curr_ic].pwma.tx_data[0] = ((ic[curr_ic].PwmA.pwma[1] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[0] & 0x0F));
 800673a:	7bfb      	ldrb	r3, [r7, #15]
 800673c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006740:	fb02 f303 	mul.w	r3, r2, r3
 8006744:	683a      	ldr	r2, [r7, #0]
 8006746:	4413      	add	r3, r2
 8006748:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 800674c:	b25b      	sxtb	r3, r3
 800674e:	011b      	lsls	r3, r3, #4
 8006750:	b25a      	sxtb	r2, r3
 8006752:	7bfb      	ldrb	r3, [r7, #15]
 8006754:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006758:	fb01 f303 	mul.w	r3, r1, r3
 800675c:	6839      	ldr	r1, [r7, #0]
 800675e:	440b      	add	r3, r1
 8006760:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 8006764:	b25b      	sxtb	r3, r3
 8006766:	f003 030f 	and.w	r3, r3, #15
 800676a:	b25b      	sxtb	r3, r3
 800676c:	4313      	orrs	r3, r2
 800676e:	b259      	sxtb	r1, r3
 8006770:	7bfb      	ldrb	r3, [r7, #15]
 8006772:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006776:	fb02 f303 	mul.w	r3, r2, r3
 800677a:	683a      	ldr	r2, [r7, #0]
 800677c:	4413      	add	r3, r2
 800677e:	b2ca      	uxtb	r2, r1
 8006780:	f883 2165 	strb.w	r2, [r3, #357]	@ 0x165
    ic[curr_ic].pwma.tx_data[1] = ((ic[curr_ic].PwmA.pwma[3] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[2] & 0x0F));
 8006784:	7bfb      	ldrb	r3, [r7, #15]
 8006786:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800678a:	fb02 f303 	mul.w	r3, r2, r3
 800678e:	683a      	ldr	r2, [r7, #0]
 8006790:	4413      	add	r3, r2
 8006792:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8006796:	b25b      	sxtb	r3, r3
 8006798:	011b      	lsls	r3, r3, #4
 800679a:	b25a      	sxtb	r2, r3
 800679c:	7bfb      	ldrb	r3, [r7, #15]
 800679e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80067a2:	fb01 f303 	mul.w	r3, r1, r3
 80067a6:	6839      	ldr	r1, [r7, #0]
 80067a8:	440b      	add	r3, r1
 80067aa:	f893 310b 	ldrb.w	r3, [r3, #267]	@ 0x10b
 80067ae:	b25b      	sxtb	r3, r3
 80067b0:	f003 030f 	and.w	r3, r3, #15
 80067b4:	b25b      	sxtb	r3, r3
 80067b6:	4313      	orrs	r3, r2
 80067b8:	b259      	sxtb	r1, r3
 80067ba:	7bfb      	ldrb	r3, [r7, #15]
 80067bc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80067c0:	fb02 f303 	mul.w	r3, r2, r3
 80067c4:	683a      	ldr	r2, [r7, #0]
 80067c6:	4413      	add	r3, r2
 80067c8:	b2ca      	uxtb	r2, r1
 80067ca:	f883 2166 	strb.w	r2, [r3, #358]	@ 0x166
    ic[curr_ic].pwma.tx_data[2] = ((ic[curr_ic].PwmA.pwma[5] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[4] & 0x0F));
 80067ce:	7bfb      	ldrb	r3, [r7, #15]
 80067d0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80067d4:	fb02 f303 	mul.w	r3, r2, r3
 80067d8:	683a      	ldr	r2, [r7, #0]
 80067da:	4413      	add	r3, r2
 80067dc:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 80067e0:	b25b      	sxtb	r3, r3
 80067e2:	011b      	lsls	r3, r3, #4
 80067e4:	b25a      	sxtb	r2, r3
 80067e6:	7bfb      	ldrb	r3, [r7, #15]
 80067e8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80067ec:	fb01 f303 	mul.w	r3, r1, r3
 80067f0:	6839      	ldr	r1, [r7, #0]
 80067f2:	440b      	add	r3, r1
 80067f4:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 80067f8:	b25b      	sxtb	r3, r3
 80067fa:	f003 030f 	and.w	r3, r3, #15
 80067fe:	b25b      	sxtb	r3, r3
 8006800:	4313      	orrs	r3, r2
 8006802:	b259      	sxtb	r1, r3
 8006804:	7bfb      	ldrb	r3, [r7, #15]
 8006806:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800680a:	fb02 f303 	mul.w	r3, r2, r3
 800680e:	683a      	ldr	r2, [r7, #0]
 8006810:	4413      	add	r3, r2
 8006812:	b2ca      	uxtb	r2, r1
 8006814:	f883 2167 	strb.w	r2, [r3, #359]	@ 0x167
    ic[curr_ic].pwma.tx_data[3] = ((ic[curr_ic].PwmA.pwma[7] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[6] & 0x0F));
 8006818:	7bfb      	ldrb	r3, [r7, #15]
 800681a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800681e:	fb02 f303 	mul.w	r3, r2, r3
 8006822:	683a      	ldr	r2, [r7, #0]
 8006824:	4413      	add	r3, r2
 8006826:	f893 3110 	ldrb.w	r3, [r3, #272]	@ 0x110
 800682a:	b25b      	sxtb	r3, r3
 800682c:	011b      	lsls	r3, r3, #4
 800682e:	b25a      	sxtb	r2, r3
 8006830:	7bfb      	ldrb	r3, [r7, #15]
 8006832:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006836:	fb01 f303 	mul.w	r3, r1, r3
 800683a:	6839      	ldr	r1, [r7, #0]
 800683c:	440b      	add	r3, r1
 800683e:	f893 310f 	ldrb.w	r3, [r3, #271]	@ 0x10f
 8006842:	b25b      	sxtb	r3, r3
 8006844:	f003 030f 	and.w	r3, r3, #15
 8006848:	b25b      	sxtb	r3, r3
 800684a:	4313      	orrs	r3, r2
 800684c:	b259      	sxtb	r1, r3
 800684e:	7bfb      	ldrb	r3, [r7, #15]
 8006850:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006854:	fb02 f303 	mul.w	r3, r2, r3
 8006858:	683a      	ldr	r2, [r7, #0]
 800685a:	4413      	add	r3, r2
 800685c:	b2ca      	uxtb	r2, r1
 800685e:	f883 2168 	strb.w	r2, [r3, #360]	@ 0x168
    ic[curr_ic].pwma.tx_data[4] = ((ic[curr_ic].PwmA.pwma[9] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[8] & 0x0F));
 8006862:	7bfb      	ldrb	r3, [r7, #15]
 8006864:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006868:	fb02 f303 	mul.w	r3, r2, r3
 800686c:	683a      	ldr	r2, [r7, #0]
 800686e:	4413      	add	r3, r2
 8006870:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 8006874:	b25b      	sxtb	r3, r3
 8006876:	011b      	lsls	r3, r3, #4
 8006878:	b25a      	sxtb	r2, r3
 800687a:	7bfb      	ldrb	r3, [r7, #15]
 800687c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006880:	fb01 f303 	mul.w	r3, r1, r3
 8006884:	6839      	ldr	r1, [r7, #0]
 8006886:	440b      	add	r3, r1
 8006888:	f893 3111 	ldrb.w	r3, [r3, #273]	@ 0x111
 800688c:	b25b      	sxtb	r3, r3
 800688e:	f003 030f 	and.w	r3, r3, #15
 8006892:	b25b      	sxtb	r3, r3
 8006894:	4313      	orrs	r3, r2
 8006896:	b259      	sxtb	r1, r3
 8006898:	7bfb      	ldrb	r3, [r7, #15]
 800689a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800689e:	fb02 f303 	mul.w	r3, r2, r3
 80068a2:	683a      	ldr	r2, [r7, #0]
 80068a4:	4413      	add	r3, r2
 80068a6:	b2ca      	uxtb	r2, r1
 80068a8:	f883 2169 	strb.w	r2, [r3, #361]	@ 0x169
    ic[curr_ic].pwma.tx_data[5] = ((ic[curr_ic].PwmA.pwma[11] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[10] & 0x0F));
 80068ac:	7bfb      	ldrb	r3, [r7, #15]
 80068ae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80068b2:	fb02 f303 	mul.w	r3, r2, r3
 80068b6:	683a      	ldr	r2, [r7, #0]
 80068b8:	4413      	add	r3, r2
 80068ba:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 80068be:	b25b      	sxtb	r3, r3
 80068c0:	011b      	lsls	r3, r3, #4
 80068c2:	b25a      	sxtb	r2, r3
 80068c4:	7bfb      	ldrb	r3, [r7, #15]
 80068c6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80068ca:	fb01 f303 	mul.w	r3, r1, r3
 80068ce:	6839      	ldr	r1, [r7, #0]
 80068d0:	440b      	add	r3, r1
 80068d2:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 80068d6:	b25b      	sxtb	r3, r3
 80068d8:	f003 030f 	and.w	r3, r3, #15
 80068dc:	b25b      	sxtb	r3, r3
 80068de:	4313      	orrs	r3, r2
 80068e0:	b259      	sxtb	r1, r3
 80068e2:	7bfb      	ldrb	r3, [r7, #15]
 80068e4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80068e8:	fb02 f303 	mul.w	r3, r2, r3
 80068ec:	683a      	ldr	r2, [r7, #0]
 80068ee:	4413      	add	r3, r2
 80068f0:	b2ca      	uxtb	r2, r1
 80068f2:	f883 216a 	strb.w	r2, [r3, #362]	@ 0x16a
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80068f6:	7bfb      	ldrb	r3, [r7, #15]
 80068f8:	3301      	adds	r3, #1
 80068fa:	73fb      	strb	r3, [r7, #15]
 80068fc:	7bfa      	ldrb	r2, [r7, #15]
 80068fe:	79fb      	ldrb	r3, [r7, #7]
 8006900:	429a      	cmp	r2, r3
 8006902:	f4ff af1a 	bcc.w	800673a <adBms6830CreatePwma+0x12>
  }
}
 8006906:	bf00      	nop
 8006908:	bf00      	nop
 800690a:	3714      	adds	r7, #20
 800690c:	46bd      	mov	sp, r7
 800690e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006912:	4770      	bx	lr

08006914 <adBms6830CreatePwmb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreatePwmb(uint8_t tIC, cell_asic *ic)
{
 8006914:	b480      	push	{r7}
 8006916:	b085      	sub	sp, #20
 8006918:	af00      	add	r7, sp, #0
 800691a:	4603      	mov	r3, r0
 800691c:	6039      	str	r1, [r7, #0]
 800691e:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006920:	2300      	movs	r3, #0
 8006922:	73fb      	strb	r3, [r7, #15]
 8006924:	e04c      	b.n	80069c0 <adBms6830CreatePwmb+0xac>
  {
    ic[curr_ic].pwmb.tx_data[0] = ((ic[curr_ic].PwmB.pwmb[1] & 0x0F) << 4 | (ic[curr_ic].PwmB.pwmb[0] & 0x0F));
 8006926:	7bfb      	ldrb	r3, [r7, #15]
 8006928:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800692c:	fb02 f303 	mul.w	r3, r2, r3
 8006930:	683a      	ldr	r2, [r7, #0]
 8006932:	4413      	add	r3, r2
 8006934:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 8006938:	b25b      	sxtb	r3, r3
 800693a:	011b      	lsls	r3, r3, #4
 800693c:	b25a      	sxtb	r2, r3
 800693e:	7bfb      	ldrb	r3, [r7, #15]
 8006940:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006944:	fb01 f303 	mul.w	r3, r1, r3
 8006948:	6839      	ldr	r1, [r7, #0]
 800694a:	440b      	add	r3, r1
 800694c:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 8006950:	b25b      	sxtb	r3, r3
 8006952:	f003 030f 	and.w	r3, r3, #15
 8006956:	b25b      	sxtb	r3, r3
 8006958:	4313      	orrs	r3, r2
 800695a:	b259      	sxtb	r1, r3
 800695c:	7bfb      	ldrb	r3, [r7, #15]
 800695e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006962:	fb02 f303 	mul.w	r3, r2, r3
 8006966:	683a      	ldr	r2, [r7, #0]
 8006968:	4413      	add	r3, r2
 800696a:	b2ca      	uxtb	r2, r1
 800696c:	f883 2173 	strb.w	r2, [r3, #371]	@ 0x173
    ic[curr_ic].pwmb.tx_data[1] = ((ic[curr_ic].PwmB.pwmb[3] & 0x0F) << 4 | (ic[curr_ic].PwmB.pwmb[2] & 0x0F));
 8006970:	7bfb      	ldrb	r3, [r7, #15]
 8006972:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006976:	fb02 f303 	mul.w	r3, r2, r3
 800697a:	683a      	ldr	r2, [r7, #0]
 800697c:	4413      	add	r3, r2
 800697e:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8006982:	b25b      	sxtb	r3, r3
 8006984:	011b      	lsls	r3, r3, #4
 8006986:	b25a      	sxtb	r2, r3
 8006988:	7bfb      	ldrb	r3, [r7, #15]
 800698a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800698e:	fb01 f303 	mul.w	r3, r1, r3
 8006992:	6839      	ldr	r1, [r7, #0]
 8006994:	440b      	add	r3, r1
 8006996:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 800699a:	b25b      	sxtb	r3, r3
 800699c:	f003 030f 	and.w	r3, r3, #15
 80069a0:	b25b      	sxtb	r3, r3
 80069a2:	4313      	orrs	r3, r2
 80069a4:	b259      	sxtb	r1, r3
 80069a6:	7bfb      	ldrb	r3, [r7, #15]
 80069a8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80069ac:	fb02 f303 	mul.w	r3, r2, r3
 80069b0:	683a      	ldr	r2, [r7, #0]
 80069b2:	4413      	add	r3, r2
 80069b4:	b2ca      	uxtb	r2, r1
 80069b6:	f883 2174 	strb.w	r2, [r3, #372]	@ 0x174
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80069ba:	7bfb      	ldrb	r3, [r7, #15]
 80069bc:	3301      	adds	r3, #1
 80069be:	73fb      	strb	r3, [r7, #15]
 80069c0:	7bfa      	ldrb	r2, [r7, #15]
 80069c2:	79fb      	ldrb	r3, [r7, #7]
 80069c4:	429a      	cmp	r2, r3
 80069c6:	d3ae      	bcc.n	8006926 <adBms6830CreatePwmb+0x12>
  }
}
 80069c8:	bf00      	nop
 80069ca:	bf00      	nop
 80069cc:	3714      	adds	r7, #20
 80069ce:	46bd      	mov	sp, r7
 80069d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d4:	4770      	bx	lr
	...

080069d8 <run_command>:
    run_command(user_command);
  }
}

void run_command(int cmd)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b084      	sub	sp, #16
 80069dc:	af02      	add	r7, sp, #8
 80069de:	6078      	str	r0, [r7, #4]
  switch(cmd)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2b16      	cmp	r3, #22
 80069e4:	f200 80d5 	bhi.w	8006b92 <run_command+0x1ba>
 80069e8:	a201      	add	r2, pc, #4	@ (adr r2, 80069f0 <run_command+0x18>)
 80069ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069ee:	bf00      	nop
 80069f0:	08006b8d 	.word	0x08006b8d
 80069f4:	08006a4d 	.word	0x08006a4d
 80069f8:	08006a57 	.word	0x08006a57
 80069fc:	08006a61 	.word	0x08006a61
 8006a00:	08006a69 	.word	0x08006a69
 8006a04:	08006a73 	.word	0x08006a73
 8006a08:	08006a7b 	.word	0x08006a7b
 8006a0c:	08006a85 	.word	0x08006a85
 8006a10:	08006a8d 	.word	0x08006a8d
 8006a14:	08006a97 	.word	0x08006a97
 8006a18:	08006a9f 	.word	0x08006a9f
 8006a1c:	08006aa9 	.word	0x08006aa9
 8006a20:	08006ab3 	.word	0x08006ab3
 8006a24:	08006abd 	.word	0x08006abd
 8006a28:	08006ac7 	.word	0x08006ac7
 8006a2c:	08006ad1 	.word	0x08006ad1
 8006a30:	08006adb 	.word	0x08006adb
 8006a34:	08006b4b 	.word	0x08006b4b
 8006a38:	08006b53 	.word	0x08006b53
 8006a3c:	08006b5b 	.word	0x08006b5b
 8006a40:	08006b63 	.word	0x08006b63
 8006a44:	08006b6b 	.word	0x08006b6b
 8006a48:	08006b75 	.word	0x08006b75
  {

  case 1:
    adBms6830_write_read_config(TOTAL_IC, &IC[0]);
 8006a4c:	4955      	ldr	r1, [pc, #340]	@ (8006ba4 <run_command+0x1cc>)
 8006a4e:	2002      	movs	r0, #2
 8006a50:	f000 f916 	bl	8006c80 <adBms6830_write_read_config>
    break;
 8006a54:	e0a1      	b.n	8006b9a <run_command+0x1c2>

  case 2:
    adBms6830_read_config(TOTAL_IC, &IC[0]);
 8006a56:	4953      	ldr	r1, [pc, #332]	@ (8006ba4 <run_command+0x1cc>)
 8006a58:	2002      	movs	r0, #2
 8006a5a:	f000 f97b 	bl	8006d54 <adBms6830_read_config>
    break;
 8006a5e:	e09c      	b.n	8006b9a <run_command+0x1c2>

  case 3:
    adBms6830_start_adc_cell_voltage_measurment(TOTAL_IC);
 8006a60:	2002      	movs	r0, #2
 8006a62:	f000 f99f 	bl	8006da4 <adBms6830_start_adc_cell_voltage_measurment>
    break;
 8006a66:	e098      	b.n	8006b9a <run_command+0x1c2>

  case 4:
    adBms6830_read_cell_voltages(TOTAL_IC, &IC[0]);
 8006a68:	494e      	ldr	r1, [pc, #312]	@ (8006ba4 <run_command+0x1cc>)
 8006a6a:	2002      	movs	r0, #2
 8006a6c:	f000 f9b4 	bl	8006dd8 <adBms6830_read_cell_voltages>
    break;
 8006a70:	e093      	b.n	8006b9a <run_command+0x1c2>

  case 5:
    adBms6830_start_adc_s_voltage_measurment(TOTAL_IC);
 8006a72:	2002      	movs	r0, #2
 8006a74:	f000 fa0c 	bl	8006e90 <adBms6830_start_adc_s_voltage_measurment>
    break;
 8006a78:	e08f      	b.n	8006b9a <run_command+0x1c2>

  case 6:
    adBms6830_read_s_voltages(TOTAL_IC, &IC[0]);
 8006a7a:	494a      	ldr	r1, [pc, #296]	@ (8006ba4 <run_command+0x1cc>)
 8006a7c:	2002      	movs	r0, #2
 8006a7e:	f000 fa1f 	bl	8006ec0 <adBms6830_read_s_voltages>
    break;
 8006a82:	e08a      	b.n	8006b9a <run_command+0x1c2>

  case 7:
    adBms6830_start_avgcell_voltage_measurment(TOTAL_IC);
 8006a84:	2002      	movs	r0, #2
 8006a86:	f000 fa75 	bl	8006f74 <adBms6830_start_avgcell_voltage_measurment>
    break;
 8006a8a:	e086      	b.n	8006b9a <run_command+0x1c2>

  case 8:
    adBms6830_read_avgcell_voltages(TOTAL_IC, &IC[0]);
 8006a8c:	4945      	ldr	r1, [pc, #276]	@ (8006ba4 <run_command+0x1cc>)
 8006a8e:	2002      	movs	r0, #2
 8006a90:	f000 fa8a 	bl	8006fa8 <adBms6830_read_avgcell_voltages>
    break;
 8006a94:	e081      	b.n	8006b9a <run_command+0x1c2>

  case 9:
    adBms6830_start_fcell_voltage_measurment(TOTAL_IC);
 8006a96:	2002      	movs	r0, #2
 8006a98:	f000 fae2 	bl	8007060 <adBms6830_start_fcell_voltage_measurment>
    break;
 8006a9c:	e07d      	b.n	8006b9a <run_command+0x1c2>

  case 10:
    adBms6830_read_fcell_voltages(TOTAL_IC, &IC[0]);
 8006a9e:	4941      	ldr	r1, [pc, #260]	@ (8006ba4 <run_command+0x1cc>)
 8006aa0:	2002      	movs	r0, #2
 8006aa2:	f000 faf7 	bl	8007094 <adBms6830_read_fcell_voltages>
    break;
 8006aa6:	e078      	b.n	8006b9a <run_command+0x1c2>

  case 11:
    adBms6830_start_aux_voltage_measurment(TOTAL_IC, &IC[0]);
 8006aa8:	493e      	ldr	r1, [pc, #248]	@ (8006ba4 <run_command+0x1cc>)
 8006aaa:	2002      	movs	r0, #2
 8006aac:	f000 fb4e 	bl	800714c <adBms6830_start_aux_voltage_measurment>
    break;
 8006ab0:	e073      	b.n	8006b9a <run_command+0x1c2>

  case 12:
    adBms6830_read_aux_voltages(TOTAL_IC, &IC[0]);
 8006ab2:	493c      	ldr	r1, [pc, #240]	@ (8006ba4 <run_command+0x1cc>)
 8006ab4:	2002      	movs	r0, #2
 8006ab6:	f000 fb8d 	bl	80071d4 <adBms6830_read_aux_voltages>
    break;
 8006aba:	e06e      	b.n	8006b9a <run_command+0x1c2>

  case 13:
    adBms6830_start_raux_voltage_measurment(TOTAL_IC, &IC[0]);
 8006abc:	4939      	ldr	r1, [pc, #228]	@ (8006ba4 <run_command+0x1cc>)
 8006abe:	2002      	movs	r0, #2
 8006ac0:	f000 fbca 	bl	8007258 <adBms6830_start_raux_voltage_measurment>
    break;
 8006ac4:	e069      	b.n	8006b9a <run_command+0x1c2>

  case 14:
    adBms6830_read_raux_voltages(TOTAL_IC, &IC[0]);
 8006ac6:	4937      	ldr	r1, [pc, #220]	@ (8006ba4 <run_command+0x1cc>)
 8006ac8:	2002      	movs	r0, #2
 8006aca:	f000 fc07 	bl	80072dc <adBms6830_read_raux_voltages>
    break;
 8006ace:	e064      	b.n	8006b9a <run_command+0x1c2>

  case 15:
    adBms6830_read_status_registers(TOTAL_IC, &IC[0]);
 8006ad0:	4934      	ldr	r1, [pc, #208]	@ (8006ba4 <run_command+0x1cc>)
 8006ad2:	2002      	movs	r0, #2
 8006ad4:	f000 fc42 	bl	800735c <adBms6830_read_status_registers>
    break;
 8006ad8:	e05f      	b.n	8006b9a <run_command+0x1c2>

  case 16:
    loop_count = 0;
 8006ada:	4b33      	ldr	r3, [pc, #204]	@ (8006ba8 <run_command+0x1d0>)
 8006adc:	2200      	movs	r2, #0
 8006ade:	601a      	str	r2, [r3, #0]
    adBmsWakeupIc(TOTAL_IC);
 8006ae0:	2002      	movs	r0, #2
 8006ae2:	f001 f829 	bl	8007b38 <adBmsWakeupIc>
    adBmsWriteData(TOTAL_IC, &IC[0], WRCFGA, Config, A);
 8006ae6:	2301      	movs	r3, #1
 8006ae8:	9300      	str	r3, [sp, #0]
 8006aea:	2308      	movs	r3, #8
 8006aec:	4a2f      	ldr	r2, [pc, #188]	@ (8006bac <run_command+0x1d4>)
 8006aee:	492d      	ldr	r1, [pc, #180]	@ (8006ba4 <run_command+0x1cc>)
 8006af0:	2002      	movs	r0, #2
 8006af2:	f7fb fa69 	bl	8001fc8 <adBmsWriteData>
    adBmsWriteData(TOTAL_IC, &IC[0], WRCFGB, Config, B);
 8006af6:	2302      	movs	r3, #2
 8006af8:	9300      	str	r3, [sp, #0]
 8006afa:	2308      	movs	r3, #8
 8006afc:	4a2c      	ldr	r2, [pc, #176]	@ (8006bb0 <run_command+0x1d8>)
 8006afe:	4929      	ldr	r1, [pc, #164]	@ (8006ba4 <run_command+0x1cc>)
 8006b00:	2002      	movs	r0, #2
 8006b02:	f7fb fa61 	bl	8001fc8 <adBmsWriteData>
    adBmsWakeupIc(TOTAL_IC);
 8006b06:	2002      	movs	r0, #2
 8006b08:	f001 f816 	bl	8007b38 <adBmsWakeupIc>
    adBms6830_Adcv(RD_ON, CONTINUOUS, DCP_OFF, RSTF_OFF, OW_OFF_ALL_CH);
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	9300      	str	r3, [sp, #0]
 8006b10:	2300      	movs	r3, #0
 8006b12:	2200      	movs	r2, #0
 8006b14:	2101      	movs	r1, #1
 8006b16:	2001      	movs	r0, #1
 8006b18:	f7fb fbfe 	bl	8002318 <adBms6830_Adcv>
    Delay_ms(8); // ADCs are updated at their conversion rate is 8ms
 8006b1c:	2008      	movs	r0, #8
 8006b1e:	f000 ffb5 	bl	8007a8c <Delay_ms>
    while(loop_count < LOOP_MEASUREMENT_COUNT)
 8006b22:	e00a      	b.n	8006b3a <run_command+0x162>
    {
      measurement_loop();
 8006b24:	f000 fca2 	bl	800746c <measurement_loop>
      Delay_ms(MEASUREMENT_LOOP_TIME);
 8006b28:	2302      	movs	r3, #2
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	f000 ffae 	bl	8007a8c <Delay_ms>
      loop_count = loop_count + 1;
 8006b30:	4b1d      	ldr	r3, [pc, #116]	@ (8006ba8 <run_command+0x1d0>)
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	3301      	adds	r3, #1
 8006b36:	4a1c      	ldr	r2, [pc, #112]	@ (8006ba8 <run_command+0x1d0>)
 8006b38:	6013      	str	r3, [r2, #0]
    while(loop_count < LOOP_MEASUREMENT_COUNT)
 8006b3a:	4b1b      	ldr	r3, [pc, #108]	@ (8006ba8 <run_command+0x1d0>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	2204      	movs	r2, #4
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d3ef      	bcc.n	8006b24 <run_command+0x14c>
    }
    printMenu();
 8006b44:	f003 f8d0 	bl	8009ce8 <printMenu>
    break;
 8006b48:	e027      	b.n	8006b9a <run_command+0x1c2>

  case 17:
    adBms6830_clear_cell_measurement(TOTAL_IC);
 8006b4a:	2002      	movs	r0, #2
 8006b4c:	f000 fe7e 	bl	800784c <adBms6830_clear_cell_measurement>
    break;
 8006b50:	e023      	b.n	8006b9a <run_command+0x1c2>

  case 18:
    adBms6830_clear_aux_measurement(TOTAL_IC);
 8006b52:	2002      	movs	r0, #2
 8006b54:	f000 fe92 	bl	800787c <adBms6830_clear_aux_measurement>
    break;
 8006b58:	e01f      	b.n	8006b9a <run_command+0x1c2>

  case 19:
    adBms6830_clear_spin_measurement(TOTAL_IC);
 8006b5a:	2002      	movs	r0, #2
 8006b5c:	f000 fea6 	bl	80078ac <adBms6830_clear_spin_measurement>
    break;
 8006b60:	e01b      	b.n	8006b9a <run_command+0x1c2>

  case 20:
    adBms6830_clear_fcell_measurement(TOTAL_IC);
 8006b62:	2002      	movs	r0, #2
 8006b64:	f000 feba 	bl	80078dc <adBms6830_clear_fcell_measurement>
    break;
 8006b68:	e017      	b.n	8006b9a <run_command+0x1c2>

  case 21:
    adBms6830_write_config(TOTAL_IC, &IC[0]);
 8006b6a:	490e      	ldr	r1, [pc, #56]	@ (8006ba4 <run_command+0x1cc>)
 8006b6c:	2002      	movs	r0, #2
 8006b6e:	f000 f8c9 	bl	8006d04 <adBms6830_write_config>
    break;
 8006b72:	e012      	b.n	8006b9a <run_command+0x1c2>

  case 22:
      adBms6830_start_adc_cell_voltage_measurment(TOTAL_IC);
 8006b74:	2002      	movs	r0, #2
 8006b76:	f000 f915 	bl	8006da4 <adBms6830_start_adc_cell_voltage_measurment>
      adBms6830_read_cell_voltages(TOTAL_IC, &IC[0]);
 8006b7a:	490a      	ldr	r1, [pc, #40]	@ (8006ba4 <run_command+0x1cc>)
 8006b7c:	2002      	movs	r0, #2
 8006b7e:	f000 f92b 	bl	8006dd8 <adBms6830_read_cell_voltages>
      calcular_tensoes_min_med_max(TOTAL_IC, &IC[0]);
 8006b82:	4908      	ldr	r1, [pc, #32]	@ (8006ba4 <run_command+0x1cc>)
 8006b84:	2002      	movs	r0, #2
 8006b86:	f000 fec1 	bl	800790c <calcular_tensoes_min_med_max>
      break;
 8006b8a:	e006      	b.n	8006b9a <run_command+0x1c2>

  case 0:
    printMenu();
 8006b8c:	f003 f8ac 	bl	8009ce8 <printMenu>
    break;
 8006b90:	e003      	b.n	8006b9a <run_command+0x1c2>

  default:
#ifdef MBED
    pc.printf("Incorrect Option\n\n");
#else
    printf("Incorrect Option\n\n");
 8006b92:	4808      	ldr	r0, [pc, #32]	@ (8006bb4 <run_command+0x1dc>)
 8006b94:	f00a f94a 	bl	8010e2c <puts>
#endif
    break;
 8006b98:	bf00      	nop
  }
}
 8006b9a:	bf00      	nop
 8006b9c:	3708      	adds	r7, #8
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	bd80      	pop	{r7, pc}
 8006ba2:	bf00      	nop
 8006ba4:	20000294 	.word	0x20000294
 8006ba8:	200007dc 	.word	0x200007dc
 8006bac:	20000000 	.word	0x20000000
 8006bb0:	20000004 	.word	0x20000004
 8006bb4:	08014778 	.word	0x08014778

08006bb8 <adBms6830_init_config>:
* @brief Set configuration register A. Refer to the data sheet
*        Set configuration register B. Refer to the data sheet
*******************************************************************************
*/
void adBms6830_init_config(uint8_t tIC, cell_asic *ic)
{
 8006bb8:	b590      	push	{r4, r7, lr}
 8006bba:	b087      	sub	sp, #28
 8006bbc:	af02      	add	r7, sp, #8
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	6039      	str	r1, [r7, #0]
 8006bc2:	71fb      	strb	r3, [r7, #7]
  for(uint8_t cic = 0; cic < tIC; cic++)
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	73fb      	strb	r3, [r7, #15]
 8006bc8:	e038      	b.n	8006c3c <adBms6830_init_config+0x84>
  {
    /* Init config A */
    ic[cic].tx_cfga.refon = PWR_UP;
 8006bca:	7bfb      	ldrb	r3, [r7, #15]
 8006bcc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006bd0:	fb02 f303 	mul.w	r3, r2, r3
 8006bd4:	683a      	ldr	r2, [r7, #0]
 8006bd6:	441a      	add	r2, r3
 8006bd8:	7813      	ldrb	r3, [r2, #0]
 8006bda:	f043 0301 	orr.w	r3, r3, #1
 8006bde:	7013      	strb	r3, [r2, #0]
//    ic[cic].cfga.cth = CVT_8_1mV;
//    ic[cic].cfga.flag_d = ConfigA_Flag(FLAG_D0, FLAG_SET) | ConfigA_Flag(FLAG_D1, FLAG_SET);
//    ic[cic].cfga.gpo = ConfigA_Gpo(GPO2, GPO_SET) | ConfigA_Gpo(GPO10, GPO_SET);
    ic[cic].tx_cfga.gpo = 0X3FF; /* All GPIO pull down off */
 8006be0:	7bfb      	ldrb	r3, [r7, #15]
 8006be2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006be6:	fb02 f303 	mul.w	r3, r2, r3
 8006bea:	683a      	ldr	r2, [r7, #0]
 8006bec:	441a      	add	r2, r3
 8006bee:	8853      	ldrh	r3, [r2, #2]
 8006bf0:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8006bf4:	f361 134e 	bfi	r3, r1, #5, #10
 8006bf8:	8053      	strh	r3, [r2, #2]
//    ic[cic].cfga.soakon = SOAKON_CLR;
//    ic[cic].cfga.fc = IIR_FPA256;

    /* Init config B */
//    ic[cic].cfgb.dtmen = DTMEN_ON;
    ic[cic].tx_cfgb.vov = SetOverVoltageThreshold(OV_THRESHOLD);
 8006bfa:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8006c74 <adBms6830_init_config+0xbc>
 8006bfe:	7bfb      	ldrb	r3, [r7, #15]
 8006c00:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006c04:	fb02 f303 	mul.w	r3, r2, r3
 8006c08:	683a      	ldr	r2, [r7, #0]
 8006c0a:	18d4      	adds	r4, r2, r3
 8006c0c:	eeb0 0a67 	vmov.f32	s0, s15
 8006c10:	f7fb fc3a 	bl	8002488 <SetOverVoltageThreshold>
 8006c14:	4603      	mov	r3, r0
 8006c16:	81e3      	strh	r3, [r4, #14]
    ic[cic].tx_cfgb.vuv = SetUnderVoltageThreshold(UV_THRESHOLD);
 8006c18:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8006c1c:	7bfb      	ldrb	r3, [r7, #15]
 8006c1e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006c22:	fb02 f303 	mul.w	r3, r2, r3
 8006c26:	683a      	ldr	r2, [r7, #0]
 8006c28:	18d4      	adds	r4, r2, r3
 8006c2a:	eeb0 0a67 	vmov.f32	s0, s15
 8006c2e:	f7fb fc6b 	bl	8002508 <SetUnderVoltageThreshold>
 8006c32:	4603      	mov	r3, r0
 8006c34:	81a3      	strh	r3, [r4, #12]
  for(uint8_t cic = 0; cic < tIC; cic++)
 8006c36:	7bfb      	ldrb	r3, [r7, #15]
 8006c38:	3301      	adds	r3, #1
 8006c3a:	73fb      	strb	r3, [r7, #15]
 8006c3c:	7bfa      	ldrb	r2, [r7, #15]
 8006c3e:	79fb      	ldrb	r3, [r7, #7]
 8006c40:	429a      	cmp	r2, r3
 8006c42:	d3c2      	bcc.n	8006bca <adBms6830_init_config+0x12>
//    ic[cic].cfgb.dcc = ConfigB_DccBit(DCC16, DCC_BIT_SET);
//    SetConfigB_DischargeTimeOutValue(tIC, &ic[cic], RANG_0_TO_63_MIN, TIME_1MIN_OR_0_26HR);
  }
  adBmsWakeupIc(tIC);
 8006c44:	79fb      	ldrb	r3, [r7, #7]
 8006c46:	4618      	mov	r0, r3
 8006c48:	f000 ff76 	bl	8007b38 <adBmsWakeupIc>
  adBmsWriteData(tIC, &ic[0], WRCFGA, Config, A);
 8006c4c:	79f8      	ldrb	r0, [r7, #7]
 8006c4e:	2301      	movs	r3, #1
 8006c50:	9300      	str	r3, [sp, #0]
 8006c52:	2308      	movs	r3, #8
 8006c54:	4a08      	ldr	r2, [pc, #32]	@ (8006c78 <adBms6830_init_config+0xc0>)
 8006c56:	6839      	ldr	r1, [r7, #0]
 8006c58:	f7fb f9b6 	bl	8001fc8 <adBmsWriteData>
  adBmsWriteData(tIC, &ic[0], WRCFGB, Config, B);
 8006c5c:	79f8      	ldrb	r0, [r7, #7]
 8006c5e:	2302      	movs	r3, #2
 8006c60:	9300      	str	r3, [sp, #0]
 8006c62:	2308      	movs	r3, #8
 8006c64:	4a05      	ldr	r2, [pc, #20]	@ (8006c7c <adBms6830_init_config+0xc4>)
 8006c66:	6839      	ldr	r1, [r7, #0]
 8006c68:	f7fb f9ae 	bl	8001fc8 <adBmsWriteData>
}
 8006c6c:	bf00      	nop
 8006c6e:	3714      	adds	r7, #20
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bd90      	pop	{r4, r7, pc}
 8006c74:	40866666 	.word	0x40866666
 8006c78:	20000000 	.word	0x20000000
 8006c7c:	20000004 	.word	0x20000004

08006c80 <adBms6830_write_read_config>:
*******************************************************************************
* @brief Write and Read Configuration Register A/B
*******************************************************************************
*/
void adBms6830_write_read_config(uint8_t tIC, cell_asic *ic)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b084      	sub	sp, #16
 8006c84:	af02      	add	r7, sp, #8
 8006c86:	4603      	mov	r3, r0
 8006c88:	6039      	str	r1, [r7, #0]
 8006c8a:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006c8c:	79fb      	ldrb	r3, [r7, #7]
 8006c8e:	4618      	mov	r0, r3
 8006c90:	f000 ff52 	bl	8007b38 <adBmsWakeupIc>
  adBmsWriteData(tIC, &ic[0], WRCFGA, Config, A);
 8006c94:	79f8      	ldrb	r0, [r7, #7]
 8006c96:	2301      	movs	r3, #1
 8006c98:	9300      	str	r3, [sp, #0]
 8006c9a:	2308      	movs	r3, #8
 8006c9c:	4a15      	ldr	r2, [pc, #84]	@ (8006cf4 <adBms6830_write_read_config+0x74>)
 8006c9e:	6839      	ldr	r1, [r7, #0]
 8006ca0:	f7fb f992 	bl	8001fc8 <adBmsWriteData>
  adBmsWriteData(tIC, &ic[0], WRCFGB, Config, B);
 8006ca4:	79f8      	ldrb	r0, [r7, #7]
 8006ca6:	2302      	movs	r3, #2
 8006ca8:	9300      	str	r3, [sp, #0]
 8006caa:	2308      	movs	r3, #8
 8006cac:	4a12      	ldr	r2, [pc, #72]	@ (8006cf8 <adBms6830_write_read_config+0x78>)
 8006cae:	6839      	ldr	r1, [r7, #0]
 8006cb0:	f7fb f98a 	bl	8001fc8 <adBmsWriteData>
  adBmsReadData(tIC, &ic[0], RDCFGA, Config, A);
 8006cb4:	79f8      	ldrb	r0, [r7, #7]
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	9300      	str	r3, [sp, #0]
 8006cba:	2308      	movs	r3, #8
 8006cbc:	4a0f      	ldr	r2, [pc, #60]	@ (8006cfc <adBms6830_write_read_config+0x7c>)
 8006cbe:	6839      	ldr	r1, [r7, #0]
 8006cc0:	f7fa fb86 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCFGB, Config, B);
 8006cc4:	79f8      	ldrb	r0, [r7, #7]
 8006cc6:	2302      	movs	r3, #2
 8006cc8:	9300      	str	r3, [sp, #0]
 8006cca:	2308      	movs	r3, #8
 8006ccc:	4a0c      	ldr	r2, [pc, #48]	@ (8006d00 <adBms6830_write_read_config+0x80>)
 8006cce:	6839      	ldr	r1, [r7, #0]
 8006cd0:	f7fa fb7e 	bl	80013d0 <adBmsReadData>
  printWriteConfig(tIC, &ic[0], Config, ALL_GRP);
 8006cd4:	79f8      	ldrb	r0, [r7, #7]
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	2208      	movs	r2, #8
 8006cda:	6839      	ldr	r1, [r7, #0]
 8006cdc:	f000 ff4a 	bl	8007b74 <printWriteConfig>
  printReadConfig(tIC, &ic[0], Config, ALL_GRP);
 8006ce0:	79f8      	ldrb	r0, [r7, #7]
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	2208      	movs	r2, #8
 8006ce6:	6839      	ldr	r1, [r7, #0]
 8006ce8:	f001 f8ca 	bl	8007e80 <printReadConfig>
}
 8006cec:	bf00      	nop
 8006cee:	3708      	adds	r7, #8
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	bd80      	pop	{r7, pc}
 8006cf4:	20000000 	.word	0x20000000
 8006cf8:	20000004 	.word	0x20000004
 8006cfc:	20000008 	.word	0x20000008
 8006d00:	2000000c 	.word	0x2000000c

08006d04 <adBms6830_write_config>:
*******************************************************************************
* @brief Write Configuration Register A/B
*******************************************************************************
*/
void adBms6830_write_config(uint8_t tIC, cell_asic *ic)
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b084      	sub	sp, #16
 8006d08:	af02      	add	r7, sp, #8
 8006d0a:	4603      	mov	r3, r0
 8006d0c:	6039      	str	r1, [r7, #0]
 8006d0e:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006d10:	79fb      	ldrb	r3, [r7, #7]
 8006d12:	4618      	mov	r0, r3
 8006d14:	f000 ff10 	bl	8007b38 <adBmsWakeupIc>
  adBmsWriteData(tIC, &ic[0], WRCFGA, Config, A);
 8006d18:	79f8      	ldrb	r0, [r7, #7]
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	9300      	str	r3, [sp, #0]
 8006d1e:	2308      	movs	r3, #8
 8006d20:	4a0a      	ldr	r2, [pc, #40]	@ (8006d4c <adBms6830_write_config+0x48>)
 8006d22:	6839      	ldr	r1, [r7, #0]
 8006d24:	f7fb f950 	bl	8001fc8 <adBmsWriteData>
  adBmsWriteData(tIC, &ic[0], WRCFGB, Config, B);
 8006d28:	79f8      	ldrb	r0, [r7, #7]
 8006d2a:	2302      	movs	r3, #2
 8006d2c:	9300      	str	r3, [sp, #0]
 8006d2e:	2308      	movs	r3, #8
 8006d30:	4a07      	ldr	r2, [pc, #28]	@ (8006d50 <adBms6830_write_config+0x4c>)
 8006d32:	6839      	ldr	r1, [r7, #0]
 8006d34:	f7fb f948 	bl	8001fc8 <adBmsWriteData>
  printWriteConfig(tIC, &ic[0], Config, ALL_GRP);
 8006d38:	79f8      	ldrb	r0, [r7, #7]
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	2208      	movs	r2, #8
 8006d3e:	6839      	ldr	r1, [r7, #0]
 8006d40:	f000 ff18 	bl	8007b74 <printWriteConfig>
}
 8006d44:	bf00      	nop
 8006d46:	3708      	adds	r7, #8
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bd80      	pop	{r7, pc}
 8006d4c:	20000000 	.word	0x20000000
 8006d50:	20000004 	.word	0x20000004

08006d54 <adBms6830_read_config>:
*******************************************************************************
* @brief Read Configuration Register A/B
*******************************************************************************
*/
void adBms6830_read_config(uint8_t tIC, cell_asic *ic)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b084      	sub	sp, #16
 8006d58:	af02      	add	r7, sp, #8
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	6039      	str	r1, [r7, #0]
 8006d5e:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006d60:	79fb      	ldrb	r3, [r7, #7]
 8006d62:	4618      	mov	r0, r3
 8006d64:	f000 fee8 	bl	8007b38 <adBmsWakeupIc>
  adBmsReadData(tIC, &ic[0], RDCFGA, Config, A);
 8006d68:	79f8      	ldrb	r0, [r7, #7]
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	9300      	str	r3, [sp, #0]
 8006d6e:	2308      	movs	r3, #8
 8006d70:	4a0a      	ldr	r2, [pc, #40]	@ (8006d9c <adBms6830_read_config+0x48>)
 8006d72:	6839      	ldr	r1, [r7, #0]
 8006d74:	f7fa fb2c 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCFGB, Config, B);
 8006d78:	79f8      	ldrb	r0, [r7, #7]
 8006d7a:	2302      	movs	r3, #2
 8006d7c:	9300      	str	r3, [sp, #0]
 8006d7e:	2308      	movs	r3, #8
 8006d80:	4a07      	ldr	r2, [pc, #28]	@ (8006da0 <adBms6830_read_config+0x4c>)
 8006d82:	6839      	ldr	r1, [r7, #0]
 8006d84:	f7fa fb24 	bl	80013d0 <adBmsReadData>
  printReadConfig(tIC, &ic[0], Config, ALL_GRP);
 8006d88:	79f8      	ldrb	r0, [r7, #7]
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	2208      	movs	r2, #8
 8006d8e:	6839      	ldr	r1, [r7, #0]
 8006d90:	f001 f876 	bl	8007e80 <printReadConfig>
}
 8006d94:	bf00      	nop
 8006d96:	3708      	adds	r7, #8
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	bd80      	pop	{r7, pc}
 8006d9c:	20000008 	.word	0x20000008
 8006da0:	2000000c 	.word	0x2000000c

08006da4 <adBms6830_start_adc_cell_voltage_measurment>:
*******************************************************************************
* @brief Start ADC Cell Voltage Measurement
*******************************************************************************
*/
void adBms6830_start_adc_cell_voltage_measurment(uint8_t tIC)
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	b084      	sub	sp, #16
 8006da8:	af02      	add	r7, sp, #8
 8006daa:	4603      	mov	r3, r0
 8006dac:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006dae:	79fb      	ldrb	r3, [r7, #7]
 8006db0:	4618      	mov	r0, r3
 8006db2:	f000 fec1 	bl	8007b38 <adBmsWakeupIc>
  adBms6830_Adcv(RD_ON, CONTINUOUS, DCP_OFF, RSTF_OFF, OW_OFF_ALL_CH);
 8006db6:	2300      	movs	r3, #0
 8006db8:	9300      	str	r3, [sp, #0]
 8006dba:	2300      	movs	r3, #0
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	2101      	movs	r1, #1
 8006dc0:	2001      	movs	r0, #1
 8006dc2:	f7fb faa9 	bl	8002318 <adBms6830_Adcv>
#ifdef MBED
  pc.printf("Cell conversion completed\n");
#else
  printf("Cell conversion completed\n");
 8006dc6:	4803      	ldr	r0, [pc, #12]	@ (8006dd4 <adBms6830_start_adc_cell_voltage_measurment+0x30>)
 8006dc8:	f00a f830 	bl	8010e2c <puts>
#endif
}
 8006dcc:	bf00      	nop
 8006dce:	3708      	adds	r7, #8
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	bd80      	pop	{r7, pc}
 8006dd4:	0801478c 	.word	0x0801478c

08006dd8 <adBms6830_read_cell_voltages>:
*******************************************************************************
* @brief Read Cell Voltages
*******************************************************************************
*/
void adBms6830_read_cell_voltages(uint8_t tIC, cell_asic *ic)
{
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	b084      	sub	sp, #16
 8006ddc:	af02      	add	r7, sp, #8
 8006dde:	4603      	mov	r3, r0
 8006de0:	6039      	str	r1, [r7, #0]
 8006de2:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006de4:	79fb      	ldrb	r3, [r7, #7]
 8006de6:	4618      	mov	r0, r3
 8006de8:	f000 fea6 	bl	8007b38 <adBmsWakeupIc>
  adBms6830_Adcv(RD_ON, CONTINUOUS, DCP_OFF, RSTF_OFF, OW_OFF_ALL_CH);
 8006dec:	2300      	movs	r3, #0
 8006dee:	9300      	str	r3, [sp, #0]
 8006df0:	2300      	movs	r3, #0
 8006df2:	2200      	movs	r2, #0
 8006df4:	2101      	movs	r1, #1
 8006df6:	2001      	movs	r0, #1
 8006df8:	f7fb fa8e 	bl	8002318 <adBms6830_Adcv>
  adBms6830_Snap();
 8006dfc:	f7fb fabf 	bl	800237e <adBms6830_Snap>
  adBmsReadData(tIC, &ic[0], RDCVA, Cell, A);
 8006e00:	79f8      	ldrb	r0, [r7, #7]
 8006e02:	2301      	movs	r3, #1
 8006e04:	9300      	str	r3, [sp, #0]
 8006e06:	2300      	movs	r3, #0
 8006e08:	4a1b      	ldr	r2, [pc, #108]	@ (8006e78 <adBms6830_read_cell_voltages+0xa0>)
 8006e0a:	6839      	ldr	r1, [r7, #0]
 8006e0c:	f7fa fae0 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCVB, Cell, B);
 8006e10:	79f8      	ldrb	r0, [r7, #7]
 8006e12:	2302      	movs	r3, #2
 8006e14:	9300      	str	r3, [sp, #0]
 8006e16:	2300      	movs	r3, #0
 8006e18:	4a18      	ldr	r2, [pc, #96]	@ (8006e7c <adBms6830_read_cell_voltages+0xa4>)
 8006e1a:	6839      	ldr	r1, [r7, #0]
 8006e1c:	f7fa fad8 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCVC, Cell, C);
 8006e20:	79f8      	ldrb	r0, [r7, #7]
 8006e22:	2303      	movs	r3, #3
 8006e24:	9300      	str	r3, [sp, #0]
 8006e26:	2300      	movs	r3, #0
 8006e28:	4a15      	ldr	r2, [pc, #84]	@ (8006e80 <adBms6830_read_cell_voltages+0xa8>)
 8006e2a:	6839      	ldr	r1, [r7, #0]
 8006e2c:	f7fa fad0 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCVD, Cell, D);
 8006e30:	79f8      	ldrb	r0, [r7, #7]
 8006e32:	2304      	movs	r3, #4
 8006e34:	9300      	str	r3, [sp, #0]
 8006e36:	2300      	movs	r3, #0
 8006e38:	4a12      	ldr	r2, [pc, #72]	@ (8006e84 <adBms6830_read_cell_voltages+0xac>)
 8006e3a:	6839      	ldr	r1, [r7, #0]
 8006e3c:	f7fa fac8 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCVE, Cell, E);
 8006e40:	79f8      	ldrb	r0, [r7, #7]
 8006e42:	2305      	movs	r3, #5
 8006e44:	9300      	str	r3, [sp, #0]
 8006e46:	2300      	movs	r3, #0
 8006e48:	4a0f      	ldr	r2, [pc, #60]	@ (8006e88 <adBms6830_read_cell_voltages+0xb0>)
 8006e4a:	6839      	ldr	r1, [r7, #0]
 8006e4c:	f7fa fac0 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCVF, Cell, F);
 8006e50:	79f8      	ldrb	r0, [r7, #7]
 8006e52:	2306      	movs	r3, #6
 8006e54:	9300      	str	r3, [sp, #0]
 8006e56:	2300      	movs	r3, #0
 8006e58:	4a0c      	ldr	r2, [pc, #48]	@ (8006e8c <adBms6830_read_cell_voltages+0xb4>)
 8006e5a:	6839      	ldr	r1, [r7, #0]
 8006e5c:	f7fa fab8 	bl	80013d0 <adBmsReadData>
  adBms6830_Unsnap();
 8006e60:	f7fb fa9c 	bl	800239c <adBms6830_Unsnap>
  printVoltages(tIC, &ic[0], Cell);
 8006e64:	79fb      	ldrb	r3, [r7, #7]
 8006e66:	2200      	movs	r2, #0
 8006e68:	6839      	ldr	r1, [r7, #0]
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	f001 fbd2 	bl	8008614 <printVoltages>
}
 8006e70:	bf00      	nop
 8006e72:	3708      	adds	r7, #8
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bd80      	pop	{r7, pc}
 8006e78:	20000010 	.word	0x20000010
 8006e7c:	20000014 	.word	0x20000014
 8006e80:	20000018 	.word	0x20000018
 8006e84:	2000001c 	.word	0x2000001c
 8006e88:	20000020 	.word	0x20000020
 8006e8c:	20000024 	.word	0x20000024

08006e90 <adBms6830_start_adc_s_voltage_measurment>:
*******************************************************************************
* @brief Start ADC S-Voltage Measurement
*******************************************************************************
*/
void adBms6830_start_adc_s_voltage_measurment(uint8_t tIC)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b082      	sub	sp, #8
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	4603      	mov	r3, r0
 8006e98:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006e9a:	79fb      	ldrb	r3, [r7, #7]
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	f000 fe4b 	bl	8007b38 <adBmsWakeupIc>
  adBms6830_Adsv(CONTINUOUS, DCP_OFF, OW_OFF_ALL_CH);
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	2100      	movs	r1, #0
 8006ea6:	2001      	movs	r0, #1
 8006ea8:	f7fb fa87 	bl	80023ba <adBms6830_Adsv>
#ifdef MBED
  pc.printf("S-Voltage conversion completed\n");
#else
  printf("S-Voltage conversion completed\n");
 8006eac:	4803      	ldr	r0, [pc, #12]	@ (8006ebc <adBms6830_start_adc_s_voltage_measurment+0x2c>)
 8006eae:	f009 ffbd 	bl	8010e2c <puts>
#endif
}
 8006eb2:	bf00      	nop
 8006eb4:	3708      	adds	r7, #8
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	bd80      	pop	{r7, pc}
 8006eba:	bf00      	nop
 8006ebc:	080147a8 	.word	0x080147a8

08006ec0 <adBms6830_read_s_voltages>:
*******************************************************************************
* @brief Read S-Voltages
*******************************************************************************
*/
void adBms6830_read_s_voltages(uint8_t tIC, cell_asic *ic)
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b084      	sub	sp, #16
 8006ec4:	af02      	add	r7, sp, #8
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	6039      	str	r1, [r7, #0]
 8006eca:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006ecc:	79fb      	ldrb	r3, [r7, #7]
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f000 fe32 	bl	8007b38 <adBmsWakeupIc>
  adBms6830_Adsv(CONTINUOUS, DCP_OFF, OW_OFF_ALL_CH);
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	2100      	movs	r1, #0
 8006ed8:	2001      	movs	r0, #1
 8006eda:	f7fb fa6e 	bl	80023ba <adBms6830_Adsv>
  adBms6830_Snap();
 8006ede:	f7fb fa4e 	bl	800237e <adBms6830_Snap>
  adBmsReadData(tIC, &ic[0], RDSVA, S_volt, A);
 8006ee2:	79f8      	ldrb	r0, [r7, #7]
 8006ee4:	2301      	movs	r3, #1
 8006ee6:	9300      	str	r3, [sp, #0]
 8006ee8:	2306      	movs	r3, #6
 8006eea:	4a1c      	ldr	r2, [pc, #112]	@ (8006f5c <adBms6830_read_s_voltages+0x9c>)
 8006eec:	6839      	ldr	r1, [r7, #0]
 8006eee:	f7fa fa6f 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDSVB, S_volt, B);
 8006ef2:	79f8      	ldrb	r0, [r7, #7]
 8006ef4:	2302      	movs	r3, #2
 8006ef6:	9300      	str	r3, [sp, #0]
 8006ef8:	2306      	movs	r3, #6
 8006efa:	4a19      	ldr	r2, [pc, #100]	@ (8006f60 <adBms6830_read_s_voltages+0xa0>)
 8006efc:	6839      	ldr	r1, [r7, #0]
 8006efe:	f7fa fa67 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDSVC, S_volt, C);
 8006f02:	79f8      	ldrb	r0, [r7, #7]
 8006f04:	2303      	movs	r3, #3
 8006f06:	9300      	str	r3, [sp, #0]
 8006f08:	2306      	movs	r3, #6
 8006f0a:	4a16      	ldr	r2, [pc, #88]	@ (8006f64 <adBms6830_read_s_voltages+0xa4>)
 8006f0c:	6839      	ldr	r1, [r7, #0]
 8006f0e:	f7fa fa5f 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDSVD, S_volt, D);
 8006f12:	79f8      	ldrb	r0, [r7, #7]
 8006f14:	2304      	movs	r3, #4
 8006f16:	9300      	str	r3, [sp, #0]
 8006f18:	2306      	movs	r3, #6
 8006f1a:	4a13      	ldr	r2, [pc, #76]	@ (8006f68 <adBms6830_read_s_voltages+0xa8>)
 8006f1c:	6839      	ldr	r1, [r7, #0]
 8006f1e:	f7fa fa57 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDSVE, S_volt, E);
 8006f22:	79f8      	ldrb	r0, [r7, #7]
 8006f24:	2305      	movs	r3, #5
 8006f26:	9300      	str	r3, [sp, #0]
 8006f28:	2306      	movs	r3, #6
 8006f2a:	4a10      	ldr	r2, [pc, #64]	@ (8006f6c <adBms6830_read_s_voltages+0xac>)
 8006f2c:	6839      	ldr	r1, [r7, #0]
 8006f2e:	f7fa fa4f 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDSVF, S_volt, F);
 8006f32:	79f8      	ldrb	r0, [r7, #7]
 8006f34:	2306      	movs	r3, #6
 8006f36:	9300      	str	r3, [sp, #0]
 8006f38:	2306      	movs	r3, #6
 8006f3a:	4a0d      	ldr	r2, [pc, #52]	@ (8006f70 <adBms6830_read_s_voltages+0xb0>)
 8006f3c:	6839      	ldr	r1, [r7, #0]
 8006f3e:	f7fa fa47 	bl	80013d0 <adBmsReadData>
  adBms6830_Unsnap();
 8006f42:	f7fb fa2b 	bl	800239c <adBms6830_Unsnap>
  printVoltages(tIC, &ic[0], S_volt);
 8006f46:	79fb      	ldrb	r3, [r7, #7]
 8006f48:	2206      	movs	r2, #6
 8006f4a:	6839      	ldr	r1, [r7, #0]
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	f001 fb61 	bl	8008614 <printVoltages>
}
 8006f52:	bf00      	nop
 8006f54:	3708      	adds	r7, #8
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bd80      	pop	{r7, pc}
 8006f5a:	bf00      	nop
 8006f5c:	20000040 	.word	0x20000040
 8006f60:	20000044 	.word	0x20000044
 8006f64:	20000048 	.word	0x20000048
 8006f68:	2000004c 	.word	0x2000004c
 8006f6c:	20000050 	.word	0x20000050
 8006f70:	20000054 	.word	0x20000054

08006f74 <adBms6830_start_avgcell_voltage_measurment>:
*******************************************************************************
* @brief Start Avarage Cell Voltage Measurement
*******************************************************************************
*/
void adBms6830_start_avgcell_voltage_measurment(uint8_t tIC)
{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	b084      	sub	sp, #16
 8006f78:	af02      	add	r7, sp, #8
 8006f7a:	4603      	mov	r3, r0
 8006f7c:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006f7e:	79fb      	ldrb	r3, [r7, #7]
 8006f80:	4618      	mov	r0, r3
 8006f82:	f000 fdd9 	bl	8007b38 <adBmsWakeupIc>
  adBms6830_Adcv(RD_ON, CONTINUOUS, DCP_OFF, RSTF_OFF, OW_OFF_ALL_CH);
 8006f86:	2300      	movs	r3, #0
 8006f88:	9300      	str	r3, [sp, #0]
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	2101      	movs	r1, #1
 8006f90:	2001      	movs	r0, #1
 8006f92:	f7fb f9c1 	bl	8002318 <adBms6830_Adcv>
#ifdef MBED
  pc.printf("Avg Cell voltage conversion completed\n");
#else
  printf("Avg Cell voltage conversion completed\n");
 8006f96:	4803      	ldr	r0, [pc, #12]	@ (8006fa4 <adBms6830_start_avgcell_voltage_measurment+0x30>)
 8006f98:	f009 ff48 	bl	8010e2c <puts>
#endif
}
 8006f9c:	bf00      	nop
 8006f9e:	3708      	adds	r7, #8
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	bd80      	pop	{r7, pc}
 8006fa4:	080147c8 	.word	0x080147c8

08006fa8 <adBms6830_read_avgcell_voltages>:
*******************************************************************************
* @brief Read Avarage Cell Voltages
*******************************************************************************
*/
void adBms6830_read_avgcell_voltages(uint8_t tIC, cell_asic *ic)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b084      	sub	sp, #16
 8006fac:	af02      	add	r7, sp, #8
 8006fae:	4603      	mov	r3, r0
 8006fb0:	6039      	str	r1, [r7, #0]
 8006fb2:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006fb4:	79fb      	ldrb	r3, [r7, #7]
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	f000 fdbe 	bl	8007b38 <adBmsWakeupIc>
  adBms6830_Adcv(RD_ON, CONTINUOUS, DCP_OFF, RSTF_OFF, OW_OFF_ALL_CH);
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	9300      	str	r3, [sp, #0]
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	2101      	movs	r1, #1
 8006fc6:	2001      	movs	r0, #1
 8006fc8:	f7fb f9a6 	bl	8002318 <adBms6830_Adcv>
  adBms6830_Snap();
 8006fcc:	f7fb f9d7 	bl	800237e <adBms6830_Snap>
  adBmsReadData(tIC, &ic[0], RDACA, AvgCell, A);
 8006fd0:	79f8      	ldrb	r0, [r7, #7]
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	9300      	str	r3, [sp, #0]
 8006fd6:	2305      	movs	r3, #5
 8006fd8:	4a1b      	ldr	r2, [pc, #108]	@ (8007048 <adBms6830_read_avgcell_voltages+0xa0>)
 8006fda:	6839      	ldr	r1, [r7, #0]
 8006fdc:	f7fa f9f8 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDACB, AvgCell, B);
 8006fe0:	79f8      	ldrb	r0, [r7, #7]
 8006fe2:	2302      	movs	r3, #2
 8006fe4:	9300      	str	r3, [sp, #0]
 8006fe6:	2305      	movs	r3, #5
 8006fe8:	4a18      	ldr	r2, [pc, #96]	@ (800704c <adBms6830_read_avgcell_voltages+0xa4>)
 8006fea:	6839      	ldr	r1, [r7, #0]
 8006fec:	f7fa f9f0 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDACC, AvgCell, C);
 8006ff0:	79f8      	ldrb	r0, [r7, #7]
 8006ff2:	2303      	movs	r3, #3
 8006ff4:	9300      	str	r3, [sp, #0]
 8006ff6:	2305      	movs	r3, #5
 8006ff8:	4a15      	ldr	r2, [pc, #84]	@ (8007050 <adBms6830_read_avgcell_voltages+0xa8>)
 8006ffa:	6839      	ldr	r1, [r7, #0]
 8006ffc:	f7fa f9e8 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDACD, AvgCell, D);
 8007000:	79f8      	ldrb	r0, [r7, #7]
 8007002:	2304      	movs	r3, #4
 8007004:	9300      	str	r3, [sp, #0]
 8007006:	2305      	movs	r3, #5
 8007008:	4a12      	ldr	r2, [pc, #72]	@ (8007054 <adBms6830_read_avgcell_voltages+0xac>)
 800700a:	6839      	ldr	r1, [r7, #0]
 800700c:	f7fa f9e0 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDACE, AvgCell, E);
 8007010:	79f8      	ldrb	r0, [r7, #7]
 8007012:	2305      	movs	r3, #5
 8007014:	9300      	str	r3, [sp, #0]
 8007016:	2305      	movs	r3, #5
 8007018:	4a0f      	ldr	r2, [pc, #60]	@ (8007058 <adBms6830_read_avgcell_voltages+0xb0>)
 800701a:	6839      	ldr	r1, [r7, #0]
 800701c:	f7fa f9d8 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDACF, AvgCell, F);
 8007020:	79f8      	ldrb	r0, [r7, #7]
 8007022:	2306      	movs	r3, #6
 8007024:	9300      	str	r3, [sp, #0]
 8007026:	2305      	movs	r3, #5
 8007028:	4a0c      	ldr	r2, [pc, #48]	@ (800705c <adBms6830_read_avgcell_voltages+0xb4>)
 800702a:	6839      	ldr	r1, [r7, #0]
 800702c:	f7fa f9d0 	bl	80013d0 <adBmsReadData>
  adBms6830_Unsnap();
 8007030:	f7fb f9b4 	bl	800239c <adBms6830_Unsnap>
  printVoltages(tIC, &ic[0], AvgCell);
 8007034:	79fb      	ldrb	r3, [r7, #7]
 8007036:	2205      	movs	r2, #5
 8007038:	6839      	ldr	r1, [r7, #0]
 800703a:	4618      	mov	r0, r3
 800703c:	f001 faea 	bl	8008614 <printVoltages>
}
 8007040:	bf00      	nop
 8007042:	3708      	adds	r7, #8
 8007044:	46bd      	mov	sp, r7
 8007046:	bd80      	pop	{r7, pc}
 8007048:	20000028 	.word	0x20000028
 800704c:	2000002c 	.word	0x2000002c
 8007050:	20000030 	.word	0x20000030
 8007054:	20000034 	.word	0x20000034
 8007058:	20000038 	.word	0x20000038
 800705c:	2000003c 	.word	0x2000003c

08007060 <adBms6830_start_fcell_voltage_measurment>:
*******************************************************************************
* @brief Start Filtered Cell Voltages Measurement
*******************************************************************************
*/
void adBms6830_start_fcell_voltage_measurment(uint8_t tIC)
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b084      	sub	sp, #16
 8007064:	af02      	add	r7, sp, #8
 8007066:	4603      	mov	r3, r0
 8007068:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 800706a:	79fb      	ldrb	r3, [r7, #7]
 800706c:	4618      	mov	r0, r3
 800706e:	f000 fd63 	bl	8007b38 <adBmsWakeupIc>
  adBms6830_Adcv(RD_ON, CONTINUOUS, DCP_OFF, RSTF_OFF, OW_OFF_ALL_CH);
 8007072:	2300      	movs	r3, #0
 8007074:	9300      	str	r3, [sp, #0]
 8007076:	2300      	movs	r3, #0
 8007078:	2200      	movs	r2, #0
 800707a:	2101      	movs	r1, #1
 800707c:	2001      	movs	r0, #1
 800707e:	f7fb f94b 	bl	8002318 <adBms6830_Adcv>
#ifdef MBED
  pc.printf("F Cell voltage conversion completed\n");
#else
  printf("F Cell voltage conversion completed\n");
 8007082:	4803      	ldr	r0, [pc, #12]	@ (8007090 <adBms6830_start_fcell_voltage_measurment+0x30>)
 8007084:	f009 fed2 	bl	8010e2c <puts>
#endif
}
 8007088:	bf00      	nop
 800708a:	3708      	adds	r7, #8
 800708c:	46bd      	mov	sp, r7
 800708e:	bd80      	pop	{r7, pc}
 8007090:	080147f0 	.word	0x080147f0

08007094 <adBms6830_read_fcell_voltages>:
*******************************************************************************
* @brief Read Filtered Cell Voltages
*******************************************************************************
*/
void adBms6830_read_fcell_voltages(uint8_t tIC, cell_asic *ic)
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b084      	sub	sp, #16
 8007098:	af02      	add	r7, sp, #8
 800709a:	4603      	mov	r3, r0
 800709c:	6039      	str	r1, [r7, #0]
 800709e:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 80070a0:	79fb      	ldrb	r3, [r7, #7]
 80070a2:	4618      	mov	r0, r3
 80070a4:	f000 fd48 	bl	8007b38 <adBmsWakeupIc>
  adBms6830_Adcv(RD_ON, CONTINUOUS, DCP_OFF, RSTF_OFF, OW_OFF_ALL_CH);
 80070a8:	2300      	movs	r3, #0
 80070aa:	9300      	str	r3, [sp, #0]
 80070ac:	2300      	movs	r3, #0
 80070ae:	2200      	movs	r2, #0
 80070b0:	2101      	movs	r1, #1
 80070b2:	2001      	movs	r0, #1
 80070b4:	f7fb f930 	bl	8002318 <adBms6830_Adcv>
  adBms6830_Snap();
 80070b8:	f7fb f961 	bl	800237e <adBms6830_Snap>
  adBmsReadData(tIC, &ic[0], RDFCA, F_volt, A);
 80070bc:	79f8      	ldrb	r0, [r7, #7]
 80070be:	2301      	movs	r3, #1
 80070c0:	9300      	str	r3, [sp, #0]
 80070c2:	2307      	movs	r3, #7
 80070c4:	4a1b      	ldr	r2, [pc, #108]	@ (8007134 <adBms6830_read_fcell_voltages+0xa0>)
 80070c6:	6839      	ldr	r1, [r7, #0]
 80070c8:	f7fa f982 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDFCB, F_volt, B);
 80070cc:	79f8      	ldrb	r0, [r7, #7]
 80070ce:	2302      	movs	r3, #2
 80070d0:	9300      	str	r3, [sp, #0]
 80070d2:	2307      	movs	r3, #7
 80070d4:	4a18      	ldr	r2, [pc, #96]	@ (8007138 <adBms6830_read_fcell_voltages+0xa4>)
 80070d6:	6839      	ldr	r1, [r7, #0]
 80070d8:	f7fa f97a 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDFCC, F_volt, C);
 80070dc:	79f8      	ldrb	r0, [r7, #7]
 80070de:	2303      	movs	r3, #3
 80070e0:	9300      	str	r3, [sp, #0]
 80070e2:	2307      	movs	r3, #7
 80070e4:	4a15      	ldr	r2, [pc, #84]	@ (800713c <adBms6830_read_fcell_voltages+0xa8>)
 80070e6:	6839      	ldr	r1, [r7, #0]
 80070e8:	f7fa f972 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDFCD, F_volt, D);
 80070ec:	79f8      	ldrb	r0, [r7, #7]
 80070ee:	2304      	movs	r3, #4
 80070f0:	9300      	str	r3, [sp, #0]
 80070f2:	2307      	movs	r3, #7
 80070f4:	4a12      	ldr	r2, [pc, #72]	@ (8007140 <adBms6830_read_fcell_voltages+0xac>)
 80070f6:	6839      	ldr	r1, [r7, #0]
 80070f8:	f7fa f96a 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDFCE, F_volt, E);
 80070fc:	79f8      	ldrb	r0, [r7, #7]
 80070fe:	2305      	movs	r3, #5
 8007100:	9300      	str	r3, [sp, #0]
 8007102:	2307      	movs	r3, #7
 8007104:	4a0f      	ldr	r2, [pc, #60]	@ (8007144 <adBms6830_read_fcell_voltages+0xb0>)
 8007106:	6839      	ldr	r1, [r7, #0]
 8007108:	f7fa f962 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDFCF, F_volt, F);
 800710c:	79f8      	ldrb	r0, [r7, #7]
 800710e:	2306      	movs	r3, #6
 8007110:	9300      	str	r3, [sp, #0]
 8007112:	2307      	movs	r3, #7
 8007114:	4a0c      	ldr	r2, [pc, #48]	@ (8007148 <adBms6830_read_fcell_voltages+0xb4>)
 8007116:	6839      	ldr	r1, [r7, #0]
 8007118:	f7fa f95a 	bl	80013d0 <adBmsReadData>
  adBms6830_Unsnap();
 800711c:	f7fb f93e 	bl	800239c <adBms6830_Unsnap>
  printVoltages(tIC, &ic[0], F_volt);
 8007120:	79fb      	ldrb	r3, [r7, #7]
 8007122:	2207      	movs	r2, #7
 8007124:	6839      	ldr	r1, [r7, #0]
 8007126:	4618      	mov	r0, r3
 8007128:	f001 fa74 	bl	8008614 <printVoltages>
}
 800712c:	bf00      	nop
 800712e:	3708      	adds	r7, #8
 8007130:	46bd      	mov	sp, r7
 8007132:	bd80      	pop	{r7, pc}
 8007134:	20000058 	.word	0x20000058
 8007138:	2000005c 	.word	0x2000005c
 800713c:	20000060 	.word	0x20000060
 8007140:	20000064 	.word	0x20000064
 8007144:	20000068 	.word	0x20000068
 8007148:	2000006c 	.word	0x2000006c

0800714c <adBms6830_start_aux_voltage_measurment>:
*******************************************************************************
* @brief Start AUX, VMV, V+ Voltages Measurement
*******************************************************************************
*/
void adBms6830_start_aux_voltage_measurment(uint8_t tIC, cell_asic *ic)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b086      	sub	sp, #24
 8007150:	af02      	add	r7, sp, #8
 8007152:	4603      	mov	r3, r0
 8007154:	6039      	str	r1, [r7, #0]
 8007156:	71fb      	strb	r3, [r7, #7]
  for(uint8_t cic = 0; cic < tIC; cic++)
 8007158:	2300      	movs	r3, #0
 800715a:	73fb      	strb	r3, [r7, #15]
 800715c:	e01a      	b.n	8007194 <adBms6830_start_aux_voltage_measurment+0x48>
  {
    /* Init config A */
    ic[cic].tx_cfga.refon = PWR_UP;
 800715e:	7bfb      	ldrb	r3, [r7, #15]
 8007160:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007164:	fb02 f303 	mul.w	r3, r2, r3
 8007168:	683a      	ldr	r2, [r7, #0]
 800716a:	441a      	add	r2, r3
 800716c:	7813      	ldrb	r3, [r2, #0]
 800716e:	f043 0301 	orr.w	r3, r3, #1
 8007172:	7013      	strb	r3, [r2, #0]
    ic[cic].tx_cfga.gpo = 0X3FF; /* All GPIO pull down off */
 8007174:	7bfb      	ldrb	r3, [r7, #15]
 8007176:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800717a:	fb02 f303 	mul.w	r3, r2, r3
 800717e:	683a      	ldr	r2, [r7, #0]
 8007180:	441a      	add	r2, r3
 8007182:	8853      	ldrh	r3, [r2, #2]
 8007184:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8007188:	f361 134e 	bfi	r3, r1, #5, #10
 800718c:	8053      	strh	r3, [r2, #2]
  for(uint8_t cic = 0; cic < tIC; cic++)
 800718e:	7bfb      	ldrb	r3, [r7, #15]
 8007190:	3301      	adds	r3, #1
 8007192:	73fb      	strb	r3, [r7, #15]
 8007194:	7bfa      	ldrb	r2, [r7, #15]
 8007196:	79fb      	ldrb	r3, [r7, #7]
 8007198:	429a      	cmp	r2, r3
 800719a:	d3e0      	bcc.n	800715e <adBms6830_start_aux_voltage_measurment+0x12>
  }
  adBmsWakeupIc(tIC);
 800719c:	79fb      	ldrb	r3, [r7, #7]
 800719e:	4618      	mov	r0, r3
 80071a0:	f000 fcca 	bl	8007b38 <adBmsWakeupIc>
  adBmsWriteData(tIC, &ic[0], WRCFGA, Config, A);
 80071a4:	79f8      	ldrb	r0, [r7, #7]
 80071a6:	2301      	movs	r3, #1
 80071a8:	9300      	str	r3, [sp, #0]
 80071aa:	2308      	movs	r3, #8
 80071ac:	4a07      	ldr	r2, [pc, #28]	@ (80071cc <adBms6830_start_aux_voltage_measurment+0x80>)
 80071ae:	6839      	ldr	r1, [r7, #0]
 80071b0:	f7fa ff0a 	bl	8001fc8 <adBmsWriteData>
  adBms6830_Adax(AUX_OW_OFF, PUP_DOWN, AUX_ALL);
 80071b4:	2200      	movs	r2, #0
 80071b6:	2100      	movs	r1, #0
 80071b8:	2000      	movs	r0, #0
 80071ba:	f7fb f923 	bl	8002404 <adBms6830_Adax>
#ifdef MBED
  pc.printf("Aux voltage conversion completed\n");
#else
  printf("Aux voltage conversion completed\n");
 80071be:	4804      	ldr	r0, [pc, #16]	@ (80071d0 <adBms6830_start_aux_voltage_measurment+0x84>)
 80071c0:	f009 fe34 	bl	8010e2c <puts>
#endif
}
 80071c4:	bf00      	nop
 80071c6:	3710      	adds	r7, #16
 80071c8:	46bd      	mov	sp, r7
 80071ca:	bd80      	pop	{r7, pc}
 80071cc:	20000000 	.word	0x20000000
 80071d0:	08014814 	.word	0x08014814

080071d4 <adBms6830_read_aux_voltages>:
*******************************************************************************
* @brief Read AUX, VMV, V+ Voltages
*******************************************************************************
*/
void adBms6830_read_aux_voltages(uint8_t tIC, cell_asic *ic)
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b084      	sub	sp, #16
 80071d8:	af02      	add	r7, sp, #8
 80071da:	4603      	mov	r3, r0
 80071dc:	6039      	str	r1, [r7, #0]
 80071de:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 80071e0:	79fb      	ldrb	r3, [r7, #7]
 80071e2:	4618      	mov	r0, r3
 80071e4:	f000 fca8 	bl	8007b38 <adBmsWakeupIc>
  adBms6830_Adax(AUX_OW_OFF, PUP_DOWN, AUX_ALL);
 80071e8:	2200      	movs	r2, #0
 80071ea:	2100      	movs	r1, #0
 80071ec:	2000      	movs	r0, #0
 80071ee:	f7fb f909 	bl	8002404 <adBms6830_Adax>
  adBmsReadData(tIC, &ic[0], RDAUXA, Aux, A);
 80071f2:	79f8      	ldrb	r0, [r7, #7]
 80071f4:	2301      	movs	r3, #1
 80071f6:	9300      	str	r3, [sp, #0]
 80071f8:	2301      	movs	r3, #1
 80071fa:	4a13      	ldr	r2, [pc, #76]	@ (8007248 <adBms6830_read_aux_voltages+0x74>)
 80071fc:	6839      	ldr	r1, [r7, #0]
 80071fe:	f7fa f8e7 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDAUXB, Aux, B);
 8007202:	79f8      	ldrb	r0, [r7, #7]
 8007204:	2302      	movs	r3, #2
 8007206:	9300      	str	r3, [sp, #0]
 8007208:	2301      	movs	r3, #1
 800720a:	4a10      	ldr	r2, [pc, #64]	@ (800724c <adBms6830_read_aux_voltages+0x78>)
 800720c:	6839      	ldr	r1, [r7, #0]
 800720e:	f7fa f8df 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDAUXC, Aux, C);
 8007212:	79f8      	ldrb	r0, [r7, #7]
 8007214:	2303      	movs	r3, #3
 8007216:	9300      	str	r3, [sp, #0]
 8007218:	2301      	movs	r3, #1
 800721a:	4a0d      	ldr	r2, [pc, #52]	@ (8007250 <adBms6830_read_aux_voltages+0x7c>)
 800721c:	6839      	ldr	r1, [r7, #0]
 800721e:	f7fa f8d7 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDAUXD, Aux, D);
 8007222:	79f8      	ldrb	r0, [r7, #7]
 8007224:	2304      	movs	r3, #4
 8007226:	9300      	str	r3, [sp, #0]
 8007228:	2301      	movs	r3, #1
 800722a:	4a0a      	ldr	r2, [pc, #40]	@ (8007254 <adBms6830_read_aux_voltages+0x80>)
 800722c:	6839      	ldr	r1, [r7, #0]
 800722e:	f7fa f8cf 	bl	80013d0 <adBmsReadData>
  printVoltages(tIC, &ic[0], Aux);
 8007232:	79fb      	ldrb	r3, [r7, #7]
 8007234:	2201      	movs	r2, #1
 8007236:	6839      	ldr	r1, [r7, #0]
 8007238:	4618      	mov	r0, r3
 800723a:	f001 f9eb 	bl	8008614 <printVoltages>
}
 800723e:	bf00      	nop
 8007240:	3708      	adds	r7, #8
 8007242:	46bd      	mov	sp, r7
 8007244:	bd80      	pop	{r7, pc}
 8007246:	bf00      	nop
 8007248:	20000070 	.word	0x20000070
 800724c:	20000074 	.word	0x20000074
 8007250:	20000078 	.word	0x20000078
 8007254:	2000007c 	.word	0x2000007c

08007258 <adBms6830_start_raux_voltage_measurment>:
*******************************************************************************
* @brief Start Redundant GPIO Voltages Measurement
*******************************************************************************
*/
void adBms6830_start_raux_voltage_measurment(uint8_t tIC,  cell_asic *ic)
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b086      	sub	sp, #24
 800725c:	af02      	add	r7, sp, #8
 800725e:	4603      	mov	r3, r0
 8007260:	6039      	str	r1, [r7, #0]
 8007262:	71fb      	strb	r3, [r7, #7]
  for(uint8_t cic = 0; cic < tIC; cic++)
 8007264:	2300      	movs	r3, #0
 8007266:	73fb      	strb	r3, [r7, #15]
 8007268:	e01a      	b.n	80072a0 <adBms6830_start_raux_voltage_measurment+0x48>
  {
    /* Init config A */
    ic[cic].tx_cfga.refon = PWR_UP;
 800726a:	7bfb      	ldrb	r3, [r7, #15]
 800726c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007270:	fb02 f303 	mul.w	r3, r2, r3
 8007274:	683a      	ldr	r2, [r7, #0]
 8007276:	441a      	add	r2, r3
 8007278:	7813      	ldrb	r3, [r2, #0]
 800727a:	f043 0301 	orr.w	r3, r3, #1
 800727e:	7013      	strb	r3, [r2, #0]
    ic[cic].tx_cfga.gpo = 0X3FF; /* All GPIO pull down off */
 8007280:	7bfb      	ldrb	r3, [r7, #15]
 8007282:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007286:	fb02 f303 	mul.w	r3, r2, r3
 800728a:	683a      	ldr	r2, [r7, #0]
 800728c:	441a      	add	r2, r3
 800728e:	8853      	ldrh	r3, [r2, #2]
 8007290:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8007294:	f361 134e 	bfi	r3, r1, #5, #10
 8007298:	8053      	strh	r3, [r2, #2]
  for(uint8_t cic = 0; cic < tIC; cic++)
 800729a:	7bfb      	ldrb	r3, [r7, #15]
 800729c:	3301      	adds	r3, #1
 800729e:	73fb      	strb	r3, [r7, #15]
 80072a0:	7bfa      	ldrb	r2, [r7, #15]
 80072a2:	79fb      	ldrb	r3, [r7, #7]
 80072a4:	429a      	cmp	r2, r3
 80072a6:	d3e0      	bcc.n	800726a <adBms6830_start_raux_voltage_measurment+0x12>
  }
  adBmsWakeupIc(tIC);
 80072a8:	79fb      	ldrb	r3, [r7, #7]
 80072aa:	4618      	mov	r0, r3
 80072ac:	f000 fc44 	bl	8007b38 <adBmsWakeupIc>
  adBmsWriteData(tIC, &ic[0], WRCFGA, Config, A);
 80072b0:	79f8      	ldrb	r0, [r7, #7]
 80072b2:	2301      	movs	r3, #1
 80072b4:	9300      	str	r3, [sp, #0]
 80072b6:	2308      	movs	r3, #8
 80072b8:	4a06      	ldr	r2, [pc, #24]	@ (80072d4 <adBms6830_start_raux_voltage_measurment+0x7c>)
 80072ba:	6839      	ldr	r1, [r7, #0]
 80072bc:	f7fa fe84 	bl	8001fc8 <adBmsWriteData>
  adBms6830_Adax2(AUX_ALL);
 80072c0:	2000      	movs	r0, #0
 80072c2:	f7fb f8cb 	bl	800245c <adBms6830_Adax2>
#ifdef MBED
  pc.printf("RAux voltage conversion completed\n");
#else
  printf("RAux voltage conversion completed\n");
 80072c6:	4804      	ldr	r0, [pc, #16]	@ (80072d8 <adBms6830_start_raux_voltage_measurment+0x80>)
 80072c8:	f009 fdb0 	bl	8010e2c <puts>
#endif
}
 80072cc:	bf00      	nop
 80072ce:	3710      	adds	r7, #16
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bd80      	pop	{r7, pc}
 80072d4:	20000000 	.word	0x20000000
 80072d8:	08014838 	.word	0x08014838

080072dc <adBms6830_read_raux_voltages>:
*******************************************************************************
* @brief Read Redundant GPIO Voltages
*******************************************************************************
*/
void adBms6830_read_raux_voltages(uint8_t tIC, cell_asic *ic)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b084      	sub	sp, #16
 80072e0:	af02      	add	r7, sp, #8
 80072e2:	4603      	mov	r3, r0
 80072e4:	6039      	str	r1, [r7, #0]
 80072e6:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 80072e8:	79fb      	ldrb	r3, [r7, #7]
 80072ea:	4618      	mov	r0, r3
 80072ec:	f000 fc24 	bl	8007b38 <adBmsWakeupIc>
  adBms6830_Adax2(AUX_ALL);
 80072f0:	2000      	movs	r0, #0
 80072f2:	f7fb f8b3 	bl	800245c <adBms6830_Adax2>
  adBmsReadData(tIC, &ic[0], RDRAXA, RAux, A);
 80072f6:	79f8      	ldrb	r0, [r7, #7]
 80072f8:	2301      	movs	r3, #1
 80072fa:	9300      	str	r3, [sp, #0]
 80072fc:	2302      	movs	r3, #2
 80072fe:	4a13      	ldr	r2, [pc, #76]	@ (800734c <adBms6830_read_raux_voltages+0x70>)
 8007300:	6839      	ldr	r1, [r7, #0]
 8007302:	f7fa f865 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDRAXB, RAux, B);
 8007306:	79f8      	ldrb	r0, [r7, #7]
 8007308:	2302      	movs	r3, #2
 800730a:	9300      	str	r3, [sp, #0]
 800730c:	2302      	movs	r3, #2
 800730e:	4a10      	ldr	r2, [pc, #64]	@ (8007350 <adBms6830_read_raux_voltages+0x74>)
 8007310:	6839      	ldr	r1, [r7, #0]
 8007312:	f7fa f85d 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDRAXC, RAux, C);
 8007316:	79f8      	ldrb	r0, [r7, #7]
 8007318:	2303      	movs	r3, #3
 800731a:	9300      	str	r3, [sp, #0]
 800731c:	2302      	movs	r3, #2
 800731e:	4a0d      	ldr	r2, [pc, #52]	@ (8007354 <adBms6830_read_raux_voltages+0x78>)
 8007320:	6839      	ldr	r1, [r7, #0]
 8007322:	f7fa f855 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDRAXD, RAux, D);
 8007326:	79f8      	ldrb	r0, [r7, #7]
 8007328:	2304      	movs	r3, #4
 800732a:	9300      	str	r3, [sp, #0]
 800732c:	2302      	movs	r3, #2
 800732e:	4a0a      	ldr	r2, [pc, #40]	@ (8007358 <adBms6830_read_raux_voltages+0x7c>)
 8007330:	6839      	ldr	r1, [r7, #0]
 8007332:	f7fa f84d 	bl	80013d0 <adBmsReadData>
  printVoltages(tIC, &ic[0], RAux);
 8007336:	79fb      	ldrb	r3, [r7, #7]
 8007338:	2202      	movs	r2, #2
 800733a:	6839      	ldr	r1, [r7, #0]
 800733c:	4618      	mov	r0, r3
 800733e:	f001 f969 	bl	8008614 <printVoltages>
}
 8007342:	bf00      	nop
 8007344:	3708      	adds	r7, #8
 8007346:	46bd      	mov	sp, r7
 8007348:	bd80      	pop	{r7, pc}
 800734a:	bf00      	nop
 800734c:	20000080 	.word	0x20000080
 8007350:	20000084 	.word	0x20000084
 8007354:	20000088 	.word	0x20000088
 8007358:	2000008c 	.word	0x2000008c

0800735c <adBms6830_read_status_registers>:
*******************************************************************************
* @brief Read Status Reg. A, B, C, D and E.
*******************************************************************************
*/
void adBms6830_read_status_registers(uint8_t tIC, cell_asic *ic)
{
 800735c:	b590      	push	{r4, r7, lr}
 800735e:	b085      	sub	sp, #20
 8007360:	af02      	add	r7, sp, #8
 8007362:	4603      	mov	r3, r0
 8007364:	6039      	str	r1, [r7, #0]
 8007366:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8007368:	79fb      	ldrb	r3, [r7, #7]
 800736a:	4618      	mov	r0, r3
 800736c:	f000 fbe4 	bl	8007b38 <adBmsWakeupIc>
  adBmsWriteData(tIC, &ic[0], WRCFGA, Config, A);
 8007370:	79f8      	ldrb	r0, [r7, #7]
 8007372:	2301      	movs	r3, #1
 8007374:	9300      	str	r3, [sp, #0]
 8007376:	2308      	movs	r3, #8
 8007378:	4a2c      	ldr	r2, [pc, #176]	@ (800742c <adBms6830_read_status_registers+0xd0>)
 800737a:	6839      	ldr	r1, [r7, #0]
 800737c:	f7fa fe24 	bl	8001fc8 <adBmsWriteData>
  adBmsWriteData(tIC, &ic[0], WRCFGB, Config, B);
 8007380:	79f8      	ldrb	r0, [r7, #7]
 8007382:	2302      	movs	r3, #2
 8007384:	9300      	str	r3, [sp, #0]
 8007386:	2308      	movs	r3, #8
 8007388:	4a29      	ldr	r2, [pc, #164]	@ (8007430 <adBms6830_read_status_registers+0xd4>)
 800738a:	6839      	ldr	r1, [r7, #0]
 800738c:	f7fa fe1c 	bl	8001fc8 <adBmsWriteData>
  adBms6830_Adax(AUX_OPEN_WIRE_DETECTION, OPEN_WIRE_CURRENT_SOURCE, AUX_CH_TO_CONVERT);
 8007390:	4b28      	ldr	r3, [pc, #160]	@ (8007434 <adBms6830_read_status_registers+0xd8>)
 8007392:	781b      	ldrb	r3, [r3, #0]
 8007394:	4a28      	ldr	r2, [pc, #160]	@ (8007438 <adBms6830_read_status_registers+0xdc>)
 8007396:	7811      	ldrb	r1, [r2, #0]
 8007398:	4a28      	ldr	r2, [pc, #160]	@ (800743c <adBms6830_read_status_registers+0xe0>)
 800739a:	7812      	ldrb	r2, [r2, #0]
 800739c:	4618      	mov	r0, r3
 800739e:	f7fb f831 	bl	8002404 <adBms6830_Adax>
  adBms6830_Adcv(REDUNDANT_MEASUREMENT, CONTINUOUS_MEASUREMENT, DISCHARGE_PERMITTED, RESET_FILTER, CELL_OPEN_WIRE_DETECTION);
 80073a2:	4b27      	ldr	r3, [pc, #156]	@ (8007440 <adBms6830_read_status_registers+0xe4>)
 80073a4:	7818      	ldrb	r0, [r3, #0]
 80073a6:	4b27      	ldr	r3, [pc, #156]	@ (8007444 <adBms6830_read_status_registers+0xe8>)
 80073a8:	7819      	ldrb	r1, [r3, #0]
 80073aa:	4b27      	ldr	r3, [pc, #156]	@ (8007448 <adBms6830_read_status_registers+0xec>)
 80073ac:	781a      	ldrb	r2, [r3, #0]
 80073ae:	4b27      	ldr	r3, [pc, #156]	@ (800744c <adBms6830_read_status_registers+0xf0>)
 80073b0:	781c      	ldrb	r4, [r3, #0]
 80073b2:	4b27      	ldr	r3, [pc, #156]	@ (8007450 <adBms6830_read_status_registers+0xf4>)
 80073b4:	781b      	ldrb	r3, [r3, #0]
 80073b6:	9300      	str	r3, [sp, #0]
 80073b8:	4623      	mov	r3, r4
 80073ba:	f7fa ffad 	bl	8002318 <adBms6830_Adcv>

  adBmsReadData(tIC, &ic[0], RDSTATA, Status, A);
 80073be:	79f8      	ldrb	r0, [r7, #7]
 80073c0:	2301      	movs	r3, #1
 80073c2:	9300      	str	r3, [sp, #0]
 80073c4:	2303      	movs	r3, #3
 80073c6:	4a23      	ldr	r2, [pc, #140]	@ (8007454 <adBms6830_read_status_registers+0xf8>)
 80073c8:	6839      	ldr	r1, [r7, #0]
 80073ca:	f7fa f801 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDSTATB, Status, B);
 80073ce:	79f8      	ldrb	r0, [r7, #7]
 80073d0:	2302      	movs	r3, #2
 80073d2:	9300      	str	r3, [sp, #0]
 80073d4:	2303      	movs	r3, #3
 80073d6:	4a20      	ldr	r2, [pc, #128]	@ (8007458 <adBms6830_read_status_registers+0xfc>)
 80073d8:	6839      	ldr	r1, [r7, #0]
 80073da:	f7f9 fff9 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDSTATC, Status, C);
 80073de:	79f8      	ldrb	r0, [r7, #7]
 80073e0:	2303      	movs	r3, #3
 80073e2:	9300      	str	r3, [sp, #0]
 80073e4:	2303      	movs	r3, #3
 80073e6:	4a1d      	ldr	r2, [pc, #116]	@ (800745c <adBms6830_read_status_registers+0x100>)
 80073e8:	6839      	ldr	r1, [r7, #0]
 80073ea:	f7f9 fff1 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDSTATD, Status, D);
 80073ee:	79f8      	ldrb	r0, [r7, #7]
 80073f0:	2304      	movs	r3, #4
 80073f2:	9300      	str	r3, [sp, #0]
 80073f4:	2303      	movs	r3, #3
 80073f6:	4a1a      	ldr	r2, [pc, #104]	@ (8007460 <adBms6830_read_status_registers+0x104>)
 80073f8:	6839      	ldr	r1, [r7, #0]
 80073fa:	f7f9 ffe9 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDSTATE, Status, E);
 80073fe:	79f8      	ldrb	r0, [r7, #7]
 8007400:	2305      	movs	r3, #5
 8007402:	9300      	str	r3, [sp, #0]
 8007404:	2303      	movs	r3, #3
 8007406:	4a17      	ldr	r2, [pc, #92]	@ (8007464 <adBms6830_read_status_registers+0x108>)
 8007408:	6839      	ldr	r1, [r7, #0]
 800740a:	f7f9 ffe1 	bl	80013d0 <adBmsReadData>
  printPollAdcConvTime(pladc_count);
 800740e:	4b16      	ldr	r3, [pc, #88]	@ (8007468 <adBms6830_read_status_registers+0x10c>)
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	4618      	mov	r0, r3
 8007414:	f002 fc44 	bl	8009ca0 <printPollAdcConvTime>
  printStatus(tIC, &ic[0], Status, ALL_GRP);
 8007418:	79f8      	ldrb	r0, [r7, #7]
 800741a:	2300      	movs	r3, #0
 800741c:	2203      	movs	r2, #3
 800741e:	6839      	ldr	r1, [r7, #0]
 8007420:	f001 fb02 	bl	8008a28 <printStatus>
}
 8007424:	bf00      	nop
 8007426:	370c      	adds	r7, #12
 8007428:	46bd      	mov	sp, r7
 800742a:	bd90      	pop	{r4, r7, pc}
 800742c:	20000000 	.word	0x20000000
 8007430:	20000004 	.word	0x20000004
 8007434:	200007d8 	.word	0x200007d8
 8007438:	200007d9 	.word	0x200007d9
 800743c:	200007d5 	.word	0x200007d5
 8007440:	200007d4 	.word	0x200007d4
 8007444:	200007d6 	.word	0x200007d6
 8007448:	200007da 	.word	0x200007da
 800744c:	200007db 	.word	0x200007db
 8007450:	200007d7 	.word	0x200007d7
 8007454:	20000090 	.word	0x20000090
 8007458:	20000094 	.word	0x20000094
 800745c:	20000098 	.word	0x20000098
 8007460:	2000009c 	.word	0x2000009c
 8007464:	200000a0 	.word	0x200000a0
 8007468:	200007e0 	.word	0x200007e0

0800746c <measurement_loop>:
*******************************************************************************
* @brief Loop measurment.
*******************************************************************************
*/
void measurement_loop()
{
 800746c:	b580      	push	{r7, lr}
 800746e:	b082      	sub	sp, #8
 8007470:	af02      	add	r7, sp, #8
  if(MEASURE_CELL == ENABLED)
 8007472:	4bb6      	ldr	r3, [pc, #728]	@ (800774c <measurement_loop+0x2e0>)
 8007474:	781b      	ldrb	r3, [r3, #0]
 8007476:	2b01      	cmp	r3, #1
 8007478:	d138      	bne.n	80074ec <measurement_loop+0x80>
  {
	adBms6830_Snap();
 800747a:	f7fa ff80 	bl	800237e <adBms6830_Snap>
    adBmsReadData(TOTAL_IC, &IC[0], RDCVA, Cell, A);
 800747e:	2301      	movs	r3, #1
 8007480:	9300      	str	r3, [sp, #0]
 8007482:	2300      	movs	r3, #0
 8007484:	4ab2      	ldr	r2, [pc, #712]	@ (8007750 <measurement_loop+0x2e4>)
 8007486:	49b3      	ldr	r1, [pc, #716]	@ (8007754 <measurement_loop+0x2e8>)
 8007488:	2002      	movs	r0, #2
 800748a:	f7f9 ffa1 	bl	80013d0 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDCVB, Cell, B);
 800748e:	2302      	movs	r3, #2
 8007490:	9300      	str	r3, [sp, #0]
 8007492:	2300      	movs	r3, #0
 8007494:	4ab0      	ldr	r2, [pc, #704]	@ (8007758 <measurement_loop+0x2ec>)
 8007496:	49af      	ldr	r1, [pc, #700]	@ (8007754 <measurement_loop+0x2e8>)
 8007498:	2002      	movs	r0, #2
 800749a:	f7f9 ff99 	bl	80013d0 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDCVC, Cell, C);
 800749e:	2303      	movs	r3, #3
 80074a0:	9300      	str	r3, [sp, #0]
 80074a2:	2300      	movs	r3, #0
 80074a4:	4aad      	ldr	r2, [pc, #692]	@ (800775c <measurement_loop+0x2f0>)
 80074a6:	49ab      	ldr	r1, [pc, #684]	@ (8007754 <measurement_loop+0x2e8>)
 80074a8:	2002      	movs	r0, #2
 80074aa:	f7f9 ff91 	bl	80013d0 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDCVD, Cell, D);
 80074ae:	2304      	movs	r3, #4
 80074b0:	9300      	str	r3, [sp, #0]
 80074b2:	2300      	movs	r3, #0
 80074b4:	4aaa      	ldr	r2, [pc, #680]	@ (8007760 <measurement_loop+0x2f4>)
 80074b6:	49a7      	ldr	r1, [pc, #668]	@ (8007754 <measurement_loop+0x2e8>)
 80074b8:	2002      	movs	r0, #2
 80074ba:	f7f9 ff89 	bl	80013d0 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDCVE, Cell, E);
 80074be:	2305      	movs	r3, #5
 80074c0:	9300      	str	r3, [sp, #0]
 80074c2:	2300      	movs	r3, #0
 80074c4:	4aa7      	ldr	r2, [pc, #668]	@ (8007764 <measurement_loop+0x2f8>)
 80074c6:	49a3      	ldr	r1, [pc, #652]	@ (8007754 <measurement_loop+0x2e8>)
 80074c8:	2002      	movs	r0, #2
 80074ca:	f7f9 ff81 	bl	80013d0 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDCVF, Cell, F);
 80074ce:	2306      	movs	r3, #6
 80074d0:	9300      	str	r3, [sp, #0]
 80074d2:	2300      	movs	r3, #0
 80074d4:	4aa4      	ldr	r2, [pc, #656]	@ (8007768 <measurement_loop+0x2fc>)
 80074d6:	499f      	ldr	r1, [pc, #636]	@ (8007754 <measurement_loop+0x2e8>)
 80074d8:	2002      	movs	r0, #2
 80074da:	f7f9 ff79 	bl	80013d0 <adBmsReadData>
    adBms6830_Unsnap();
 80074de:	f7fa ff5d 	bl	800239c <adBms6830_Unsnap>
    printVoltages(TOTAL_IC, &IC[0], Cell);
 80074e2:	2200      	movs	r2, #0
 80074e4:	499b      	ldr	r1, [pc, #620]	@ (8007754 <measurement_loop+0x2e8>)
 80074e6:	2002      	movs	r0, #2
 80074e8:	f001 f894 	bl	8008614 <printVoltages>
  }

  if(MEASURE_AVG_CELL == ENABLED)
 80074ec:	4b9f      	ldr	r3, [pc, #636]	@ (800776c <measurement_loop+0x300>)
 80074ee:	781b      	ldrb	r3, [r3, #0]
 80074f0:	2b01      	cmp	r3, #1
 80074f2:	d138      	bne.n	8007566 <measurement_loop+0xfa>
  {
	adBms6830_Snap();
 80074f4:	f7fa ff43 	bl	800237e <adBms6830_Snap>
    adBmsReadData(TOTAL_IC, &IC[0], RDACA, AvgCell, A);
 80074f8:	2301      	movs	r3, #1
 80074fa:	9300      	str	r3, [sp, #0]
 80074fc:	2305      	movs	r3, #5
 80074fe:	4a9c      	ldr	r2, [pc, #624]	@ (8007770 <measurement_loop+0x304>)
 8007500:	4994      	ldr	r1, [pc, #592]	@ (8007754 <measurement_loop+0x2e8>)
 8007502:	2002      	movs	r0, #2
 8007504:	f7f9 ff64 	bl	80013d0 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDACB, AvgCell, B);
 8007508:	2302      	movs	r3, #2
 800750a:	9300      	str	r3, [sp, #0]
 800750c:	2305      	movs	r3, #5
 800750e:	4a99      	ldr	r2, [pc, #612]	@ (8007774 <measurement_loop+0x308>)
 8007510:	4990      	ldr	r1, [pc, #576]	@ (8007754 <measurement_loop+0x2e8>)
 8007512:	2002      	movs	r0, #2
 8007514:	f7f9 ff5c 	bl	80013d0 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDACC, AvgCell, C);
 8007518:	2303      	movs	r3, #3
 800751a:	9300      	str	r3, [sp, #0]
 800751c:	2305      	movs	r3, #5
 800751e:	4a96      	ldr	r2, [pc, #600]	@ (8007778 <measurement_loop+0x30c>)
 8007520:	498c      	ldr	r1, [pc, #560]	@ (8007754 <measurement_loop+0x2e8>)
 8007522:	2002      	movs	r0, #2
 8007524:	f7f9 ff54 	bl	80013d0 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDACD, AvgCell, D);
 8007528:	2304      	movs	r3, #4
 800752a:	9300      	str	r3, [sp, #0]
 800752c:	2305      	movs	r3, #5
 800752e:	4a93      	ldr	r2, [pc, #588]	@ (800777c <measurement_loop+0x310>)
 8007530:	4988      	ldr	r1, [pc, #544]	@ (8007754 <measurement_loop+0x2e8>)
 8007532:	2002      	movs	r0, #2
 8007534:	f7f9 ff4c 	bl	80013d0 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDACE, AvgCell, E);
 8007538:	2305      	movs	r3, #5
 800753a:	9300      	str	r3, [sp, #0]
 800753c:	2305      	movs	r3, #5
 800753e:	4a90      	ldr	r2, [pc, #576]	@ (8007780 <measurement_loop+0x314>)
 8007540:	4984      	ldr	r1, [pc, #528]	@ (8007754 <measurement_loop+0x2e8>)
 8007542:	2002      	movs	r0, #2
 8007544:	f7f9 ff44 	bl	80013d0 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDACF, AvgCell, F);
 8007548:	2306      	movs	r3, #6
 800754a:	9300      	str	r3, [sp, #0]
 800754c:	2305      	movs	r3, #5
 800754e:	4a8d      	ldr	r2, [pc, #564]	@ (8007784 <measurement_loop+0x318>)
 8007550:	4980      	ldr	r1, [pc, #512]	@ (8007754 <measurement_loop+0x2e8>)
 8007552:	2002      	movs	r0, #2
 8007554:	f7f9 ff3c 	bl	80013d0 <adBmsReadData>
    adBms6830_Unsnap();
 8007558:	f7fa ff20 	bl	800239c <adBms6830_Unsnap>
    printVoltages(TOTAL_IC, &IC[0], AvgCell);
 800755c:	2205      	movs	r2, #5
 800755e:	497d      	ldr	r1, [pc, #500]	@ (8007754 <measurement_loop+0x2e8>)
 8007560:	2002      	movs	r0, #2
 8007562:	f001 f857 	bl	8008614 <printVoltages>
  }

  if(MEASURE_F_CELL == ENABLED)
 8007566:	4b88      	ldr	r3, [pc, #544]	@ (8007788 <measurement_loop+0x31c>)
 8007568:	781b      	ldrb	r3, [r3, #0]
 800756a:	2b01      	cmp	r3, #1
 800756c:	d138      	bne.n	80075e0 <measurement_loop+0x174>
  {
	adBms6830_Snap();
 800756e:	f7fa ff06 	bl	800237e <adBms6830_Snap>
    adBmsReadData(TOTAL_IC, &IC[0], RDFCA, F_volt, A);
 8007572:	2301      	movs	r3, #1
 8007574:	9300      	str	r3, [sp, #0]
 8007576:	2307      	movs	r3, #7
 8007578:	4a84      	ldr	r2, [pc, #528]	@ (800778c <measurement_loop+0x320>)
 800757a:	4976      	ldr	r1, [pc, #472]	@ (8007754 <measurement_loop+0x2e8>)
 800757c:	2002      	movs	r0, #2
 800757e:	f7f9 ff27 	bl	80013d0 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDFCB, F_volt, B);
 8007582:	2302      	movs	r3, #2
 8007584:	9300      	str	r3, [sp, #0]
 8007586:	2307      	movs	r3, #7
 8007588:	4a81      	ldr	r2, [pc, #516]	@ (8007790 <measurement_loop+0x324>)
 800758a:	4972      	ldr	r1, [pc, #456]	@ (8007754 <measurement_loop+0x2e8>)
 800758c:	2002      	movs	r0, #2
 800758e:	f7f9 ff1f 	bl	80013d0 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDFCC, F_volt, C);
 8007592:	2303      	movs	r3, #3
 8007594:	9300      	str	r3, [sp, #0]
 8007596:	2307      	movs	r3, #7
 8007598:	4a7e      	ldr	r2, [pc, #504]	@ (8007794 <measurement_loop+0x328>)
 800759a:	496e      	ldr	r1, [pc, #440]	@ (8007754 <measurement_loop+0x2e8>)
 800759c:	2002      	movs	r0, #2
 800759e:	f7f9 ff17 	bl	80013d0 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDFCD, F_volt, D);
 80075a2:	2304      	movs	r3, #4
 80075a4:	9300      	str	r3, [sp, #0]
 80075a6:	2307      	movs	r3, #7
 80075a8:	4a7b      	ldr	r2, [pc, #492]	@ (8007798 <measurement_loop+0x32c>)
 80075aa:	496a      	ldr	r1, [pc, #424]	@ (8007754 <measurement_loop+0x2e8>)
 80075ac:	2002      	movs	r0, #2
 80075ae:	f7f9 ff0f 	bl	80013d0 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDFCE, F_volt, E);
 80075b2:	2305      	movs	r3, #5
 80075b4:	9300      	str	r3, [sp, #0]
 80075b6:	2307      	movs	r3, #7
 80075b8:	4a78      	ldr	r2, [pc, #480]	@ (800779c <measurement_loop+0x330>)
 80075ba:	4966      	ldr	r1, [pc, #408]	@ (8007754 <measurement_loop+0x2e8>)
 80075bc:	2002      	movs	r0, #2
 80075be:	f7f9 ff07 	bl	80013d0 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDFCF, F_volt, F);
 80075c2:	2306      	movs	r3, #6
 80075c4:	9300      	str	r3, [sp, #0]
 80075c6:	2307      	movs	r3, #7
 80075c8:	4a75      	ldr	r2, [pc, #468]	@ (80077a0 <measurement_loop+0x334>)
 80075ca:	4962      	ldr	r1, [pc, #392]	@ (8007754 <measurement_loop+0x2e8>)
 80075cc:	2002      	movs	r0, #2
 80075ce:	f7f9 feff 	bl	80013d0 <adBmsReadData>
    adBms6830_Unsnap();
 80075d2:	f7fa fee3 	bl	800239c <adBms6830_Unsnap>
    printVoltages(TOTAL_IC, &IC[0], F_volt);
 80075d6:	2207      	movs	r2, #7
 80075d8:	495e      	ldr	r1, [pc, #376]	@ (8007754 <measurement_loop+0x2e8>)
 80075da:	2002      	movs	r0, #2
 80075dc:	f001 f81a 	bl	8008614 <printVoltages>
  }

  if(MEASURE_S_VOLTAGE == ENABLED)
 80075e0:	4b70      	ldr	r3, [pc, #448]	@ (80077a4 <measurement_loop+0x338>)
 80075e2:	781b      	ldrb	r3, [r3, #0]
 80075e4:	2b01      	cmp	r3, #1
 80075e6:	d134      	bne.n	8007652 <measurement_loop+0x1e6>
  {
    adBmsReadData(TOTAL_IC, &IC[0], RDSVA, S_volt, A);
 80075e8:	2301      	movs	r3, #1
 80075ea:	9300      	str	r3, [sp, #0]
 80075ec:	2306      	movs	r3, #6
 80075ee:	4a6e      	ldr	r2, [pc, #440]	@ (80077a8 <measurement_loop+0x33c>)
 80075f0:	4958      	ldr	r1, [pc, #352]	@ (8007754 <measurement_loop+0x2e8>)
 80075f2:	2002      	movs	r0, #2
 80075f4:	f7f9 feec 	bl	80013d0 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDSVB, S_volt, B);
 80075f8:	2302      	movs	r3, #2
 80075fa:	9300      	str	r3, [sp, #0]
 80075fc:	2306      	movs	r3, #6
 80075fe:	4a6b      	ldr	r2, [pc, #428]	@ (80077ac <measurement_loop+0x340>)
 8007600:	4954      	ldr	r1, [pc, #336]	@ (8007754 <measurement_loop+0x2e8>)
 8007602:	2002      	movs	r0, #2
 8007604:	f7f9 fee4 	bl	80013d0 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDSVC, S_volt, C);
 8007608:	2303      	movs	r3, #3
 800760a:	9300      	str	r3, [sp, #0]
 800760c:	2306      	movs	r3, #6
 800760e:	4a68      	ldr	r2, [pc, #416]	@ (80077b0 <measurement_loop+0x344>)
 8007610:	4950      	ldr	r1, [pc, #320]	@ (8007754 <measurement_loop+0x2e8>)
 8007612:	2002      	movs	r0, #2
 8007614:	f7f9 fedc 	bl	80013d0 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDSVD, S_volt, D);
 8007618:	2304      	movs	r3, #4
 800761a:	9300      	str	r3, [sp, #0]
 800761c:	2306      	movs	r3, #6
 800761e:	4a65      	ldr	r2, [pc, #404]	@ (80077b4 <measurement_loop+0x348>)
 8007620:	494c      	ldr	r1, [pc, #304]	@ (8007754 <measurement_loop+0x2e8>)
 8007622:	2002      	movs	r0, #2
 8007624:	f7f9 fed4 	bl	80013d0 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDSVE, S_volt, E);
 8007628:	2305      	movs	r3, #5
 800762a:	9300      	str	r3, [sp, #0]
 800762c:	2306      	movs	r3, #6
 800762e:	4a62      	ldr	r2, [pc, #392]	@ (80077b8 <measurement_loop+0x34c>)
 8007630:	4948      	ldr	r1, [pc, #288]	@ (8007754 <measurement_loop+0x2e8>)
 8007632:	2002      	movs	r0, #2
 8007634:	f7f9 fecc 	bl	80013d0 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDSVF, S_volt, F);
 8007638:	2306      	movs	r3, #6
 800763a:	9300      	str	r3, [sp, #0]
 800763c:	2306      	movs	r3, #6
 800763e:	4a5f      	ldr	r2, [pc, #380]	@ (80077bc <measurement_loop+0x350>)
 8007640:	4944      	ldr	r1, [pc, #272]	@ (8007754 <measurement_loop+0x2e8>)
 8007642:	2002      	movs	r0, #2
 8007644:	f7f9 fec4 	bl	80013d0 <adBmsReadData>
    printVoltages(TOTAL_IC, &IC[0], S_volt);
 8007648:	2206      	movs	r2, #6
 800764a:	4942      	ldr	r1, [pc, #264]	@ (8007754 <measurement_loop+0x2e8>)
 800764c:	2002      	movs	r0, #2
 800764e:	f000 ffe1 	bl	8008614 <printVoltages>
  }

  if(MEASURE_AUX == ENABLED)
 8007652:	4b5b      	ldr	r3, [pc, #364]	@ (80077c0 <measurement_loop+0x354>)
 8007654:	781b      	ldrb	r3, [r3, #0]
 8007656:	2b01      	cmp	r3, #1
 8007658:	d12d      	bne.n	80076b6 <measurement_loop+0x24a>
  {
    adBms6830_Adax(AUX_OPEN_WIRE_DETECTION, OPEN_WIRE_CURRENT_SOURCE, AUX_CH_TO_CONVERT);
 800765a:	4b5a      	ldr	r3, [pc, #360]	@ (80077c4 <measurement_loop+0x358>)
 800765c:	781b      	ldrb	r3, [r3, #0]
 800765e:	4a5a      	ldr	r2, [pc, #360]	@ (80077c8 <measurement_loop+0x35c>)
 8007660:	7811      	ldrb	r1, [r2, #0]
 8007662:	4a5a      	ldr	r2, [pc, #360]	@ (80077cc <measurement_loop+0x360>)
 8007664:	7812      	ldrb	r2, [r2, #0]
 8007666:	4618      	mov	r0, r3
 8007668:	f7fa fecc 	bl	8002404 <adBms6830_Adax>
    adBmsReadData(TOTAL_IC, &IC[0], RDAUXA, Aux, A);
 800766c:	2301      	movs	r3, #1
 800766e:	9300      	str	r3, [sp, #0]
 8007670:	2301      	movs	r3, #1
 8007672:	4a57      	ldr	r2, [pc, #348]	@ (80077d0 <measurement_loop+0x364>)
 8007674:	4937      	ldr	r1, [pc, #220]	@ (8007754 <measurement_loop+0x2e8>)
 8007676:	2002      	movs	r0, #2
 8007678:	f7f9 feaa 	bl	80013d0 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDAUXB, Aux, B);
 800767c:	2302      	movs	r3, #2
 800767e:	9300      	str	r3, [sp, #0]
 8007680:	2301      	movs	r3, #1
 8007682:	4a54      	ldr	r2, [pc, #336]	@ (80077d4 <measurement_loop+0x368>)
 8007684:	4933      	ldr	r1, [pc, #204]	@ (8007754 <measurement_loop+0x2e8>)
 8007686:	2002      	movs	r0, #2
 8007688:	f7f9 fea2 	bl	80013d0 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDAUXC, Aux, C);
 800768c:	2303      	movs	r3, #3
 800768e:	9300      	str	r3, [sp, #0]
 8007690:	2301      	movs	r3, #1
 8007692:	4a51      	ldr	r2, [pc, #324]	@ (80077d8 <measurement_loop+0x36c>)
 8007694:	492f      	ldr	r1, [pc, #188]	@ (8007754 <measurement_loop+0x2e8>)
 8007696:	2002      	movs	r0, #2
 8007698:	f7f9 fe9a 	bl	80013d0 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDAUXD, Aux, D);
 800769c:	2304      	movs	r3, #4
 800769e:	9300      	str	r3, [sp, #0]
 80076a0:	2301      	movs	r3, #1
 80076a2:	4a4e      	ldr	r2, [pc, #312]	@ (80077dc <measurement_loop+0x370>)
 80076a4:	492b      	ldr	r1, [pc, #172]	@ (8007754 <measurement_loop+0x2e8>)
 80076a6:	2002      	movs	r0, #2
 80076a8:	f7f9 fe92 	bl	80013d0 <adBmsReadData>
    printVoltages(TOTAL_IC, &IC[0], Aux);
 80076ac:	2201      	movs	r2, #1
 80076ae:	4929      	ldr	r1, [pc, #164]	@ (8007754 <measurement_loop+0x2e8>)
 80076b0:	2002      	movs	r0, #2
 80076b2:	f000 ffaf 	bl	8008614 <printVoltages>
  }

  if(MEASURE_RAUX == ENABLED)
 80076b6:	4b4a      	ldr	r3, [pc, #296]	@ (80077e0 <measurement_loop+0x374>)
 80076b8:	781b      	ldrb	r3, [r3, #0]
 80076ba:	2b01      	cmp	r3, #1
 80076bc:	d12c      	bne.n	8007718 <measurement_loop+0x2ac>
  {
    adBmsWakeupIc(TOTAL_IC);
 80076be:	2002      	movs	r0, #2
 80076c0:	f000 fa3a 	bl	8007b38 <adBmsWakeupIc>
    adBms6830_Adax2(AUX_CH_TO_CONVERT);
 80076c4:	4b41      	ldr	r3, [pc, #260]	@ (80077cc <measurement_loop+0x360>)
 80076c6:	781b      	ldrb	r3, [r3, #0]
 80076c8:	4618      	mov	r0, r3
 80076ca:	f7fa fec7 	bl	800245c <adBms6830_Adax2>
    adBmsReadData(TOTAL_IC, &IC[0], RDRAXA, RAux, A);
 80076ce:	2301      	movs	r3, #1
 80076d0:	9300      	str	r3, [sp, #0]
 80076d2:	2302      	movs	r3, #2
 80076d4:	4a43      	ldr	r2, [pc, #268]	@ (80077e4 <measurement_loop+0x378>)
 80076d6:	491f      	ldr	r1, [pc, #124]	@ (8007754 <measurement_loop+0x2e8>)
 80076d8:	2002      	movs	r0, #2
 80076da:	f7f9 fe79 	bl	80013d0 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDRAXB, RAux, B);
 80076de:	2302      	movs	r3, #2
 80076e0:	9300      	str	r3, [sp, #0]
 80076e2:	2302      	movs	r3, #2
 80076e4:	4a40      	ldr	r2, [pc, #256]	@ (80077e8 <measurement_loop+0x37c>)
 80076e6:	491b      	ldr	r1, [pc, #108]	@ (8007754 <measurement_loop+0x2e8>)
 80076e8:	2002      	movs	r0, #2
 80076ea:	f7f9 fe71 	bl	80013d0 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDRAXC, RAux, C);
 80076ee:	2303      	movs	r3, #3
 80076f0:	9300      	str	r3, [sp, #0]
 80076f2:	2302      	movs	r3, #2
 80076f4:	4a3d      	ldr	r2, [pc, #244]	@ (80077ec <measurement_loop+0x380>)
 80076f6:	4917      	ldr	r1, [pc, #92]	@ (8007754 <measurement_loop+0x2e8>)
 80076f8:	2002      	movs	r0, #2
 80076fa:	f7f9 fe69 	bl	80013d0 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDRAXD, RAux, D);
 80076fe:	2304      	movs	r3, #4
 8007700:	9300      	str	r3, [sp, #0]
 8007702:	2302      	movs	r3, #2
 8007704:	4a3a      	ldr	r2, [pc, #232]	@ (80077f0 <measurement_loop+0x384>)
 8007706:	4913      	ldr	r1, [pc, #76]	@ (8007754 <measurement_loop+0x2e8>)
 8007708:	2002      	movs	r0, #2
 800770a:	f7f9 fe61 	bl	80013d0 <adBmsReadData>
    printVoltages(TOTAL_IC, &IC[0], RAux);
 800770e:	2202      	movs	r2, #2
 8007710:	4910      	ldr	r1, [pc, #64]	@ (8007754 <measurement_loop+0x2e8>)
 8007712:	2002      	movs	r0, #2
 8007714:	f000 ff7e 	bl	8008614 <printVoltages>
  }

  if(MEASURE_STAT == ENABLED)
 8007718:	4b36      	ldr	r3, [pc, #216]	@ (80077f4 <measurement_loop+0x388>)
 800771a:	781b      	ldrb	r3, [r3, #0]
 800771c:	2b01      	cmp	r3, #1
 800771e:	f040 808a 	bne.w	8007836 <measurement_loop+0x3ca>
  {
    adBmsReadData(TOTAL_IC, &IC[0], RDSTATA, Status, A);
 8007722:	2301      	movs	r3, #1
 8007724:	9300      	str	r3, [sp, #0]
 8007726:	2303      	movs	r3, #3
 8007728:	4a33      	ldr	r2, [pc, #204]	@ (80077f8 <measurement_loop+0x38c>)
 800772a:	490a      	ldr	r1, [pc, #40]	@ (8007754 <measurement_loop+0x2e8>)
 800772c:	2002      	movs	r0, #2
 800772e:	f7f9 fe4f 	bl	80013d0 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDSTATB, Status, B);
 8007732:	2302      	movs	r3, #2
 8007734:	9300      	str	r3, [sp, #0]
 8007736:	2303      	movs	r3, #3
 8007738:	4a30      	ldr	r2, [pc, #192]	@ (80077fc <measurement_loop+0x390>)
 800773a:	4906      	ldr	r1, [pc, #24]	@ (8007754 <measurement_loop+0x2e8>)
 800773c:	2002      	movs	r0, #2
 800773e:	f7f9 fe47 	bl	80013d0 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDSTATC, Status, C);
 8007742:	2303      	movs	r3, #3
 8007744:	9300      	str	r3, [sp, #0]
 8007746:	2303      	movs	r3, #3
 8007748:	e05a      	b.n	8007800 <measurement_loop+0x394>
 800774a:	bf00      	nop
 800774c:	200000b2 	.word	0x200000b2
 8007750:	20000010 	.word	0x20000010
 8007754:	20000294 	.word	0x20000294
 8007758:	20000014 	.word	0x20000014
 800775c:	20000018 	.word	0x20000018
 8007760:	2000001c 	.word	0x2000001c
 8007764:	20000020 	.word	0x20000020
 8007768:	20000024 	.word	0x20000024
 800776c:	200000b3 	.word	0x200000b3
 8007770:	20000028 	.word	0x20000028
 8007774:	2000002c 	.word	0x2000002c
 8007778:	20000030 	.word	0x20000030
 800777c:	20000034 	.word	0x20000034
 8007780:	20000038 	.word	0x20000038
 8007784:	2000003c 	.word	0x2000003c
 8007788:	200000b4 	.word	0x200000b4
 800778c:	20000058 	.word	0x20000058
 8007790:	2000005c 	.word	0x2000005c
 8007794:	20000060 	.word	0x20000060
 8007798:	20000064 	.word	0x20000064
 800779c:	20000068 	.word	0x20000068
 80077a0:	2000006c 	.word	0x2000006c
 80077a4:	200000b5 	.word	0x200000b5
 80077a8:	20000040 	.word	0x20000040
 80077ac:	20000044 	.word	0x20000044
 80077b0:	20000048 	.word	0x20000048
 80077b4:	2000004c 	.word	0x2000004c
 80077b8:	20000050 	.word	0x20000050
 80077bc:	20000054 	.word	0x20000054
 80077c0:	200007e4 	.word	0x200007e4
 80077c4:	200007d8 	.word	0x200007d8
 80077c8:	200007d9 	.word	0x200007d9
 80077cc:	200007d5 	.word	0x200007d5
 80077d0:	20000070 	.word	0x20000070
 80077d4:	20000074 	.word	0x20000074
 80077d8:	20000078 	.word	0x20000078
 80077dc:	2000007c 	.word	0x2000007c
 80077e0:	200007e5 	.word	0x200007e5
 80077e4:	20000080 	.word	0x20000080
 80077e8:	20000084 	.word	0x20000084
 80077ec:	20000088 	.word	0x20000088
 80077f0:	2000008c 	.word	0x2000008c
 80077f4:	200007e6 	.word	0x200007e6
 80077f8:	20000090 	.word	0x20000090
 80077fc:	20000094 	.word	0x20000094
 8007800:	4a0e      	ldr	r2, [pc, #56]	@ (800783c <measurement_loop+0x3d0>)
 8007802:	490f      	ldr	r1, [pc, #60]	@ (8007840 <measurement_loop+0x3d4>)
 8007804:	2002      	movs	r0, #2
 8007806:	f7f9 fde3 	bl	80013d0 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDSTATD, Status, D);
 800780a:	2304      	movs	r3, #4
 800780c:	9300      	str	r3, [sp, #0]
 800780e:	2303      	movs	r3, #3
 8007810:	4a0c      	ldr	r2, [pc, #48]	@ (8007844 <measurement_loop+0x3d8>)
 8007812:	490b      	ldr	r1, [pc, #44]	@ (8007840 <measurement_loop+0x3d4>)
 8007814:	2002      	movs	r0, #2
 8007816:	f7f9 fddb 	bl	80013d0 <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDSTATE, Status, E);
 800781a:	2305      	movs	r3, #5
 800781c:	9300      	str	r3, [sp, #0]
 800781e:	2303      	movs	r3, #3
 8007820:	4a09      	ldr	r2, [pc, #36]	@ (8007848 <measurement_loop+0x3dc>)
 8007822:	4907      	ldr	r1, [pc, #28]	@ (8007840 <measurement_loop+0x3d4>)
 8007824:	2002      	movs	r0, #2
 8007826:	f7f9 fdd3 	bl	80013d0 <adBmsReadData>
    printStatus(TOTAL_IC, &IC[0], Status, ALL_GRP);
 800782a:	2300      	movs	r3, #0
 800782c:	2203      	movs	r2, #3
 800782e:	4904      	ldr	r1, [pc, #16]	@ (8007840 <measurement_loop+0x3d4>)
 8007830:	2002      	movs	r0, #2
 8007832:	f001 f8f9 	bl	8008a28 <printStatus>
  }
}
 8007836:	bf00      	nop
 8007838:	46bd      	mov	sp, r7
 800783a:	bd80      	pop	{r7, pc}
 800783c:	20000098 	.word	0x20000098
 8007840:	20000294 	.word	0x20000294
 8007844:	2000009c 	.word	0x2000009c
 8007848:	200000a0 	.word	0x200000a0

0800784c <adBms6830_clear_cell_measurement>:
*******************************************************************************
* @brief Clear Cell measurement reg.
*******************************************************************************
*/
void adBms6830_clear_cell_measurement(uint8_t tIC)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b082      	sub	sp, #8
 8007850:	af00      	add	r7, sp, #0
 8007852:	4603      	mov	r3, r0
 8007854:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8007856:	79fb      	ldrb	r3, [r7, #7]
 8007858:	4618      	mov	r0, r3
 800785a:	f000 f96d 	bl	8007b38 <adBmsWakeupIc>
  spiSendCmd(CLRCELL);
 800785e:	4805      	ldr	r0, [pc, #20]	@ (8007874 <adBms6830_clear_cell_measurement+0x28>)
 8007860:	f7f9 fc86 	bl	8001170 <spiSendCmd>
#ifdef MBED
  pc.printf("Cell Registers Cleared\n\n");
#else
  printf("Cell Registers Cleared\n\n");
 8007864:	4804      	ldr	r0, [pc, #16]	@ (8007878 <adBms6830_clear_cell_measurement+0x2c>)
 8007866:	f009 fae1 	bl	8010e2c <puts>
#endif
}
 800786a:	bf00      	nop
 800786c:	3708      	adds	r7, #8
 800786e:	46bd      	mov	sp, r7
 8007870:	bd80      	pop	{r7, pc}
 8007872:	bf00      	nop
 8007874:	200000a4 	.word	0x200000a4
 8007878:	0801485c 	.word	0x0801485c

0800787c <adBms6830_clear_aux_measurement>:
*******************************************************************************
* @brief Clear Aux measurement reg.
*******************************************************************************
*/
void adBms6830_clear_aux_measurement(uint8_t tIC)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b082      	sub	sp, #8
 8007880:	af00      	add	r7, sp, #0
 8007882:	4603      	mov	r3, r0
 8007884:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8007886:	79fb      	ldrb	r3, [r7, #7]
 8007888:	4618      	mov	r0, r3
 800788a:	f000 f955 	bl	8007b38 <adBmsWakeupIc>
  spiSendCmd(CLRAUX);
 800788e:	4805      	ldr	r0, [pc, #20]	@ (80078a4 <adBms6830_clear_aux_measurement+0x28>)
 8007890:	f7f9 fc6e 	bl	8001170 <spiSendCmd>
#ifdef MBED
  pc.printf("Aux Registers Cleared\n\n");
#else
  printf("Aux Registers Cleared\n\n");
 8007894:	4804      	ldr	r0, [pc, #16]	@ (80078a8 <adBms6830_clear_aux_measurement+0x2c>)
 8007896:	f009 fac9 	bl	8010e2c <puts>
#endif
}
 800789a:	bf00      	nop
 800789c:	3708      	adds	r7, #8
 800789e:	46bd      	mov	sp, r7
 80078a0:	bd80      	pop	{r7, pc}
 80078a2:	bf00      	nop
 80078a4:	200000a8 	.word	0x200000a8
 80078a8:	08014874 	.word	0x08014874

080078ac <adBms6830_clear_spin_measurement>:
*******************************************************************************
* @brief Clear spin measurement reg.
*******************************************************************************
*/
void adBms6830_clear_spin_measurement(uint8_t tIC)
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b082      	sub	sp, #8
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	4603      	mov	r3, r0
 80078b4:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 80078b6:	79fb      	ldrb	r3, [r7, #7]
 80078b8:	4618      	mov	r0, r3
 80078ba:	f000 f93d 	bl	8007b38 <adBmsWakeupIc>
  spiSendCmd(CLRSPIN);
 80078be:	4805      	ldr	r0, [pc, #20]	@ (80078d4 <adBms6830_clear_spin_measurement+0x28>)
 80078c0:	f7f9 fc56 	bl	8001170 <spiSendCmd>
#ifdef MBED
  pc.printf("Spin Registers Cleared\n\n");
#else
  printf("Spin Registers Cleared\n\n");
 80078c4:	4804      	ldr	r0, [pc, #16]	@ (80078d8 <adBms6830_clear_spin_measurement+0x2c>)
 80078c6:	f009 fab1 	bl	8010e2c <puts>
#endif
}
 80078ca:	bf00      	nop
 80078cc:	3708      	adds	r7, #8
 80078ce:	46bd      	mov	sp, r7
 80078d0:	bd80      	pop	{r7, pc}
 80078d2:	bf00      	nop
 80078d4:	200000ac 	.word	0x200000ac
 80078d8:	0801488c 	.word	0x0801488c

080078dc <adBms6830_clear_fcell_measurement>:
*******************************************************************************
* @brief Clear fcell measurement reg.
*******************************************************************************
*/
void adBms6830_clear_fcell_measurement(uint8_t tIC)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b082      	sub	sp, #8
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	4603      	mov	r3, r0
 80078e4:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 80078e6:	79fb      	ldrb	r3, [r7, #7]
 80078e8:	4618      	mov	r0, r3
 80078ea:	f000 f925 	bl	8007b38 <adBmsWakeupIc>
  spiSendCmd(CLRFC);
 80078ee:	4805      	ldr	r0, [pc, #20]	@ (8007904 <adBms6830_clear_fcell_measurement+0x28>)
 80078f0:	f7f9 fc3e 	bl	8001170 <spiSendCmd>
#ifdef MBED
  pc.printf("Fcell Registers Cleared\n\n");
#else
  printf("Fcell Registers Cleared\n\n");
 80078f4:	4804      	ldr	r0, [pc, #16]	@ (8007908 <adBms6830_clear_fcell_measurement+0x2c>)
 80078f6:	f009 fa99 	bl	8010e2c <puts>
#endif
}
 80078fa:	bf00      	nop
 80078fc:	3708      	adds	r7, #8
 80078fe:	46bd      	mov	sp, r7
 8007900:	bd80      	pop	{r7, pc}
 8007902:	bf00      	nop
 8007904:	200000b0 	.word	0x200000b0
 8007908:	080148a4 	.word	0x080148a4

0800790c <calcular_tensoes_min_med_max>:
float tensao_min = FLT_MAX;
float tensao_max = 0;
float tensao_med = 0;

void calcular_tensoes_min_med_max(uint8_t tIC, cell_asic *ic_array)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b088      	sub	sp, #32
 8007910:	af00      	add	r7, sp, #0
 8007912:	4603      	mov	r3, r0
 8007914:	6039      	str	r1, [r7, #0]
 8007916:	71fb      	strb	r3, [r7, #7]
	float soma = 0.0f;
 8007918:	f04f 0300 	mov.w	r3, #0
 800791c:	61fb      	str	r3, [r7, #28]
	    int n_validas = 0;
 800791e:	2300      	movs	r3, #0
 8007920:	61bb      	str	r3, [r7, #24]

	    tensao_min = FLT_MAX;
 8007922:	4b4e      	ldr	r3, [pc, #312]	@ (8007a5c <calcular_tensoes_min_med_max+0x150>)
 8007924:	4a4e      	ldr	r2, [pc, #312]	@ (8007a60 <calcular_tensoes_min_med_max+0x154>)
 8007926:	601a      	str	r2, [r3, #0]
	    tensao_max = 0.0f;
 8007928:	4b4e      	ldr	r3, [pc, #312]	@ (8007a64 <calcular_tensoes_min_med_max+0x158>)
 800792a:	f04f 0200 	mov.w	r2, #0
 800792e:	601a      	str	r2, [r3, #0]

	    for (uint8_t ic_idx = 0; ic_idx < TOTAL_IC; ic_idx++) {
 8007930:	2300      	movs	r3, #0
 8007932:	75fb      	strb	r3, [r7, #23]
 8007934:	e06d      	b.n	8007a12 <calcular_tensoes_min_med_max+0x106>
	        for (int i = 0; i < CELL; i++) {
 8007936:	2300      	movs	r3, #0
 8007938:	613b      	str	r3, [r7, #16]
 800793a:	e064      	b.n	8007a06 <calcular_tensoes_min_med_max+0xfa>
	            float v = getVoltage(ic_array[ic_idx].cell.c_codes[i]);
 800793c:	7dfb      	ldrb	r3, [r7, #23]
 800793e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007942:	fb02 f303 	mul.w	r3, r2, r3
 8007946:	683a      	ldr	r2, [r7, #0]
 8007948:	4413      	add	r3, r2
 800794a:	693a      	ldr	r2, [r7, #16]
 800794c:	3210      	adds	r2, #16
 800794e:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8007952:	4618      	mov	r0, r3
 8007954:	f002 fa4c 	bl	8009df0 <getVoltage>
 8007958:	ed87 0a03 	vstr	s0, [r7, #12]

	            // descarta leituras invlidas (0V/NaN ou fora do plausvel)
	            if (!(v > 0.01f && v < 5.6f) || isnan(v)) continue;
 800795c:	edd7 7a03 	vldr	s15, [r7, #12]
 8007960:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8007a68 <calcular_tensoes_min_med_max+0x15c>
 8007964:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007968:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800796c:	bfcc      	ite	gt
 800796e:	2301      	movgt	r3, #1
 8007970:	2300      	movle	r3, #0
 8007972:	b2db      	uxtb	r3, r3
 8007974:	f083 0301 	eor.w	r3, r3, #1
 8007978:	b2db      	uxtb	r3, r3
 800797a:	2b00      	cmp	r3, #0
 800797c:	d13f      	bne.n	80079fe <calcular_tensoes_min_med_max+0xf2>
 800797e:	edd7 7a03 	vldr	s15, [r7, #12]
 8007982:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8007a6c <calcular_tensoes_min_med_max+0x160>
 8007986:	eef4 7ac7 	vcmpe.f32	s15, s14
 800798a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800798e:	bf4c      	ite	mi
 8007990:	2301      	movmi	r3, #1
 8007992:	2300      	movpl	r3, #0
 8007994:	b2db      	uxtb	r3, r3
 8007996:	f083 0301 	eor.w	r3, r3, #1
 800799a:	b2db      	uxtb	r3, r3
 800799c:	2b00      	cmp	r3, #0
 800799e:	d12e      	bne.n	80079fe <calcular_tensoes_min_med_max+0xf2>
 80079a0:	ed97 7a03 	vldr	s14, [r7, #12]
 80079a4:	edd7 7a03 	vldr	s15, [r7, #12]
 80079a8:	eeb4 7a67 	vcmp.f32	s14, s15
 80079ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079b0:	d625      	bvs.n	80079fe <calcular_tensoes_min_med_max+0xf2>

	            if (v < tensao_min) tensao_min = v;
 80079b2:	4b2a      	ldr	r3, [pc, #168]	@ (8007a5c <calcular_tensoes_min_med_max+0x150>)
 80079b4:	edd3 7a00 	vldr	s15, [r3]
 80079b8:	ed97 7a03 	vldr	s14, [r7, #12]
 80079bc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80079c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079c4:	d502      	bpl.n	80079cc <calcular_tensoes_min_med_max+0xc0>
 80079c6:	4a25      	ldr	r2, [pc, #148]	@ (8007a5c <calcular_tensoes_min_med_max+0x150>)
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	6013      	str	r3, [r2, #0]
	            if (v > tensao_max) tensao_max = v;
 80079cc:	4b25      	ldr	r3, [pc, #148]	@ (8007a64 <calcular_tensoes_min_med_max+0x158>)
 80079ce:	edd3 7a00 	vldr	s15, [r3]
 80079d2:	ed97 7a03 	vldr	s14, [r7, #12]
 80079d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80079da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079de:	dd02      	ble.n	80079e6 <calcular_tensoes_min_med_max+0xda>
 80079e0:	4a20      	ldr	r2, [pc, #128]	@ (8007a64 <calcular_tensoes_min_med_max+0x158>)
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	6013      	str	r3, [r2, #0]

	            soma += v;
 80079e6:	ed97 7a07 	vldr	s14, [r7, #28]
 80079ea:	edd7 7a03 	vldr	s15, [r7, #12]
 80079ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80079f2:	edc7 7a07 	vstr	s15, [r7, #28]
	            n_validas++;
 80079f6:	69bb      	ldr	r3, [r7, #24]
 80079f8:	3301      	adds	r3, #1
 80079fa:	61bb      	str	r3, [r7, #24]
 80079fc:	e000      	b.n	8007a00 <calcular_tensoes_min_med_max+0xf4>
	            if (!(v > 0.01f && v < 5.6f) || isnan(v)) continue;
 80079fe:	bf00      	nop
	        for (int i = 0; i < CELL; i++) {
 8007a00:	693b      	ldr	r3, [r7, #16]
 8007a02:	3301      	adds	r3, #1
 8007a04:	613b      	str	r3, [r7, #16]
 8007a06:	693b      	ldr	r3, [r7, #16]
 8007a08:	2b0f      	cmp	r3, #15
 8007a0a:	dd97      	ble.n	800793c <calcular_tensoes_min_med_max+0x30>
	    for (uint8_t ic_idx = 0; ic_idx < TOTAL_IC; ic_idx++) {
 8007a0c:	7dfb      	ldrb	r3, [r7, #23]
 8007a0e:	3301      	adds	r3, #1
 8007a10:	75fb      	strb	r3, [r7, #23]
 8007a12:	7dfb      	ldrb	r3, [r7, #23]
 8007a14:	2b01      	cmp	r3, #1
 8007a16:	d98e      	bls.n	8007936 <calcular_tensoes_min_med_max+0x2a>
	        }
	    }

	    tensao_med = (n_validas > 0) ? (soma / n_validas) : 0.0f;
 8007a18:	69bb      	ldr	r3, [r7, #24]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	dd09      	ble.n	8007a32 <calcular_tensoes_min_med_max+0x126>
 8007a1e:	69bb      	ldr	r3, [r7, #24]
 8007a20:	ee07 3a90 	vmov	s15, r3
 8007a24:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007a28:	edd7 6a07 	vldr	s13, [r7, #28]
 8007a2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a30:	e001      	b.n	8007a36 <calcular_tensoes_min_med_max+0x12a>
 8007a32:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 8007a70 <calcular_tensoes_min_med_max+0x164>
 8007a36:	4b0f      	ldr	r3, [pc, #60]	@ (8007a74 <calcular_tensoes_min_med_max+0x168>)
 8007a38:	edc3 7a00 	vstr	s15, [r3]

	    if (n_validas == 0) { // evita ficar com FLT_MAX
 8007a3c:	69bb      	ldr	r3, [r7, #24]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d107      	bne.n	8007a52 <calcular_tensoes_min_med_max+0x146>
	        tensao_min = 0.0f;
 8007a42:	4b06      	ldr	r3, [pc, #24]	@ (8007a5c <calcular_tensoes_min_med_max+0x150>)
 8007a44:	f04f 0200 	mov.w	r2, #0
 8007a48:	601a      	str	r2, [r3, #0]
	        tensao_max = 0.0f;
 8007a4a:	4b06      	ldr	r3, [pc, #24]	@ (8007a64 <calcular_tensoes_min_med_max+0x158>)
 8007a4c:	f04f 0200 	mov.w	r2, #0
 8007a50:	601a      	str	r2, [r3, #0]
	    }
}
 8007a52:	bf00      	nop
 8007a54:	3720      	adds	r7, #32
 8007a56:	46bd      	mov	sp, r7
 8007a58:	bd80      	pop	{r7, pc}
 8007a5a:	bf00      	nop
 8007a5c:	200000b8 	.word	0x200000b8
 8007a60:	7f7fffff 	.word	0x7f7fffff
 8007a64:	200007e8 	.word	0x200007e8
 8007a68:	3c23d70a 	.word	0x3c23d70a
 8007a6c:	40b33333 	.word	0x40b33333
 8007a70:	00000000 	.word	0x00000000
 8007a74:	200007ec 	.word	0x200007ec

08007a78 <init_config>:

void init_config(){
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	af00      	add	r7, sp, #0

	adBms6830_init_config(TOTAL_IC, &IC[0]);
 8007a7c:	4902      	ldr	r1, [pc, #8]	@ (8007a88 <init_config+0x10>)
 8007a7e:	2002      	movs	r0, #2
 8007a80:	f7ff f89a 	bl	8006bb8 <adBms6830_init_config>
}
 8007a84:	bf00      	nop
 8007a86:	bd80      	pop	{r7, pc}
 8007a88:	20000294 	.word	0x20000294

08007a8c <Delay_ms>:
 * @return None
 *
 *******************************************************************************
*/
void Delay_ms(uint32_t delay)
{
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	b082      	sub	sp, #8
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	6078      	str	r0, [r7, #4]
  HAL_Delay(delay);
 8007a94:	6878      	ldr	r0, [r7, #4]
 8007a96:	f003 f8d9 	bl	800ac4c <HAL_Delay>
}
 8007a9a:	bf00      	nop
 8007a9c:	3708      	adds	r7, #8
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	bd80      	pop	{r7, pc}
	...

08007aa4 <adBmsCsLow>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsCsLow()
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIO_PORT, CS_PIN, GPIO_PIN_RESET);
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	2140      	movs	r1, #64	@ 0x40
 8007aac:	4802      	ldr	r0, [pc, #8]	@ (8007ab8 <adBmsCsLow+0x14>)
 8007aae:	f005 f8a5 	bl	800cbfc <HAL_GPIO_WritePin>
}
 8007ab2:	bf00      	nop
 8007ab4:	bd80      	pop	{r7, pc}
 8007ab6:	bf00      	nop
 8007ab8:	48000400 	.word	0x48000400

08007abc <adBmsCsHigh>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsCsHigh()
{
 8007abc:	b580      	push	{r7, lr}
 8007abe:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIO_PORT, CS_PIN, GPIO_PIN_SET);
 8007ac0:	2201      	movs	r2, #1
 8007ac2:	2140      	movs	r1, #64	@ 0x40
 8007ac4:	4802      	ldr	r0, [pc, #8]	@ (8007ad0 <adBmsCsHigh+0x14>)
 8007ac6:	f005 f899 	bl	800cbfc <HAL_GPIO_WritePin>
}
 8007aca:	bf00      	nop
 8007acc:	bd80      	pop	{r7, pc}
 8007ace:	bf00      	nop
 8007ad0:	48000400 	.word	0x48000400

08007ad4 <spiWriteBytes>:
void spiWriteBytes
( 
uint16_t size,                     /*Option: Number of bytes to be written on the SPI port*/
uint8_t *tx_Data                       /*Array of bytes to be written on the SPI port*/
)
{
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	b082      	sub	sp, #8
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	4603      	mov	r3, r0
 8007adc:	6039      	str	r1, [r7, #0]
 8007ade:	80fb      	strh	r3, [r7, #6]
  HAL_SPI_Transmit(hspi, tx_Data, size, SPI_TIME_OUT); /* SPI1 , data, size, timeout */ 
 8007ae0:	4b05      	ldr	r3, [pc, #20]	@ (8007af8 <spiWriteBytes+0x24>)
 8007ae2:	6818      	ldr	r0, [r3, #0]
 8007ae4:	88fa      	ldrh	r2, [r7, #6]
 8007ae6:	f04f 33ff 	mov.w	r3, #4294967295
 8007aea:	6839      	ldr	r1, [r7, #0]
 8007aec:	f006 facf 	bl	800e08e <HAL_SPI_Transmit>
}
 8007af0:	bf00      	nop
 8007af2:	3708      	adds	r7, #8
 8007af4:	46bd      	mov	sp, r7
 8007af6:	bd80      	pop	{r7, pc}
 8007af8:	200000bc 	.word	0x200000bc

08007afc <spiWriteReadBytes>:
(
uint8_t *tx_data,                   /*array of data to be written on SPI port*/
uint8_t *rx_data,                   /*Input: array that will store the data read by the SPI port*/
uint16_t size                           /*Option: number of bytes*/
)
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b084      	sub	sp, #16
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	60f8      	str	r0, [r7, #12]
 8007b04:	60b9      	str	r1, [r7, #8]
 8007b06:	4613      	mov	r3, r2
 8007b08:	80fb      	strh	r3, [r7, #6]
  HAL_SPI_Transmit(hspi, tx_data, 4, SPI_TIME_OUT);
 8007b0a:	4b0a      	ldr	r3, [pc, #40]	@ (8007b34 <spiWriteReadBytes+0x38>)
 8007b0c:	6818      	ldr	r0, [r3, #0]
 8007b0e:	f04f 33ff 	mov.w	r3, #4294967295
 8007b12:	2204      	movs	r2, #4
 8007b14:	68f9      	ldr	r1, [r7, #12]
 8007b16:	f006 faba 	bl	800e08e <HAL_SPI_Transmit>
  HAL_SPI_Receive(hspi, rx_data, size, SPI_TIME_OUT);
 8007b1a:	4b06      	ldr	r3, [pc, #24]	@ (8007b34 <spiWriteReadBytes+0x38>)
 8007b1c:	6818      	ldr	r0, [r3, #0]
 8007b1e:	88fa      	ldrh	r2, [r7, #6]
 8007b20:	f04f 33ff 	mov.w	r3, #4294967295
 8007b24:	68b9      	ldr	r1, [r7, #8]
 8007b26:	f006 fc28 	bl	800e37a <HAL_SPI_Receive>
}
 8007b2a:	bf00      	nop
 8007b2c:	3710      	adds	r7, #16
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	bd80      	pop	{r7, pc}
 8007b32:	bf00      	nop
 8007b34:	200000bc 	.word	0x200000bc

08007b38 <adBmsWakeupIc>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsWakeupIc(uint8_t total_ic)
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b084      	sub	sp, #16
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	4603      	mov	r3, r0
 8007b40:	71fb      	strb	r3, [r7, #7]
  for (uint8_t ic = 0; ic < total_ic; ic++)
 8007b42:	2300      	movs	r3, #0
 8007b44:	73fb      	strb	r3, [r7, #15]
 8007b46:	e00c      	b.n	8007b62 <adBmsWakeupIc+0x2a>
  {
    adBmsCsLow();
 8007b48:	f7ff ffac 	bl	8007aa4 <adBmsCsLow>
    Delay_ms(WAKEUP_DELAY);
 8007b4c:	2001      	movs	r0, #1
 8007b4e:	f7ff ff9d 	bl	8007a8c <Delay_ms>
    adBmsCsHigh();
 8007b52:	f7ff ffb3 	bl	8007abc <adBmsCsHigh>
    Delay_ms(WAKEUP_DELAY);
 8007b56:	2001      	movs	r0, #1
 8007b58:	f7ff ff98 	bl	8007a8c <Delay_ms>
  for (uint8_t ic = 0; ic < total_ic; ic++)
 8007b5c:	7bfb      	ldrb	r3, [r7, #15]
 8007b5e:	3301      	adds	r3, #1
 8007b60:	73fb      	strb	r3, [r7, #15]
 8007b62:	7bfa      	ldrb	r2, [r7, #15]
 8007b64:	79fb      	ldrb	r3, [r7, #7]
 8007b66:	429a      	cmp	r2, r3
 8007b68:	d3ee      	bcc.n	8007b48 <adBmsWakeupIc+0x10>
  }
}
 8007b6a:	bf00      	nop
 8007b6c:	bf00      	nop
 8007b6e:	3710      	adds	r7, #16
 8007b70:	46bd      	mov	sp, r7
 8007b72:	bd80      	pop	{r7, pc}

08007b74 <printWriteConfig>:
 * @return None
 *
 *******************************************************************************
*/
void printWriteConfig(uint8_t tIC, cell_asic *IC, TYPE type, GRP grp)
{
 8007b74:	b580      	push	{r7, lr}
 8007b76:	b084      	sub	sp, #16
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6039      	str	r1, [r7, #0]
 8007b7c:	4611      	mov	r1, r2
 8007b7e:	461a      	mov	r2, r3
 8007b80:	4603      	mov	r3, r0
 8007b82:	71fb      	strb	r3, [r7, #7]
 8007b84:	460b      	mov	r3, r1
 8007b86:	71bb      	strb	r3, [r7, #6]
 8007b88:	4613      	mov	r3, r2
 8007b8a:	717b      	strb	r3, [r7, #5]
  for(uint8_t ic = 0; ic < tIC; ic++)
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	73fb      	strb	r3, [r7, #15]
 8007b90:	e160      	b.n	8007e54 <printWriteConfig+0x2e0>
  {
    printf("IC%d:\n",(ic+1));
 8007b92:	7bfb      	ldrb	r3, [r7, #15]
 8007b94:	3301      	adds	r3, #1
 8007b96:	4619      	mov	r1, r3
 8007b98:	48b3      	ldr	r0, [pc, #716]	@ (8007e68 <printWriteConfig+0x2f4>)
 8007b9a:	f009 f8d7 	bl	8010d4c <iprintf>
    if(type == Config)
 8007b9e:	79bb      	ldrb	r3, [r7, #6]
 8007ba0:	2b08      	cmp	r3, #8
 8007ba2:	f040 8154 	bne.w	8007e4e <printWriteConfig+0x2da>
    {
      if(grp == A)
 8007ba6:	797b      	ldrb	r3, [r7, #5]
 8007ba8:	2b01      	cmp	r3, #1
 8007baa:	d151      	bne.n	8007c50 <printWriteConfig+0xdc>
      {
        printf("Write Config A:\n");
 8007bac:	48af      	ldr	r0, [pc, #700]	@ (8007e6c <printWriteConfig+0x2f8>)
 8007bae:	f009 f93d 	bl	8010e2c <puts>
        printf("0x%X, ", IC[ic].configa.tx_data[0]);
 8007bb2:	7bfb      	ldrb	r3, [r7, #15]
 8007bb4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007bb8:	fb02 f303 	mul.w	r3, r2, r3
 8007bbc:	683a      	ldr	r2, [r7, #0]
 8007bbe:	4413      	add	r3, r2
 8007bc0:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 8007bc4:	4619      	mov	r1, r3
 8007bc6:	48aa      	ldr	r0, [pc, #680]	@ (8007e70 <printWriteConfig+0x2fc>)
 8007bc8:	f009 f8c0 	bl	8010d4c <iprintf>
        printf("0x%X, ", IC[ic].configa.tx_data[1]);
 8007bcc:	7bfb      	ldrb	r3, [r7, #15]
 8007bce:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007bd2:	fb02 f303 	mul.w	r3, r2, r3
 8007bd6:	683a      	ldr	r2, [r7, #0]
 8007bd8:	4413      	add	r3, r2
 8007bda:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 8007bde:	4619      	mov	r1, r3
 8007be0:	48a3      	ldr	r0, [pc, #652]	@ (8007e70 <printWriteConfig+0x2fc>)
 8007be2:	f009 f8b3 	bl	8010d4c <iprintf>
        printf("0x%X, ", IC[ic].configa.tx_data[2]);
 8007be6:	7bfb      	ldrb	r3, [r7, #15]
 8007be8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007bec:	fb02 f303 	mul.w	r3, r2, r3
 8007bf0:	683a      	ldr	r2, [r7, #0]
 8007bf2:	4413      	add	r3, r2
 8007bf4:	f893 3121 	ldrb.w	r3, [r3, #289]	@ 0x121
 8007bf8:	4619      	mov	r1, r3
 8007bfa:	489d      	ldr	r0, [pc, #628]	@ (8007e70 <printWriteConfig+0x2fc>)
 8007bfc:	f009 f8a6 	bl	8010d4c <iprintf>
        printf("0x%X, ", IC[ic].configa.tx_data[3]);
 8007c00:	7bfb      	ldrb	r3, [r7, #15]
 8007c02:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007c06:	fb02 f303 	mul.w	r3, r2, r3
 8007c0a:	683a      	ldr	r2, [r7, #0]
 8007c0c:	4413      	add	r3, r2
 8007c0e:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 8007c12:	4619      	mov	r1, r3
 8007c14:	4896      	ldr	r0, [pc, #600]	@ (8007e70 <printWriteConfig+0x2fc>)
 8007c16:	f009 f899 	bl	8010d4c <iprintf>
        printf("0x%X, ", IC[ic].configa.tx_data[4]);
 8007c1a:	7bfb      	ldrb	r3, [r7, #15]
 8007c1c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007c20:	fb02 f303 	mul.w	r3, r2, r3
 8007c24:	683a      	ldr	r2, [r7, #0]
 8007c26:	4413      	add	r3, r2
 8007c28:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 8007c2c:	4619      	mov	r1, r3
 8007c2e:	4890      	ldr	r0, [pc, #576]	@ (8007e70 <printWriteConfig+0x2fc>)
 8007c30:	f009 f88c 	bl	8010d4c <iprintf>
        printf("0x%X\n\n", IC[ic].configa.tx_data[5]);
 8007c34:	7bfb      	ldrb	r3, [r7, #15]
 8007c36:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007c3a:	fb02 f303 	mul.w	r3, r2, r3
 8007c3e:	683a      	ldr	r2, [r7, #0]
 8007c40:	4413      	add	r3, r2
 8007c42:	f893 3124 	ldrb.w	r3, [r3, #292]	@ 0x124
 8007c46:	4619      	mov	r1, r3
 8007c48:	488a      	ldr	r0, [pc, #552]	@ (8007e74 <printWriteConfig+0x300>)
 8007c4a:	f009 f87f 	bl	8010d4c <iprintf>
 8007c4e:	e0fe      	b.n	8007e4e <printWriteConfig+0x2da>
      }
      else if(grp == B)
 8007c50:	797b      	ldrb	r3, [r7, #5]
 8007c52:	2b02      	cmp	r3, #2
 8007c54:	d151      	bne.n	8007cfa <printWriteConfig+0x186>
      {
        printf("Write Config B:\n");
 8007c56:	4888      	ldr	r0, [pc, #544]	@ (8007e78 <printWriteConfig+0x304>)
 8007c58:	f009 f8e8 	bl	8010e2c <puts>
        printf("0x%X, ", IC[ic].configb.tx_data[0]);
 8007c5c:	7bfb      	ldrb	r3, [r7, #15]
 8007c5e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007c62:	fb02 f303 	mul.w	r3, r2, r3
 8007c66:	683a      	ldr	r2, [r7, #0]
 8007c68:	4413      	add	r3, r2
 8007c6a:	f893 312d 	ldrb.w	r3, [r3, #301]	@ 0x12d
 8007c6e:	4619      	mov	r1, r3
 8007c70:	487f      	ldr	r0, [pc, #508]	@ (8007e70 <printWriteConfig+0x2fc>)
 8007c72:	f009 f86b 	bl	8010d4c <iprintf>
        printf("0x%X, ", IC[ic].configb.tx_data[1]);
 8007c76:	7bfb      	ldrb	r3, [r7, #15]
 8007c78:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007c7c:	fb02 f303 	mul.w	r3, r2, r3
 8007c80:	683a      	ldr	r2, [r7, #0]
 8007c82:	4413      	add	r3, r2
 8007c84:	f893 312e 	ldrb.w	r3, [r3, #302]	@ 0x12e
 8007c88:	4619      	mov	r1, r3
 8007c8a:	4879      	ldr	r0, [pc, #484]	@ (8007e70 <printWriteConfig+0x2fc>)
 8007c8c:	f009 f85e 	bl	8010d4c <iprintf>
        printf("0x%X, ", IC[ic].configb.tx_data[2]);
 8007c90:	7bfb      	ldrb	r3, [r7, #15]
 8007c92:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007c96:	fb02 f303 	mul.w	r3, r2, r3
 8007c9a:	683a      	ldr	r2, [r7, #0]
 8007c9c:	4413      	add	r3, r2
 8007c9e:	f893 312f 	ldrb.w	r3, [r3, #303]	@ 0x12f
 8007ca2:	4619      	mov	r1, r3
 8007ca4:	4872      	ldr	r0, [pc, #456]	@ (8007e70 <printWriteConfig+0x2fc>)
 8007ca6:	f009 f851 	bl	8010d4c <iprintf>
        printf("0x%X, ", IC[ic].configb.tx_data[3]);
 8007caa:	7bfb      	ldrb	r3, [r7, #15]
 8007cac:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007cb0:	fb02 f303 	mul.w	r3, r2, r3
 8007cb4:	683a      	ldr	r2, [r7, #0]
 8007cb6:	4413      	add	r3, r2
 8007cb8:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8007cbc:	4619      	mov	r1, r3
 8007cbe:	486c      	ldr	r0, [pc, #432]	@ (8007e70 <printWriteConfig+0x2fc>)
 8007cc0:	f009 f844 	bl	8010d4c <iprintf>
        printf("0x%X, ", IC[ic].configb.tx_data[4]);
 8007cc4:	7bfb      	ldrb	r3, [r7, #15]
 8007cc6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007cca:	fb02 f303 	mul.w	r3, r2, r3
 8007cce:	683a      	ldr	r2, [r7, #0]
 8007cd0:	4413      	add	r3, r2
 8007cd2:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8007cd6:	4619      	mov	r1, r3
 8007cd8:	4865      	ldr	r0, [pc, #404]	@ (8007e70 <printWriteConfig+0x2fc>)
 8007cda:	f009 f837 	bl	8010d4c <iprintf>
        printf("0x%X\n\n", IC[ic].configb.tx_data[5]);
 8007cde:	7bfb      	ldrb	r3, [r7, #15]
 8007ce0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007ce4:	fb02 f303 	mul.w	r3, r2, r3
 8007ce8:	683a      	ldr	r2, [r7, #0]
 8007cea:	4413      	add	r3, r2
 8007cec:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8007cf0:	4619      	mov	r1, r3
 8007cf2:	4860      	ldr	r0, [pc, #384]	@ (8007e74 <printWriteConfig+0x300>)
 8007cf4:	f009 f82a 	bl	8010d4c <iprintf>
 8007cf8:	e0a9      	b.n	8007e4e <printWriteConfig+0x2da>
      }
      else if(grp == ALL_GRP)
 8007cfa:	797b      	ldrb	r3, [r7, #5]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	f040 80a3 	bne.w	8007e48 <printWriteConfig+0x2d4>
      {
        printf("Write Config A:\n");
 8007d02:	485a      	ldr	r0, [pc, #360]	@ (8007e6c <printWriteConfig+0x2f8>)
 8007d04:	f009 f892 	bl	8010e2c <puts>
        printf("0x%X, ", IC[ic].configa.tx_data[0]);
 8007d08:	7bfb      	ldrb	r3, [r7, #15]
 8007d0a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007d0e:	fb02 f303 	mul.w	r3, r2, r3
 8007d12:	683a      	ldr	r2, [r7, #0]
 8007d14:	4413      	add	r3, r2
 8007d16:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 8007d1a:	4619      	mov	r1, r3
 8007d1c:	4854      	ldr	r0, [pc, #336]	@ (8007e70 <printWriteConfig+0x2fc>)
 8007d1e:	f009 f815 	bl	8010d4c <iprintf>
        printf("0x%X, ", IC[ic].configa.tx_data[1]);
 8007d22:	7bfb      	ldrb	r3, [r7, #15]
 8007d24:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007d28:	fb02 f303 	mul.w	r3, r2, r3
 8007d2c:	683a      	ldr	r2, [r7, #0]
 8007d2e:	4413      	add	r3, r2
 8007d30:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 8007d34:	4619      	mov	r1, r3
 8007d36:	484e      	ldr	r0, [pc, #312]	@ (8007e70 <printWriteConfig+0x2fc>)
 8007d38:	f009 f808 	bl	8010d4c <iprintf>
        printf("0x%X, ", IC[ic].configa.tx_data[2]);
 8007d3c:	7bfb      	ldrb	r3, [r7, #15]
 8007d3e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007d42:	fb02 f303 	mul.w	r3, r2, r3
 8007d46:	683a      	ldr	r2, [r7, #0]
 8007d48:	4413      	add	r3, r2
 8007d4a:	f893 3121 	ldrb.w	r3, [r3, #289]	@ 0x121
 8007d4e:	4619      	mov	r1, r3
 8007d50:	4847      	ldr	r0, [pc, #284]	@ (8007e70 <printWriteConfig+0x2fc>)
 8007d52:	f008 fffb 	bl	8010d4c <iprintf>
        printf("0x%X, ", IC[ic].configa.tx_data[3]);
 8007d56:	7bfb      	ldrb	r3, [r7, #15]
 8007d58:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007d5c:	fb02 f303 	mul.w	r3, r2, r3
 8007d60:	683a      	ldr	r2, [r7, #0]
 8007d62:	4413      	add	r3, r2
 8007d64:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 8007d68:	4619      	mov	r1, r3
 8007d6a:	4841      	ldr	r0, [pc, #260]	@ (8007e70 <printWriteConfig+0x2fc>)
 8007d6c:	f008 ffee 	bl	8010d4c <iprintf>
        printf("0x%X, ", IC[ic].configa.tx_data[4]);
 8007d70:	7bfb      	ldrb	r3, [r7, #15]
 8007d72:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007d76:	fb02 f303 	mul.w	r3, r2, r3
 8007d7a:	683a      	ldr	r2, [r7, #0]
 8007d7c:	4413      	add	r3, r2
 8007d7e:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 8007d82:	4619      	mov	r1, r3
 8007d84:	483a      	ldr	r0, [pc, #232]	@ (8007e70 <printWriteConfig+0x2fc>)
 8007d86:	f008 ffe1 	bl	8010d4c <iprintf>
        printf("0x%X\n\n", IC[ic].configa.tx_data[5]);
 8007d8a:	7bfb      	ldrb	r3, [r7, #15]
 8007d8c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007d90:	fb02 f303 	mul.w	r3, r2, r3
 8007d94:	683a      	ldr	r2, [r7, #0]
 8007d96:	4413      	add	r3, r2
 8007d98:	f893 3124 	ldrb.w	r3, [r3, #292]	@ 0x124
 8007d9c:	4619      	mov	r1, r3
 8007d9e:	4835      	ldr	r0, [pc, #212]	@ (8007e74 <printWriteConfig+0x300>)
 8007da0:	f008 ffd4 	bl	8010d4c <iprintf>

        printf("Write Config B:\n");
 8007da4:	4834      	ldr	r0, [pc, #208]	@ (8007e78 <printWriteConfig+0x304>)
 8007da6:	f009 f841 	bl	8010e2c <puts>
        printf("0x%X, ", IC[ic].configb.tx_data[0]);
 8007daa:	7bfb      	ldrb	r3, [r7, #15]
 8007dac:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007db0:	fb02 f303 	mul.w	r3, r2, r3
 8007db4:	683a      	ldr	r2, [r7, #0]
 8007db6:	4413      	add	r3, r2
 8007db8:	f893 312d 	ldrb.w	r3, [r3, #301]	@ 0x12d
 8007dbc:	4619      	mov	r1, r3
 8007dbe:	482c      	ldr	r0, [pc, #176]	@ (8007e70 <printWriteConfig+0x2fc>)
 8007dc0:	f008 ffc4 	bl	8010d4c <iprintf>
        printf("0x%X, ", IC[ic].configb.tx_data[1]);
 8007dc4:	7bfb      	ldrb	r3, [r7, #15]
 8007dc6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007dca:	fb02 f303 	mul.w	r3, r2, r3
 8007dce:	683a      	ldr	r2, [r7, #0]
 8007dd0:	4413      	add	r3, r2
 8007dd2:	f893 312e 	ldrb.w	r3, [r3, #302]	@ 0x12e
 8007dd6:	4619      	mov	r1, r3
 8007dd8:	4825      	ldr	r0, [pc, #148]	@ (8007e70 <printWriteConfig+0x2fc>)
 8007dda:	f008 ffb7 	bl	8010d4c <iprintf>
        printf("0x%X, ", IC[ic].configb.tx_data[2]);
 8007dde:	7bfb      	ldrb	r3, [r7, #15]
 8007de0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007de4:	fb02 f303 	mul.w	r3, r2, r3
 8007de8:	683a      	ldr	r2, [r7, #0]
 8007dea:	4413      	add	r3, r2
 8007dec:	f893 312f 	ldrb.w	r3, [r3, #303]	@ 0x12f
 8007df0:	4619      	mov	r1, r3
 8007df2:	481f      	ldr	r0, [pc, #124]	@ (8007e70 <printWriteConfig+0x2fc>)
 8007df4:	f008 ffaa 	bl	8010d4c <iprintf>
        printf("0x%X, ", IC[ic].configb.tx_data[3]);
 8007df8:	7bfb      	ldrb	r3, [r7, #15]
 8007dfa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007dfe:	fb02 f303 	mul.w	r3, r2, r3
 8007e02:	683a      	ldr	r2, [r7, #0]
 8007e04:	4413      	add	r3, r2
 8007e06:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8007e0a:	4619      	mov	r1, r3
 8007e0c:	4818      	ldr	r0, [pc, #96]	@ (8007e70 <printWriteConfig+0x2fc>)
 8007e0e:	f008 ff9d 	bl	8010d4c <iprintf>
        printf("0x%X, ", IC[ic].configb.tx_data[4]);
 8007e12:	7bfb      	ldrb	r3, [r7, #15]
 8007e14:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007e18:	fb02 f303 	mul.w	r3, r2, r3
 8007e1c:	683a      	ldr	r2, [r7, #0]
 8007e1e:	4413      	add	r3, r2
 8007e20:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8007e24:	4619      	mov	r1, r3
 8007e26:	4812      	ldr	r0, [pc, #72]	@ (8007e70 <printWriteConfig+0x2fc>)
 8007e28:	f008 ff90 	bl	8010d4c <iprintf>
        printf("0x%X\n\n", IC[ic].configb.tx_data[5]);
 8007e2c:	7bfb      	ldrb	r3, [r7, #15]
 8007e2e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007e32:	fb02 f303 	mul.w	r3, r2, r3
 8007e36:	683a      	ldr	r2, [r7, #0]
 8007e38:	4413      	add	r3, r2
 8007e3a:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8007e3e:	4619      	mov	r1, r3
 8007e40:	480c      	ldr	r0, [pc, #48]	@ (8007e74 <printWriteConfig+0x300>)
 8007e42:	f008 ff83 	bl	8010d4c <iprintf>
 8007e46:	e002      	b.n	8007e4e <printWriteConfig+0x2da>
      }
      else{ printf("Wrong Register Group Select\n"); }
 8007e48:	480c      	ldr	r0, [pc, #48]	@ (8007e7c <printWriteConfig+0x308>)
 8007e4a:	f008 ffef 	bl	8010e2c <puts>
  for(uint8_t ic = 0; ic < tIC; ic++)
 8007e4e:	7bfb      	ldrb	r3, [r7, #15]
 8007e50:	3301      	adds	r3, #1
 8007e52:	73fb      	strb	r3, [r7, #15]
 8007e54:	7bfa      	ldrb	r2, [r7, #15]
 8007e56:	79fb      	ldrb	r3, [r7, #7]
 8007e58:	429a      	cmp	r2, r3
 8007e5a:	f4ff ae9a 	bcc.w	8007b92 <printWriteConfig+0x1e>
    }
  }
}
 8007e5e:	bf00      	nop
 8007e60:	bf00      	nop
 8007e62:	3710      	adds	r7, #16
 8007e64:	46bd      	mov	sp, r7
 8007e66:	bd80      	pop	{r7, pc}
 8007e68:	080148c0 	.word	0x080148c0
 8007e6c:	080148c8 	.word	0x080148c8
 8007e70:	080148d8 	.word	0x080148d8
 8007e74:	080148e0 	.word	0x080148e0
 8007e78:	080148e8 	.word	0x080148e8
 8007e7c:	080148f8 	.word	0x080148f8

08007e80 <printReadConfig>:
 * @return None
 *
 *******************************************************************************
*/
void printReadConfig(uint8_t tIC, cell_asic *IC, TYPE type, GRP grp)
{
 8007e80:	b580      	push	{r7, lr}
 8007e82:	b084      	sub	sp, #16
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6039      	str	r1, [r7, #0]
 8007e88:	4611      	mov	r1, r2
 8007e8a:	461a      	mov	r2, r3
 8007e8c:	4603      	mov	r3, r0
 8007e8e:	71fb      	strb	r3, [r7, #7]
 8007e90:	460b      	mov	r3, r1
 8007e92:	71bb      	strb	r3, [r7, #6]
 8007e94:	4613      	mov	r3, r2
 8007e96:	717b      	strb	r3, [r7, #5]
  for(uint8_t ic = 0; ic < tIC; ic++)
 8007e98:	2300      	movs	r3, #0
 8007e9a:	73fb      	strb	r3, [r7, #15]
 8007e9c:	e3ae      	b.n	80085fc <printReadConfig+0x77c>
  {
    printf("IC%d:\n",(ic+1));
 8007e9e:	7bfb      	ldrb	r3, [r7, #15]
 8007ea0:	3301      	adds	r3, #1
 8007ea2:	4619      	mov	r1, r3
 8007ea4:	489b      	ldr	r0, [pc, #620]	@ (8008114 <printReadConfig+0x294>)
 8007ea6:	f008 ff51 	bl	8010d4c <iprintf>
    if(type == Config)
 8007eaa:	79bb      	ldrb	r3, [r7, #6]
 8007eac:	2b08      	cmp	r3, #8
 8007eae:	f040 83a2 	bne.w	80085f6 <printReadConfig+0x776>
    {
      if(grp == A)
 8007eb2:	797b      	ldrb	r3, [r7, #5]
 8007eb4:	2b01      	cmp	r3, #1
 8007eb6:	f040 8159 	bne.w	800816c <printReadConfig+0x2ec>
      {
        printf("Read Config A:\n");
 8007eba:	4897      	ldr	r0, [pc, #604]	@ (8008118 <printReadConfig+0x298>)
 8007ebc:	f008 ffb6 	bl	8010e2c <puts>
        printf("REFON:0x%X, ", IC[ic].rx_cfga.refon);
 8007ec0:	7bfb      	ldrb	r3, [r7, #15]
 8007ec2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007ec6:	fb02 f303 	mul.w	r3, r2, r3
 8007eca:	683a      	ldr	r2, [r7, #0]
 8007ecc:	4413      	add	r3, r2
 8007ece:	799b      	ldrb	r3, [r3, #6]
 8007ed0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007ed4:	b2db      	uxtb	r3, r3
 8007ed6:	4619      	mov	r1, r3
 8007ed8:	4890      	ldr	r0, [pc, #576]	@ (800811c <printReadConfig+0x29c>)
 8007eda:	f008 ff37 	bl	8010d4c <iprintf>
        printf("CTH:0x%X\n", IC[ic].rx_cfga.cth & 0x07);
 8007ede:	7bfb      	ldrb	r3, [r7, #15]
 8007ee0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007ee4:	fb02 f303 	mul.w	r3, r2, r3
 8007ee8:	683a      	ldr	r2, [r7, #0]
 8007eea:	4413      	add	r3, r2
 8007eec:	799b      	ldrb	r3, [r3, #6]
 8007eee:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8007ef2:	b2db      	uxtb	r3, r3
 8007ef4:	f003 0307 	and.w	r3, r3, #7
 8007ef8:	4619      	mov	r1, r3
 8007efa:	4889      	ldr	r0, [pc, #548]	@ (8008120 <printReadConfig+0x2a0>)
 8007efc:	f008 ff26 	bl	8010d4c <iprintf>
        printf("FLAG_D[0]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x01));
 8007f00:	7bfb      	ldrb	r3, [r7, #15]
 8007f02:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007f06:	fb02 f303 	mul.w	r3, r2, r3
 8007f0a:	683a      	ldr	r2, [r7, #0]
 8007f0c:	4413      	add	r3, r2
 8007f0e:	79db      	ldrb	r3, [r3, #7]
 8007f10:	f003 0301 	and.w	r3, r3, #1
 8007f14:	4619      	mov	r1, r3
 8007f16:	4883      	ldr	r0, [pc, #524]	@ (8008124 <printReadConfig+0x2a4>)
 8007f18:	f008 ff18 	bl	8010d4c <iprintf>
        printf("FLAG_D[1]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x02)>>1);
 8007f1c:	7bfb      	ldrb	r3, [r7, #15]
 8007f1e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007f22:	fb02 f303 	mul.w	r3, r2, r3
 8007f26:	683a      	ldr	r2, [r7, #0]
 8007f28:	4413      	add	r3, r2
 8007f2a:	79db      	ldrb	r3, [r3, #7]
 8007f2c:	105b      	asrs	r3, r3, #1
 8007f2e:	f003 0301 	and.w	r3, r3, #1
 8007f32:	4619      	mov	r1, r3
 8007f34:	487c      	ldr	r0, [pc, #496]	@ (8008128 <printReadConfig+0x2a8>)
 8007f36:	f008 ff09 	bl	8010d4c <iprintf>
        printf("FLAG_D[2]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x04)>>2);
 8007f3a:	7bfb      	ldrb	r3, [r7, #15]
 8007f3c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007f40:	fb02 f303 	mul.w	r3, r2, r3
 8007f44:	683a      	ldr	r2, [r7, #0]
 8007f46:	4413      	add	r3, r2
 8007f48:	79db      	ldrb	r3, [r3, #7]
 8007f4a:	109b      	asrs	r3, r3, #2
 8007f4c:	f003 0301 	and.w	r3, r3, #1
 8007f50:	4619      	mov	r1, r3
 8007f52:	4876      	ldr	r0, [pc, #472]	@ (800812c <printReadConfig+0x2ac>)
 8007f54:	f008 fefa 	bl	8010d4c <iprintf>
        printf("FLAG_D[3]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x08)>>3);
 8007f58:	7bfb      	ldrb	r3, [r7, #15]
 8007f5a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007f5e:	fb02 f303 	mul.w	r3, r2, r3
 8007f62:	683a      	ldr	r2, [r7, #0]
 8007f64:	4413      	add	r3, r2
 8007f66:	79db      	ldrb	r3, [r3, #7]
 8007f68:	10db      	asrs	r3, r3, #3
 8007f6a:	f003 0301 	and.w	r3, r3, #1
 8007f6e:	4619      	mov	r1, r3
 8007f70:	486f      	ldr	r0, [pc, #444]	@ (8008130 <printReadConfig+0x2b0>)
 8007f72:	f008 feeb 	bl	8010d4c <iprintf>
        printf("FLAG_D[4]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x10)>>4);
 8007f76:	7bfb      	ldrb	r3, [r7, #15]
 8007f78:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007f7c:	fb02 f303 	mul.w	r3, r2, r3
 8007f80:	683a      	ldr	r2, [r7, #0]
 8007f82:	4413      	add	r3, r2
 8007f84:	79db      	ldrb	r3, [r3, #7]
 8007f86:	111b      	asrs	r3, r3, #4
 8007f88:	f003 0301 	and.w	r3, r3, #1
 8007f8c:	4619      	mov	r1, r3
 8007f8e:	4869      	ldr	r0, [pc, #420]	@ (8008134 <printReadConfig+0x2b4>)
 8007f90:	f008 fedc 	bl	8010d4c <iprintf>
        printf("FLAG_D[5]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x20)>>5);
 8007f94:	7bfb      	ldrb	r3, [r7, #15]
 8007f96:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007f9a:	fb02 f303 	mul.w	r3, r2, r3
 8007f9e:	683a      	ldr	r2, [r7, #0]
 8007fa0:	4413      	add	r3, r2
 8007fa2:	79db      	ldrb	r3, [r3, #7]
 8007fa4:	115b      	asrs	r3, r3, #5
 8007fa6:	f003 0301 	and.w	r3, r3, #1
 8007faa:	4619      	mov	r1, r3
 8007fac:	4862      	ldr	r0, [pc, #392]	@ (8008138 <printReadConfig+0x2b8>)
 8007fae:	f008 fecd 	bl	8010d4c <iprintf>
        printf("FLAG_D[6]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x40)>>6);
 8007fb2:	7bfb      	ldrb	r3, [r7, #15]
 8007fb4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007fb8:	fb02 f303 	mul.w	r3, r2, r3
 8007fbc:	683a      	ldr	r2, [r7, #0]
 8007fbe:	4413      	add	r3, r2
 8007fc0:	79db      	ldrb	r3, [r3, #7]
 8007fc2:	119b      	asrs	r3, r3, #6
 8007fc4:	f003 0301 	and.w	r3, r3, #1
 8007fc8:	4619      	mov	r1, r3
 8007fca:	485c      	ldr	r0, [pc, #368]	@ (800813c <printReadConfig+0x2bc>)
 8007fcc:	f008 febe 	bl	8010d4c <iprintf>
        printf("FLAG_D[7]:0x%X\n", (IC[ic].rx_cfga.flag_d & 0x80)>>7);
 8007fd0:	7bfb      	ldrb	r3, [r7, #15]
 8007fd2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007fd6:	fb02 f303 	mul.w	r3, r2, r3
 8007fda:	683a      	ldr	r2, [r7, #0]
 8007fdc:	4413      	add	r3, r2
 8007fde:	79db      	ldrb	r3, [r3, #7]
 8007fe0:	09db      	lsrs	r3, r3, #7
 8007fe2:	b2db      	uxtb	r3, r3
 8007fe4:	4619      	mov	r1, r3
 8007fe6:	4856      	ldr	r0, [pc, #344]	@ (8008140 <printReadConfig+0x2c0>)
 8007fe8:	f008 feb0 	bl	8010d4c <iprintf>
        printf("OWA[2:0]:0x%X, ", (IC[ic].rx_cfga.owa));
 8007fec:	7bfb      	ldrb	r3, [r7, #15]
 8007fee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007ff2:	fb02 f303 	mul.w	r3, r2, r3
 8007ff6:	683a      	ldr	r2, [r7, #0]
 8007ff8:	4413      	add	r3, r2
 8007ffa:	7a1b      	ldrb	r3, [r3, #8]
 8007ffc:	f3c3 0382 	ubfx	r3, r3, #2, #3
 8008000:	b2db      	uxtb	r3, r3
 8008002:	4619      	mov	r1, r3
 8008004:	484f      	ldr	r0, [pc, #316]	@ (8008144 <printReadConfig+0x2c4>)
 8008006:	f008 fea1 	bl	8010d4c <iprintf>
        printf("OWRNG:0x%X, ", (IC[ic].rx_cfga.owrng));
 800800a:	7bfb      	ldrb	r3, [r7, #15]
 800800c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008010:	fb02 f303 	mul.w	r3, r2, r3
 8008014:	683a      	ldr	r2, [r7, #0]
 8008016:	4413      	add	r3, r2
 8008018:	7a1b      	ldrb	r3, [r3, #8]
 800801a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800801e:	b2db      	uxtb	r3, r3
 8008020:	4619      	mov	r1, r3
 8008022:	4849      	ldr	r0, [pc, #292]	@ (8008148 <printReadConfig+0x2c8>)
 8008024:	f008 fe92 	bl	8010d4c <iprintf>
        printf("SOAKON:0x%X, ", (IC[ic].rx_cfga.soakon));
 8008028:	7bfb      	ldrb	r3, [r7, #15]
 800802a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800802e:	fb02 f303 	mul.w	r3, r2, r3
 8008032:	683a      	ldr	r2, [r7, #0]
 8008034:	4413      	add	r3, r2
 8008036:	7a1b      	ldrb	r3, [r3, #8]
 8008038:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800803c:	b2db      	uxtb	r3, r3
 800803e:	4619      	mov	r1, r3
 8008040:	4842      	ldr	r0, [pc, #264]	@ (800814c <printReadConfig+0x2cc>)
 8008042:	f008 fe83 	bl	8010d4c <iprintf>
        printf("GPO:0x%X, ", (IC[ic].rx_cfga.gpo));
 8008046:	7bfb      	ldrb	r3, [r7, #15]
 8008048:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800804c:	fb02 f303 	mul.w	r3, r2, r3
 8008050:	683a      	ldr	r2, [r7, #0]
 8008052:	4413      	add	r3, r2
 8008054:	891b      	ldrh	r3, [r3, #8]
 8008056:	f3c3 1349 	ubfx	r3, r3, #5, #10
 800805a:	b29b      	uxth	r3, r3
 800805c:	4619      	mov	r1, r3
 800805e:	483c      	ldr	r0, [pc, #240]	@ (8008150 <printReadConfig+0x2d0>)
 8008060:	f008 fe74 	bl	8010d4c <iprintf>
        printf("FC:0x%X, ", (IC[ic].rx_cfga.fc));
 8008064:	7bfb      	ldrb	r3, [r7, #15]
 8008066:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800806a:	fb02 f303 	mul.w	r3, r2, r3
 800806e:	683a      	ldr	r2, [r7, #0]
 8008070:	4413      	add	r3, r2
 8008072:	7a9b      	ldrb	r3, [r3, #10]
 8008074:	f3c3 0382 	ubfx	r3, r3, #2, #3
 8008078:	b2db      	uxtb	r3, r3
 800807a:	4619      	mov	r1, r3
 800807c:	4835      	ldr	r0, [pc, #212]	@ (8008154 <printReadConfig+0x2d4>)
 800807e:	f008 fe65 	bl	8010d4c <iprintf>
        printf("COMM_BK:0x%X, ", (IC[ic].rx_cfga.comm_bk));
 8008082:	7bfb      	ldrb	r3, [r7, #15]
 8008084:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008088:	fb02 f303 	mul.w	r3, r2, r3
 800808c:	683a      	ldr	r2, [r7, #0]
 800808e:	4413      	add	r3, r2
 8008090:	7a9b      	ldrb	r3, [r3, #10]
 8008092:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8008096:	b2db      	uxtb	r3, r3
 8008098:	4619      	mov	r1, r3
 800809a:	482f      	ldr	r0, [pc, #188]	@ (8008158 <printReadConfig+0x2d8>)
 800809c:	f008 fe56 	bl	8010d4c <iprintf>
        printf("MUTE_ST:0x%X, ", (IC[ic].rx_cfga.mute_st));
 80080a0:	7bfb      	ldrb	r3, [r7, #15]
 80080a2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80080a6:	fb02 f303 	mul.w	r3, r2, r3
 80080aa:	683a      	ldr	r2, [r7, #0]
 80080ac:	4413      	add	r3, r2
 80080ae:	7a9b      	ldrb	r3, [r3, #10]
 80080b0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80080b4:	b2db      	uxtb	r3, r3
 80080b6:	4619      	mov	r1, r3
 80080b8:	4828      	ldr	r0, [pc, #160]	@ (800815c <printReadConfig+0x2dc>)
 80080ba:	f008 fe47 	bl	8010d4c <iprintf>
        printf("SNAP:0x%X\n\n", (IC[ic].rx_cfga.snap));
 80080be:	7bfb      	ldrb	r3, [r7, #15]
 80080c0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80080c4:	fb02 f303 	mul.w	r3, r2, r3
 80080c8:	683a      	ldr	r2, [r7, #0]
 80080ca:	4413      	add	r3, r2
 80080cc:	7a5b      	ldrb	r3, [r3, #9]
 80080ce:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80080d2:	b2db      	uxtb	r3, r3
 80080d4:	4619      	mov	r1, r3
 80080d6:	4822      	ldr	r0, [pc, #136]	@ (8008160 <printReadConfig+0x2e0>)
 80080d8:	f008 fe38 	bl	8010d4c <iprintf>
        printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 80080dc:	7bfb      	ldrb	r3, [r7, #15]
 80080de:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80080e2:	fb02 f303 	mul.w	r3, r2, r3
 80080e6:	683a      	ldr	r2, [r7, #0]
 80080e8:	4413      	add	r3, r2
 80080ea:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 80080ee:	4619      	mov	r1, r3
 80080f0:	481c      	ldr	r0, [pc, #112]	@ (8008164 <printReadConfig+0x2e4>)
 80080f2:	f008 fe2b 	bl	8010d4c <iprintf>
        printf("PECError:%d\n\n",IC[ic].cccrc.cfgr_pec);
 80080f6:	7bfb      	ldrb	r3, [r7, #15]
 80080f8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80080fc:	fb02 f303 	mul.w	r3, r2, r3
 8008100:	683a      	ldr	r2, [r7, #0]
 8008102:	4413      	add	r3, r2
 8008104:	f893 3190 	ldrb.w	r3, [r3, #400]	@ 0x190
 8008108:	4619      	mov	r1, r3
 800810a:	4817      	ldr	r0, [pc, #92]	@ (8008168 <printReadConfig+0x2e8>)
 800810c:	f008 fe1e 	bl	8010d4c <iprintf>
 8008110:	e271      	b.n	80085f6 <printReadConfig+0x776>
 8008112:	bf00      	nop
 8008114:	080148c0 	.word	0x080148c0
 8008118:	08014914 	.word	0x08014914
 800811c:	08014924 	.word	0x08014924
 8008120:	08014934 	.word	0x08014934
 8008124:	08014940 	.word	0x08014940
 8008128:	08014954 	.word	0x08014954
 800812c:	08014968 	.word	0x08014968
 8008130:	0801497c 	.word	0x0801497c
 8008134:	08014990 	.word	0x08014990
 8008138:	080149a4 	.word	0x080149a4
 800813c:	080149b8 	.word	0x080149b8
 8008140:	080149cc 	.word	0x080149cc
 8008144:	080149dc 	.word	0x080149dc
 8008148:	080149ec 	.word	0x080149ec
 800814c:	080149fc 	.word	0x080149fc
 8008150:	08014a0c 	.word	0x08014a0c
 8008154:	08014a18 	.word	0x08014a18
 8008158:	08014a24 	.word	0x08014a24
 800815c:	08014a34 	.word	0x08014a34
 8008160:	08014a44 	.word	0x08014a44
 8008164:	08014a50 	.word	0x08014a50
 8008168:	08014a5c 	.word	0x08014a5c
      }
      else if(grp == B)
 800816c:	797b      	ldrb	r3, [r7, #5]
 800816e:	2b02      	cmp	r3, #2
 8008170:	f040 8082 	bne.w	8008278 <printReadConfig+0x3f8>
      {
        printf("Read Config B:\n");
 8008174:	4837      	ldr	r0, [pc, #220]	@ (8008254 <printReadConfig+0x3d4>)
 8008176:	f008 fe59 	bl	8010e2c <puts>
        printf("VUV:0x%X, ", IC[ic].rx_cfgb.vuv);
 800817a:	7bfb      	ldrb	r3, [r7, #15]
 800817c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008180:	fb02 f303 	mul.w	r3, r2, r3
 8008184:	683a      	ldr	r2, [r7, #0]
 8008186:	4413      	add	r3, r2
 8008188:	8a9b      	ldrh	r3, [r3, #20]
 800818a:	4619      	mov	r1, r3
 800818c:	4832      	ldr	r0, [pc, #200]	@ (8008258 <printReadConfig+0x3d8>)
 800818e:	f008 fddd 	bl	8010d4c <iprintf>
        printf("VOV:0x%X, ", IC[ic].rx_cfgb.vov);
 8008192:	7bfb      	ldrb	r3, [r7, #15]
 8008194:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008198:	fb02 f303 	mul.w	r3, r2, r3
 800819c:	683a      	ldr	r2, [r7, #0]
 800819e:	4413      	add	r3, r2
 80081a0:	8adb      	ldrh	r3, [r3, #22]
 80081a2:	4619      	mov	r1, r3
 80081a4:	482d      	ldr	r0, [pc, #180]	@ (800825c <printReadConfig+0x3dc>)
 80081a6:	f008 fdd1 	bl	8010d4c <iprintf>
        printf("DCTO:0x%X, ", IC[ic].rx_cfgb.dcto);
 80081aa:	7bfb      	ldrb	r3, [r7, #15]
 80081ac:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80081b0:	fb02 f303 	mul.w	r3, r2, r3
 80081b4:	683a      	ldr	r2, [r7, #0]
 80081b6:	4413      	add	r3, r2
 80081b8:	7e1b      	ldrb	r3, [r3, #24]
 80081ba:	f3c3 0385 	ubfx	r3, r3, #2, #6
 80081be:	b2db      	uxtb	r3, r3
 80081c0:	4619      	mov	r1, r3
 80081c2:	4827      	ldr	r0, [pc, #156]	@ (8008260 <printReadConfig+0x3e0>)
 80081c4:	f008 fdc2 	bl	8010d4c <iprintf>
        printf("DTRNG:0x%X, ", IC[ic].rx_cfgb.dtrng);
 80081c8:	7bfb      	ldrb	r3, [r7, #15]
 80081ca:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80081ce:	fb02 f303 	mul.w	r3, r2, r3
 80081d2:	683a      	ldr	r2, [r7, #0]
 80081d4:	4413      	add	r3, r2
 80081d6:	7e1b      	ldrb	r3, [r3, #24]
 80081d8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80081dc:	b2db      	uxtb	r3, r3
 80081de:	4619      	mov	r1, r3
 80081e0:	4820      	ldr	r0, [pc, #128]	@ (8008264 <printReadConfig+0x3e4>)
 80081e2:	f008 fdb3 	bl	8010d4c <iprintf>
        printf("DTMEN:0x%X, ", IC[ic].rx_cfgb.dtmen);
 80081e6:	7bfb      	ldrb	r3, [r7, #15]
 80081e8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80081ec:	fb02 f303 	mul.w	r3, r2, r3
 80081f0:	683a      	ldr	r2, [r7, #0]
 80081f2:	4413      	add	r3, r2
 80081f4:	7e1b      	ldrb	r3, [r3, #24]
 80081f6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80081fa:	b2db      	uxtb	r3, r3
 80081fc:	4619      	mov	r1, r3
 80081fe:	481a      	ldr	r0, [pc, #104]	@ (8008268 <printReadConfig+0x3e8>)
 8008200:	f008 fda4 	bl	8010d4c <iprintf>
        printf("DCC:0x%X\n\n", IC[ic].rx_cfgb.dcc);
 8008204:	7bfb      	ldrb	r3, [r7, #15]
 8008206:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800820a:	fb02 f303 	mul.w	r3, r2, r3
 800820e:	683a      	ldr	r2, [r7, #0]
 8008210:	4413      	add	r3, r2
 8008212:	8b5b      	ldrh	r3, [r3, #26]
 8008214:	4619      	mov	r1, r3
 8008216:	4815      	ldr	r0, [pc, #84]	@ (800826c <printReadConfig+0x3ec>)
 8008218:	f008 fd98 	bl	8010d4c <iprintf>
        printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 800821c:	7bfb      	ldrb	r3, [r7, #15]
 800821e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008222:	fb02 f303 	mul.w	r3, r2, r3
 8008226:	683a      	ldr	r2, [r7, #0]
 8008228:	4413      	add	r3, r2
 800822a:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 800822e:	4619      	mov	r1, r3
 8008230:	480f      	ldr	r0, [pc, #60]	@ (8008270 <printReadConfig+0x3f0>)
 8008232:	f008 fd8b 	bl	8010d4c <iprintf>
        printf("PECError:%d\n\n",IC[ic].cccrc.cfgr_pec);
 8008236:	7bfb      	ldrb	r3, [r7, #15]
 8008238:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800823c:	fb02 f303 	mul.w	r3, r2, r3
 8008240:	683a      	ldr	r2, [r7, #0]
 8008242:	4413      	add	r3, r2
 8008244:	f893 3190 	ldrb.w	r3, [r3, #400]	@ 0x190
 8008248:	4619      	mov	r1, r3
 800824a:	480a      	ldr	r0, [pc, #40]	@ (8008274 <printReadConfig+0x3f4>)
 800824c:	f008 fd7e 	bl	8010d4c <iprintf>
 8008250:	e1d1      	b.n	80085f6 <printReadConfig+0x776>
 8008252:	bf00      	nop
 8008254:	08014a6c 	.word	0x08014a6c
 8008258:	08014a7c 	.word	0x08014a7c
 800825c:	08014a88 	.word	0x08014a88
 8008260:	08014a94 	.word	0x08014a94
 8008264:	08014aa0 	.word	0x08014aa0
 8008268:	08014ab0 	.word	0x08014ab0
 800826c:	08014ac0 	.word	0x08014ac0
 8008270:	08014a50 	.word	0x08014a50
 8008274:	08014a5c 	.word	0x08014a5c
      }
      else if(grp == ALL_GRP)
 8008278:	797b      	ldrb	r3, [r7, #5]
 800827a:	2b00      	cmp	r3, #0
 800827c:	f040 81b8 	bne.w	80085f0 <printReadConfig+0x770>
      {
        printf("Read Config A:\n");
 8008280:	48bf      	ldr	r0, [pc, #764]	@ (8008580 <printReadConfig+0x700>)
 8008282:	f008 fdd3 	bl	8010e2c <puts>
        printf("REFON:0x%X, ", IC[ic].rx_cfga.refon);
 8008286:	7bfb      	ldrb	r3, [r7, #15]
 8008288:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800828c:	fb02 f303 	mul.w	r3, r2, r3
 8008290:	683a      	ldr	r2, [r7, #0]
 8008292:	4413      	add	r3, r2
 8008294:	799b      	ldrb	r3, [r3, #6]
 8008296:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800829a:	b2db      	uxtb	r3, r3
 800829c:	4619      	mov	r1, r3
 800829e:	48b9      	ldr	r0, [pc, #740]	@ (8008584 <printReadConfig+0x704>)
 80082a0:	f008 fd54 	bl	8010d4c <iprintf>
        printf("CTH:0x%X\n", IC[ic].rx_cfga.cth & 0x07);
 80082a4:	7bfb      	ldrb	r3, [r7, #15]
 80082a6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80082aa:	fb02 f303 	mul.w	r3, r2, r3
 80082ae:	683a      	ldr	r2, [r7, #0]
 80082b0:	4413      	add	r3, r2
 80082b2:	799b      	ldrb	r3, [r3, #6]
 80082b4:	f3c3 0342 	ubfx	r3, r3, #1, #3
 80082b8:	b2db      	uxtb	r3, r3
 80082ba:	f003 0307 	and.w	r3, r3, #7
 80082be:	4619      	mov	r1, r3
 80082c0:	48b1      	ldr	r0, [pc, #708]	@ (8008588 <printReadConfig+0x708>)
 80082c2:	f008 fd43 	bl	8010d4c <iprintf>
        printf("FLAG_D[0]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x01));
 80082c6:	7bfb      	ldrb	r3, [r7, #15]
 80082c8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80082cc:	fb02 f303 	mul.w	r3, r2, r3
 80082d0:	683a      	ldr	r2, [r7, #0]
 80082d2:	4413      	add	r3, r2
 80082d4:	79db      	ldrb	r3, [r3, #7]
 80082d6:	f003 0301 	and.w	r3, r3, #1
 80082da:	4619      	mov	r1, r3
 80082dc:	48ab      	ldr	r0, [pc, #684]	@ (800858c <printReadConfig+0x70c>)
 80082de:	f008 fd35 	bl	8010d4c <iprintf>
        printf("FLAG_D[1]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x02)>>1);
 80082e2:	7bfb      	ldrb	r3, [r7, #15]
 80082e4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80082e8:	fb02 f303 	mul.w	r3, r2, r3
 80082ec:	683a      	ldr	r2, [r7, #0]
 80082ee:	4413      	add	r3, r2
 80082f0:	79db      	ldrb	r3, [r3, #7]
 80082f2:	105b      	asrs	r3, r3, #1
 80082f4:	f003 0301 	and.w	r3, r3, #1
 80082f8:	4619      	mov	r1, r3
 80082fa:	48a5      	ldr	r0, [pc, #660]	@ (8008590 <printReadConfig+0x710>)
 80082fc:	f008 fd26 	bl	8010d4c <iprintf>
        printf("FLAG_D[2]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x04)>>2);
 8008300:	7bfb      	ldrb	r3, [r7, #15]
 8008302:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008306:	fb02 f303 	mul.w	r3, r2, r3
 800830a:	683a      	ldr	r2, [r7, #0]
 800830c:	4413      	add	r3, r2
 800830e:	79db      	ldrb	r3, [r3, #7]
 8008310:	109b      	asrs	r3, r3, #2
 8008312:	f003 0301 	and.w	r3, r3, #1
 8008316:	4619      	mov	r1, r3
 8008318:	489e      	ldr	r0, [pc, #632]	@ (8008594 <printReadConfig+0x714>)
 800831a:	f008 fd17 	bl	8010d4c <iprintf>
        printf("FLAG_D[3]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x08)>>3);
 800831e:	7bfb      	ldrb	r3, [r7, #15]
 8008320:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008324:	fb02 f303 	mul.w	r3, r2, r3
 8008328:	683a      	ldr	r2, [r7, #0]
 800832a:	4413      	add	r3, r2
 800832c:	79db      	ldrb	r3, [r3, #7]
 800832e:	10db      	asrs	r3, r3, #3
 8008330:	f003 0301 	and.w	r3, r3, #1
 8008334:	4619      	mov	r1, r3
 8008336:	4898      	ldr	r0, [pc, #608]	@ (8008598 <printReadConfig+0x718>)
 8008338:	f008 fd08 	bl	8010d4c <iprintf>
        printf("FLAG_D[4]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x10)>>4);
 800833c:	7bfb      	ldrb	r3, [r7, #15]
 800833e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008342:	fb02 f303 	mul.w	r3, r2, r3
 8008346:	683a      	ldr	r2, [r7, #0]
 8008348:	4413      	add	r3, r2
 800834a:	79db      	ldrb	r3, [r3, #7]
 800834c:	111b      	asrs	r3, r3, #4
 800834e:	f003 0301 	and.w	r3, r3, #1
 8008352:	4619      	mov	r1, r3
 8008354:	4891      	ldr	r0, [pc, #580]	@ (800859c <printReadConfig+0x71c>)
 8008356:	f008 fcf9 	bl	8010d4c <iprintf>
        printf("FLAG_D[5]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x20)>>5);
 800835a:	7bfb      	ldrb	r3, [r7, #15]
 800835c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008360:	fb02 f303 	mul.w	r3, r2, r3
 8008364:	683a      	ldr	r2, [r7, #0]
 8008366:	4413      	add	r3, r2
 8008368:	79db      	ldrb	r3, [r3, #7]
 800836a:	115b      	asrs	r3, r3, #5
 800836c:	f003 0301 	and.w	r3, r3, #1
 8008370:	4619      	mov	r1, r3
 8008372:	488b      	ldr	r0, [pc, #556]	@ (80085a0 <printReadConfig+0x720>)
 8008374:	f008 fcea 	bl	8010d4c <iprintf>
        printf("FLAG_D[6]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x40)>>6);
 8008378:	7bfb      	ldrb	r3, [r7, #15]
 800837a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800837e:	fb02 f303 	mul.w	r3, r2, r3
 8008382:	683a      	ldr	r2, [r7, #0]
 8008384:	4413      	add	r3, r2
 8008386:	79db      	ldrb	r3, [r3, #7]
 8008388:	119b      	asrs	r3, r3, #6
 800838a:	f003 0301 	and.w	r3, r3, #1
 800838e:	4619      	mov	r1, r3
 8008390:	4884      	ldr	r0, [pc, #528]	@ (80085a4 <printReadConfig+0x724>)
 8008392:	f008 fcdb 	bl	8010d4c <iprintf>
        printf("FLAG_D[7]:0x%X\n", (IC[ic].rx_cfga.flag_d & 0x80)>>7);
 8008396:	7bfb      	ldrb	r3, [r7, #15]
 8008398:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800839c:	fb02 f303 	mul.w	r3, r2, r3
 80083a0:	683a      	ldr	r2, [r7, #0]
 80083a2:	4413      	add	r3, r2
 80083a4:	79db      	ldrb	r3, [r3, #7]
 80083a6:	09db      	lsrs	r3, r3, #7
 80083a8:	b2db      	uxtb	r3, r3
 80083aa:	4619      	mov	r1, r3
 80083ac:	487e      	ldr	r0, [pc, #504]	@ (80085a8 <printReadConfig+0x728>)
 80083ae:	f008 fccd 	bl	8010d4c <iprintf>
        printf("OWA[2:0]:0x%X, ", (IC[ic].rx_cfga.owa));
 80083b2:	7bfb      	ldrb	r3, [r7, #15]
 80083b4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80083b8:	fb02 f303 	mul.w	r3, r2, r3
 80083bc:	683a      	ldr	r2, [r7, #0]
 80083be:	4413      	add	r3, r2
 80083c0:	7a1b      	ldrb	r3, [r3, #8]
 80083c2:	f3c3 0382 	ubfx	r3, r3, #2, #3
 80083c6:	b2db      	uxtb	r3, r3
 80083c8:	4619      	mov	r1, r3
 80083ca:	4878      	ldr	r0, [pc, #480]	@ (80085ac <printReadConfig+0x72c>)
 80083cc:	f008 fcbe 	bl	8010d4c <iprintf>
        printf("OWRNG:0x%X, ", (IC[ic].rx_cfga.owrng));
 80083d0:	7bfb      	ldrb	r3, [r7, #15]
 80083d2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80083d6:	fb02 f303 	mul.w	r3, r2, r3
 80083da:	683a      	ldr	r2, [r7, #0]
 80083dc:	4413      	add	r3, r2
 80083de:	7a1b      	ldrb	r3, [r3, #8]
 80083e0:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80083e4:	b2db      	uxtb	r3, r3
 80083e6:	4619      	mov	r1, r3
 80083e8:	4871      	ldr	r0, [pc, #452]	@ (80085b0 <printReadConfig+0x730>)
 80083ea:	f008 fcaf 	bl	8010d4c <iprintf>
        printf("SOAKON:0x%X, ", (IC[ic].rx_cfga.soakon));
 80083ee:	7bfb      	ldrb	r3, [r7, #15]
 80083f0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80083f4:	fb02 f303 	mul.w	r3, r2, r3
 80083f8:	683a      	ldr	r2, [r7, #0]
 80083fa:	4413      	add	r3, r2
 80083fc:	7a1b      	ldrb	r3, [r3, #8]
 80083fe:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008402:	b2db      	uxtb	r3, r3
 8008404:	4619      	mov	r1, r3
 8008406:	486b      	ldr	r0, [pc, #428]	@ (80085b4 <printReadConfig+0x734>)
 8008408:	f008 fca0 	bl	8010d4c <iprintf>
        printf("GPO:0x%X, ", (IC[ic].rx_cfga.gpo));
 800840c:	7bfb      	ldrb	r3, [r7, #15]
 800840e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008412:	fb02 f303 	mul.w	r3, r2, r3
 8008416:	683a      	ldr	r2, [r7, #0]
 8008418:	4413      	add	r3, r2
 800841a:	891b      	ldrh	r3, [r3, #8]
 800841c:	f3c3 1349 	ubfx	r3, r3, #5, #10
 8008420:	b29b      	uxth	r3, r3
 8008422:	4619      	mov	r1, r3
 8008424:	4864      	ldr	r0, [pc, #400]	@ (80085b8 <printReadConfig+0x738>)
 8008426:	f008 fc91 	bl	8010d4c <iprintf>
        printf("FC:0x%X, ", (IC[ic].rx_cfga.fc));
 800842a:	7bfb      	ldrb	r3, [r7, #15]
 800842c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008430:	fb02 f303 	mul.w	r3, r2, r3
 8008434:	683a      	ldr	r2, [r7, #0]
 8008436:	4413      	add	r3, r2
 8008438:	7a9b      	ldrb	r3, [r3, #10]
 800843a:	f3c3 0382 	ubfx	r3, r3, #2, #3
 800843e:	b2db      	uxtb	r3, r3
 8008440:	4619      	mov	r1, r3
 8008442:	485e      	ldr	r0, [pc, #376]	@ (80085bc <printReadConfig+0x73c>)
 8008444:	f008 fc82 	bl	8010d4c <iprintf>
        printf("COMM_BK:0x%X, ", (IC[ic].rx_cfga.comm_bk));
 8008448:	7bfb      	ldrb	r3, [r7, #15]
 800844a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800844e:	fb02 f303 	mul.w	r3, r2, r3
 8008452:	683a      	ldr	r2, [r7, #0]
 8008454:	4413      	add	r3, r2
 8008456:	7a9b      	ldrb	r3, [r3, #10]
 8008458:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800845c:	b2db      	uxtb	r3, r3
 800845e:	4619      	mov	r1, r3
 8008460:	4857      	ldr	r0, [pc, #348]	@ (80085c0 <printReadConfig+0x740>)
 8008462:	f008 fc73 	bl	8010d4c <iprintf>
        printf("MUTE_ST:0x%X, ", (IC[ic].rx_cfga.mute_st));
 8008466:	7bfb      	ldrb	r3, [r7, #15]
 8008468:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800846c:	fb02 f303 	mul.w	r3, r2, r3
 8008470:	683a      	ldr	r2, [r7, #0]
 8008472:	4413      	add	r3, r2
 8008474:	7a9b      	ldrb	r3, [r3, #10]
 8008476:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800847a:	b2db      	uxtb	r3, r3
 800847c:	4619      	mov	r1, r3
 800847e:	4851      	ldr	r0, [pc, #324]	@ (80085c4 <printReadConfig+0x744>)
 8008480:	f008 fc64 	bl	8010d4c <iprintf>
        printf("SNAP:0x%X\n\n", (IC[ic].rx_cfga.snap));
 8008484:	7bfb      	ldrb	r3, [r7, #15]
 8008486:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800848a:	fb02 f303 	mul.w	r3, r2, r3
 800848e:	683a      	ldr	r2, [r7, #0]
 8008490:	4413      	add	r3, r2
 8008492:	7a5b      	ldrb	r3, [r3, #9]
 8008494:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8008498:	b2db      	uxtb	r3, r3
 800849a:	4619      	mov	r1, r3
 800849c:	484a      	ldr	r0, [pc, #296]	@ (80085c8 <printReadConfig+0x748>)
 800849e:	f008 fc55 	bl	8010d4c <iprintf>

        printf("Read Config B:\n");
 80084a2:	484a      	ldr	r0, [pc, #296]	@ (80085cc <printReadConfig+0x74c>)
 80084a4:	f008 fcc2 	bl	8010e2c <puts>
        printf("VUV:0x%X, ", IC[ic].rx_cfgb.vuv);
 80084a8:	7bfb      	ldrb	r3, [r7, #15]
 80084aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80084ae:	fb02 f303 	mul.w	r3, r2, r3
 80084b2:	683a      	ldr	r2, [r7, #0]
 80084b4:	4413      	add	r3, r2
 80084b6:	8a9b      	ldrh	r3, [r3, #20]
 80084b8:	4619      	mov	r1, r3
 80084ba:	4845      	ldr	r0, [pc, #276]	@ (80085d0 <printReadConfig+0x750>)
 80084bc:	f008 fc46 	bl	8010d4c <iprintf>
        printf("VOV:0x%X, ", IC[ic].rx_cfgb.vov);
 80084c0:	7bfb      	ldrb	r3, [r7, #15]
 80084c2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80084c6:	fb02 f303 	mul.w	r3, r2, r3
 80084ca:	683a      	ldr	r2, [r7, #0]
 80084cc:	4413      	add	r3, r2
 80084ce:	8adb      	ldrh	r3, [r3, #22]
 80084d0:	4619      	mov	r1, r3
 80084d2:	4840      	ldr	r0, [pc, #256]	@ (80085d4 <printReadConfig+0x754>)
 80084d4:	f008 fc3a 	bl	8010d4c <iprintf>
        printf("DCTO:0x%X, ", IC[ic].rx_cfgb.dcto);
 80084d8:	7bfb      	ldrb	r3, [r7, #15]
 80084da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80084de:	fb02 f303 	mul.w	r3, r2, r3
 80084e2:	683a      	ldr	r2, [r7, #0]
 80084e4:	4413      	add	r3, r2
 80084e6:	7e1b      	ldrb	r3, [r3, #24]
 80084e8:	f3c3 0385 	ubfx	r3, r3, #2, #6
 80084ec:	b2db      	uxtb	r3, r3
 80084ee:	4619      	mov	r1, r3
 80084f0:	4839      	ldr	r0, [pc, #228]	@ (80085d8 <printReadConfig+0x758>)
 80084f2:	f008 fc2b 	bl	8010d4c <iprintf>
        printf("DTRNG:0x%X, ", IC[ic].rx_cfgb.dtrng);
 80084f6:	7bfb      	ldrb	r3, [r7, #15]
 80084f8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80084fc:	fb02 f303 	mul.w	r3, r2, r3
 8008500:	683a      	ldr	r2, [r7, #0]
 8008502:	4413      	add	r3, r2
 8008504:	7e1b      	ldrb	r3, [r3, #24]
 8008506:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800850a:	b2db      	uxtb	r3, r3
 800850c:	4619      	mov	r1, r3
 800850e:	4833      	ldr	r0, [pc, #204]	@ (80085dc <printReadConfig+0x75c>)
 8008510:	f008 fc1c 	bl	8010d4c <iprintf>
        printf("DTMEN:0x%X, ", IC[ic].rx_cfgb.dtmen);
 8008514:	7bfb      	ldrb	r3, [r7, #15]
 8008516:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800851a:	fb02 f303 	mul.w	r3, r2, r3
 800851e:	683a      	ldr	r2, [r7, #0]
 8008520:	4413      	add	r3, r2
 8008522:	7e1b      	ldrb	r3, [r3, #24]
 8008524:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008528:	b2db      	uxtb	r3, r3
 800852a:	4619      	mov	r1, r3
 800852c:	482c      	ldr	r0, [pc, #176]	@ (80085e0 <printReadConfig+0x760>)
 800852e:	f008 fc0d 	bl	8010d4c <iprintf>
        printf("DCC:0x%X\n\n", IC[ic].rx_cfgb.dcc);
 8008532:	7bfb      	ldrb	r3, [r7, #15]
 8008534:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008538:	fb02 f303 	mul.w	r3, r2, r3
 800853c:	683a      	ldr	r2, [r7, #0]
 800853e:	4413      	add	r3, r2
 8008540:	8b5b      	ldrh	r3, [r3, #26]
 8008542:	4619      	mov	r1, r3
 8008544:	4827      	ldr	r0, [pc, #156]	@ (80085e4 <printReadConfig+0x764>)
 8008546:	f008 fc01 	bl	8010d4c <iprintf>
        printf("CCount:%d,", IC[ic].cccrc.cmd_cntr);
 800854a:	7bfb      	ldrb	r3, [r7, #15]
 800854c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008550:	fb02 f303 	mul.w	r3, r2, r3
 8008554:	683a      	ldr	r2, [r7, #0]
 8008556:	4413      	add	r3, r2
 8008558:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 800855c:	4619      	mov	r1, r3
 800855e:	4822      	ldr	r0, [pc, #136]	@ (80085e8 <printReadConfig+0x768>)
 8008560:	f008 fbf4 	bl	8010d4c <iprintf>
        printf("PECError:%d\n\n", IC[ic].cccrc.cfgr_pec);
 8008564:	7bfb      	ldrb	r3, [r7, #15]
 8008566:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800856a:	fb02 f303 	mul.w	r3, r2, r3
 800856e:	683a      	ldr	r2, [r7, #0]
 8008570:	4413      	add	r3, r2
 8008572:	f893 3190 	ldrb.w	r3, [r3, #400]	@ 0x190
 8008576:	4619      	mov	r1, r3
 8008578:	481c      	ldr	r0, [pc, #112]	@ (80085ec <printReadConfig+0x76c>)
 800857a:	f008 fbe7 	bl	8010d4c <iprintf>
 800857e:	e03a      	b.n	80085f6 <printReadConfig+0x776>
 8008580:	08014914 	.word	0x08014914
 8008584:	08014924 	.word	0x08014924
 8008588:	08014934 	.word	0x08014934
 800858c:	08014940 	.word	0x08014940
 8008590:	08014954 	.word	0x08014954
 8008594:	08014968 	.word	0x08014968
 8008598:	0801497c 	.word	0x0801497c
 800859c:	08014990 	.word	0x08014990
 80085a0:	080149a4 	.word	0x080149a4
 80085a4:	080149b8 	.word	0x080149b8
 80085a8:	080149cc 	.word	0x080149cc
 80085ac:	080149dc 	.word	0x080149dc
 80085b0:	080149ec 	.word	0x080149ec
 80085b4:	080149fc 	.word	0x080149fc
 80085b8:	08014a0c 	.word	0x08014a0c
 80085bc:	08014a18 	.word	0x08014a18
 80085c0:	08014a24 	.word	0x08014a24
 80085c4:	08014a34 	.word	0x08014a34
 80085c8:	08014a44 	.word	0x08014a44
 80085cc:	08014a6c 	.word	0x08014a6c
 80085d0:	08014a7c 	.word	0x08014a7c
 80085d4:	08014a88 	.word	0x08014a88
 80085d8:	08014a94 	.word	0x08014a94
 80085dc:	08014aa0 	.word	0x08014aa0
 80085e0:	08014ab0 	.word	0x08014ab0
 80085e4:	08014ac0 	.word	0x08014ac0
 80085e8:	08014a50 	.word	0x08014a50
 80085ec:	08014a5c 	.word	0x08014a5c
      }
      else{ printf("Wrong Register Group Select\n"); }
 80085f0:	4807      	ldr	r0, [pc, #28]	@ (8008610 <printReadConfig+0x790>)
 80085f2:	f008 fc1b 	bl	8010e2c <puts>
  for(uint8_t ic = 0; ic < tIC; ic++)
 80085f6:	7bfb      	ldrb	r3, [r7, #15]
 80085f8:	3301      	adds	r3, #1
 80085fa:	73fb      	strb	r3, [r7, #15]
 80085fc:	7bfa      	ldrb	r2, [r7, #15]
 80085fe:	79fb      	ldrb	r3, [r7, #7]
 8008600:	429a      	cmp	r2, r3
 8008602:	f4ff ac4c 	bcc.w	8007e9e <printReadConfig+0x1e>
    }
  }
}
 8008606:	bf00      	nop
 8008608:	bf00      	nop
 800860a:	3710      	adds	r7, #16
 800860c:	46bd      	mov	sp, r7
 800860e:	bd80      	pop	{r7, pc}
 8008610:	080148f8 	.word	0x080148f8

08008614 <printVoltages>:
 * @return None
 *
 *******************************************************************************
*/
void printVoltages(uint8_t tIC, cell_asic *IC, TYPE type)
{
 8008614:	b590      	push	{r4, r7, lr}
 8008616:	b087      	sub	sp, #28
 8008618:	af00      	add	r7, sp, #0
 800861a:	4603      	mov	r3, r0
 800861c:	6039      	str	r1, [r7, #0]
 800861e:	71fb      	strb	r3, [r7, #7]
 8008620:	4613      	mov	r3, r2
 8008622:	71bb      	strb	r3, [r7, #6]
  float voltage;
  int16_t temp;
  uint8_t channel;
  if((type == Cell) || (type == AvgCell) || (type == F_volt) || (type == S_volt))
 8008624:	79bb      	ldrb	r3, [r7, #6]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d008      	beq.n	800863c <printVoltages+0x28>
 800862a:	79bb      	ldrb	r3, [r7, #6]
 800862c:	2b05      	cmp	r3, #5
 800862e:	d005      	beq.n	800863c <printVoltages+0x28>
 8008630:	79bb      	ldrb	r3, [r7, #6]
 8008632:	2b07      	cmp	r3, #7
 8008634:	d002      	beq.n	800863c <printVoltages+0x28>
 8008636:	79bb      	ldrb	r3, [r7, #6]
 8008638:	2b06      	cmp	r3, #6
 800863a:	d102      	bne.n	8008642 <printVoltages+0x2e>
  {
    channel = CELL;
 800863c:	2310      	movs	r3, #16
 800863e:	757b      	strb	r3, [r7, #21]
 8008640:	e00a      	b.n	8008658 <printVoltages+0x44>
  }
  else if (type == Aux){ channel = AUX;}
 8008642:	79bb      	ldrb	r3, [r7, #6]
 8008644:	2b01      	cmp	r3, #1
 8008646:	d102      	bne.n	800864e <printVoltages+0x3a>
 8008648:	230c      	movs	r3, #12
 800864a:	757b      	strb	r3, [r7, #21]
 800864c:	e004      	b.n	8008658 <printVoltages+0x44>
  else if (type == RAux){channel = RAUX;}
 800864e:	79bb      	ldrb	r3, [r7, #6]
 8008650:	2b02      	cmp	r3, #2
 8008652:	d101      	bne.n	8008658 <printVoltages+0x44>
 8008654:	230a      	movs	r3, #10
 8008656:	757b      	strb	r3, [r7, #21]
  for(uint8_t ic = 0; ic < tIC; ic++)
 8008658:	2300      	movs	r3, #0
 800865a:	753b      	strb	r3, [r7, #20]
 800865c:	e1ce      	b.n	80089fc <printVoltages+0x3e8>
  {
    printf("IC%d:",(ic+1));
 800865e:	7d3b      	ldrb	r3, [r7, #20]
 8008660:	3301      	adds	r3, #1
 8008662:	4619      	mov	r1, r3
 8008664:	48a6      	ldr	r0, [pc, #664]	@ (8008900 <printVoltages+0x2ec>)
 8008666:	f008 fb71 	bl	8010d4c <iprintf>
    for(uint8_t index = 0; index < channel; index++)
 800866a:	2300      	movs	r3, #0
 800866c:	74fb      	strb	r3, [r7, #19]
 800866e:	e1ba      	b.n	80089e6 <printVoltages+0x3d2>
    {
      if(type == Cell){ temp = IC[ic].cell.c_codes[index]; }
 8008670:	79bb      	ldrb	r3, [r7, #6]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d10c      	bne.n	8008690 <printVoltages+0x7c>
 8008676:	7d3b      	ldrb	r3, [r7, #20]
 8008678:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800867c:	fb02 f303 	mul.w	r3, r2, r3
 8008680:	683a      	ldr	r2, [r7, #0]
 8008682:	4413      	add	r3, r2
 8008684:	7cfa      	ldrb	r2, [r7, #19]
 8008686:	3210      	adds	r2, #16
 8008688:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800868c:	82fb      	strh	r3, [r7, #22]
 800868e:	e04e      	b.n	800872e <printVoltages+0x11a>
      else if(type == AvgCell){ temp = IC[ic].acell.ac_codes[index]; }
 8008690:	79bb      	ldrb	r3, [r7, #6]
 8008692:	2b05      	cmp	r3, #5
 8008694:	d10c      	bne.n	80086b0 <printVoltages+0x9c>
 8008696:	7d3b      	ldrb	r3, [r7, #20]
 8008698:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800869c:	fb02 f303 	mul.w	r3, r2, r3
 80086a0:	683a      	ldr	r2, [r7, #0]
 80086a2:	4413      	add	r3, r2
 80086a4:	7cfa      	ldrb	r2, [r7, #19]
 80086a6:	3220      	adds	r2, #32
 80086a8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80086ac:	82fb      	strh	r3, [r7, #22]
 80086ae:	e03e      	b.n	800872e <printVoltages+0x11a>
      else if(type == F_volt){ temp = IC[ic].fcell.fc_codes[index]; }
 80086b0:	79bb      	ldrb	r3, [r7, #6]
 80086b2:	2b07      	cmp	r3, #7
 80086b4:	d10c      	bne.n	80086d0 <printVoltages+0xbc>
 80086b6:	7d3b      	ldrb	r3, [r7, #20]
 80086b8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80086bc:	fb02 f303 	mul.w	r3, r2, r3
 80086c0:	683a      	ldr	r2, [r7, #0]
 80086c2:	4413      	add	r3, r2
 80086c4:	7cfa      	ldrb	r2, [r7, #19]
 80086c6:	3240      	adds	r2, #64	@ 0x40
 80086c8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80086cc:	82fb      	strh	r3, [r7, #22]
 80086ce:	e02e      	b.n	800872e <printVoltages+0x11a>
      else if(type == S_volt){ temp = IC[ic].scell.sc_codes[index]; }
 80086d0:	79bb      	ldrb	r3, [r7, #6]
 80086d2:	2b06      	cmp	r3, #6
 80086d4:	d10c      	bne.n	80086f0 <printVoltages+0xdc>
 80086d6:	7d3b      	ldrb	r3, [r7, #20]
 80086d8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80086dc:	fb02 f303 	mul.w	r3, r2, r3
 80086e0:	683a      	ldr	r2, [r7, #0]
 80086e2:	4413      	add	r3, r2
 80086e4:	7cfa      	ldrb	r2, [r7, #19]
 80086e6:	3230      	adds	r2, #48	@ 0x30
 80086e8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80086ec:	82fb      	strh	r3, [r7, #22]
 80086ee:	e01e      	b.n	800872e <printVoltages+0x11a>
      else if(type == Aux){ temp = IC[ic].aux.a_codes[index]; }
 80086f0:	79bb      	ldrb	r3, [r7, #6]
 80086f2:	2b01      	cmp	r3, #1
 80086f4:	d10c      	bne.n	8008710 <printVoltages+0xfc>
 80086f6:	7d3b      	ldrb	r3, [r7, #20]
 80086f8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80086fc:	fb02 f303 	mul.w	r3, r2, r3
 8008700:	683a      	ldr	r2, [r7, #0]
 8008702:	4413      	add	r3, r2
 8008704:	7cfa      	ldrb	r2, [r7, #19]
 8008706:	3250      	adds	r2, #80	@ 0x50
 8008708:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800870c:	82fb      	strh	r3, [r7, #22]
 800870e:	e00e      	b.n	800872e <printVoltages+0x11a>
      else if(type == RAux){ temp = IC[ic].raux.ra_codes[index]; }
 8008710:	79bb      	ldrb	r3, [r7, #6]
 8008712:	2b02      	cmp	r3, #2
 8008714:	d10b      	bne.n	800872e <printVoltages+0x11a>
 8008716:	7d3b      	ldrb	r3, [r7, #20]
 8008718:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800871c:	fb02 f303 	mul.w	r3, r2, r3
 8008720:	683a      	ldr	r2, [r7, #0]
 8008722:	4413      	add	r3, r2
 8008724:	7cfa      	ldrb	r2, [r7, #19]
 8008726:	325c      	adds	r2, #92	@ 0x5c
 8008728:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800872c:	82fb      	strh	r3, [r7, #22]
      voltage = getVoltage(temp);
 800872e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8008732:	4618      	mov	r0, r3
 8008734:	f001 fb5c 	bl	8009df0 <getVoltage>
 8008738:	ed87 0a03 	vstr	s0, [r7, #12]
      if(type == Cell)
 800873c:	79bb      	ldrb	r3, [r7, #6]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d12b      	bne.n	800879a <printVoltages+0x186>
      {
        printf("C%d=%fV,",(index+1), voltage);
 8008742:	7cfb      	ldrb	r3, [r7, #19]
 8008744:	1c5c      	adds	r4, r3, #1
 8008746:	68f8      	ldr	r0, [r7, #12]
 8008748:	f7f7 ff06 	bl	8000558 <__aeabi_f2d>
 800874c:	4602      	mov	r2, r0
 800874e:	460b      	mov	r3, r1
 8008750:	4621      	mov	r1, r4
 8008752:	486c      	ldr	r0, [pc, #432]	@ (8008904 <printVoltages+0x2f0>)
 8008754:	f008 fafa 	bl	8010d4c <iprintf>
        if(index == (channel-1))
 8008758:	7cfa      	ldrb	r2, [r7, #19]
 800875a:	7d7b      	ldrb	r3, [r7, #21]
 800875c:	3b01      	subs	r3, #1
 800875e:	429a      	cmp	r2, r3
 8008760:	f040 813e 	bne.w	80089e0 <printVoltages+0x3cc>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8008764:	7d3b      	ldrb	r3, [r7, #20]
 8008766:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800876a:	fb02 f303 	mul.w	r3, r2, r3
 800876e:	683a      	ldr	r2, [r7, #0]
 8008770:	4413      	add	r3, r2
 8008772:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8008776:	4619      	mov	r1, r3
 8008778:	4863      	ldr	r0, [pc, #396]	@ (8008908 <printVoltages+0x2f4>)
 800877a:	f008 fae7 	bl	8010d4c <iprintf>
          printf("PECError:%d",IC[ic].cccrc.cell_pec);
 800877e:	7d3b      	ldrb	r3, [r7, #20]
 8008780:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008784:	fb02 f303 	mul.w	r3, r2, r3
 8008788:	683a      	ldr	r2, [r7, #0]
 800878a:	4413      	add	r3, r2
 800878c:	f893 3191 	ldrb.w	r3, [r3, #401]	@ 0x191
 8008790:	4619      	mov	r1, r3
 8008792:	485e      	ldr	r0, [pc, #376]	@ (800890c <printVoltages+0x2f8>)
 8008794:	f008 fada 	bl	8010d4c <iprintf>
 8008798:	e122      	b.n	80089e0 <printVoltages+0x3cc>
        }
      }
      else if(type == AvgCell)
 800879a:	79bb      	ldrb	r3, [r7, #6]
 800879c:	2b05      	cmp	r3, #5
 800879e:	d12b      	bne.n	80087f8 <printVoltages+0x1e4>
      {
        printf("AC%d=%fV,",(index+1), voltage);
 80087a0:	7cfb      	ldrb	r3, [r7, #19]
 80087a2:	1c5c      	adds	r4, r3, #1
 80087a4:	68f8      	ldr	r0, [r7, #12]
 80087a6:	f7f7 fed7 	bl	8000558 <__aeabi_f2d>
 80087aa:	4602      	mov	r2, r0
 80087ac:	460b      	mov	r3, r1
 80087ae:	4621      	mov	r1, r4
 80087b0:	4857      	ldr	r0, [pc, #348]	@ (8008910 <printVoltages+0x2fc>)
 80087b2:	f008 facb 	bl	8010d4c <iprintf>
        if(index == (channel-1))
 80087b6:	7cfa      	ldrb	r2, [r7, #19]
 80087b8:	7d7b      	ldrb	r3, [r7, #21]
 80087ba:	3b01      	subs	r3, #1
 80087bc:	429a      	cmp	r2, r3
 80087be:	f040 810f 	bne.w	80089e0 <printVoltages+0x3cc>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 80087c2:	7d3b      	ldrb	r3, [r7, #20]
 80087c4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80087c8:	fb02 f303 	mul.w	r3, r2, r3
 80087cc:	683a      	ldr	r2, [r7, #0]
 80087ce:	4413      	add	r3, r2
 80087d0:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 80087d4:	4619      	mov	r1, r3
 80087d6:	484c      	ldr	r0, [pc, #304]	@ (8008908 <printVoltages+0x2f4>)
 80087d8:	f008 fab8 	bl	8010d4c <iprintf>
          printf("PECError:%d",IC[ic].cccrc.acell_pec);
 80087dc:	7d3b      	ldrb	r3, [r7, #20]
 80087de:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80087e2:	fb02 f303 	mul.w	r3, r2, r3
 80087e6:	683a      	ldr	r2, [r7, #0]
 80087e8:	4413      	add	r3, r2
 80087ea:	f893 3192 	ldrb.w	r3, [r3, #402]	@ 0x192
 80087ee:	4619      	mov	r1, r3
 80087f0:	4846      	ldr	r0, [pc, #280]	@ (800890c <printVoltages+0x2f8>)
 80087f2:	f008 faab 	bl	8010d4c <iprintf>
 80087f6:	e0f3      	b.n	80089e0 <printVoltages+0x3cc>
        }
      }
      else if(type == F_volt)
 80087f8:	79bb      	ldrb	r3, [r7, #6]
 80087fa:	2b07      	cmp	r3, #7
 80087fc:	d12b      	bne.n	8008856 <printVoltages+0x242>
      {
        printf("FC%d=%fV,",(index+1), voltage);
 80087fe:	7cfb      	ldrb	r3, [r7, #19]
 8008800:	1c5c      	adds	r4, r3, #1
 8008802:	68f8      	ldr	r0, [r7, #12]
 8008804:	f7f7 fea8 	bl	8000558 <__aeabi_f2d>
 8008808:	4602      	mov	r2, r0
 800880a:	460b      	mov	r3, r1
 800880c:	4621      	mov	r1, r4
 800880e:	4841      	ldr	r0, [pc, #260]	@ (8008914 <printVoltages+0x300>)
 8008810:	f008 fa9c 	bl	8010d4c <iprintf>
        if(index == (channel-1))
 8008814:	7cfa      	ldrb	r2, [r7, #19]
 8008816:	7d7b      	ldrb	r3, [r7, #21]
 8008818:	3b01      	subs	r3, #1
 800881a:	429a      	cmp	r2, r3
 800881c:	f040 80e0 	bne.w	80089e0 <printVoltages+0x3cc>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8008820:	7d3b      	ldrb	r3, [r7, #20]
 8008822:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008826:	fb02 f303 	mul.w	r3, r2, r3
 800882a:	683a      	ldr	r2, [r7, #0]
 800882c:	4413      	add	r3, r2
 800882e:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8008832:	4619      	mov	r1, r3
 8008834:	4834      	ldr	r0, [pc, #208]	@ (8008908 <printVoltages+0x2f4>)
 8008836:	f008 fa89 	bl	8010d4c <iprintf>
          printf("PECError:%d",IC[ic].cccrc.fcell_pec);
 800883a:	7d3b      	ldrb	r3, [r7, #20]
 800883c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008840:	fb02 f303 	mul.w	r3, r2, r3
 8008844:	683a      	ldr	r2, [r7, #0]
 8008846:	4413      	add	r3, r2
 8008848:	f893 3194 	ldrb.w	r3, [r3, #404]	@ 0x194
 800884c:	4619      	mov	r1, r3
 800884e:	482f      	ldr	r0, [pc, #188]	@ (800890c <printVoltages+0x2f8>)
 8008850:	f008 fa7c 	bl	8010d4c <iprintf>
 8008854:	e0c4      	b.n	80089e0 <printVoltages+0x3cc>
        }
      }
      else if(type == S_volt)
 8008856:	79bb      	ldrb	r3, [r7, #6]
 8008858:	2b06      	cmp	r3, #6
 800885a:	d12b      	bne.n	80088b4 <printVoltages+0x2a0>
      {
        printf("S%d=%fV,",(index+1), voltage);
 800885c:	7cfb      	ldrb	r3, [r7, #19]
 800885e:	1c5c      	adds	r4, r3, #1
 8008860:	68f8      	ldr	r0, [r7, #12]
 8008862:	f7f7 fe79 	bl	8000558 <__aeabi_f2d>
 8008866:	4602      	mov	r2, r0
 8008868:	460b      	mov	r3, r1
 800886a:	4621      	mov	r1, r4
 800886c:	482a      	ldr	r0, [pc, #168]	@ (8008918 <printVoltages+0x304>)
 800886e:	f008 fa6d 	bl	8010d4c <iprintf>
        if(index == (channel-1))
 8008872:	7cfa      	ldrb	r2, [r7, #19]
 8008874:	7d7b      	ldrb	r3, [r7, #21]
 8008876:	3b01      	subs	r3, #1
 8008878:	429a      	cmp	r2, r3
 800887a:	f040 80b1 	bne.w	80089e0 <printVoltages+0x3cc>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 800887e:	7d3b      	ldrb	r3, [r7, #20]
 8008880:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008884:	fb02 f303 	mul.w	r3, r2, r3
 8008888:	683a      	ldr	r2, [r7, #0]
 800888a:	4413      	add	r3, r2
 800888c:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8008890:	4619      	mov	r1, r3
 8008892:	481d      	ldr	r0, [pc, #116]	@ (8008908 <printVoltages+0x2f4>)
 8008894:	f008 fa5a 	bl	8010d4c <iprintf>
          printf("PECError:%d",IC[ic].cccrc.scell_pec);
 8008898:	7d3b      	ldrb	r3, [r7, #20]
 800889a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800889e:	fb02 f303 	mul.w	r3, r2, r3
 80088a2:	683a      	ldr	r2, [r7, #0]
 80088a4:	4413      	add	r3, r2
 80088a6:	f893 3193 	ldrb.w	r3, [r3, #403]	@ 0x193
 80088aa:	4619      	mov	r1, r3
 80088ac:	4817      	ldr	r0, [pc, #92]	@ (800890c <printVoltages+0x2f8>)
 80088ae:	f008 fa4d 	bl	8010d4c <iprintf>
 80088b2:	e095      	b.n	80089e0 <printVoltages+0x3cc>
        }
      }
      else if(type == Aux)
 80088b4:	79bb      	ldrb	r3, [r7, #6]
 80088b6:	2b01      	cmp	r3, #1
 80088b8:	d161      	bne.n	800897e <printVoltages+0x36a>
      {
        if(index <= 9)
 80088ba:	7cfb      	ldrb	r3, [r7, #19]
 80088bc:	2b09      	cmp	r3, #9
 80088be:	d80b      	bhi.n	80088d8 <printVoltages+0x2c4>
        {
          printf("AUX%d=%fV,",(index+1), voltage);
 80088c0:	7cfb      	ldrb	r3, [r7, #19]
 80088c2:	1c5c      	adds	r4, r3, #1
 80088c4:	68f8      	ldr	r0, [r7, #12]
 80088c6:	f7f7 fe47 	bl	8000558 <__aeabi_f2d>
 80088ca:	4602      	mov	r2, r0
 80088cc:	460b      	mov	r3, r1
 80088ce:	4621      	mov	r1, r4
 80088d0:	4812      	ldr	r0, [pc, #72]	@ (800891c <printVoltages+0x308>)
 80088d2:	f008 fa3b 	bl	8010d4c <iprintf>
 80088d6:	e083      	b.n	80089e0 <printVoltages+0x3cc>
        }
        else if(index == 10)
 80088d8:	7cfb      	ldrb	r3, [r7, #19]
 80088da:	2b0a      	cmp	r3, #10
 80088dc:	d122      	bne.n	8008924 <printVoltages+0x310>
        {
          printf("VMV:%fV,",(20 * voltage));
 80088de:	edd7 7a03 	vldr	s15, [r7, #12]
 80088e2:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80088e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80088ea:	ee17 0a90 	vmov	r0, s15
 80088ee:	f7f7 fe33 	bl	8000558 <__aeabi_f2d>
 80088f2:	4602      	mov	r2, r0
 80088f4:	460b      	mov	r3, r1
 80088f6:	480a      	ldr	r0, [pc, #40]	@ (8008920 <printVoltages+0x30c>)
 80088f8:	f008 fa28 	bl	8010d4c <iprintf>
 80088fc:	e070      	b.n	80089e0 <printVoltages+0x3cc>
 80088fe:	bf00      	nop
 8008900:	08014acc 	.word	0x08014acc
 8008904:	08014ad4 	.word	0x08014ad4
 8008908:	08014a50 	.word	0x08014a50
 800890c:	08014ae0 	.word	0x08014ae0
 8008910:	08014aec 	.word	0x08014aec
 8008914:	08014af8 	.word	0x08014af8
 8008918:	08014b04 	.word	0x08014b04
 800891c:	08014b10 	.word	0x08014b10
 8008920:	08014b1c 	.word	0x08014b1c
        }
        else if(index == 11)
 8008924:	7cfb      	ldrb	r3, [r7, #19]
 8008926:	2b0b      	cmp	r3, #11
 8008928:	d15a      	bne.n	80089e0 <printVoltages+0x3cc>
        {
          printf("V+:%fV,",(20 * voltage));
 800892a:	edd7 7a03 	vldr	s15, [r7, #12]
 800892e:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8008932:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008936:	ee17 0a90 	vmov	r0, s15
 800893a:	f7f7 fe0d 	bl	8000558 <__aeabi_f2d>
 800893e:	4602      	mov	r2, r0
 8008940:	460b      	mov	r3, r1
 8008942:	4833      	ldr	r0, [pc, #204]	@ (8008a10 <printVoltages+0x3fc>)
 8008944:	f008 fa02 	bl	8010d4c <iprintf>
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8008948:	7d3b      	ldrb	r3, [r7, #20]
 800894a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800894e:	fb02 f303 	mul.w	r3, r2, r3
 8008952:	683a      	ldr	r2, [r7, #0]
 8008954:	4413      	add	r3, r2
 8008956:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 800895a:	4619      	mov	r1, r3
 800895c:	482d      	ldr	r0, [pc, #180]	@ (8008a14 <printVoltages+0x400>)
 800895e:	f008 f9f5 	bl	8010d4c <iprintf>
          printf("PECError:%d",IC[ic].cccrc.aux_pec);
 8008962:	7d3b      	ldrb	r3, [r7, #20]
 8008964:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008968:	fb02 f303 	mul.w	r3, r2, r3
 800896c:	683a      	ldr	r2, [r7, #0]
 800896e:	4413      	add	r3, r2
 8008970:	f893 3195 	ldrb.w	r3, [r3, #405]	@ 0x195
 8008974:	4619      	mov	r1, r3
 8008976:	4828      	ldr	r0, [pc, #160]	@ (8008a18 <printVoltages+0x404>)
 8008978:	f008 f9e8 	bl	8010d4c <iprintf>
 800897c:	e030      	b.n	80089e0 <printVoltages+0x3cc>
        }
      }
      else if(type == RAux)
 800897e:	79bb      	ldrb	r3, [r7, #6]
 8008980:	2b02      	cmp	r3, #2
 8008982:	d12a      	bne.n	80089da <printVoltages+0x3c6>
      {
        printf("RAUX%d=%fV,",(index+1), voltage);
 8008984:	7cfb      	ldrb	r3, [r7, #19]
 8008986:	1c5c      	adds	r4, r3, #1
 8008988:	68f8      	ldr	r0, [r7, #12]
 800898a:	f7f7 fde5 	bl	8000558 <__aeabi_f2d>
 800898e:	4602      	mov	r2, r0
 8008990:	460b      	mov	r3, r1
 8008992:	4621      	mov	r1, r4
 8008994:	4821      	ldr	r0, [pc, #132]	@ (8008a1c <printVoltages+0x408>)
 8008996:	f008 f9d9 	bl	8010d4c <iprintf>
        if(index == (channel-1))
 800899a:	7cfa      	ldrb	r2, [r7, #19]
 800899c:	7d7b      	ldrb	r3, [r7, #21]
 800899e:	3b01      	subs	r3, #1
 80089a0:	429a      	cmp	r2, r3
 80089a2:	d11d      	bne.n	80089e0 <printVoltages+0x3cc>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 80089a4:	7d3b      	ldrb	r3, [r7, #20]
 80089a6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80089aa:	fb02 f303 	mul.w	r3, r2, r3
 80089ae:	683a      	ldr	r2, [r7, #0]
 80089b0:	4413      	add	r3, r2
 80089b2:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 80089b6:	4619      	mov	r1, r3
 80089b8:	4816      	ldr	r0, [pc, #88]	@ (8008a14 <printVoltages+0x400>)
 80089ba:	f008 f9c7 	bl	8010d4c <iprintf>
          printf("PECError:%d",IC[ic].cccrc.raux_pec);
 80089be:	7d3b      	ldrb	r3, [r7, #20]
 80089c0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80089c4:	fb02 f303 	mul.w	r3, r2, r3
 80089c8:	683a      	ldr	r2, [r7, #0]
 80089ca:	4413      	add	r3, r2
 80089cc:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 80089d0:	4619      	mov	r1, r3
 80089d2:	4811      	ldr	r0, [pc, #68]	@ (8008a18 <printVoltages+0x404>)
 80089d4:	f008 f9ba 	bl	8010d4c <iprintf>
 80089d8:	e002      	b.n	80089e0 <printVoltages+0x3cc>
        }
      }
      else{ printf("Wrong Register Group Select\n"); }
 80089da:	4811      	ldr	r0, [pc, #68]	@ (8008a20 <printVoltages+0x40c>)
 80089dc:	f008 fa26 	bl	8010e2c <puts>
    for(uint8_t index = 0; index < channel; index++)
 80089e0:	7cfb      	ldrb	r3, [r7, #19]
 80089e2:	3301      	adds	r3, #1
 80089e4:	74fb      	strb	r3, [r7, #19]
 80089e6:	7cfa      	ldrb	r2, [r7, #19]
 80089e8:	7d7b      	ldrb	r3, [r7, #21]
 80089ea:	429a      	cmp	r2, r3
 80089ec:	f4ff ae40 	bcc.w	8008670 <printVoltages+0x5c>
    }
    printf("\n\n");
 80089f0:	480c      	ldr	r0, [pc, #48]	@ (8008a24 <printVoltages+0x410>)
 80089f2:	f008 fa1b 	bl	8010e2c <puts>
  for(uint8_t ic = 0; ic < tIC; ic++)
 80089f6:	7d3b      	ldrb	r3, [r7, #20]
 80089f8:	3301      	adds	r3, #1
 80089fa:	753b      	strb	r3, [r7, #20]
 80089fc:	7d3a      	ldrb	r2, [r7, #20]
 80089fe:	79fb      	ldrb	r3, [r7, #7]
 8008a00:	429a      	cmp	r2, r3
 8008a02:	f4ff ae2c 	bcc.w	800865e <printVoltages+0x4a>
  }
}
 8008a06:	bf00      	nop
 8008a08:	bf00      	nop
 8008a0a:	371c      	adds	r7, #28
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	bd90      	pop	{r4, r7, pc}
 8008a10:	08014b28 	.word	0x08014b28
 8008a14:	08014a50 	.word	0x08014a50
 8008a18:	08014ae0 	.word	0x08014ae0
 8008a1c:	08014b30 	.word	0x08014b30
 8008a20:	080148f8 	.word	0x080148f8
 8008a24:	08014b3c 	.word	0x08014b3c

08008a28 <printStatus>:
 * @return None
 *
 *******************************************************************************
*/
void printStatus(uint8_t tIC, cell_asic *IC, TYPE type, GRP grp)
{
 8008a28:	b580      	push	{r7, lr}
 8008a2a:	b084      	sub	sp, #16
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6039      	str	r1, [r7, #0]
 8008a30:	4611      	mov	r1, r2
 8008a32:	461a      	mov	r2, r3
 8008a34:	4603      	mov	r3, r0
 8008a36:	71fb      	strb	r3, [r7, #7]
 8008a38:	460b      	mov	r3, r1
 8008a3a:	71bb      	strb	r3, [r7, #6]
 8008a3c:	4613      	mov	r3, r2
 8008a3e:	717b      	strb	r3, [r7, #5]
  float voltage;
  for(uint8_t ic = 0; ic < tIC; ic++)
 8008a40:	2300      	movs	r3, #0
 8008a42:	73fb      	strb	r3, [r7, #15]
 8008a44:	f001 b90b 	b.w	8009c5e <printStatus+0x1236>
  {
    printf("IC%d:\n",(ic+1));
 8008a48:	7bfb      	ldrb	r3, [r7, #15]
 8008a4a:	3301      	adds	r3, #1
 8008a4c:	4619      	mov	r1, r3
 8008a4e:	4872      	ldr	r0, [pc, #456]	@ (8008c18 <printStatus+0x1f0>)
 8008a50:	f008 f97c 	bl	8010d4c <iprintf>
    if(type == Status)
 8008a54:	79bb      	ldrb	r3, [r7, #6]
 8008a56:	2b03      	cmp	r3, #3
 8008a58:	f041 80fe 	bne.w	8009c58 <printStatus+0x1230>
    {
      if(grp == A)
 8008a5c:	797b      	ldrb	r3, [r7, #5]
 8008a5e:	2b01      	cmp	r3, #1
 8008a60:	d16e      	bne.n	8008b40 <printStatus+0x118>
      {
        printf("Status A:\n");
 8008a62:	486e      	ldr	r0, [pc, #440]	@ (8008c1c <printStatus+0x1f4>)
 8008a64:	f008 f9e2 	bl	8010e2c <puts>
        voltage = getVoltage(IC[ic].stata.vref2);
 8008a68:	7bfb      	ldrb	r3, [r7, #15]
 8008a6a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008a6e:	fb02 f303 	mul.w	r3, r2, r3
 8008a72:	683a      	ldr	r2, [r7, #0]
 8008a74:	4413      	add	r3, r2
 8008a76:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	@ 0xcc
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	f001 f9b8 	bl	8009df0 <getVoltage>
 8008a80:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("VREF2:%fV, ", voltage);
 8008a84:	68b8      	ldr	r0, [r7, #8]
 8008a86:	f7f7 fd67 	bl	8000558 <__aeabi_f2d>
 8008a8a:	4602      	mov	r2, r0
 8008a8c:	460b      	mov	r3, r1
 8008a8e:	4864      	ldr	r0, [pc, #400]	@ (8008c20 <printStatus+0x1f8>)
 8008a90:	f008 f95c 	bl	8010d4c <iprintf>
        voltage = getVoltage(IC[ic].stata.vref3);
 8008a94:	7bfb      	ldrb	r3, [r7, #15]
 8008a96:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008a9a:	fb02 f303 	mul.w	r3, r2, r3
 8008a9e:	683a      	ldr	r2, [r7, #0]
 8008aa0:	4413      	add	r3, r2
 8008aa2:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	f001 f9a2 	bl	8009df0 <getVoltage>
 8008aac:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("VREF3:%fV, ", voltage);
 8008ab0:	68b8      	ldr	r0, [r7, #8]
 8008ab2:	f7f7 fd51 	bl	8000558 <__aeabi_f2d>
 8008ab6:	4602      	mov	r2, r0
 8008ab8:	460b      	mov	r3, r1
 8008aba:	485a      	ldr	r0, [pc, #360]	@ (8008c24 <printStatus+0x1fc>)
 8008abc:	f008 f946 	bl	8010d4c <iprintf>
        voltage = getVoltage(IC[ic].stata.itmp);
 8008ac0:	7bfb      	ldrb	r3, [r7, #15]
 8008ac2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008ac6:	fb02 f303 	mul.w	r3, r2, r3
 8008aca:	683a      	ldr	r2, [r7, #0]
 8008acc:	4413      	add	r3, r2
 8008ace:	f8b3 30ce 	ldrh.w	r3, [r3, #206]	@ 0xce
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	f001 f98c 	bl	8009df0 <getVoltage>
 8008ad8:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("ITMP:%fC\n", (voltage/0.0075)-273);
 8008adc:	68b8      	ldr	r0, [r7, #8]
 8008ade:	f7f7 fd3b 	bl	8000558 <__aeabi_f2d>
 8008ae2:	a349      	add	r3, pc, #292	@ (adr r3, 8008c08 <printStatus+0x1e0>)
 8008ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ae8:	f7f7 feb8 	bl	800085c <__aeabi_ddiv>
 8008aec:	4602      	mov	r2, r0
 8008aee:	460b      	mov	r3, r1
 8008af0:	4610      	mov	r0, r2
 8008af2:	4619      	mov	r1, r3
 8008af4:	a346      	add	r3, pc, #280	@ (adr r3, 8008c10 <printStatus+0x1e8>)
 8008af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008afa:	f7f7 fbcd 	bl	8000298 <__aeabi_dsub>
 8008afe:	4602      	mov	r2, r0
 8008b00:	460b      	mov	r3, r1
 8008b02:	4849      	ldr	r0, [pc, #292]	@ (8008c28 <printStatus+0x200>)
 8008b04:	f008 f922 	bl	8010d4c <iprintf>

        printf("CCount:%d, ",IC[ic].cccrc.cmd_cntr);
 8008b08:	7bfb      	ldrb	r3, [r7, #15]
 8008b0a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008b0e:	fb02 f303 	mul.w	r3, r2, r3
 8008b12:	683a      	ldr	r2, [r7, #0]
 8008b14:	4413      	add	r3, r2
 8008b16:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8008b1a:	4619      	mov	r1, r3
 8008b1c:	4843      	ldr	r0, [pc, #268]	@ (8008c2c <printStatus+0x204>)
 8008b1e:	f008 f915 	bl	8010d4c <iprintf>
        printf("PECError:%d\n\n",IC[ic].cccrc.stat_pec);
 8008b22:	7bfb      	ldrb	r3, [r7, #15]
 8008b24:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008b28:	fb02 f303 	mul.w	r3, r2, r3
 8008b2c:	683a      	ldr	r2, [r7, #0]
 8008b2e:	4413      	add	r3, r2
 8008b30:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 8008b34:	4619      	mov	r1, r3
 8008b36:	483e      	ldr	r0, [pc, #248]	@ (8008c30 <printStatus+0x208>)
 8008b38:	f008 f908 	bl	8010d4c <iprintf>
 8008b3c:	f001 b88c 	b.w	8009c58 <printStatus+0x1230>
      }
      else if(grp == B)
 8008b40:	797b      	ldrb	r3, [r7, #5]
 8008b42:	2b02      	cmp	r3, #2
 8008b44:	d17e      	bne.n	8008c44 <printStatus+0x21c>
      {
        printf("Status B:\n");
 8008b46:	483b      	ldr	r0, [pc, #236]	@ (8008c34 <printStatus+0x20c>)
 8008b48:	f008 f970 	bl	8010e2c <puts>
        voltage = getVoltage(IC[ic].statb.va);
 8008b4c:	7bfb      	ldrb	r3, [r7, #15]
 8008b4e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008b52:	fb02 f303 	mul.w	r3, r2, r3
 8008b56:	683a      	ldr	r2, [r7, #0]
 8008b58:	4413      	add	r3, r2
 8008b5a:	f8b3 30d4 	ldrh.w	r3, [r3, #212]	@ 0xd4
 8008b5e:	4618      	mov	r0, r3
 8008b60:	f001 f946 	bl	8009df0 <getVoltage>
 8008b64:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("VA:%fV, ", voltage);
 8008b68:	68b8      	ldr	r0, [r7, #8]
 8008b6a:	f7f7 fcf5 	bl	8000558 <__aeabi_f2d>
 8008b6e:	4602      	mov	r2, r0
 8008b70:	460b      	mov	r3, r1
 8008b72:	4831      	ldr	r0, [pc, #196]	@ (8008c38 <printStatus+0x210>)
 8008b74:	f008 f8ea 	bl	8010d4c <iprintf>
        voltage = getVoltage(IC[ic].statb.vd);
 8008b78:	7bfb      	ldrb	r3, [r7, #15]
 8008b7a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008b7e:	fb02 f303 	mul.w	r3, r2, r3
 8008b82:	683a      	ldr	r2, [r7, #0]
 8008b84:	4413      	add	r3, r2
 8008b86:	f8b3 30d2 	ldrh.w	r3, [r3, #210]	@ 0xd2
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	f001 f930 	bl	8009df0 <getVoltage>
 8008b90:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("VD:%fV, ", voltage);
 8008b94:	68b8      	ldr	r0, [r7, #8]
 8008b96:	f7f7 fcdf 	bl	8000558 <__aeabi_f2d>
 8008b9a:	4602      	mov	r2, r0
 8008b9c:	460b      	mov	r3, r1
 8008b9e:	4827      	ldr	r0, [pc, #156]	@ (8008c3c <printStatus+0x214>)
 8008ba0:	f008 f8d4 	bl	8010d4c <iprintf>
        voltage = getVoltage(IC[ic].statb.vr4k);
 8008ba4:	7bfb      	ldrb	r3, [r7, #15]
 8008ba6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008baa:	fb02 f303 	mul.w	r3, r2, r3
 8008bae:	683a      	ldr	r2, [r7, #0]
 8008bb0:	4413      	add	r3, r2
 8008bb2:	f8b3 30d6 	ldrh.w	r3, [r3, #214]	@ 0xd6
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	f001 f91a 	bl	8009df0 <getVoltage>
 8008bbc:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("VR4K:%fV\n", voltage);
 8008bc0:	68b8      	ldr	r0, [r7, #8]
 8008bc2:	f7f7 fcc9 	bl	8000558 <__aeabi_f2d>
 8008bc6:	4602      	mov	r2, r0
 8008bc8:	460b      	mov	r3, r1
 8008bca:	481d      	ldr	r0, [pc, #116]	@ (8008c40 <printStatus+0x218>)
 8008bcc:	f008 f8be 	bl	8010d4c <iprintf>

        printf("CCount:%d, ",IC[ic].cccrc.cmd_cntr);
 8008bd0:	7bfb      	ldrb	r3, [r7, #15]
 8008bd2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008bd6:	fb02 f303 	mul.w	r3, r2, r3
 8008bda:	683a      	ldr	r2, [r7, #0]
 8008bdc:	4413      	add	r3, r2
 8008bde:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8008be2:	4619      	mov	r1, r3
 8008be4:	4811      	ldr	r0, [pc, #68]	@ (8008c2c <printStatus+0x204>)
 8008be6:	f008 f8b1 	bl	8010d4c <iprintf>
        printf("PECError:%d\n\n",IC[ic].cccrc.stat_pec);
 8008bea:	7bfb      	ldrb	r3, [r7, #15]
 8008bec:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008bf0:	fb02 f303 	mul.w	r3, r2, r3
 8008bf4:	683a      	ldr	r2, [r7, #0]
 8008bf6:	4413      	add	r3, r2
 8008bf8:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 8008bfc:	4619      	mov	r1, r3
 8008bfe:	480c      	ldr	r0, [pc, #48]	@ (8008c30 <printStatus+0x208>)
 8008c00:	f008 f8a4 	bl	8010d4c <iprintf>
 8008c04:	f001 b828 	b.w	8009c58 <printStatus+0x1230>
 8008c08:	eb851eb8 	.word	0xeb851eb8
 8008c0c:	3f7eb851 	.word	0x3f7eb851
 8008c10:	00000000 	.word	0x00000000
 8008c14:	40711000 	.word	0x40711000
 8008c18:	080148c0 	.word	0x080148c0
 8008c1c:	08014b40 	.word	0x08014b40
 8008c20:	08014b4c 	.word	0x08014b4c
 8008c24:	08014b58 	.word	0x08014b58
 8008c28:	08014b64 	.word	0x08014b64
 8008c2c:	08014b70 	.word	0x08014b70
 8008c30:	08014a5c 	.word	0x08014a5c
 8008c34:	08014b7c 	.word	0x08014b7c
 8008c38:	08014b88 	.word	0x08014b88
 8008c3c:	08014b94 	.word	0x08014b94
 8008c40:	08014ba0 	.word	0x08014ba0
      }
      else if(grp == C)
 8008c44:	797b      	ldrb	r3, [r7, #5]
 8008c46:	2b03      	cmp	r3, #3
 8008c48:	f040 8154 	bne.w	8008ef4 <printStatus+0x4cc>
      {
        printf("Status C:\n");
 8008c4c:	4895      	ldr	r0, [pc, #596]	@ (8008ea4 <printStatus+0x47c>)
 8008c4e:	f008 f8ed 	bl	8010e2c <puts>
        printf("CSFLT:0x%X, ", IC[ic].statc.cs_flt);
 8008c52:	7bfb      	ldrb	r3, [r7, #15]
 8008c54:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008c58:	fb02 f303 	mul.w	r3, r2, r3
 8008c5c:	683a      	ldr	r2, [r7, #0]
 8008c5e:	4413      	add	r3, r2
 8008c60:	f8b3 30d8 	ldrh.w	r3, [r3, #216]	@ 0xd8
 8008c64:	4619      	mov	r1, r3
 8008c66:	4890      	ldr	r0, [pc, #576]	@ (8008ea8 <printStatus+0x480>)
 8008c68:	f008 f870 	bl	8010d4c <iprintf>

        printf("OTP2_MED:0x%X, ", IC[ic].statc.otp2_med);
 8008c6c:	7bfb      	ldrb	r3, [r7, #15]
 8008c6e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008c72:	fb02 f303 	mul.w	r3, r2, r3
 8008c76:	683a      	ldr	r2, [r7, #0]
 8008c78:	4413      	add	r3, r2
 8008c7a:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8008c7e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8008c82:	b2db      	uxtb	r3, r3
 8008c84:	4619      	mov	r1, r3
 8008c86:	4889      	ldr	r0, [pc, #548]	@ (8008eac <printStatus+0x484>)
 8008c88:	f008 f860 	bl	8010d4c <iprintf>
        printf("OTP2_ED:0x%X, ", IC[ic].statc.otp2_ed);
 8008c8c:	7bfb      	ldrb	r3, [r7, #15]
 8008c8e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008c92:	fb02 f303 	mul.w	r3, r2, r3
 8008c96:	683a      	ldr	r2, [r7, #0]
 8008c98:	4413      	add	r3, r2
 8008c9a:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8008c9e:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8008ca2:	b2db      	uxtb	r3, r3
 8008ca4:	4619      	mov	r1, r3
 8008ca6:	4882      	ldr	r0, [pc, #520]	@ (8008eb0 <printStatus+0x488>)
 8008ca8:	f008 f850 	bl	8010d4c <iprintf>
        printf("OTP1_MED:0x%X ", IC[ic].statc.otp1_med);
 8008cac:	7bfb      	ldrb	r3, [r7, #15]
 8008cae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008cb2:	fb02 f303 	mul.w	r3, r2, r3
 8008cb6:	683a      	ldr	r2, [r7, #0]
 8008cb8:	4413      	add	r3, r2
 8008cba:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8008cbe:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8008cc2:	b2db      	uxtb	r3, r3
 8008cc4:	4619      	mov	r1, r3
 8008cc6:	487b      	ldr	r0, [pc, #492]	@ (8008eb4 <printStatus+0x48c>)
 8008cc8:	f008 f840 	bl	8010d4c <iprintf>
        printf("OTP1_ED:0x%X, ", IC[ic].statc.otp1_ed);
 8008ccc:	7bfb      	ldrb	r3, [r7, #15]
 8008cce:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008cd2:	fb02 f303 	mul.w	r3, r2, r3
 8008cd6:	683a      	ldr	r2, [r7, #0]
 8008cd8:	4413      	add	r3, r2
 8008cda:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8008cde:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8008ce2:	b2db      	uxtb	r3, r3
 8008ce4:	4619      	mov	r1, r3
 8008ce6:	4874      	ldr	r0, [pc, #464]	@ (8008eb8 <printStatus+0x490>)
 8008ce8:	f008 f830 	bl	8010d4c <iprintf>
        printf("VD_UV:0x%X, ", IC[ic].statc.vd_uv);
 8008cec:	7bfb      	ldrb	r3, [r7, #15]
 8008cee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008cf2:	fb02 f303 	mul.w	r3, r2, r3
 8008cf6:	683a      	ldr	r2, [r7, #0]
 8008cf8:	4413      	add	r3, r2
 8008cfa:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8008cfe:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8008d02:	b2db      	uxtb	r3, r3
 8008d04:	4619      	mov	r1, r3
 8008d06:	486d      	ldr	r0, [pc, #436]	@ (8008ebc <printStatus+0x494>)
 8008d08:	f008 f820 	bl	8010d4c <iprintf>
        printf("VD_OV:0x%X, ", IC[ic].statc.vd_ov);
 8008d0c:	7bfb      	ldrb	r3, [r7, #15]
 8008d0e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008d12:	fb02 f303 	mul.w	r3, r2, r3
 8008d16:	683a      	ldr	r2, [r7, #0]
 8008d18:	4413      	add	r3, r2
 8008d1a:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8008d1e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8008d22:	b2db      	uxtb	r3, r3
 8008d24:	4619      	mov	r1, r3
 8008d26:	4866      	ldr	r0, [pc, #408]	@ (8008ec0 <printStatus+0x498>)
 8008d28:	f008 f810 	bl	8010d4c <iprintf>
        printf("VA_UV:0x%X, ", IC[ic].statc.va_uv);
 8008d2c:	7bfb      	ldrb	r3, [r7, #15]
 8008d2e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008d32:	fb02 f303 	mul.w	r3, r2, r3
 8008d36:	683a      	ldr	r2, [r7, #0]
 8008d38:	4413      	add	r3, r2
 8008d3a:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8008d3e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8008d42:	b2db      	uxtb	r3, r3
 8008d44:	4619      	mov	r1, r3
 8008d46:	485f      	ldr	r0, [pc, #380]	@ (8008ec4 <printStatus+0x49c>)
 8008d48:	f008 f800 	bl	8010d4c <iprintf>
        printf("VA_OV:0x%X\n", IC[ic].statc.va_ov);
 8008d4c:	7bfb      	ldrb	r3, [r7, #15]
 8008d4e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008d52:	fb02 f303 	mul.w	r3, r2, r3
 8008d56:	683a      	ldr	r2, [r7, #0]
 8008d58:	4413      	add	r3, r2
 8008d5a:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8008d5e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008d62:	b2db      	uxtb	r3, r3
 8008d64:	4619      	mov	r1, r3
 8008d66:	4858      	ldr	r0, [pc, #352]	@ (8008ec8 <printStatus+0x4a0>)
 8008d68:	f007 fff0 	bl	8010d4c <iprintf>

        printf("OSCCHK:0x%X, ", IC[ic].statc.oscchk);
 8008d6c:	7bfb      	ldrb	r3, [r7, #15]
 8008d6e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008d72:	fb02 f303 	mul.w	r3, r2, r3
 8008d76:	683a      	ldr	r2, [r7, #0]
 8008d78:	4413      	add	r3, r2
 8008d7a:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 8008d7e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8008d82:	b2db      	uxtb	r3, r3
 8008d84:	4619      	mov	r1, r3
 8008d86:	4851      	ldr	r0, [pc, #324]	@ (8008ecc <printStatus+0x4a4>)
 8008d88:	f007 ffe0 	bl	8010d4c <iprintf>
        printf("TMODCHK:0x%X, ", IC[ic].statc.tmodchk);
 8008d8c:	7bfb      	ldrb	r3, [r7, #15]
 8008d8e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008d92:	fb02 f303 	mul.w	r3, r2, r3
 8008d96:	683a      	ldr	r2, [r7, #0]
 8008d98:	4413      	add	r3, r2
 8008d9a:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 8008d9e:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8008da2:	b2db      	uxtb	r3, r3
 8008da4:	4619      	mov	r1, r3
 8008da6:	484a      	ldr	r0, [pc, #296]	@ (8008ed0 <printStatus+0x4a8>)
 8008da8:	f007 ffd0 	bl	8010d4c <iprintf>
        printf("THSD:0x%X, ", IC[ic].statc.thsd);
 8008dac:	7bfb      	ldrb	r3, [r7, #15]
 8008dae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008db2:	fb02 f303 	mul.w	r3, r2, r3
 8008db6:	683a      	ldr	r2, [r7, #0]
 8008db8:	4413      	add	r3, r2
 8008dba:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 8008dbe:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8008dc2:	b2db      	uxtb	r3, r3
 8008dc4:	4619      	mov	r1, r3
 8008dc6:	4843      	ldr	r0, [pc, #268]	@ (8008ed4 <printStatus+0x4ac>)
 8008dc8:	f007 ffc0 	bl	8010d4c <iprintf>
        printf("SLEEP:0x%X, ", IC[ic].statc.sleep);
 8008dcc:	7bfb      	ldrb	r3, [r7, #15]
 8008dce:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008dd2:	fb02 f303 	mul.w	r3, r2, r3
 8008dd6:	683a      	ldr	r2, [r7, #0]
 8008dd8:	4413      	add	r3, r2
 8008dda:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 8008dde:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8008de2:	b2db      	uxtb	r3, r3
 8008de4:	4619      	mov	r1, r3
 8008de6:	483c      	ldr	r0, [pc, #240]	@ (8008ed8 <printStatus+0x4b0>)
 8008de8:	f007 ffb0 	bl	8010d4c <iprintf>
        printf("SPIFLT:0x%X, ", IC[ic].statc.spiflt);
 8008dec:	7bfb      	ldrb	r3, [r7, #15]
 8008dee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008df2:	fb02 f303 	mul.w	r3, r2, r3
 8008df6:	683a      	ldr	r2, [r7, #0]
 8008df8:	4413      	add	r3, r2
 8008dfa:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 8008dfe:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8008e02:	b2db      	uxtb	r3, r3
 8008e04:	4619      	mov	r1, r3
 8008e06:	4835      	ldr	r0, [pc, #212]	@ (8008edc <printStatus+0x4b4>)
 8008e08:	f007 ffa0 	bl	8010d4c <iprintf>
        printf("COMP:0x%X, ", IC[ic].statc.comp);
 8008e0c:	7bfb      	ldrb	r3, [r7, #15]
 8008e0e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008e12:	fb02 f303 	mul.w	r3, r2, r3
 8008e16:	683a      	ldr	r2, [r7, #0]
 8008e18:	4413      	add	r3, r2
 8008e1a:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 8008e1e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8008e22:	b2db      	uxtb	r3, r3
 8008e24:	4619      	mov	r1, r3
 8008e26:	482e      	ldr	r0, [pc, #184]	@ (8008ee0 <printStatus+0x4b8>)
 8008e28:	f007 ff90 	bl	8010d4c <iprintf>
        printf("VDEL:0x%X, ", IC[ic].statc.vdel);
 8008e2c:	7bfb      	ldrb	r3, [r7, #15]
 8008e2e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008e32:	fb02 f303 	mul.w	r3, r2, r3
 8008e36:	683a      	ldr	r2, [r7, #0]
 8008e38:	4413      	add	r3, r2
 8008e3a:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 8008e3e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8008e42:	b2db      	uxtb	r3, r3
 8008e44:	4619      	mov	r1, r3
 8008e46:	4827      	ldr	r0, [pc, #156]	@ (8008ee4 <printStatus+0x4bc>)
 8008e48:	f007 ff80 	bl	8010d4c <iprintf>
        printf("VDE:0x%X\n", IC[ic].statc.vde);
 8008e4c:	7bfb      	ldrb	r3, [r7, #15]
 8008e4e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008e52:	fb02 f303 	mul.w	r3, r2, r3
 8008e56:	683a      	ldr	r2, [r7, #0]
 8008e58:	4413      	add	r3, r2
 8008e5a:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 8008e5e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008e62:	b2db      	uxtb	r3, r3
 8008e64:	4619      	mov	r1, r3
 8008e66:	4820      	ldr	r0, [pc, #128]	@ (8008ee8 <printStatus+0x4c0>)
 8008e68:	f007 ff70 	bl	8010d4c <iprintf>

        printf("CCount:%d, ", IC[ic].cccrc.cmd_cntr);
 8008e6c:	7bfb      	ldrb	r3, [r7, #15]
 8008e6e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008e72:	fb02 f303 	mul.w	r3, r2, r3
 8008e76:	683a      	ldr	r2, [r7, #0]
 8008e78:	4413      	add	r3, r2
 8008e7a:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8008e7e:	4619      	mov	r1, r3
 8008e80:	481a      	ldr	r0, [pc, #104]	@ (8008eec <printStatus+0x4c4>)
 8008e82:	f007 ff63 	bl	8010d4c <iprintf>
        printf("PECError:%d\n\n", IC[ic].cccrc.stat_pec);
 8008e86:	7bfb      	ldrb	r3, [r7, #15]
 8008e88:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008e8c:	fb02 f303 	mul.w	r3, r2, r3
 8008e90:	683a      	ldr	r2, [r7, #0]
 8008e92:	4413      	add	r3, r2
 8008e94:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 8008e98:	4619      	mov	r1, r3
 8008e9a:	4815      	ldr	r0, [pc, #84]	@ (8008ef0 <printStatus+0x4c8>)
 8008e9c:	f007 ff56 	bl	8010d4c <iprintf>
 8008ea0:	f000 beda 	b.w	8009c58 <printStatus+0x1230>
 8008ea4:	08014bac 	.word	0x08014bac
 8008ea8:	08014bb8 	.word	0x08014bb8
 8008eac:	08014bc8 	.word	0x08014bc8
 8008eb0:	08014bd8 	.word	0x08014bd8
 8008eb4:	08014be8 	.word	0x08014be8
 8008eb8:	08014bf8 	.word	0x08014bf8
 8008ebc:	08014c08 	.word	0x08014c08
 8008ec0:	08014c18 	.word	0x08014c18
 8008ec4:	08014c28 	.word	0x08014c28
 8008ec8:	08014c38 	.word	0x08014c38
 8008ecc:	08014c44 	.word	0x08014c44
 8008ed0:	08014c54 	.word	0x08014c54
 8008ed4:	08014c64 	.word	0x08014c64
 8008ed8:	08014c70 	.word	0x08014c70
 8008edc:	08014c80 	.word	0x08014c80
 8008ee0:	08014c90 	.word	0x08014c90
 8008ee4:	08014c9c 	.word	0x08014c9c
 8008ee8:	08014ca8 	.word	0x08014ca8
 8008eec:	08014b70 	.word	0x08014b70
 8008ef0:	08014a5c 	.word	0x08014a5c
      }
      else if(grp == D)
 8008ef4:	797b      	ldrb	r3, [r7, #5]
 8008ef6:	2b04      	cmp	r3, #4
 8008ef8:	f040 822d 	bne.w	8009356 <printStatus+0x92e>
      {
        printf("Status D:\n");
 8008efc:	48cd      	ldr	r0, [pc, #820]	@ (8009234 <printStatus+0x80c>)
 8008efe:	f007 ff95 	bl	8010e2c <puts>
        printf("C1UV:0x%X, ", IC[ic].statd.c_uv[0]);
 8008f02:	7bfb      	ldrb	r3, [r7, #15]
 8008f04:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008f08:	fb02 f303 	mul.w	r3, r2, r3
 8008f0c:	683a      	ldr	r2, [r7, #0]
 8008f0e:	4413      	add	r3, r2
 8008f10:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
 8008f14:	4619      	mov	r1, r3
 8008f16:	48c8      	ldr	r0, [pc, #800]	@ (8009238 <printStatus+0x810>)
 8008f18:	f007 ff18 	bl	8010d4c <iprintf>
        printf("C2UV:0x%X, ", IC[ic].statd.c_uv[1]);
 8008f1c:	7bfb      	ldrb	r3, [r7, #15]
 8008f1e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008f22:	fb02 f303 	mul.w	r3, r2, r3
 8008f26:	683a      	ldr	r2, [r7, #0]
 8008f28:	4413      	add	r3, r2
 8008f2a:	f893 30ed 	ldrb.w	r3, [r3, #237]	@ 0xed
 8008f2e:	4619      	mov	r1, r3
 8008f30:	48c2      	ldr	r0, [pc, #776]	@ (800923c <printStatus+0x814>)
 8008f32:	f007 ff0b 	bl	8010d4c <iprintf>
        printf("C3UV:0x%X, ", IC[ic].statd.c_uv[2]);
 8008f36:	7bfb      	ldrb	r3, [r7, #15]
 8008f38:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008f3c:	fb02 f303 	mul.w	r3, r2, r3
 8008f40:	683a      	ldr	r2, [r7, #0]
 8008f42:	4413      	add	r3, r2
 8008f44:	f893 30ee 	ldrb.w	r3, [r3, #238]	@ 0xee
 8008f48:	4619      	mov	r1, r3
 8008f4a:	48bd      	ldr	r0, [pc, #756]	@ (8009240 <printStatus+0x818>)
 8008f4c:	f007 fefe 	bl	8010d4c <iprintf>
        printf("C4UV:0x%X, ", IC[ic].statd.c_uv[3]);
 8008f50:	7bfb      	ldrb	r3, [r7, #15]
 8008f52:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008f56:	fb02 f303 	mul.w	r3, r2, r3
 8008f5a:	683a      	ldr	r2, [r7, #0]
 8008f5c:	4413      	add	r3, r2
 8008f5e:	f893 30ef 	ldrb.w	r3, [r3, #239]	@ 0xef
 8008f62:	4619      	mov	r1, r3
 8008f64:	48b7      	ldr	r0, [pc, #732]	@ (8009244 <printStatus+0x81c>)
 8008f66:	f007 fef1 	bl	8010d4c <iprintf>
        printf("C5UV:0x%X, ", IC[ic].statd.c_uv[4]);
 8008f6a:	7bfb      	ldrb	r3, [r7, #15]
 8008f6c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008f70:	fb02 f303 	mul.w	r3, r2, r3
 8008f74:	683a      	ldr	r2, [r7, #0]
 8008f76:	4413      	add	r3, r2
 8008f78:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 8008f7c:	4619      	mov	r1, r3
 8008f7e:	48b2      	ldr	r0, [pc, #712]	@ (8009248 <printStatus+0x820>)
 8008f80:	f007 fee4 	bl	8010d4c <iprintf>
        printf("C6UV:0x%X, ", IC[ic].statd.c_uv[5]);
 8008f84:	7bfb      	ldrb	r3, [r7, #15]
 8008f86:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008f8a:	fb02 f303 	mul.w	r3, r2, r3
 8008f8e:	683a      	ldr	r2, [r7, #0]
 8008f90:	4413      	add	r3, r2
 8008f92:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
 8008f96:	4619      	mov	r1, r3
 8008f98:	48ac      	ldr	r0, [pc, #688]	@ (800924c <printStatus+0x824>)
 8008f9a:	f007 fed7 	bl	8010d4c <iprintf>
        printf("C7UV:0x%X, ", IC[ic].statd.c_uv[6]);
 8008f9e:	7bfb      	ldrb	r3, [r7, #15]
 8008fa0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008fa4:	fb02 f303 	mul.w	r3, r2, r3
 8008fa8:	683a      	ldr	r2, [r7, #0]
 8008faa:	4413      	add	r3, r2
 8008fac:	f893 30f2 	ldrb.w	r3, [r3, #242]	@ 0xf2
 8008fb0:	4619      	mov	r1, r3
 8008fb2:	48a7      	ldr	r0, [pc, #668]	@ (8009250 <printStatus+0x828>)
 8008fb4:	f007 feca 	bl	8010d4c <iprintf>
        printf("C8UV:0x%X, ", IC[ic].statd.c_uv[7]);
 8008fb8:	7bfb      	ldrb	r3, [r7, #15]
 8008fba:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008fbe:	fb02 f303 	mul.w	r3, r2, r3
 8008fc2:	683a      	ldr	r2, [r7, #0]
 8008fc4:	4413      	add	r3, r2
 8008fc6:	f893 30f3 	ldrb.w	r3, [r3, #243]	@ 0xf3
 8008fca:	4619      	mov	r1, r3
 8008fcc:	48a1      	ldr	r0, [pc, #644]	@ (8009254 <printStatus+0x82c>)
 8008fce:	f007 febd 	bl	8010d4c <iprintf>
        printf("C9UV:0x%X, ", IC[ic].statd.c_uv[8]);
 8008fd2:	7bfb      	ldrb	r3, [r7, #15]
 8008fd4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008fd8:	fb02 f303 	mul.w	r3, r2, r3
 8008fdc:	683a      	ldr	r2, [r7, #0]
 8008fde:	4413      	add	r3, r2
 8008fe0:	f893 30f4 	ldrb.w	r3, [r3, #244]	@ 0xf4
 8008fe4:	4619      	mov	r1, r3
 8008fe6:	489c      	ldr	r0, [pc, #624]	@ (8009258 <printStatus+0x830>)
 8008fe8:	f007 feb0 	bl	8010d4c <iprintf>
        printf("C10UV:0x%X, ", IC[ic].statd.c_uv[9]);
 8008fec:	7bfb      	ldrb	r3, [r7, #15]
 8008fee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008ff2:	fb02 f303 	mul.w	r3, r2, r3
 8008ff6:	683a      	ldr	r2, [r7, #0]
 8008ff8:	4413      	add	r3, r2
 8008ffa:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 8008ffe:	4619      	mov	r1, r3
 8009000:	4896      	ldr	r0, [pc, #600]	@ (800925c <printStatus+0x834>)
 8009002:	f007 fea3 	bl	8010d4c <iprintf>
        printf("C11UV:0x%X, ", IC[ic].statd.c_uv[10]);
 8009006:	7bfb      	ldrb	r3, [r7, #15]
 8009008:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800900c:	fb02 f303 	mul.w	r3, r2, r3
 8009010:	683a      	ldr	r2, [r7, #0]
 8009012:	4413      	add	r3, r2
 8009014:	f893 30f6 	ldrb.w	r3, [r3, #246]	@ 0xf6
 8009018:	4619      	mov	r1, r3
 800901a:	4891      	ldr	r0, [pc, #580]	@ (8009260 <printStatus+0x838>)
 800901c:	f007 fe96 	bl	8010d4c <iprintf>
        printf("C12UV:0x%X, ", IC[ic].statd.c_uv[11]);
 8009020:	7bfb      	ldrb	r3, [r7, #15]
 8009022:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009026:	fb02 f303 	mul.w	r3, r2, r3
 800902a:	683a      	ldr	r2, [r7, #0]
 800902c:	4413      	add	r3, r2
 800902e:	f893 30f7 	ldrb.w	r3, [r3, #247]	@ 0xf7
 8009032:	4619      	mov	r1, r3
 8009034:	488b      	ldr	r0, [pc, #556]	@ (8009264 <printStatus+0x83c>)
 8009036:	f007 fe89 	bl	8010d4c <iprintf>
        printf("C13UV:0x%X, ", IC[ic].statd.c_uv[12]);
 800903a:	7bfb      	ldrb	r3, [r7, #15]
 800903c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009040:	fb02 f303 	mul.w	r3, r2, r3
 8009044:	683a      	ldr	r2, [r7, #0]
 8009046:	4413      	add	r3, r2
 8009048:	f893 30f8 	ldrb.w	r3, [r3, #248]	@ 0xf8
 800904c:	4619      	mov	r1, r3
 800904e:	4886      	ldr	r0, [pc, #536]	@ (8009268 <printStatus+0x840>)
 8009050:	f007 fe7c 	bl	8010d4c <iprintf>
        printf("C14UV:0x%X, ", IC[ic].statd.c_uv[13]);
 8009054:	7bfb      	ldrb	r3, [r7, #15]
 8009056:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800905a:	fb02 f303 	mul.w	r3, r2, r3
 800905e:	683a      	ldr	r2, [r7, #0]
 8009060:	4413      	add	r3, r2
 8009062:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8009066:	4619      	mov	r1, r3
 8009068:	4880      	ldr	r0, [pc, #512]	@ (800926c <printStatus+0x844>)
 800906a:	f007 fe6f 	bl	8010d4c <iprintf>
        printf("C15UV:0x%X, ", IC[ic].statd.c_uv[14]);
 800906e:	7bfb      	ldrb	r3, [r7, #15]
 8009070:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009074:	fb02 f303 	mul.w	r3, r2, r3
 8009078:	683a      	ldr	r2, [r7, #0]
 800907a:	4413      	add	r3, r2
 800907c:	f893 30fa 	ldrb.w	r3, [r3, #250]	@ 0xfa
 8009080:	4619      	mov	r1, r3
 8009082:	487b      	ldr	r0, [pc, #492]	@ (8009270 <printStatus+0x848>)
 8009084:	f007 fe62 	bl	8010d4c <iprintf>
        printf("C16UV:0x%X\n", IC[ic].statd.c_uv[15]);
 8009088:	7bfb      	ldrb	r3, [r7, #15]
 800908a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800908e:	fb02 f303 	mul.w	r3, r2, r3
 8009092:	683a      	ldr	r2, [r7, #0]
 8009094:	4413      	add	r3, r2
 8009096:	f893 30fb 	ldrb.w	r3, [r3, #251]	@ 0xfb
 800909a:	4619      	mov	r1, r3
 800909c:	4875      	ldr	r0, [pc, #468]	@ (8009274 <printStatus+0x84c>)
 800909e:	f007 fe55 	bl	8010d4c <iprintf>

        printf("C1OV:0x%X, ", IC[ic].statd.c_ov[0]);
 80090a2:	7bfb      	ldrb	r3, [r7, #15]
 80090a4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80090a8:	fb02 f303 	mul.w	r3, r2, r3
 80090ac:	683a      	ldr	r2, [r7, #0]
 80090ae:	4413      	add	r3, r2
 80090b0:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 80090b4:	4619      	mov	r1, r3
 80090b6:	4870      	ldr	r0, [pc, #448]	@ (8009278 <printStatus+0x850>)
 80090b8:	f007 fe48 	bl	8010d4c <iprintf>
        printf("C2OV:0x%X, ", IC[ic].statd.c_ov[1]);
 80090bc:	7bfb      	ldrb	r3, [r7, #15]
 80090be:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80090c2:	fb02 f303 	mul.w	r3, r2, r3
 80090c6:	683a      	ldr	r2, [r7, #0]
 80090c8:	4413      	add	r3, r2
 80090ca:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 80090ce:	4619      	mov	r1, r3
 80090d0:	486a      	ldr	r0, [pc, #424]	@ (800927c <printStatus+0x854>)
 80090d2:	f007 fe3b 	bl	8010d4c <iprintf>
        printf("C3OV:0x%X, ", IC[ic].statd.c_ov[2]);
 80090d6:	7bfb      	ldrb	r3, [r7, #15]
 80090d8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80090dc:	fb02 f303 	mul.w	r3, r2, r3
 80090e0:	683a      	ldr	r2, [r7, #0]
 80090e2:	4413      	add	r3, r2
 80090e4:	f893 30de 	ldrb.w	r3, [r3, #222]	@ 0xde
 80090e8:	4619      	mov	r1, r3
 80090ea:	4865      	ldr	r0, [pc, #404]	@ (8009280 <printStatus+0x858>)
 80090ec:	f007 fe2e 	bl	8010d4c <iprintf>
        printf("C4OV:0x%X, ", IC[ic].statd.c_ov[3]);
 80090f0:	7bfb      	ldrb	r3, [r7, #15]
 80090f2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80090f6:	fb02 f303 	mul.w	r3, r2, r3
 80090fa:	683a      	ldr	r2, [r7, #0]
 80090fc:	4413      	add	r3, r2
 80090fe:	f893 30df 	ldrb.w	r3, [r3, #223]	@ 0xdf
 8009102:	4619      	mov	r1, r3
 8009104:	485f      	ldr	r0, [pc, #380]	@ (8009284 <printStatus+0x85c>)
 8009106:	f007 fe21 	bl	8010d4c <iprintf>
        printf("C5OV:0x%X, ", IC[ic].statd.c_ov[4]);
 800910a:	7bfb      	ldrb	r3, [r7, #15]
 800910c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009110:	fb02 f303 	mul.w	r3, r2, r3
 8009114:	683a      	ldr	r2, [r7, #0]
 8009116:	4413      	add	r3, r2
 8009118:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 800911c:	4619      	mov	r1, r3
 800911e:	485a      	ldr	r0, [pc, #360]	@ (8009288 <printStatus+0x860>)
 8009120:	f007 fe14 	bl	8010d4c <iprintf>
        printf("C6OV:0x%X, ", IC[ic].statd.c_ov[5]);
 8009124:	7bfb      	ldrb	r3, [r7, #15]
 8009126:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800912a:	fb02 f303 	mul.w	r3, r2, r3
 800912e:	683a      	ldr	r2, [r7, #0]
 8009130:	4413      	add	r3, r2
 8009132:	f893 30e1 	ldrb.w	r3, [r3, #225]	@ 0xe1
 8009136:	4619      	mov	r1, r3
 8009138:	4854      	ldr	r0, [pc, #336]	@ (800928c <printStatus+0x864>)
 800913a:	f007 fe07 	bl	8010d4c <iprintf>
        printf("C7OV:0x%X, ", IC[ic].statd.c_ov[6]);
 800913e:	7bfb      	ldrb	r3, [r7, #15]
 8009140:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009144:	fb02 f303 	mul.w	r3, r2, r3
 8009148:	683a      	ldr	r2, [r7, #0]
 800914a:	4413      	add	r3, r2
 800914c:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 8009150:	4619      	mov	r1, r3
 8009152:	484f      	ldr	r0, [pc, #316]	@ (8009290 <printStatus+0x868>)
 8009154:	f007 fdfa 	bl	8010d4c <iprintf>
        printf("C8OV:0x%X, ", IC[ic].statd.c_ov[7]);
 8009158:	7bfb      	ldrb	r3, [r7, #15]
 800915a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800915e:	fb02 f303 	mul.w	r3, r2, r3
 8009162:	683a      	ldr	r2, [r7, #0]
 8009164:	4413      	add	r3, r2
 8009166:	f893 30e3 	ldrb.w	r3, [r3, #227]	@ 0xe3
 800916a:	4619      	mov	r1, r3
 800916c:	4849      	ldr	r0, [pc, #292]	@ (8009294 <printStatus+0x86c>)
 800916e:	f007 fded 	bl	8010d4c <iprintf>
        printf("C9OV:0x%X, ", IC[ic].statd.c_ov[8]);
 8009172:	7bfb      	ldrb	r3, [r7, #15]
 8009174:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009178:	fb02 f303 	mul.w	r3, r2, r3
 800917c:	683a      	ldr	r2, [r7, #0]
 800917e:	4413      	add	r3, r2
 8009180:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8009184:	4619      	mov	r1, r3
 8009186:	4844      	ldr	r0, [pc, #272]	@ (8009298 <printStatus+0x870>)
 8009188:	f007 fde0 	bl	8010d4c <iprintf>
        printf("C10OV:0x%X, ", IC[ic].statd.c_ov[9]);
 800918c:	7bfb      	ldrb	r3, [r7, #15]
 800918e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009192:	fb02 f303 	mul.w	r3, r2, r3
 8009196:	683a      	ldr	r2, [r7, #0]
 8009198:	4413      	add	r3, r2
 800919a:	f893 30e5 	ldrb.w	r3, [r3, #229]	@ 0xe5
 800919e:	4619      	mov	r1, r3
 80091a0:	483e      	ldr	r0, [pc, #248]	@ (800929c <printStatus+0x874>)
 80091a2:	f007 fdd3 	bl	8010d4c <iprintf>
        printf("C11OV:0x%X, ", IC[ic].statd.c_ov[10]);
 80091a6:	7bfb      	ldrb	r3, [r7, #15]
 80091a8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80091ac:	fb02 f303 	mul.w	r3, r2, r3
 80091b0:	683a      	ldr	r2, [r7, #0]
 80091b2:	4413      	add	r3, r2
 80091b4:	f893 30e6 	ldrb.w	r3, [r3, #230]	@ 0xe6
 80091b8:	4619      	mov	r1, r3
 80091ba:	4839      	ldr	r0, [pc, #228]	@ (80092a0 <printStatus+0x878>)
 80091bc:	f007 fdc6 	bl	8010d4c <iprintf>
        printf("C12OV:0x%X, ", IC[ic].statd.c_ov[11]);
 80091c0:	7bfb      	ldrb	r3, [r7, #15]
 80091c2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80091c6:	fb02 f303 	mul.w	r3, r2, r3
 80091ca:	683a      	ldr	r2, [r7, #0]
 80091cc:	4413      	add	r3, r2
 80091ce:	f893 30e7 	ldrb.w	r3, [r3, #231]	@ 0xe7
 80091d2:	4619      	mov	r1, r3
 80091d4:	4833      	ldr	r0, [pc, #204]	@ (80092a4 <printStatus+0x87c>)
 80091d6:	f007 fdb9 	bl	8010d4c <iprintf>
        printf("C13OV:0x%X, ", IC[ic].statd.c_ov[12]);
 80091da:	7bfb      	ldrb	r3, [r7, #15]
 80091dc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80091e0:	fb02 f303 	mul.w	r3, r2, r3
 80091e4:	683a      	ldr	r2, [r7, #0]
 80091e6:	4413      	add	r3, r2
 80091e8:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 80091ec:	4619      	mov	r1, r3
 80091ee:	482e      	ldr	r0, [pc, #184]	@ (80092a8 <printStatus+0x880>)
 80091f0:	f007 fdac 	bl	8010d4c <iprintf>
        printf("C14OV:0x%X, ", IC[ic].statd.c_ov[13]);
 80091f4:	7bfb      	ldrb	r3, [r7, #15]
 80091f6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80091fa:	fb02 f303 	mul.w	r3, r2, r3
 80091fe:	683a      	ldr	r2, [r7, #0]
 8009200:	4413      	add	r3, r2
 8009202:	f893 30e9 	ldrb.w	r3, [r3, #233]	@ 0xe9
 8009206:	4619      	mov	r1, r3
 8009208:	4828      	ldr	r0, [pc, #160]	@ (80092ac <printStatus+0x884>)
 800920a:	f007 fd9f 	bl	8010d4c <iprintf>
        printf("C15OV:0x%X, ", IC[ic].statd.c_ov[14]);
 800920e:	7bfb      	ldrb	r3, [r7, #15]
 8009210:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009214:	fb02 f303 	mul.w	r3, r2, r3
 8009218:	683a      	ldr	r2, [r7, #0]
 800921a:	4413      	add	r3, r2
 800921c:	f893 30ea 	ldrb.w	r3, [r3, #234]	@ 0xea
 8009220:	4619      	mov	r1, r3
 8009222:	4823      	ldr	r0, [pc, #140]	@ (80092b0 <printStatus+0x888>)
 8009224:	f007 fd92 	bl	8010d4c <iprintf>
        printf("C16OV:0x%X\n", IC[ic].statd.c_ov[15]);
 8009228:	7bfb      	ldrb	r3, [r7, #15]
 800922a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800922e:	fb02 f303 	mul.w	r3, r2, r3
 8009232:	e03f      	b.n	80092b4 <printStatus+0x88c>
 8009234:	08014cb4 	.word	0x08014cb4
 8009238:	08014cc0 	.word	0x08014cc0
 800923c:	08014ccc 	.word	0x08014ccc
 8009240:	08014cd8 	.word	0x08014cd8
 8009244:	08014ce4 	.word	0x08014ce4
 8009248:	08014cf0 	.word	0x08014cf0
 800924c:	08014cfc 	.word	0x08014cfc
 8009250:	08014d08 	.word	0x08014d08
 8009254:	08014d14 	.word	0x08014d14
 8009258:	08014d20 	.word	0x08014d20
 800925c:	08014d2c 	.word	0x08014d2c
 8009260:	08014d3c 	.word	0x08014d3c
 8009264:	08014d4c 	.word	0x08014d4c
 8009268:	08014d5c 	.word	0x08014d5c
 800926c:	08014d6c 	.word	0x08014d6c
 8009270:	08014d7c 	.word	0x08014d7c
 8009274:	08014d8c 	.word	0x08014d8c
 8009278:	08014d98 	.word	0x08014d98
 800927c:	08014da4 	.word	0x08014da4
 8009280:	08014db0 	.word	0x08014db0
 8009284:	08014dbc 	.word	0x08014dbc
 8009288:	08014dc8 	.word	0x08014dc8
 800928c:	08014dd4 	.word	0x08014dd4
 8009290:	08014de0 	.word	0x08014de0
 8009294:	08014dec 	.word	0x08014dec
 8009298:	08014df8 	.word	0x08014df8
 800929c:	08014e04 	.word	0x08014e04
 80092a0:	08014e14 	.word	0x08014e14
 80092a4:	08014e24 	.word	0x08014e24
 80092a8:	08014e34 	.word	0x08014e34
 80092ac:	08014e44 	.word	0x08014e44
 80092b0:	08014e54 	.word	0x08014e54
 80092b4:	683a      	ldr	r2, [r7, #0]
 80092b6:	4413      	add	r3, r2
 80092b8:	f893 30eb 	ldrb.w	r3, [r3, #235]	@ 0xeb
 80092bc:	4619      	mov	r1, r3
 80092be:	4847      	ldr	r0, [pc, #284]	@ (80093dc <printStatus+0x9b4>)
 80092c0:	f007 fd44 	bl	8010d4c <iprintf>

        printf("CTS:0x%X, ", IC[ic].statd.cts);
 80092c4:	7bfb      	ldrb	r3, [r7, #15]
 80092c6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80092ca:	fb02 f303 	mul.w	r3, r2, r3
 80092ce:	683a      	ldr	r2, [r7, #0]
 80092d0:	4413      	add	r3, r2
 80092d2:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 80092d6:	f3c3 1381 	ubfx	r3, r3, #6, #2
 80092da:	b2db      	uxtb	r3, r3
 80092dc:	4619      	mov	r1, r3
 80092de:	4840      	ldr	r0, [pc, #256]	@ (80093e0 <printStatus+0x9b8>)
 80092e0:	f007 fd34 	bl	8010d4c <iprintf>
        printf("CT:0x%X, ", IC[ic].statd.ct);
 80092e4:	7bfb      	ldrb	r3, [r7, #15]
 80092e6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80092ea:	fb02 f303 	mul.w	r3, r2, r3
 80092ee:	683a      	ldr	r2, [r7, #0]
 80092f0:	4413      	add	r3, r2
 80092f2:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 80092f6:	f3c3 0305 	ubfx	r3, r3, #0, #6
 80092fa:	b2db      	uxtb	r3, r3
 80092fc:	4619      	mov	r1, r3
 80092fe:	4839      	ldr	r0, [pc, #228]	@ (80093e4 <printStatus+0x9bc>)
 8009300:	f007 fd24 	bl	8010d4c <iprintf>
        printf("OC_CNTR:0x%X\n", IC[ic].statd.oc_cntr);
 8009304:	7bfb      	ldrb	r3, [r7, #15]
 8009306:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800930a:	fb02 f303 	mul.w	r3, r2, r3
 800930e:	683a      	ldr	r2, [r7, #0]
 8009310:	4413      	add	r3, r2
 8009312:	f893 30fd 	ldrb.w	r3, [r3, #253]	@ 0xfd
 8009316:	4619      	mov	r1, r3
 8009318:	4833      	ldr	r0, [pc, #204]	@ (80093e8 <printStatus+0x9c0>)
 800931a:	f007 fd17 	bl	8010d4c <iprintf>

        printf("CCount:%d, ", IC[ic].cccrc.cmd_cntr);
 800931e:	7bfb      	ldrb	r3, [r7, #15]
 8009320:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009324:	fb02 f303 	mul.w	r3, r2, r3
 8009328:	683a      	ldr	r2, [r7, #0]
 800932a:	4413      	add	r3, r2
 800932c:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8009330:	4619      	mov	r1, r3
 8009332:	482e      	ldr	r0, [pc, #184]	@ (80093ec <printStatus+0x9c4>)
 8009334:	f007 fd0a 	bl	8010d4c <iprintf>
        printf("PECError:%d\n\n", IC[ic].cccrc.stat_pec);
 8009338:	7bfb      	ldrb	r3, [r7, #15]
 800933a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800933e:	fb02 f303 	mul.w	r3, r2, r3
 8009342:	683a      	ldr	r2, [r7, #0]
 8009344:	4413      	add	r3, r2
 8009346:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 800934a:	4619      	mov	r1, r3
 800934c:	4828      	ldr	r0, [pc, #160]	@ (80093f0 <printStatus+0x9c8>)
 800934e:	f007 fcfd 	bl	8010d4c <iprintf>
 8009352:	f000 bc81 	b.w	8009c58 <printStatus+0x1230>
      }
      else if(grp == E)
 8009356:	797b      	ldrb	r3, [r7, #5]
 8009358:	2b05      	cmp	r3, #5
 800935a:	d151      	bne.n	8009400 <printStatus+0x9d8>
      {
        printf("Status E:\n");
 800935c:	4825      	ldr	r0, [pc, #148]	@ (80093f4 <printStatus+0x9cc>)
 800935e:	f007 fd65 	bl	8010e2c <puts>
        printf("GPI:0x%X, ", IC[ic].state.gpi);
 8009362:	7bfb      	ldrb	r3, [r7, #15]
 8009364:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009368:	fb02 f303 	mul.w	r3, r2, r3
 800936c:	683a      	ldr	r2, [r7, #0]
 800936e:	4413      	add	r3, r2
 8009370:	f8b3 30fe 	ldrh.w	r3, [r3, #254]	@ 0xfe
 8009374:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009378:	b29b      	uxth	r3, r3
 800937a:	4619      	mov	r1, r3
 800937c:	481e      	ldr	r0, [pc, #120]	@ (80093f8 <printStatus+0x9d0>)
 800937e:	f007 fce5 	bl	8010d4c <iprintf>
        printf("REV_ID:0x%X\n", IC[ic].state.rev);
 8009382:	7bfb      	ldrb	r3, [r7, #15]
 8009384:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009388:	fb02 f303 	mul.w	r3, r2, r3
 800938c:	683a      	ldr	r2, [r7, #0]
 800938e:	4413      	add	r3, r2
 8009390:	f893 30ff 	ldrb.w	r3, [r3, #255]	@ 0xff
 8009394:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8009398:	b2db      	uxtb	r3, r3
 800939a:	4619      	mov	r1, r3
 800939c:	4817      	ldr	r0, [pc, #92]	@ (80093fc <printStatus+0x9d4>)
 800939e:	f007 fcd5 	bl	8010d4c <iprintf>

        printf("CCount:%d, ", IC[ic].cccrc.cmd_cntr);
 80093a2:	7bfb      	ldrb	r3, [r7, #15]
 80093a4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80093a8:	fb02 f303 	mul.w	r3, r2, r3
 80093ac:	683a      	ldr	r2, [r7, #0]
 80093ae:	4413      	add	r3, r2
 80093b0:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 80093b4:	4619      	mov	r1, r3
 80093b6:	480d      	ldr	r0, [pc, #52]	@ (80093ec <printStatus+0x9c4>)
 80093b8:	f007 fcc8 	bl	8010d4c <iprintf>
        printf("PECError:%d\n\n", IC[ic].cccrc.stat_pec);
 80093bc:	7bfb      	ldrb	r3, [r7, #15]
 80093be:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80093c2:	fb02 f303 	mul.w	r3, r2, r3
 80093c6:	683a      	ldr	r2, [r7, #0]
 80093c8:	4413      	add	r3, r2
 80093ca:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 80093ce:	4619      	mov	r1, r3
 80093d0:	4807      	ldr	r0, [pc, #28]	@ (80093f0 <printStatus+0x9c8>)
 80093d2:	f007 fcbb 	bl	8010d4c <iprintf>
 80093d6:	f000 bc3f 	b.w	8009c58 <printStatus+0x1230>
 80093da:	bf00      	nop
 80093dc:	08014e64 	.word	0x08014e64
 80093e0:	08014e70 	.word	0x08014e70
 80093e4:	08014e7c 	.word	0x08014e7c
 80093e8:	08014e88 	.word	0x08014e88
 80093ec:	08014b70 	.word	0x08014b70
 80093f0:	08014a5c 	.word	0x08014a5c
 80093f4:	08014e98 	.word	0x08014e98
 80093f8:	08014ea4 	.word	0x08014ea4
 80093fc:	08014eb0 	.word	0x08014eb0
      }
      else if(grp == ALL_GRP)
 8009400:	797b      	ldrb	r3, [r7, #5]
 8009402:	2b00      	cmp	r3, #0
 8009404:	f040 8425 	bne.w	8009c52 <printStatus+0x122a>
      {
        printf("Status A:\n");
 8009408:	48cf      	ldr	r0, [pc, #828]	@ (8009748 <printStatus+0xd20>)
 800940a:	f007 fd0f 	bl	8010e2c <puts>
        voltage = getVoltage(IC[ic].stata.vref2);
 800940e:	7bfb      	ldrb	r3, [r7, #15]
 8009410:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009414:	fb02 f303 	mul.w	r3, r2, r3
 8009418:	683a      	ldr	r2, [r7, #0]
 800941a:	4413      	add	r3, r2
 800941c:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	@ 0xcc
 8009420:	4618      	mov	r0, r3
 8009422:	f000 fce5 	bl	8009df0 <getVoltage>
 8009426:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("VREF2:%fV, ", voltage);
 800942a:	68b8      	ldr	r0, [r7, #8]
 800942c:	f7f7 f894 	bl	8000558 <__aeabi_f2d>
 8009430:	4602      	mov	r2, r0
 8009432:	460b      	mov	r3, r1
 8009434:	48c5      	ldr	r0, [pc, #788]	@ (800974c <printStatus+0xd24>)
 8009436:	f007 fc89 	bl	8010d4c <iprintf>
        voltage = getVoltage(IC[ic].stata.vref3);
 800943a:	7bfb      	ldrb	r3, [r7, #15]
 800943c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009440:	fb02 f303 	mul.w	r3, r2, r3
 8009444:	683a      	ldr	r2, [r7, #0]
 8009446:	4413      	add	r3, r2
 8009448:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 800944c:	4618      	mov	r0, r3
 800944e:	f000 fccf 	bl	8009df0 <getVoltage>
 8009452:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("VREF3:%fV, ", voltage);
 8009456:	68b8      	ldr	r0, [r7, #8]
 8009458:	f7f7 f87e 	bl	8000558 <__aeabi_f2d>
 800945c:	4602      	mov	r2, r0
 800945e:	460b      	mov	r3, r1
 8009460:	48bb      	ldr	r0, [pc, #748]	@ (8009750 <printStatus+0xd28>)
 8009462:	f007 fc73 	bl	8010d4c <iprintf>
        voltage = getVoltage(IC[ic].stata.itmp);
 8009466:	7bfb      	ldrb	r3, [r7, #15]
 8009468:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800946c:	fb02 f303 	mul.w	r3, r2, r3
 8009470:	683a      	ldr	r2, [r7, #0]
 8009472:	4413      	add	r3, r2
 8009474:	f8b3 30ce 	ldrh.w	r3, [r3, #206]	@ 0xce
 8009478:	4618      	mov	r0, r3
 800947a:	f000 fcb9 	bl	8009df0 <getVoltage>
 800947e:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("ITMP:%fC\n\n", (voltage/0.0075)-273);
 8009482:	68b8      	ldr	r0, [r7, #8]
 8009484:	f7f7 f868 	bl	8000558 <__aeabi_f2d>
 8009488:	a3ab      	add	r3, pc, #684	@ (adr r3, 8009738 <printStatus+0xd10>)
 800948a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800948e:	f7f7 f9e5 	bl	800085c <__aeabi_ddiv>
 8009492:	4602      	mov	r2, r0
 8009494:	460b      	mov	r3, r1
 8009496:	4610      	mov	r0, r2
 8009498:	4619      	mov	r1, r3
 800949a:	a3a9      	add	r3, pc, #676	@ (adr r3, 8009740 <printStatus+0xd18>)
 800949c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094a0:	f7f6 fefa 	bl	8000298 <__aeabi_dsub>
 80094a4:	4602      	mov	r2, r0
 80094a6:	460b      	mov	r3, r1
 80094a8:	48aa      	ldr	r0, [pc, #680]	@ (8009754 <printStatus+0xd2c>)
 80094aa:	f007 fc4f 	bl	8010d4c <iprintf>

        printf("Status B:\n");
 80094ae:	48aa      	ldr	r0, [pc, #680]	@ (8009758 <printStatus+0xd30>)
 80094b0:	f007 fcbc 	bl	8010e2c <puts>
        voltage = getVoltage(IC[ic].statb.va);
 80094b4:	7bfb      	ldrb	r3, [r7, #15]
 80094b6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80094ba:	fb02 f303 	mul.w	r3, r2, r3
 80094be:	683a      	ldr	r2, [r7, #0]
 80094c0:	4413      	add	r3, r2
 80094c2:	f8b3 30d4 	ldrh.w	r3, [r3, #212]	@ 0xd4
 80094c6:	4618      	mov	r0, r3
 80094c8:	f000 fc92 	bl	8009df0 <getVoltage>
 80094cc:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("VA:%fV, ", voltage);
 80094d0:	68b8      	ldr	r0, [r7, #8]
 80094d2:	f7f7 f841 	bl	8000558 <__aeabi_f2d>
 80094d6:	4602      	mov	r2, r0
 80094d8:	460b      	mov	r3, r1
 80094da:	48a0      	ldr	r0, [pc, #640]	@ (800975c <printStatus+0xd34>)
 80094dc:	f007 fc36 	bl	8010d4c <iprintf>
        voltage = getVoltage(IC[ic].statb.vd);
 80094e0:	7bfb      	ldrb	r3, [r7, #15]
 80094e2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80094e6:	fb02 f303 	mul.w	r3, r2, r3
 80094ea:	683a      	ldr	r2, [r7, #0]
 80094ec:	4413      	add	r3, r2
 80094ee:	f8b3 30d2 	ldrh.w	r3, [r3, #210]	@ 0xd2
 80094f2:	4618      	mov	r0, r3
 80094f4:	f000 fc7c 	bl	8009df0 <getVoltage>
 80094f8:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("VD:%fV, ", voltage);
 80094fc:	68b8      	ldr	r0, [r7, #8]
 80094fe:	f7f7 f82b 	bl	8000558 <__aeabi_f2d>
 8009502:	4602      	mov	r2, r0
 8009504:	460b      	mov	r3, r1
 8009506:	4896      	ldr	r0, [pc, #600]	@ (8009760 <printStatus+0xd38>)
 8009508:	f007 fc20 	bl	8010d4c <iprintf>
        voltage = getVoltage(IC[ic].statb.vr4k);
 800950c:	7bfb      	ldrb	r3, [r7, #15]
 800950e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009512:	fb02 f303 	mul.w	r3, r2, r3
 8009516:	683a      	ldr	r2, [r7, #0]
 8009518:	4413      	add	r3, r2
 800951a:	f8b3 30d6 	ldrh.w	r3, [r3, #214]	@ 0xd6
 800951e:	4618      	mov	r0, r3
 8009520:	f000 fc66 	bl	8009df0 <getVoltage>
 8009524:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("VR4K:%fV\n\n", voltage);
 8009528:	68b8      	ldr	r0, [r7, #8]
 800952a:	f7f7 f815 	bl	8000558 <__aeabi_f2d>
 800952e:	4602      	mov	r2, r0
 8009530:	460b      	mov	r3, r1
 8009532:	488c      	ldr	r0, [pc, #560]	@ (8009764 <printStatus+0xd3c>)
 8009534:	f007 fc0a 	bl	8010d4c <iprintf>

        printf("Status C:\n");
 8009538:	488b      	ldr	r0, [pc, #556]	@ (8009768 <printStatus+0xd40>)
 800953a:	f007 fc77 	bl	8010e2c <puts>
        printf("CSFLT:0x%X, ", IC[ic].statc.cs_flt);
 800953e:	7bfb      	ldrb	r3, [r7, #15]
 8009540:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009544:	fb02 f303 	mul.w	r3, r2, r3
 8009548:	683a      	ldr	r2, [r7, #0]
 800954a:	4413      	add	r3, r2
 800954c:	f8b3 30d8 	ldrh.w	r3, [r3, #216]	@ 0xd8
 8009550:	4619      	mov	r1, r3
 8009552:	4886      	ldr	r0, [pc, #536]	@ (800976c <printStatus+0xd44>)
 8009554:	f007 fbfa 	bl	8010d4c <iprintf>

        printf("OTP2_MED:0x%X, ", IC[ic].statc.otp2_med);
 8009558:	7bfb      	ldrb	r3, [r7, #15]
 800955a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800955e:	fb02 f303 	mul.w	r3, r2, r3
 8009562:	683a      	ldr	r2, [r7, #0]
 8009564:	4413      	add	r3, r2
 8009566:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 800956a:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800956e:	b2db      	uxtb	r3, r3
 8009570:	4619      	mov	r1, r3
 8009572:	487f      	ldr	r0, [pc, #508]	@ (8009770 <printStatus+0xd48>)
 8009574:	f007 fbea 	bl	8010d4c <iprintf>
        printf("OTP2_ED:0x%X, ", IC[ic].statc.otp2_ed);
 8009578:	7bfb      	ldrb	r3, [r7, #15]
 800957a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800957e:	fb02 f303 	mul.w	r3, r2, r3
 8009582:	683a      	ldr	r2, [r7, #0]
 8009584:	4413      	add	r3, r2
 8009586:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 800958a:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800958e:	b2db      	uxtb	r3, r3
 8009590:	4619      	mov	r1, r3
 8009592:	4878      	ldr	r0, [pc, #480]	@ (8009774 <printStatus+0xd4c>)
 8009594:	f007 fbda 	bl	8010d4c <iprintf>
        printf("OTP1_MED:0x%X, ", IC[ic].statc.otp1_med);
 8009598:	7bfb      	ldrb	r3, [r7, #15]
 800959a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800959e:	fb02 f303 	mul.w	r3, r2, r3
 80095a2:	683a      	ldr	r2, [r7, #0]
 80095a4:	4413      	add	r3, r2
 80095a6:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 80095aa:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80095ae:	b2db      	uxtb	r3, r3
 80095b0:	4619      	mov	r1, r3
 80095b2:	4871      	ldr	r0, [pc, #452]	@ (8009778 <printStatus+0xd50>)
 80095b4:	f007 fbca 	bl	8010d4c <iprintf>
        printf("OTP1_ED:0x%X, ", IC[ic].statc.otp1_ed);
 80095b8:	7bfb      	ldrb	r3, [r7, #15]
 80095ba:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80095be:	fb02 f303 	mul.w	r3, r2, r3
 80095c2:	683a      	ldr	r2, [r7, #0]
 80095c4:	4413      	add	r3, r2
 80095c6:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 80095ca:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80095ce:	b2db      	uxtb	r3, r3
 80095d0:	4619      	mov	r1, r3
 80095d2:	486a      	ldr	r0, [pc, #424]	@ (800977c <printStatus+0xd54>)
 80095d4:	f007 fbba 	bl	8010d4c <iprintf>
        printf("VD_UV:0x%X, ", IC[ic].statc.vd_uv);
 80095d8:	7bfb      	ldrb	r3, [r7, #15]
 80095da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80095de:	fb02 f303 	mul.w	r3, r2, r3
 80095e2:	683a      	ldr	r2, [r7, #0]
 80095e4:	4413      	add	r3, r2
 80095e6:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 80095ea:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80095ee:	b2db      	uxtb	r3, r3
 80095f0:	4619      	mov	r1, r3
 80095f2:	4863      	ldr	r0, [pc, #396]	@ (8009780 <printStatus+0xd58>)
 80095f4:	f007 fbaa 	bl	8010d4c <iprintf>
        printf("VD_OV:0x%X, ", IC[ic].statc.vd_ov);
 80095f8:	7bfb      	ldrb	r3, [r7, #15]
 80095fa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80095fe:	fb02 f303 	mul.w	r3, r2, r3
 8009602:	683a      	ldr	r2, [r7, #0]
 8009604:	4413      	add	r3, r2
 8009606:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 800960a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800960e:	b2db      	uxtb	r3, r3
 8009610:	4619      	mov	r1, r3
 8009612:	485c      	ldr	r0, [pc, #368]	@ (8009784 <printStatus+0xd5c>)
 8009614:	f007 fb9a 	bl	8010d4c <iprintf>
        printf("VA_UV:0x%X, ", IC[ic].statc.va_uv);
 8009618:	7bfb      	ldrb	r3, [r7, #15]
 800961a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800961e:	fb02 f303 	mul.w	r3, r2, r3
 8009622:	683a      	ldr	r2, [r7, #0]
 8009624:	4413      	add	r3, r2
 8009626:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 800962a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800962e:	b2db      	uxtb	r3, r3
 8009630:	4619      	mov	r1, r3
 8009632:	4855      	ldr	r0, [pc, #340]	@ (8009788 <printStatus+0xd60>)
 8009634:	f007 fb8a 	bl	8010d4c <iprintf>
        printf("VA_OV:0x%X\n", IC[ic].statc.va_ov);
 8009638:	7bfb      	ldrb	r3, [r7, #15]
 800963a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800963e:	fb02 f303 	mul.w	r3, r2, r3
 8009642:	683a      	ldr	r2, [r7, #0]
 8009644:	4413      	add	r3, r2
 8009646:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 800964a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800964e:	b2db      	uxtb	r3, r3
 8009650:	4619      	mov	r1, r3
 8009652:	484e      	ldr	r0, [pc, #312]	@ (800978c <printStatus+0xd64>)
 8009654:	f007 fb7a 	bl	8010d4c <iprintf>

        printf("OSCCHK:0x%X, ", IC[ic].statc.oscchk);
 8009658:	7bfb      	ldrb	r3, [r7, #15]
 800965a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800965e:	fb02 f303 	mul.w	r3, r2, r3
 8009662:	683a      	ldr	r2, [r7, #0]
 8009664:	4413      	add	r3, r2
 8009666:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 800966a:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800966e:	b2db      	uxtb	r3, r3
 8009670:	4619      	mov	r1, r3
 8009672:	4847      	ldr	r0, [pc, #284]	@ (8009790 <printStatus+0xd68>)
 8009674:	f007 fb6a 	bl	8010d4c <iprintf>
        printf("TMODCHK:0x%X, ", IC[ic].statc.tmodchk);
 8009678:	7bfb      	ldrb	r3, [r7, #15]
 800967a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800967e:	fb02 f303 	mul.w	r3, r2, r3
 8009682:	683a      	ldr	r2, [r7, #0]
 8009684:	4413      	add	r3, r2
 8009686:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 800968a:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800968e:	b2db      	uxtb	r3, r3
 8009690:	4619      	mov	r1, r3
 8009692:	4840      	ldr	r0, [pc, #256]	@ (8009794 <printStatus+0xd6c>)
 8009694:	f007 fb5a 	bl	8010d4c <iprintf>
        printf("THSD:0x%X, ", IC[ic].statc.thsd);
 8009698:	7bfb      	ldrb	r3, [r7, #15]
 800969a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800969e:	fb02 f303 	mul.w	r3, r2, r3
 80096a2:	683a      	ldr	r2, [r7, #0]
 80096a4:	4413      	add	r3, r2
 80096a6:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 80096aa:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80096ae:	b2db      	uxtb	r3, r3
 80096b0:	4619      	mov	r1, r3
 80096b2:	4839      	ldr	r0, [pc, #228]	@ (8009798 <printStatus+0xd70>)
 80096b4:	f007 fb4a 	bl	8010d4c <iprintf>
        printf("SLEEP:0x%X, ", IC[ic].statc.sleep);
 80096b8:	7bfb      	ldrb	r3, [r7, #15]
 80096ba:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80096be:	fb02 f303 	mul.w	r3, r2, r3
 80096c2:	683a      	ldr	r2, [r7, #0]
 80096c4:	4413      	add	r3, r2
 80096c6:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 80096ca:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80096ce:	b2db      	uxtb	r3, r3
 80096d0:	4619      	mov	r1, r3
 80096d2:	4832      	ldr	r0, [pc, #200]	@ (800979c <printStatus+0xd74>)
 80096d4:	f007 fb3a 	bl	8010d4c <iprintf>
        printf("SPIFLT:0x%X, ", IC[ic].statc.spiflt);
 80096d8:	7bfb      	ldrb	r3, [r7, #15]
 80096da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80096de:	fb02 f303 	mul.w	r3, r2, r3
 80096e2:	683a      	ldr	r2, [r7, #0]
 80096e4:	4413      	add	r3, r2
 80096e6:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 80096ea:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80096ee:	b2db      	uxtb	r3, r3
 80096f0:	4619      	mov	r1, r3
 80096f2:	482b      	ldr	r0, [pc, #172]	@ (80097a0 <printStatus+0xd78>)
 80096f4:	f007 fb2a 	bl	8010d4c <iprintf>
        printf("COMP:0x%X, ", IC[ic].statc.comp);
 80096f8:	7bfb      	ldrb	r3, [r7, #15]
 80096fa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80096fe:	fb02 f303 	mul.w	r3, r2, r3
 8009702:	683a      	ldr	r2, [r7, #0]
 8009704:	4413      	add	r3, r2
 8009706:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 800970a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800970e:	b2db      	uxtb	r3, r3
 8009710:	4619      	mov	r1, r3
 8009712:	4824      	ldr	r0, [pc, #144]	@ (80097a4 <printStatus+0xd7c>)
 8009714:	f007 fb1a 	bl	8010d4c <iprintf>
        printf("VDEL:0x%X, ", IC[ic].statc.vdel);
 8009718:	7bfb      	ldrb	r3, [r7, #15]
 800971a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800971e:	fb02 f303 	mul.w	r3, r2, r3
 8009722:	683a      	ldr	r2, [r7, #0]
 8009724:	4413      	add	r3, r2
 8009726:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 800972a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800972e:	b2db      	uxtb	r3, r3
 8009730:	4619      	mov	r1, r3
 8009732:	e039      	b.n	80097a8 <printStatus+0xd80>
 8009734:	f3af 8000 	nop.w
 8009738:	eb851eb8 	.word	0xeb851eb8
 800973c:	3f7eb851 	.word	0x3f7eb851
 8009740:	00000000 	.word	0x00000000
 8009744:	40711000 	.word	0x40711000
 8009748:	08014b40 	.word	0x08014b40
 800974c:	08014b4c 	.word	0x08014b4c
 8009750:	08014b58 	.word	0x08014b58
 8009754:	08014ec0 	.word	0x08014ec0
 8009758:	08014b7c 	.word	0x08014b7c
 800975c:	08014b88 	.word	0x08014b88
 8009760:	08014b94 	.word	0x08014b94
 8009764:	08014ecc 	.word	0x08014ecc
 8009768:	08014bac 	.word	0x08014bac
 800976c:	08014bb8 	.word	0x08014bb8
 8009770:	08014bc8 	.word	0x08014bc8
 8009774:	08014bd8 	.word	0x08014bd8
 8009778:	08014ed8 	.word	0x08014ed8
 800977c:	08014bf8 	.word	0x08014bf8
 8009780:	08014c08 	.word	0x08014c08
 8009784:	08014c18 	.word	0x08014c18
 8009788:	08014c28 	.word	0x08014c28
 800978c:	08014c38 	.word	0x08014c38
 8009790:	08014c44 	.word	0x08014c44
 8009794:	08014c54 	.word	0x08014c54
 8009798:	08014c64 	.word	0x08014c64
 800979c:	08014c70 	.word	0x08014c70
 80097a0:	08014c80 	.word	0x08014c80
 80097a4:	08014c90 	.word	0x08014c90
 80097a8:	48cc      	ldr	r0, [pc, #816]	@ (8009adc <printStatus+0x10b4>)
 80097aa:	f007 facf 	bl	8010d4c <iprintf>
        printf("VDE:0x%X\n\n", IC[ic].statc.vde);
 80097ae:	7bfb      	ldrb	r3, [r7, #15]
 80097b0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80097b4:	fb02 f303 	mul.w	r3, r2, r3
 80097b8:	683a      	ldr	r2, [r7, #0]
 80097ba:	4413      	add	r3, r2
 80097bc:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 80097c0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80097c4:	b2db      	uxtb	r3, r3
 80097c6:	4619      	mov	r1, r3
 80097c8:	48c5      	ldr	r0, [pc, #788]	@ (8009ae0 <printStatus+0x10b8>)
 80097ca:	f007 fabf 	bl	8010d4c <iprintf>

        printf("Status D:\n");
 80097ce:	48c5      	ldr	r0, [pc, #788]	@ (8009ae4 <printStatus+0x10bc>)
 80097d0:	f007 fb2c 	bl	8010e2c <puts>
        printf("C1UV:0x%X, ", IC[ic].statd.c_uv[0]);
 80097d4:	7bfb      	ldrb	r3, [r7, #15]
 80097d6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80097da:	fb02 f303 	mul.w	r3, r2, r3
 80097de:	683a      	ldr	r2, [r7, #0]
 80097e0:	4413      	add	r3, r2
 80097e2:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
 80097e6:	4619      	mov	r1, r3
 80097e8:	48bf      	ldr	r0, [pc, #764]	@ (8009ae8 <printStatus+0x10c0>)
 80097ea:	f007 faaf 	bl	8010d4c <iprintf>
        printf("C2UV:0x%X, ", IC[ic].statd.c_uv[1]);
 80097ee:	7bfb      	ldrb	r3, [r7, #15]
 80097f0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80097f4:	fb02 f303 	mul.w	r3, r2, r3
 80097f8:	683a      	ldr	r2, [r7, #0]
 80097fa:	4413      	add	r3, r2
 80097fc:	f893 30ed 	ldrb.w	r3, [r3, #237]	@ 0xed
 8009800:	4619      	mov	r1, r3
 8009802:	48ba      	ldr	r0, [pc, #744]	@ (8009aec <printStatus+0x10c4>)
 8009804:	f007 faa2 	bl	8010d4c <iprintf>
        printf("C3UV:0x%X, ", IC[ic].statd.c_uv[2]);
 8009808:	7bfb      	ldrb	r3, [r7, #15]
 800980a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800980e:	fb02 f303 	mul.w	r3, r2, r3
 8009812:	683a      	ldr	r2, [r7, #0]
 8009814:	4413      	add	r3, r2
 8009816:	f893 30ee 	ldrb.w	r3, [r3, #238]	@ 0xee
 800981a:	4619      	mov	r1, r3
 800981c:	48b4      	ldr	r0, [pc, #720]	@ (8009af0 <printStatus+0x10c8>)
 800981e:	f007 fa95 	bl	8010d4c <iprintf>
        printf("C4UV:0x%X, ", IC[ic].statd.c_uv[3]);
 8009822:	7bfb      	ldrb	r3, [r7, #15]
 8009824:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009828:	fb02 f303 	mul.w	r3, r2, r3
 800982c:	683a      	ldr	r2, [r7, #0]
 800982e:	4413      	add	r3, r2
 8009830:	f893 30ef 	ldrb.w	r3, [r3, #239]	@ 0xef
 8009834:	4619      	mov	r1, r3
 8009836:	48af      	ldr	r0, [pc, #700]	@ (8009af4 <printStatus+0x10cc>)
 8009838:	f007 fa88 	bl	8010d4c <iprintf>
        printf("C5UV:0x%X, ", IC[ic].statd.c_uv[4]);
 800983c:	7bfb      	ldrb	r3, [r7, #15]
 800983e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009842:	fb02 f303 	mul.w	r3, r2, r3
 8009846:	683a      	ldr	r2, [r7, #0]
 8009848:	4413      	add	r3, r2
 800984a:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800984e:	4619      	mov	r1, r3
 8009850:	48a9      	ldr	r0, [pc, #676]	@ (8009af8 <printStatus+0x10d0>)
 8009852:	f007 fa7b 	bl	8010d4c <iprintf>
        printf("C6UV:0x%X, ", IC[ic].statd.c_uv[5]);
 8009856:	7bfb      	ldrb	r3, [r7, #15]
 8009858:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800985c:	fb02 f303 	mul.w	r3, r2, r3
 8009860:	683a      	ldr	r2, [r7, #0]
 8009862:	4413      	add	r3, r2
 8009864:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
 8009868:	4619      	mov	r1, r3
 800986a:	48a4      	ldr	r0, [pc, #656]	@ (8009afc <printStatus+0x10d4>)
 800986c:	f007 fa6e 	bl	8010d4c <iprintf>
        printf("C7UV:0x%X, ", IC[ic].statd.c_uv[6]);
 8009870:	7bfb      	ldrb	r3, [r7, #15]
 8009872:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009876:	fb02 f303 	mul.w	r3, r2, r3
 800987a:	683a      	ldr	r2, [r7, #0]
 800987c:	4413      	add	r3, r2
 800987e:	f893 30f2 	ldrb.w	r3, [r3, #242]	@ 0xf2
 8009882:	4619      	mov	r1, r3
 8009884:	489e      	ldr	r0, [pc, #632]	@ (8009b00 <printStatus+0x10d8>)
 8009886:	f007 fa61 	bl	8010d4c <iprintf>
        printf("C8UV:0x%X, ", IC[ic].statd.c_uv[7]);
 800988a:	7bfb      	ldrb	r3, [r7, #15]
 800988c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009890:	fb02 f303 	mul.w	r3, r2, r3
 8009894:	683a      	ldr	r2, [r7, #0]
 8009896:	4413      	add	r3, r2
 8009898:	f893 30f3 	ldrb.w	r3, [r3, #243]	@ 0xf3
 800989c:	4619      	mov	r1, r3
 800989e:	4899      	ldr	r0, [pc, #612]	@ (8009b04 <printStatus+0x10dc>)
 80098a0:	f007 fa54 	bl	8010d4c <iprintf>
        printf("C9UV:0x%X, ", IC[ic].statd.c_uv[8]);
 80098a4:	7bfb      	ldrb	r3, [r7, #15]
 80098a6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80098aa:	fb02 f303 	mul.w	r3, r2, r3
 80098ae:	683a      	ldr	r2, [r7, #0]
 80098b0:	4413      	add	r3, r2
 80098b2:	f893 30f4 	ldrb.w	r3, [r3, #244]	@ 0xf4
 80098b6:	4619      	mov	r1, r3
 80098b8:	4893      	ldr	r0, [pc, #588]	@ (8009b08 <printStatus+0x10e0>)
 80098ba:	f007 fa47 	bl	8010d4c <iprintf>
        printf("C10UV:0x%X, ", IC[ic].statd.c_uv[9]);
 80098be:	7bfb      	ldrb	r3, [r7, #15]
 80098c0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80098c4:	fb02 f303 	mul.w	r3, r2, r3
 80098c8:	683a      	ldr	r2, [r7, #0]
 80098ca:	4413      	add	r3, r2
 80098cc:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 80098d0:	4619      	mov	r1, r3
 80098d2:	488e      	ldr	r0, [pc, #568]	@ (8009b0c <printStatus+0x10e4>)
 80098d4:	f007 fa3a 	bl	8010d4c <iprintf>
        printf("C11UV:0x%X, ", IC[ic].statd.c_uv[10]);
 80098d8:	7bfb      	ldrb	r3, [r7, #15]
 80098da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80098de:	fb02 f303 	mul.w	r3, r2, r3
 80098e2:	683a      	ldr	r2, [r7, #0]
 80098e4:	4413      	add	r3, r2
 80098e6:	f893 30f6 	ldrb.w	r3, [r3, #246]	@ 0xf6
 80098ea:	4619      	mov	r1, r3
 80098ec:	4888      	ldr	r0, [pc, #544]	@ (8009b10 <printStatus+0x10e8>)
 80098ee:	f007 fa2d 	bl	8010d4c <iprintf>
        printf("C12UV:0x%X, ", IC[ic].statd.c_uv[11]);
 80098f2:	7bfb      	ldrb	r3, [r7, #15]
 80098f4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80098f8:	fb02 f303 	mul.w	r3, r2, r3
 80098fc:	683a      	ldr	r2, [r7, #0]
 80098fe:	4413      	add	r3, r2
 8009900:	f893 30f7 	ldrb.w	r3, [r3, #247]	@ 0xf7
 8009904:	4619      	mov	r1, r3
 8009906:	4883      	ldr	r0, [pc, #524]	@ (8009b14 <printStatus+0x10ec>)
 8009908:	f007 fa20 	bl	8010d4c <iprintf>
        printf("C13UV:0x%X, ", IC[ic].statd.c_uv[12]);
 800990c:	7bfb      	ldrb	r3, [r7, #15]
 800990e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009912:	fb02 f303 	mul.w	r3, r2, r3
 8009916:	683a      	ldr	r2, [r7, #0]
 8009918:	4413      	add	r3, r2
 800991a:	f893 30f8 	ldrb.w	r3, [r3, #248]	@ 0xf8
 800991e:	4619      	mov	r1, r3
 8009920:	487d      	ldr	r0, [pc, #500]	@ (8009b18 <printStatus+0x10f0>)
 8009922:	f007 fa13 	bl	8010d4c <iprintf>
        printf("C14UV:0x%X, ", IC[ic].statd.c_uv[13]);
 8009926:	7bfb      	ldrb	r3, [r7, #15]
 8009928:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800992c:	fb02 f303 	mul.w	r3, r2, r3
 8009930:	683a      	ldr	r2, [r7, #0]
 8009932:	4413      	add	r3, r2
 8009934:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8009938:	4619      	mov	r1, r3
 800993a:	4878      	ldr	r0, [pc, #480]	@ (8009b1c <printStatus+0x10f4>)
 800993c:	f007 fa06 	bl	8010d4c <iprintf>
        printf("C15UV:0x%X, ", IC[ic].statd.c_uv[14]);
 8009940:	7bfb      	ldrb	r3, [r7, #15]
 8009942:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009946:	fb02 f303 	mul.w	r3, r2, r3
 800994a:	683a      	ldr	r2, [r7, #0]
 800994c:	4413      	add	r3, r2
 800994e:	f893 30fa 	ldrb.w	r3, [r3, #250]	@ 0xfa
 8009952:	4619      	mov	r1, r3
 8009954:	4872      	ldr	r0, [pc, #456]	@ (8009b20 <printStatus+0x10f8>)
 8009956:	f007 f9f9 	bl	8010d4c <iprintf>
        printf("C16UV:0x%X\n", IC[ic].statd.c_uv[15]);
 800995a:	7bfb      	ldrb	r3, [r7, #15]
 800995c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009960:	fb02 f303 	mul.w	r3, r2, r3
 8009964:	683a      	ldr	r2, [r7, #0]
 8009966:	4413      	add	r3, r2
 8009968:	f893 30fb 	ldrb.w	r3, [r3, #251]	@ 0xfb
 800996c:	4619      	mov	r1, r3
 800996e:	486d      	ldr	r0, [pc, #436]	@ (8009b24 <printStatus+0x10fc>)
 8009970:	f007 f9ec 	bl	8010d4c <iprintf>

        printf("C1OV:0x%X, ", IC[ic].statd.c_ov[0]);
 8009974:	7bfb      	ldrb	r3, [r7, #15]
 8009976:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800997a:	fb02 f303 	mul.w	r3, r2, r3
 800997e:	683a      	ldr	r2, [r7, #0]
 8009980:	4413      	add	r3, r2
 8009982:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8009986:	4619      	mov	r1, r3
 8009988:	4867      	ldr	r0, [pc, #412]	@ (8009b28 <printStatus+0x1100>)
 800998a:	f007 f9df 	bl	8010d4c <iprintf>
        printf("C2OV:0x%X, ", IC[ic].statd.c_ov[1]);
 800998e:	7bfb      	ldrb	r3, [r7, #15]
 8009990:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009994:	fb02 f303 	mul.w	r3, r2, r3
 8009998:	683a      	ldr	r2, [r7, #0]
 800999a:	4413      	add	r3, r2
 800999c:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 80099a0:	4619      	mov	r1, r3
 80099a2:	4862      	ldr	r0, [pc, #392]	@ (8009b2c <printStatus+0x1104>)
 80099a4:	f007 f9d2 	bl	8010d4c <iprintf>
        printf("C3OV:0x%X, ", IC[ic].statd.c_ov[2]);
 80099a8:	7bfb      	ldrb	r3, [r7, #15]
 80099aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80099ae:	fb02 f303 	mul.w	r3, r2, r3
 80099b2:	683a      	ldr	r2, [r7, #0]
 80099b4:	4413      	add	r3, r2
 80099b6:	f893 30de 	ldrb.w	r3, [r3, #222]	@ 0xde
 80099ba:	4619      	mov	r1, r3
 80099bc:	485c      	ldr	r0, [pc, #368]	@ (8009b30 <printStatus+0x1108>)
 80099be:	f007 f9c5 	bl	8010d4c <iprintf>
        printf("C4OV:0x%X, ", IC[ic].statd.c_ov[3]);
 80099c2:	7bfb      	ldrb	r3, [r7, #15]
 80099c4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80099c8:	fb02 f303 	mul.w	r3, r2, r3
 80099cc:	683a      	ldr	r2, [r7, #0]
 80099ce:	4413      	add	r3, r2
 80099d0:	f893 30df 	ldrb.w	r3, [r3, #223]	@ 0xdf
 80099d4:	4619      	mov	r1, r3
 80099d6:	4857      	ldr	r0, [pc, #348]	@ (8009b34 <printStatus+0x110c>)
 80099d8:	f007 f9b8 	bl	8010d4c <iprintf>
        printf("C5OV:0x%X, ", IC[ic].statd.c_ov[4]);
 80099dc:	7bfb      	ldrb	r3, [r7, #15]
 80099de:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80099e2:	fb02 f303 	mul.w	r3, r2, r3
 80099e6:	683a      	ldr	r2, [r7, #0]
 80099e8:	4413      	add	r3, r2
 80099ea:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 80099ee:	4619      	mov	r1, r3
 80099f0:	4851      	ldr	r0, [pc, #324]	@ (8009b38 <printStatus+0x1110>)
 80099f2:	f007 f9ab 	bl	8010d4c <iprintf>
        printf("C6OV:0x%X, ", IC[ic].statd.c_ov[5]);
 80099f6:	7bfb      	ldrb	r3, [r7, #15]
 80099f8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80099fc:	fb02 f303 	mul.w	r3, r2, r3
 8009a00:	683a      	ldr	r2, [r7, #0]
 8009a02:	4413      	add	r3, r2
 8009a04:	f893 30e1 	ldrb.w	r3, [r3, #225]	@ 0xe1
 8009a08:	4619      	mov	r1, r3
 8009a0a:	484c      	ldr	r0, [pc, #304]	@ (8009b3c <printStatus+0x1114>)
 8009a0c:	f007 f99e 	bl	8010d4c <iprintf>
        printf("C7OV:0x%X, ", IC[ic].statd.c_ov[6]);
 8009a10:	7bfb      	ldrb	r3, [r7, #15]
 8009a12:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009a16:	fb02 f303 	mul.w	r3, r2, r3
 8009a1a:	683a      	ldr	r2, [r7, #0]
 8009a1c:	4413      	add	r3, r2
 8009a1e:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 8009a22:	4619      	mov	r1, r3
 8009a24:	4846      	ldr	r0, [pc, #280]	@ (8009b40 <printStatus+0x1118>)
 8009a26:	f007 f991 	bl	8010d4c <iprintf>
        printf("C8OV:0x%X, ", IC[ic].statd.c_ov[7]);
 8009a2a:	7bfb      	ldrb	r3, [r7, #15]
 8009a2c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009a30:	fb02 f303 	mul.w	r3, r2, r3
 8009a34:	683a      	ldr	r2, [r7, #0]
 8009a36:	4413      	add	r3, r2
 8009a38:	f893 30e3 	ldrb.w	r3, [r3, #227]	@ 0xe3
 8009a3c:	4619      	mov	r1, r3
 8009a3e:	4841      	ldr	r0, [pc, #260]	@ (8009b44 <printStatus+0x111c>)
 8009a40:	f007 f984 	bl	8010d4c <iprintf>
        printf("C9OV:0x%X, ", IC[ic].statd.c_ov[8]);
 8009a44:	7bfb      	ldrb	r3, [r7, #15]
 8009a46:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009a4a:	fb02 f303 	mul.w	r3, r2, r3
 8009a4e:	683a      	ldr	r2, [r7, #0]
 8009a50:	4413      	add	r3, r2
 8009a52:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8009a56:	4619      	mov	r1, r3
 8009a58:	483b      	ldr	r0, [pc, #236]	@ (8009b48 <printStatus+0x1120>)
 8009a5a:	f007 f977 	bl	8010d4c <iprintf>
        printf("C10OV:0x%X, ", IC[ic].statd.c_ov[9]);
 8009a5e:	7bfb      	ldrb	r3, [r7, #15]
 8009a60:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009a64:	fb02 f303 	mul.w	r3, r2, r3
 8009a68:	683a      	ldr	r2, [r7, #0]
 8009a6a:	4413      	add	r3, r2
 8009a6c:	f893 30e5 	ldrb.w	r3, [r3, #229]	@ 0xe5
 8009a70:	4619      	mov	r1, r3
 8009a72:	4836      	ldr	r0, [pc, #216]	@ (8009b4c <printStatus+0x1124>)
 8009a74:	f007 f96a 	bl	8010d4c <iprintf>
        printf("C11OV:0x%X, ", IC[ic].statd.c_ov[10]);
 8009a78:	7bfb      	ldrb	r3, [r7, #15]
 8009a7a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009a7e:	fb02 f303 	mul.w	r3, r2, r3
 8009a82:	683a      	ldr	r2, [r7, #0]
 8009a84:	4413      	add	r3, r2
 8009a86:	f893 30e6 	ldrb.w	r3, [r3, #230]	@ 0xe6
 8009a8a:	4619      	mov	r1, r3
 8009a8c:	4830      	ldr	r0, [pc, #192]	@ (8009b50 <printStatus+0x1128>)
 8009a8e:	f007 f95d 	bl	8010d4c <iprintf>
        printf("C12OV:0x%X, ", IC[ic].statd.c_ov[11]);
 8009a92:	7bfb      	ldrb	r3, [r7, #15]
 8009a94:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009a98:	fb02 f303 	mul.w	r3, r2, r3
 8009a9c:	683a      	ldr	r2, [r7, #0]
 8009a9e:	4413      	add	r3, r2
 8009aa0:	f893 30e7 	ldrb.w	r3, [r3, #231]	@ 0xe7
 8009aa4:	4619      	mov	r1, r3
 8009aa6:	482b      	ldr	r0, [pc, #172]	@ (8009b54 <printStatus+0x112c>)
 8009aa8:	f007 f950 	bl	8010d4c <iprintf>
        printf("C13OV:0x%X, ", IC[ic].statd.c_ov[12]);
 8009aac:	7bfb      	ldrb	r3, [r7, #15]
 8009aae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009ab2:	fb02 f303 	mul.w	r3, r2, r3
 8009ab6:	683a      	ldr	r2, [r7, #0]
 8009ab8:	4413      	add	r3, r2
 8009aba:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8009abe:	4619      	mov	r1, r3
 8009ac0:	4825      	ldr	r0, [pc, #148]	@ (8009b58 <printStatus+0x1130>)
 8009ac2:	f007 f943 	bl	8010d4c <iprintf>
        printf("C14OV:0x%X, ", IC[ic].statd.c_ov[13]);
 8009ac6:	7bfb      	ldrb	r3, [r7, #15]
 8009ac8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009acc:	fb02 f303 	mul.w	r3, r2, r3
 8009ad0:	683a      	ldr	r2, [r7, #0]
 8009ad2:	4413      	add	r3, r2
 8009ad4:	f893 30e9 	ldrb.w	r3, [r3, #233]	@ 0xe9
 8009ad8:	4619      	mov	r1, r3
 8009ada:	e03f      	b.n	8009b5c <printStatus+0x1134>
 8009adc:	08014c9c 	.word	0x08014c9c
 8009ae0:	08014ee8 	.word	0x08014ee8
 8009ae4:	08014cb4 	.word	0x08014cb4
 8009ae8:	08014cc0 	.word	0x08014cc0
 8009aec:	08014ccc 	.word	0x08014ccc
 8009af0:	08014cd8 	.word	0x08014cd8
 8009af4:	08014ce4 	.word	0x08014ce4
 8009af8:	08014cf0 	.word	0x08014cf0
 8009afc:	08014cfc 	.word	0x08014cfc
 8009b00:	08014d08 	.word	0x08014d08
 8009b04:	08014d14 	.word	0x08014d14
 8009b08:	08014d20 	.word	0x08014d20
 8009b0c:	08014d2c 	.word	0x08014d2c
 8009b10:	08014d3c 	.word	0x08014d3c
 8009b14:	08014d4c 	.word	0x08014d4c
 8009b18:	08014d5c 	.word	0x08014d5c
 8009b1c:	08014d6c 	.word	0x08014d6c
 8009b20:	08014d7c 	.word	0x08014d7c
 8009b24:	08014d8c 	.word	0x08014d8c
 8009b28:	08014d98 	.word	0x08014d98
 8009b2c:	08014da4 	.word	0x08014da4
 8009b30:	08014db0 	.word	0x08014db0
 8009b34:	08014dbc 	.word	0x08014dbc
 8009b38:	08014dc8 	.word	0x08014dc8
 8009b3c:	08014dd4 	.word	0x08014dd4
 8009b40:	08014de0 	.word	0x08014de0
 8009b44:	08014dec 	.word	0x08014dec
 8009b48:	08014df8 	.word	0x08014df8
 8009b4c:	08014e04 	.word	0x08014e04
 8009b50:	08014e14 	.word	0x08014e14
 8009b54:	08014e24 	.word	0x08014e24
 8009b58:	08014e34 	.word	0x08014e34
 8009b5c:	4845      	ldr	r0, [pc, #276]	@ (8009c74 <printStatus+0x124c>)
 8009b5e:	f007 f8f5 	bl	8010d4c <iprintf>
        printf("C15OV:0x%X, ", IC[ic].statd.c_ov[14]);
 8009b62:	7bfb      	ldrb	r3, [r7, #15]
 8009b64:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009b68:	fb02 f303 	mul.w	r3, r2, r3
 8009b6c:	683a      	ldr	r2, [r7, #0]
 8009b6e:	4413      	add	r3, r2
 8009b70:	f893 30ea 	ldrb.w	r3, [r3, #234]	@ 0xea
 8009b74:	4619      	mov	r1, r3
 8009b76:	4840      	ldr	r0, [pc, #256]	@ (8009c78 <printStatus+0x1250>)
 8009b78:	f007 f8e8 	bl	8010d4c <iprintf>
        printf("C16OV:0x%X\n", IC[ic].statd.c_ov[15]);
 8009b7c:	7bfb      	ldrb	r3, [r7, #15]
 8009b7e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009b82:	fb02 f303 	mul.w	r3, r2, r3
 8009b86:	683a      	ldr	r2, [r7, #0]
 8009b88:	4413      	add	r3, r2
 8009b8a:	f893 30eb 	ldrb.w	r3, [r3, #235]	@ 0xeb
 8009b8e:	4619      	mov	r1, r3
 8009b90:	483a      	ldr	r0, [pc, #232]	@ (8009c7c <printStatus+0x1254>)
 8009b92:	f007 f8db 	bl	8010d4c <iprintf>

        printf("CTS:0x%X, ", IC[ic].statd.cts);
 8009b96:	7bfb      	ldrb	r3, [r7, #15]
 8009b98:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009b9c:	fb02 f303 	mul.w	r3, r2, r3
 8009ba0:	683a      	ldr	r2, [r7, #0]
 8009ba2:	4413      	add	r3, r2
 8009ba4:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8009ba8:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8009bac:	b2db      	uxtb	r3, r3
 8009bae:	4619      	mov	r1, r3
 8009bb0:	4833      	ldr	r0, [pc, #204]	@ (8009c80 <printStatus+0x1258>)
 8009bb2:	f007 f8cb 	bl	8010d4c <iprintf>
        printf("CT:0x%X\n\n", IC[ic].statd.ct);
 8009bb6:	7bfb      	ldrb	r3, [r7, #15]
 8009bb8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009bbc:	fb02 f303 	mul.w	r3, r2, r3
 8009bc0:	683a      	ldr	r2, [r7, #0]
 8009bc2:	4413      	add	r3, r2
 8009bc4:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8009bc8:	f3c3 0305 	ubfx	r3, r3, #0, #6
 8009bcc:	b2db      	uxtb	r3, r3
 8009bce:	4619      	mov	r1, r3
 8009bd0:	482c      	ldr	r0, [pc, #176]	@ (8009c84 <printStatus+0x125c>)
 8009bd2:	f007 f8bb 	bl	8010d4c <iprintf>

        printf("Status E:\n");
 8009bd6:	482c      	ldr	r0, [pc, #176]	@ (8009c88 <printStatus+0x1260>)
 8009bd8:	f007 f928 	bl	8010e2c <puts>
        printf("GPI:0x%X, ", IC[ic].state.gpi);
 8009bdc:	7bfb      	ldrb	r3, [r7, #15]
 8009bde:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009be2:	fb02 f303 	mul.w	r3, r2, r3
 8009be6:	683a      	ldr	r2, [r7, #0]
 8009be8:	4413      	add	r3, r2
 8009bea:	f8b3 30fe 	ldrh.w	r3, [r3, #254]	@ 0xfe
 8009bee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009bf2:	b29b      	uxth	r3, r3
 8009bf4:	4619      	mov	r1, r3
 8009bf6:	4825      	ldr	r0, [pc, #148]	@ (8009c8c <printStatus+0x1264>)
 8009bf8:	f007 f8a8 	bl	8010d4c <iprintf>
        printf("REV_ID:0x%X\n\n", IC[ic].state.rev);
 8009bfc:	7bfb      	ldrb	r3, [r7, #15]
 8009bfe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009c02:	fb02 f303 	mul.w	r3, r2, r3
 8009c06:	683a      	ldr	r2, [r7, #0]
 8009c08:	4413      	add	r3, r2
 8009c0a:	f893 30ff 	ldrb.w	r3, [r3, #255]	@ 0xff
 8009c0e:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8009c12:	b2db      	uxtb	r3, r3
 8009c14:	4619      	mov	r1, r3
 8009c16:	481e      	ldr	r0, [pc, #120]	@ (8009c90 <printStatus+0x1268>)
 8009c18:	f007 f898 	bl	8010d4c <iprintf>

        printf("CCount:%d, ", IC[ic].cccrc.cmd_cntr);
 8009c1c:	7bfb      	ldrb	r3, [r7, #15]
 8009c1e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009c22:	fb02 f303 	mul.w	r3, r2, r3
 8009c26:	683a      	ldr	r2, [r7, #0]
 8009c28:	4413      	add	r3, r2
 8009c2a:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8009c2e:	4619      	mov	r1, r3
 8009c30:	4818      	ldr	r0, [pc, #96]	@ (8009c94 <printStatus+0x126c>)
 8009c32:	f007 f88b 	bl	8010d4c <iprintf>
        printf("PECError:%d\n\n", IC[ic].cccrc.stat_pec);
 8009c36:	7bfb      	ldrb	r3, [r7, #15]
 8009c38:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009c3c:	fb02 f303 	mul.w	r3, r2, r3
 8009c40:	683a      	ldr	r2, [r7, #0]
 8009c42:	4413      	add	r3, r2
 8009c44:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 8009c48:	4619      	mov	r1, r3
 8009c4a:	4813      	ldr	r0, [pc, #76]	@ (8009c98 <printStatus+0x1270>)
 8009c4c:	f007 f87e 	bl	8010d4c <iprintf>
 8009c50:	e002      	b.n	8009c58 <printStatus+0x1230>
      }
      else{ printf("Wrong Register Group Select\n"); }
 8009c52:	4812      	ldr	r0, [pc, #72]	@ (8009c9c <printStatus+0x1274>)
 8009c54:	f007 f8ea 	bl	8010e2c <puts>
  for(uint8_t ic = 0; ic < tIC; ic++)
 8009c58:	7bfb      	ldrb	r3, [r7, #15]
 8009c5a:	3301      	adds	r3, #1
 8009c5c:	73fb      	strb	r3, [r7, #15]
 8009c5e:	7bfa      	ldrb	r2, [r7, #15]
 8009c60:	79fb      	ldrb	r3, [r7, #7]
 8009c62:	429a      	cmp	r2, r3
 8009c64:	f4fe aef0 	bcc.w	8008a48 <printStatus+0x20>
    }
  }
}
 8009c68:	bf00      	nop
 8009c6a:	bf00      	nop
 8009c6c:	3710      	adds	r7, #16
 8009c6e:	46bd      	mov	sp, r7
 8009c70:	bd80      	pop	{r7, pc}
 8009c72:	bf00      	nop
 8009c74:	08014e44 	.word	0x08014e44
 8009c78:	08014e54 	.word	0x08014e54
 8009c7c:	08014e64 	.word	0x08014e64
 8009c80:	08014e70 	.word	0x08014e70
 8009c84:	08014ef4 	.word	0x08014ef4
 8009c88:	08014e98 	.word	0x08014e98
 8009c8c:	08014ea4 	.word	0x08014ea4
 8009c90:	08014f00 	.word	0x08014f00
 8009c94:	08014b70 	.word	0x08014b70
 8009c98:	08014a5c 	.word	0x08014a5c
 8009c9c:	080148f8 	.word	0x080148f8

08009ca0 <printPollAdcConvTime>:
 * @return None
 *
 *******************************************************************************
*/
void printPollAdcConvTime(int count)
{
 8009ca0:	b580      	push	{r7, lr}
 8009ca2:	b082      	sub	sp, #8
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	6078      	str	r0, [r7, #4]
  printf("Adc Conversion Time = %fms\n", (float)(count/64000.0));
 8009ca8:	6878      	ldr	r0, [r7, #4]
 8009caa:	f7f6 fc43 	bl	8000534 <__aeabi_i2d>
 8009cae:	f04f 0200 	mov.w	r2, #0
 8009cb2:	4b0b      	ldr	r3, [pc, #44]	@ (8009ce0 <printPollAdcConvTime+0x40>)
 8009cb4:	f7f6 fdd2 	bl	800085c <__aeabi_ddiv>
 8009cb8:	4602      	mov	r2, r0
 8009cba:	460b      	mov	r3, r1
 8009cbc:	4610      	mov	r0, r2
 8009cbe:	4619      	mov	r1, r3
 8009cc0:	f7f6 ff9a 	bl	8000bf8 <__aeabi_d2f>
 8009cc4:	4603      	mov	r3, r0
 8009cc6:	4618      	mov	r0, r3
 8009cc8:	f7f6 fc46 	bl	8000558 <__aeabi_f2d>
 8009ccc:	4602      	mov	r2, r0
 8009cce:	460b      	mov	r3, r1
 8009cd0:	4804      	ldr	r0, [pc, #16]	@ (8009ce4 <printPollAdcConvTime+0x44>)
 8009cd2:	f007 f83b 	bl	8010d4c <iprintf>
}
 8009cd6:	bf00      	nop
 8009cd8:	3708      	adds	r7, #8
 8009cda:	46bd      	mov	sp, r7
 8009cdc:	bd80      	pop	{r7, pc}
 8009cde:	bf00      	nop
 8009ce0:	40ef4000 	.word	0x40ef4000
 8009ce4:	08015294 	.word	0x08015294

08009ce8 <printMenu>:
 * @return None
 *
 *******************************************************************************
*/
void printMenu()
{
 8009ce8:	b580      	push	{r7, lr}
 8009cea:	af00      	add	r7, sp, #0
  printf("List of ADBMS6830 Command:\n");
 8009cec:	4827      	ldr	r0, [pc, #156]	@ (8009d8c <printMenu+0xa4>)
 8009cee:	f007 f89d 	bl	8010e2c <puts>
  printf("Write and Read Configuration: 1 \n");
 8009cf2:	4827      	ldr	r0, [pc, #156]	@ (8009d90 <printMenu+0xa8>)
 8009cf4:	f007 f89a 	bl	8010e2c <puts>
  printf("Read Configuration: 2 \n");
 8009cf8:	4826      	ldr	r0, [pc, #152]	@ (8009d94 <printMenu+0xac>)
 8009cfa:	f007 f897 	bl	8010e2c <puts>
  printf("Start Cell Voltage Conversion: 3 \n");
 8009cfe:	4826      	ldr	r0, [pc, #152]	@ (8009d98 <printMenu+0xb0>)
 8009d00:	f007 f894 	bl	8010e2c <puts>
  printf("Read Cell Voltages: 4 \n");
 8009d04:	4825      	ldr	r0, [pc, #148]	@ (8009d9c <printMenu+0xb4>)
 8009d06:	f007 f891 	bl	8010e2c <puts>
  printf("Start S-Voltage Conversion: 5 \n");
 8009d0a:	4825      	ldr	r0, [pc, #148]	@ (8009da0 <printMenu+0xb8>)
 8009d0c:	f007 f88e 	bl	8010e2c <puts>
  printf("Read S-Voltages: 6 \n");
 8009d10:	4824      	ldr	r0, [pc, #144]	@ (8009da4 <printMenu+0xbc>)
 8009d12:	f007 f88b 	bl	8010e2c <puts>
  printf("Start Avg Cell Voltage Conversion: 7 \n");
 8009d16:	4824      	ldr	r0, [pc, #144]	@ (8009da8 <printMenu+0xc0>)
 8009d18:	f007 f888 	bl	8010e2c <puts>
  printf("Read Avg Cell Voltages: 8 \n");
 8009d1c:	4823      	ldr	r0, [pc, #140]	@ (8009dac <printMenu+0xc4>)
 8009d1e:	f007 f885 	bl	8010e2c <puts>
  printf("Start F-Cell Voltage Conversion: 9 \n");
 8009d22:	4823      	ldr	r0, [pc, #140]	@ (8009db0 <printMenu+0xc8>)
 8009d24:	f007 f882 	bl	8010e2c <puts>
  printf("Read F-Cell Voltages: 10 \n");
 8009d28:	4822      	ldr	r0, [pc, #136]	@ (8009db4 <printMenu+0xcc>)
 8009d2a:	f007 f87f 	bl	8010e2c <puts>
  printf("Start Aux Voltage Conversion: 11 \n");
 8009d2e:	4822      	ldr	r0, [pc, #136]	@ (8009db8 <printMenu+0xd0>)
 8009d30:	f007 f87c 	bl	8010e2c <puts>
  printf("Read Aux Voltages: 12 \n");
 8009d34:	4821      	ldr	r0, [pc, #132]	@ (8009dbc <printMenu+0xd4>)
 8009d36:	f007 f879 	bl	8010e2c <puts>
  printf("Start RAux Voltage Conversion: 13 \n");
 8009d3a:	4821      	ldr	r0, [pc, #132]	@ (8009dc0 <printMenu+0xd8>)
 8009d3c:	f007 f876 	bl	8010e2c <puts>
  printf("Read RAux Voltages: 14 \n");
 8009d40:	4820      	ldr	r0, [pc, #128]	@ (8009dc4 <printMenu+0xdc>)
 8009d42:	f007 f873 	bl	8010e2c <puts>
  printf("Read Status Registers: 15 \n");
 8009d46:	4820      	ldr	r0, [pc, #128]	@ (8009dc8 <printMenu+0xe0>)
 8009d48:	f007 f870 	bl	8010e2c <puts>
  printf("Loop Measurements: 16 \n");
 8009d4c:	481f      	ldr	r0, [pc, #124]	@ (8009dcc <printMenu+0xe4>)
 8009d4e:	f007 f86d 	bl	8010e2c <puts>
  printf("Clear Cell registers: 17 \n");
 8009d52:	481f      	ldr	r0, [pc, #124]	@ (8009dd0 <printMenu+0xe8>)
 8009d54:	f007 f86a 	bl	8010e2c <puts>
  printf("Clear Aux registers: 18 \n");
 8009d58:	481e      	ldr	r0, [pc, #120]	@ (8009dd4 <printMenu+0xec>)
 8009d5a:	f007 f867 	bl	8010e2c <puts>
  printf("Clear Spin registers: 19 \n");
 8009d5e:	481e      	ldr	r0, [pc, #120]	@ (8009dd8 <printMenu+0xf0>)
 8009d60:	f007 f864 	bl	8010e2c <puts>
  printf("Clear Fcell registers: 20 \n");
 8009d64:	481d      	ldr	r0, [pc, #116]	@ (8009ddc <printMenu+0xf4>)
 8009d66:	f007 f861 	bl	8010e2c <puts>
  printf("Write Configuration: 21 \n");
 8009d6a:	481d      	ldr	r0, [pc, #116]	@ (8009de0 <printMenu+0xf8>)
 8009d6c:	f007 f85e 	bl	8010e2c <puts>

  printf("\n");
 8009d70:	200a      	movs	r0, #10
 8009d72:	f006 fffd 	bl	8010d70 <putchar>
  printf("Print '0' for menu\n");
 8009d76:	481b      	ldr	r0, [pc, #108]	@ (8009de4 <printMenu+0xfc>)
 8009d78:	f007 f858 	bl	8010e2c <puts>
  printf("Please enter command: \n");
 8009d7c:	481a      	ldr	r0, [pc, #104]	@ (8009de8 <printMenu+0x100>)
 8009d7e:	f007 f855 	bl	8010e2c <puts>
  printf("\n\n");
 8009d82:	481a      	ldr	r0, [pc, #104]	@ (8009dec <printMenu+0x104>)
 8009d84:	f007 f852 	bl	8010e2c <puts>
}
 8009d88:	bf00      	nop
 8009d8a:	bd80      	pop	{r7, pc}
 8009d8c:	080152b0 	.word	0x080152b0
 8009d90:	080152cc 	.word	0x080152cc
 8009d94:	080152f0 	.word	0x080152f0
 8009d98:	08015308 	.word	0x08015308
 8009d9c:	0801532c 	.word	0x0801532c
 8009da0:	08015344 	.word	0x08015344
 8009da4:	08015364 	.word	0x08015364
 8009da8:	08015378 	.word	0x08015378
 8009dac:	080153a0 	.word	0x080153a0
 8009db0:	080153bc 	.word	0x080153bc
 8009db4:	080153e0 	.word	0x080153e0
 8009db8:	080153fc 	.word	0x080153fc
 8009dbc:	08015420 	.word	0x08015420
 8009dc0:	08015438 	.word	0x08015438
 8009dc4:	0801545c 	.word	0x0801545c
 8009dc8:	08015474 	.word	0x08015474
 8009dcc:	08015490 	.word	0x08015490
 8009dd0:	080154a8 	.word	0x080154a8
 8009dd4:	080154c4 	.word	0x080154c4
 8009dd8:	080154e0 	.word	0x080154e0
 8009ddc:	080154fc 	.word	0x080154fc
 8009de0:	08015518 	.word	0x08015518
 8009de4:	08015534 	.word	0x08015534
 8009de8:	08015548 	.word	0x08015548
 8009dec:	08014b3c 	.word	0x08014b3c

08009df0 <getVoltage>:
 * @return voltage(float)
 *
 *******************************************************************************
*/
float getVoltage(int data)
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b084      	sub	sp, #16
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	6078      	str	r0, [r7, #4]
    float voltage_float; //voltage in Volts
    voltage_float = ((data + 10000) * 0.000150);
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8009dfe:	3310      	adds	r3, #16
 8009e00:	4618      	mov	r0, r3
 8009e02:	f7f6 fb97 	bl	8000534 <__aeabi_i2d>
 8009e06:	a30a      	add	r3, pc, #40	@ (adr r3, 8009e30 <getVoltage+0x40>)
 8009e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e0c:	f7f6 fbfc 	bl	8000608 <__aeabi_dmul>
 8009e10:	4602      	mov	r2, r0
 8009e12:	460b      	mov	r3, r1
 8009e14:	4610      	mov	r0, r2
 8009e16:	4619      	mov	r1, r3
 8009e18:	f7f6 feee 	bl	8000bf8 <__aeabi_d2f>
 8009e1c:	4603      	mov	r3, r0
 8009e1e:	60fb      	str	r3, [r7, #12]
    return voltage_float;
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	ee07 3a90 	vmov	s15, r3
}
 8009e26:	eeb0 0a67 	vmov.f32	s0, s15
 8009e2a:	3710      	adds	r7, #16
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	bd80      	pop	{r7, pc}
 8009e30:	30553261 	.word	0x30553261
 8009e34:	3f23a92a 	.word	0x3f23a92a

08009e38 <send_voltages_CAN.0>:
  MX_SPI1_Init();
  MX_FDCAN1_Init();
  /* USER CODE BEGIN 2 */
//  adbms_main();
    init_config();
  void send_voltages_CAN() {
 8009e38:	b580      	push	{r7, lr}
 8009e3a:	b090      	sub	sp, #64	@ 0x40
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	f8c7 c004 	str.w	ip, [r7, #4]
      FDCAN_TxHeaderTypeDef txHeader;
      uint8_t data[8];

          uint16_t min_mv = (uint16_t)(tensao_min * 1000);
 8009e42:	4b3b      	ldr	r3, [pc, #236]	@ (8009f30 <send_voltages_CAN.0+0xf8>)
 8009e44:	edd3 7a00 	vldr	s15, [r3]
 8009e48:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8009f34 <send_voltages_CAN.0+0xfc>
 8009e4c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009e50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009e54:	ee17 3a90 	vmov	r3, s15
 8009e58:	87fb      	strh	r3, [r7, #62]	@ 0x3e
          uint16_t med_mv = (uint16_t)(tensao_med * 1000);
 8009e5a:	4b37      	ldr	r3, [pc, #220]	@ (8009f38 <send_voltages_CAN.0+0x100>)
 8009e5c:	edd3 7a00 	vldr	s15, [r3]
 8009e60:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8009f34 <send_voltages_CAN.0+0xfc>
 8009e64:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009e68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009e6c:	ee17 3a90 	vmov	r3, s15
 8009e70:	87bb      	strh	r3, [r7, #60]	@ 0x3c
          uint16_t max_mv = (uint16_t)(tensao_max * 1000);
 8009e72:	4b32      	ldr	r3, [pc, #200]	@ (8009f3c <send_voltages_CAN.0+0x104>)
 8009e74:	edd3 7a00 	vldr	s15, [r3]
 8009e78:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8009f34 <send_voltages_CAN.0+0xfc>
 8009e7c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009e80:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009e84:	ee17 3a90 	vmov	r3, s15
 8009e88:	877b      	strh	r3, [r7, #58]	@ 0x3a

          data[0] = (min_mv >> 8) & 0xFF;
 8009e8a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8009e8c:	0a1b      	lsrs	r3, r3, #8
 8009e8e:	b29b      	uxth	r3, r3
 8009e90:	b2db      	uxtb	r3, r3
 8009e92:	733b      	strb	r3, [r7, #12]
          data[1] = min_mv & 0xFF;
 8009e94:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8009e96:	b2db      	uxtb	r3, r3
 8009e98:	737b      	strb	r3, [r7, #13]

          data[2] = (med_mv >> 8) & 0xFF;
 8009e9a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8009e9c:	0a1b      	lsrs	r3, r3, #8
 8009e9e:	b29b      	uxth	r3, r3
 8009ea0:	b2db      	uxtb	r3, r3
 8009ea2:	73bb      	strb	r3, [r7, #14]
          data[3] = med_mv & 0xFF;
 8009ea4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8009ea6:	b2db      	uxtb	r3, r3
 8009ea8:	73fb      	strb	r3, [r7, #15]

          data[4] = (max_mv >> 8) & 0xFF;
 8009eaa:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8009eac:	0a1b      	lsrs	r3, r3, #8
 8009eae:	b29b      	uxth	r3, r3
 8009eb0:	b2db      	uxtb	r3, r3
 8009eb2:	743b      	strb	r3, [r7, #16]
          data[5] = max_mv & 0xFF;
 8009eb4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8009eb6:	b2db      	uxtb	r3, r3
 8009eb8:	747b      	strb	r3, [r7, #17]

          data[6] = 0xAB; // opcional: byte livre
 8009eba:	23ab      	movs	r3, #171	@ 0xab
 8009ebc:	74bb      	strb	r3, [r7, #18]
          data[7] = 0xCD; // opcional: byte livre
 8009ebe:	23cd      	movs	r3, #205	@ 0xcd
 8009ec0:	74fb      	strb	r3, [r7, #19]

      txHeader.Identifier = 0x184;
 8009ec2:	f44f 73c2 	mov.w	r3, #388	@ 0x184
 8009ec6:	617b      	str	r3, [r7, #20]
      txHeader.IdType = FDCAN_STANDARD_ID;
 8009ec8:	2300      	movs	r3, #0
 8009eca:	61bb      	str	r3, [r7, #24]
      txHeader.TxFrameType = FDCAN_DATA_FRAME;
 8009ecc:	2300      	movs	r3, #0
 8009ece:	61fb      	str	r3, [r7, #28]
      txHeader.DataLength = FDCAN_DLC_BYTES_8;
 8009ed0:	2308      	movs	r3, #8
 8009ed2:	623b      	str	r3, [r7, #32]
      txHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8009ed4:	2300      	movs	r3, #0
 8009ed6:	627b      	str	r3, [r7, #36]	@ 0x24
      txHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8009ed8:	2300      	movs	r3, #0
 8009eda:	62bb      	str	r3, [r7, #40]	@ 0x28
      txHeader.FDFormat = FDCAN_CLASSIC_CAN;
 8009edc:	2300      	movs	r3, #0
 8009ede:	62fb      	str	r3, [r7, #44]	@ 0x2c
      txHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8009ee0:	2300      	movs	r3, #0
 8009ee2:	633b      	str	r3, [r7, #48]	@ 0x30
      txHeader.MessageMarker = 0;
 8009ee4:	2300      	movs	r3, #0
 8009ee6:	637b      	str	r3, [r7, #52]	@ 0x34

      HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &txHeader, data);
 8009ee8:	f107 020c 	add.w	r2, r7, #12
 8009eec:	f107 0314 	add.w	r3, r7, #20
 8009ef0:	4619      	mov	r1, r3
 8009ef2:	4813      	ldr	r0, [pc, #76]	@ (8009f40 <send_voltages_CAN.0+0x108>)
 8009ef4:	f002 faf1 	bl	800c4da <HAL_FDCAN_AddMessageToTxFifoQ>

      if(HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &txHeader, data) != HAL_OK)
 8009ef8:	f107 020c 	add.w	r2, r7, #12
 8009efc:	f107 0314 	add.w	r3, r7, #20
 8009f00:	4619      	mov	r1, r3
 8009f02:	480f      	ldr	r0, [pc, #60]	@ (8009f40 <send_voltages_CAN.0+0x108>)
 8009f04:	f002 fae9 	bl	800c4da <HAL_FDCAN_AddMessageToTxFifoQ>
 8009f08:	4603      	mov	r3, r0
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d00b      	beq.n	8009f26 <send_voltages_CAN.0+0xee>
      	{

          	HAL_FDCAN_DeInit(&hfdcan1);
 8009f0e:	480c      	ldr	r0, [pc, #48]	@ (8009f40 <send_voltages_CAN.0+0x108>)
 8009f10:	f002 fa28 	bl	800c364 <HAL_FDCAN_DeInit>
          	HAL_Delay(5);
 8009f14:	2005      	movs	r0, #5
 8009f16:	f000 fe99 	bl	800ac4c <HAL_Delay>
          	HAL_FDCAN_Init(&hfdcan1);
 8009f1a:	4809      	ldr	r0, [pc, #36]	@ (8009f40 <send_voltages_CAN.0+0x108>)
 8009f1c:	f002 f8c8 	bl	800c0b0 <HAL_FDCAN_Init>
          	HAL_FDCAN_Start(&hfdcan1);
 8009f20:	4807      	ldr	r0, [pc, #28]	@ (8009f40 <send_voltages_CAN.0+0x108>)
 8009f22:	f002 fa42 	bl	800c3aa <HAL_FDCAN_Start>

          }

  }
 8009f26:	bf00      	nop
 8009f28:	3740      	adds	r7, #64	@ 0x40
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	bd80      	pop	{r7, pc}
 8009f2e:	bf00      	nop
 8009f30:	200000b8 	.word	0x200000b8
 8009f34:	447a0000 	.word	0x447a0000
 8009f38:	200007ec 	.word	0x200007ec
 8009f3c:	200007e8 	.word	0x200007e8
 8009f40:	2000085c 	.word	0x2000085c

08009f44 <main>:
{
 8009f44:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8009f48:	b086      	sub	sp, #24
 8009f4a:	af04      	add	r7, sp, #16
int main(void)
 8009f4c:	f107 0320 	add.w	r3, r7, #32
 8009f50:	607b      	str	r3, [r7, #4]
  HAL_Init();
 8009f52:	f000 fe0a 	bl	800ab6a <HAL_Init>
  SystemClock_Config();
 8009f56:	f000 f841 	bl	8009fdc <SystemClock_Config>
  MX_GPIO_Init();
 8009f5a:	f000 fa11 	bl	800a380 <MX_GPIO_Init>
  MX_ADC1_Init();
 8009f5e:	f000 f889 	bl	800a074 <MX_ADC1_Init>
  MX_I2C1_Init();
 8009f62:	f000 f945 	bl	800a1f0 <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 8009f66:	f000 f983 	bl	800a270 <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 8009f6a:	f000 f9cb 	bl	800a304 <MX_SPI1_Init>
  MX_FDCAN1_Init();
 8009f6e:	f000 f8f9 	bl	800a164 <MX_FDCAN1_Init>
    init_config();
 8009f72:	f7fd fd81 	bl	8007a78 <init_config>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  run_command(22);
 8009f76:	2016      	movs	r0, #22
 8009f78:	f7fc fd2e 	bl	80069d8 <run_command>
	  printf("Tenses: MIN = %.3fV | MAX = %.3fV | MDIA = %.3fV\n",
 8009f7c:	4b13      	ldr	r3, [pc, #76]	@ (8009fcc <main+0x88>)
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	4618      	mov	r0, r3
 8009f82:	f7f6 fae9 	bl	8000558 <__aeabi_f2d>
 8009f86:	4680      	mov	r8, r0
 8009f88:	4689      	mov	r9, r1
 8009f8a:	4b11      	ldr	r3, [pc, #68]	@ (8009fd0 <main+0x8c>)
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	4618      	mov	r0, r3
 8009f90:	f7f6 fae2 	bl	8000558 <__aeabi_f2d>
 8009f94:	4604      	mov	r4, r0
 8009f96:	460d      	mov	r5, r1
 8009f98:	4b0e      	ldr	r3, [pc, #56]	@ (8009fd4 <main+0x90>)
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	4618      	mov	r0, r3
 8009f9e:	f7f6 fadb 	bl	8000558 <__aeabi_f2d>
 8009fa2:	4602      	mov	r2, r0
 8009fa4:	460b      	mov	r3, r1
 8009fa6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009faa:	e9cd 4500 	strd	r4, r5, [sp]
 8009fae:	4642      	mov	r2, r8
 8009fb0:	464b      	mov	r3, r9
 8009fb2:	4809      	ldr	r0, [pc, #36]	@ (8009fd8 <main+0x94>)
 8009fb4:	f006 feca 	bl	8010d4c <iprintf>
	  	             tensao_min, tensao_max, tensao_med);
	  send_voltages_CAN();
 8009fb8:	1d3b      	adds	r3, r7, #4
 8009fba:	469c      	mov	ip, r3
 8009fbc:	f7ff ff3c 	bl	8009e38 <send_voltages_CAN.0>
	  HAL_Delay(200);
 8009fc0:	20c8      	movs	r0, #200	@ 0xc8
 8009fc2:	f000 fe43 	bl	800ac4c <HAL_Delay>
	  run_command(22);
 8009fc6:	bf00      	nop
 8009fc8:	e7d5      	b.n	8009f76 <main+0x32>
 8009fca:	bf00      	nop
 8009fcc:	200000b8 	.word	0x200000b8
 8009fd0:	200007e8 	.word	0x200007e8
 8009fd4:	200007ec 	.word	0x200007ec
 8009fd8:	08015560 	.word	0x08015560

08009fdc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b094      	sub	sp, #80	@ 0x50
 8009fe0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8009fe2:	f107 0318 	add.w	r3, r7, #24
 8009fe6:	2238      	movs	r2, #56	@ 0x38
 8009fe8:	2100      	movs	r1, #0
 8009fea:	4618      	mov	r0, r3
 8009fec:	f007 f820 	bl	8011030 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8009ff0:	1d3b      	adds	r3, r7, #4
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	601a      	str	r2, [r3, #0]
 8009ff6:	605a      	str	r2, [r3, #4]
 8009ff8:	609a      	str	r2, [r3, #8]
 8009ffa:	60da      	str	r2, [r3, #12]
 8009ffc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8009ffe:	2000      	movs	r0, #0
 800a000:	f002 ff6a 	bl	800ced8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800a004:	2302      	movs	r3, #2
 800a006:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800a008:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a00c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800a00e:	2340      	movs	r3, #64	@ 0x40
 800a010:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800a012:	2302      	movs	r3, #2
 800a014:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800a016:	2302      	movs	r3, #2
 800a018:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800a01a:	2304      	movs	r3, #4
 800a01c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800a01e:	2355      	movs	r3, #85	@ 0x55
 800a020:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800a022:	2302      	movs	r3, #2
 800a024:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800a026:	2302      	movs	r3, #2
 800a028:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800a02a:	2302      	movs	r3, #2
 800a02c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800a02e:	f107 0318 	add.w	r3, r7, #24
 800a032:	4618      	mov	r0, r3
 800a034:	f003 f804 	bl	800d040 <HAL_RCC_OscConfig>
 800a038:	4603      	mov	r3, r0
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d001      	beq.n	800a042 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800a03e:	f000 fa71 	bl	800a524 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800a042:	230f      	movs	r3, #15
 800a044:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800a046:	2303      	movs	r3, #3
 800a048:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800a04a:	2300      	movs	r3, #0
 800a04c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800a04e:	2300      	movs	r3, #0
 800a050:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800a052:	2300      	movs	r3, #0
 800a054:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800a056:	1d3b      	adds	r3, r7, #4
 800a058:	2104      	movs	r1, #4
 800a05a:	4618      	mov	r0, r3
 800a05c:	f003 fb02 	bl	800d664 <HAL_RCC_ClockConfig>
 800a060:	4603      	mov	r3, r0
 800a062:	2b00      	cmp	r3, #0
 800a064:	d001      	beq.n	800a06a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800a066:	f000 fa5d 	bl	800a524 <Error_Handler>
  }
}
 800a06a:	bf00      	nop
 800a06c:	3750      	adds	r7, #80	@ 0x50
 800a06e:	46bd      	mov	sp, r7
 800a070:	bd80      	pop	{r7, pc}
	...

0800a074 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800a074:	b580      	push	{r7, lr}
 800a076:	b08c      	sub	sp, #48	@ 0x30
 800a078:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800a07a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a07e:	2200      	movs	r2, #0
 800a080:	601a      	str	r2, [r3, #0]
 800a082:	605a      	str	r2, [r3, #4]
 800a084:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800a086:	1d3b      	adds	r3, r7, #4
 800a088:	2220      	movs	r2, #32
 800a08a:	2100      	movs	r1, #0
 800a08c:	4618      	mov	r0, r3
 800a08e:	f006 ffcf 	bl	8011030 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800a092:	4b32      	ldr	r3, [pc, #200]	@ (800a15c <MX_ADC1_Init+0xe8>)
 800a094:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a098:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800a09a:	4b30      	ldr	r3, [pc, #192]	@ (800a15c <MX_ADC1_Init+0xe8>)
 800a09c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800a0a0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800a0a2:	4b2e      	ldr	r3, [pc, #184]	@ (800a15c <MX_ADC1_Init+0xe8>)
 800a0a4:	2200      	movs	r2, #0
 800a0a6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800a0a8:	4b2c      	ldr	r3, [pc, #176]	@ (800a15c <MX_ADC1_Init+0xe8>)
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800a0ae:	4b2b      	ldr	r3, [pc, #172]	@ (800a15c <MX_ADC1_Init+0xe8>)
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800a0b4:	4b29      	ldr	r3, [pc, #164]	@ (800a15c <MX_ADC1_Init+0xe8>)
 800a0b6:	2200      	movs	r2, #0
 800a0b8:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800a0ba:	4b28      	ldr	r3, [pc, #160]	@ (800a15c <MX_ADC1_Init+0xe8>)
 800a0bc:	2204      	movs	r2, #4
 800a0be:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800a0c0:	4b26      	ldr	r3, [pc, #152]	@ (800a15c <MX_ADC1_Init+0xe8>)
 800a0c2:	2200      	movs	r2, #0
 800a0c4:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800a0c6:	4b25      	ldr	r3, [pc, #148]	@ (800a15c <MX_ADC1_Init+0xe8>)
 800a0c8:	2200      	movs	r2, #0
 800a0ca:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800a0cc:	4b23      	ldr	r3, [pc, #140]	@ (800a15c <MX_ADC1_Init+0xe8>)
 800a0ce:	2201      	movs	r2, #1
 800a0d0:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800a0d2:	4b22      	ldr	r3, [pc, #136]	@ (800a15c <MX_ADC1_Init+0xe8>)
 800a0d4:	2200      	movs	r2, #0
 800a0d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800a0da:	4b20      	ldr	r3, [pc, #128]	@ (800a15c <MX_ADC1_Init+0xe8>)
 800a0dc:	2200      	movs	r2, #0
 800a0de:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800a0e0:	4b1e      	ldr	r3, [pc, #120]	@ (800a15c <MX_ADC1_Init+0xe8>)
 800a0e2:	2200      	movs	r2, #0
 800a0e4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800a0e6:	4b1d      	ldr	r3, [pc, #116]	@ (800a15c <MX_ADC1_Init+0xe8>)
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800a0ee:	4b1b      	ldr	r3, [pc, #108]	@ (800a15c <MX_ADC1_Init+0xe8>)
 800a0f0:	2200      	movs	r2, #0
 800a0f2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800a0f4:	4b19      	ldr	r3, [pc, #100]	@ (800a15c <MX_ADC1_Init+0xe8>)
 800a0f6:	2200      	movs	r2, #0
 800a0f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800a0fc:	4817      	ldr	r0, [pc, #92]	@ (800a15c <MX_ADC1_Init+0xe8>)
 800a0fe:	f000 ff9d 	bl	800b03c <HAL_ADC_Init>
 800a102:	4603      	mov	r3, r0
 800a104:	2b00      	cmp	r3, #0
 800a106:	d001      	beq.n	800a10c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 800a108:	f000 fa0c 	bl	800a524 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800a10c:	2300      	movs	r3, #0
 800a10e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800a110:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a114:	4619      	mov	r1, r3
 800a116:	4811      	ldr	r0, [pc, #68]	@ (800a15c <MX_ADC1_Init+0xe8>)
 800a118:	f001 fdb2 	bl	800bc80 <HAL_ADCEx_MultiModeConfigChannel>
 800a11c:	4603      	mov	r3, r0
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d001      	beq.n	800a126 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800a122:	f000 f9ff 	bl	800a524 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800a126:	4b0e      	ldr	r3, [pc, #56]	@ (800a160 <MX_ADC1_Init+0xec>)
 800a128:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800a12a:	2306      	movs	r3, #6
 800a12c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800a12e:	2300      	movs	r3, #0
 800a130:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800a132:	237f      	movs	r3, #127	@ 0x7f
 800a134:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800a136:	2304      	movs	r3, #4
 800a138:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800a13a:	2300      	movs	r3, #0
 800a13c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a13e:	1d3b      	adds	r3, r7, #4
 800a140:	4619      	mov	r1, r3
 800a142:	4806      	ldr	r0, [pc, #24]	@ (800a15c <MX_ADC1_Init+0xe8>)
 800a144:	f001 f936 	bl	800b3b4 <HAL_ADC_ConfigChannel>
 800a148:	4603      	mov	r3, r0
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d001      	beq.n	800a152 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800a14e:	f000 f9e9 	bl	800a524 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800a152:	bf00      	nop
 800a154:	3730      	adds	r7, #48	@ 0x30
 800a156:	46bd      	mov	sp, r7
 800a158:	bd80      	pop	{r7, pc}
 800a15a:	bf00      	nop
 800a15c:	200007f0 	.word	0x200007f0
 800a160:	04300002 	.word	0x04300002

0800a164 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 800a164:	b580      	push	{r7, lr}
 800a166:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800a168:	4b1f      	ldr	r3, [pc, #124]	@ (800a1e8 <MX_FDCAN1_Init+0x84>)
 800a16a:	4a20      	ldr	r2, [pc, #128]	@ (800a1ec <MX_FDCAN1_Init+0x88>)
 800a16c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800a16e:	4b1e      	ldr	r3, [pc, #120]	@ (800a1e8 <MX_FDCAN1_Init+0x84>)
 800a170:	2200      	movs	r2, #0
 800a172:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800a174:	4b1c      	ldr	r3, [pc, #112]	@ (800a1e8 <MX_FDCAN1_Init+0x84>)
 800a176:	2200      	movs	r2, #0
 800a178:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800a17a:	4b1b      	ldr	r3, [pc, #108]	@ (800a1e8 <MX_FDCAN1_Init+0x84>)
 800a17c:	2200      	movs	r2, #0
 800a17e:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 800a180:	4b19      	ldr	r3, [pc, #100]	@ (800a1e8 <MX_FDCAN1_Init+0x84>)
 800a182:	2200      	movs	r2, #0
 800a184:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800a186:	4b18      	ldr	r3, [pc, #96]	@ (800a1e8 <MX_FDCAN1_Init+0x84>)
 800a188:	2200      	movs	r2, #0
 800a18a:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800a18c:	4b16      	ldr	r3, [pc, #88]	@ (800a1e8 <MX_FDCAN1_Init+0x84>)
 800a18e:	2200      	movs	r2, #0
 800a190:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 34;
 800a192:	4b15      	ldr	r3, [pc, #84]	@ (800a1e8 <MX_FDCAN1_Init+0x84>)
 800a194:	2222      	movs	r2, #34	@ 0x22
 800a196:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 800a198:	4b13      	ldr	r3, [pc, #76]	@ (800a1e8 <MX_FDCAN1_Init+0x84>)
 800a19a:	2201      	movs	r2, #1
 800a19c:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 4;
 800a19e:	4b12      	ldr	r3, [pc, #72]	@ (800a1e8 <MX_FDCAN1_Init+0x84>)
 800a1a0:	2204      	movs	r2, #4
 800a1a2:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 5;
 800a1a4:	4b10      	ldr	r3, [pc, #64]	@ (800a1e8 <MX_FDCAN1_Init+0x84>)
 800a1a6:	2205      	movs	r2, #5
 800a1a8:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800a1aa:	4b0f      	ldr	r3, [pc, #60]	@ (800a1e8 <MX_FDCAN1_Init+0x84>)
 800a1ac:	2201      	movs	r2, #1
 800a1ae:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 800a1b0:	4b0d      	ldr	r3, [pc, #52]	@ (800a1e8 <MX_FDCAN1_Init+0x84>)
 800a1b2:	2201      	movs	r2, #1
 800a1b4:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 800a1b6:	4b0c      	ldr	r3, [pc, #48]	@ (800a1e8 <MX_FDCAN1_Init+0x84>)
 800a1b8:	2201      	movs	r2, #1
 800a1ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 800a1bc:	4b0a      	ldr	r3, [pc, #40]	@ (800a1e8 <MX_FDCAN1_Init+0x84>)
 800a1be:	2201      	movs	r2, #1
 800a1c0:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 800a1c2:	4b09      	ldr	r3, [pc, #36]	@ (800a1e8 <MX_FDCAN1_Init+0x84>)
 800a1c4:	2200      	movs	r2, #0
 800a1c6:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 800a1c8:	4b07      	ldr	r3, [pc, #28]	@ (800a1e8 <MX_FDCAN1_Init+0x84>)
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800a1ce:	4b06      	ldr	r3, [pc, #24]	@ (800a1e8 <MX_FDCAN1_Init+0x84>)
 800a1d0:	2200      	movs	r2, #0
 800a1d2:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 800a1d4:	4804      	ldr	r0, [pc, #16]	@ (800a1e8 <MX_FDCAN1_Init+0x84>)
 800a1d6:	f001 ff6b 	bl	800c0b0 <HAL_FDCAN_Init>
 800a1da:	4603      	mov	r3, r0
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d001      	beq.n	800a1e4 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 800a1e0:	f000 f9a0 	bl	800a524 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 800a1e4:	bf00      	nop
 800a1e6:	bd80      	pop	{r7, pc}
 800a1e8:	2000085c 	.word	0x2000085c
 800a1ec:	40006400 	.word	0x40006400

0800a1f0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800a1f0:	b580      	push	{r7, lr}
 800a1f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800a1f4:	4b1b      	ldr	r3, [pc, #108]	@ (800a264 <MX_I2C1_Init+0x74>)
 800a1f6:	4a1c      	ldr	r2, [pc, #112]	@ (800a268 <MX_I2C1_Init+0x78>)
 800a1f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 800a1fa:	4b1a      	ldr	r3, [pc, #104]	@ (800a264 <MX_I2C1_Init+0x74>)
 800a1fc:	4a1b      	ldr	r2, [pc, #108]	@ (800a26c <MX_I2C1_Init+0x7c>)
 800a1fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800a200:	4b18      	ldr	r3, [pc, #96]	@ (800a264 <MX_I2C1_Init+0x74>)
 800a202:	2200      	movs	r2, #0
 800a204:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800a206:	4b17      	ldr	r3, [pc, #92]	@ (800a264 <MX_I2C1_Init+0x74>)
 800a208:	2201      	movs	r2, #1
 800a20a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800a20c:	4b15      	ldr	r3, [pc, #84]	@ (800a264 <MX_I2C1_Init+0x74>)
 800a20e:	2200      	movs	r2, #0
 800a210:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800a212:	4b14      	ldr	r3, [pc, #80]	@ (800a264 <MX_I2C1_Init+0x74>)
 800a214:	2200      	movs	r2, #0
 800a216:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800a218:	4b12      	ldr	r3, [pc, #72]	@ (800a264 <MX_I2C1_Init+0x74>)
 800a21a:	2200      	movs	r2, #0
 800a21c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800a21e:	4b11      	ldr	r3, [pc, #68]	@ (800a264 <MX_I2C1_Init+0x74>)
 800a220:	2200      	movs	r2, #0
 800a222:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800a224:	4b0f      	ldr	r3, [pc, #60]	@ (800a264 <MX_I2C1_Init+0x74>)
 800a226:	2200      	movs	r2, #0
 800a228:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800a22a:	480e      	ldr	r0, [pc, #56]	@ (800a264 <MX_I2C1_Init+0x74>)
 800a22c:	f002 fd21 	bl	800cc72 <HAL_I2C_Init>
 800a230:	4603      	mov	r3, r0
 800a232:	2b00      	cmp	r3, #0
 800a234:	d001      	beq.n	800a23a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800a236:	f000 f975 	bl	800a524 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800a23a:	2100      	movs	r1, #0
 800a23c:	4809      	ldr	r0, [pc, #36]	@ (800a264 <MX_I2C1_Init+0x74>)
 800a23e:	f002 fdb3 	bl	800cda8 <HAL_I2CEx_ConfigAnalogFilter>
 800a242:	4603      	mov	r3, r0
 800a244:	2b00      	cmp	r3, #0
 800a246:	d001      	beq.n	800a24c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800a248:	f000 f96c 	bl	800a524 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800a24c:	2100      	movs	r1, #0
 800a24e:	4805      	ldr	r0, [pc, #20]	@ (800a264 <MX_I2C1_Init+0x74>)
 800a250:	f002 fdf5 	bl	800ce3e <HAL_I2CEx_ConfigDigitalFilter>
 800a254:	4603      	mov	r3, r0
 800a256:	2b00      	cmp	r3, #0
 800a258:	d001      	beq.n	800a25e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800a25a:	f000 f963 	bl	800a524 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800a25e:	bf00      	nop
 800a260:	bd80      	pop	{r7, pc}
 800a262:	bf00      	nop
 800a264:	200008c0 	.word	0x200008c0
 800a268:	40005400 	.word	0x40005400
 800a26c:	40b285c2 	.word	0x40b285c2

0800a270 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 800a270:	b580      	push	{r7, lr}
 800a272:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800a274:	4b21      	ldr	r3, [pc, #132]	@ (800a2fc <MX_LPUART1_UART_Init+0x8c>)
 800a276:	4a22      	ldr	r2, [pc, #136]	@ (800a300 <MX_LPUART1_UART_Init+0x90>)
 800a278:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800a27a:	4b20      	ldr	r3, [pc, #128]	@ (800a2fc <MX_LPUART1_UART_Init+0x8c>)
 800a27c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800a280:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800a282:	4b1e      	ldr	r3, [pc, #120]	@ (800a2fc <MX_LPUART1_UART_Init+0x8c>)
 800a284:	2200      	movs	r2, #0
 800a286:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800a288:	4b1c      	ldr	r3, [pc, #112]	@ (800a2fc <MX_LPUART1_UART_Init+0x8c>)
 800a28a:	2200      	movs	r2, #0
 800a28c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800a28e:	4b1b      	ldr	r3, [pc, #108]	@ (800a2fc <MX_LPUART1_UART_Init+0x8c>)
 800a290:	2200      	movs	r2, #0
 800a292:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800a294:	4b19      	ldr	r3, [pc, #100]	@ (800a2fc <MX_LPUART1_UART_Init+0x8c>)
 800a296:	220c      	movs	r2, #12
 800a298:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a29a:	4b18      	ldr	r3, [pc, #96]	@ (800a2fc <MX_LPUART1_UART_Init+0x8c>)
 800a29c:	2200      	movs	r2, #0
 800a29e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a2a0:	4b16      	ldr	r3, [pc, #88]	@ (800a2fc <MX_LPUART1_UART_Init+0x8c>)
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800a2a6:	4b15      	ldr	r3, [pc, #84]	@ (800a2fc <MX_LPUART1_UART_Init+0x8c>)
 800a2a8:	2200      	movs	r2, #0
 800a2aa:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a2ac:	4b13      	ldr	r3, [pc, #76]	@ (800a2fc <MX_LPUART1_UART_Init+0x8c>)
 800a2ae:	2200      	movs	r2, #0
 800a2b0:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800a2b2:	4812      	ldr	r0, [pc, #72]	@ (800a2fc <MX_LPUART1_UART_Init+0x8c>)
 800a2b4:	f004 fd74 	bl	800eda0 <HAL_UART_Init>
 800a2b8:	4603      	mov	r3, r0
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d001      	beq.n	800a2c2 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 800a2be:	f000 f931 	bl	800a524 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a2c2:	2100      	movs	r1, #0
 800a2c4:	480d      	ldr	r0, [pc, #52]	@ (800a2fc <MX_LPUART1_UART_Init+0x8c>)
 800a2c6:	f005 fc65 	bl	800fb94 <HAL_UARTEx_SetTxFifoThreshold>
 800a2ca:	4603      	mov	r3, r0
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d001      	beq.n	800a2d4 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 800a2d0:	f000 f928 	bl	800a524 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a2d4:	2100      	movs	r1, #0
 800a2d6:	4809      	ldr	r0, [pc, #36]	@ (800a2fc <MX_LPUART1_UART_Init+0x8c>)
 800a2d8:	f005 fc9a 	bl	800fc10 <HAL_UARTEx_SetRxFifoThreshold>
 800a2dc:	4603      	mov	r3, r0
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d001      	beq.n	800a2e6 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 800a2e2:	f000 f91f 	bl	800a524 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800a2e6:	4805      	ldr	r0, [pc, #20]	@ (800a2fc <MX_LPUART1_UART_Init+0x8c>)
 800a2e8:	f005 fc1b 	bl	800fb22 <HAL_UARTEx_DisableFifoMode>
 800a2ec:	4603      	mov	r3, r0
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d001      	beq.n	800a2f6 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 800a2f2:	f000 f917 	bl	800a524 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800a2f6:	bf00      	nop
 800a2f8:	bd80      	pop	{r7, pc}
 800a2fa:	bf00      	nop
 800a2fc:	20000914 	.word	0x20000914
 800a300:	40008000 	.word	0x40008000

0800a304 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800a304:	b580      	push	{r7, lr}
 800a306:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800a308:	4b1b      	ldr	r3, [pc, #108]	@ (800a378 <MX_SPI1_Init+0x74>)
 800a30a:	4a1c      	ldr	r2, [pc, #112]	@ (800a37c <MX_SPI1_Init+0x78>)
 800a30c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800a30e:	4b1a      	ldr	r3, [pc, #104]	@ (800a378 <MX_SPI1_Init+0x74>)
 800a310:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800a314:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800a316:	4b18      	ldr	r3, [pc, #96]	@ (800a378 <MX_SPI1_Init+0x74>)
 800a318:	2200      	movs	r2, #0
 800a31a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800a31c:	4b16      	ldr	r3, [pc, #88]	@ (800a378 <MX_SPI1_Init+0x74>)
 800a31e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800a322:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800a324:	4b14      	ldr	r3, [pc, #80]	@ (800a378 <MX_SPI1_Init+0x74>)
 800a326:	2200      	movs	r2, #0
 800a328:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800a32a:	4b13      	ldr	r3, [pc, #76]	@ (800a378 <MX_SPI1_Init+0x74>)
 800a32c:	2200      	movs	r2, #0
 800a32e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800a330:	4b11      	ldr	r3, [pc, #68]	@ (800a378 <MX_SPI1_Init+0x74>)
 800a332:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a336:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800a338:	4b0f      	ldr	r3, [pc, #60]	@ (800a378 <MX_SPI1_Init+0x74>)
 800a33a:	2230      	movs	r2, #48	@ 0x30
 800a33c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800a33e:	4b0e      	ldr	r3, [pc, #56]	@ (800a378 <MX_SPI1_Init+0x74>)
 800a340:	2200      	movs	r2, #0
 800a342:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800a344:	4b0c      	ldr	r3, [pc, #48]	@ (800a378 <MX_SPI1_Init+0x74>)
 800a346:	2200      	movs	r2, #0
 800a348:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a34a:	4b0b      	ldr	r3, [pc, #44]	@ (800a378 <MX_SPI1_Init+0x74>)
 800a34c:	2200      	movs	r2, #0
 800a34e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800a350:	4b09      	ldr	r3, [pc, #36]	@ (800a378 <MX_SPI1_Init+0x74>)
 800a352:	2207      	movs	r2, #7
 800a354:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800a356:	4b08      	ldr	r3, [pc, #32]	@ (800a378 <MX_SPI1_Init+0x74>)
 800a358:	2200      	movs	r2, #0
 800a35a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800a35c:	4b06      	ldr	r3, [pc, #24]	@ (800a378 <MX_SPI1_Init+0x74>)
 800a35e:	2208      	movs	r2, #8
 800a360:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800a362:	4805      	ldr	r0, [pc, #20]	@ (800a378 <MX_SPI1_Init+0x74>)
 800a364:	f003 fde8 	bl	800df38 <HAL_SPI_Init>
 800a368:	4603      	mov	r3, r0
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d001      	beq.n	800a372 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800a36e:	f000 f8d9 	bl	800a524 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800a372:	bf00      	nop
 800a374:	bd80      	pop	{r7, pc}
 800a376:	bf00      	nop
 800a378:	200009a8 	.word	0x200009a8
 800a37c:	40013000 	.word	0x40013000

0800a380 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800a380:	b580      	push	{r7, lr}
 800a382:	b08a      	sub	sp, #40	@ 0x28
 800a384:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a386:	f107 0314 	add.w	r3, r7, #20
 800a38a:	2200      	movs	r2, #0
 800a38c:	601a      	str	r2, [r3, #0]
 800a38e:	605a      	str	r2, [r3, #4]
 800a390:	609a      	str	r2, [r3, #8]
 800a392:	60da      	str	r2, [r3, #12]
 800a394:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800a396:	4b48      	ldr	r3, [pc, #288]	@ (800a4b8 <MX_GPIO_Init+0x138>)
 800a398:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a39a:	4a47      	ldr	r2, [pc, #284]	@ (800a4b8 <MX_GPIO_Init+0x138>)
 800a39c:	f043 0304 	orr.w	r3, r3, #4
 800a3a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a3a2:	4b45      	ldr	r3, [pc, #276]	@ (800a4b8 <MX_GPIO_Init+0x138>)
 800a3a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a3a6:	f003 0304 	and.w	r3, r3, #4
 800a3aa:	613b      	str	r3, [r7, #16]
 800a3ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800a3ae:	4b42      	ldr	r3, [pc, #264]	@ (800a4b8 <MX_GPIO_Init+0x138>)
 800a3b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a3b2:	4a41      	ldr	r2, [pc, #260]	@ (800a4b8 <MX_GPIO_Init+0x138>)
 800a3b4:	f043 0320 	orr.w	r3, r3, #32
 800a3b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a3ba:	4b3f      	ldr	r3, [pc, #252]	@ (800a4b8 <MX_GPIO_Init+0x138>)
 800a3bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a3be:	f003 0320 	and.w	r3, r3, #32
 800a3c2:	60fb      	str	r3, [r7, #12]
 800a3c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800a3c6:	4b3c      	ldr	r3, [pc, #240]	@ (800a4b8 <MX_GPIO_Init+0x138>)
 800a3c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a3ca:	4a3b      	ldr	r2, [pc, #236]	@ (800a4b8 <MX_GPIO_Init+0x138>)
 800a3cc:	f043 0301 	orr.w	r3, r3, #1
 800a3d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a3d2:	4b39      	ldr	r3, [pc, #228]	@ (800a4b8 <MX_GPIO_Init+0x138>)
 800a3d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a3d6:	f003 0301 	and.w	r3, r3, #1
 800a3da:	60bb      	str	r3, [r7, #8]
 800a3dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800a3de:	4b36      	ldr	r3, [pc, #216]	@ (800a4b8 <MX_GPIO_Init+0x138>)
 800a3e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a3e2:	4a35      	ldr	r2, [pc, #212]	@ (800a4b8 <MX_GPIO_Init+0x138>)
 800a3e4:	f043 0302 	orr.w	r3, r3, #2
 800a3e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a3ea:	4b33      	ldr	r3, [pc, #204]	@ (800a4b8 <MX_GPIO_Init+0x138>)
 800a3ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a3ee:	f003 0302 	and.w	r3, r3, #2
 800a3f2:	607b      	str	r3, [r7, #4]
 800a3f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 800a3f6:	2201      	movs	r2, #1
 800a3f8:	2180      	movs	r1, #128	@ 0x80
 800a3fa:	4830      	ldr	r0, [pc, #192]	@ (800a4bc <MX_GPIO_Init+0x13c>)
 800a3fc:	f002 fbfe 	bl	800cbfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 800a400:	2201      	movs	r2, #1
 800a402:	2120      	movs	r1, #32
 800a404:	482e      	ldr	r0, [pc, #184]	@ (800a4c0 <MX_GPIO_Init+0x140>)
 800a406:	f002 fbf9 	bl	800cbfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800a40a:	2200      	movs	r2, #0
 800a40c:	2140      	movs	r1, #64	@ 0x40
 800a40e:	482c      	ldr	r0, [pc, #176]	@ (800a4c0 <MX_GPIO_Init+0x140>)
 800a410:	f002 fbf4 	bl	800cbfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800a414:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a418:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800a41a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800a41e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a420:	2300      	movs	r3, #0
 800a422:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800a424:	f107 0314 	add.w	r3, r7, #20
 800a428:	4619      	mov	r1, r3
 800a42a:	4824      	ldr	r0, [pc, #144]	@ (800a4bc <MX_GPIO_Init+0x13c>)
 800a42c:	f002 f982 	bl	800c734 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB3 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4;
 800a430:	f44f 6383 	mov.w	r3, #1048	@ 0x418
 800a434:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a436:	2300      	movs	r3, #0
 800a438:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a43a:	2300      	movs	r3, #0
 800a43c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a43e:	f107 0314 	add.w	r3, r7, #20
 800a442:	4619      	mov	r1, r3
 800a444:	481e      	ldr	r0, [pc, #120]	@ (800a4c0 <MX_GPIO_Init+0x140>)
 800a446:	f002 f975 	bl	800c734 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800a44a:	2380      	movs	r3, #128	@ 0x80
 800a44c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a44e:	2301      	movs	r3, #1
 800a450:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a452:	2300      	movs	r3, #0
 800a454:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a456:	2300      	movs	r3, #0
 800a458:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a45a:	f107 0314 	add.w	r3, r7, #20
 800a45e:	4619      	mov	r1, r3
 800a460:	4816      	ldr	r0, [pc, #88]	@ (800a4bc <MX_GPIO_Init+0x13c>)
 800a462:	f002 f967 	bl	800c734 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800a466:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a46a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a46c:	2300      	movs	r3, #0
 800a46e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a470:	2300      	movs	r3, #0
 800a472:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a474:	f107 0314 	add.w	r3, r7, #20
 800a478:	4619      	mov	r1, r3
 800a47a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a47e:	f002 f959 	bl	800c734 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800a482:	2360      	movs	r3, #96	@ 0x60
 800a484:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a486:	2301      	movs	r3, #1
 800a488:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a48a:	2300      	movs	r3, #0
 800a48c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a48e:	2300      	movs	r3, #0
 800a490:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a492:	f107 0314 	add.w	r3, r7, #20
 800a496:	4619      	mov	r1, r3
 800a498:	4809      	ldr	r0, [pc, #36]	@ (800a4c0 <MX_GPIO_Init+0x140>)
 800a49a:	f002 f94b 	bl	800c734 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800a49e:	2200      	movs	r2, #0
 800a4a0:	2100      	movs	r1, #0
 800a4a2:	2028      	movs	r0, #40	@ 0x28
 800a4a4:	f001 fdcf 	bl	800c046 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800a4a8:	2028      	movs	r0, #40	@ 0x28
 800a4aa:	f001 fde6 	bl	800c07a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 800a4ae:	bf00      	nop
 800a4b0:	3728      	adds	r7, #40	@ 0x28
 800a4b2:	46bd      	mov	sp, r7
 800a4b4:	bd80      	pop	{r7, pc}
 800a4b6:	bf00      	nop
 800a4b8:	40021000 	.word	0x40021000
 800a4bc:	48000800 	.word	0x48000800
 800a4c0:	48000400 	.word	0x48000400

0800a4c4 <__io_putchar>:

/**
  * @brief  Retargets the C library printf function to the USART.
  */
PUTCHAR_PROTOTYPE
{
 800a4c4:	b580      	push	{r7, lr}
 800a4c6:	b082      	sub	sp, #8
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the LPUART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 800a4cc:	1d39      	adds	r1, r7, #4
 800a4ce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a4d2:	2201      	movs	r2, #1
 800a4d4:	4803      	ldr	r0, [pc, #12]	@ (800a4e4 <__io_putchar+0x20>)
 800a4d6:	f004 fcb3 	bl	800ee40 <HAL_UART_Transmit>

  return ch;
 800a4da:	687b      	ldr	r3, [r7, #4]
}
 800a4dc:	4618      	mov	r0, r3
 800a4de:	3708      	adds	r7, #8
 800a4e0:	46bd      	mov	sp, r7
 800a4e2:	bd80      	pop	{r7, pc}
 800a4e4:	20000914 	.word	0x20000914

0800a4e8 <__io_getchar>:

GETCHAR_PROTOTYPE
{
 800a4e8:	b580      	push	{r7, lr}
 800a4ea:	b082      	sub	sp, #8
 800a4ec:	af00      	add	r7, sp, #0
  uint8_t ch = 0;
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	71fb      	strb	r3, [r7, #7]

  /* Clear the Overrun flag just before receiving the first character */
  __HAL_UART_CLEAR_OREFLAG(&hlpuart1);
 800a4f2:	4b0b      	ldr	r3, [pc, #44]	@ (800a520 <__io_getchar+0x38>)
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	2208      	movs	r2, #8
 800a4f8:	621a      	str	r2, [r3, #32]

  /* Wait for reception of a character on the USART RX line and echo this
   * character on console */
  HAL_UART_Receive(&hlpuart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 800a4fa:	1df9      	adds	r1, r7, #7
 800a4fc:	f04f 33ff 	mov.w	r3, #4294967295
 800a500:	2201      	movs	r2, #1
 800a502:	4807      	ldr	r0, [pc, #28]	@ (800a520 <__io_getchar+0x38>)
 800a504:	f004 fd2a 	bl	800ef5c <HAL_UART_Receive>
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 800a508:	1df9      	adds	r1, r7, #7
 800a50a:	f04f 33ff 	mov.w	r3, #4294967295
 800a50e:	2201      	movs	r2, #1
 800a510:	4803      	ldr	r0, [pc, #12]	@ (800a520 <__io_getchar+0x38>)
 800a512:	f004 fc95 	bl	800ee40 <HAL_UART_Transmit>
  return ch;
 800a516:	79fb      	ldrb	r3, [r7, #7]
}
 800a518:	4618      	mov	r0, r3
 800a51a:	3708      	adds	r7, #8
 800a51c:	46bd      	mov	sp, r7
 800a51e:	bd80      	pop	{r7, pc}
 800a520:	20000914 	.word	0x20000914

0800a524 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800a524:	b480      	push	{r7}
 800a526:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800a528:	b672      	cpsid	i
}
 800a52a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800a52c:	bf00      	nop
 800a52e:	e7fd      	b.n	800a52c <Error_Handler+0x8>

0800a530 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800a530:	b580      	push	{r7, lr}
 800a532:	b082      	sub	sp, #8
 800a534:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a536:	4b0f      	ldr	r3, [pc, #60]	@ (800a574 <HAL_MspInit+0x44>)
 800a538:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a53a:	4a0e      	ldr	r2, [pc, #56]	@ (800a574 <HAL_MspInit+0x44>)
 800a53c:	f043 0301 	orr.w	r3, r3, #1
 800a540:	6613      	str	r3, [r2, #96]	@ 0x60
 800a542:	4b0c      	ldr	r3, [pc, #48]	@ (800a574 <HAL_MspInit+0x44>)
 800a544:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a546:	f003 0301 	and.w	r3, r3, #1
 800a54a:	607b      	str	r3, [r7, #4]
 800a54c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800a54e:	4b09      	ldr	r3, [pc, #36]	@ (800a574 <HAL_MspInit+0x44>)
 800a550:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a552:	4a08      	ldr	r2, [pc, #32]	@ (800a574 <HAL_MspInit+0x44>)
 800a554:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a558:	6593      	str	r3, [r2, #88]	@ 0x58
 800a55a:	4b06      	ldr	r3, [pc, #24]	@ (800a574 <HAL_MspInit+0x44>)
 800a55c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a55e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a562:	603b      	str	r3, [r7, #0]
 800a564:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800a566:	f002 fd5b 	bl	800d020 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a56a:	bf00      	nop
 800a56c:	3708      	adds	r7, #8
 800a56e:	46bd      	mov	sp, r7
 800a570:	bd80      	pop	{r7, pc}
 800a572:	bf00      	nop
 800a574:	40021000 	.word	0x40021000

0800a578 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800a578:	b580      	push	{r7, lr}
 800a57a:	b09e      	sub	sp, #120	@ 0x78
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a580:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a584:	2200      	movs	r2, #0
 800a586:	601a      	str	r2, [r3, #0]
 800a588:	605a      	str	r2, [r3, #4]
 800a58a:	609a      	str	r2, [r3, #8]
 800a58c:	60da      	str	r2, [r3, #12]
 800a58e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a590:	f107 0310 	add.w	r3, r7, #16
 800a594:	2254      	movs	r2, #84	@ 0x54
 800a596:	2100      	movs	r1, #0
 800a598:	4618      	mov	r0, r3
 800a59a:	f006 fd49 	bl	8011030 <memset>
  if(hadc->Instance==ADC1)
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a5a6:	d134      	bne.n	800a612 <HAL_ADC_MspInit+0x9a>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800a5a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a5ac:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800a5ae:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800a5b2:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a5b4:	f107 0310 	add.w	r3, r7, #16
 800a5b8:	4618      	mov	r0, r3
 800a5ba:	f003 fa6f 	bl	800da9c <HAL_RCCEx_PeriphCLKConfig>
 800a5be:	4603      	mov	r3, r0
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d001      	beq.n	800a5c8 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800a5c4:	f7ff ffae 	bl	800a524 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800a5c8:	4b14      	ldr	r3, [pc, #80]	@ (800a61c <HAL_ADC_MspInit+0xa4>)
 800a5ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a5cc:	4a13      	ldr	r2, [pc, #76]	@ (800a61c <HAL_ADC_MspInit+0xa4>)
 800a5ce:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800a5d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a5d4:	4b11      	ldr	r3, [pc, #68]	@ (800a61c <HAL_ADC_MspInit+0xa4>)
 800a5d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a5d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a5dc:	60fb      	str	r3, [r7, #12]
 800a5de:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a5e0:	4b0e      	ldr	r3, [pc, #56]	@ (800a61c <HAL_ADC_MspInit+0xa4>)
 800a5e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a5e4:	4a0d      	ldr	r2, [pc, #52]	@ (800a61c <HAL_ADC_MspInit+0xa4>)
 800a5e6:	f043 0301 	orr.w	r3, r3, #1
 800a5ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a5ec:	4b0b      	ldr	r3, [pc, #44]	@ (800a61c <HAL_ADC_MspInit+0xa4>)
 800a5ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a5f0:	f003 0301 	and.w	r3, r3, #1
 800a5f4:	60bb      	str	r3, [r7, #8]
 800a5f6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800a5f8:	2301      	movs	r3, #1
 800a5fa:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a5fc:	2303      	movs	r3, #3
 800a5fe:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a600:	2300      	movs	r3, #0
 800a602:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a604:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a608:	4619      	mov	r1, r3
 800a60a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a60e:	f002 f891 	bl	800c734 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800a612:	bf00      	nop
 800a614:	3778      	adds	r7, #120	@ 0x78
 800a616:	46bd      	mov	sp, r7
 800a618:	bd80      	pop	{r7, pc}
 800a61a:	bf00      	nop
 800a61c:	40021000 	.word	0x40021000

0800a620 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 800a620:	b580      	push	{r7, lr}
 800a622:	b09e      	sub	sp, #120	@ 0x78
 800a624:	af00      	add	r7, sp, #0
 800a626:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a628:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a62c:	2200      	movs	r2, #0
 800a62e:	601a      	str	r2, [r3, #0]
 800a630:	605a      	str	r2, [r3, #4]
 800a632:	609a      	str	r2, [r3, #8]
 800a634:	60da      	str	r2, [r3, #12]
 800a636:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a638:	f107 0310 	add.w	r3, r7, #16
 800a63c:	2254      	movs	r2, #84	@ 0x54
 800a63e:	2100      	movs	r1, #0
 800a640:	4618      	mov	r0, r3
 800a642:	f006 fcf5 	bl	8011030 <memset>
  if(hfdcan->Instance==FDCAN1)
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	4a20      	ldr	r2, [pc, #128]	@ (800a6cc <HAL_FDCAN_MspInit+0xac>)
 800a64c:	4293      	cmp	r3, r2
 800a64e:	d139      	bne.n	800a6c4 <HAL_FDCAN_MspInit+0xa4>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800a650:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a654:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 800a656:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a65a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a65c:	f107 0310 	add.w	r3, r7, #16
 800a660:	4618      	mov	r0, r3
 800a662:	f003 fa1b 	bl	800da9c <HAL_RCCEx_PeriphCLKConfig>
 800a666:	4603      	mov	r3, r0
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d001      	beq.n	800a670 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 800a66c:	f7ff ff5a 	bl	800a524 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800a670:	4b17      	ldr	r3, [pc, #92]	@ (800a6d0 <HAL_FDCAN_MspInit+0xb0>)
 800a672:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a674:	4a16      	ldr	r2, [pc, #88]	@ (800a6d0 <HAL_FDCAN_MspInit+0xb0>)
 800a676:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800a67a:	6593      	str	r3, [r2, #88]	@ 0x58
 800a67c:	4b14      	ldr	r3, [pc, #80]	@ (800a6d0 <HAL_FDCAN_MspInit+0xb0>)
 800a67e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a680:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a684:	60fb      	str	r3, [r7, #12]
 800a686:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a688:	4b11      	ldr	r3, [pc, #68]	@ (800a6d0 <HAL_FDCAN_MspInit+0xb0>)
 800a68a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a68c:	4a10      	ldr	r2, [pc, #64]	@ (800a6d0 <HAL_FDCAN_MspInit+0xb0>)
 800a68e:	f043 0301 	orr.w	r3, r3, #1
 800a692:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a694:	4b0e      	ldr	r3, [pc, #56]	@ (800a6d0 <HAL_FDCAN_MspInit+0xb0>)
 800a696:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a698:	f003 0301 	and.w	r3, r3, #1
 800a69c:	60bb      	str	r3, [r7, #8]
 800a69e:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a6a0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a6a4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a6a6:	2302      	movs	r3, #2
 800a6a8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a6ae:	2300      	movs	r3, #0
 800a6b0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800a6b2:	2309      	movs	r3, #9
 800a6b4:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a6b6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a6ba:	4619      	mov	r1, r3
 800a6bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a6c0:	f002 f838 	bl	800c734 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 800a6c4:	bf00      	nop
 800a6c6:	3778      	adds	r7, #120	@ 0x78
 800a6c8:	46bd      	mov	sp, r7
 800a6ca:	bd80      	pop	{r7, pc}
 800a6cc:	40006400 	.word	0x40006400
 800a6d0:	40021000 	.word	0x40021000

0800a6d4 <HAL_FDCAN_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspDeInit(FDCAN_HandleTypeDef* hfdcan)
{
 800a6d4:	b580      	push	{r7, lr}
 800a6d6:	b082      	sub	sp, #8
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	6078      	str	r0, [r7, #4]
  if(hfdcan->Instance==FDCAN1)
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	4a09      	ldr	r2, [pc, #36]	@ (800a708 <HAL_FDCAN_MspDeInit+0x34>)
 800a6e2:	4293      	cmp	r3, r2
 800a6e4:	d10b      	bne.n	800a6fe <HAL_FDCAN_MspDeInit+0x2a>
  {
    /* USER CODE BEGIN FDCAN1_MspDeInit 0 */

    /* USER CODE END FDCAN1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_FDCAN_CLK_DISABLE();
 800a6e6:	4b09      	ldr	r3, [pc, #36]	@ (800a70c <HAL_FDCAN_MspDeInit+0x38>)
 800a6e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6ea:	4a08      	ldr	r2, [pc, #32]	@ (800a70c <HAL_FDCAN_MspDeInit+0x38>)
 800a6ec:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800a6f0:	6593      	str	r3, [r2, #88]	@ 0x58

    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 800a6f2:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800a6f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a6fa:	f002 f99d 	bl	800ca38 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN FDCAN1_MspDeInit 1 */

    /* USER CODE END FDCAN1_MspDeInit 1 */
  }

}
 800a6fe:	bf00      	nop
 800a700:	3708      	adds	r7, #8
 800a702:	46bd      	mov	sp, r7
 800a704:	bd80      	pop	{r7, pc}
 800a706:	bf00      	nop
 800a708:	40006400 	.word	0x40006400
 800a70c:	40021000 	.word	0x40021000

0800a710 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b09e      	sub	sp, #120	@ 0x78
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a718:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a71c:	2200      	movs	r2, #0
 800a71e:	601a      	str	r2, [r3, #0]
 800a720:	605a      	str	r2, [r3, #4]
 800a722:	609a      	str	r2, [r3, #8]
 800a724:	60da      	str	r2, [r3, #12]
 800a726:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a728:	f107 0310 	add.w	r3, r7, #16
 800a72c:	2254      	movs	r2, #84	@ 0x54
 800a72e:	2100      	movs	r1, #0
 800a730:	4618      	mov	r0, r3
 800a732:	f006 fc7d 	bl	8011030 <memset>
  if(hi2c->Instance==I2C1)
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	4a1f      	ldr	r2, [pc, #124]	@ (800a7b8 <HAL_I2C_MspInit+0xa8>)
 800a73c:	4293      	cmp	r3, r2
 800a73e:	d136      	bne.n	800a7ae <HAL_I2C_MspInit+0x9e>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800a740:	2340      	movs	r3, #64	@ 0x40
 800a742:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800a744:	2300      	movs	r3, #0
 800a746:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a748:	f107 0310 	add.w	r3, r7, #16
 800a74c:	4618      	mov	r0, r3
 800a74e:	f003 f9a5 	bl	800da9c <HAL_RCCEx_PeriphCLKConfig>
 800a752:	4603      	mov	r3, r0
 800a754:	2b00      	cmp	r3, #0
 800a756:	d001      	beq.n	800a75c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800a758:	f7ff fee4 	bl	800a524 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a75c:	4b17      	ldr	r3, [pc, #92]	@ (800a7bc <HAL_I2C_MspInit+0xac>)
 800a75e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a760:	4a16      	ldr	r2, [pc, #88]	@ (800a7bc <HAL_I2C_MspInit+0xac>)
 800a762:	f043 0302 	orr.w	r3, r3, #2
 800a766:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a768:	4b14      	ldr	r3, [pc, #80]	@ (800a7bc <HAL_I2C_MspInit+0xac>)
 800a76a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a76c:	f003 0302 	and.w	r3, r3, #2
 800a770:	60fb      	str	r3, [r7, #12]
 800a772:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800a774:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800a778:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800a77a:	2312      	movs	r3, #18
 800a77c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a77e:	2300      	movs	r3, #0
 800a780:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a782:	2300      	movs	r3, #0
 800a784:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800a786:	2304      	movs	r3, #4
 800a788:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a78a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a78e:	4619      	mov	r1, r3
 800a790:	480b      	ldr	r0, [pc, #44]	@ (800a7c0 <HAL_I2C_MspInit+0xb0>)
 800a792:	f001 ffcf 	bl	800c734 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800a796:	4b09      	ldr	r3, [pc, #36]	@ (800a7bc <HAL_I2C_MspInit+0xac>)
 800a798:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a79a:	4a08      	ldr	r2, [pc, #32]	@ (800a7bc <HAL_I2C_MspInit+0xac>)
 800a79c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a7a0:	6593      	str	r3, [r2, #88]	@ 0x58
 800a7a2:	4b06      	ldr	r3, [pc, #24]	@ (800a7bc <HAL_I2C_MspInit+0xac>)
 800a7a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a7a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a7aa:	60bb      	str	r3, [r7, #8]
 800a7ac:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800a7ae:	bf00      	nop
 800a7b0:	3778      	adds	r7, #120	@ 0x78
 800a7b2:	46bd      	mov	sp, r7
 800a7b4:	bd80      	pop	{r7, pc}
 800a7b6:	bf00      	nop
 800a7b8:	40005400 	.word	0x40005400
 800a7bc:	40021000 	.word	0x40021000
 800a7c0:	48000400 	.word	0x48000400

0800a7c4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800a7c4:	b580      	push	{r7, lr}
 800a7c6:	b09e      	sub	sp, #120	@ 0x78
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a7cc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a7d0:	2200      	movs	r2, #0
 800a7d2:	601a      	str	r2, [r3, #0]
 800a7d4:	605a      	str	r2, [r3, #4]
 800a7d6:	609a      	str	r2, [r3, #8]
 800a7d8:	60da      	str	r2, [r3, #12]
 800a7da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a7dc:	f107 0310 	add.w	r3, r7, #16
 800a7e0:	2254      	movs	r2, #84	@ 0x54
 800a7e2:	2100      	movs	r1, #0
 800a7e4:	4618      	mov	r0, r3
 800a7e6:	f006 fc23 	bl	8011030 <memset>
  if(huart->Instance==LPUART1)
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	4a1f      	ldr	r2, [pc, #124]	@ (800a86c <HAL_UART_MspInit+0xa8>)
 800a7f0:	4293      	cmp	r3, r2
 800a7f2:	d136      	bne.n	800a862 <HAL_UART_MspInit+0x9e>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800a7f4:	2320      	movs	r3, #32
 800a7f6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800a7f8:	2300      	movs	r3, #0
 800a7fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a7fc:	f107 0310 	add.w	r3, r7, #16
 800a800:	4618      	mov	r0, r3
 800a802:	f003 f94b 	bl	800da9c <HAL_RCCEx_PeriphCLKConfig>
 800a806:	4603      	mov	r3, r0
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d001      	beq.n	800a810 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800a80c:	f7ff fe8a 	bl	800a524 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800a810:	4b17      	ldr	r3, [pc, #92]	@ (800a870 <HAL_UART_MspInit+0xac>)
 800a812:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a814:	4a16      	ldr	r2, [pc, #88]	@ (800a870 <HAL_UART_MspInit+0xac>)
 800a816:	f043 0301 	orr.w	r3, r3, #1
 800a81a:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800a81c:	4b14      	ldr	r3, [pc, #80]	@ (800a870 <HAL_UART_MspInit+0xac>)
 800a81e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a820:	f003 0301 	and.w	r3, r3, #1
 800a824:	60fb      	str	r3, [r7, #12]
 800a826:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a828:	4b11      	ldr	r3, [pc, #68]	@ (800a870 <HAL_UART_MspInit+0xac>)
 800a82a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a82c:	4a10      	ldr	r2, [pc, #64]	@ (800a870 <HAL_UART_MspInit+0xac>)
 800a82e:	f043 0301 	orr.w	r3, r3, #1
 800a832:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a834:	4b0e      	ldr	r3, [pc, #56]	@ (800a870 <HAL_UART_MspInit+0xac>)
 800a836:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a838:	f003 0301 	and.w	r3, r3, #1
 800a83c:	60bb      	str	r3, [r7, #8]
 800a83e:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 800a840:	230c      	movs	r3, #12
 800a842:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a844:	2302      	movs	r3, #2
 800a846:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a848:	2300      	movs	r3, #0
 800a84a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a84c:	2300      	movs	r3, #0
 800a84e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 800a850:	230c      	movs	r3, #12
 800a852:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a854:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a858:	4619      	mov	r1, r3
 800a85a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a85e:	f001 ff69 	bl	800c734 <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 800a862:	bf00      	nop
 800a864:	3778      	adds	r7, #120	@ 0x78
 800a866:	46bd      	mov	sp, r7
 800a868:	bd80      	pop	{r7, pc}
 800a86a:	bf00      	nop
 800a86c:	40008000 	.word	0x40008000
 800a870:	40021000 	.word	0x40021000

0800a874 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800a874:	b580      	push	{r7, lr}
 800a876:	b08a      	sub	sp, #40	@ 0x28
 800a878:	af00      	add	r7, sp, #0
 800a87a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a87c:	f107 0314 	add.w	r3, r7, #20
 800a880:	2200      	movs	r2, #0
 800a882:	601a      	str	r2, [r3, #0]
 800a884:	605a      	str	r2, [r3, #4]
 800a886:	609a      	str	r2, [r3, #8]
 800a888:	60da      	str	r2, [r3, #12]
 800a88a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	4a17      	ldr	r2, [pc, #92]	@ (800a8f0 <HAL_SPI_MspInit+0x7c>)
 800a892:	4293      	cmp	r3, r2
 800a894:	d128      	bne.n	800a8e8 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800a896:	4b17      	ldr	r3, [pc, #92]	@ (800a8f4 <HAL_SPI_MspInit+0x80>)
 800a898:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a89a:	4a16      	ldr	r2, [pc, #88]	@ (800a8f4 <HAL_SPI_MspInit+0x80>)
 800a89c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a8a0:	6613      	str	r3, [r2, #96]	@ 0x60
 800a8a2:	4b14      	ldr	r3, [pc, #80]	@ (800a8f4 <HAL_SPI_MspInit+0x80>)
 800a8a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a8a6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a8aa:	613b      	str	r3, [r7, #16]
 800a8ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a8ae:	4b11      	ldr	r3, [pc, #68]	@ (800a8f4 <HAL_SPI_MspInit+0x80>)
 800a8b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a8b2:	4a10      	ldr	r2, [pc, #64]	@ (800a8f4 <HAL_SPI_MspInit+0x80>)
 800a8b4:	f043 0301 	orr.w	r3, r3, #1
 800a8b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a8ba:	4b0e      	ldr	r3, [pc, #56]	@ (800a8f4 <HAL_SPI_MspInit+0x80>)
 800a8bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a8be:	f003 0301 	and.w	r3, r3, #1
 800a8c2:	60fb      	str	r3, [r7, #12]
 800a8c4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800a8c6:	23e0      	movs	r3, #224	@ 0xe0
 800a8c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a8ca:	2302      	movs	r3, #2
 800a8cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800a8d6:	2305      	movs	r3, #5
 800a8d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a8da:	f107 0314 	add.w	r3, r7, #20
 800a8de:	4619      	mov	r1, r3
 800a8e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a8e4:	f001 ff26 	bl	800c734 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800a8e8:	bf00      	nop
 800a8ea:	3728      	adds	r7, #40	@ 0x28
 800a8ec:	46bd      	mov	sp, r7
 800a8ee:	bd80      	pop	{r7, pc}
 800a8f0:	40013000 	.word	0x40013000
 800a8f4:	40021000 	.word	0x40021000

0800a8f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800a8f8:	b480      	push	{r7}
 800a8fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800a8fc:	bf00      	nop
 800a8fe:	e7fd      	b.n	800a8fc <NMI_Handler+0x4>

0800a900 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800a900:	b480      	push	{r7}
 800a902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800a904:	bf00      	nop
 800a906:	e7fd      	b.n	800a904 <HardFault_Handler+0x4>

0800a908 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800a908:	b480      	push	{r7}
 800a90a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800a90c:	bf00      	nop
 800a90e:	e7fd      	b.n	800a90c <MemManage_Handler+0x4>

0800a910 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800a910:	b480      	push	{r7}
 800a912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800a914:	bf00      	nop
 800a916:	e7fd      	b.n	800a914 <BusFault_Handler+0x4>

0800a918 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800a918:	b480      	push	{r7}
 800a91a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800a91c:	bf00      	nop
 800a91e:	e7fd      	b.n	800a91c <UsageFault_Handler+0x4>

0800a920 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800a920:	b480      	push	{r7}
 800a922:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800a924:	bf00      	nop
 800a926:	46bd      	mov	sp, r7
 800a928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a92c:	4770      	bx	lr

0800a92e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800a92e:	b480      	push	{r7}
 800a930:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800a932:	bf00      	nop
 800a934:	46bd      	mov	sp, r7
 800a936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a93a:	4770      	bx	lr

0800a93c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800a93c:	b480      	push	{r7}
 800a93e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800a940:	bf00      	nop
 800a942:	46bd      	mov	sp, r7
 800a944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a948:	4770      	bx	lr

0800a94a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800a94a:	b580      	push	{r7, lr}
 800a94c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800a94e:	f000 f95f 	bl	800ac10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800a952:	bf00      	nop
 800a954:	bd80      	pop	{r7, pc}

0800a956 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800a956:	b580      	push	{r7, lr}
 800a958:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800a95a:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800a95e:	f002 f965 	bl	800cc2c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800a962:	bf00      	nop
 800a964:	bd80      	pop	{r7, pc}

0800a966 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800a966:	b480      	push	{r7}
 800a968:	af00      	add	r7, sp, #0
  return 1;
 800a96a:	2301      	movs	r3, #1
}
 800a96c:	4618      	mov	r0, r3
 800a96e:	46bd      	mov	sp, r7
 800a970:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a974:	4770      	bx	lr

0800a976 <_kill>:

int _kill(int pid, int sig)
{
 800a976:	b580      	push	{r7, lr}
 800a978:	b082      	sub	sp, #8
 800a97a:	af00      	add	r7, sp, #0
 800a97c:	6078      	str	r0, [r7, #4]
 800a97e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800a980:	f006 fbb8 	bl	80110f4 <__errno>
 800a984:	4603      	mov	r3, r0
 800a986:	2216      	movs	r2, #22
 800a988:	601a      	str	r2, [r3, #0]
  return -1;
 800a98a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a98e:	4618      	mov	r0, r3
 800a990:	3708      	adds	r7, #8
 800a992:	46bd      	mov	sp, r7
 800a994:	bd80      	pop	{r7, pc}

0800a996 <_exit>:

void _exit (int status)
{
 800a996:	b580      	push	{r7, lr}
 800a998:	b082      	sub	sp, #8
 800a99a:	af00      	add	r7, sp, #0
 800a99c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800a99e:	f04f 31ff 	mov.w	r1, #4294967295
 800a9a2:	6878      	ldr	r0, [r7, #4]
 800a9a4:	f7ff ffe7 	bl	800a976 <_kill>
  while (1) {}    /* Make sure we hang here */
 800a9a8:	bf00      	nop
 800a9aa:	e7fd      	b.n	800a9a8 <_exit+0x12>

0800a9ac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800a9ac:	b580      	push	{r7, lr}
 800a9ae:	b086      	sub	sp, #24
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	60f8      	str	r0, [r7, #12]
 800a9b4:	60b9      	str	r1, [r7, #8]
 800a9b6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a9b8:	2300      	movs	r3, #0
 800a9ba:	617b      	str	r3, [r7, #20]
 800a9bc:	e00a      	b.n	800a9d4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800a9be:	f7ff fd93 	bl	800a4e8 <__io_getchar>
 800a9c2:	4601      	mov	r1, r0
 800a9c4:	68bb      	ldr	r3, [r7, #8]
 800a9c6:	1c5a      	adds	r2, r3, #1
 800a9c8:	60ba      	str	r2, [r7, #8]
 800a9ca:	b2ca      	uxtb	r2, r1
 800a9cc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a9ce:	697b      	ldr	r3, [r7, #20]
 800a9d0:	3301      	adds	r3, #1
 800a9d2:	617b      	str	r3, [r7, #20]
 800a9d4:	697a      	ldr	r2, [r7, #20]
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	429a      	cmp	r2, r3
 800a9da:	dbf0      	blt.n	800a9be <_read+0x12>
  }

  return len;
 800a9dc:	687b      	ldr	r3, [r7, #4]
}
 800a9de:	4618      	mov	r0, r3
 800a9e0:	3718      	adds	r7, #24
 800a9e2:	46bd      	mov	sp, r7
 800a9e4:	bd80      	pop	{r7, pc}

0800a9e6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800a9e6:	b580      	push	{r7, lr}
 800a9e8:	b086      	sub	sp, #24
 800a9ea:	af00      	add	r7, sp, #0
 800a9ec:	60f8      	str	r0, [r7, #12]
 800a9ee:	60b9      	str	r1, [r7, #8]
 800a9f0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a9f2:	2300      	movs	r3, #0
 800a9f4:	617b      	str	r3, [r7, #20]
 800a9f6:	e009      	b.n	800aa0c <_write+0x26>
  {
    __io_putchar(*ptr++);
 800a9f8:	68bb      	ldr	r3, [r7, #8]
 800a9fa:	1c5a      	adds	r2, r3, #1
 800a9fc:	60ba      	str	r2, [r7, #8]
 800a9fe:	781b      	ldrb	r3, [r3, #0]
 800aa00:	4618      	mov	r0, r3
 800aa02:	f7ff fd5f 	bl	800a4c4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800aa06:	697b      	ldr	r3, [r7, #20]
 800aa08:	3301      	adds	r3, #1
 800aa0a:	617b      	str	r3, [r7, #20]
 800aa0c:	697a      	ldr	r2, [r7, #20]
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	429a      	cmp	r2, r3
 800aa12:	dbf1      	blt.n	800a9f8 <_write+0x12>
  }
  return len;
 800aa14:	687b      	ldr	r3, [r7, #4]
}
 800aa16:	4618      	mov	r0, r3
 800aa18:	3718      	adds	r7, #24
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	bd80      	pop	{r7, pc}

0800aa1e <_close>:

int _close(int file)
{
 800aa1e:	b480      	push	{r7}
 800aa20:	b083      	sub	sp, #12
 800aa22:	af00      	add	r7, sp, #0
 800aa24:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800aa26:	f04f 33ff 	mov.w	r3, #4294967295
}
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	370c      	adds	r7, #12
 800aa2e:	46bd      	mov	sp, r7
 800aa30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa34:	4770      	bx	lr

0800aa36 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800aa36:	b480      	push	{r7}
 800aa38:	b083      	sub	sp, #12
 800aa3a:	af00      	add	r7, sp, #0
 800aa3c:	6078      	str	r0, [r7, #4]
 800aa3e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800aa40:	683b      	ldr	r3, [r7, #0]
 800aa42:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800aa46:	605a      	str	r2, [r3, #4]
  return 0;
 800aa48:	2300      	movs	r3, #0
}
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	370c      	adds	r7, #12
 800aa4e:	46bd      	mov	sp, r7
 800aa50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa54:	4770      	bx	lr

0800aa56 <_isatty>:

int _isatty(int file)
{
 800aa56:	b480      	push	{r7}
 800aa58:	b083      	sub	sp, #12
 800aa5a:	af00      	add	r7, sp, #0
 800aa5c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800aa5e:	2301      	movs	r3, #1
}
 800aa60:	4618      	mov	r0, r3
 800aa62:	370c      	adds	r7, #12
 800aa64:	46bd      	mov	sp, r7
 800aa66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa6a:	4770      	bx	lr

0800aa6c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800aa6c:	b480      	push	{r7}
 800aa6e:	b085      	sub	sp, #20
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	60f8      	str	r0, [r7, #12]
 800aa74:	60b9      	str	r1, [r7, #8]
 800aa76:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800aa78:	2300      	movs	r3, #0
}
 800aa7a:	4618      	mov	r0, r3
 800aa7c:	3714      	adds	r7, #20
 800aa7e:	46bd      	mov	sp, r7
 800aa80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa84:	4770      	bx	lr
	...

0800aa88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800aa88:	b580      	push	{r7, lr}
 800aa8a:	b086      	sub	sp, #24
 800aa8c:	af00      	add	r7, sp, #0
 800aa8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800aa90:	4a14      	ldr	r2, [pc, #80]	@ (800aae4 <_sbrk+0x5c>)
 800aa92:	4b15      	ldr	r3, [pc, #84]	@ (800aae8 <_sbrk+0x60>)
 800aa94:	1ad3      	subs	r3, r2, r3
 800aa96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800aa98:	697b      	ldr	r3, [r7, #20]
 800aa9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800aa9c:	4b13      	ldr	r3, [pc, #76]	@ (800aaec <_sbrk+0x64>)
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d102      	bne.n	800aaaa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800aaa4:	4b11      	ldr	r3, [pc, #68]	@ (800aaec <_sbrk+0x64>)
 800aaa6:	4a12      	ldr	r2, [pc, #72]	@ (800aaf0 <_sbrk+0x68>)
 800aaa8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800aaaa:	4b10      	ldr	r3, [pc, #64]	@ (800aaec <_sbrk+0x64>)
 800aaac:	681a      	ldr	r2, [r3, #0]
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	4413      	add	r3, r2
 800aab2:	693a      	ldr	r2, [r7, #16]
 800aab4:	429a      	cmp	r2, r3
 800aab6:	d207      	bcs.n	800aac8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800aab8:	f006 fb1c 	bl	80110f4 <__errno>
 800aabc:	4603      	mov	r3, r0
 800aabe:	220c      	movs	r2, #12
 800aac0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800aac2:	f04f 33ff 	mov.w	r3, #4294967295
 800aac6:	e009      	b.n	800aadc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800aac8:	4b08      	ldr	r3, [pc, #32]	@ (800aaec <_sbrk+0x64>)
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800aace:	4b07      	ldr	r3, [pc, #28]	@ (800aaec <_sbrk+0x64>)
 800aad0:	681a      	ldr	r2, [r3, #0]
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	4413      	add	r3, r2
 800aad6:	4a05      	ldr	r2, [pc, #20]	@ (800aaec <_sbrk+0x64>)
 800aad8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800aada:	68fb      	ldr	r3, [r7, #12]
}
 800aadc:	4618      	mov	r0, r3
 800aade:	3718      	adds	r7, #24
 800aae0:	46bd      	mov	sp, r7
 800aae2:	bd80      	pop	{r7, pc}
 800aae4:	20020000 	.word	0x20020000
 800aae8:	00000400 	.word	0x00000400
 800aaec:	20000a0c 	.word	0x20000a0c
 800aaf0:	20000b60 	.word	0x20000b60

0800aaf4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800aaf4:	b480      	push	{r7}
 800aaf6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800aaf8:	4b06      	ldr	r3, [pc, #24]	@ (800ab14 <SystemInit+0x20>)
 800aafa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aafe:	4a05      	ldr	r2, [pc, #20]	@ (800ab14 <SystemInit+0x20>)
 800ab00:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800ab04:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800ab08:	bf00      	nop
 800ab0a:	46bd      	mov	sp, r7
 800ab0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab10:	4770      	bx	lr
 800ab12:	bf00      	nop
 800ab14:	e000ed00 	.word	0xe000ed00

0800ab18 <Reset_Handler>:
 800ab18:	480d      	ldr	r0, [pc, #52]	@ (800ab50 <LoopForever+0x2>)
 800ab1a:	4685      	mov	sp, r0
 800ab1c:	f7ff ffea 	bl	800aaf4 <SystemInit>
 800ab20:	480c      	ldr	r0, [pc, #48]	@ (800ab54 <LoopForever+0x6>)
 800ab22:	490d      	ldr	r1, [pc, #52]	@ (800ab58 <LoopForever+0xa>)
 800ab24:	4a0d      	ldr	r2, [pc, #52]	@ (800ab5c <LoopForever+0xe>)
 800ab26:	2300      	movs	r3, #0
 800ab28:	e002      	b.n	800ab30 <LoopCopyDataInit>

0800ab2a <CopyDataInit>:
 800ab2a:	58d4      	ldr	r4, [r2, r3]
 800ab2c:	50c4      	str	r4, [r0, r3]
 800ab2e:	3304      	adds	r3, #4

0800ab30 <LoopCopyDataInit>:
 800ab30:	18c4      	adds	r4, r0, r3
 800ab32:	428c      	cmp	r4, r1
 800ab34:	d3f9      	bcc.n	800ab2a <CopyDataInit>
 800ab36:	4a0a      	ldr	r2, [pc, #40]	@ (800ab60 <LoopForever+0x12>)
 800ab38:	4c0a      	ldr	r4, [pc, #40]	@ (800ab64 <LoopForever+0x16>)
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	e001      	b.n	800ab42 <LoopFillZerobss>

0800ab3e <FillZerobss>:
 800ab3e:	6013      	str	r3, [r2, #0]
 800ab40:	3204      	adds	r2, #4

0800ab42 <LoopFillZerobss>:
 800ab42:	42a2      	cmp	r2, r4
 800ab44:	d3fb      	bcc.n	800ab3e <FillZerobss>
 800ab46:	f006 fadb 	bl	8011100 <__libc_init_array>
 800ab4a:	f7ff f9fb 	bl	8009f44 <main>

0800ab4e <LoopForever>:
 800ab4e:	e7fe      	b.n	800ab4e <LoopForever>
 800ab50:	20020000 	.word	0x20020000
 800ab54:	20000000 	.word	0x20000000
 800ab58:	20000294 	.word	0x20000294
 800ab5c:	08015c1c 	.word	0x08015c1c
 800ab60:	20000294 	.word	0x20000294
 800ab64:	20000b60 	.word	0x20000b60

0800ab68 <ADC1_2_IRQHandler>:
 800ab68:	e7fe      	b.n	800ab68 <ADC1_2_IRQHandler>

0800ab6a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800ab6a:	b580      	push	{r7, lr}
 800ab6c:	b082      	sub	sp, #8
 800ab6e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800ab70:	2300      	movs	r3, #0
 800ab72:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800ab74:	2003      	movs	r0, #3
 800ab76:	f001 fa5b 	bl	800c030 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800ab7a:	2000      	movs	r0, #0
 800ab7c:	f000 f80e 	bl	800ab9c <HAL_InitTick>
 800ab80:	4603      	mov	r3, r0
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d002      	beq.n	800ab8c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800ab86:	2301      	movs	r3, #1
 800ab88:	71fb      	strb	r3, [r7, #7]
 800ab8a:	e001      	b.n	800ab90 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800ab8c:	f7ff fcd0 	bl	800a530 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800ab90:	79fb      	ldrb	r3, [r7, #7]

}
 800ab92:	4618      	mov	r0, r3
 800ab94:	3708      	adds	r7, #8
 800ab96:	46bd      	mov	sp, r7
 800ab98:	bd80      	pop	{r7, pc}
	...

0800ab9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800ab9c:	b580      	push	{r7, lr}
 800ab9e:	b084      	sub	sp, #16
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800aba4:	2300      	movs	r3, #0
 800aba6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800aba8:	4b16      	ldr	r3, [pc, #88]	@ (800ac04 <HAL_InitTick+0x68>)
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	2b00      	cmp	r3, #0
 800abae:	d022      	beq.n	800abf6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800abb0:	4b15      	ldr	r3, [pc, #84]	@ (800ac08 <HAL_InitTick+0x6c>)
 800abb2:	681a      	ldr	r2, [r3, #0]
 800abb4:	4b13      	ldr	r3, [pc, #76]	@ (800ac04 <HAL_InitTick+0x68>)
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800abbc:	fbb1 f3f3 	udiv	r3, r1, r3
 800abc0:	fbb2 f3f3 	udiv	r3, r2, r3
 800abc4:	4618      	mov	r0, r3
 800abc6:	f001 fa66 	bl	800c096 <HAL_SYSTICK_Config>
 800abca:	4603      	mov	r3, r0
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d10f      	bne.n	800abf0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	2b0f      	cmp	r3, #15
 800abd4:	d809      	bhi.n	800abea <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800abd6:	2200      	movs	r2, #0
 800abd8:	6879      	ldr	r1, [r7, #4]
 800abda:	f04f 30ff 	mov.w	r0, #4294967295
 800abde:	f001 fa32 	bl	800c046 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800abe2:	4a0a      	ldr	r2, [pc, #40]	@ (800ac0c <HAL_InitTick+0x70>)
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	6013      	str	r3, [r2, #0]
 800abe8:	e007      	b.n	800abfa <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800abea:	2301      	movs	r3, #1
 800abec:	73fb      	strb	r3, [r7, #15]
 800abee:	e004      	b.n	800abfa <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800abf0:	2301      	movs	r3, #1
 800abf2:	73fb      	strb	r3, [r7, #15]
 800abf4:	e001      	b.n	800abfa <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800abf6:	2301      	movs	r3, #1
 800abf8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800abfa:	7bfb      	ldrb	r3, [r7, #15]
}
 800abfc:	4618      	mov	r0, r3
 800abfe:	3710      	adds	r7, #16
 800ac00:	46bd      	mov	sp, r7
 800ac02:	bd80      	pop	{r7, pc}
 800ac04:	200000c8 	.word	0x200000c8
 800ac08:	200000c0 	.word	0x200000c0
 800ac0c:	200000c4 	.word	0x200000c4

0800ac10 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800ac10:	b480      	push	{r7}
 800ac12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800ac14:	4b05      	ldr	r3, [pc, #20]	@ (800ac2c <HAL_IncTick+0x1c>)
 800ac16:	681a      	ldr	r2, [r3, #0]
 800ac18:	4b05      	ldr	r3, [pc, #20]	@ (800ac30 <HAL_IncTick+0x20>)
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	4413      	add	r3, r2
 800ac1e:	4a03      	ldr	r2, [pc, #12]	@ (800ac2c <HAL_IncTick+0x1c>)
 800ac20:	6013      	str	r3, [r2, #0]
}
 800ac22:	bf00      	nop
 800ac24:	46bd      	mov	sp, r7
 800ac26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac2a:	4770      	bx	lr
 800ac2c:	20000a10 	.word	0x20000a10
 800ac30:	200000c8 	.word	0x200000c8

0800ac34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800ac34:	b480      	push	{r7}
 800ac36:	af00      	add	r7, sp, #0
  return uwTick;
 800ac38:	4b03      	ldr	r3, [pc, #12]	@ (800ac48 <HAL_GetTick+0x14>)
 800ac3a:	681b      	ldr	r3, [r3, #0]
}
 800ac3c:	4618      	mov	r0, r3
 800ac3e:	46bd      	mov	sp, r7
 800ac40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac44:	4770      	bx	lr
 800ac46:	bf00      	nop
 800ac48:	20000a10 	.word	0x20000a10

0800ac4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800ac4c:	b580      	push	{r7, lr}
 800ac4e:	b084      	sub	sp, #16
 800ac50:	af00      	add	r7, sp, #0
 800ac52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800ac54:	f7ff ffee 	bl	800ac34 <HAL_GetTick>
 800ac58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac64:	d004      	beq.n	800ac70 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800ac66:	4b09      	ldr	r3, [pc, #36]	@ (800ac8c <HAL_Delay+0x40>)
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	68fa      	ldr	r2, [r7, #12]
 800ac6c:	4413      	add	r3, r2
 800ac6e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800ac70:	bf00      	nop
 800ac72:	f7ff ffdf 	bl	800ac34 <HAL_GetTick>
 800ac76:	4602      	mov	r2, r0
 800ac78:	68bb      	ldr	r3, [r7, #8]
 800ac7a:	1ad3      	subs	r3, r2, r3
 800ac7c:	68fa      	ldr	r2, [r7, #12]
 800ac7e:	429a      	cmp	r2, r3
 800ac80:	d8f7      	bhi.n	800ac72 <HAL_Delay+0x26>
  {
  }
}
 800ac82:	bf00      	nop
 800ac84:	bf00      	nop
 800ac86:	3710      	adds	r7, #16
 800ac88:	46bd      	mov	sp, r7
 800ac8a:	bd80      	pop	{r7, pc}
 800ac8c:	200000c8 	.word	0x200000c8

0800ac90 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800ac90:	b480      	push	{r7}
 800ac92:	b083      	sub	sp, #12
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	6078      	str	r0, [r7, #4]
 800ac98:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	689b      	ldr	r3, [r3, #8]
 800ac9e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800aca2:	683b      	ldr	r3, [r7, #0]
 800aca4:	431a      	orrs	r2, r3
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	609a      	str	r2, [r3, #8]
}
 800acaa:	bf00      	nop
 800acac:	370c      	adds	r7, #12
 800acae:	46bd      	mov	sp, r7
 800acb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb4:	4770      	bx	lr

0800acb6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800acb6:	b480      	push	{r7}
 800acb8:	b083      	sub	sp, #12
 800acba:	af00      	add	r7, sp, #0
 800acbc:	6078      	str	r0, [r7, #4]
 800acbe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	689b      	ldr	r3, [r3, #8]
 800acc4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800acc8:	683b      	ldr	r3, [r7, #0]
 800acca:	431a      	orrs	r2, r3
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	609a      	str	r2, [r3, #8]
}
 800acd0:	bf00      	nop
 800acd2:	370c      	adds	r7, #12
 800acd4:	46bd      	mov	sp, r7
 800acd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acda:	4770      	bx	lr

0800acdc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800acdc:	b480      	push	{r7}
 800acde:	b083      	sub	sp, #12
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	689b      	ldr	r3, [r3, #8]
 800ace8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800acec:	4618      	mov	r0, r3
 800acee:	370c      	adds	r7, #12
 800acf0:	46bd      	mov	sp, r7
 800acf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf6:	4770      	bx	lr

0800acf8 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800acf8:	b480      	push	{r7}
 800acfa:	b087      	sub	sp, #28
 800acfc:	af00      	add	r7, sp, #0
 800acfe:	60f8      	str	r0, [r7, #12]
 800ad00:	60b9      	str	r1, [r7, #8]
 800ad02:	607a      	str	r2, [r7, #4]
 800ad04:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	3360      	adds	r3, #96	@ 0x60
 800ad0a:	461a      	mov	r2, r3
 800ad0c:	68bb      	ldr	r3, [r7, #8]
 800ad0e:	009b      	lsls	r3, r3, #2
 800ad10:	4413      	add	r3, r2
 800ad12:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800ad14:	697b      	ldr	r3, [r7, #20]
 800ad16:	681a      	ldr	r2, [r3, #0]
 800ad18:	4b08      	ldr	r3, [pc, #32]	@ (800ad3c <LL_ADC_SetOffset+0x44>)
 800ad1a:	4013      	ands	r3, r2
 800ad1c:	687a      	ldr	r2, [r7, #4]
 800ad1e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800ad22:	683a      	ldr	r2, [r7, #0]
 800ad24:	430a      	orrs	r2, r1
 800ad26:	4313      	orrs	r3, r2
 800ad28:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800ad2c:	697b      	ldr	r3, [r7, #20]
 800ad2e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800ad30:	bf00      	nop
 800ad32:	371c      	adds	r7, #28
 800ad34:	46bd      	mov	sp, r7
 800ad36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad3a:	4770      	bx	lr
 800ad3c:	03fff000 	.word	0x03fff000

0800ad40 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800ad40:	b480      	push	{r7}
 800ad42:	b085      	sub	sp, #20
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	6078      	str	r0, [r7, #4]
 800ad48:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	3360      	adds	r3, #96	@ 0x60
 800ad4e:	461a      	mov	r2, r3
 800ad50:	683b      	ldr	r3, [r7, #0]
 800ad52:	009b      	lsls	r3, r3, #2
 800ad54:	4413      	add	r3, r2
 800ad56:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800ad60:	4618      	mov	r0, r3
 800ad62:	3714      	adds	r7, #20
 800ad64:	46bd      	mov	sp, r7
 800ad66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad6a:	4770      	bx	lr

0800ad6c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800ad6c:	b480      	push	{r7}
 800ad6e:	b087      	sub	sp, #28
 800ad70:	af00      	add	r7, sp, #0
 800ad72:	60f8      	str	r0, [r7, #12]
 800ad74:	60b9      	str	r1, [r7, #8]
 800ad76:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	3360      	adds	r3, #96	@ 0x60
 800ad7c:	461a      	mov	r2, r3
 800ad7e:	68bb      	ldr	r3, [r7, #8]
 800ad80:	009b      	lsls	r3, r3, #2
 800ad82:	4413      	add	r3, r2
 800ad84:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800ad86:	697b      	ldr	r3, [r7, #20]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	431a      	orrs	r2, r3
 800ad92:	697b      	ldr	r3, [r7, #20]
 800ad94:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800ad96:	bf00      	nop
 800ad98:	371c      	adds	r7, #28
 800ad9a:	46bd      	mov	sp, r7
 800ad9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada0:	4770      	bx	lr

0800ada2 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800ada2:	b480      	push	{r7}
 800ada4:	b087      	sub	sp, #28
 800ada6:	af00      	add	r7, sp, #0
 800ada8:	60f8      	str	r0, [r7, #12]
 800adaa:	60b9      	str	r1, [r7, #8]
 800adac:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	3360      	adds	r3, #96	@ 0x60
 800adb2:	461a      	mov	r2, r3
 800adb4:	68bb      	ldr	r3, [r7, #8]
 800adb6:	009b      	lsls	r3, r3, #2
 800adb8:	4413      	add	r3, r2
 800adba:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800adbc:	697b      	ldr	r3, [r7, #20]
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	431a      	orrs	r2, r3
 800adc8:	697b      	ldr	r3, [r7, #20]
 800adca:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800adcc:	bf00      	nop
 800adce:	371c      	adds	r7, #28
 800add0:	46bd      	mov	sp, r7
 800add2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add6:	4770      	bx	lr

0800add8 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800add8:	b480      	push	{r7}
 800adda:	b087      	sub	sp, #28
 800addc:	af00      	add	r7, sp, #0
 800adde:	60f8      	str	r0, [r7, #12]
 800ade0:	60b9      	str	r1, [r7, #8]
 800ade2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	3360      	adds	r3, #96	@ 0x60
 800ade8:	461a      	mov	r2, r3
 800adea:	68bb      	ldr	r3, [r7, #8]
 800adec:	009b      	lsls	r3, r3, #2
 800adee:	4413      	add	r3, r2
 800adf0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800adf2:	697b      	ldr	r3, [r7, #20]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	431a      	orrs	r2, r3
 800adfe:	697b      	ldr	r3, [r7, #20]
 800ae00:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800ae02:	bf00      	nop
 800ae04:	371c      	adds	r7, #28
 800ae06:	46bd      	mov	sp, r7
 800ae08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0c:	4770      	bx	lr

0800ae0e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800ae0e:	b480      	push	{r7}
 800ae10:	b083      	sub	sp, #12
 800ae12:	af00      	add	r7, sp, #0
 800ae14:	6078      	str	r0, [r7, #4]
 800ae16:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	695b      	ldr	r3, [r3, #20]
 800ae1c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800ae20:	683b      	ldr	r3, [r7, #0]
 800ae22:	431a      	orrs	r2, r3
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	615a      	str	r2, [r3, #20]
}
 800ae28:	bf00      	nop
 800ae2a:	370c      	adds	r7, #12
 800ae2c:	46bd      	mov	sp, r7
 800ae2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae32:	4770      	bx	lr

0800ae34 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800ae34:	b480      	push	{r7}
 800ae36:	b087      	sub	sp, #28
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	60f8      	str	r0, [r7, #12]
 800ae3c:	60b9      	str	r1, [r7, #8]
 800ae3e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	3330      	adds	r3, #48	@ 0x30
 800ae44:	461a      	mov	r2, r3
 800ae46:	68bb      	ldr	r3, [r7, #8]
 800ae48:	0a1b      	lsrs	r3, r3, #8
 800ae4a:	009b      	lsls	r3, r3, #2
 800ae4c:	f003 030c 	and.w	r3, r3, #12
 800ae50:	4413      	add	r3, r2
 800ae52:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800ae54:	697b      	ldr	r3, [r7, #20]
 800ae56:	681a      	ldr	r2, [r3, #0]
 800ae58:	68bb      	ldr	r3, [r7, #8]
 800ae5a:	f003 031f 	and.w	r3, r3, #31
 800ae5e:	211f      	movs	r1, #31
 800ae60:	fa01 f303 	lsl.w	r3, r1, r3
 800ae64:	43db      	mvns	r3, r3
 800ae66:	401a      	ands	r2, r3
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	0e9b      	lsrs	r3, r3, #26
 800ae6c:	f003 011f 	and.w	r1, r3, #31
 800ae70:	68bb      	ldr	r3, [r7, #8]
 800ae72:	f003 031f 	and.w	r3, r3, #31
 800ae76:	fa01 f303 	lsl.w	r3, r1, r3
 800ae7a:	431a      	orrs	r2, r3
 800ae7c:	697b      	ldr	r3, [r7, #20]
 800ae7e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800ae80:	bf00      	nop
 800ae82:	371c      	adds	r7, #28
 800ae84:	46bd      	mov	sp, r7
 800ae86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae8a:	4770      	bx	lr

0800ae8c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800ae8c:	b480      	push	{r7}
 800ae8e:	b087      	sub	sp, #28
 800ae90:	af00      	add	r7, sp, #0
 800ae92:	60f8      	str	r0, [r7, #12]
 800ae94:	60b9      	str	r1, [r7, #8]
 800ae96:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	3314      	adds	r3, #20
 800ae9c:	461a      	mov	r2, r3
 800ae9e:	68bb      	ldr	r3, [r7, #8]
 800aea0:	0e5b      	lsrs	r3, r3, #25
 800aea2:	009b      	lsls	r3, r3, #2
 800aea4:	f003 0304 	and.w	r3, r3, #4
 800aea8:	4413      	add	r3, r2
 800aeaa:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800aeac:	697b      	ldr	r3, [r7, #20]
 800aeae:	681a      	ldr	r2, [r3, #0]
 800aeb0:	68bb      	ldr	r3, [r7, #8]
 800aeb2:	0d1b      	lsrs	r3, r3, #20
 800aeb4:	f003 031f 	and.w	r3, r3, #31
 800aeb8:	2107      	movs	r1, #7
 800aeba:	fa01 f303 	lsl.w	r3, r1, r3
 800aebe:	43db      	mvns	r3, r3
 800aec0:	401a      	ands	r2, r3
 800aec2:	68bb      	ldr	r3, [r7, #8]
 800aec4:	0d1b      	lsrs	r3, r3, #20
 800aec6:	f003 031f 	and.w	r3, r3, #31
 800aeca:	6879      	ldr	r1, [r7, #4]
 800aecc:	fa01 f303 	lsl.w	r3, r1, r3
 800aed0:	431a      	orrs	r2, r3
 800aed2:	697b      	ldr	r3, [r7, #20]
 800aed4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800aed6:	bf00      	nop
 800aed8:	371c      	adds	r7, #28
 800aeda:	46bd      	mov	sp, r7
 800aedc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee0:	4770      	bx	lr
	...

0800aee4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800aee4:	b480      	push	{r7}
 800aee6:	b085      	sub	sp, #20
 800aee8:	af00      	add	r7, sp, #0
 800aeea:	60f8      	str	r0, [r7, #12]
 800aeec:	60b9      	str	r1, [r7, #8]
 800aeee:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800aef6:	68bb      	ldr	r3, [r7, #8]
 800aef8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aefc:	43db      	mvns	r3, r3
 800aefe:	401a      	ands	r2, r3
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	f003 0318 	and.w	r3, r3, #24
 800af06:	4908      	ldr	r1, [pc, #32]	@ (800af28 <LL_ADC_SetChannelSingleDiff+0x44>)
 800af08:	40d9      	lsrs	r1, r3
 800af0a:	68bb      	ldr	r3, [r7, #8]
 800af0c:	400b      	ands	r3, r1
 800af0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800af12:	431a      	orrs	r2, r3
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800af1a:	bf00      	nop
 800af1c:	3714      	adds	r7, #20
 800af1e:	46bd      	mov	sp, r7
 800af20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af24:	4770      	bx	lr
 800af26:	bf00      	nop
 800af28:	0007ffff 	.word	0x0007ffff

0800af2c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800af2c:	b480      	push	{r7}
 800af2e:	b083      	sub	sp, #12
 800af30:	af00      	add	r7, sp, #0
 800af32:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	689b      	ldr	r3, [r3, #8]
 800af38:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800af3c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800af40:	687a      	ldr	r2, [r7, #4]
 800af42:	6093      	str	r3, [r2, #8]
}
 800af44:	bf00      	nop
 800af46:	370c      	adds	r7, #12
 800af48:	46bd      	mov	sp, r7
 800af4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af4e:	4770      	bx	lr

0800af50 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800af50:	b480      	push	{r7}
 800af52:	b083      	sub	sp, #12
 800af54:	af00      	add	r7, sp, #0
 800af56:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	689b      	ldr	r3, [r3, #8]
 800af5c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800af60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800af64:	d101      	bne.n	800af6a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800af66:	2301      	movs	r3, #1
 800af68:	e000      	b.n	800af6c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800af6a:	2300      	movs	r3, #0
}
 800af6c:	4618      	mov	r0, r3
 800af6e:	370c      	adds	r7, #12
 800af70:	46bd      	mov	sp, r7
 800af72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af76:	4770      	bx	lr

0800af78 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800af78:	b480      	push	{r7}
 800af7a:	b083      	sub	sp, #12
 800af7c:	af00      	add	r7, sp, #0
 800af7e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	689b      	ldr	r3, [r3, #8]
 800af84:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800af88:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800af8c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800af94:	bf00      	nop
 800af96:	370c      	adds	r7, #12
 800af98:	46bd      	mov	sp, r7
 800af9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af9e:	4770      	bx	lr

0800afa0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800afa0:	b480      	push	{r7}
 800afa2:	b083      	sub	sp, #12
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	689b      	ldr	r3, [r3, #8]
 800afac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800afb0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800afb4:	d101      	bne.n	800afba <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800afb6:	2301      	movs	r3, #1
 800afb8:	e000      	b.n	800afbc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800afba:	2300      	movs	r3, #0
}
 800afbc:	4618      	mov	r0, r3
 800afbe:	370c      	adds	r7, #12
 800afc0:	46bd      	mov	sp, r7
 800afc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc6:	4770      	bx	lr

0800afc8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800afc8:	b480      	push	{r7}
 800afca:	b083      	sub	sp, #12
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	689b      	ldr	r3, [r3, #8]
 800afd4:	f003 0301 	and.w	r3, r3, #1
 800afd8:	2b01      	cmp	r3, #1
 800afda:	d101      	bne.n	800afe0 <LL_ADC_IsEnabled+0x18>
 800afdc:	2301      	movs	r3, #1
 800afde:	e000      	b.n	800afe2 <LL_ADC_IsEnabled+0x1a>
 800afe0:	2300      	movs	r3, #0
}
 800afe2:	4618      	mov	r0, r3
 800afe4:	370c      	adds	r7, #12
 800afe6:	46bd      	mov	sp, r7
 800afe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afec:	4770      	bx	lr

0800afee <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800afee:	b480      	push	{r7}
 800aff0:	b083      	sub	sp, #12
 800aff2:	af00      	add	r7, sp, #0
 800aff4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	689b      	ldr	r3, [r3, #8]
 800affa:	f003 0304 	and.w	r3, r3, #4
 800affe:	2b04      	cmp	r3, #4
 800b000:	d101      	bne.n	800b006 <LL_ADC_REG_IsConversionOngoing+0x18>
 800b002:	2301      	movs	r3, #1
 800b004:	e000      	b.n	800b008 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800b006:	2300      	movs	r3, #0
}
 800b008:	4618      	mov	r0, r3
 800b00a:	370c      	adds	r7, #12
 800b00c:	46bd      	mov	sp, r7
 800b00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b012:	4770      	bx	lr

0800b014 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800b014:	b480      	push	{r7}
 800b016:	b083      	sub	sp, #12
 800b018:	af00      	add	r7, sp, #0
 800b01a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	689b      	ldr	r3, [r3, #8]
 800b020:	f003 0308 	and.w	r3, r3, #8
 800b024:	2b08      	cmp	r3, #8
 800b026:	d101      	bne.n	800b02c <LL_ADC_INJ_IsConversionOngoing+0x18>
 800b028:	2301      	movs	r3, #1
 800b02a:	e000      	b.n	800b02e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800b02c:	2300      	movs	r3, #0
}
 800b02e:	4618      	mov	r0, r3
 800b030:	370c      	adds	r7, #12
 800b032:	46bd      	mov	sp, r7
 800b034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b038:	4770      	bx	lr
	...

0800b03c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800b03c:	b590      	push	{r4, r7, lr}
 800b03e:	b089      	sub	sp, #36	@ 0x24
 800b040:	af00      	add	r7, sp, #0
 800b042:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b044:	2300      	movs	r3, #0
 800b046:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800b048:	2300      	movs	r3, #0
 800b04a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d101      	bne.n	800b056 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800b052:	2301      	movs	r3, #1
 800b054:	e1a9      	b.n	800b3aa <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	695b      	ldr	r3, [r3, #20]
 800b05a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b060:	2b00      	cmp	r3, #0
 800b062:	d109      	bne.n	800b078 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800b064:	6878      	ldr	r0, [r7, #4]
 800b066:	f7ff fa87 	bl	800a578 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	2200      	movs	r2, #0
 800b06e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	2200      	movs	r2, #0
 800b074:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	4618      	mov	r0, r3
 800b07e:	f7ff ff67 	bl	800af50 <LL_ADC_IsDeepPowerDownEnabled>
 800b082:	4603      	mov	r3, r0
 800b084:	2b00      	cmp	r3, #0
 800b086:	d004      	beq.n	800b092 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	4618      	mov	r0, r3
 800b08e:	f7ff ff4d 	bl	800af2c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	4618      	mov	r0, r3
 800b098:	f7ff ff82 	bl	800afa0 <LL_ADC_IsInternalRegulatorEnabled>
 800b09c:	4603      	mov	r3, r0
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d115      	bne.n	800b0ce <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	4618      	mov	r0, r3
 800b0a8:	f7ff ff66 	bl	800af78 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800b0ac:	4b9c      	ldr	r3, [pc, #624]	@ (800b320 <HAL_ADC_Init+0x2e4>)
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	099b      	lsrs	r3, r3, #6
 800b0b2:	4a9c      	ldr	r2, [pc, #624]	@ (800b324 <HAL_ADC_Init+0x2e8>)
 800b0b4:	fba2 2303 	umull	r2, r3, r2, r3
 800b0b8:	099b      	lsrs	r3, r3, #6
 800b0ba:	3301      	adds	r3, #1
 800b0bc:	005b      	lsls	r3, r3, #1
 800b0be:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800b0c0:	e002      	b.n	800b0c8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	3b01      	subs	r3, #1
 800b0c6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d1f9      	bne.n	800b0c2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	f7ff ff64 	bl	800afa0 <LL_ADC_IsInternalRegulatorEnabled>
 800b0d8:	4603      	mov	r3, r0
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d10d      	bne.n	800b0fa <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b0e2:	f043 0210 	orr.w	r2, r3, #16
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b0ee:	f043 0201 	orr.w	r2, r3, #1
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800b0f6:	2301      	movs	r3, #1
 800b0f8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	4618      	mov	r0, r3
 800b100:	f7ff ff75 	bl	800afee <LL_ADC_REG_IsConversionOngoing>
 800b104:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b10a:	f003 0310 	and.w	r3, r3, #16
 800b10e:	2b00      	cmp	r3, #0
 800b110:	f040 8142 	bne.w	800b398 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800b114:	697b      	ldr	r3, [r7, #20]
 800b116:	2b00      	cmp	r3, #0
 800b118:	f040 813e 	bne.w	800b398 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b120:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800b124:	f043 0202 	orr.w	r2, r3, #2
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	4618      	mov	r0, r3
 800b132:	f7ff ff49 	bl	800afc8 <LL_ADC_IsEnabled>
 800b136:	4603      	mov	r3, r0
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d141      	bne.n	800b1c0 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b144:	d004      	beq.n	800b150 <HAL_ADC_Init+0x114>
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	4a77      	ldr	r2, [pc, #476]	@ (800b328 <HAL_ADC_Init+0x2ec>)
 800b14c:	4293      	cmp	r3, r2
 800b14e:	d10f      	bne.n	800b170 <HAL_ADC_Init+0x134>
 800b150:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800b154:	f7ff ff38 	bl	800afc8 <LL_ADC_IsEnabled>
 800b158:	4604      	mov	r4, r0
 800b15a:	4873      	ldr	r0, [pc, #460]	@ (800b328 <HAL_ADC_Init+0x2ec>)
 800b15c:	f7ff ff34 	bl	800afc8 <LL_ADC_IsEnabled>
 800b160:	4603      	mov	r3, r0
 800b162:	4323      	orrs	r3, r4
 800b164:	2b00      	cmp	r3, #0
 800b166:	bf0c      	ite	eq
 800b168:	2301      	moveq	r3, #1
 800b16a:	2300      	movne	r3, #0
 800b16c:	b2db      	uxtb	r3, r3
 800b16e:	e012      	b.n	800b196 <HAL_ADC_Init+0x15a>
 800b170:	486e      	ldr	r0, [pc, #440]	@ (800b32c <HAL_ADC_Init+0x2f0>)
 800b172:	f7ff ff29 	bl	800afc8 <LL_ADC_IsEnabled>
 800b176:	4604      	mov	r4, r0
 800b178:	486d      	ldr	r0, [pc, #436]	@ (800b330 <HAL_ADC_Init+0x2f4>)
 800b17a:	f7ff ff25 	bl	800afc8 <LL_ADC_IsEnabled>
 800b17e:	4603      	mov	r3, r0
 800b180:	431c      	orrs	r4, r3
 800b182:	486c      	ldr	r0, [pc, #432]	@ (800b334 <HAL_ADC_Init+0x2f8>)
 800b184:	f7ff ff20 	bl	800afc8 <LL_ADC_IsEnabled>
 800b188:	4603      	mov	r3, r0
 800b18a:	4323      	orrs	r3, r4
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	bf0c      	ite	eq
 800b190:	2301      	moveq	r3, #1
 800b192:	2300      	movne	r3, #0
 800b194:	b2db      	uxtb	r3, r3
 800b196:	2b00      	cmp	r3, #0
 800b198:	d012      	beq.n	800b1c0 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b1a2:	d004      	beq.n	800b1ae <HAL_ADC_Init+0x172>
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	4a5f      	ldr	r2, [pc, #380]	@ (800b328 <HAL_ADC_Init+0x2ec>)
 800b1aa:	4293      	cmp	r3, r2
 800b1ac:	d101      	bne.n	800b1b2 <HAL_ADC_Init+0x176>
 800b1ae:	4a62      	ldr	r2, [pc, #392]	@ (800b338 <HAL_ADC_Init+0x2fc>)
 800b1b0:	e000      	b.n	800b1b4 <HAL_ADC_Init+0x178>
 800b1b2:	4a62      	ldr	r2, [pc, #392]	@ (800b33c <HAL_ADC_Init+0x300>)
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	685b      	ldr	r3, [r3, #4]
 800b1b8:	4619      	mov	r1, r3
 800b1ba:	4610      	mov	r0, r2
 800b1bc:	f7ff fd68 	bl	800ac90 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	7f5b      	ldrb	r3, [r3, #29]
 800b1c4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b1ca:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800b1d0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800b1d6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b1de:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b1e0:	4313      	orrs	r3, r2
 800b1e2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b1ea:	2b01      	cmp	r3, #1
 800b1ec:	d106      	bne.n	800b1fc <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1f2:	3b01      	subs	r3, #1
 800b1f4:	045b      	lsls	r3, r3, #17
 800b1f6:	69ba      	ldr	r2, [r7, #24]
 800b1f8:	4313      	orrs	r3, r2
 800b1fa:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b200:	2b00      	cmp	r3, #0
 800b202:	d009      	beq.n	800b218 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b208:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b210:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800b212:	69ba      	ldr	r2, [r7, #24]
 800b214:	4313      	orrs	r3, r2
 800b216:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	68da      	ldr	r2, [r3, #12]
 800b21e:	4b48      	ldr	r3, [pc, #288]	@ (800b340 <HAL_ADC_Init+0x304>)
 800b220:	4013      	ands	r3, r2
 800b222:	687a      	ldr	r2, [r7, #4]
 800b224:	6812      	ldr	r2, [r2, #0]
 800b226:	69b9      	ldr	r1, [r7, #24]
 800b228:	430b      	orrs	r3, r1
 800b22a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	691b      	ldr	r3, [r3, #16]
 800b232:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	430a      	orrs	r2, r1
 800b240:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	4618      	mov	r0, r3
 800b248:	f7ff fee4 	bl	800b014 <LL_ADC_INJ_IsConversionOngoing>
 800b24c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800b24e:	697b      	ldr	r3, [r7, #20]
 800b250:	2b00      	cmp	r3, #0
 800b252:	d17f      	bne.n	800b354 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800b254:	693b      	ldr	r3, [r7, #16]
 800b256:	2b00      	cmp	r3, #0
 800b258:	d17c      	bne.n	800b354 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800b25e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b266:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800b268:	4313      	orrs	r3, r2
 800b26a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	68db      	ldr	r3, [r3, #12]
 800b272:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b276:	f023 0302 	bic.w	r3, r3, #2
 800b27a:	687a      	ldr	r2, [r7, #4]
 800b27c:	6812      	ldr	r2, [r2, #0]
 800b27e:	69b9      	ldr	r1, [r7, #24]
 800b280:	430b      	orrs	r3, r1
 800b282:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	691b      	ldr	r3, [r3, #16]
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d017      	beq.n	800b2bc <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	691a      	ldr	r2, [r3, #16]
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800b29a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800b2a4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800b2a8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b2ac:	687a      	ldr	r2, [r7, #4]
 800b2ae:	6911      	ldr	r1, [r2, #16]
 800b2b0:	687a      	ldr	r2, [r7, #4]
 800b2b2:	6812      	ldr	r2, [r2, #0]
 800b2b4:	430b      	orrs	r3, r1
 800b2b6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800b2ba:	e013      	b.n	800b2e4 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	691a      	ldr	r2, [r3, #16]
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800b2ca:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800b2d4:	687a      	ldr	r2, [r7, #4]
 800b2d6:	6812      	ldr	r2, [r2, #0]
 800b2d8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800b2dc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b2e0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b2ea:	2b01      	cmp	r3, #1
 800b2ec:	d12a      	bne.n	800b344 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	691b      	ldr	r3, [r3, #16]
 800b2f4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800b2f8:	f023 0304 	bic.w	r3, r3, #4
 800b2fc:	687a      	ldr	r2, [r7, #4]
 800b2fe:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 800b300:	687a      	ldr	r2, [r7, #4]
 800b302:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800b304:	4311      	orrs	r1, r2
 800b306:	687a      	ldr	r2, [r7, #4]
 800b308:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800b30a:	4311      	orrs	r1, r2
 800b30c:	687a      	ldr	r2, [r7, #4]
 800b30e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b310:	430a      	orrs	r2, r1
 800b312:	431a      	orrs	r2, r3
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	f042 0201 	orr.w	r2, r2, #1
 800b31c:	611a      	str	r2, [r3, #16]
 800b31e:	e019      	b.n	800b354 <HAL_ADC_Init+0x318>
 800b320:	200000c0 	.word	0x200000c0
 800b324:	053e2d63 	.word	0x053e2d63
 800b328:	50000100 	.word	0x50000100
 800b32c:	50000400 	.word	0x50000400
 800b330:	50000500 	.word	0x50000500
 800b334:	50000600 	.word	0x50000600
 800b338:	50000300 	.word	0x50000300
 800b33c:	50000700 	.word	0x50000700
 800b340:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	691a      	ldr	r2, [r3, #16]
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	f022 0201 	bic.w	r2, r2, #1
 800b352:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	695b      	ldr	r3, [r3, #20]
 800b358:	2b01      	cmp	r3, #1
 800b35a:	d10c      	bne.n	800b376 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b362:	f023 010f 	bic.w	r1, r3, #15
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	6a1b      	ldr	r3, [r3, #32]
 800b36a:	1e5a      	subs	r2, r3, #1
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	430a      	orrs	r2, r1
 800b372:	631a      	str	r2, [r3, #48]	@ 0x30
 800b374:	e007      	b.n	800b386 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	f022 020f 	bic.w	r2, r2, #15
 800b384:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b38a:	f023 0303 	bic.w	r3, r3, #3
 800b38e:	f043 0201 	orr.w	r2, r3, #1
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b396:	e007      	b.n	800b3a8 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b39c:	f043 0210 	orr.w	r2, r3, #16
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800b3a4:	2301      	movs	r3, #1
 800b3a6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800b3a8:	7ffb      	ldrb	r3, [r7, #31]
}
 800b3aa:	4618      	mov	r0, r3
 800b3ac:	3724      	adds	r7, #36	@ 0x24
 800b3ae:	46bd      	mov	sp, r7
 800b3b0:	bd90      	pop	{r4, r7, pc}
 800b3b2:	bf00      	nop

0800b3b4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800b3b4:	b580      	push	{r7, lr}
 800b3b6:	b0b6      	sub	sp, #216	@ 0xd8
 800b3b8:	af00      	add	r7, sp, #0
 800b3ba:	6078      	str	r0, [r7, #4]
 800b3bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b3be:	2300      	movs	r3, #0
 800b3c0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800b3c4:	2300      	movs	r3, #0
 800b3c6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800b3ce:	2b01      	cmp	r3, #1
 800b3d0:	d102      	bne.n	800b3d8 <HAL_ADC_ConfigChannel+0x24>
 800b3d2:	2302      	movs	r3, #2
 800b3d4:	f000 bc13 	b.w	800bbfe <HAL_ADC_ConfigChannel+0x84a>
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	2201      	movs	r2, #1
 800b3dc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	4618      	mov	r0, r3
 800b3e6:	f7ff fe02 	bl	800afee <LL_ADC_REG_IsConversionOngoing>
 800b3ea:	4603      	mov	r3, r0
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	f040 83f3 	bne.w	800bbd8 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	6818      	ldr	r0, [r3, #0]
 800b3f6:	683b      	ldr	r3, [r7, #0]
 800b3f8:	6859      	ldr	r1, [r3, #4]
 800b3fa:	683b      	ldr	r3, [r7, #0]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	461a      	mov	r2, r3
 800b400:	f7ff fd18 	bl	800ae34 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	4618      	mov	r0, r3
 800b40a:	f7ff fdf0 	bl	800afee <LL_ADC_REG_IsConversionOngoing>
 800b40e:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	4618      	mov	r0, r3
 800b418:	f7ff fdfc 	bl	800b014 <LL_ADC_INJ_IsConversionOngoing>
 800b41c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800b420:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800b424:	2b00      	cmp	r3, #0
 800b426:	f040 81d9 	bne.w	800b7dc <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800b42a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800b42e:	2b00      	cmp	r3, #0
 800b430:	f040 81d4 	bne.w	800b7dc <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800b434:	683b      	ldr	r3, [r7, #0]
 800b436:	689b      	ldr	r3, [r3, #8]
 800b438:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b43c:	d10f      	bne.n	800b45e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	6818      	ldr	r0, [r3, #0]
 800b442:	683b      	ldr	r3, [r7, #0]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	2200      	movs	r2, #0
 800b448:	4619      	mov	r1, r3
 800b44a:	f7ff fd1f 	bl	800ae8c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800b456:	4618      	mov	r0, r3
 800b458:	f7ff fcd9 	bl	800ae0e <LL_ADC_SetSamplingTimeCommonConfig>
 800b45c:	e00e      	b.n	800b47c <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	6818      	ldr	r0, [r3, #0]
 800b462:	683b      	ldr	r3, [r7, #0]
 800b464:	6819      	ldr	r1, [r3, #0]
 800b466:	683b      	ldr	r3, [r7, #0]
 800b468:	689b      	ldr	r3, [r3, #8]
 800b46a:	461a      	mov	r2, r3
 800b46c:	f7ff fd0e 	bl	800ae8c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	2100      	movs	r1, #0
 800b476:	4618      	mov	r0, r3
 800b478:	f7ff fcc9 	bl	800ae0e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800b47c:	683b      	ldr	r3, [r7, #0]
 800b47e:	695a      	ldr	r2, [r3, #20]
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	68db      	ldr	r3, [r3, #12]
 800b486:	08db      	lsrs	r3, r3, #3
 800b488:	f003 0303 	and.w	r3, r3, #3
 800b48c:	005b      	lsls	r3, r3, #1
 800b48e:	fa02 f303 	lsl.w	r3, r2, r3
 800b492:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800b496:	683b      	ldr	r3, [r7, #0]
 800b498:	691b      	ldr	r3, [r3, #16]
 800b49a:	2b04      	cmp	r3, #4
 800b49c:	d022      	beq.n	800b4e4 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	6818      	ldr	r0, [r3, #0]
 800b4a2:	683b      	ldr	r3, [r7, #0]
 800b4a4:	6919      	ldr	r1, [r3, #16]
 800b4a6:	683b      	ldr	r3, [r7, #0]
 800b4a8:	681a      	ldr	r2, [r3, #0]
 800b4aa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b4ae:	f7ff fc23 	bl	800acf8 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	6818      	ldr	r0, [r3, #0]
 800b4b6:	683b      	ldr	r3, [r7, #0]
 800b4b8:	6919      	ldr	r1, [r3, #16]
 800b4ba:	683b      	ldr	r3, [r7, #0]
 800b4bc:	699b      	ldr	r3, [r3, #24]
 800b4be:	461a      	mov	r2, r3
 800b4c0:	f7ff fc6f 	bl	800ada2 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	6818      	ldr	r0, [r3, #0]
 800b4c8:	683b      	ldr	r3, [r7, #0]
 800b4ca:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800b4cc:	683b      	ldr	r3, [r7, #0]
 800b4ce:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800b4d0:	2b01      	cmp	r3, #1
 800b4d2:	d102      	bne.n	800b4da <HAL_ADC_ConfigChannel+0x126>
 800b4d4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b4d8:	e000      	b.n	800b4dc <HAL_ADC_ConfigChannel+0x128>
 800b4da:	2300      	movs	r3, #0
 800b4dc:	461a      	mov	r2, r3
 800b4de:	f7ff fc7b 	bl	800add8 <LL_ADC_SetOffsetSaturation>
 800b4e2:	e17b      	b.n	800b7dc <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	2100      	movs	r1, #0
 800b4ea:	4618      	mov	r0, r3
 800b4ec:	f7ff fc28 	bl	800ad40 <LL_ADC_GetOffsetChannel>
 800b4f0:	4603      	mov	r3, r0
 800b4f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d10a      	bne.n	800b510 <HAL_ADC_ConfigChannel+0x15c>
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	2100      	movs	r1, #0
 800b500:	4618      	mov	r0, r3
 800b502:	f7ff fc1d 	bl	800ad40 <LL_ADC_GetOffsetChannel>
 800b506:	4603      	mov	r3, r0
 800b508:	0e9b      	lsrs	r3, r3, #26
 800b50a:	f003 021f 	and.w	r2, r3, #31
 800b50e:	e01e      	b.n	800b54e <HAL_ADC_ConfigChannel+0x19a>
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	2100      	movs	r1, #0
 800b516:	4618      	mov	r0, r3
 800b518:	f7ff fc12 	bl	800ad40 <LL_ADC_GetOffsetChannel>
 800b51c:	4603      	mov	r3, r0
 800b51e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b522:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800b526:	fa93 f3a3 	rbit	r3, r3
 800b52a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800b52e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b532:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800b536:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d101      	bne.n	800b542 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800b53e:	2320      	movs	r3, #32
 800b540:	e004      	b.n	800b54c <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800b542:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b546:	fab3 f383 	clz	r3, r3
 800b54a:	b2db      	uxtb	r3, r3
 800b54c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800b54e:	683b      	ldr	r3, [r7, #0]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b556:	2b00      	cmp	r3, #0
 800b558:	d105      	bne.n	800b566 <HAL_ADC_ConfigChannel+0x1b2>
 800b55a:	683b      	ldr	r3, [r7, #0]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	0e9b      	lsrs	r3, r3, #26
 800b560:	f003 031f 	and.w	r3, r3, #31
 800b564:	e018      	b.n	800b598 <HAL_ADC_ConfigChannel+0x1e4>
 800b566:	683b      	ldr	r3, [r7, #0]
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b56e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800b572:	fa93 f3a3 	rbit	r3, r3
 800b576:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800b57a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b57e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800b582:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b586:	2b00      	cmp	r3, #0
 800b588:	d101      	bne.n	800b58e <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800b58a:	2320      	movs	r3, #32
 800b58c:	e004      	b.n	800b598 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800b58e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b592:	fab3 f383 	clz	r3, r3
 800b596:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800b598:	429a      	cmp	r2, r3
 800b59a:	d106      	bne.n	800b5aa <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	2200      	movs	r2, #0
 800b5a2:	2100      	movs	r1, #0
 800b5a4:	4618      	mov	r0, r3
 800b5a6:	f7ff fbe1 	bl	800ad6c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	2101      	movs	r1, #1
 800b5b0:	4618      	mov	r0, r3
 800b5b2:	f7ff fbc5 	bl	800ad40 <LL_ADC_GetOffsetChannel>
 800b5b6:	4603      	mov	r3, r0
 800b5b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d10a      	bne.n	800b5d6 <HAL_ADC_ConfigChannel+0x222>
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	2101      	movs	r1, #1
 800b5c6:	4618      	mov	r0, r3
 800b5c8:	f7ff fbba 	bl	800ad40 <LL_ADC_GetOffsetChannel>
 800b5cc:	4603      	mov	r3, r0
 800b5ce:	0e9b      	lsrs	r3, r3, #26
 800b5d0:	f003 021f 	and.w	r2, r3, #31
 800b5d4:	e01e      	b.n	800b614 <HAL_ADC_ConfigChannel+0x260>
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	2101      	movs	r1, #1
 800b5dc:	4618      	mov	r0, r3
 800b5de:	f7ff fbaf 	bl	800ad40 <LL_ADC_GetOffsetChannel>
 800b5e2:	4603      	mov	r3, r0
 800b5e4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b5e8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b5ec:	fa93 f3a3 	rbit	r3, r3
 800b5f0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800b5f4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b5f8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800b5fc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b600:	2b00      	cmp	r3, #0
 800b602:	d101      	bne.n	800b608 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 800b604:	2320      	movs	r3, #32
 800b606:	e004      	b.n	800b612 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 800b608:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b60c:	fab3 f383 	clz	r3, r3
 800b610:	b2db      	uxtb	r3, r3
 800b612:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800b614:	683b      	ldr	r3, [r7, #0]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d105      	bne.n	800b62c <HAL_ADC_ConfigChannel+0x278>
 800b620:	683b      	ldr	r3, [r7, #0]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	0e9b      	lsrs	r3, r3, #26
 800b626:	f003 031f 	and.w	r3, r3, #31
 800b62a:	e018      	b.n	800b65e <HAL_ADC_ConfigChannel+0x2aa>
 800b62c:	683b      	ldr	r3, [r7, #0]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b634:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b638:	fa93 f3a3 	rbit	r3, r3
 800b63c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800b640:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b644:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800b648:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d101      	bne.n	800b654 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 800b650:	2320      	movs	r3, #32
 800b652:	e004      	b.n	800b65e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 800b654:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b658:	fab3 f383 	clz	r3, r3
 800b65c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800b65e:	429a      	cmp	r2, r3
 800b660:	d106      	bne.n	800b670 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	2200      	movs	r2, #0
 800b668:	2101      	movs	r1, #1
 800b66a:	4618      	mov	r0, r3
 800b66c:	f7ff fb7e 	bl	800ad6c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	2102      	movs	r1, #2
 800b676:	4618      	mov	r0, r3
 800b678:	f7ff fb62 	bl	800ad40 <LL_ADC_GetOffsetChannel>
 800b67c:	4603      	mov	r3, r0
 800b67e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b682:	2b00      	cmp	r3, #0
 800b684:	d10a      	bne.n	800b69c <HAL_ADC_ConfigChannel+0x2e8>
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	2102      	movs	r1, #2
 800b68c:	4618      	mov	r0, r3
 800b68e:	f7ff fb57 	bl	800ad40 <LL_ADC_GetOffsetChannel>
 800b692:	4603      	mov	r3, r0
 800b694:	0e9b      	lsrs	r3, r3, #26
 800b696:	f003 021f 	and.w	r2, r3, #31
 800b69a:	e01e      	b.n	800b6da <HAL_ADC_ConfigChannel+0x326>
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	2102      	movs	r1, #2
 800b6a2:	4618      	mov	r0, r3
 800b6a4:	f7ff fb4c 	bl	800ad40 <LL_ADC_GetOffsetChannel>
 800b6a8:	4603      	mov	r3, r0
 800b6aa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b6ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b6b2:	fa93 f3a3 	rbit	r3, r3
 800b6b6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800b6ba:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b6be:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800b6c2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d101      	bne.n	800b6ce <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800b6ca:	2320      	movs	r3, #32
 800b6cc:	e004      	b.n	800b6d8 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800b6ce:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b6d2:	fab3 f383 	clz	r3, r3
 800b6d6:	b2db      	uxtb	r3, r3
 800b6d8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800b6da:	683b      	ldr	r3, [r7, #0]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d105      	bne.n	800b6f2 <HAL_ADC_ConfigChannel+0x33e>
 800b6e6:	683b      	ldr	r3, [r7, #0]
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	0e9b      	lsrs	r3, r3, #26
 800b6ec:	f003 031f 	and.w	r3, r3, #31
 800b6f0:	e016      	b.n	800b720 <HAL_ADC_ConfigChannel+0x36c>
 800b6f2:	683b      	ldr	r3, [r7, #0]
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b6fa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b6fe:	fa93 f3a3 	rbit	r3, r3
 800b702:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800b704:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b706:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800b70a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d101      	bne.n	800b716 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800b712:	2320      	movs	r3, #32
 800b714:	e004      	b.n	800b720 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800b716:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b71a:	fab3 f383 	clz	r3, r3
 800b71e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800b720:	429a      	cmp	r2, r3
 800b722:	d106      	bne.n	800b732 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	2200      	movs	r2, #0
 800b72a:	2102      	movs	r1, #2
 800b72c:	4618      	mov	r0, r3
 800b72e:	f7ff fb1d 	bl	800ad6c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	2103      	movs	r1, #3
 800b738:	4618      	mov	r0, r3
 800b73a:	f7ff fb01 	bl	800ad40 <LL_ADC_GetOffsetChannel>
 800b73e:	4603      	mov	r3, r0
 800b740:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b744:	2b00      	cmp	r3, #0
 800b746:	d10a      	bne.n	800b75e <HAL_ADC_ConfigChannel+0x3aa>
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	2103      	movs	r1, #3
 800b74e:	4618      	mov	r0, r3
 800b750:	f7ff faf6 	bl	800ad40 <LL_ADC_GetOffsetChannel>
 800b754:	4603      	mov	r3, r0
 800b756:	0e9b      	lsrs	r3, r3, #26
 800b758:	f003 021f 	and.w	r2, r3, #31
 800b75c:	e017      	b.n	800b78e <HAL_ADC_ConfigChannel+0x3da>
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	2103      	movs	r1, #3
 800b764:	4618      	mov	r0, r3
 800b766:	f7ff faeb 	bl	800ad40 <LL_ADC_GetOffsetChannel>
 800b76a:	4603      	mov	r3, r0
 800b76c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b76e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b770:	fa93 f3a3 	rbit	r3, r3
 800b774:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800b776:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b778:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800b77a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d101      	bne.n	800b784 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 800b780:	2320      	movs	r3, #32
 800b782:	e003      	b.n	800b78c <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800b784:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b786:	fab3 f383 	clz	r3, r3
 800b78a:	b2db      	uxtb	r3, r3
 800b78c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800b78e:	683b      	ldr	r3, [r7, #0]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b796:	2b00      	cmp	r3, #0
 800b798:	d105      	bne.n	800b7a6 <HAL_ADC_ConfigChannel+0x3f2>
 800b79a:	683b      	ldr	r3, [r7, #0]
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	0e9b      	lsrs	r3, r3, #26
 800b7a0:	f003 031f 	and.w	r3, r3, #31
 800b7a4:	e011      	b.n	800b7ca <HAL_ADC_ConfigChannel+0x416>
 800b7a6:	683b      	ldr	r3, [r7, #0]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b7ac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b7ae:	fa93 f3a3 	rbit	r3, r3
 800b7b2:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800b7b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b7b6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800b7b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d101      	bne.n	800b7c2 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800b7be:	2320      	movs	r3, #32
 800b7c0:	e003      	b.n	800b7ca <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800b7c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b7c4:	fab3 f383 	clz	r3, r3
 800b7c8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800b7ca:	429a      	cmp	r2, r3
 800b7cc:	d106      	bne.n	800b7dc <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	2200      	movs	r2, #0
 800b7d4:	2103      	movs	r1, #3
 800b7d6:	4618      	mov	r0, r3
 800b7d8:	f7ff fac8 	bl	800ad6c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	4618      	mov	r0, r3
 800b7e2:	f7ff fbf1 	bl	800afc8 <LL_ADC_IsEnabled>
 800b7e6:	4603      	mov	r3, r0
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	f040 813d 	bne.w	800ba68 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	6818      	ldr	r0, [r3, #0]
 800b7f2:	683b      	ldr	r3, [r7, #0]
 800b7f4:	6819      	ldr	r1, [r3, #0]
 800b7f6:	683b      	ldr	r3, [r7, #0]
 800b7f8:	68db      	ldr	r3, [r3, #12]
 800b7fa:	461a      	mov	r2, r3
 800b7fc:	f7ff fb72 	bl	800aee4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800b800:	683b      	ldr	r3, [r7, #0]
 800b802:	68db      	ldr	r3, [r3, #12]
 800b804:	4aa2      	ldr	r2, [pc, #648]	@ (800ba90 <HAL_ADC_ConfigChannel+0x6dc>)
 800b806:	4293      	cmp	r3, r2
 800b808:	f040 812e 	bne.w	800ba68 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800b810:	683b      	ldr	r3, [r7, #0]
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d10b      	bne.n	800b834 <HAL_ADC_ConfigChannel+0x480>
 800b81c:	683b      	ldr	r3, [r7, #0]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	0e9b      	lsrs	r3, r3, #26
 800b822:	3301      	adds	r3, #1
 800b824:	f003 031f 	and.w	r3, r3, #31
 800b828:	2b09      	cmp	r3, #9
 800b82a:	bf94      	ite	ls
 800b82c:	2301      	movls	r3, #1
 800b82e:	2300      	movhi	r3, #0
 800b830:	b2db      	uxtb	r3, r3
 800b832:	e019      	b.n	800b868 <HAL_ADC_ConfigChannel+0x4b4>
 800b834:	683b      	ldr	r3, [r7, #0]
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b83a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b83c:	fa93 f3a3 	rbit	r3, r3
 800b840:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800b842:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b844:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800b846:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d101      	bne.n	800b850 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800b84c:	2320      	movs	r3, #32
 800b84e:	e003      	b.n	800b858 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800b850:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b852:	fab3 f383 	clz	r3, r3
 800b856:	b2db      	uxtb	r3, r3
 800b858:	3301      	adds	r3, #1
 800b85a:	f003 031f 	and.w	r3, r3, #31
 800b85e:	2b09      	cmp	r3, #9
 800b860:	bf94      	ite	ls
 800b862:	2301      	movls	r3, #1
 800b864:	2300      	movhi	r3, #0
 800b866:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d079      	beq.n	800b960 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800b86c:	683b      	ldr	r3, [r7, #0]
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b874:	2b00      	cmp	r3, #0
 800b876:	d107      	bne.n	800b888 <HAL_ADC_ConfigChannel+0x4d4>
 800b878:	683b      	ldr	r3, [r7, #0]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	0e9b      	lsrs	r3, r3, #26
 800b87e:	3301      	adds	r3, #1
 800b880:	069b      	lsls	r3, r3, #26
 800b882:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b886:	e015      	b.n	800b8b4 <HAL_ADC_ConfigChannel+0x500>
 800b888:	683b      	ldr	r3, [r7, #0]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b88e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b890:	fa93 f3a3 	rbit	r3, r3
 800b894:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800b896:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b898:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800b89a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d101      	bne.n	800b8a4 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800b8a0:	2320      	movs	r3, #32
 800b8a2:	e003      	b.n	800b8ac <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800b8a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b8a6:	fab3 f383 	clz	r3, r3
 800b8aa:	b2db      	uxtb	r3, r3
 800b8ac:	3301      	adds	r3, #1
 800b8ae:	069b      	lsls	r3, r3, #26
 800b8b0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b8b4:	683b      	ldr	r3, [r7, #0]
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d109      	bne.n	800b8d4 <HAL_ADC_ConfigChannel+0x520>
 800b8c0:	683b      	ldr	r3, [r7, #0]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	0e9b      	lsrs	r3, r3, #26
 800b8c6:	3301      	adds	r3, #1
 800b8c8:	f003 031f 	and.w	r3, r3, #31
 800b8cc:	2101      	movs	r1, #1
 800b8ce:	fa01 f303 	lsl.w	r3, r1, r3
 800b8d2:	e017      	b.n	800b904 <HAL_ADC_ConfigChannel+0x550>
 800b8d4:	683b      	ldr	r3, [r7, #0]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b8da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b8dc:	fa93 f3a3 	rbit	r3, r3
 800b8e0:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800b8e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b8e4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800b8e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d101      	bne.n	800b8f0 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800b8ec:	2320      	movs	r3, #32
 800b8ee:	e003      	b.n	800b8f8 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800b8f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b8f2:	fab3 f383 	clz	r3, r3
 800b8f6:	b2db      	uxtb	r3, r3
 800b8f8:	3301      	adds	r3, #1
 800b8fa:	f003 031f 	and.w	r3, r3, #31
 800b8fe:	2101      	movs	r1, #1
 800b900:	fa01 f303 	lsl.w	r3, r1, r3
 800b904:	ea42 0103 	orr.w	r1, r2, r3
 800b908:	683b      	ldr	r3, [r7, #0]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b910:	2b00      	cmp	r3, #0
 800b912:	d10a      	bne.n	800b92a <HAL_ADC_ConfigChannel+0x576>
 800b914:	683b      	ldr	r3, [r7, #0]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	0e9b      	lsrs	r3, r3, #26
 800b91a:	3301      	adds	r3, #1
 800b91c:	f003 021f 	and.w	r2, r3, #31
 800b920:	4613      	mov	r3, r2
 800b922:	005b      	lsls	r3, r3, #1
 800b924:	4413      	add	r3, r2
 800b926:	051b      	lsls	r3, r3, #20
 800b928:	e018      	b.n	800b95c <HAL_ADC_ConfigChannel+0x5a8>
 800b92a:	683b      	ldr	r3, [r7, #0]
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b932:	fa93 f3a3 	rbit	r3, r3
 800b936:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800b938:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b93a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800b93c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d101      	bne.n	800b946 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800b942:	2320      	movs	r3, #32
 800b944:	e003      	b.n	800b94e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800b946:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b948:	fab3 f383 	clz	r3, r3
 800b94c:	b2db      	uxtb	r3, r3
 800b94e:	3301      	adds	r3, #1
 800b950:	f003 021f 	and.w	r2, r3, #31
 800b954:	4613      	mov	r3, r2
 800b956:	005b      	lsls	r3, r3, #1
 800b958:	4413      	add	r3, r2
 800b95a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b95c:	430b      	orrs	r3, r1
 800b95e:	e07e      	b.n	800ba5e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800b960:	683b      	ldr	r3, [r7, #0]
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d107      	bne.n	800b97c <HAL_ADC_ConfigChannel+0x5c8>
 800b96c:	683b      	ldr	r3, [r7, #0]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	0e9b      	lsrs	r3, r3, #26
 800b972:	3301      	adds	r3, #1
 800b974:	069b      	lsls	r3, r3, #26
 800b976:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b97a:	e015      	b.n	800b9a8 <HAL_ADC_ConfigChannel+0x5f4>
 800b97c:	683b      	ldr	r3, [r7, #0]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b982:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b984:	fa93 f3a3 	rbit	r3, r3
 800b988:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800b98a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b98c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800b98e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b990:	2b00      	cmp	r3, #0
 800b992:	d101      	bne.n	800b998 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800b994:	2320      	movs	r3, #32
 800b996:	e003      	b.n	800b9a0 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 800b998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b99a:	fab3 f383 	clz	r3, r3
 800b99e:	b2db      	uxtb	r3, r3
 800b9a0:	3301      	adds	r3, #1
 800b9a2:	069b      	lsls	r3, r3, #26
 800b9a4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b9a8:	683b      	ldr	r3, [r7, #0]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d109      	bne.n	800b9c8 <HAL_ADC_ConfigChannel+0x614>
 800b9b4:	683b      	ldr	r3, [r7, #0]
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	0e9b      	lsrs	r3, r3, #26
 800b9ba:	3301      	adds	r3, #1
 800b9bc:	f003 031f 	and.w	r3, r3, #31
 800b9c0:	2101      	movs	r1, #1
 800b9c2:	fa01 f303 	lsl.w	r3, r1, r3
 800b9c6:	e017      	b.n	800b9f8 <HAL_ADC_ConfigChannel+0x644>
 800b9c8:	683b      	ldr	r3, [r7, #0]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b9ce:	6a3b      	ldr	r3, [r7, #32]
 800b9d0:	fa93 f3a3 	rbit	r3, r3
 800b9d4:	61fb      	str	r3, [r7, #28]
  return result;
 800b9d6:	69fb      	ldr	r3, [r7, #28]
 800b9d8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800b9da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d101      	bne.n	800b9e4 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800b9e0:	2320      	movs	r3, #32
 800b9e2:	e003      	b.n	800b9ec <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800b9e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9e6:	fab3 f383 	clz	r3, r3
 800b9ea:	b2db      	uxtb	r3, r3
 800b9ec:	3301      	adds	r3, #1
 800b9ee:	f003 031f 	and.w	r3, r3, #31
 800b9f2:	2101      	movs	r1, #1
 800b9f4:	fa01 f303 	lsl.w	r3, r1, r3
 800b9f8:	ea42 0103 	orr.w	r1, r2, r3
 800b9fc:	683b      	ldr	r3, [r7, #0]
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d10d      	bne.n	800ba24 <HAL_ADC_ConfigChannel+0x670>
 800ba08:	683b      	ldr	r3, [r7, #0]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	0e9b      	lsrs	r3, r3, #26
 800ba0e:	3301      	adds	r3, #1
 800ba10:	f003 021f 	and.w	r2, r3, #31
 800ba14:	4613      	mov	r3, r2
 800ba16:	005b      	lsls	r3, r3, #1
 800ba18:	4413      	add	r3, r2
 800ba1a:	3b1e      	subs	r3, #30
 800ba1c:	051b      	lsls	r3, r3, #20
 800ba1e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800ba22:	e01b      	b.n	800ba5c <HAL_ADC_ConfigChannel+0x6a8>
 800ba24:	683b      	ldr	r3, [r7, #0]
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ba2a:	697b      	ldr	r3, [r7, #20]
 800ba2c:	fa93 f3a3 	rbit	r3, r3
 800ba30:	613b      	str	r3, [r7, #16]
  return result;
 800ba32:	693b      	ldr	r3, [r7, #16]
 800ba34:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800ba36:	69bb      	ldr	r3, [r7, #24]
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d101      	bne.n	800ba40 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800ba3c:	2320      	movs	r3, #32
 800ba3e:	e003      	b.n	800ba48 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 800ba40:	69bb      	ldr	r3, [r7, #24]
 800ba42:	fab3 f383 	clz	r3, r3
 800ba46:	b2db      	uxtb	r3, r3
 800ba48:	3301      	adds	r3, #1
 800ba4a:	f003 021f 	and.w	r2, r3, #31
 800ba4e:	4613      	mov	r3, r2
 800ba50:	005b      	lsls	r3, r3, #1
 800ba52:	4413      	add	r3, r2
 800ba54:	3b1e      	subs	r3, #30
 800ba56:	051b      	lsls	r3, r3, #20
 800ba58:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800ba5c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800ba5e:	683a      	ldr	r2, [r7, #0]
 800ba60:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800ba62:	4619      	mov	r1, r3
 800ba64:	f7ff fa12 	bl	800ae8c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800ba68:	683b      	ldr	r3, [r7, #0]
 800ba6a:	681a      	ldr	r2, [r3, #0]
 800ba6c:	4b09      	ldr	r3, [pc, #36]	@ (800ba94 <HAL_ADC_ConfigChannel+0x6e0>)
 800ba6e:	4013      	ands	r3, r2
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	f000 80be 	beq.w	800bbf2 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ba7e:	d004      	beq.n	800ba8a <HAL_ADC_ConfigChannel+0x6d6>
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	4a04      	ldr	r2, [pc, #16]	@ (800ba98 <HAL_ADC_ConfigChannel+0x6e4>)
 800ba86:	4293      	cmp	r3, r2
 800ba88:	d10a      	bne.n	800baa0 <HAL_ADC_ConfigChannel+0x6ec>
 800ba8a:	4b04      	ldr	r3, [pc, #16]	@ (800ba9c <HAL_ADC_ConfigChannel+0x6e8>)
 800ba8c:	e009      	b.n	800baa2 <HAL_ADC_ConfigChannel+0x6ee>
 800ba8e:	bf00      	nop
 800ba90:	407f0000 	.word	0x407f0000
 800ba94:	80080000 	.word	0x80080000
 800ba98:	50000100 	.word	0x50000100
 800ba9c:	50000300 	.word	0x50000300
 800baa0:	4b59      	ldr	r3, [pc, #356]	@ (800bc08 <HAL_ADC_ConfigChannel+0x854>)
 800baa2:	4618      	mov	r0, r3
 800baa4:	f7ff f91a 	bl	800acdc <LL_ADC_GetCommonPathInternalCh>
 800baa8:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800baac:	683b      	ldr	r3, [r7, #0]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	4a56      	ldr	r2, [pc, #344]	@ (800bc0c <HAL_ADC_ConfigChannel+0x858>)
 800bab2:	4293      	cmp	r3, r2
 800bab4:	d004      	beq.n	800bac0 <HAL_ADC_ConfigChannel+0x70c>
 800bab6:	683b      	ldr	r3, [r7, #0]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	4a55      	ldr	r2, [pc, #340]	@ (800bc10 <HAL_ADC_ConfigChannel+0x85c>)
 800babc:	4293      	cmp	r3, r2
 800babe:	d13a      	bne.n	800bb36 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800bac0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800bac4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d134      	bne.n	800bb36 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bad4:	d005      	beq.n	800bae2 <HAL_ADC_ConfigChannel+0x72e>
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	4a4e      	ldr	r2, [pc, #312]	@ (800bc14 <HAL_ADC_ConfigChannel+0x860>)
 800badc:	4293      	cmp	r3, r2
 800bade:	f040 8085 	bne.w	800bbec <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800baea:	d004      	beq.n	800baf6 <HAL_ADC_ConfigChannel+0x742>
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	4a49      	ldr	r2, [pc, #292]	@ (800bc18 <HAL_ADC_ConfigChannel+0x864>)
 800baf2:	4293      	cmp	r3, r2
 800baf4:	d101      	bne.n	800bafa <HAL_ADC_ConfigChannel+0x746>
 800baf6:	4a49      	ldr	r2, [pc, #292]	@ (800bc1c <HAL_ADC_ConfigChannel+0x868>)
 800baf8:	e000      	b.n	800bafc <HAL_ADC_ConfigChannel+0x748>
 800bafa:	4a43      	ldr	r2, [pc, #268]	@ (800bc08 <HAL_ADC_ConfigChannel+0x854>)
 800bafc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800bb00:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800bb04:	4619      	mov	r1, r3
 800bb06:	4610      	mov	r0, r2
 800bb08:	f7ff f8d5 	bl	800acb6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800bb0c:	4b44      	ldr	r3, [pc, #272]	@ (800bc20 <HAL_ADC_ConfigChannel+0x86c>)
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	099b      	lsrs	r3, r3, #6
 800bb12:	4a44      	ldr	r2, [pc, #272]	@ (800bc24 <HAL_ADC_ConfigChannel+0x870>)
 800bb14:	fba2 2303 	umull	r2, r3, r2, r3
 800bb18:	099b      	lsrs	r3, r3, #6
 800bb1a:	1c5a      	adds	r2, r3, #1
 800bb1c:	4613      	mov	r3, r2
 800bb1e:	005b      	lsls	r3, r3, #1
 800bb20:	4413      	add	r3, r2
 800bb22:	009b      	lsls	r3, r3, #2
 800bb24:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800bb26:	e002      	b.n	800bb2e <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	3b01      	subs	r3, #1
 800bb2c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d1f9      	bne.n	800bb28 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800bb34:	e05a      	b.n	800bbec <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800bb36:	683b      	ldr	r3, [r7, #0]
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	4a3b      	ldr	r2, [pc, #236]	@ (800bc28 <HAL_ADC_ConfigChannel+0x874>)
 800bb3c:	4293      	cmp	r3, r2
 800bb3e:	d125      	bne.n	800bb8c <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800bb40:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800bb44:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d11f      	bne.n	800bb8c <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	4a31      	ldr	r2, [pc, #196]	@ (800bc18 <HAL_ADC_ConfigChannel+0x864>)
 800bb52:	4293      	cmp	r3, r2
 800bb54:	d104      	bne.n	800bb60 <HAL_ADC_ConfigChannel+0x7ac>
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	4a34      	ldr	r2, [pc, #208]	@ (800bc2c <HAL_ADC_ConfigChannel+0x878>)
 800bb5c:	4293      	cmp	r3, r2
 800bb5e:	d047      	beq.n	800bbf0 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bb68:	d004      	beq.n	800bb74 <HAL_ADC_ConfigChannel+0x7c0>
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	4a2a      	ldr	r2, [pc, #168]	@ (800bc18 <HAL_ADC_ConfigChannel+0x864>)
 800bb70:	4293      	cmp	r3, r2
 800bb72:	d101      	bne.n	800bb78 <HAL_ADC_ConfigChannel+0x7c4>
 800bb74:	4a29      	ldr	r2, [pc, #164]	@ (800bc1c <HAL_ADC_ConfigChannel+0x868>)
 800bb76:	e000      	b.n	800bb7a <HAL_ADC_ConfigChannel+0x7c6>
 800bb78:	4a23      	ldr	r2, [pc, #140]	@ (800bc08 <HAL_ADC_ConfigChannel+0x854>)
 800bb7a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800bb7e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bb82:	4619      	mov	r1, r3
 800bb84:	4610      	mov	r0, r2
 800bb86:	f7ff f896 	bl	800acb6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800bb8a:	e031      	b.n	800bbf0 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800bb8c:	683b      	ldr	r3, [r7, #0]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	4a27      	ldr	r2, [pc, #156]	@ (800bc30 <HAL_ADC_ConfigChannel+0x87c>)
 800bb92:	4293      	cmp	r3, r2
 800bb94:	d12d      	bne.n	800bbf2 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800bb96:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800bb9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d127      	bne.n	800bbf2 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	4a1c      	ldr	r2, [pc, #112]	@ (800bc18 <HAL_ADC_ConfigChannel+0x864>)
 800bba8:	4293      	cmp	r3, r2
 800bbaa:	d022      	beq.n	800bbf2 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bbb4:	d004      	beq.n	800bbc0 <HAL_ADC_ConfigChannel+0x80c>
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	4a17      	ldr	r2, [pc, #92]	@ (800bc18 <HAL_ADC_ConfigChannel+0x864>)
 800bbbc:	4293      	cmp	r3, r2
 800bbbe:	d101      	bne.n	800bbc4 <HAL_ADC_ConfigChannel+0x810>
 800bbc0:	4a16      	ldr	r2, [pc, #88]	@ (800bc1c <HAL_ADC_ConfigChannel+0x868>)
 800bbc2:	e000      	b.n	800bbc6 <HAL_ADC_ConfigChannel+0x812>
 800bbc4:	4a10      	ldr	r2, [pc, #64]	@ (800bc08 <HAL_ADC_ConfigChannel+0x854>)
 800bbc6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800bbca:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800bbce:	4619      	mov	r1, r3
 800bbd0:	4610      	mov	r0, r2
 800bbd2:	f7ff f870 	bl	800acb6 <LL_ADC_SetCommonPathInternalCh>
 800bbd6:	e00c      	b.n	800bbf2 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bbdc:	f043 0220 	orr.w	r2, r3, #32
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800bbe4:	2301      	movs	r3, #1
 800bbe6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800bbea:	e002      	b.n	800bbf2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800bbec:	bf00      	nop
 800bbee:	e000      	b.n	800bbf2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800bbf0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	2200      	movs	r2, #0
 800bbf6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800bbfa:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800bbfe:	4618      	mov	r0, r3
 800bc00:	37d8      	adds	r7, #216	@ 0xd8
 800bc02:	46bd      	mov	sp, r7
 800bc04:	bd80      	pop	{r7, pc}
 800bc06:	bf00      	nop
 800bc08:	50000700 	.word	0x50000700
 800bc0c:	c3210000 	.word	0xc3210000
 800bc10:	90c00010 	.word	0x90c00010
 800bc14:	50000600 	.word	0x50000600
 800bc18:	50000100 	.word	0x50000100
 800bc1c:	50000300 	.word	0x50000300
 800bc20:	200000c0 	.word	0x200000c0
 800bc24:	053e2d63 	.word	0x053e2d63
 800bc28:	c7520000 	.word	0xc7520000
 800bc2c:	50000500 	.word	0x50000500
 800bc30:	cb840000 	.word	0xcb840000

0800bc34 <LL_ADC_IsEnabled>:
{
 800bc34:	b480      	push	{r7}
 800bc36:	b083      	sub	sp, #12
 800bc38:	af00      	add	r7, sp, #0
 800bc3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	689b      	ldr	r3, [r3, #8]
 800bc40:	f003 0301 	and.w	r3, r3, #1
 800bc44:	2b01      	cmp	r3, #1
 800bc46:	d101      	bne.n	800bc4c <LL_ADC_IsEnabled+0x18>
 800bc48:	2301      	movs	r3, #1
 800bc4a:	e000      	b.n	800bc4e <LL_ADC_IsEnabled+0x1a>
 800bc4c:	2300      	movs	r3, #0
}
 800bc4e:	4618      	mov	r0, r3
 800bc50:	370c      	adds	r7, #12
 800bc52:	46bd      	mov	sp, r7
 800bc54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc58:	4770      	bx	lr

0800bc5a <LL_ADC_REG_IsConversionOngoing>:
{
 800bc5a:	b480      	push	{r7}
 800bc5c:	b083      	sub	sp, #12
 800bc5e:	af00      	add	r7, sp, #0
 800bc60:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	689b      	ldr	r3, [r3, #8]
 800bc66:	f003 0304 	and.w	r3, r3, #4
 800bc6a:	2b04      	cmp	r3, #4
 800bc6c:	d101      	bne.n	800bc72 <LL_ADC_REG_IsConversionOngoing+0x18>
 800bc6e:	2301      	movs	r3, #1
 800bc70:	e000      	b.n	800bc74 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800bc72:	2300      	movs	r3, #0
}
 800bc74:	4618      	mov	r0, r3
 800bc76:	370c      	adds	r7, #12
 800bc78:	46bd      	mov	sp, r7
 800bc7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc7e:	4770      	bx	lr

0800bc80 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800bc80:	b590      	push	{r4, r7, lr}
 800bc82:	b0a1      	sub	sp, #132	@ 0x84
 800bc84:	af00      	add	r7, sp, #0
 800bc86:	6078      	str	r0, [r7, #4]
 800bc88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800bc8a:	2300      	movs	r3, #0
 800bc8c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800bc96:	2b01      	cmp	r3, #1
 800bc98:	d101      	bne.n	800bc9e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800bc9a:	2302      	movs	r3, #2
 800bc9c:	e0e7      	b.n	800be6e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	2201      	movs	r2, #1
 800bca2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800bca6:	2300      	movs	r3, #0
 800bca8:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800bcaa:	2300      	movs	r3, #0
 800bcac:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bcb6:	d102      	bne.n	800bcbe <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800bcb8:	4b6f      	ldr	r3, [pc, #444]	@ (800be78 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800bcba:	60bb      	str	r3, [r7, #8]
 800bcbc:	e009      	b.n	800bcd2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	4a6e      	ldr	r2, [pc, #440]	@ (800be7c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800bcc4:	4293      	cmp	r3, r2
 800bcc6:	d102      	bne.n	800bcce <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800bcc8:	4b6d      	ldr	r3, [pc, #436]	@ (800be80 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800bcca:	60bb      	str	r3, [r7, #8]
 800bccc:	e001      	b.n	800bcd2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800bcce:	2300      	movs	r3, #0
 800bcd0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800bcd2:	68bb      	ldr	r3, [r7, #8]
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	d10b      	bne.n	800bcf0 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bcdc:	f043 0220 	orr.w	r2, r3, #32
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	2200      	movs	r2, #0
 800bce8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800bcec:	2301      	movs	r3, #1
 800bcee:	e0be      	b.n	800be6e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800bcf0:	68bb      	ldr	r3, [r7, #8]
 800bcf2:	4618      	mov	r0, r3
 800bcf4:	f7ff ffb1 	bl	800bc5a <LL_ADC_REG_IsConversionOngoing>
 800bcf8:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	4618      	mov	r0, r3
 800bd00:	f7ff ffab 	bl	800bc5a <LL_ADC_REG_IsConversionOngoing>
 800bd04:	4603      	mov	r3, r0
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	f040 80a0 	bne.w	800be4c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800bd0c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	f040 809c 	bne.w	800be4c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bd1c:	d004      	beq.n	800bd28 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	4a55      	ldr	r2, [pc, #340]	@ (800be78 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800bd24:	4293      	cmp	r3, r2
 800bd26:	d101      	bne.n	800bd2c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800bd28:	4b56      	ldr	r3, [pc, #344]	@ (800be84 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800bd2a:	e000      	b.n	800bd2e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800bd2c:	4b56      	ldr	r3, [pc, #344]	@ (800be88 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800bd2e:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800bd30:	683b      	ldr	r3, [r7, #0]
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d04b      	beq.n	800bdd0 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800bd38:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bd3a:	689b      	ldr	r3, [r3, #8]
 800bd3c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800bd40:	683b      	ldr	r3, [r7, #0]
 800bd42:	6859      	ldr	r1, [r3, #4]
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800bd4a:	035b      	lsls	r3, r3, #13
 800bd4c:	430b      	orrs	r3, r1
 800bd4e:	431a      	orrs	r2, r3
 800bd50:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bd52:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bd5c:	d004      	beq.n	800bd68 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	4a45      	ldr	r2, [pc, #276]	@ (800be78 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800bd64:	4293      	cmp	r3, r2
 800bd66:	d10f      	bne.n	800bd88 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 800bd68:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800bd6c:	f7ff ff62 	bl	800bc34 <LL_ADC_IsEnabled>
 800bd70:	4604      	mov	r4, r0
 800bd72:	4841      	ldr	r0, [pc, #260]	@ (800be78 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800bd74:	f7ff ff5e 	bl	800bc34 <LL_ADC_IsEnabled>
 800bd78:	4603      	mov	r3, r0
 800bd7a:	4323      	orrs	r3, r4
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	bf0c      	ite	eq
 800bd80:	2301      	moveq	r3, #1
 800bd82:	2300      	movne	r3, #0
 800bd84:	b2db      	uxtb	r3, r3
 800bd86:	e012      	b.n	800bdae <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800bd88:	483c      	ldr	r0, [pc, #240]	@ (800be7c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800bd8a:	f7ff ff53 	bl	800bc34 <LL_ADC_IsEnabled>
 800bd8e:	4604      	mov	r4, r0
 800bd90:	483b      	ldr	r0, [pc, #236]	@ (800be80 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800bd92:	f7ff ff4f 	bl	800bc34 <LL_ADC_IsEnabled>
 800bd96:	4603      	mov	r3, r0
 800bd98:	431c      	orrs	r4, r3
 800bd9a:	483c      	ldr	r0, [pc, #240]	@ (800be8c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800bd9c:	f7ff ff4a 	bl	800bc34 <LL_ADC_IsEnabled>
 800bda0:	4603      	mov	r3, r0
 800bda2:	4323      	orrs	r3, r4
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	bf0c      	ite	eq
 800bda8:	2301      	moveq	r3, #1
 800bdaa:	2300      	movne	r3, #0
 800bdac:	b2db      	uxtb	r3, r3
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d056      	beq.n	800be60 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800bdb2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bdb4:	689b      	ldr	r3, [r3, #8]
 800bdb6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800bdba:	f023 030f 	bic.w	r3, r3, #15
 800bdbe:	683a      	ldr	r2, [r7, #0]
 800bdc0:	6811      	ldr	r1, [r2, #0]
 800bdc2:	683a      	ldr	r2, [r7, #0]
 800bdc4:	6892      	ldr	r2, [r2, #8]
 800bdc6:	430a      	orrs	r2, r1
 800bdc8:	431a      	orrs	r2, r3
 800bdca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bdcc:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800bdce:	e047      	b.n	800be60 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800bdd0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bdd2:	689b      	ldr	r3, [r3, #8]
 800bdd4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800bdd8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bdda:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bde4:	d004      	beq.n	800bdf0 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	4a23      	ldr	r2, [pc, #140]	@ (800be78 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800bdec:	4293      	cmp	r3, r2
 800bdee:	d10f      	bne.n	800be10 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800bdf0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800bdf4:	f7ff ff1e 	bl	800bc34 <LL_ADC_IsEnabled>
 800bdf8:	4604      	mov	r4, r0
 800bdfa:	481f      	ldr	r0, [pc, #124]	@ (800be78 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800bdfc:	f7ff ff1a 	bl	800bc34 <LL_ADC_IsEnabled>
 800be00:	4603      	mov	r3, r0
 800be02:	4323      	orrs	r3, r4
 800be04:	2b00      	cmp	r3, #0
 800be06:	bf0c      	ite	eq
 800be08:	2301      	moveq	r3, #1
 800be0a:	2300      	movne	r3, #0
 800be0c:	b2db      	uxtb	r3, r3
 800be0e:	e012      	b.n	800be36 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800be10:	481a      	ldr	r0, [pc, #104]	@ (800be7c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800be12:	f7ff ff0f 	bl	800bc34 <LL_ADC_IsEnabled>
 800be16:	4604      	mov	r4, r0
 800be18:	4819      	ldr	r0, [pc, #100]	@ (800be80 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800be1a:	f7ff ff0b 	bl	800bc34 <LL_ADC_IsEnabled>
 800be1e:	4603      	mov	r3, r0
 800be20:	431c      	orrs	r4, r3
 800be22:	481a      	ldr	r0, [pc, #104]	@ (800be8c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800be24:	f7ff ff06 	bl	800bc34 <LL_ADC_IsEnabled>
 800be28:	4603      	mov	r3, r0
 800be2a:	4323      	orrs	r3, r4
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	bf0c      	ite	eq
 800be30:	2301      	moveq	r3, #1
 800be32:	2300      	movne	r3, #0
 800be34:	b2db      	uxtb	r3, r3
 800be36:	2b00      	cmp	r3, #0
 800be38:	d012      	beq.n	800be60 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800be3a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800be3c:	689b      	ldr	r3, [r3, #8]
 800be3e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800be42:	f023 030f 	bic.w	r3, r3, #15
 800be46:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800be48:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800be4a:	e009      	b.n	800be60 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800be50:	f043 0220 	orr.w	r2, r3, #32
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800be58:	2301      	movs	r3, #1
 800be5a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800be5e:	e000      	b.n	800be62 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800be60:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	2200      	movs	r2, #0
 800be66:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800be6a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800be6e:	4618      	mov	r0, r3
 800be70:	3784      	adds	r7, #132	@ 0x84
 800be72:	46bd      	mov	sp, r7
 800be74:	bd90      	pop	{r4, r7, pc}
 800be76:	bf00      	nop
 800be78:	50000100 	.word	0x50000100
 800be7c:	50000400 	.word	0x50000400
 800be80:	50000500 	.word	0x50000500
 800be84:	50000300 	.word	0x50000300
 800be88:	50000700 	.word	0x50000700
 800be8c:	50000600 	.word	0x50000600

0800be90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800be90:	b480      	push	{r7}
 800be92:	b085      	sub	sp, #20
 800be94:	af00      	add	r7, sp, #0
 800be96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	f003 0307 	and.w	r3, r3, #7
 800be9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800bea0:	4b0c      	ldr	r3, [pc, #48]	@ (800bed4 <__NVIC_SetPriorityGrouping+0x44>)
 800bea2:	68db      	ldr	r3, [r3, #12]
 800bea4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800bea6:	68ba      	ldr	r2, [r7, #8]
 800bea8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800beac:	4013      	ands	r3, r2
 800beae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800beb4:	68bb      	ldr	r3, [r7, #8]
 800beb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800beb8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800bebc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bec0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800bec2:	4a04      	ldr	r2, [pc, #16]	@ (800bed4 <__NVIC_SetPriorityGrouping+0x44>)
 800bec4:	68bb      	ldr	r3, [r7, #8]
 800bec6:	60d3      	str	r3, [r2, #12]
}
 800bec8:	bf00      	nop
 800beca:	3714      	adds	r7, #20
 800becc:	46bd      	mov	sp, r7
 800bece:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bed2:	4770      	bx	lr
 800bed4:	e000ed00 	.word	0xe000ed00

0800bed8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800bed8:	b480      	push	{r7}
 800beda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800bedc:	4b04      	ldr	r3, [pc, #16]	@ (800bef0 <__NVIC_GetPriorityGrouping+0x18>)
 800bede:	68db      	ldr	r3, [r3, #12]
 800bee0:	0a1b      	lsrs	r3, r3, #8
 800bee2:	f003 0307 	and.w	r3, r3, #7
}
 800bee6:	4618      	mov	r0, r3
 800bee8:	46bd      	mov	sp, r7
 800beea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beee:	4770      	bx	lr
 800bef0:	e000ed00 	.word	0xe000ed00

0800bef4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800bef4:	b480      	push	{r7}
 800bef6:	b083      	sub	sp, #12
 800bef8:	af00      	add	r7, sp, #0
 800befa:	4603      	mov	r3, r0
 800befc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800befe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	db0b      	blt.n	800bf1e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800bf06:	79fb      	ldrb	r3, [r7, #7]
 800bf08:	f003 021f 	and.w	r2, r3, #31
 800bf0c:	4907      	ldr	r1, [pc, #28]	@ (800bf2c <__NVIC_EnableIRQ+0x38>)
 800bf0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bf12:	095b      	lsrs	r3, r3, #5
 800bf14:	2001      	movs	r0, #1
 800bf16:	fa00 f202 	lsl.w	r2, r0, r2
 800bf1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800bf1e:	bf00      	nop
 800bf20:	370c      	adds	r7, #12
 800bf22:	46bd      	mov	sp, r7
 800bf24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf28:	4770      	bx	lr
 800bf2a:	bf00      	nop
 800bf2c:	e000e100 	.word	0xe000e100

0800bf30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800bf30:	b480      	push	{r7}
 800bf32:	b083      	sub	sp, #12
 800bf34:	af00      	add	r7, sp, #0
 800bf36:	4603      	mov	r3, r0
 800bf38:	6039      	str	r1, [r7, #0]
 800bf3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800bf3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	db0a      	blt.n	800bf5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800bf44:	683b      	ldr	r3, [r7, #0]
 800bf46:	b2da      	uxtb	r2, r3
 800bf48:	490c      	ldr	r1, [pc, #48]	@ (800bf7c <__NVIC_SetPriority+0x4c>)
 800bf4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bf4e:	0112      	lsls	r2, r2, #4
 800bf50:	b2d2      	uxtb	r2, r2
 800bf52:	440b      	add	r3, r1
 800bf54:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800bf58:	e00a      	b.n	800bf70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800bf5a:	683b      	ldr	r3, [r7, #0]
 800bf5c:	b2da      	uxtb	r2, r3
 800bf5e:	4908      	ldr	r1, [pc, #32]	@ (800bf80 <__NVIC_SetPriority+0x50>)
 800bf60:	79fb      	ldrb	r3, [r7, #7]
 800bf62:	f003 030f 	and.w	r3, r3, #15
 800bf66:	3b04      	subs	r3, #4
 800bf68:	0112      	lsls	r2, r2, #4
 800bf6a:	b2d2      	uxtb	r2, r2
 800bf6c:	440b      	add	r3, r1
 800bf6e:	761a      	strb	r2, [r3, #24]
}
 800bf70:	bf00      	nop
 800bf72:	370c      	adds	r7, #12
 800bf74:	46bd      	mov	sp, r7
 800bf76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf7a:	4770      	bx	lr
 800bf7c:	e000e100 	.word	0xe000e100
 800bf80:	e000ed00 	.word	0xe000ed00

0800bf84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800bf84:	b480      	push	{r7}
 800bf86:	b089      	sub	sp, #36	@ 0x24
 800bf88:	af00      	add	r7, sp, #0
 800bf8a:	60f8      	str	r0, [r7, #12]
 800bf8c:	60b9      	str	r1, [r7, #8]
 800bf8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	f003 0307 	and.w	r3, r3, #7
 800bf96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800bf98:	69fb      	ldr	r3, [r7, #28]
 800bf9a:	f1c3 0307 	rsb	r3, r3, #7
 800bf9e:	2b04      	cmp	r3, #4
 800bfa0:	bf28      	it	cs
 800bfa2:	2304      	movcs	r3, #4
 800bfa4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800bfa6:	69fb      	ldr	r3, [r7, #28]
 800bfa8:	3304      	adds	r3, #4
 800bfaa:	2b06      	cmp	r3, #6
 800bfac:	d902      	bls.n	800bfb4 <NVIC_EncodePriority+0x30>
 800bfae:	69fb      	ldr	r3, [r7, #28]
 800bfb0:	3b03      	subs	r3, #3
 800bfb2:	e000      	b.n	800bfb6 <NVIC_EncodePriority+0x32>
 800bfb4:	2300      	movs	r3, #0
 800bfb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800bfb8:	f04f 32ff 	mov.w	r2, #4294967295
 800bfbc:	69bb      	ldr	r3, [r7, #24]
 800bfbe:	fa02 f303 	lsl.w	r3, r2, r3
 800bfc2:	43da      	mvns	r2, r3
 800bfc4:	68bb      	ldr	r3, [r7, #8]
 800bfc6:	401a      	ands	r2, r3
 800bfc8:	697b      	ldr	r3, [r7, #20]
 800bfca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800bfcc:	f04f 31ff 	mov.w	r1, #4294967295
 800bfd0:	697b      	ldr	r3, [r7, #20]
 800bfd2:	fa01 f303 	lsl.w	r3, r1, r3
 800bfd6:	43d9      	mvns	r1, r3
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800bfdc:	4313      	orrs	r3, r2
         );
}
 800bfde:	4618      	mov	r0, r3
 800bfe0:	3724      	adds	r7, #36	@ 0x24
 800bfe2:	46bd      	mov	sp, r7
 800bfe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe8:	4770      	bx	lr
	...

0800bfec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800bfec:	b580      	push	{r7, lr}
 800bfee:	b082      	sub	sp, #8
 800bff0:	af00      	add	r7, sp, #0
 800bff2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	3b01      	subs	r3, #1
 800bff8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bffc:	d301      	bcc.n	800c002 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800bffe:	2301      	movs	r3, #1
 800c000:	e00f      	b.n	800c022 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800c002:	4a0a      	ldr	r2, [pc, #40]	@ (800c02c <SysTick_Config+0x40>)
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	3b01      	subs	r3, #1
 800c008:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800c00a:	210f      	movs	r1, #15
 800c00c:	f04f 30ff 	mov.w	r0, #4294967295
 800c010:	f7ff ff8e 	bl	800bf30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800c014:	4b05      	ldr	r3, [pc, #20]	@ (800c02c <SysTick_Config+0x40>)
 800c016:	2200      	movs	r2, #0
 800c018:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800c01a:	4b04      	ldr	r3, [pc, #16]	@ (800c02c <SysTick_Config+0x40>)
 800c01c:	2207      	movs	r2, #7
 800c01e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800c020:	2300      	movs	r3, #0
}
 800c022:	4618      	mov	r0, r3
 800c024:	3708      	adds	r7, #8
 800c026:	46bd      	mov	sp, r7
 800c028:	bd80      	pop	{r7, pc}
 800c02a:	bf00      	nop
 800c02c:	e000e010 	.word	0xe000e010

0800c030 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800c030:	b580      	push	{r7, lr}
 800c032:	b082      	sub	sp, #8
 800c034:	af00      	add	r7, sp, #0
 800c036:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800c038:	6878      	ldr	r0, [r7, #4]
 800c03a:	f7ff ff29 	bl	800be90 <__NVIC_SetPriorityGrouping>
}
 800c03e:	bf00      	nop
 800c040:	3708      	adds	r7, #8
 800c042:	46bd      	mov	sp, r7
 800c044:	bd80      	pop	{r7, pc}

0800c046 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800c046:	b580      	push	{r7, lr}
 800c048:	b086      	sub	sp, #24
 800c04a:	af00      	add	r7, sp, #0
 800c04c:	4603      	mov	r3, r0
 800c04e:	60b9      	str	r1, [r7, #8]
 800c050:	607a      	str	r2, [r7, #4]
 800c052:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800c054:	f7ff ff40 	bl	800bed8 <__NVIC_GetPriorityGrouping>
 800c058:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800c05a:	687a      	ldr	r2, [r7, #4]
 800c05c:	68b9      	ldr	r1, [r7, #8]
 800c05e:	6978      	ldr	r0, [r7, #20]
 800c060:	f7ff ff90 	bl	800bf84 <NVIC_EncodePriority>
 800c064:	4602      	mov	r2, r0
 800c066:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c06a:	4611      	mov	r1, r2
 800c06c:	4618      	mov	r0, r3
 800c06e:	f7ff ff5f 	bl	800bf30 <__NVIC_SetPriority>
}
 800c072:	bf00      	nop
 800c074:	3718      	adds	r7, #24
 800c076:	46bd      	mov	sp, r7
 800c078:	bd80      	pop	{r7, pc}

0800c07a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800c07a:	b580      	push	{r7, lr}
 800c07c:	b082      	sub	sp, #8
 800c07e:	af00      	add	r7, sp, #0
 800c080:	4603      	mov	r3, r0
 800c082:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800c084:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c088:	4618      	mov	r0, r3
 800c08a:	f7ff ff33 	bl	800bef4 <__NVIC_EnableIRQ>
}
 800c08e:	bf00      	nop
 800c090:	3708      	adds	r7, #8
 800c092:	46bd      	mov	sp, r7
 800c094:	bd80      	pop	{r7, pc}

0800c096 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800c096:	b580      	push	{r7, lr}
 800c098:	b082      	sub	sp, #8
 800c09a:	af00      	add	r7, sp, #0
 800c09c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800c09e:	6878      	ldr	r0, [r7, #4]
 800c0a0:	f7ff ffa4 	bl	800bfec <SysTick_Config>
 800c0a4:	4603      	mov	r3, r0
}
 800c0a6:	4618      	mov	r0, r3
 800c0a8:	3708      	adds	r7, #8
 800c0aa:	46bd      	mov	sp, r7
 800c0ac:	bd80      	pop	{r7, pc}
	...

0800c0b0 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800c0b0:	b580      	push	{r7, lr}
 800c0b2:	b084      	sub	sp, #16
 800c0b4:	af00      	add	r7, sp, #0
 800c0b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d101      	bne.n	800c0c2 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800c0be:	2301      	movs	r3, #1
 800c0c0:	e147      	b.n	800c352 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c0c8:	b2db      	uxtb	r3, r3
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d106      	bne.n	800c0dc <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	2200      	movs	r2, #0
 800c0d2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800c0d6:	6878      	ldr	r0, [r7, #4]
 800c0d8:	f7fe faa2 	bl	800a620 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	699a      	ldr	r2, [r3, #24]
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	f022 0210 	bic.w	r2, r2, #16
 800c0ea:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c0ec:	f7fe fda2 	bl	800ac34 <HAL_GetTick>
 800c0f0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800c0f2:	e012      	b.n	800c11a <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800c0f4:	f7fe fd9e 	bl	800ac34 <HAL_GetTick>
 800c0f8:	4602      	mov	r2, r0
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	1ad3      	subs	r3, r2, r3
 800c0fe:	2b0a      	cmp	r3, #10
 800c100:	d90b      	bls.n	800c11a <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c106:	f043 0201 	orr.w	r2, r3, #1
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	2203      	movs	r2, #3
 800c112:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800c116:	2301      	movs	r3, #1
 800c118:	e11b      	b.n	800c352 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	699b      	ldr	r3, [r3, #24]
 800c120:	f003 0308 	and.w	r3, r3, #8
 800c124:	2b08      	cmp	r3, #8
 800c126:	d0e5      	beq.n	800c0f4 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	699a      	ldr	r2, [r3, #24]
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	f042 0201 	orr.w	r2, r2, #1
 800c136:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c138:	f7fe fd7c 	bl	800ac34 <HAL_GetTick>
 800c13c:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800c13e:	e012      	b.n	800c166 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800c140:	f7fe fd78 	bl	800ac34 <HAL_GetTick>
 800c144:	4602      	mov	r2, r0
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	1ad3      	subs	r3, r2, r3
 800c14a:	2b0a      	cmp	r3, #10
 800c14c:	d90b      	bls.n	800c166 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c152:	f043 0201 	orr.w	r2, r3, #1
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	2203      	movs	r2, #3
 800c15e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800c162:	2301      	movs	r3, #1
 800c164:	e0f5      	b.n	800c352 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	699b      	ldr	r3, [r3, #24]
 800c16c:	f003 0301 	and.w	r3, r3, #1
 800c170:	2b00      	cmp	r3, #0
 800c172:	d0e5      	beq.n	800c140 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	699a      	ldr	r2, [r3, #24]
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	f042 0202 	orr.w	r2, r2, #2
 800c182:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	4a74      	ldr	r2, [pc, #464]	@ (800c35c <HAL_FDCAN_Init+0x2ac>)
 800c18a:	4293      	cmp	r3, r2
 800c18c:	d103      	bne.n	800c196 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800c18e:	4a74      	ldr	r2, [pc, #464]	@ (800c360 <HAL_FDCAN_Init+0x2b0>)
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	685b      	ldr	r3, [r3, #4]
 800c194:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	7c1b      	ldrb	r3, [r3, #16]
 800c19a:	2b01      	cmp	r3, #1
 800c19c:	d108      	bne.n	800c1b0 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	699a      	ldr	r2, [r3, #24]
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c1ac:	619a      	str	r2, [r3, #24]
 800c1ae:	e007      	b.n	800c1c0 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	699a      	ldr	r2, [r3, #24]
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c1be:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	7c5b      	ldrb	r3, [r3, #17]
 800c1c4:	2b01      	cmp	r3, #1
 800c1c6:	d108      	bne.n	800c1da <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	699a      	ldr	r2, [r3, #24]
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c1d6:	619a      	str	r2, [r3, #24]
 800c1d8:	e007      	b.n	800c1ea <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	699a      	ldr	r2, [r3, #24]
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800c1e8:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	7c9b      	ldrb	r3, [r3, #18]
 800c1ee:	2b01      	cmp	r3, #1
 800c1f0:	d108      	bne.n	800c204 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	699a      	ldr	r2, [r3, #24]
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c200:	619a      	str	r2, [r3, #24]
 800c202:	e007      	b.n	800c214 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	699a      	ldr	r2, [r3, #24]
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c212:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	699b      	ldr	r3, [r3, #24]
 800c21a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	689a      	ldr	r2, [r3, #8]
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	430a      	orrs	r2, r1
 800c228:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	699a      	ldr	r2, [r3, #24]
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800c238:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	691a      	ldr	r2, [r3, #16]
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	f022 0210 	bic.w	r2, r2, #16
 800c248:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	68db      	ldr	r3, [r3, #12]
 800c24e:	2b01      	cmp	r3, #1
 800c250:	d108      	bne.n	800c264 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	699a      	ldr	r2, [r3, #24]
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	f042 0204 	orr.w	r2, r2, #4
 800c260:	619a      	str	r2, [r3, #24]
 800c262:	e02c      	b.n	800c2be <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	68db      	ldr	r3, [r3, #12]
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d028      	beq.n	800c2be <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	68db      	ldr	r3, [r3, #12]
 800c270:	2b02      	cmp	r3, #2
 800c272:	d01c      	beq.n	800c2ae <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	699a      	ldr	r2, [r3, #24]
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c282:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	691a      	ldr	r2, [r3, #16]
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	f042 0210 	orr.w	r2, r2, #16
 800c292:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	68db      	ldr	r3, [r3, #12]
 800c298:	2b03      	cmp	r3, #3
 800c29a:	d110      	bne.n	800c2be <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	699a      	ldr	r2, [r3, #24]
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	f042 0220 	orr.w	r2, r2, #32
 800c2aa:	619a      	str	r2, [r3, #24]
 800c2ac:	e007      	b.n	800c2be <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	699a      	ldr	r2, [r3, #24]
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	f042 0220 	orr.w	r2, r2, #32
 800c2bc:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	699b      	ldr	r3, [r3, #24]
 800c2c2:	3b01      	subs	r3, #1
 800c2c4:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	69db      	ldr	r3, [r3, #28]
 800c2ca:	3b01      	subs	r3, #1
 800c2cc:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800c2ce:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	6a1b      	ldr	r3, [r3, #32]
 800c2d4:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800c2d6:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	695b      	ldr	r3, [r3, #20]
 800c2de:	3b01      	subs	r3, #1
 800c2e0:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800c2e6:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800c2e8:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	689b      	ldr	r3, [r3, #8]
 800c2ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c2f2:	d115      	bne.n	800c320 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c2f8:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2fe:	3b01      	subs	r3, #1
 800c300:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800c302:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c308:	3b01      	subs	r3, #1
 800c30a:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800c30c:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c314:	3b01      	subs	r3, #1
 800c316:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800c31c:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800c31e:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	430a      	orrs	r2, r1
 800c332:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800c336:	6878      	ldr	r0, [r7, #4]
 800c338:	f000 f914 	bl	800c564 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	2200      	movs	r2, #0
 800c340:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	2200      	movs	r2, #0
 800c346:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	2201      	movs	r2, #1
 800c34c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 800c350:	2300      	movs	r3, #0
}
 800c352:	4618      	mov	r0, r3
 800c354:	3710      	adds	r7, #16
 800c356:	46bd      	mov	sp, r7
 800c358:	bd80      	pop	{r7, pc}
 800c35a:	bf00      	nop
 800c35c:	40006400 	.word	0x40006400
 800c360:	40006500 	.word	0x40006500

0800c364 <HAL_FDCAN_DeInit>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_DeInit(FDCAN_HandleTypeDef *hfdcan)
{
 800c364:	b580      	push	{r7, lr}
 800c366:	b082      	sub	sp, #8
 800c368:	af00      	add	r7, sp, #0
 800c36a:	6078      	str	r0, [r7, #4]
  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d101      	bne.n	800c376 <HAL_FDCAN_DeInit+0x12>
  {
    return HAL_ERROR;
 800c372:	2301      	movs	r3, #1
 800c374:	e015      	b.n	800c3a2 <HAL_FDCAN_DeInit+0x3e>

  /* Check function parameters */
  assert_param(IS_FDCAN_ALL_INSTANCE(hfdcan->Instance));

  /* Stop the FDCAN module: return value is voluntary ignored */
  (void)HAL_FDCAN_Stop(hfdcan);
 800c376:	6878      	ldr	r0, [r7, #4]
 800c378:	f000 f83f 	bl	800c3fa <HAL_FDCAN_Stop>

  /* Disable Interrupt lines */
  CLEAR_BIT(hfdcan->Instance->ILE, (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1));
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	f022 0203 	bic.w	r2, r2, #3
 800c38a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* DeInit the low level hardware: CLOCK, NVIC */
  hfdcan->MspDeInitCallback(hfdcan);
#else
  /* DeInit the low level hardware: CLOCK, NVIC */
  HAL_FDCAN_MspDeInit(hfdcan);
 800c38c:	6878      	ldr	r0, [r7, #4]
 800c38e:	f7fe f9a1 	bl	800a6d4 <HAL_FDCAN_MspDeInit>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Reset the FDCAN ErrorCode */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	2200      	movs	r2, #0
 800c396:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Change FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_RESET;
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	2200      	movs	r2, #0
 800c39c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 800c3a0:	2300      	movs	r3, #0
}
 800c3a2:	4618      	mov	r0, r3
 800c3a4:	3708      	adds	r7, #8
 800c3a6:	46bd      	mov	sp, r7
 800c3a8:	bd80      	pop	{r7, pc}

0800c3aa <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800c3aa:	b480      	push	{r7}
 800c3ac:	b083      	sub	sp, #12
 800c3ae:	af00      	add	r7, sp, #0
 800c3b0:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c3b8:	b2db      	uxtb	r3, r3
 800c3ba:	2b01      	cmp	r3, #1
 800c3bc:	d110      	bne.n	800c3e0 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	2202      	movs	r2, #2
 800c3c2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	681b      	ldr	r3, [r3, #0]
 800c3ca:	699a      	ldr	r2, [r3, #24]
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	f022 0201 	bic.w	r2, r2, #1
 800c3d4:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	2200      	movs	r2, #0
 800c3da:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 800c3dc:	2300      	movs	r3, #0
 800c3de:	e006      	b.n	800c3ee <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c3e4:	f043 0204 	orr.w	r2, r3, #4
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800c3ec:	2301      	movs	r3, #1
  }
}
 800c3ee:	4618      	mov	r0, r3
 800c3f0:	370c      	adds	r7, #12
 800c3f2:	46bd      	mov	sp, r7
 800c3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3f8:	4770      	bx	lr

0800c3fa <HAL_FDCAN_Stop>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Stop(FDCAN_HandleTypeDef *hfdcan)
{
 800c3fa:	b480      	push	{r7}
 800c3fc:	b085      	sub	sp, #20
 800c3fe:	af00      	add	r7, sp, #0
 800c400:	6078      	str	r0, [r7, #4]
  uint32_t Counter = 0U;
 800c402:	2300      	movs	r3, #0
 800c404:	60fb      	str	r3, [r7, #12]

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c40c:	b2db      	uxtb	r3, r3
 800c40e:	2b02      	cmp	r3, #2
 800c410:	d156      	bne.n	800c4c0 <HAL_FDCAN_Stop+0xc6>
  {
    /* Request initialisation */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	699a      	ldr	r2, [r3, #24]
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	f042 0201 	orr.w	r2, r2, #1
 800c420:	619a      	str	r2, [r3, #24]

    /* Wait until the INIT bit into CCCR register is set */
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800c422:	e011      	b.n	800c448 <HAL_FDCAN_Stop+0x4e>
    {
      /* Check for the Timeout */
      if (Counter > FDCAN_TIMEOUT_VALUE)
 800c424:	68fb      	ldr	r3, [r7, #12]
 800c426:	2b0a      	cmp	r3, #10
 800c428:	d90b      	bls.n	800c442 <HAL_FDCAN_Stop+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c42e:	f043 0201 	orr.w	r2, r3, #1
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Change FDCAN state */
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	2203      	movs	r2, #3
 800c43a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 800c43e:	2301      	movs	r3, #1
 800c440:	e045      	b.n	800c4ce <HAL_FDCAN_Stop+0xd4>
      }

      /* Increment counter */
      Counter++;
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	3301      	adds	r3, #1
 800c446:	60fb      	str	r3, [r7, #12]
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	699b      	ldr	r3, [r3, #24]
 800c44e:	f003 0301 	and.w	r3, r3, #1
 800c452:	2b00      	cmp	r3, #0
 800c454:	d0e6      	beq.n	800c424 <HAL_FDCAN_Stop+0x2a>
    }

    /* Reset counter */
    Counter = 0U;
 800c456:	2300      	movs	r3, #0
 800c458:	60fb      	str	r3, [r7, #12]

    /* Exit from Sleep mode */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	699a      	ldr	r2, [r3, #24]
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	f022 0210 	bic.w	r2, r2, #16
 800c468:	619a      	str	r2, [r3, #24]

    /* Wait until FDCAN exits sleep mode */
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800c46a:	e011      	b.n	800c490 <HAL_FDCAN_Stop+0x96>
    {
      /* Check for the Timeout */
      if (Counter > FDCAN_TIMEOUT_VALUE)
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	2b0a      	cmp	r3, #10
 800c470:	d90b      	bls.n	800c48a <HAL_FDCAN_Stop+0x90>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c476:	f043 0201 	orr.w	r2, r3, #1
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Change FDCAN state */
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	2203      	movs	r2, #3
 800c482:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 800c486:	2301      	movs	r3, #1
 800c488:	e021      	b.n	800c4ce <HAL_FDCAN_Stop+0xd4>
      }

      /* Increment counter */
      Counter++;
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	3301      	adds	r3, #1
 800c48e:	60fb      	str	r3, [r7, #12]
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	699b      	ldr	r3, [r3, #24]
 800c496:	f003 0308 	and.w	r3, r3, #8
 800c49a:	2b08      	cmp	r3, #8
 800c49c:	d0e6      	beq.n	800c46c <HAL_FDCAN_Stop+0x72>
    }

    /* Enable configuration change */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	699a      	ldr	r2, [r3, #24]
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	f042 0202 	orr.w	r2, r2, #2
 800c4ac:	619a      	str	r2, [r3, #24]

    /* Reset Latest Tx FIFO/Queue Request Buffer Index */
    hfdcan->LatestTxFifoQRequest = 0U;
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	2200      	movs	r2, #0
 800c4b2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_READY;
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	2201      	movs	r2, #1
 800c4b8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Return function status */
    return HAL_OK;
 800c4bc:	2300      	movs	r3, #0
 800c4be:	e006      	b.n	800c4ce <HAL_FDCAN_Stop+0xd4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c4c4:	f043 0208 	orr.w	r2, r3, #8
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800c4cc:	2301      	movs	r3, #1
  }
}
 800c4ce:	4618      	mov	r0, r3
 800c4d0:	3714      	adds	r7, #20
 800c4d2:	46bd      	mov	sp, r7
 800c4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4d8:	4770      	bx	lr

0800c4da <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 800c4da:	b580      	push	{r7, lr}
 800c4dc:	b086      	sub	sp, #24
 800c4de:	af00      	add	r7, sp, #0
 800c4e0:	60f8      	str	r0, [r7, #12]
 800c4e2:	60b9      	str	r1, [r7, #8]
 800c4e4:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c4ec:	b2db      	uxtb	r3, r3
 800c4ee:	2b02      	cmp	r3, #2
 800c4f0:	d12c      	bne.n	800c54c <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800c4fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	d007      	beq.n	800c512 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c506:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800c50e:	2301      	movs	r3, #1
 800c510:	e023      	b.n	800c55a <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800c51a:	0c1b      	lsrs	r3, r3, #16
 800c51c:	f003 0303 	and.w	r3, r3, #3
 800c520:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800c522:	697b      	ldr	r3, [r7, #20]
 800c524:	687a      	ldr	r2, [r7, #4]
 800c526:	68b9      	ldr	r1, [r7, #8]
 800c528:	68f8      	ldr	r0, [r7, #12]
 800c52a:	f000 f887 	bl	800c63c <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	2101      	movs	r1, #1
 800c534:	697a      	ldr	r2, [r7, #20]
 800c536:	fa01 f202 	lsl.w	r2, r1, r2
 800c53a:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800c53e:	2201      	movs	r2, #1
 800c540:	697b      	ldr	r3, [r7, #20]
 800c542:	409a      	lsls	r2, r3
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 800c548:	2300      	movs	r3, #0
 800c54a:	e006      	b.n	800c55a <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c550:	f043 0208 	orr.w	r2, r3, #8
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800c558:	2301      	movs	r3, #1
  }
}
 800c55a:	4618      	mov	r0, r3
 800c55c:	3718      	adds	r7, #24
 800c55e:	46bd      	mov	sp, r7
 800c560:	bd80      	pop	{r7, pc}
	...

0800c564 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800c564:	b480      	push	{r7}
 800c566:	b085      	sub	sp, #20
 800c568:	af00      	add	r7, sp, #0
 800c56a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 800c56c:	4b30      	ldr	r3, [pc, #192]	@ (800c630 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 800c56e:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	4a2f      	ldr	r2, [pc, #188]	@ (800c634 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 800c576:	4293      	cmp	r3, r2
 800c578:	d103      	bne.n	800c582 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 800c57a:	68bb      	ldr	r3, [r7, #8]
 800c57c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800c580:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	4a2c      	ldr	r2, [pc, #176]	@ (800c638 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 800c588:	4293      	cmp	r3, r2
 800c58a:	d103      	bne.n	800c594 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 800c58c:	68bb      	ldr	r3, [r7, #8]
 800c58e:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 800c592:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	68ba      	ldr	r2, [r7, #8]
 800c598:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c5a2:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c5aa:	041a      	lsls	r2, r3, #16
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	430a      	orrs	r2, r1
 800c5b2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800c5b6:	68bb      	ldr	r3, [r7, #8]
 800c5b8:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c5c8:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c5d0:	061a      	lsls	r2, r3, #24
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	430a      	orrs	r2, r1
 800c5d8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800c5dc:	68bb      	ldr	r3, [r7, #8]
 800c5de:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800c5e6:	68bb      	ldr	r3, [r7, #8]
 800c5e8:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 800c5f0:	68bb      	ldr	r3, [r7, #8]
 800c5f2:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800c5fa:	68bb      	ldr	r3, [r7, #8]
 800c5fc:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800c604:	68bb      	ldr	r3, [r7, #8]
 800c606:	60fb      	str	r3, [r7, #12]
 800c608:	e005      	b.n	800c616 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800c60a:	68fb      	ldr	r3, [r7, #12]
 800c60c:	2200      	movs	r2, #0
 800c60e:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800c610:	68fb      	ldr	r3, [r7, #12]
 800c612:	3304      	adds	r3, #4
 800c614:	60fb      	str	r3, [r7, #12]
 800c616:	68bb      	ldr	r3, [r7, #8]
 800c618:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800c61c:	68fa      	ldr	r2, [r7, #12]
 800c61e:	429a      	cmp	r2, r3
 800c620:	d3f3      	bcc.n	800c60a <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 800c622:	bf00      	nop
 800c624:	bf00      	nop
 800c626:	3714      	adds	r7, #20
 800c628:	46bd      	mov	sp, r7
 800c62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c62e:	4770      	bx	lr
 800c630:	4000a400 	.word	0x4000a400
 800c634:	40006800 	.word	0x40006800
 800c638:	40006c00 	.word	0x40006c00

0800c63c <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 800c63c:	b480      	push	{r7}
 800c63e:	b089      	sub	sp, #36	@ 0x24
 800c640:	af00      	add	r7, sp, #0
 800c642:	60f8      	str	r0, [r7, #12]
 800c644:	60b9      	str	r1, [r7, #8]
 800c646:	607a      	str	r2, [r7, #4]
 800c648:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800c64a:	68bb      	ldr	r3, [r7, #8]
 800c64c:	685b      	ldr	r3, [r3, #4]
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d10a      	bne.n	800c668 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800c652:	68bb      	ldr	r3, [r7, #8]
 800c654:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800c656:	68bb      	ldr	r3, [r7, #8]
 800c658:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800c65a:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 800c65c:	68bb      	ldr	r3, [r7, #8]
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800c662:	4313      	orrs	r3, r2
 800c664:	61fb      	str	r3, [r7, #28]
 800c666:	e00a      	b.n	800c67e <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800c668:	68bb      	ldr	r3, [r7, #8]
 800c66a:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 800c66c:	68bb      	ldr	r3, [r7, #8]
 800c66e:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 800c670:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800c672:	68bb      	ldr	r3, [r7, #8]
 800c674:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800c676:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800c678:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c67c:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800c67e:	68bb      	ldr	r3, [r7, #8]
 800c680:	6a1b      	ldr	r3, [r3, #32]
 800c682:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 800c684:	68bb      	ldr	r3, [r7, #8]
 800c686:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800c688:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800c68a:	68bb      	ldr	r3, [r7, #8]
 800c68c:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800c68e:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 800c690:	68bb      	ldr	r3, [r7, #8]
 800c692:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 800c694:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 800c696:	68bb      	ldr	r3, [r7, #8]
 800c698:	68db      	ldr	r3, [r3, #12]
 800c69a:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800c69c:	4313      	orrs	r3, r2
 800c69e:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c6a4:	683a      	ldr	r2, [r7, #0]
 800c6a6:	4613      	mov	r3, r2
 800c6a8:	00db      	lsls	r3, r3, #3
 800c6aa:	4413      	add	r3, r2
 800c6ac:	00db      	lsls	r3, r3, #3
 800c6ae:	440b      	add	r3, r1
 800c6b0:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800c6b2:	69bb      	ldr	r3, [r7, #24]
 800c6b4:	69fa      	ldr	r2, [r7, #28]
 800c6b6:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800c6b8:	69bb      	ldr	r3, [r7, #24]
 800c6ba:	3304      	adds	r3, #4
 800c6bc:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800c6be:	69bb      	ldr	r3, [r7, #24]
 800c6c0:	693a      	ldr	r2, [r7, #16]
 800c6c2:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800c6c4:	69bb      	ldr	r3, [r7, #24]
 800c6c6:	3304      	adds	r3, #4
 800c6c8:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800c6ca:	2300      	movs	r3, #0
 800c6cc:	617b      	str	r3, [r7, #20]
 800c6ce:	e020      	b.n	800c712 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800c6d0:	697b      	ldr	r3, [r7, #20]
 800c6d2:	3303      	adds	r3, #3
 800c6d4:	687a      	ldr	r2, [r7, #4]
 800c6d6:	4413      	add	r3, r2
 800c6d8:	781b      	ldrb	r3, [r3, #0]
 800c6da:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800c6dc:	697b      	ldr	r3, [r7, #20]
 800c6de:	3302      	adds	r3, #2
 800c6e0:	6879      	ldr	r1, [r7, #4]
 800c6e2:	440b      	add	r3, r1
 800c6e4:	781b      	ldrb	r3, [r3, #0]
 800c6e6:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800c6e8:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800c6ea:	697b      	ldr	r3, [r7, #20]
 800c6ec:	3301      	adds	r3, #1
 800c6ee:	6879      	ldr	r1, [r7, #4]
 800c6f0:	440b      	add	r3, r1
 800c6f2:	781b      	ldrb	r3, [r3, #0]
 800c6f4:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800c6f6:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 800c6f8:	6879      	ldr	r1, [r7, #4]
 800c6fa:	697a      	ldr	r2, [r7, #20]
 800c6fc:	440a      	add	r2, r1
 800c6fe:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800c700:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800c702:	69bb      	ldr	r3, [r7, #24]
 800c704:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800c706:	69bb      	ldr	r3, [r7, #24]
 800c708:	3304      	adds	r3, #4
 800c70a:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800c70c:	697b      	ldr	r3, [r7, #20]
 800c70e:	3304      	adds	r3, #4
 800c710:	617b      	str	r3, [r7, #20]
 800c712:	68bb      	ldr	r3, [r7, #8]
 800c714:	68db      	ldr	r3, [r3, #12]
 800c716:	4a06      	ldr	r2, [pc, #24]	@ (800c730 <FDCAN_CopyMessageToRAM+0xf4>)
 800c718:	5cd3      	ldrb	r3, [r2, r3]
 800c71a:	461a      	mov	r2, r3
 800c71c:	697b      	ldr	r3, [r7, #20]
 800c71e:	4293      	cmp	r3, r2
 800c720:	d3d6      	bcc.n	800c6d0 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 800c722:	bf00      	nop
 800c724:	bf00      	nop
 800c726:	3724      	adds	r7, #36	@ 0x24
 800c728:	46bd      	mov	sp, r7
 800c72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c72e:	4770      	bx	lr
 800c730:	080157b0 	.word	0x080157b0

0800c734 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800c734:	b480      	push	{r7}
 800c736:	b087      	sub	sp, #28
 800c738:	af00      	add	r7, sp, #0
 800c73a:	6078      	str	r0, [r7, #4]
 800c73c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800c73e:	2300      	movs	r3, #0
 800c740:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800c742:	e15a      	b.n	800c9fa <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800c744:	683b      	ldr	r3, [r7, #0]
 800c746:	681a      	ldr	r2, [r3, #0]
 800c748:	2101      	movs	r1, #1
 800c74a:	697b      	ldr	r3, [r7, #20]
 800c74c:	fa01 f303 	lsl.w	r3, r1, r3
 800c750:	4013      	ands	r3, r2
 800c752:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	2b00      	cmp	r3, #0
 800c758:	f000 814c 	beq.w	800c9f4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800c75c:	683b      	ldr	r3, [r7, #0]
 800c75e:	685b      	ldr	r3, [r3, #4]
 800c760:	f003 0303 	and.w	r3, r3, #3
 800c764:	2b01      	cmp	r3, #1
 800c766:	d005      	beq.n	800c774 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800c768:	683b      	ldr	r3, [r7, #0]
 800c76a:	685b      	ldr	r3, [r3, #4]
 800c76c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800c770:	2b02      	cmp	r3, #2
 800c772:	d130      	bne.n	800c7d6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	689b      	ldr	r3, [r3, #8]
 800c778:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800c77a:	697b      	ldr	r3, [r7, #20]
 800c77c:	005b      	lsls	r3, r3, #1
 800c77e:	2203      	movs	r2, #3
 800c780:	fa02 f303 	lsl.w	r3, r2, r3
 800c784:	43db      	mvns	r3, r3
 800c786:	693a      	ldr	r2, [r7, #16]
 800c788:	4013      	ands	r3, r2
 800c78a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800c78c:	683b      	ldr	r3, [r7, #0]
 800c78e:	68da      	ldr	r2, [r3, #12]
 800c790:	697b      	ldr	r3, [r7, #20]
 800c792:	005b      	lsls	r3, r3, #1
 800c794:	fa02 f303 	lsl.w	r3, r2, r3
 800c798:	693a      	ldr	r2, [r7, #16]
 800c79a:	4313      	orrs	r3, r2
 800c79c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	693a      	ldr	r2, [r7, #16]
 800c7a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	685b      	ldr	r3, [r3, #4]
 800c7a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800c7aa:	2201      	movs	r2, #1
 800c7ac:	697b      	ldr	r3, [r7, #20]
 800c7ae:	fa02 f303 	lsl.w	r3, r2, r3
 800c7b2:	43db      	mvns	r3, r3
 800c7b4:	693a      	ldr	r2, [r7, #16]
 800c7b6:	4013      	ands	r3, r2
 800c7b8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800c7ba:	683b      	ldr	r3, [r7, #0]
 800c7bc:	685b      	ldr	r3, [r3, #4]
 800c7be:	091b      	lsrs	r3, r3, #4
 800c7c0:	f003 0201 	and.w	r2, r3, #1
 800c7c4:	697b      	ldr	r3, [r7, #20]
 800c7c6:	fa02 f303 	lsl.w	r3, r2, r3
 800c7ca:	693a      	ldr	r2, [r7, #16]
 800c7cc:	4313      	orrs	r3, r2
 800c7ce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	693a      	ldr	r2, [r7, #16]
 800c7d4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800c7d6:	683b      	ldr	r3, [r7, #0]
 800c7d8:	685b      	ldr	r3, [r3, #4]
 800c7da:	f003 0303 	and.w	r3, r3, #3
 800c7de:	2b03      	cmp	r3, #3
 800c7e0:	d017      	beq.n	800c812 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	68db      	ldr	r3, [r3, #12]
 800c7e6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800c7e8:	697b      	ldr	r3, [r7, #20]
 800c7ea:	005b      	lsls	r3, r3, #1
 800c7ec:	2203      	movs	r2, #3
 800c7ee:	fa02 f303 	lsl.w	r3, r2, r3
 800c7f2:	43db      	mvns	r3, r3
 800c7f4:	693a      	ldr	r2, [r7, #16]
 800c7f6:	4013      	ands	r3, r2
 800c7f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800c7fa:	683b      	ldr	r3, [r7, #0]
 800c7fc:	689a      	ldr	r2, [r3, #8]
 800c7fe:	697b      	ldr	r3, [r7, #20]
 800c800:	005b      	lsls	r3, r3, #1
 800c802:	fa02 f303 	lsl.w	r3, r2, r3
 800c806:	693a      	ldr	r2, [r7, #16]
 800c808:	4313      	orrs	r3, r2
 800c80a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	693a      	ldr	r2, [r7, #16]
 800c810:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800c812:	683b      	ldr	r3, [r7, #0]
 800c814:	685b      	ldr	r3, [r3, #4]
 800c816:	f003 0303 	and.w	r3, r3, #3
 800c81a:	2b02      	cmp	r3, #2
 800c81c:	d123      	bne.n	800c866 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800c81e:	697b      	ldr	r3, [r7, #20]
 800c820:	08da      	lsrs	r2, r3, #3
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	3208      	adds	r2, #8
 800c826:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c82a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800c82c:	697b      	ldr	r3, [r7, #20]
 800c82e:	f003 0307 	and.w	r3, r3, #7
 800c832:	009b      	lsls	r3, r3, #2
 800c834:	220f      	movs	r2, #15
 800c836:	fa02 f303 	lsl.w	r3, r2, r3
 800c83a:	43db      	mvns	r3, r3
 800c83c:	693a      	ldr	r2, [r7, #16]
 800c83e:	4013      	ands	r3, r2
 800c840:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800c842:	683b      	ldr	r3, [r7, #0]
 800c844:	691a      	ldr	r2, [r3, #16]
 800c846:	697b      	ldr	r3, [r7, #20]
 800c848:	f003 0307 	and.w	r3, r3, #7
 800c84c:	009b      	lsls	r3, r3, #2
 800c84e:	fa02 f303 	lsl.w	r3, r2, r3
 800c852:	693a      	ldr	r2, [r7, #16]
 800c854:	4313      	orrs	r3, r2
 800c856:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800c858:	697b      	ldr	r3, [r7, #20]
 800c85a:	08da      	lsrs	r2, r3, #3
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	3208      	adds	r2, #8
 800c860:	6939      	ldr	r1, [r7, #16]
 800c862:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800c86c:	697b      	ldr	r3, [r7, #20]
 800c86e:	005b      	lsls	r3, r3, #1
 800c870:	2203      	movs	r2, #3
 800c872:	fa02 f303 	lsl.w	r3, r2, r3
 800c876:	43db      	mvns	r3, r3
 800c878:	693a      	ldr	r2, [r7, #16]
 800c87a:	4013      	ands	r3, r2
 800c87c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800c87e:	683b      	ldr	r3, [r7, #0]
 800c880:	685b      	ldr	r3, [r3, #4]
 800c882:	f003 0203 	and.w	r2, r3, #3
 800c886:	697b      	ldr	r3, [r7, #20]
 800c888:	005b      	lsls	r3, r3, #1
 800c88a:	fa02 f303 	lsl.w	r3, r2, r3
 800c88e:	693a      	ldr	r2, [r7, #16]
 800c890:	4313      	orrs	r3, r2
 800c892:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	693a      	ldr	r2, [r7, #16]
 800c898:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800c89a:	683b      	ldr	r3, [r7, #0]
 800c89c:	685b      	ldr	r3, [r3, #4]
 800c89e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	f000 80a6 	beq.w	800c9f4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c8a8:	4b5b      	ldr	r3, [pc, #364]	@ (800ca18 <HAL_GPIO_Init+0x2e4>)
 800c8aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c8ac:	4a5a      	ldr	r2, [pc, #360]	@ (800ca18 <HAL_GPIO_Init+0x2e4>)
 800c8ae:	f043 0301 	orr.w	r3, r3, #1
 800c8b2:	6613      	str	r3, [r2, #96]	@ 0x60
 800c8b4:	4b58      	ldr	r3, [pc, #352]	@ (800ca18 <HAL_GPIO_Init+0x2e4>)
 800c8b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c8b8:	f003 0301 	and.w	r3, r3, #1
 800c8bc:	60bb      	str	r3, [r7, #8]
 800c8be:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800c8c0:	4a56      	ldr	r2, [pc, #344]	@ (800ca1c <HAL_GPIO_Init+0x2e8>)
 800c8c2:	697b      	ldr	r3, [r7, #20]
 800c8c4:	089b      	lsrs	r3, r3, #2
 800c8c6:	3302      	adds	r3, #2
 800c8c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c8cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800c8ce:	697b      	ldr	r3, [r7, #20]
 800c8d0:	f003 0303 	and.w	r3, r3, #3
 800c8d4:	009b      	lsls	r3, r3, #2
 800c8d6:	220f      	movs	r2, #15
 800c8d8:	fa02 f303 	lsl.w	r3, r2, r3
 800c8dc:	43db      	mvns	r3, r3
 800c8de:	693a      	ldr	r2, [r7, #16]
 800c8e0:	4013      	ands	r3, r2
 800c8e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800c8ea:	d01f      	beq.n	800c92c <HAL_GPIO_Init+0x1f8>
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	4a4c      	ldr	r2, [pc, #304]	@ (800ca20 <HAL_GPIO_Init+0x2ec>)
 800c8f0:	4293      	cmp	r3, r2
 800c8f2:	d019      	beq.n	800c928 <HAL_GPIO_Init+0x1f4>
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	4a4b      	ldr	r2, [pc, #300]	@ (800ca24 <HAL_GPIO_Init+0x2f0>)
 800c8f8:	4293      	cmp	r3, r2
 800c8fa:	d013      	beq.n	800c924 <HAL_GPIO_Init+0x1f0>
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	4a4a      	ldr	r2, [pc, #296]	@ (800ca28 <HAL_GPIO_Init+0x2f4>)
 800c900:	4293      	cmp	r3, r2
 800c902:	d00d      	beq.n	800c920 <HAL_GPIO_Init+0x1ec>
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	4a49      	ldr	r2, [pc, #292]	@ (800ca2c <HAL_GPIO_Init+0x2f8>)
 800c908:	4293      	cmp	r3, r2
 800c90a:	d007      	beq.n	800c91c <HAL_GPIO_Init+0x1e8>
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	4a48      	ldr	r2, [pc, #288]	@ (800ca30 <HAL_GPIO_Init+0x2fc>)
 800c910:	4293      	cmp	r3, r2
 800c912:	d101      	bne.n	800c918 <HAL_GPIO_Init+0x1e4>
 800c914:	2305      	movs	r3, #5
 800c916:	e00a      	b.n	800c92e <HAL_GPIO_Init+0x1fa>
 800c918:	2306      	movs	r3, #6
 800c91a:	e008      	b.n	800c92e <HAL_GPIO_Init+0x1fa>
 800c91c:	2304      	movs	r3, #4
 800c91e:	e006      	b.n	800c92e <HAL_GPIO_Init+0x1fa>
 800c920:	2303      	movs	r3, #3
 800c922:	e004      	b.n	800c92e <HAL_GPIO_Init+0x1fa>
 800c924:	2302      	movs	r3, #2
 800c926:	e002      	b.n	800c92e <HAL_GPIO_Init+0x1fa>
 800c928:	2301      	movs	r3, #1
 800c92a:	e000      	b.n	800c92e <HAL_GPIO_Init+0x1fa>
 800c92c:	2300      	movs	r3, #0
 800c92e:	697a      	ldr	r2, [r7, #20]
 800c930:	f002 0203 	and.w	r2, r2, #3
 800c934:	0092      	lsls	r2, r2, #2
 800c936:	4093      	lsls	r3, r2
 800c938:	693a      	ldr	r2, [r7, #16]
 800c93a:	4313      	orrs	r3, r2
 800c93c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800c93e:	4937      	ldr	r1, [pc, #220]	@ (800ca1c <HAL_GPIO_Init+0x2e8>)
 800c940:	697b      	ldr	r3, [r7, #20]
 800c942:	089b      	lsrs	r3, r3, #2
 800c944:	3302      	adds	r3, #2
 800c946:	693a      	ldr	r2, [r7, #16]
 800c948:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800c94c:	4b39      	ldr	r3, [pc, #228]	@ (800ca34 <HAL_GPIO_Init+0x300>)
 800c94e:	689b      	ldr	r3, [r3, #8]
 800c950:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	43db      	mvns	r3, r3
 800c956:	693a      	ldr	r2, [r7, #16]
 800c958:	4013      	ands	r3, r2
 800c95a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800c95c:	683b      	ldr	r3, [r7, #0]
 800c95e:	685b      	ldr	r3, [r3, #4]
 800c960:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c964:	2b00      	cmp	r3, #0
 800c966:	d003      	beq.n	800c970 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800c968:	693a      	ldr	r2, [r7, #16]
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	4313      	orrs	r3, r2
 800c96e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800c970:	4a30      	ldr	r2, [pc, #192]	@ (800ca34 <HAL_GPIO_Init+0x300>)
 800c972:	693b      	ldr	r3, [r7, #16]
 800c974:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800c976:	4b2f      	ldr	r3, [pc, #188]	@ (800ca34 <HAL_GPIO_Init+0x300>)
 800c978:	68db      	ldr	r3, [r3, #12]
 800c97a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	43db      	mvns	r3, r3
 800c980:	693a      	ldr	r2, [r7, #16]
 800c982:	4013      	ands	r3, r2
 800c984:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800c986:	683b      	ldr	r3, [r7, #0]
 800c988:	685b      	ldr	r3, [r3, #4]
 800c98a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c98e:	2b00      	cmp	r3, #0
 800c990:	d003      	beq.n	800c99a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800c992:	693a      	ldr	r2, [r7, #16]
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	4313      	orrs	r3, r2
 800c998:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800c99a:	4a26      	ldr	r2, [pc, #152]	@ (800ca34 <HAL_GPIO_Init+0x300>)
 800c99c:	693b      	ldr	r3, [r7, #16]
 800c99e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800c9a0:	4b24      	ldr	r3, [pc, #144]	@ (800ca34 <HAL_GPIO_Init+0x300>)
 800c9a2:	685b      	ldr	r3, [r3, #4]
 800c9a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	43db      	mvns	r3, r3
 800c9aa:	693a      	ldr	r2, [r7, #16]
 800c9ac:	4013      	ands	r3, r2
 800c9ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800c9b0:	683b      	ldr	r3, [r7, #0]
 800c9b2:	685b      	ldr	r3, [r3, #4]
 800c9b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	d003      	beq.n	800c9c4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800c9bc:	693a      	ldr	r2, [r7, #16]
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	4313      	orrs	r3, r2
 800c9c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800c9c4:	4a1b      	ldr	r2, [pc, #108]	@ (800ca34 <HAL_GPIO_Init+0x300>)
 800c9c6:	693b      	ldr	r3, [r7, #16]
 800c9c8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800c9ca:	4b1a      	ldr	r3, [pc, #104]	@ (800ca34 <HAL_GPIO_Init+0x300>)
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	43db      	mvns	r3, r3
 800c9d4:	693a      	ldr	r2, [r7, #16]
 800c9d6:	4013      	ands	r3, r2
 800c9d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800c9da:	683b      	ldr	r3, [r7, #0]
 800c9dc:	685b      	ldr	r3, [r3, #4]
 800c9de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	d003      	beq.n	800c9ee <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800c9e6:	693a      	ldr	r2, [r7, #16]
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	4313      	orrs	r3, r2
 800c9ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800c9ee:	4a11      	ldr	r2, [pc, #68]	@ (800ca34 <HAL_GPIO_Init+0x300>)
 800c9f0:	693b      	ldr	r3, [r7, #16]
 800c9f2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800c9f4:	697b      	ldr	r3, [r7, #20]
 800c9f6:	3301      	adds	r3, #1
 800c9f8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800c9fa:	683b      	ldr	r3, [r7, #0]
 800c9fc:	681a      	ldr	r2, [r3, #0]
 800c9fe:	697b      	ldr	r3, [r7, #20]
 800ca00:	fa22 f303 	lsr.w	r3, r2, r3
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	f47f ae9d 	bne.w	800c744 <HAL_GPIO_Init+0x10>
  }
}
 800ca0a:	bf00      	nop
 800ca0c:	bf00      	nop
 800ca0e:	371c      	adds	r7, #28
 800ca10:	46bd      	mov	sp, r7
 800ca12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca16:	4770      	bx	lr
 800ca18:	40021000 	.word	0x40021000
 800ca1c:	40010000 	.word	0x40010000
 800ca20:	48000400 	.word	0x48000400
 800ca24:	48000800 	.word	0x48000800
 800ca28:	48000c00 	.word	0x48000c00
 800ca2c:	48001000 	.word	0x48001000
 800ca30:	48001400 	.word	0x48001400
 800ca34:	40010400 	.word	0x40010400

0800ca38 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800ca38:	b480      	push	{r7}
 800ca3a:	b087      	sub	sp, #28
 800ca3c:	af00      	add	r7, sp, #0
 800ca3e:	6078      	str	r0, [r7, #4]
 800ca40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800ca42:	2300      	movs	r3, #0
 800ca44:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 800ca46:	e0bd      	b.n	800cbc4 <HAL_GPIO_DeInit+0x18c>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 800ca48:	2201      	movs	r2, #1
 800ca4a:	697b      	ldr	r3, [r7, #20]
 800ca4c:	fa02 f303 	lsl.w	r3, r2, r3
 800ca50:	683a      	ldr	r2, [r7, #0]
 800ca52:	4013      	ands	r3, r2
 800ca54:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800ca56:	693b      	ldr	r3, [r7, #16]
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	f000 80b0 	beq.w	800cbbe <HAL_GPIO_DeInit+0x186>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 800ca5e:	4a60      	ldr	r2, [pc, #384]	@ (800cbe0 <HAL_GPIO_DeInit+0x1a8>)
 800ca60:	697b      	ldr	r3, [r7, #20]
 800ca62:	089b      	lsrs	r3, r3, #2
 800ca64:	3302      	adds	r3, #2
 800ca66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ca6a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 800ca6c:	697b      	ldr	r3, [r7, #20]
 800ca6e:	f003 0303 	and.w	r3, r3, #3
 800ca72:	009b      	lsls	r3, r3, #2
 800ca74:	220f      	movs	r2, #15
 800ca76:	fa02 f303 	lsl.w	r3, r2, r3
 800ca7a:	68fa      	ldr	r2, [r7, #12]
 800ca7c:	4013      	ands	r3, r2
 800ca7e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800ca86:	d01f      	beq.n	800cac8 <HAL_GPIO_DeInit+0x90>
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	4a56      	ldr	r2, [pc, #344]	@ (800cbe4 <HAL_GPIO_DeInit+0x1ac>)
 800ca8c:	4293      	cmp	r3, r2
 800ca8e:	d019      	beq.n	800cac4 <HAL_GPIO_DeInit+0x8c>
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	4a55      	ldr	r2, [pc, #340]	@ (800cbe8 <HAL_GPIO_DeInit+0x1b0>)
 800ca94:	4293      	cmp	r3, r2
 800ca96:	d013      	beq.n	800cac0 <HAL_GPIO_DeInit+0x88>
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	4a54      	ldr	r2, [pc, #336]	@ (800cbec <HAL_GPIO_DeInit+0x1b4>)
 800ca9c:	4293      	cmp	r3, r2
 800ca9e:	d00d      	beq.n	800cabc <HAL_GPIO_DeInit+0x84>
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	4a53      	ldr	r2, [pc, #332]	@ (800cbf0 <HAL_GPIO_DeInit+0x1b8>)
 800caa4:	4293      	cmp	r3, r2
 800caa6:	d007      	beq.n	800cab8 <HAL_GPIO_DeInit+0x80>
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	4a52      	ldr	r2, [pc, #328]	@ (800cbf4 <HAL_GPIO_DeInit+0x1bc>)
 800caac:	4293      	cmp	r3, r2
 800caae:	d101      	bne.n	800cab4 <HAL_GPIO_DeInit+0x7c>
 800cab0:	2305      	movs	r3, #5
 800cab2:	e00a      	b.n	800caca <HAL_GPIO_DeInit+0x92>
 800cab4:	2306      	movs	r3, #6
 800cab6:	e008      	b.n	800caca <HAL_GPIO_DeInit+0x92>
 800cab8:	2304      	movs	r3, #4
 800caba:	e006      	b.n	800caca <HAL_GPIO_DeInit+0x92>
 800cabc:	2303      	movs	r3, #3
 800cabe:	e004      	b.n	800caca <HAL_GPIO_DeInit+0x92>
 800cac0:	2302      	movs	r3, #2
 800cac2:	e002      	b.n	800caca <HAL_GPIO_DeInit+0x92>
 800cac4:	2301      	movs	r3, #1
 800cac6:	e000      	b.n	800caca <HAL_GPIO_DeInit+0x92>
 800cac8:	2300      	movs	r3, #0
 800caca:	697a      	ldr	r2, [r7, #20]
 800cacc:	f002 0203 	and.w	r2, r2, #3
 800cad0:	0092      	lsls	r2, r2, #2
 800cad2:	4093      	lsls	r3, r2
 800cad4:	68fa      	ldr	r2, [r7, #12]
 800cad6:	429a      	cmp	r2, r3
 800cad8:	d132      	bne.n	800cb40 <HAL_GPIO_DeInit+0x108>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800cada:	4b47      	ldr	r3, [pc, #284]	@ (800cbf8 <HAL_GPIO_DeInit+0x1c0>)
 800cadc:	681a      	ldr	r2, [r3, #0]
 800cade:	693b      	ldr	r3, [r7, #16]
 800cae0:	43db      	mvns	r3, r3
 800cae2:	4945      	ldr	r1, [pc, #276]	@ (800cbf8 <HAL_GPIO_DeInit+0x1c0>)
 800cae4:	4013      	ands	r3, r2
 800cae6:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800cae8:	4b43      	ldr	r3, [pc, #268]	@ (800cbf8 <HAL_GPIO_DeInit+0x1c0>)
 800caea:	685a      	ldr	r2, [r3, #4]
 800caec:	693b      	ldr	r3, [r7, #16]
 800caee:	43db      	mvns	r3, r3
 800caf0:	4941      	ldr	r1, [pc, #260]	@ (800cbf8 <HAL_GPIO_DeInit+0x1c0>)
 800caf2:	4013      	ands	r3, r2
 800caf4:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800caf6:	4b40      	ldr	r3, [pc, #256]	@ (800cbf8 <HAL_GPIO_DeInit+0x1c0>)
 800caf8:	68da      	ldr	r2, [r3, #12]
 800cafa:	693b      	ldr	r3, [r7, #16]
 800cafc:	43db      	mvns	r3, r3
 800cafe:	493e      	ldr	r1, [pc, #248]	@ (800cbf8 <HAL_GPIO_DeInit+0x1c0>)
 800cb00:	4013      	ands	r3, r2
 800cb02:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 800cb04:	4b3c      	ldr	r3, [pc, #240]	@ (800cbf8 <HAL_GPIO_DeInit+0x1c0>)
 800cb06:	689a      	ldr	r2, [r3, #8]
 800cb08:	693b      	ldr	r3, [r7, #16]
 800cb0a:	43db      	mvns	r3, r3
 800cb0c:	493a      	ldr	r1, [pc, #232]	@ (800cbf8 <HAL_GPIO_DeInit+0x1c0>)
 800cb0e:	4013      	ands	r3, r2
 800cb10:	608b      	str	r3, [r1, #8]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 800cb12:	697b      	ldr	r3, [r7, #20]
 800cb14:	f003 0303 	and.w	r3, r3, #3
 800cb18:	009b      	lsls	r3, r3, #2
 800cb1a:	220f      	movs	r2, #15
 800cb1c:	fa02 f303 	lsl.w	r3, r2, r3
 800cb20:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800cb22:	4a2f      	ldr	r2, [pc, #188]	@ (800cbe0 <HAL_GPIO_DeInit+0x1a8>)
 800cb24:	697b      	ldr	r3, [r7, #20]
 800cb26:	089b      	lsrs	r3, r3, #2
 800cb28:	3302      	adds	r3, #2
 800cb2a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	43da      	mvns	r2, r3
 800cb32:	482b      	ldr	r0, [pc, #172]	@ (800cbe0 <HAL_GPIO_DeInit+0x1a8>)
 800cb34:	697b      	ldr	r3, [r7, #20]
 800cb36:	089b      	lsrs	r3, r3, #2
 800cb38:	400a      	ands	r2, r1
 800cb3a:	3302      	adds	r3, #2
 800cb3c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	681a      	ldr	r2, [r3, #0]
 800cb44:	697b      	ldr	r3, [r7, #20]
 800cb46:	005b      	lsls	r3, r3, #1
 800cb48:	2103      	movs	r1, #3
 800cb4a:	fa01 f303 	lsl.w	r3, r1, r3
 800cb4e:	431a      	orrs	r2, r3
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 800cb54:	697b      	ldr	r3, [r7, #20]
 800cb56:	08da      	lsrs	r2, r3, #3
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	3208      	adds	r2, #8
 800cb5c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cb60:	697b      	ldr	r3, [r7, #20]
 800cb62:	f003 0307 	and.w	r3, r3, #7
 800cb66:	009b      	lsls	r3, r3, #2
 800cb68:	220f      	movs	r2, #15
 800cb6a:	fa02 f303 	lsl.w	r3, r2, r3
 800cb6e:	43db      	mvns	r3, r3
 800cb70:	697a      	ldr	r2, [r7, #20]
 800cb72:	08d2      	lsrs	r2, r2, #3
 800cb74:	4019      	ands	r1, r3
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	3208      	adds	r2, #8
 800cb7a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	68da      	ldr	r2, [r3, #12]
 800cb82:	697b      	ldr	r3, [r7, #20]
 800cb84:	005b      	lsls	r3, r3, #1
 800cb86:	2103      	movs	r1, #3
 800cb88:	fa01 f303 	lsl.w	r3, r1, r3
 800cb8c:	43db      	mvns	r3, r3
 800cb8e:	401a      	ands	r2, r3
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	685a      	ldr	r2, [r3, #4]
 800cb98:	2101      	movs	r1, #1
 800cb9a:	697b      	ldr	r3, [r7, #20]
 800cb9c:	fa01 f303 	lsl.w	r3, r1, r3
 800cba0:	43db      	mvns	r3, r3
 800cba2:	401a      	ands	r2, r3
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	689a      	ldr	r2, [r3, #8]
 800cbac:	697b      	ldr	r3, [r7, #20]
 800cbae:	005b      	lsls	r3, r3, #1
 800cbb0:	2103      	movs	r1, #3
 800cbb2:	fa01 f303 	lsl.w	r3, r1, r3
 800cbb6:	43db      	mvns	r3, r3
 800cbb8:	401a      	ands	r2, r3
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	609a      	str	r2, [r3, #8]
    }

    position++;
 800cbbe:	697b      	ldr	r3, [r7, #20]
 800cbc0:	3301      	adds	r3, #1
 800cbc2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 800cbc4:	683a      	ldr	r2, [r7, #0]
 800cbc6:	697b      	ldr	r3, [r7, #20]
 800cbc8:	fa22 f303 	lsr.w	r3, r2, r3
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	f47f af3b 	bne.w	800ca48 <HAL_GPIO_DeInit+0x10>
  }
}
 800cbd2:	bf00      	nop
 800cbd4:	bf00      	nop
 800cbd6:	371c      	adds	r7, #28
 800cbd8:	46bd      	mov	sp, r7
 800cbda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbde:	4770      	bx	lr
 800cbe0:	40010000 	.word	0x40010000
 800cbe4:	48000400 	.word	0x48000400
 800cbe8:	48000800 	.word	0x48000800
 800cbec:	48000c00 	.word	0x48000c00
 800cbf0:	48001000 	.word	0x48001000
 800cbf4:	48001400 	.word	0x48001400
 800cbf8:	40010400 	.word	0x40010400

0800cbfc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800cbfc:	b480      	push	{r7}
 800cbfe:	b083      	sub	sp, #12
 800cc00:	af00      	add	r7, sp, #0
 800cc02:	6078      	str	r0, [r7, #4]
 800cc04:	460b      	mov	r3, r1
 800cc06:	807b      	strh	r3, [r7, #2]
 800cc08:	4613      	mov	r3, r2
 800cc0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800cc0c:	787b      	ldrb	r3, [r7, #1]
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d003      	beq.n	800cc1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800cc12:	887a      	ldrh	r2, [r7, #2]
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800cc18:	e002      	b.n	800cc20 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800cc1a:	887a      	ldrh	r2, [r7, #2]
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800cc20:	bf00      	nop
 800cc22:	370c      	adds	r7, #12
 800cc24:	46bd      	mov	sp, r7
 800cc26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc2a:	4770      	bx	lr

0800cc2c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800cc2c:	b580      	push	{r7, lr}
 800cc2e:	b082      	sub	sp, #8
 800cc30:	af00      	add	r7, sp, #0
 800cc32:	4603      	mov	r3, r0
 800cc34:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800cc36:	4b08      	ldr	r3, [pc, #32]	@ (800cc58 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800cc38:	695a      	ldr	r2, [r3, #20]
 800cc3a:	88fb      	ldrh	r3, [r7, #6]
 800cc3c:	4013      	ands	r3, r2
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d006      	beq.n	800cc50 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800cc42:	4a05      	ldr	r2, [pc, #20]	@ (800cc58 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800cc44:	88fb      	ldrh	r3, [r7, #6]
 800cc46:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800cc48:	88fb      	ldrh	r3, [r7, #6]
 800cc4a:	4618      	mov	r0, r3
 800cc4c:	f000 f806 	bl	800cc5c <HAL_GPIO_EXTI_Callback>
  }
}
 800cc50:	bf00      	nop
 800cc52:	3708      	adds	r7, #8
 800cc54:	46bd      	mov	sp, r7
 800cc56:	bd80      	pop	{r7, pc}
 800cc58:	40010400 	.word	0x40010400

0800cc5c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800cc5c:	b480      	push	{r7}
 800cc5e:	b083      	sub	sp, #12
 800cc60:	af00      	add	r7, sp, #0
 800cc62:	4603      	mov	r3, r0
 800cc64:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800cc66:	bf00      	nop
 800cc68:	370c      	adds	r7, #12
 800cc6a:	46bd      	mov	sp, r7
 800cc6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc70:	4770      	bx	lr

0800cc72 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800cc72:	b580      	push	{r7, lr}
 800cc74:	b082      	sub	sp, #8
 800cc76:	af00      	add	r7, sp, #0
 800cc78:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d101      	bne.n	800cc84 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800cc80:	2301      	movs	r3, #1
 800cc82:	e08d      	b.n	800cda0 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cc8a:	b2db      	uxtb	r3, r3
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d106      	bne.n	800cc9e <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	2200      	movs	r2, #0
 800cc94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800cc98:	6878      	ldr	r0, [r7, #4]
 800cc9a:	f7fd fd39 	bl	800a710 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	2224      	movs	r2, #36	@ 0x24
 800cca2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	681a      	ldr	r2, [r3, #0]
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	f022 0201 	bic.w	r2, r2, #1
 800ccb4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	685a      	ldr	r2, [r3, #4]
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800ccc2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	681b      	ldr	r3, [r3, #0]
 800ccc8:	689a      	ldr	r2, [r3, #8]
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ccd2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	68db      	ldr	r3, [r3, #12]
 800ccd8:	2b01      	cmp	r3, #1
 800ccda:	d107      	bne.n	800ccec <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	689a      	ldr	r2, [r3, #8]
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800cce8:	609a      	str	r2, [r3, #8]
 800ccea:	e006      	b.n	800ccfa <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	689a      	ldr	r2, [r3, #8]
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800ccf8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	68db      	ldr	r3, [r3, #12]
 800ccfe:	2b02      	cmp	r3, #2
 800cd00:	d108      	bne.n	800cd14 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	681b      	ldr	r3, [r3, #0]
 800cd06:	685a      	ldr	r2, [r3, #4]
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800cd10:	605a      	str	r2, [r3, #4]
 800cd12:	e007      	b.n	800cd24 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	685a      	ldr	r2, [r3, #4]
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800cd22:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	685b      	ldr	r3, [r3, #4]
 800cd2a:	687a      	ldr	r2, [r7, #4]
 800cd2c:	6812      	ldr	r2, [r2, #0]
 800cd2e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800cd32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cd36:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	68da      	ldr	r2, [r3, #12]
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800cd46:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	691a      	ldr	r2, [r3, #16]
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	695b      	ldr	r3, [r3, #20]
 800cd50:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	699b      	ldr	r3, [r3, #24]
 800cd58:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	430a      	orrs	r2, r1
 800cd60:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	69d9      	ldr	r1, [r3, #28]
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	6a1a      	ldr	r2, [r3, #32]
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	430a      	orrs	r2, r1
 800cd70:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	681a      	ldr	r2, [r3, #0]
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	f042 0201 	orr.w	r2, r2, #1
 800cd80:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	2200      	movs	r2, #0
 800cd86:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	2220      	movs	r2, #32
 800cd8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	2200      	movs	r2, #0
 800cd94:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	2200      	movs	r2, #0
 800cd9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800cd9e:	2300      	movs	r3, #0
}
 800cda0:	4618      	mov	r0, r3
 800cda2:	3708      	adds	r7, #8
 800cda4:	46bd      	mov	sp, r7
 800cda6:	bd80      	pop	{r7, pc}

0800cda8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800cda8:	b480      	push	{r7}
 800cdaa:	b083      	sub	sp, #12
 800cdac:	af00      	add	r7, sp, #0
 800cdae:	6078      	str	r0, [r7, #4]
 800cdb0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cdb8:	b2db      	uxtb	r3, r3
 800cdba:	2b20      	cmp	r3, #32
 800cdbc:	d138      	bne.n	800ce30 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800cdc4:	2b01      	cmp	r3, #1
 800cdc6:	d101      	bne.n	800cdcc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800cdc8:	2302      	movs	r3, #2
 800cdca:	e032      	b.n	800ce32 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	2201      	movs	r2, #1
 800cdd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	2224      	movs	r2, #36	@ 0x24
 800cdd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	681a      	ldr	r2, [r3, #0]
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	f022 0201 	bic.w	r2, r2, #1
 800cdea:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	681a      	ldr	r2, [r3, #0]
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800cdfa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	6819      	ldr	r1, [r3, #0]
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	683a      	ldr	r2, [r7, #0]
 800ce08:	430a      	orrs	r2, r1
 800ce0a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	681a      	ldr	r2, [r3, #0]
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	f042 0201 	orr.w	r2, r2, #1
 800ce1a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	2220      	movs	r2, #32
 800ce20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	2200      	movs	r2, #0
 800ce28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800ce2c:	2300      	movs	r3, #0
 800ce2e:	e000      	b.n	800ce32 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800ce30:	2302      	movs	r3, #2
  }
}
 800ce32:	4618      	mov	r0, r3
 800ce34:	370c      	adds	r7, #12
 800ce36:	46bd      	mov	sp, r7
 800ce38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce3c:	4770      	bx	lr

0800ce3e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800ce3e:	b480      	push	{r7}
 800ce40:	b085      	sub	sp, #20
 800ce42:	af00      	add	r7, sp, #0
 800ce44:	6078      	str	r0, [r7, #4]
 800ce46:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ce4e:	b2db      	uxtb	r3, r3
 800ce50:	2b20      	cmp	r3, #32
 800ce52:	d139      	bne.n	800cec8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ce5a:	2b01      	cmp	r3, #1
 800ce5c:	d101      	bne.n	800ce62 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800ce5e:	2302      	movs	r3, #2
 800ce60:	e033      	b.n	800ceca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	2201      	movs	r2, #1
 800ce66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	2224      	movs	r2, #36	@ 0x24
 800ce6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	681a      	ldr	r2, [r3, #0]
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	f022 0201 	bic.w	r2, r2, #1
 800ce80:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800ce8a:	68fb      	ldr	r3, [r7, #12]
 800ce8c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800ce90:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800ce92:	683b      	ldr	r3, [r7, #0]
 800ce94:	021b      	lsls	r3, r3, #8
 800ce96:	68fa      	ldr	r2, [r7, #12]
 800ce98:	4313      	orrs	r3, r2
 800ce9a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	68fa      	ldr	r2, [r7, #12]
 800cea2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	681b      	ldr	r3, [r3, #0]
 800cea8:	681a      	ldr	r2, [r3, #0]
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	f042 0201 	orr.w	r2, r2, #1
 800ceb2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	2220      	movs	r2, #32
 800ceb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	2200      	movs	r2, #0
 800cec0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800cec4:	2300      	movs	r3, #0
 800cec6:	e000      	b.n	800ceca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800cec8:	2302      	movs	r3, #2
  }
}
 800ceca:	4618      	mov	r0, r3
 800cecc:	3714      	adds	r7, #20
 800cece:	46bd      	mov	sp, r7
 800ced0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ced4:	4770      	bx	lr
	...

0800ced8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800ced8:	b480      	push	{r7}
 800ceda:	b085      	sub	sp, #20
 800cedc:	af00      	add	r7, sp, #0
 800cede:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d141      	bne.n	800cf6a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800cee6:	4b4b      	ldr	r3, [pc, #300]	@ (800d014 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800ceee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cef2:	d131      	bne.n	800cf58 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800cef4:	4b47      	ldr	r3, [pc, #284]	@ (800d014 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cef6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cefa:	4a46      	ldr	r2, [pc, #280]	@ (800d014 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cefc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cf00:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800cf04:	4b43      	ldr	r3, [pc, #268]	@ (800d014 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf06:	681b      	ldr	r3, [r3, #0]
 800cf08:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800cf0c:	4a41      	ldr	r2, [pc, #260]	@ (800d014 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf0e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800cf12:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800cf14:	4b40      	ldr	r3, [pc, #256]	@ (800d018 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	2232      	movs	r2, #50	@ 0x32
 800cf1a:	fb02 f303 	mul.w	r3, r2, r3
 800cf1e:	4a3f      	ldr	r2, [pc, #252]	@ (800d01c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800cf20:	fba2 2303 	umull	r2, r3, r2, r3
 800cf24:	0c9b      	lsrs	r3, r3, #18
 800cf26:	3301      	adds	r3, #1
 800cf28:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800cf2a:	e002      	b.n	800cf32 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800cf2c:	68fb      	ldr	r3, [r7, #12]
 800cf2e:	3b01      	subs	r3, #1
 800cf30:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800cf32:	4b38      	ldr	r3, [pc, #224]	@ (800d014 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf34:	695b      	ldr	r3, [r3, #20]
 800cf36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cf3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cf3e:	d102      	bne.n	800cf46 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d1f2      	bne.n	800cf2c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800cf46:	4b33      	ldr	r3, [pc, #204]	@ (800d014 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf48:	695b      	ldr	r3, [r3, #20]
 800cf4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cf4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cf52:	d158      	bne.n	800d006 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800cf54:	2303      	movs	r3, #3
 800cf56:	e057      	b.n	800d008 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800cf58:	4b2e      	ldr	r3, [pc, #184]	@ (800d014 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cf5e:	4a2d      	ldr	r2, [pc, #180]	@ (800d014 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf60:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cf64:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800cf68:	e04d      	b.n	800d006 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cf70:	d141      	bne.n	800cff6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800cf72:	4b28      	ldr	r3, [pc, #160]	@ (800d014 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800cf7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cf7e:	d131      	bne.n	800cfe4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800cf80:	4b24      	ldr	r3, [pc, #144]	@ (800d014 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cf86:	4a23      	ldr	r2, [pc, #140]	@ (800d014 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cf8c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800cf90:	4b20      	ldr	r3, [pc, #128]	@ (800d014 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800cf98:	4a1e      	ldr	r2, [pc, #120]	@ (800d014 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf9a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800cf9e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800cfa0:	4b1d      	ldr	r3, [pc, #116]	@ (800d018 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800cfa2:	681b      	ldr	r3, [r3, #0]
 800cfa4:	2232      	movs	r2, #50	@ 0x32
 800cfa6:	fb02 f303 	mul.w	r3, r2, r3
 800cfaa:	4a1c      	ldr	r2, [pc, #112]	@ (800d01c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800cfac:	fba2 2303 	umull	r2, r3, r2, r3
 800cfb0:	0c9b      	lsrs	r3, r3, #18
 800cfb2:	3301      	adds	r3, #1
 800cfb4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800cfb6:	e002      	b.n	800cfbe <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	3b01      	subs	r3, #1
 800cfbc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800cfbe:	4b15      	ldr	r3, [pc, #84]	@ (800d014 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cfc0:	695b      	ldr	r3, [r3, #20]
 800cfc2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cfc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cfca:	d102      	bne.n	800cfd2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d1f2      	bne.n	800cfb8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800cfd2:	4b10      	ldr	r3, [pc, #64]	@ (800d014 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cfd4:	695b      	ldr	r3, [r3, #20]
 800cfd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cfda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cfde:	d112      	bne.n	800d006 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800cfe0:	2303      	movs	r3, #3
 800cfe2:	e011      	b.n	800d008 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800cfe4:	4b0b      	ldr	r3, [pc, #44]	@ (800d014 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cfe6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cfea:	4a0a      	ldr	r2, [pc, #40]	@ (800d014 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cfec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cff0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800cff4:	e007      	b.n	800d006 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800cff6:	4b07      	ldr	r3, [pc, #28]	@ (800d014 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800cffe:	4a05      	ldr	r2, [pc, #20]	@ (800d014 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d000:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800d004:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800d006:	2300      	movs	r3, #0
}
 800d008:	4618      	mov	r0, r3
 800d00a:	3714      	adds	r7, #20
 800d00c:	46bd      	mov	sp, r7
 800d00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d012:	4770      	bx	lr
 800d014:	40007000 	.word	0x40007000
 800d018:	200000c0 	.word	0x200000c0
 800d01c:	431bde83 	.word	0x431bde83

0800d020 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800d020:	b480      	push	{r7}
 800d022:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800d024:	4b05      	ldr	r3, [pc, #20]	@ (800d03c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800d026:	689b      	ldr	r3, [r3, #8]
 800d028:	4a04      	ldr	r2, [pc, #16]	@ (800d03c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800d02a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d02e:	6093      	str	r3, [r2, #8]
}
 800d030:	bf00      	nop
 800d032:	46bd      	mov	sp, r7
 800d034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d038:	4770      	bx	lr
 800d03a:	bf00      	nop
 800d03c:	40007000 	.word	0x40007000

0800d040 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d040:	b580      	push	{r7, lr}
 800d042:	b088      	sub	sp, #32
 800d044:	af00      	add	r7, sp, #0
 800d046:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d101      	bne.n	800d052 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800d04e:	2301      	movs	r3, #1
 800d050:	e2fe      	b.n	800d650 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	681b      	ldr	r3, [r3, #0]
 800d056:	f003 0301 	and.w	r3, r3, #1
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d075      	beq.n	800d14a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d05e:	4b97      	ldr	r3, [pc, #604]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d060:	689b      	ldr	r3, [r3, #8]
 800d062:	f003 030c 	and.w	r3, r3, #12
 800d066:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d068:	4b94      	ldr	r3, [pc, #592]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d06a:	68db      	ldr	r3, [r3, #12]
 800d06c:	f003 0303 	and.w	r3, r3, #3
 800d070:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800d072:	69bb      	ldr	r3, [r7, #24]
 800d074:	2b0c      	cmp	r3, #12
 800d076:	d102      	bne.n	800d07e <HAL_RCC_OscConfig+0x3e>
 800d078:	697b      	ldr	r3, [r7, #20]
 800d07a:	2b03      	cmp	r3, #3
 800d07c:	d002      	beq.n	800d084 <HAL_RCC_OscConfig+0x44>
 800d07e:	69bb      	ldr	r3, [r7, #24]
 800d080:	2b08      	cmp	r3, #8
 800d082:	d10b      	bne.n	800d09c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d084:	4b8d      	ldr	r3, [pc, #564]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	d05b      	beq.n	800d148 <HAL_RCC_OscConfig+0x108>
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	685b      	ldr	r3, [r3, #4]
 800d094:	2b00      	cmp	r3, #0
 800d096:	d157      	bne.n	800d148 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800d098:	2301      	movs	r3, #1
 800d09a:	e2d9      	b.n	800d650 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	685b      	ldr	r3, [r3, #4]
 800d0a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d0a4:	d106      	bne.n	800d0b4 <HAL_RCC_OscConfig+0x74>
 800d0a6:	4b85      	ldr	r3, [pc, #532]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d0a8:	681b      	ldr	r3, [r3, #0]
 800d0aa:	4a84      	ldr	r2, [pc, #528]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d0ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d0b0:	6013      	str	r3, [r2, #0]
 800d0b2:	e01d      	b.n	800d0f0 <HAL_RCC_OscConfig+0xb0>
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	685b      	ldr	r3, [r3, #4]
 800d0b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d0bc:	d10c      	bne.n	800d0d8 <HAL_RCC_OscConfig+0x98>
 800d0be:	4b7f      	ldr	r3, [pc, #508]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d0c0:	681b      	ldr	r3, [r3, #0]
 800d0c2:	4a7e      	ldr	r2, [pc, #504]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d0c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d0c8:	6013      	str	r3, [r2, #0]
 800d0ca:	4b7c      	ldr	r3, [pc, #496]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	4a7b      	ldr	r2, [pc, #492]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d0d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d0d4:	6013      	str	r3, [r2, #0]
 800d0d6:	e00b      	b.n	800d0f0 <HAL_RCC_OscConfig+0xb0>
 800d0d8:	4b78      	ldr	r3, [pc, #480]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	4a77      	ldr	r2, [pc, #476]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d0de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d0e2:	6013      	str	r3, [r2, #0]
 800d0e4:	4b75      	ldr	r3, [pc, #468]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	4a74      	ldr	r2, [pc, #464]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d0ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d0ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	685b      	ldr	r3, [r3, #4]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d013      	beq.n	800d120 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d0f8:	f7fd fd9c 	bl	800ac34 <HAL_GetTick>
 800d0fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d0fe:	e008      	b.n	800d112 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d100:	f7fd fd98 	bl	800ac34 <HAL_GetTick>
 800d104:	4602      	mov	r2, r0
 800d106:	693b      	ldr	r3, [r7, #16]
 800d108:	1ad3      	subs	r3, r2, r3
 800d10a:	2b64      	cmp	r3, #100	@ 0x64
 800d10c:	d901      	bls.n	800d112 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800d10e:	2303      	movs	r3, #3
 800d110:	e29e      	b.n	800d650 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d112:	4b6a      	ldr	r3, [pc, #424]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d0f0      	beq.n	800d100 <HAL_RCC_OscConfig+0xc0>
 800d11e:	e014      	b.n	800d14a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d120:	f7fd fd88 	bl	800ac34 <HAL_GetTick>
 800d124:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d126:	e008      	b.n	800d13a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d128:	f7fd fd84 	bl	800ac34 <HAL_GetTick>
 800d12c:	4602      	mov	r2, r0
 800d12e:	693b      	ldr	r3, [r7, #16]
 800d130:	1ad3      	subs	r3, r2, r3
 800d132:	2b64      	cmp	r3, #100	@ 0x64
 800d134:	d901      	bls.n	800d13a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d136:	2303      	movs	r3, #3
 800d138:	e28a      	b.n	800d650 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d13a:	4b60      	ldr	r3, [pc, #384]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d142:	2b00      	cmp	r3, #0
 800d144:	d1f0      	bne.n	800d128 <HAL_RCC_OscConfig+0xe8>
 800d146:	e000      	b.n	800d14a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d148:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	f003 0302 	and.w	r3, r3, #2
 800d152:	2b00      	cmp	r3, #0
 800d154:	d075      	beq.n	800d242 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d156:	4b59      	ldr	r3, [pc, #356]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d158:	689b      	ldr	r3, [r3, #8]
 800d15a:	f003 030c 	and.w	r3, r3, #12
 800d15e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d160:	4b56      	ldr	r3, [pc, #344]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d162:	68db      	ldr	r3, [r3, #12]
 800d164:	f003 0303 	and.w	r3, r3, #3
 800d168:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800d16a:	69bb      	ldr	r3, [r7, #24]
 800d16c:	2b0c      	cmp	r3, #12
 800d16e:	d102      	bne.n	800d176 <HAL_RCC_OscConfig+0x136>
 800d170:	697b      	ldr	r3, [r7, #20]
 800d172:	2b02      	cmp	r3, #2
 800d174:	d002      	beq.n	800d17c <HAL_RCC_OscConfig+0x13c>
 800d176:	69bb      	ldr	r3, [r7, #24]
 800d178:	2b04      	cmp	r3, #4
 800d17a:	d11f      	bne.n	800d1bc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d17c:	4b4f      	ldr	r3, [pc, #316]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d184:	2b00      	cmp	r3, #0
 800d186:	d005      	beq.n	800d194 <HAL_RCC_OscConfig+0x154>
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	68db      	ldr	r3, [r3, #12]
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	d101      	bne.n	800d194 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800d190:	2301      	movs	r3, #1
 800d192:	e25d      	b.n	800d650 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d194:	4b49      	ldr	r3, [pc, #292]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d196:	685b      	ldr	r3, [r3, #4]
 800d198:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	691b      	ldr	r3, [r3, #16]
 800d1a0:	061b      	lsls	r3, r3, #24
 800d1a2:	4946      	ldr	r1, [pc, #280]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d1a4:	4313      	orrs	r3, r2
 800d1a6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800d1a8:	4b45      	ldr	r3, [pc, #276]	@ (800d2c0 <HAL_RCC_OscConfig+0x280>)
 800d1aa:	681b      	ldr	r3, [r3, #0]
 800d1ac:	4618      	mov	r0, r3
 800d1ae:	f7fd fcf5 	bl	800ab9c <HAL_InitTick>
 800d1b2:	4603      	mov	r3, r0
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	d043      	beq.n	800d240 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800d1b8:	2301      	movs	r3, #1
 800d1ba:	e249      	b.n	800d650 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	68db      	ldr	r3, [r3, #12]
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	d023      	beq.n	800d20c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d1c4:	4b3d      	ldr	r3, [pc, #244]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	4a3c      	ldr	r2, [pc, #240]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d1ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d1ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d1d0:	f7fd fd30 	bl	800ac34 <HAL_GetTick>
 800d1d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d1d6:	e008      	b.n	800d1ea <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d1d8:	f7fd fd2c 	bl	800ac34 <HAL_GetTick>
 800d1dc:	4602      	mov	r2, r0
 800d1de:	693b      	ldr	r3, [r7, #16]
 800d1e0:	1ad3      	subs	r3, r2, r3
 800d1e2:	2b02      	cmp	r3, #2
 800d1e4:	d901      	bls.n	800d1ea <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800d1e6:	2303      	movs	r3, #3
 800d1e8:	e232      	b.n	800d650 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d1ea:	4b34      	ldr	r3, [pc, #208]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d0f0      	beq.n	800d1d8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d1f6:	4b31      	ldr	r3, [pc, #196]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d1f8:	685b      	ldr	r3, [r3, #4]
 800d1fa:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	691b      	ldr	r3, [r3, #16]
 800d202:	061b      	lsls	r3, r3, #24
 800d204:	492d      	ldr	r1, [pc, #180]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d206:	4313      	orrs	r3, r2
 800d208:	604b      	str	r3, [r1, #4]
 800d20a:	e01a      	b.n	800d242 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d20c:	4b2b      	ldr	r3, [pc, #172]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	4a2a      	ldr	r2, [pc, #168]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d212:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d216:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d218:	f7fd fd0c 	bl	800ac34 <HAL_GetTick>
 800d21c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d21e:	e008      	b.n	800d232 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d220:	f7fd fd08 	bl	800ac34 <HAL_GetTick>
 800d224:	4602      	mov	r2, r0
 800d226:	693b      	ldr	r3, [r7, #16]
 800d228:	1ad3      	subs	r3, r2, r3
 800d22a:	2b02      	cmp	r3, #2
 800d22c:	d901      	bls.n	800d232 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800d22e:	2303      	movs	r3, #3
 800d230:	e20e      	b.n	800d650 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d232:	4b22      	ldr	r3, [pc, #136]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d1f0      	bne.n	800d220 <HAL_RCC_OscConfig+0x1e0>
 800d23e:	e000      	b.n	800d242 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d240:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	f003 0308 	and.w	r3, r3, #8
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d041      	beq.n	800d2d2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	695b      	ldr	r3, [r3, #20]
 800d252:	2b00      	cmp	r3, #0
 800d254:	d01c      	beq.n	800d290 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d256:	4b19      	ldr	r3, [pc, #100]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d258:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d25c:	4a17      	ldr	r2, [pc, #92]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d25e:	f043 0301 	orr.w	r3, r3, #1
 800d262:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d266:	f7fd fce5 	bl	800ac34 <HAL_GetTick>
 800d26a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d26c:	e008      	b.n	800d280 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d26e:	f7fd fce1 	bl	800ac34 <HAL_GetTick>
 800d272:	4602      	mov	r2, r0
 800d274:	693b      	ldr	r3, [r7, #16]
 800d276:	1ad3      	subs	r3, r2, r3
 800d278:	2b02      	cmp	r3, #2
 800d27a:	d901      	bls.n	800d280 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800d27c:	2303      	movs	r3, #3
 800d27e:	e1e7      	b.n	800d650 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d280:	4b0e      	ldr	r3, [pc, #56]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d282:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d286:	f003 0302 	and.w	r3, r3, #2
 800d28a:	2b00      	cmp	r3, #0
 800d28c:	d0ef      	beq.n	800d26e <HAL_RCC_OscConfig+0x22e>
 800d28e:	e020      	b.n	800d2d2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d290:	4b0a      	ldr	r3, [pc, #40]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d292:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d296:	4a09      	ldr	r2, [pc, #36]	@ (800d2bc <HAL_RCC_OscConfig+0x27c>)
 800d298:	f023 0301 	bic.w	r3, r3, #1
 800d29c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d2a0:	f7fd fcc8 	bl	800ac34 <HAL_GetTick>
 800d2a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d2a6:	e00d      	b.n	800d2c4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d2a8:	f7fd fcc4 	bl	800ac34 <HAL_GetTick>
 800d2ac:	4602      	mov	r2, r0
 800d2ae:	693b      	ldr	r3, [r7, #16]
 800d2b0:	1ad3      	subs	r3, r2, r3
 800d2b2:	2b02      	cmp	r3, #2
 800d2b4:	d906      	bls.n	800d2c4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800d2b6:	2303      	movs	r3, #3
 800d2b8:	e1ca      	b.n	800d650 <HAL_RCC_OscConfig+0x610>
 800d2ba:	bf00      	nop
 800d2bc:	40021000 	.word	0x40021000
 800d2c0:	200000c4 	.word	0x200000c4
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d2c4:	4b8c      	ldr	r3, [pc, #560]	@ (800d4f8 <HAL_RCC_OscConfig+0x4b8>)
 800d2c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d2ca:	f003 0302 	and.w	r3, r3, #2
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d1ea      	bne.n	800d2a8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	f003 0304 	and.w	r3, r3, #4
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	f000 80a6 	beq.w	800d42c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d2e0:	2300      	movs	r3, #0
 800d2e2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800d2e4:	4b84      	ldr	r3, [pc, #528]	@ (800d4f8 <HAL_RCC_OscConfig+0x4b8>)
 800d2e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d2e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	d101      	bne.n	800d2f4 <HAL_RCC_OscConfig+0x2b4>
 800d2f0:	2301      	movs	r3, #1
 800d2f2:	e000      	b.n	800d2f6 <HAL_RCC_OscConfig+0x2b6>
 800d2f4:	2300      	movs	r3, #0
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d00d      	beq.n	800d316 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d2fa:	4b7f      	ldr	r3, [pc, #508]	@ (800d4f8 <HAL_RCC_OscConfig+0x4b8>)
 800d2fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d2fe:	4a7e      	ldr	r2, [pc, #504]	@ (800d4f8 <HAL_RCC_OscConfig+0x4b8>)
 800d300:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d304:	6593      	str	r3, [r2, #88]	@ 0x58
 800d306:	4b7c      	ldr	r3, [pc, #496]	@ (800d4f8 <HAL_RCC_OscConfig+0x4b8>)
 800d308:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d30a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d30e:	60fb      	str	r3, [r7, #12]
 800d310:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800d312:	2301      	movs	r3, #1
 800d314:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d316:	4b79      	ldr	r3, [pc, #484]	@ (800d4fc <HAL_RCC_OscConfig+0x4bc>)
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d118      	bne.n	800d354 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d322:	4b76      	ldr	r3, [pc, #472]	@ (800d4fc <HAL_RCC_OscConfig+0x4bc>)
 800d324:	681b      	ldr	r3, [r3, #0]
 800d326:	4a75      	ldr	r2, [pc, #468]	@ (800d4fc <HAL_RCC_OscConfig+0x4bc>)
 800d328:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d32c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800d32e:	f7fd fc81 	bl	800ac34 <HAL_GetTick>
 800d332:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d334:	e008      	b.n	800d348 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d336:	f7fd fc7d 	bl	800ac34 <HAL_GetTick>
 800d33a:	4602      	mov	r2, r0
 800d33c:	693b      	ldr	r3, [r7, #16]
 800d33e:	1ad3      	subs	r3, r2, r3
 800d340:	2b02      	cmp	r3, #2
 800d342:	d901      	bls.n	800d348 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800d344:	2303      	movs	r3, #3
 800d346:	e183      	b.n	800d650 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d348:	4b6c      	ldr	r3, [pc, #432]	@ (800d4fc <HAL_RCC_OscConfig+0x4bc>)
 800d34a:	681b      	ldr	r3, [r3, #0]
 800d34c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d350:	2b00      	cmp	r3, #0
 800d352:	d0f0      	beq.n	800d336 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	689b      	ldr	r3, [r3, #8]
 800d358:	2b01      	cmp	r3, #1
 800d35a:	d108      	bne.n	800d36e <HAL_RCC_OscConfig+0x32e>
 800d35c:	4b66      	ldr	r3, [pc, #408]	@ (800d4f8 <HAL_RCC_OscConfig+0x4b8>)
 800d35e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d362:	4a65      	ldr	r2, [pc, #404]	@ (800d4f8 <HAL_RCC_OscConfig+0x4b8>)
 800d364:	f043 0301 	orr.w	r3, r3, #1
 800d368:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d36c:	e024      	b.n	800d3b8 <HAL_RCC_OscConfig+0x378>
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	689b      	ldr	r3, [r3, #8]
 800d372:	2b05      	cmp	r3, #5
 800d374:	d110      	bne.n	800d398 <HAL_RCC_OscConfig+0x358>
 800d376:	4b60      	ldr	r3, [pc, #384]	@ (800d4f8 <HAL_RCC_OscConfig+0x4b8>)
 800d378:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d37c:	4a5e      	ldr	r2, [pc, #376]	@ (800d4f8 <HAL_RCC_OscConfig+0x4b8>)
 800d37e:	f043 0304 	orr.w	r3, r3, #4
 800d382:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d386:	4b5c      	ldr	r3, [pc, #368]	@ (800d4f8 <HAL_RCC_OscConfig+0x4b8>)
 800d388:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d38c:	4a5a      	ldr	r2, [pc, #360]	@ (800d4f8 <HAL_RCC_OscConfig+0x4b8>)
 800d38e:	f043 0301 	orr.w	r3, r3, #1
 800d392:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d396:	e00f      	b.n	800d3b8 <HAL_RCC_OscConfig+0x378>
 800d398:	4b57      	ldr	r3, [pc, #348]	@ (800d4f8 <HAL_RCC_OscConfig+0x4b8>)
 800d39a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d39e:	4a56      	ldr	r2, [pc, #344]	@ (800d4f8 <HAL_RCC_OscConfig+0x4b8>)
 800d3a0:	f023 0301 	bic.w	r3, r3, #1
 800d3a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d3a8:	4b53      	ldr	r3, [pc, #332]	@ (800d4f8 <HAL_RCC_OscConfig+0x4b8>)
 800d3aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d3ae:	4a52      	ldr	r2, [pc, #328]	@ (800d4f8 <HAL_RCC_OscConfig+0x4b8>)
 800d3b0:	f023 0304 	bic.w	r3, r3, #4
 800d3b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	689b      	ldr	r3, [r3, #8]
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d016      	beq.n	800d3ee <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d3c0:	f7fd fc38 	bl	800ac34 <HAL_GetTick>
 800d3c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d3c6:	e00a      	b.n	800d3de <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d3c8:	f7fd fc34 	bl	800ac34 <HAL_GetTick>
 800d3cc:	4602      	mov	r2, r0
 800d3ce:	693b      	ldr	r3, [r7, #16]
 800d3d0:	1ad3      	subs	r3, r2, r3
 800d3d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d3d6:	4293      	cmp	r3, r2
 800d3d8:	d901      	bls.n	800d3de <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800d3da:	2303      	movs	r3, #3
 800d3dc:	e138      	b.n	800d650 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d3de:	4b46      	ldr	r3, [pc, #280]	@ (800d4f8 <HAL_RCC_OscConfig+0x4b8>)
 800d3e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d3e4:	f003 0302 	and.w	r3, r3, #2
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	d0ed      	beq.n	800d3c8 <HAL_RCC_OscConfig+0x388>
 800d3ec:	e015      	b.n	800d41a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d3ee:	f7fd fc21 	bl	800ac34 <HAL_GetTick>
 800d3f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800d3f4:	e00a      	b.n	800d40c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d3f6:	f7fd fc1d 	bl	800ac34 <HAL_GetTick>
 800d3fa:	4602      	mov	r2, r0
 800d3fc:	693b      	ldr	r3, [r7, #16]
 800d3fe:	1ad3      	subs	r3, r2, r3
 800d400:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d404:	4293      	cmp	r3, r2
 800d406:	d901      	bls.n	800d40c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800d408:	2303      	movs	r3, #3
 800d40a:	e121      	b.n	800d650 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800d40c:	4b3a      	ldr	r3, [pc, #232]	@ (800d4f8 <HAL_RCC_OscConfig+0x4b8>)
 800d40e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d412:	f003 0302 	and.w	r3, r3, #2
 800d416:	2b00      	cmp	r3, #0
 800d418:	d1ed      	bne.n	800d3f6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800d41a:	7ffb      	ldrb	r3, [r7, #31]
 800d41c:	2b01      	cmp	r3, #1
 800d41e:	d105      	bne.n	800d42c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d420:	4b35      	ldr	r3, [pc, #212]	@ (800d4f8 <HAL_RCC_OscConfig+0x4b8>)
 800d422:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d424:	4a34      	ldr	r2, [pc, #208]	@ (800d4f8 <HAL_RCC_OscConfig+0x4b8>)
 800d426:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d42a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	f003 0320 	and.w	r3, r3, #32
 800d434:	2b00      	cmp	r3, #0
 800d436:	d03c      	beq.n	800d4b2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	699b      	ldr	r3, [r3, #24]
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	d01c      	beq.n	800d47a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800d440:	4b2d      	ldr	r3, [pc, #180]	@ (800d4f8 <HAL_RCC_OscConfig+0x4b8>)
 800d442:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d446:	4a2c      	ldr	r2, [pc, #176]	@ (800d4f8 <HAL_RCC_OscConfig+0x4b8>)
 800d448:	f043 0301 	orr.w	r3, r3, #1
 800d44c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d450:	f7fd fbf0 	bl	800ac34 <HAL_GetTick>
 800d454:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d456:	e008      	b.n	800d46a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d458:	f7fd fbec 	bl	800ac34 <HAL_GetTick>
 800d45c:	4602      	mov	r2, r0
 800d45e:	693b      	ldr	r3, [r7, #16]
 800d460:	1ad3      	subs	r3, r2, r3
 800d462:	2b02      	cmp	r3, #2
 800d464:	d901      	bls.n	800d46a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800d466:	2303      	movs	r3, #3
 800d468:	e0f2      	b.n	800d650 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d46a:	4b23      	ldr	r3, [pc, #140]	@ (800d4f8 <HAL_RCC_OscConfig+0x4b8>)
 800d46c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d470:	f003 0302 	and.w	r3, r3, #2
 800d474:	2b00      	cmp	r3, #0
 800d476:	d0ef      	beq.n	800d458 <HAL_RCC_OscConfig+0x418>
 800d478:	e01b      	b.n	800d4b2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800d47a:	4b1f      	ldr	r3, [pc, #124]	@ (800d4f8 <HAL_RCC_OscConfig+0x4b8>)
 800d47c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d480:	4a1d      	ldr	r2, [pc, #116]	@ (800d4f8 <HAL_RCC_OscConfig+0x4b8>)
 800d482:	f023 0301 	bic.w	r3, r3, #1
 800d486:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d48a:	f7fd fbd3 	bl	800ac34 <HAL_GetTick>
 800d48e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800d490:	e008      	b.n	800d4a4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d492:	f7fd fbcf 	bl	800ac34 <HAL_GetTick>
 800d496:	4602      	mov	r2, r0
 800d498:	693b      	ldr	r3, [r7, #16]
 800d49a:	1ad3      	subs	r3, r2, r3
 800d49c:	2b02      	cmp	r3, #2
 800d49e:	d901      	bls.n	800d4a4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800d4a0:	2303      	movs	r3, #3
 800d4a2:	e0d5      	b.n	800d650 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800d4a4:	4b14      	ldr	r3, [pc, #80]	@ (800d4f8 <HAL_RCC_OscConfig+0x4b8>)
 800d4a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d4aa:	f003 0302 	and.w	r3, r3, #2
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d1ef      	bne.n	800d492 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	69db      	ldr	r3, [r3, #28]
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	f000 80c9 	beq.w	800d64e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800d4bc:	4b0e      	ldr	r3, [pc, #56]	@ (800d4f8 <HAL_RCC_OscConfig+0x4b8>)
 800d4be:	689b      	ldr	r3, [r3, #8]
 800d4c0:	f003 030c 	and.w	r3, r3, #12
 800d4c4:	2b0c      	cmp	r3, #12
 800d4c6:	f000 8083 	beq.w	800d5d0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	69db      	ldr	r3, [r3, #28]
 800d4ce:	2b02      	cmp	r3, #2
 800d4d0:	d15e      	bne.n	800d590 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d4d2:	4b09      	ldr	r3, [pc, #36]	@ (800d4f8 <HAL_RCC_OscConfig+0x4b8>)
 800d4d4:	681b      	ldr	r3, [r3, #0]
 800d4d6:	4a08      	ldr	r2, [pc, #32]	@ (800d4f8 <HAL_RCC_OscConfig+0x4b8>)
 800d4d8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d4dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d4de:	f7fd fba9 	bl	800ac34 <HAL_GetTick>
 800d4e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d4e4:	e00c      	b.n	800d500 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d4e6:	f7fd fba5 	bl	800ac34 <HAL_GetTick>
 800d4ea:	4602      	mov	r2, r0
 800d4ec:	693b      	ldr	r3, [r7, #16]
 800d4ee:	1ad3      	subs	r3, r2, r3
 800d4f0:	2b02      	cmp	r3, #2
 800d4f2:	d905      	bls.n	800d500 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800d4f4:	2303      	movs	r3, #3
 800d4f6:	e0ab      	b.n	800d650 <HAL_RCC_OscConfig+0x610>
 800d4f8:	40021000 	.word	0x40021000
 800d4fc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d500:	4b55      	ldr	r3, [pc, #340]	@ (800d658 <HAL_RCC_OscConfig+0x618>)
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d508:	2b00      	cmp	r3, #0
 800d50a:	d1ec      	bne.n	800d4e6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800d50c:	4b52      	ldr	r3, [pc, #328]	@ (800d658 <HAL_RCC_OscConfig+0x618>)
 800d50e:	68da      	ldr	r2, [r3, #12]
 800d510:	4b52      	ldr	r3, [pc, #328]	@ (800d65c <HAL_RCC_OscConfig+0x61c>)
 800d512:	4013      	ands	r3, r2
 800d514:	687a      	ldr	r2, [r7, #4]
 800d516:	6a11      	ldr	r1, [r2, #32]
 800d518:	687a      	ldr	r2, [r7, #4]
 800d51a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800d51c:	3a01      	subs	r2, #1
 800d51e:	0112      	lsls	r2, r2, #4
 800d520:	4311      	orrs	r1, r2
 800d522:	687a      	ldr	r2, [r7, #4]
 800d524:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800d526:	0212      	lsls	r2, r2, #8
 800d528:	4311      	orrs	r1, r2
 800d52a:	687a      	ldr	r2, [r7, #4]
 800d52c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800d52e:	0852      	lsrs	r2, r2, #1
 800d530:	3a01      	subs	r2, #1
 800d532:	0552      	lsls	r2, r2, #21
 800d534:	4311      	orrs	r1, r2
 800d536:	687a      	ldr	r2, [r7, #4]
 800d538:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800d53a:	0852      	lsrs	r2, r2, #1
 800d53c:	3a01      	subs	r2, #1
 800d53e:	0652      	lsls	r2, r2, #25
 800d540:	4311      	orrs	r1, r2
 800d542:	687a      	ldr	r2, [r7, #4]
 800d544:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800d546:	06d2      	lsls	r2, r2, #27
 800d548:	430a      	orrs	r2, r1
 800d54a:	4943      	ldr	r1, [pc, #268]	@ (800d658 <HAL_RCC_OscConfig+0x618>)
 800d54c:	4313      	orrs	r3, r2
 800d54e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d550:	4b41      	ldr	r3, [pc, #260]	@ (800d658 <HAL_RCC_OscConfig+0x618>)
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	4a40      	ldr	r2, [pc, #256]	@ (800d658 <HAL_RCC_OscConfig+0x618>)
 800d556:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d55a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800d55c:	4b3e      	ldr	r3, [pc, #248]	@ (800d658 <HAL_RCC_OscConfig+0x618>)
 800d55e:	68db      	ldr	r3, [r3, #12]
 800d560:	4a3d      	ldr	r2, [pc, #244]	@ (800d658 <HAL_RCC_OscConfig+0x618>)
 800d562:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d566:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d568:	f7fd fb64 	bl	800ac34 <HAL_GetTick>
 800d56c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d56e:	e008      	b.n	800d582 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d570:	f7fd fb60 	bl	800ac34 <HAL_GetTick>
 800d574:	4602      	mov	r2, r0
 800d576:	693b      	ldr	r3, [r7, #16]
 800d578:	1ad3      	subs	r3, r2, r3
 800d57a:	2b02      	cmp	r3, #2
 800d57c:	d901      	bls.n	800d582 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800d57e:	2303      	movs	r3, #3
 800d580:	e066      	b.n	800d650 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d582:	4b35      	ldr	r3, [pc, #212]	@ (800d658 <HAL_RCC_OscConfig+0x618>)
 800d584:	681b      	ldr	r3, [r3, #0]
 800d586:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	d0f0      	beq.n	800d570 <HAL_RCC_OscConfig+0x530>
 800d58e:	e05e      	b.n	800d64e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d590:	4b31      	ldr	r3, [pc, #196]	@ (800d658 <HAL_RCC_OscConfig+0x618>)
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	4a30      	ldr	r2, [pc, #192]	@ (800d658 <HAL_RCC_OscConfig+0x618>)
 800d596:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d59a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d59c:	f7fd fb4a 	bl	800ac34 <HAL_GetTick>
 800d5a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d5a2:	e008      	b.n	800d5b6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d5a4:	f7fd fb46 	bl	800ac34 <HAL_GetTick>
 800d5a8:	4602      	mov	r2, r0
 800d5aa:	693b      	ldr	r3, [r7, #16]
 800d5ac:	1ad3      	subs	r3, r2, r3
 800d5ae:	2b02      	cmp	r3, #2
 800d5b0:	d901      	bls.n	800d5b6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800d5b2:	2303      	movs	r3, #3
 800d5b4:	e04c      	b.n	800d650 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d5b6:	4b28      	ldr	r3, [pc, #160]	@ (800d658 <HAL_RCC_OscConfig+0x618>)
 800d5b8:	681b      	ldr	r3, [r3, #0]
 800d5ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d1f0      	bne.n	800d5a4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800d5c2:	4b25      	ldr	r3, [pc, #148]	@ (800d658 <HAL_RCC_OscConfig+0x618>)
 800d5c4:	68da      	ldr	r2, [r3, #12]
 800d5c6:	4924      	ldr	r1, [pc, #144]	@ (800d658 <HAL_RCC_OscConfig+0x618>)
 800d5c8:	4b25      	ldr	r3, [pc, #148]	@ (800d660 <HAL_RCC_OscConfig+0x620>)
 800d5ca:	4013      	ands	r3, r2
 800d5cc:	60cb      	str	r3, [r1, #12]
 800d5ce:	e03e      	b.n	800d64e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	69db      	ldr	r3, [r3, #28]
 800d5d4:	2b01      	cmp	r3, #1
 800d5d6:	d101      	bne.n	800d5dc <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800d5d8:	2301      	movs	r3, #1
 800d5da:	e039      	b.n	800d650 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800d5dc:	4b1e      	ldr	r3, [pc, #120]	@ (800d658 <HAL_RCC_OscConfig+0x618>)
 800d5de:	68db      	ldr	r3, [r3, #12]
 800d5e0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d5e2:	697b      	ldr	r3, [r7, #20]
 800d5e4:	f003 0203 	and.w	r2, r3, #3
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	6a1b      	ldr	r3, [r3, #32]
 800d5ec:	429a      	cmp	r2, r3
 800d5ee:	d12c      	bne.n	800d64a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800d5f0:	697b      	ldr	r3, [r7, #20]
 800d5f2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d5fa:	3b01      	subs	r3, #1
 800d5fc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d5fe:	429a      	cmp	r2, r3
 800d600:	d123      	bne.n	800d64a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800d602:	697b      	ldr	r3, [r7, #20]
 800d604:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d60c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800d60e:	429a      	cmp	r2, r3
 800d610:	d11b      	bne.n	800d64a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800d612:	697b      	ldr	r3, [r7, #20]
 800d614:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d61c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800d61e:	429a      	cmp	r2, r3
 800d620:	d113      	bne.n	800d64a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800d622:	697b      	ldr	r3, [r7, #20]
 800d624:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d62c:	085b      	lsrs	r3, r3, #1
 800d62e:	3b01      	subs	r3, #1
 800d630:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800d632:	429a      	cmp	r2, r3
 800d634:	d109      	bne.n	800d64a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800d636:	697b      	ldr	r3, [r7, #20]
 800d638:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d640:	085b      	lsrs	r3, r3, #1
 800d642:	3b01      	subs	r3, #1
 800d644:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800d646:	429a      	cmp	r2, r3
 800d648:	d001      	beq.n	800d64e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800d64a:	2301      	movs	r3, #1
 800d64c:	e000      	b.n	800d650 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800d64e:	2300      	movs	r3, #0
}
 800d650:	4618      	mov	r0, r3
 800d652:	3720      	adds	r7, #32
 800d654:	46bd      	mov	sp, r7
 800d656:	bd80      	pop	{r7, pc}
 800d658:	40021000 	.word	0x40021000
 800d65c:	019f800c 	.word	0x019f800c
 800d660:	feeefffc 	.word	0xfeeefffc

0800d664 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d664:	b580      	push	{r7, lr}
 800d666:	b086      	sub	sp, #24
 800d668:	af00      	add	r7, sp, #0
 800d66a:	6078      	str	r0, [r7, #4]
 800d66c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800d66e:	2300      	movs	r3, #0
 800d670:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	2b00      	cmp	r3, #0
 800d676:	d101      	bne.n	800d67c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800d678:	2301      	movs	r3, #1
 800d67a:	e11e      	b.n	800d8ba <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800d67c:	4b91      	ldr	r3, [pc, #580]	@ (800d8c4 <HAL_RCC_ClockConfig+0x260>)
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	f003 030f 	and.w	r3, r3, #15
 800d684:	683a      	ldr	r2, [r7, #0]
 800d686:	429a      	cmp	r2, r3
 800d688:	d910      	bls.n	800d6ac <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d68a:	4b8e      	ldr	r3, [pc, #568]	@ (800d8c4 <HAL_RCC_ClockConfig+0x260>)
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	f023 020f 	bic.w	r2, r3, #15
 800d692:	498c      	ldr	r1, [pc, #560]	@ (800d8c4 <HAL_RCC_ClockConfig+0x260>)
 800d694:	683b      	ldr	r3, [r7, #0]
 800d696:	4313      	orrs	r3, r2
 800d698:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d69a:	4b8a      	ldr	r3, [pc, #552]	@ (800d8c4 <HAL_RCC_ClockConfig+0x260>)
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	f003 030f 	and.w	r3, r3, #15
 800d6a2:	683a      	ldr	r2, [r7, #0]
 800d6a4:	429a      	cmp	r2, r3
 800d6a6:	d001      	beq.n	800d6ac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800d6a8:	2301      	movs	r3, #1
 800d6aa:	e106      	b.n	800d8ba <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	f003 0301 	and.w	r3, r3, #1
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	d073      	beq.n	800d7a0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	685b      	ldr	r3, [r3, #4]
 800d6bc:	2b03      	cmp	r3, #3
 800d6be:	d129      	bne.n	800d714 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d6c0:	4b81      	ldr	r3, [pc, #516]	@ (800d8c8 <HAL_RCC_ClockConfig+0x264>)
 800d6c2:	681b      	ldr	r3, [r3, #0]
 800d6c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d101      	bne.n	800d6d0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800d6cc:	2301      	movs	r3, #1
 800d6ce:	e0f4      	b.n	800d8ba <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800d6d0:	f000 f99e 	bl	800da10 <RCC_GetSysClockFreqFromPLLSource>
 800d6d4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800d6d6:	693b      	ldr	r3, [r7, #16]
 800d6d8:	4a7c      	ldr	r2, [pc, #496]	@ (800d8cc <HAL_RCC_ClockConfig+0x268>)
 800d6da:	4293      	cmp	r3, r2
 800d6dc:	d93f      	bls.n	800d75e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800d6de:	4b7a      	ldr	r3, [pc, #488]	@ (800d8c8 <HAL_RCC_ClockConfig+0x264>)
 800d6e0:	689b      	ldr	r3, [r3, #8]
 800d6e2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d009      	beq.n	800d6fe <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	681b      	ldr	r3, [r3, #0]
 800d6ee:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d033      	beq.n	800d75e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d12f      	bne.n	800d75e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800d6fe:	4b72      	ldr	r3, [pc, #456]	@ (800d8c8 <HAL_RCC_ClockConfig+0x264>)
 800d700:	689b      	ldr	r3, [r3, #8]
 800d702:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d706:	4a70      	ldr	r2, [pc, #448]	@ (800d8c8 <HAL_RCC_ClockConfig+0x264>)
 800d708:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d70c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800d70e:	2380      	movs	r3, #128	@ 0x80
 800d710:	617b      	str	r3, [r7, #20]
 800d712:	e024      	b.n	800d75e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	685b      	ldr	r3, [r3, #4]
 800d718:	2b02      	cmp	r3, #2
 800d71a:	d107      	bne.n	800d72c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d71c:	4b6a      	ldr	r3, [pc, #424]	@ (800d8c8 <HAL_RCC_ClockConfig+0x264>)
 800d71e:	681b      	ldr	r3, [r3, #0]
 800d720:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d724:	2b00      	cmp	r3, #0
 800d726:	d109      	bne.n	800d73c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800d728:	2301      	movs	r3, #1
 800d72a:	e0c6      	b.n	800d8ba <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d72c:	4b66      	ldr	r3, [pc, #408]	@ (800d8c8 <HAL_RCC_ClockConfig+0x264>)
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d734:	2b00      	cmp	r3, #0
 800d736:	d101      	bne.n	800d73c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800d738:	2301      	movs	r3, #1
 800d73a:	e0be      	b.n	800d8ba <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800d73c:	f000 f8ce 	bl	800d8dc <HAL_RCC_GetSysClockFreq>
 800d740:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800d742:	693b      	ldr	r3, [r7, #16]
 800d744:	4a61      	ldr	r2, [pc, #388]	@ (800d8cc <HAL_RCC_ClockConfig+0x268>)
 800d746:	4293      	cmp	r3, r2
 800d748:	d909      	bls.n	800d75e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800d74a:	4b5f      	ldr	r3, [pc, #380]	@ (800d8c8 <HAL_RCC_ClockConfig+0x264>)
 800d74c:	689b      	ldr	r3, [r3, #8]
 800d74e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d752:	4a5d      	ldr	r2, [pc, #372]	@ (800d8c8 <HAL_RCC_ClockConfig+0x264>)
 800d754:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d758:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800d75a:	2380      	movs	r3, #128	@ 0x80
 800d75c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800d75e:	4b5a      	ldr	r3, [pc, #360]	@ (800d8c8 <HAL_RCC_ClockConfig+0x264>)
 800d760:	689b      	ldr	r3, [r3, #8]
 800d762:	f023 0203 	bic.w	r2, r3, #3
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	685b      	ldr	r3, [r3, #4]
 800d76a:	4957      	ldr	r1, [pc, #348]	@ (800d8c8 <HAL_RCC_ClockConfig+0x264>)
 800d76c:	4313      	orrs	r3, r2
 800d76e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d770:	f7fd fa60 	bl	800ac34 <HAL_GetTick>
 800d774:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d776:	e00a      	b.n	800d78e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d778:	f7fd fa5c 	bl	800ac34 <HAL_GetTick>
 800d77c:	4602      	mov	r2, r0
 800d77e:	68fb      	ldr	r3, [r7, #12]
 800d780:	1ad3      	subs	r3, r2, r3
 800d782:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d786:	4293      	cmp	r3, r2
 800d788:	d901      	bls.n	800d78e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800d78a:	2303      	movs	r3, #3
 800d78c:	e095      	b.n	800d8ba <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d78e:	4b4e      	ldr	r3, [pc, #312]	@ (800d8c8 <HAL_RCC_ClockConfig+0x264>)
 800d790:	689b      	ldr	r3, [r3, #8]
 800d792:	f003 020c 	and.w	r2, r3, #12
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	685b      	ldr	r3, [r3, #4]
 800d79a:	009b      	lsls	r3, r3, #2
 800d79c:	429a      	cmp	r2, r3
 800d79e:	d1eb      	bne.n	800d778 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	681b      	ldr	r3, [r3, #0]
 800d7a4:	f003 0302 	and.w	r3, r3, #2
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d023      	beq.n	800d7f4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	f003 0304 	and.w	r3, r3, #4
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d005      	beq.n	800d7c4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800d7b8:	4b43      	ldr	r3, [pc, #268]	@ (800d8c8 <HAL_RCC_ClockConfig+0x264>)
 800d7ba:	689b      	ldr	r3, [r3, #8]
 800d7bc:	4a42      	ldr	r2, [pc, #264]	@ (800d8c8 <HAL_RCC_ClockConfig+0x264>)
 800d7be:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800d7c2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	681b      	ldr	r3, [r3, #0]
 800d7c8:	f003 0308 	and.w	r3, r3, #8
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d007      	beq.n	800d7e0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800d7d0:	4b3d      	ldr	r3, [pc, #244]	@ (800d8c8 <HAL_RCC_ClockConfig+0x264>)
 800d7d2:	689b      	ldr	r3, [r3, #8]
 800d7d4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800d7d8:	4a3b      	ldr	r2, [pc, #236]	@ (800d8c8 <HAL_RCC_ClockConfig+0x264>)
 800d7da:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800d7de:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d7e0:	4b39      	ldr	r3, [pc, #228]	@ (800d8c8 <HAL_RCC_ClockConfig+0x264>)
 800d7e2:	689b      	ldr	r3, [r3, #8]
 800d7e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	689b      	ldr	r3, [r3, #8]
 800d7ec:	4936      	ldr	r1, [pc, #216]	@ (800d8c8 <HAL_RCC_ClockConfig+0x264>)
 800d7ee:	4313      	orrs	r3, r2
 800d7f0:	608b      	str	r3, [r1, #8]
 800d7f2:	e008      	b.n	800d806 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800d7f4:	697b      	ldr	r3, [r7, #20]
 800d7f6:	2b80      	cmp	r3, #128	@ 0x80
 800d7f8:	d105      	bne.n	800d806 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800d7fa:	4b33      	ldr	r3, [pc, #204]	@ (800d8c8 <HAL_RCC_ClockConfig+0x264>)
 800d7fc:	689b      	ldr	r3, [r3, #8]
 800d7fe:	4a32      	ldr	r2, [pc, #200]	@ (800d8c8 <HAL_RCC_ClockConfig+0x264>)
 800d800:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d804:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800d806:	4b2f      	ldr	r3, [pc, #188]	@ (800d8c4 <HAL_RCC_ClockConfig+0x260>)
 800d808:	681b      	ldr	r3, [r3, #0]
 800d80a:	f003 030f 	and.w	r3, r3, #15
 800d80e:	683a      	ldr	r2, [r7, #0]
 800d810:	429a      	cmp	r2, r3
 800d812:	d21d      	bcs.n	800d850 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d814:	4b2b      	ldr	r3, [pc, #172]	@ (800d8c4 <HAL_RCC_ClockConfig+0x260>)
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	f023 020f 	bic.w	r2, r3, #15
 800d81c:	4929      	ldr	r1, [pc, #164]	@ (800d8c4 <HAL_RCC_ClockConfig+0x260>)
 800d81e:	683b      	ldr	r3, [r7, #0]
 800d820:	4313      	orrs	r3, r2
 800d822:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800d824:	f7fd fa06 	bl	800ac34 <HAL_GetTick>
 800d828:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d82a:	e00a      	b.n	800d842 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d82c:	f7fd fa02 	bl	800ac34 <HAL_GetTick>
 800d830:	4602      	mov	r2, r0
 800d832:	68fb      	ldr	r3, [r7, #12]
 800d834:	1ad3      	subs	r3, r2, r3
 800d836:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d83a:	4293      	cmp	r3, r2
 800d83c:	d901      	bls.n	800d842 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800d83e:	2303      	movs	r3, #3
 800d840:	e03b      	b.n	800d8ba <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d842:	4b20      	ldr	r3, [pc, #128]	@ (800d8c4 <HAL_RCC_ClockConfig+0x260>)
 800d844:	681b      	ldr	r3, [r3, #0]
 800d846:	f003 030f 	and.w	r3, r3, #15
 800d84a:	683a      	ldr	r2, [r7, #0]
 800d84c:	429a      	cmp	r2, r3
 800d84e:	d1ed      	bne.n	800d82c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	681b      	ldr	r3, [r3, #0]
 800d854:	f003 0304 	and.w	r3, r3, #4
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d008      	beq.n	800d86e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800d85c:	4b1a      	ldr	r3, [pc, #104]	@ (800d8c8 <HAL_RCC_ClockConfig+0x264>)
 800d85e:	689b      	ldr	r3, [r3, #8]
 800d860:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	68db      	ldr	r3, [r3, #12]
 800d868:	4917      	ldr	r1, [pc, #92]	@ (800d8c8 <HAL_RCC_ClockConfig+0x264>)
 800d86a:	4313      	orrs	r3, r2
 800d86c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	681b      	ldr	r3, [r3, #0]
 800d872:	f003 0308 	and.w	r3, r3, #8
 800d876:	2b00      	cmp	r3, #0
 800d878:	d009      	beq.n	800d88e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800d87a:	4b13      	ldr	r3, [pc, #76]	@ (800d8c8 <HAL_RCC_ClockConfig+0x264>)
 800d87c:	689b      	ldr	r3, [r3, #8]
 800d87e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	691b      	ldr	r3, [r3, #16]
 800d886:	00db      	lsls	r3, r3, #3
 800d888:	490f      	ldr	r1, [pc, #60]	@ (800d8c8 <HAL_RCC_ClockConfig+0x264>)
 800d88a:	4313      	orrs	r3, r2
 800d88c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800d88e:	f000 f825 	bl	800d8dc <HAL_RCC_GetSysClockFreq>
 800d892:	4602      	mov	r2, r0
 800d894:	4b0c      	ldr	r3, [pc, #48]	@ (800d8c8 <HAL_RCC_ClockConfig+0x264>)
 800d896:	689b      	ldr	r3, [r3, #8]
 800d898:	091b      	lsrs	r3, r3, #4
 800d89a:	f003 030f 	and.w	r3, r3, #15
 800d89e:	490c      	ldr	r1, [pc, #48]	@ (800d8d0 <HAL_RCC_ClockConfig+0x26c>)
 800d8a0:	5ccb      	ldrb	r3, [r1, r3]
 800d8a2:	f003 031f 	and.w	r3, r3, #31
 800d8a6:	fa22 f303 	lsr.w	r3, r2, r3
 800d8aa:	4a0a      	ldr	r2, [pc, #40]	@ (800d8d4 <HAL_RCC_ClockConfig+0x270>)
 800d8ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800d8ae:	4b0a      	ldr	r3, [pc, #40]	@ (800d8d8 <HAL_RCC_ClockConfig+0x274>)
 800d8b0:	681b      	ldr	r3, [r3, #0]
 800d8b2:	4618      	mov	r0, r3
 800d8b4:	f7fd f972 	bl	800ab9c <HAL_InitTick>
 800d8b8:	4603      	mov	r3, r0
}
 800d8ba:	4618      	mov	r0, r3
 800d8bc:	3718      	adds	r7, #24
 800d8be:	46bd      	mov	sp, r7
 800d8c0:	bd80      	pop	{r7, pc}
 800d8c2:	bf00      	nop
 800d8c4:	40022000 	.word	0x40022000
 800d8c8:	40021000 	.word	0x40021000
 800d8cc:	04c4b400 	.word	0x04c4b400
 800d8d0:	08015798 	.word	0x08015798
 800d8d4:	200000c0 	.word	0x200000c0
 800d8d8:	200000c4 	.word	0x200000c4

0800d8dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d8dc:	b480      	push	{r7}
 800d8de:	b087      	sub	sp, #28
 800d8e0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800d8e2:	4b2c      	ldr	r3, [pc, #176]	@ (800d994 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d8e4:	689b      	ldr	r3, [r3, #8]
 800d8e6:	f003 030c 	and.w	r3, r3, #12
 800d8ea:	2b04      	cmp	r3, #4
 800d8ec:	d102      	bne.n	800d8f4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800d8ee:	4b2a      	ldr	r3, [pc, #168]	@ (800d998 <HAL_RCC_GetSysClockFreq+0xbc>)
 800d8f0:	613b      	str	r3, [r7, #16]
 800d8f2:	e047      	b.n	800d984 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800d8f4:	4b27      	ldr	r3, [pc, #156]	@ (800d994 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d8f6:	689b      	ldr	r3, [r3, #8]
 800d8f8:	f003 030c 	and.w	r3, r3, #12
 800d8fc:	2b08      	cmp	r3, #8
 800d8fe:	d102      	bne.n	800d906 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800d900:	4b26      	ldr	r3, [pc, #152]	@ (800d99c <HAL_RCC_GetSysClockFreq+0xc0>)
 800d902:	613b      	str	r3, [r7, #16]
 800d904:	e03e      	b.n	800d984 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800d906:	4b23      	ldr	r3, [pc, #140]	@ (800d994 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d908:	689b      	ldr	r3, [r3, #8]
 800d90a:	f003 030c 	and.w	r3, r3, #12
 800d90e:	2b0c      	cmp	r3, #12
 800d910:	d136      	bne.n	800d980 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800d912:	4b20      	ldr	r3, [pc, #128]	@ (800d994 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d914:	68db      	ldr	r3, [r3, #12]
 800d916:	f003 0303 	and.w	r3, r3, #3
 800d91a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800d91c:	4b1d      	ldr	r3, [pc, #116]	@ (800d994 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d91e:	68db      	ldr	r3, [r3, #12]
 800d920:	091b      	lsrs	r3, r3, #4
 800d922:	f003 030f 	and.w	r3, r3, #15
 800d926:	3301      	adds	r3, #1
 800d928:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800d92a:	68fb      	ldr	r3, [r7, #12]
 800d92c:	2b03      	cmp	r3, #3
 800d92e:	d10c      	bne.n	800d94a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d930:	4a1a      	ldr	r2, [pc, #104]	@ (800d99c <HAL_RCC_GetSysClockFreq+0xc0>)
 800d932:	68bb      	ldr	r3, [r7, #8]
 800d934:	fbb2 f3f3 	udiv	r3, r2, r3
 800d938:	4a16      	ldr	r2, [pc, #88]	@ (800d994 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d93a:	68d2      	ldr	r2, [r2, #12]
 800d93c:	0a12      	lsrs	r2, r2, #8
 800d93e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800d942:	fb02 f303 	mul.w	r3, r2, r3
 800d946:	617b      	str	r3, [r7, #20]
      break;
 800d948:	e00c      	b.n	800d964 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d94a:	4a13      	ldr	r2, [pc, #76]	@ (800d998 <HAL_RCC_GetSysClockFreq+0xbc>)
 800d94c:	68bb      	ldr	r3, [r7, #8]
 800d94e:	fbb2 f3f3 	udiv	r3, r2, r3
 800d952:	4a10      	ldr	r2, [pc, #64]	@ (800d994 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d954:	68d2      	ldr	r2, [r2, #12]
 800d956:	0a12      	lsrs	r2, r2, #8
 800d958:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800d95c:	fb02 f303 	mul.w	r3, r2, r3
 800d960:	617b      	str	r3, [r7, #20]
      break;
 800d962:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800d964:	4b0b      	ldr	r3, [pc, #44]	@ (800d994 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d966:	68db      	ldr	r3, [r3, #12]
 800d968:	0e5b      	lsrs	r3, r3, #25
 800d96a:	f003 0303 	and.w	r3, r3, #3
 800d96e:	3301      	adds	r3, #1
 800d970:	005b      	lsls	r3, r3, #1
 800d972:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800d974:	697a      	ldr	r2, [r7, #20]
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	fbb2 f3f3 	udiv	r3, r2, r3
 800d97c:	613b      	str	r3, [r7, #16]
 800d97e:	e001      	b.n	800d984 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800d980:	2300      	movs	r3, #0
 800d982:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800d984:	693b      	ldr	r3, [r7, #16]
}
 800d986:	4618      	mov	r0, r3
 800d988:	371c      	adds	r7, #28
 800d98a:	46bd      	mov	sp, r7
 800d98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d990:	4770      	bx	lr
 800d992:	bf00      	nop
 800d994:	40021000 	.word	0x40021000
 800d998:	00f42400 	.word	0x00f42400
 800d99c:	016e3600 	.word	0x016e3600

0800d9a0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d9a0:	b480      	push	{r7}
 800d9a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800d9a4:	4b03      	ldr	r3, [pc, #12]	@ (800d9b4 <HAL_RCC_GetHCLKFreq+0x14>)
 800d9a6:	681b      	ldr	r3, [r3, #0]
}
 800d9a8:	4618      	mov	r0, r3
 800d9aa:	46bd      	mov	sp, r7
 800d9ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9b0:	4770      	bx	lr
 800d9b2:	bf00      	nop
 800d9b4:	200000c0 	.word	0x200000c0

0800d9b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800d9b8:	b580      	push	{r7, lr}
 800d9ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800d9bc:	f7ff fff0 	bl	800d9a0 <HAL_RCC_GetHCLKFreq>
 800d9c0:	4602      	mov	r2, r0
 800d9c2:	4b06      	ldr	r3, [pc, #24]	@ (800d9dc <HAL_RCC_GetPCLK1Freq+0x24>)
 800d9c4:	689b      	ldr	r3, [r3, #8]
 800d9c6:	0a1b      	lsrs	r3, r3, #8
 800d9c8:	f003 0307 	and.w	r3, r3, #7
 800d9cc:	4904      	ldr	r1, [pc, #16]	@ (800d9e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800d9ce:	5ccb      	ldrb	r3, [r1, r3]
 800d9d0:	f003 031f 	and.w	r3, r3, #31
 800d9d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d9d8:	4618      	mov	r0, r3
 800d9da:	bd80      	pop	{r7, pc}
 800d9dc:	40021000 	.word	0x40021000
 800d9e0:	080157a8 	.word	0x080157a8

0800d9e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800d9e4:	b580      	push	{r7, lr}
 800d9e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800d9e8:	f7ff ffda 	bl	800d9a0 <HAL_RCC_GetHCLKFreq>
 800d9ec:	4602      	mov	r2, r0
 800d9ee:	4b06      	ldr	r3, [pc, #24]	@ (800da08 <HAL_RCC_GetPCLK2Freq+0x24>)
 800d9f0:	689b      	ldr	r3, [r3, #8]
 800d9f2:	0adb      	lsrs	r3, r3, #11
 800d9f4:	f003 0307 	and.w	r3, r3, #7
 800d9f8:	4904      	ldr	r1, [pc, #16]	@ (800da0c <HAL_RCC_GetPCLK2Freq+0x28>)
 800d9fa:	5ccb      	ldrb	r3, [r1, r3]
 800d9fc:	f003 031f 	and.w	r3, r3, #31
 800da00:	fa22 f303 	lsr.w	r3, r2, r3
}
 800da04:	4618      	mov	r0, r3
 800da06:	bd80      	pop	{r7, pc}
 800da08:	40021000 	.word	0x40021000
 800da0c:	080157a8 	.word	0x080157a8

0800da10 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800da10:	b480      	push	{r7}
 800da12:	b087      	sub	sp, #28
 800da14:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800da16:	4b1e      	ldr	r3, [pc, #120]	@ (800da90 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800da18:	68db      	ldr	r3, [r3, #12]
 800da1a:	f003 0303 	and.w	r3, r3, #3
 800da1e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800da20:	4b1b      	ldr	r3, [pc, #108]	@ (800da90 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800da22:	68db      	ldr	r3, [r3, #12]
 800da24:	091b      	lsrs	r3, r3, #4
 800da26:	f003 030f 	and.w	r3, r3, #15
 800da2a:	3301      	adds	r3, #1
 800da2c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800da2e:	693b      	ldr	r3, [r7, #16]
 800da30:	2b03      	cmp	r3, #3
 800da32:	d10c      	bne.n	800da4e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800da34:	4a17      	ldr	r2, [pc, #92]	@ (800da94 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800da36:	68fb      	ldr	r3, [r7, #12]
 800da38:	fbb2 f3f3 	udiv	r3, r2, r3
 800da3c:	4a14      	ldr	r2, [pc, #80]	@ (800da90 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800da3e:	68d2      	ldr	r2, [r2, #12]
 800da40:	0a12      	lsrs	r2, r2, #8
 800da42:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800da46:	fb02 f303 	mul.w	r3, r2, r3
 800da4a:	617b      	str	r3, [r7, #20]
    break;
 800da4c:	e00c      	b.n	800da68 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800da4e:	4a12      	ldr	r2, [pc, #72]	@ (800da98 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800da50:	68fb      	ldr	r3, [r7, #12]
 800da52:	fbb2 f3f3 	udiv	r3, r2, r3
 800da56:	4a0e      	ldr	r2, [pc, #56]	@ (800da90 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800da58:	68d2      	ldr	r2, [r2, #12]
 800da5a:	0a12      	lsrs	r2, r2, #8
 800da5c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800da60:	fb02 f303 	mul.w	r3, r2, r3
 800da64:	617b      	str	r3, [r7, #20]
    break;
 800da66:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800da68:	4b09      	ldr	r3, [pc, #36]	@ (800da90 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800da6a:	68db      	ldr	r3, [r3, #12]
 800da6c:	0e5b      	lsrs	r3, r3, #25
 800da6e:	f003 0303 	and.w	r3, r3, #3
 800da72:	3301      	adds	r3, #1
 800da74:	005b      	lsls	r3, r3, #1
 800da76:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800da78:	697a      	ldr	r2, [r7, #20]
 800da7a:	68bb      	ldr	r3, [r7, #8]
 800da7c:	fbb2 f3f3 	udiv	r3, r2, r3
 800da80:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800da82:	687b      	ldr	r3, [r7, #4]
}
 800da84:	4618      	mov	r0, r3
 800da86:	371c      	adds	r7, #28
 800da88:	46bd      	mov	sp, r7
 800da8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da8e:	4770      	bx	lr
 800da90:	40021000 	.word	0x40021000
 800da94:	016e3600 	.word	0x016e3600
 800da98:	00f42400 	.word	0x00f42400

0800da9c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800da9c:	b580      	push	{r7, lr}
 800da9e:	b086      	sub	sp, #24
 800daa0:	af00      	add	r7, sp, #0
 800daa2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800daa4:	2300      	movs	r3, #0
 800daa6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800daa8:	2300      	movs	r3, #0
 800daaa:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	681b      	ldr	r3, [r3, #0]
 800dab0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	f000 8098 	beq.w	800dbea <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800daba:	2300      	movs	r3, #0
 800dabc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800dabe:	4b43      	ldr	r3, [pc, #268]	@ (800dbcc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dac0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dac2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	d10d      	bne.n	800dae6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800daca:	4b40      	ldr	r3, [pc, #256]	@ (800dbcc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dacc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dace:	4a3f      	ldr	r2, [pc, #252]	@ (800dbcc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dad0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800dad4:	6593      	str	r3, [r2, #88]	@ 0x58
 800dad6:	4b3d      	ldr	r3, [pc, #244]	@ (800dbcc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dad8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dada:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800dade:	60bb      	str	r3, [r7, #8]
 800dae0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800dae2:	2301      	movs	r3, #1
 800dae4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800dae6:	4b3a      	ldr	r3, [pc, #232]	@ (800dbd0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800dae8:	681b      	ldr	r3, [r3, #0]
 800daea:	4a39      	ldr	r2, [pc, #228]	@ (800dbd0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800daec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800daf0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800daf2:	f7fd f89f 	bl	800ac34 <HAL_GetTick>
 800daf6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800daf8:	e009      	b.n	800db0e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800dafa:	f7fd f89b 	bl	800ac34 <HAL_GetTick>
 800dafe:	4602      	mov	r2, r0
 800db00:	68fb      	ldr	r3, [r7, #12]
 800db02:	1ad3      	subs	r3, r2, r3
 800db04:	2b02      	cmp	r3, #2
 800db06:	d902      	bls.n	800db0e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800db08:	2303      	movs	r3, #3
 800db0a:	74fb      	strb	r3, [r7, #19]
        break;
 800db0c:	e005      	b.n	800db1a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800db0e:	4b30      	ldr	r3, [pc, #192]	@ (800dbd0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800db10:	681b      	ldr	r3, [r3, #0]
 800db12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800db16:	2b00      	cmp	r3, #0
 800db18:	d0ef      	beq.n	800dafa <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800db1a:	7cfb      	ldrb	r3, [r7, #19]
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d159      	bne.n	800dbd4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800db20:	4b2a      	ldr	r3, [pc, #168]	@ (800dbcc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800db22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800db26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800db2a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800db2c:	697b      	ldr	r3, [r7, #20]
 800db2e:	2b00      	cmp	r3, #0
 800db30:	d01e      	beq.n	800db70 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800db36:	697a      	ldr	r2, [r7, #20]
 800db38:	429a      	cmp	r2, r3
 800db3a:	d019      	beq.n	800db70 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800db3c:	4b23      	ldr	r3, [pc, #140]	@ (800dbcc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800db3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800db42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800db46:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800db48:	4b20      	ldr	r3, [pc, #128]	@ (800dbcc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800db4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800db4e:	4a1f      	ldr	r2, [pc, #124]	@ (800dbcc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800db50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800db54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800db58:	4b1c      	ldr	r3, [pc, #112]	@ (800dbcc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800db5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800db5e:	4a1b      	ldr	r2, [pc, #108]	@ (800dbcc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800db60:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800db64:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800db68:	4a18      	ldr	r2, [pc, #96]	@ (800dbcc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800db6a:	697b      	ldr	r3, [r7, #20]
 800db6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800db70:	697b      	ldr	r3, [r7, #20]
 800db72:	f003 0301 	and.w	r3, r3, #1
 800db76:	2b00      	cmp	r3, #0
 800db78:	d016      	beq.n	800dba8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800db7a:	f7fd f85b 	bl	800ac34 <HAL_GetTick>
 800db7e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800db80:	e00b      	b.n	800db9a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800db82:	f7fd f857 	bl	800ac34 <HAL_GetTick>
 800db86:	4602      	mov	r2, r0
 800db88:	68fb      	ldr	r3, [r7, #12]
 800db8a:	1ad3      	subs	r3, r2, r3
 800db8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800db90:	4293      	cmp	r3, r2
 800db92:	d902      	bls.n	800db9a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800db94:	2303      	movs	r3, #3
 800db96:	74fb      	strb	r3, [r7, #19]
            break;
 800db98:	e006      	b.n	800dba8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800db9a:	4b0c      	ldr	r3, [pc, #48]	@ (800dbcc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800db9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dba0:	f003 0302 	and.w	r3, r3, #2
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	d0ec      	beq.n	800db82 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800dba8:	7cfb      	ldrb	r3, [r7, #19]
 800dbaa:	2b00      	cmp	r3, #0
 800dbac:	d10b      	bne.n	800dbc6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800dbae:	4b07      	ldr	r3, [pc, #28]	@ (800dbcc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dbb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dbb4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dbbc:	4903      	ldr	r1, [pc, #12]	@ (800dbcc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dbbe:	4313      	orrs	r3, r2
 800dbc0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800dbc4:	e008      	b.n	800dbd8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800dbc6:	7cfb      	ldrb	r3, [r7, #19]
 800dbc8:	74bb      	strb	r3, [r7, #18]
 800dbca:	e005      	b.n	800dbd8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800dbcc:	40021000 	.word	0x40021000
 800dbd0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dbd4:	7cfb      	ldrb	r3, [r7, #19]
 800dbd6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800dbd8:	7c7b      	ldrb	r3, [r7, #17]
 800dbda:	2b01      	cmp	r3, #1
 800dbdc:	d105      	bne.n	800dbea <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800dbde:	4ba7      	ldr	r3, [pc, #668]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dbe0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dbe2:	4aa6      	ldr	r2, [pc, #664]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dbe4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800dbe8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	f003 0301 	and.w	r3, r3, #1
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d00a      	beq.n	800dc0c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800dbf6:	4ba1      	ldr	r3, [pc, #644]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dbf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dbfc:	f023 0203 	bic.w	r2, r3, #3
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	685b      	ldr	r3, [r3, #4]
 800dc04:	499d      	ldr	r1, [pc, #628]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc06:	4313      	orrs	r3, r2
 800dc08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	f003 0302 	and.w	r3, r3, #2
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d00a      	beq.n	800dc2e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800dc18:	4b98      	ldr	r3, [pc, #608]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dc1e:	f023 020c 	bic.w	r2, r3, #12
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	689b      	ldr	r3, [r3, #8]
 800dc26:	4995      	ldr	r1, [pc, #596]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc28:	4313      	orrs	r3, r2
 800dc2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	681b      	ldr	r3, [r3, #0]
 800dc32:	f003 0304 	and.w	r3, r3, #4
 800dc36:	2b00      	cmp	r3, #0
 800dc38:	d00a      	beq.n	800dc50 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800dc3a:	4b90      	ldr	r3, [pc, #576]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dc40:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	68db      	ldr	r3, [r3, #12]
 800dc48:	498c      	ldr	r1, [pc, #560]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc4a:	4313      	orrs	r3, r2
 800dc4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	681b      	ldr	r3, [r3, #0]
 800dc54:	f003 0308 	and.w	r3, r3, #8
 800dc58:	2b00      	cmp	r3, #0
 800dc5a:	d00a      	beq.n	800dc72 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800dc5c:	4b87      	ldr	r3, [pc, #540]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dc62:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	691b      	ldr	r3, [r3, #16]
 800dc6a:	4984      	ldr	r1, [pc, #528]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc6c:	4313      	orrs	r3, r2
 800dc6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	681b      	ldr	r3, [r3, #0]
 800dc76:	f003 0310 	and.w	r3, r3, #16
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	d00a      	beq.n	800dc94 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800dc7e:	4b7f      	ldr	r3, [pc, #508]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dc84:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	695b      	ldr	r3, [r3, #20]
 800dc8c:	497b      	ldr	r1, [pc, #492]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc8e:	4313      	orrs	r3, r2
 800dc90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	f003 0320 	and.w	r3, r3, #32
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	d00a      	beq.n	800dcb6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800dca0:	4b76      	ldr	r3, [pc, #472]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dca6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	699b      	ldr	r3, [r3, #24]
 800dcae:	4973      	ldr	r1, [pc, #460]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dcb0:	4313      	orrs	r3, r2
 800dcb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	681b      	ldr	r3, [r3, #0]
 800dcba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d00a      	beq.n	800dcd8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800dcc2:	4b6e      	ldr	r3, [pc, #440]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dcc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dcc8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	69db      	ldr	r3, [r3, #28]
 800dcd0:	496a      	ldr	r1, [pc, #424]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dcd2:	4313      	orrs	r3, r2
 800dcd4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	681b      	ldr	r3, [r3, #0]
 800dcdc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d00a      	beq.n	800dcfa <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800dce4:	4b65      	ldr	r3, [pc, #404]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dce6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dcea:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	6a1b      	ldr	r3, [r3, #32]
 800dcf2:	4962      	ldr	r1, [pc, #392]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dcf4:	4313      	orrs	r3, r2
 800dcf6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	681b      	ldr	r3, [r3, #0]
 800dcfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dd02:	2b00      	cmp	r3, #0
 800dd04:	d00a      	beq.n	800dd1c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800dd06:	4b5d      	ldr	r3, [pc, #372]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dd0c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd14:	4959      	ldr	r1, [pc, #356]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd16:	4313      	orrs	r3, r2
 800dd18:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d00a      	beq.n	800dd3e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800dd28:	4b54      	ldr	r3, [pc, #336]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd2a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800dd2e:	f023 0203 	bic.w	r2, r3, #3
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd36:	4951      	ldr	r1, [pc, #324]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd38:	4313      	orrs	r3, r2
 800dd3a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	681b      	ldr	r3, [r3, #0]
 800dd42:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d00a      	beq.n	800dd60 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800dd4a:	4b4c      	ldr	r3, [pc, #304]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dd50:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd58:	4948      	ldr	r1, [pc, #288]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd5a:	4313      	orrs	r3, r2
 800dd5c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	681b      	ldr	r3, [r3, #0]
 800dd64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d015      	beq.n	800dd98 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800dd6c:	4b43      	ldr	r3, [pc, #268]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dd72:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dd7a:	4940      	ldr	r1, [pc, #256]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd7c:	4313      	orrs	r3, r2
 800dd7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dd86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dd8a:	d105      	bne.n	800dd98 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800dd8c:	4b3b      	ldr	r3, [pc, #236]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd8e:	68db      	ldr	r3, [r3, #12]
 800dd90:	4a3a      	ldr	r2, [pc, #232]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dd96:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	681b      	ldr	r3, [r3, #0]
 800dd9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800dda0:	2b00      	cmp	r3, #0
 800dda2:	d015      	beq.n	800ddd0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800dda4:	4b35      	ldr	r3, [pc, #212]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dda6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ddaa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ddb2:	4932      	ldr	r1, [pc, #200]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ddb4:	4313      	orrs	r3, r2
 800ddb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ddbe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ddc2:	d105      	bne.n	800ddd0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ddc4:	4b2d      	ldr	r3, [pc, #180]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ddc6:	68db      	ldr	r3, [r3, #12]
 800ddc8:	4a2c      	ldr	r2, [pc, #176]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ddca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ddce:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	681b      	ldr	r3, [r3, #0]
 800ddd4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ddd8:	2b00      	cmp	r3, #0
 800ddda:	d015      	beq.n	800de08 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800dddc:	4b27      	ldr	r3, [pc, #156]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ddde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dde2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ddea:	4924      	ldr	r1, [pc, #144]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ddec:	4313      	orrs	r3, r2
 800ddee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ddf6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ddfa:	d105      	bne.n	800de08 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ddfc:	4b1f      	ldr	r3, [pc, #124]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ddfe:	68db      	ldr	r3, [r3, #12]
 800de00:	4a1e      	ldr	r2, [pc, #120]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800de06:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800de10:	2b00      	cmp	r3, #0
 800de12:	d015      	beq.n	800de40 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800de14:	4b19      	ldr	r3, [pc, #100]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800de1a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800de22:	4916      	ldr	r1, [pc, #88]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de24:	4313      	orrs	r3, r2
 800de26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800de2e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800de32:	d105      	bne.n	800de40 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800de34:	4b11      	ldr	r3, [pc, #68]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de36:	68db      	ldr	r3, [r3, #12]
 800de38:	4a10      	ldr	r2, [pc, #64]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800de3e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	681b      	ldr	r3, [r3, #0]
 800de44:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800de48:	2b00      	cmp	r3, #0
 800de4a:	d019      	beq.n	800de80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800de4c:	4b0b      	ldr	r3, [pc, #44]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800de52:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800de5a:	4908      	ldr	r1, [pc, #32]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de5c:	4313      	orrs	r3, r2
 800de5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800de66:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800de6a:	d109      	bne.n	800de80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800de6c:	4b03      	ldr	r3, [pc, #12]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de6e:	68db      	ldr	r3, [r3, #12]
 800de70:	4a02      	ldr	r2, [pc, #8]	@ (800de7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800de76:	60d3      	str	r3, [r2, #12]
 800de78:	e002      	b.n	800de80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800de7a:	bf00      	nop
 800de7c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d015      	beq.n	800deb8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800de8c:	4b29      	ldr	r3, [pc, #164]	@ (800df34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800de8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800de92:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800de9a:	4926      	ldr	r1, [pc, #152]	@ (800df34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800de9c:	4313      	orrs	r3, r2
 800de9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dea6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800deaa:	d105      	bne.n	800deb8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800deac:	4b21      	ldr	r3, [pc, #132]	@ (800df34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800deae:	68db      	ldr	r3, [r3, #12]
 800deb0:	4a20      	ldr	r2, [pc, #128]	@ (800df34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800deb2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800deb6:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d015      	beq.n	800def0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800dec4:	4b1b      	ldr	r3, [pc, #108]	@ (800df34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800dec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800deca:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ded2:	4918      	ldr	r1, [pc, #96]	@ (800df34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ded4:	4313      	orrs	r3, r2
 800ded6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800dede:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dee2:	d105      	bne.n	800def0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800dee4:	4b13      	ldr	r3, [pc, #76]	@ (800df34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800dee6:	68db      	ldr	r3, [r3, #12]
 800dee8:	4a12      	ldr	r2, [pc, #72]	@ (800df34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800deea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800deee:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	681b      	ldr	r3, [r3, #0]
 800def4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800def8:	2b00      	cmp	r3, #0
 800defa:	d015      	beq.n	800df28 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800defc:	4b0d      	ldr	r3, [pc, #52]	@ (800df34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800defe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800df02:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800df06:	687b      	ldr	r3, [r7, #4]
 800df08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800df0a:	490a      	ldr	r1, [pc, #40]	@ (800df34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800df0c:	4313      	orrs	r3, r2
 800df0e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800df16:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800df1a:	d105      	bne.n	800df28 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800df1c:	4b05      	ldr	r3, [pc, #20]	@ (800df34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800df1e:	68db      	ldr	r3, [r3, #12]
 800df20:	4a04      	ldr	r2, [pc, #16]	@ (800df34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800df22:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800df26:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800df28:	7cbb      	ldrb	r3, [r7, #18]
}
 800df2a:	4618      	mov	r0, r3
 800df2c:	3718      	adds	r7, #24
 800df2e:	46bd      	mov	sp, r7
 800df30:	bd80      	pop	{r7, pc}
 800df32:	bf00      	nop
 800df34:	40021000 	.word	0x40021000

0800df38 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800df38:	b580      	push	{r7, lr}
 800df3a:	b084      	sub	sp, #16
 800df3c:	af00      	add	r7, sp, #0
 800df3e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	2b00      	cmp	r3, #0
 800df44:	d101      	bne.n	800df4a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800df46:	2301      	movs	r3, #1
 800df48:	e09d      	b.n	800e086 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d108      	bne.n	800df64 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	685b      	ldr	r3, [r3, #4]
 800df56:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800df5a:	d009      	beq.n	800df70 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	2200      	movs	r2, #0
 800df60:	61da      	str	r2, [r3, #28]
 800df62:	e005      	b.n	800df70 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	2200      	movs	r2, #0
 800df68:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	2200      	movs	r2, #0
 800df6e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	2200      	movs	r2, #0
 800df74:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800df7c:	b2db      	uxtb	r3, r3
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d106      	bne.n	800df90 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	2200      	movs	r2, #0
 800df86:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800df8a:	6878      	ldr	r0, [r7, #4]
 800df8c:	f7fc fc72 	bl	800a874 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	2202      	movs	r2, #2
 800df94:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	681b      	ldr	r3, [r3, #0]
 800df9c:	681a      	ldr	r2, [r3, #0]
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	681b      	ldr	r3, [r3, #0]
 800dfa2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800dfa6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	68db      	ldr	r3, [r3, #12]
 800dfac:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800dfb0:	d902      	bls.n	800dfb8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800dfb2:	2300      	movs	r3, #0
 800dfb4:	60fb      	str	r3, [r7, #12]
 800dfb6:	e002      	b.n	800dfbe <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800dfb8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800dfbc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	68db      	ldr	r3, [r3, #12]
 800dfc2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800dfc6:	d007      	beq.n	800dfd8 <HAL_SPI_Init+0xa0>
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	68db      	ldr	r3, [r3, #12]
 800dfcc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800dfd0:	d002      	beq.n	800dfd8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	2200      	movs	r2, #0
 800dfd6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	685b      	ldr	r3, [r3, #4]
 800dfdc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	689b      	ldr	r3, [r3, #8]
 800dfe4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800dfe8:	431a      	orrs	r2, r3
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	691b      	ldr	r3, [r3, #16]
 800dfee:	f003 0302 	and.w	r3, r3, #2
 800dff2:	431a      	orrs	r2, r3
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	695b      	ldr	r3, [r3, #20]
 800dff8:	f003 0301 	and.w	r3, r3, #1
 800dffc:	431a      	orrs	r2, r3
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	699b      	ldr	r3, [r3, #24]
 800e002:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e006:	431a      	orrs	r2, r3
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	69db      	ldr	r3, [r3, #28]
 800e00c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e010:	431a      	orrs	r2, r3
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	6a1b      	ldr	r3, [r3, #32]
 800e016:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e01a:	ea42 0103 	orr.w	r1, r2, r3
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e022:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	681b      	ldr	r3, [r3, #0]
 800e02a:	430a      	orrs	r2, r1
 800e02c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	699b      	ldr	r3, [r3, #24]
 800e032:	0c1b      	lsrs	r3, r3, #16
 800e034:	f003 0204 	and.w	r2, r3, #4
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e03c:	f003 0310 	and.w	r3, r3, #16
 800e040:	431a      	orrs	r2, r3
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e046:	f003 0308 	and.w	r3, r3, #8
 800e04a:	431a      	orrs	r2, r3
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	68db      	ldr	r3, [r3, #12]
 800e050:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800e054:	ea42 0103 	orr.w	r1, r2, r3
 800e058:	68fb      	ldr	r3, [r7, #12]
 800e05a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	681b      	ldr	r3, [r3, #0]
 800e062:	430a      	orrs	r2, r1
 800e064:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	681b      	ldr	r3, [r3, #0]
 800e06a:	69da      	ldr	r2, [r3, #28]
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	681b      	ldr	r3, [r3, #0]
 800e070:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800e074:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	2200      	movs	r2, #0
 800e07a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	2201      	movs	r2, #1
 800e080:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800e084:	2300      	movs	r3, #0
}
 800e086:	4618      	mov	r0, r3
 800e088:	3710      	adds	r7, #16
 800e08a:	46bd      	mov	sp, r7
 800e08c:	bd80      	pop	{r7, pc}

0800e08e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e08e:	b580      	push	{r7, lr}
 800e090:	b088      	sub	sp, #32
 800e092:	af00      	add	r7, sp, #0
 800e094:	60f8      	str	r0, [r7, #12]
 800e096:	60b9      	str	r1, [r7, #8]
 800e098:	603b      	str	r3, [r7, #0]
 800e09a:	4613      	mov	r3, r2
 800e09c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e09e:	f7fc fdc9 	bl	800ac34 <HAL_GetTick>
 800e0a2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800e0a4:	88fb      	ldrh	r3, [r7, #6]
 800e0a6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e0ae:	b2db      	uxtb	r3, r3
 800e0b0:	2b01      	cmp	r3, #1
 800e0b2:	d001      	beq.n	800e0b8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800e0b4:	2302      	movs	r3, #2
 800e0b6:	e15c      	b.n	800e372 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800e0b8:	68bb      	ldr	r3, [r7, #8]
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	d002      	beq.n	800e0c4 <HAL_SPI_Transmit+0x36>
 800e0be:	88fb      	ldrh	r3, [r7, #6]
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d101      	bne.n	800e0c8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800e0c4:	2301      	movs	r3, #1
 800e0c6:	e154      	b.n	800e372 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e0c8:	68fb      	ldr	r3, [r7, #12]
 800e0ca:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800e0ce:	2b01      	cmp	r3, #1
 800e0d0:	d101      	bne.n	800e0d6 <HAL_SPI_Transmit+0x48>
 800e0d2:	2302      	movs	r3, #2
 800e0d4:	e14d      	b.n	800e372 <HAL_SPI_Transmit+0x2e4>
 800e0d6:	68fb      	ldr	r3, [r7, #12]
 800e0d8:	2201      	movs	r2, #1
 800e0da:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	2203      	movs	r2, #3
 800e0e2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e0e6:	68fb      	ldr	r3, [r7, #12]
 800e0e8:	2200      	movs	r2, #0
 800e0ea:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800e0ec:	68fb      	ldr	r3, [r7, #12]
 800e0ee:	68ba      	ldr	r2, [r7, #8]
 800e0f0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800e0f2:	68fb      	ldr	r3, [r7, #12]
 800e0f4:	88fa      	ldrh	r2, [r7, #6]
 800e0f6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800e0f8:	68fb      	ldr	r3, [r7, #12]
 800e0fa:	88fa      	ldrh	r2, [r7, #6]
 800e0fc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800e0fe:	68fb      	ldr	r3, [r7, #12]
 800e100:	2200      	movs	r2, #0
 800e102:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800e104:	68fb      	ldr	r3, [r7, #12]
 800e106:	2200      	movs	r2, #0
 800e108:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800e10c:	68fb      	ldr	r3, [r7, #12]
 800e10e:	2200      	movs	r2, #0
 800e110:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	2200      	movs	r2, #0
 800e118:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800e11a:	68fb      	ldr	r3, [r7, #12]
 800e11c:	2200      	movs	r2, #0
 800e11e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	689b      	ldr	r3, [r3, #8]
 800e124:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e128:	d10f      	bne.n	800e14a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	681a      	ldr	r2, [r3, #0]
 800e130:	68fb      	ldr	r3, [r7, #12]
 800e132:	681b      	ldr	r3, [r3, #0]
 800e134:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e138:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800e13a:	68fb      	ldr	r3, [r7, #12]
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	681a      	ldr	r2, [r3, #0]
 800e140:	68fb      	ldr	r3, [r7, #12]
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e148:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e14a:	68fb      	ldr	r3, [r7, #12]
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e154:	2b40      	cmp	r3, #64	@ 0x40
 800e156:	d007      	beq.n	800e168 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	681b      	ldr	r3, [r3, #0]
 800e15c:	681a      	ldr	r2, [r3, #0]
 800e15e:	68fb      	ldr	r3, [r7, #12]
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e166:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e168:	68fb      	ldr	r3, [r7, #12]
 800e16a:	68db      	ldr	r3, [r3, #12]
 800e16c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e170:	d952      	bls.n	800e218 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e172:	68fb      	ldr	r3, [r7, #12]
 800e174:	685b      	ldr	r3, [r3, #4]
 800e176:	2b00      	cmp	r3, #0
 800e178:	d002      	beq.n	800e180 <HAL_SPI_Transmit+0xf2>
 800e17a:	8b7b      	ldrh	r3, [r7, #26]
 800e17c:	2b01      	cmp	r3, #1
 800e17e:	d145      	bne.n	800e20c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e184:	881a      	ldrh	r2, [r3, #0]
 800e186:	68fb      	ldr	r3, [r7, #12]
 800e188:	681b      	ldr	r3, [r3, #0]
 800e18a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e190:	1c9a      	adds	r2, r3, #2
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e19a:	b29b      	uxth	r3, r3
 800e19c:	3b01      	subs	r3, #1
 800e19e:	b29a      	uxth	r2, r3
 800e1a0:	68fb      	ldr	r3, [r7, #12]
 800e1a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800e1a4:	e032      	b.n	800e20c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e1a6:	68fb      	ldr	r3, [r7, #12]
 800e1a8:	681b      	ldr	r3, [r3, #0]
 800e1aa:	689b      	ldr	r3, [r3, #8]
 800e1ac:	f003 0302 	and.w	r3, r3, #2
 800e1b0:	2b02      	cmp	r3, #2
 800e1b2:	d112      	bne.n	800e1da <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e1b4:	68fb      	ldr	r3, [r7, #12]
 800e1b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1b8:	881a      	ldrh	r2, [r3, #0]
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e1c0:	68fb      	ldr	r3, [r7, #12]
 800e1c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1c4:	1c9a      	adds	r2, r3, #2
 800e1c6:	68fb      	ldr	r3, [r7, #12]
 800e1c8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e1ca:	68fb      	ldr	r3, [r7, #12]
 800e1cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e1ce:	b29b      	uxth	r3, r3
 800e1d0:	3b01      	subs	r3, #1
 800e1d2:	b29a      	uxth	r2, r3
 800e1d4:	68fb      	ldr	r3, [r7, #12]
 800e1d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e1d8:	e018      	b.n	800e20c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e1da:	f7fc fd2b 	bl	800ac34 <HAL_GetTick>
 800e1de:	4602      	mov	r2, r0
 800e1e0:	69fb      	ldr	r3, [r7, #28]
 800e1e2:	1ad3      	subs	r3, r2, r3
 800e1e4:	683a      	ldr	r2, [r7, #0]
 800e1e6:	429a      	cmp	r2, r3
 800e1e8:	d803      	bhi.n	800e1f2 <HAL_SPI_Transmit+0x164>
 800e1ea:	683b      	ldr	r3, [r7, #0]
 800e1ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e1f0:	d102      	bne.n	800e1f8 <HAL_SPI_Transmit+0x16a>
 800e1f2:	683b      	ldr	r3, [r7, #0]
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	d109      	bne.n	800e20c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	2201      	movs	r2, #1
 800e1fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	2200      	movs	r2, #0
 800e204:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800e208:	2303      	movs	r3, #3
 800e20a:	e0b2      	b.n	800e372 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800e20c:	68fb      	ldr	r3, [r7, #12]
 800e20e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e210:	b29b      	uxth	r3, r3
 800e212:	2b00      	cmp	r3, #0
 800e214:	d1c7      	bne.n	800e1a6 <HAL_SPI_Transmit+0x118>
 800e216:	e083      	b.n	800e320 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e218:	68fb      	ldr	r3, [r7, #12]
 800e21a:	685b      	ldr	r3, [r3, #4]
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	d002      	beq.n	800e226 <HAL_SPI_Transmit+0x198>
 800e220:	8b7b      	ldrh	r3, [r7, #26]
 800e222:	2b01      	cmp	r3, #1
 800e224:	d177      	bne.n	800e316 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800e226:	68fb      	ldr	r3, [r7, #12]
 800e228:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e22a:	b29b      	uxth	r3, r3
 800e22c:	2b01      	cmp	r3, #1
 800e22e:	d912      	bls.n	800e256 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e230:	68fb      	ldr	r3, [r7, #12]
 800e232:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e234:	881a      	ldrh	r2, [r3, #0]
 800e236:	68fb      	ldr	r3, [r7, #12]
 800e238:	681b      	ldr	r3, [r3, #0]
 800e23a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e240:	1c9a      	adds	r2, r3, #2
 800e242:	68fb      	ldr	r3, [r7, #12]
 800e244:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800e246:	68fb      	ldr	r3, [r7, #12]
 800e248:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e24a:	b29b      	uxth	r3, r3
 800e24c:	3b02      	subs	r3, #2
 800e24e:	b29a      	uxth	r2, r3
 800e250:	68fb      	ldr	r3, [r7, #12]
 800e252:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e254:	e05f      	b.n	800e316 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e256:	68fb      	ldr	r3, [r7, #12]
 800e258:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e25a:	68fb      	ldr	r3, [r7, #12]
 800e25c:	681b      	ldr	r3, [r3, #0]
 800e25e:	330c      	adds	r3, #12
 800e260:	7812      	ldrb	r2, [r2, #0]
 800e262:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e268:	1c5a      	adds	r2, r3, #1
 800e26a:	68fb      	ldr	r3, [r7, #12]
 800e26c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e26e:	68fb      	ldr	r3, [r7, #12]
 800e270:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e272:	b29b      	uxth	r3, r3
 800e274:	3b01      	subs	r3, #1
 800e276:	b29a      	uxth	r2, r3
 800e278:	68fb      	ldr	r3, [r7, #12]
 800e27a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800e27c:	e04b      	b.n	800e316 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e27e:	68fb      	ldr	r3, [r7, #12]
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	689b      	ldr	r3, [r3, #8]
 800e284:	f003 0302 	and.w	r3, r3, #2
 800e288:	2b02      	cmp	r3, #2
 800e28a:	d12b      	bne.n	800e2e4 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800e28c:	68fb      	ldr	r3, [r7, #12]
 800e28e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e290:	b29b      	uxth	r3, r3
 800e292:	2b01      	cmp	r3, #1
 800e294:	d912      	bls.n	800e2bc <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e296:	68fb      	ldr	r3, [r7, #12]
 800e298:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e29a:	881a      	ldrh	r2, [r3, #0]
 800e29c:	68fb      	ldr	r3, [r7, #12]
 800e29e:	681b      	ldr	r3, [r3, #0]
 800e2a0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e2a2:	68fb      	ldr	r3, [r7, #12]
 800e2a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2a6:	1c9a      	adds	r2, r3, #2
 800e2a8:	68fb      	ldr	r3, [r7, #12]
 800e2aa:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800e2ac:	68fb      	ldr	r3, [r7, #12]
 800e2ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e2b0:	b29b      	uxth	r3, r3
 800e2b2:	3b02      	subs	r3, #2
 800e2b4:	b29a      	uxth	r2, r3
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e2ba:	e02c      	b.n	800e316 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e2bc:	68fb      	ldr	r3, [r7, #12]
 800e2be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e2c0:	68fb      	ldr	r3, [r7, #12]
 800e2c2:	681b      	ldr	r3, [r3, #0]
 800e2c4:	330c      	adds	r3, #12
 800e2c6:	7812      	ldrb	r2, [r2, #0]
 800e2c8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800e2ca:	68fb      	ldr	r3, [r7, #12]
 800e2cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2ce:	1c5a      	adds	r2, r3, #1
 800e2d0:	68fb      	ldr	r3, [r7, #12]
 800e2d2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800e2d4:	68fb      	ldr	r3, [r7, #12]
 800e2d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e2d8:	b29b      	uxth	r3, r3
 800e2da:	3b01      	subs	r3, #1
 800e2dc:	b29a      	uxth	r2, r3
 800e2de:	68fb      	ldr	r3, [r7, #12]
 800e2e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e2e2:	e018      	b.n	800e316 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e2e4:	f7fc fca6 	bl	800ac34 <HAL_GetTick>
 800e2e8:	4602      	mov	r2, r0
 800e2ea:	69fb      	ldr	r3, [r7, #28]
 800e2ec:	1ad3      	subs	r3, r2, r3
 800e2ee:	683a      	ldr	r2, [r7, #0]
 800e2f0:	429a      	cmp	r2, r3
 800e2f2:	d803      	bhi.n	800e2fc <HAL_SPI_Transmit+0x26e>
 800e2f4:	683b      	ldr	r3, [r7, #0]
 800e2f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e2fa:	d102      	bne.n	800e302 <HAL_SPI_Transmit+0x274>
 800e2fc:	683b      	ldr	r3, [r7, #0]
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	d109      	bne.n	800e316 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e302:	68fb      	ldr	r3, [r7, #12]
 800e304:	2201      	movs	r2, #1
 800e306:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	2200      	movs	r2, #0
 800e30e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800e312:	2303      	movs	r3, #3
 800e314:	e02d      	b.n	800e372 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800e316:	68fb      	ldr	r3, [r7, #12]
 800e318:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e31a:	b29b      	uxth	r3, r3
 800e31c:	2b00      	cmp	r3, #0
 800e31e:	d1ae      	bne.n	800e27e <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e320:	69fa      	ldr	r2, [r7, #28]
 800e322:	6839      	ldr	r1, [r7, #0]
 800e324:	68f8      	ldr	r0, [r7, #12]
 800e326:	f000 fcf5 	bl	800ed14 <SPI_EndRxTxTransaction>
 800e32a:	4603      	mov	r3, r0
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	d002      	beq.n	800e336 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e330:	68fb      	ldr	r3, [r7, #12]
 800e332:	2220      	movs	r2, #32
 800e334:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800e336:	68fb      	ldr	r3, [r7, #12]
 800e338:	689b      	ldr	r3, [r3, #8]
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d10a      	bne.n	800e354 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e33e:	2300      	movs	r3, #0
 800e340:	617b      	str	r3, [r7, #20]
 800e342:	68fb      	ldr	r3, [r7, #12]
 800e344:	681b      	ldr	r3, [r3, #0]
 800e346:	68db      	ldr	r3, [r3, #12]
 800e348:	617b      	str	r3, [r7, #20]
 800e34a:	68fb      	ldr	r3, [r7, #12]
 800e34c:	681b      	ldr	r3, [r3, #0]
 800e34e:	689b      	ldr	r3, [r3, #8]
 800e350:	617b      	str	r3, [r7, #20]
 800e352:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800e354:	68fb      	ldr	r3, [r7, #12]
 800e356:	2201      	movs	r2, #1
 800e358:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800e35c:	68fb      	ldr	r3, [r7, #12]
 800e35e:	2200      	movs	r2, #0
 800e360:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e364:	68fb      	ldr	r3, [r7, #12]
 800e366:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e368:	2b00      	cmp	r3, #0
 800e36a:	d001      	beq.n	800e370 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800e36c:	2301      	movs	r3, #1
 800e36e:	e000      	b.n	800e372 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800e370:	2300      	movs	r3, #0
  }
}
 800e372:	4618      	mov	r0, r3
 800e374:	3720      	adds	r7, #32
 800e376:	46bd      	mov	sp, r7
 800e378:	bd80      	pop	{r7, pc}

0800e37a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e37a:	b580      	push	{r7, lr}
 800e37c:	b088      	sub	sp, #32
 800e37e:	af02      	add	r7, sp, #8
 800e380:	60f8      	str	r0, [r7, #12]
 800e382:	60b9      	str	r1, [r7, #8]
 800e384:	603b      	str	r3, [r7, #0]
 800e386:	4613      	mov	r3, r2
 800e388:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800e38a:	68fb      	ldr	r3, [r7, #12]
 800e38c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e390:	b2db      	uxtb	r3, r3
 800e392:	2b01      	cmp	r3, #1
 800e394:	d001      	beq.n	800e39a <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800e396:	2302      	movs	r3, #2
 800e398:	e123      	b.n	800e5e2 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 800e39a:	68bb      	ldr	r3, [r7, #8]
 800e39c:	2b00      	cmp	r3, #0
 800e39e:	d002      	beq.n	800e3a6 <HAL_SPI_Receive+0x2c>
 800e3a0:	88fb      	ldrh	r3, [r7, #6]
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d101      	bne.n	800e3aa <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800e3a6:	2301      	movs	r3, #1
 800e3a8:	e11b      	b.n	800e5e2 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800e3aa:	68fb      	ldr	r3, [r7, #12]
 800e3ac:	685b      	ldr	r3, [r3, #4]
 800e3ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e3b2:	d112      	bne.n	800e3da <HAL_SPI_Receive+0x60>
 800e3b4:	68fb      	ldr	r3, [r7, #12]
 800e3b6:	689b      	ldr	r3, [r3, #8]
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	d10e      	bne.n	800e3da <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800e3bc:	68fb      	ldr	r3, [r7, #12]
 800e3be:	2204      	movs	r2, #4
 800e3c0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800e3c4:	88fa      	ldrh	r2, [r7, #6]
 800e3c6:	683b      	ldr	r3, [r7, #0]
 800e3c8:	9300      	str	r3, [sp, #0]
 800e3ca:	4613      	mov	r3, r2
 800e3cc:	68ba      	ldr	r2, [r7, #8]
 800e3ce:	68b9      	ldr	r1, [r7, #8]
 800e3d0:	68f8      	ldr	r0, [r7, #12]
 800e3d2:	f000 f90a 	bl	800e5ea <HAL_SPI_TransmitReceive>
 800e3d6:	4603      	mov	r3, r0
 800e3d8:	e103      	b.n	800e5e2 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e3da:	f7fc fc2b 	bl	800ac34 <HAL_GetTick>
 800e3de:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e3e0:	68fb      	ldr	r3, [r7, #12]
 800e3e2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800e3e6:	2b01      	cmp	r3, #1
 800e3e8:	d101      	bne.n	800e3ee <HAL_SPI_Receive+0x74>
 800e3ea:	2302      	movs	r3, #2
 800e3ec:	e0f9      	b.n	800e5e2 <HAL_SPI_Receive+0x268>
 800e3ee:	68fb      	ldr	r3, [r7, #12]
 800e3f0:	2201      	movs	r2, #1
 800e3f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800e3f6:	68fb      	ldr	r3, [r7, #12]
 800e3f8:	2204      	movs	r2, #4
 800e3fa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e3fe:	68fb      	ldr	r3, [r7, #12]
 800e400:	2200      	movs	r2, #0
 800e402:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800e404:	68fb      	ldr	r3, [r7, #12]
 800e406:	68ba      	ldr	r2, [r7, #8]
 800e408:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800e40a:	68fb      	ldr	r3, [r7, #12]
 800e40c:	88fa      	ldrh	r2, [r7, #6]
 800e40e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800e412:	68fb      	ldr	r3, [r7, #12]
 800e414:	88fa      	ldrh	r2, [r7, #6]
 800e416:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800e41a:	68fb      	ldr	r3, [r7, #12]
 800e41c:	2200      	movs	r2, #0
 800e41e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800e420:	68fb      	ldr	r3, [r7, #12]
 800e422:	2200      	movs	r2, #0
 800e424:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800e426:	68fb      	ldr	r3, [r7, #12]
 800e428:	2200      	movs	r2, #0
 800e42a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800e42c:	68fb      	ldr	r3, [r7, #12]
 800e42e:	2200      	movs	r2, #0
 800e430:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	2200      	movs	r2, #0
 800e436:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e438:	68fb      	ldr	r3, [r7, #12]
 800e43a:	68db      	ldr	r3, [r3, #12]
 800e43c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e440:	d908      	bls.n	800e454 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	685a      	ldr	r2, [r3, #4]
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	681b      	ldr	r3, [r3, #0]
 800e44c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800e450:	605a      	str	r2, [r3, #4]
 800e452:	e007      	b.n	800e464 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e454:	68fb      	ldr	r3, [r7, #12]
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	685a      	ldr	r2, [r3, #4]
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	681b      	ldr	r3, [r3, #0]
 800e45e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800e462:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e464:	68fb      	ldr	r3, [r7, #12]
 800e466:	689b      	ldr	r3, [r3, #8]
 800e468:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e46c:	d10f      	bne.n	800e48e <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800e46e:	68fb      	ldr	r3, [r7, #12]
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	681a      	ldr	r2, [r3, #0]
 800e474:	68fb      	ldr	r3, [r7, #12]
 800e476:	681b      	ldr	r3, [r3, #0]
 800e478:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e47c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800e47e:	68fb      	ldr	r3, [r7, #12]
 800e480:	681b      	ldr	r3, [r3, #0]
 800e482:	681a      	ldr	r2, [r3, #0]
 800e484:	68fb      	ldr	r3, [r7, #12]
 800e486:	681b      	ldr	r3, [r3, #0]
 800e488:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800e48c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	681b      	ldr	r3, [r3, #0]
 800e492:	681b      	ldr	r3, [r3, #0]
 800e494:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e498:	2b40      	cmp	r3, #64	@ 0x40
 800e49a:	d007      	beq.n	800e4ac <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e49c:	68fb      	ldr	r3, [r7, #12]
 800e49e:	681b      	ldr	r3, [r3, #0]
 800e4a0:	681a      	ldr	r2, [r3, #0]
 800e4a2:	68fb      	ldr	r3, [r7, #12]
 800e4a4:	681b      	ldr	r3, [r3, #0]
 800e4a6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e4aa:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800e4ac:	68fb      	ldr	r3, [r7, #12]
 800e4ae:	68db      	ldr	r3, [r3, #12]
 800e4b0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e4b4:	d875      	bhi.n	800e5a2 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800e4b6:	e037      	b.n	800e528 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800e4b8:	68fb      	ldr	r3, [r7, #12]
 800e4ba:	681b      	ldr	r3, [r3, #0]
 800e4bc:	689b      	ldr	r3, [r3, #8]
 800e4be:	f003 0301 	and.w	r3, r3, #1
 800e4c2:	2b01      	cmp	r3, #1
 800e4c4:	d117      	bne.n	800e4f6 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800e4c6:	68fb      	ldr	r3, [r7, #12]
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	f103 020c 	add.w	r2, r3, #12
 800e4ce:	68fb      	ldr	r3, [r7, #12]
 800e4d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e4d2:	7812      	ldrb	r2, [r2, #0]
 800e4d4:	b2d2      	uxtb	r2, r2
 800e4d6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800e4d8:	68fb      	ldr	r3, [r7, #12]
 800e4da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e4dc:	1c5a      	adds	r2, r3, #1
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800e4e2:	68fb      	ldr	r3, [r7, #12]
 800e4e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e4e8:	b29b      	uxth	r3, r3
 800e4ea:	3b01      	subs	r3, #1
 800e4ec:	b29a      	uxth	r2, r3
 800e4ee:	68fb      	ldr	r3, [r7, #12]
 800e4f0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800e4f4:	e018      	b.n	800e528 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e4f6:	f7fc fb9d 	bl	800ac34 <HAL_GetTick>
 800e4fa:	4602      	mov	r2, r0
 800e4fc:	697b      	ldr	r3, [r7, #20]
 800e4fe:	1ad3      	subs	r3, r2, r3
 800e500:	683a      	ldr	r2, [r7, #0]
 800e502:	429a      	cmp	r2, r3
 800e504:	d803      	bhi.n	800e50e <HAL_SPI_Receive+0x194>
 800e506:	683b      	ldr	r3, [r7, #0]
 800e508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e50c:	d102      	bne.n	800e514 <HAL_SPI_Receive+0x19a>
 800e50e:	683b      	ldr	r3, [r7, #0]
 800e510:	2b00      	cmp	r3, #0
 800e512:	d109      	bne.n	800e528 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	2201      	movs	r2, #1
 800e518:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800e51c:	68fb      	ldr	r3, [r7, #12]
 800e51e:	2200      	movs	r2, #0
 800e520:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800e524:	2303      	movs	r3, #3
 800e526:	e05c      	b.n	800e5e2 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800e528:	68fb      	ldr	r3, [r7, #12]
 800e52a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e52e:	b29b      	uxth	r3, r3
 800e530:	2b00      	cmp	r3, #0
 800e532:	d1c1      	bne.n	800e4b8 <HAL_SPI_Receive+0x13e>
 800e534:	e03b      	b.n	800e5ae <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800e536:	68fb      	ldr	r3, [r7, #12]
 800e538:	681b      	ldr	r3, [r3, #0]
 800e53a:	689b      	ldr	r3, [r3, #8]
 800e53c:	f003 0301 	and.w	r3, r3, #1
 800e540:	2b01      	cmp	r3, #1
 800e542:	d115      	bne.n	800e570 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e544:	68fb      	ldr	r3, [r7, #12]
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	68da      	ldr	r2, [r3, #12]
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e54e:	b292      	uxth	r2, r2
 800e550:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e552:	68fb      	ldr	r3, [r7, #12]
 800e554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e556:	1c9a      	adds	r2, r3, #2
 800e558:	68fb      	ldr	r3, [r7, #12]
 800e55a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800e55c:	68fb      	ldr	r3, [r7, #12]
 800e55e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e562:	b29b      	uxth	r3, r3
 800e564:	3b01      	subs	r3, #1
 800e566:	b29a      	uxth	r2, r3
 800e568:	68fb      	ldr	r3, [r7, #12]
 800e56a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800e56e:	e018      	b.n	800e5a2 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e570:	f7fc fb60 	bl	800ac34 <HAL_GetTick>
 800e574:	4602      	mov	r2, r0
 800e576:	697b      	ldr	r3, [r7, #20]
 800e578:	1ad3      	subs	r3, r2, r3
 800e57a:	683a      	ldr	r2, [r7, #0]
 800e57c:	429a      	cmp	r2, r3
 800e57e:	d803      	bhi.n	800e588 <HAL_SPI_Receive+0x20e>
 800e580:	683b      	ldr	r3, [r7, #0]
 800e582:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e586:	d102      	bne.n	800e58e <HAL_SPI_Receive+0x214>
 800e588:	683b      	ldr	r3, [r7, #0]
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d109      	bne.n	800e5a2 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e58e:	68fb      	ldr	r3, [r7, #12]
 800e590:	2201      	movs	r2, #1
 800e592:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800e596:	68fb      	ldr	r3, [r7, #12]
 800e598:	2200      	movs	r2, #0
 800e59a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800e59e:	2303      	movs	r3, #3
 800e5a0:	e01f      	b.n	800e5e2 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800e5a2:	68fb      	ldr	r3, [r7, #12]
 800e5a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e5a8:	b29b      	uxth	r3, r3
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d1c3      	bne.n	800e536 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e5ae:	697a      	ldr	r2, [r7, #20]
 800e5b0:	6839      	ldr	r1, [r7, #0]
 800e5b2:	68f8      	ldr	r0, [r7, #12]
 800e5b4:	f000 fb56 	bl	800ec64 <SPI_EndRxTransaction>
 800e5b8:	4603      	mov	r3, r0
 800e5ba:	2b00      	cmp	r3, #0
 800e5bc:	d002      	beq.n	800e5c4 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e5be:	68fb      	ldr	r3, [r7, #12]
 800e5c0:	2220      	movs	r2, #32
 800e5c2:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800e5c4:	68fb      	ldr	r3, [r7, #12]
 800e5c6:	2201      	movs	r2, #1
 800e5c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800e5cc:	68fb      	ldr	r3, [r7, #12]
 800e5ce:	2200      	movs	r2, #0
 800e5d0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e5d4:	68fb      	ldr	r3, [r7, #12]
 800e5d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e5d8:	2b00      	cmp	r3, #0
 800e5da:	d001      	beq.n	800e5e0 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 800e5dc:	2301      	movs	r3, #1
 800e5de:	e000      	b.n	800e5e2 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 800e5e0:	2300      	movs	r3, #0
  }
}
 800e5e2:	4618      	mov	r0, r3
 800e5e4:	3718      	adds	r7, #24
 800e5e6:	46bd      	mov	sp, r7
 800e5e8:	bd80      	pop	{r7, pc}

0800e5ea <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800e5ea:	b580      	push	{r7, lr}
 800e5ec:	b08a      	sub	sp, #40	@ 0x28
 800e5ee:	af00      	add	r7, sp, #0
 800e5f0:	60f8      	str	r0, [r7, #12]
 800e5f2:	60b9      	str	r1, [r7, #8]
 800e5f4:	607a      	str	r2, [r7, #4]
 800e5f6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800e5f8:	2301      	movs	r3, #1
 800e5fa:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e5fc:	f7fc fb1a 	bl	800ac34 <HAL_GetTick>
 800e600:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800e602:	68fb      	ldr	r3, [r7, #12]
 800e604:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e608:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800e60a:	68fb      	ldr	r3, [r7, #12]
 800e60c:	685b      	ldr	r3, [r3, #4]
 800e60e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800e610:	887b      	ldrh	r3, [r7, #2]
 800e612:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800e614:	887b      	ldrh	r3, [r7, #2]
 800e616:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800e618:	7ffb      	ldrb	r3, [r7, #31]
 800e61a:	2b01      	cmp	r3, #1
 800e61c:	d00c      	beq.n	800e638 <HAL_SPI_TransmitReceive+0x4e>
 800e61e:	69bb      	ldr	r3, [r7, #24]
 800e620:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e624:	d106      	bne.n	800e634 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800e626:	68fb      	ldr	r3, [r7, #12]
 800e628:	689b      	ldr	r3, [r3, #8]
 800e62a:	2b00      	cmp	r3, #0
 800e62c:	d102      	bne.n	800e634 <HAL_SPI_TransmitReceive+0x4a>
 800e62e:	7ffb      	ldrb	r3, [r7, #31]
 800e630:	2b04      	cmp	r3, #4
 800e632:	d001      	beq.n	800e638 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800e634:	2302      	movs	r3, #2
 800e636:	e1f3      	b.n	800ea20 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800e638:	68bb      	ldr	r3, [r7, #8]
 800e63a:	2b00      	cmp	r3, #0
 800e63c:	d005      	beq.n	800e64a <HAL_SPI_TransmitReceive+0x60>
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	2b00      	cmp	r3, #0
 800e642:	d002      	beq.n	800e64a <HAL_SPI_TransmitReceive+0x60>
 800e644:	887b      	ldrh	r3, [r7, #2]
 800e646:	2b00      	cmp	r3, #0
 800e648:	d101      	bne.n	800e64e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800e64a:	2301      	movs	r3, #1
 800e64c:	e1e8      	b.n	800ea20 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e64e:	68fb      	ldr	r3, [r7, #12]
 800e650:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800e654:	2b01      	cmp	r3, #1
 800e656:	d101      	bne.n	800e65c <HAL_SPI_TransmitReceive+0x72>
 800e658:	2302      	movs	r3, #2
 800e65a:	e1e1      	b.n	800ea20 <HAL_SPI_TransmitReceive+0x436>
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	2201      	movs	r2, #1
 800e660:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e664:	68fb      	ldr	r3, [r7, #12]
 800e666:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e66a:	b2db      	uxtb	r3, r3
 800e66c:	2b04      	cmp	r3, #4
 800e66e:	d003      	beq.n	800e678 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800e670:	68fb      	ldr	r3, [r7, #12]
 800e672:	2205      	movs	r2, #5
 800e674:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e678:	68fb      	ldr	r3, [r7, #12]
 800e67a:	2200      	movs	r2, #0
 800e67c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800e67e:	68fb      	ldr	r3, [r7, #12]
 800e680:	687a      	ldr	r2, [r7, #4]
 800e682:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800e684:	68fb      	ldr	r3, [r7, #12]
 800e686:	887a      	ldrh	r2, [r7, #2]
 800e688:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800e68c:	68fb      	ldr	r3, [r7, #12]
 800e68e:	887a      	ldrh	r2, [r7, #2]
 800e690:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800e694:	68fb      	ldr	r3, [r7, #12]
 800e696:	68ba      	ldr	r2, [r7, #8]
 800e698:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800e69a:	68fb      	ldr	r3, [r7, #12]
 800e69c:	887a      	ldrh	r2, [r7, #2]
 800e69e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800e6a0:	68fb      	ldr	r3, [r7, #12]
 800e6a2:	887a      	ldrh	r2, [r7, #2]
 800e6a4:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800e6a6:	68fb      	ldr	r3, [r7, #12]
 800e6a8:	2200      	movs	r2, #0
 800e6aa:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800e6ac:	68fb      	ldr	r3, [r7, #12]
 800e6ae:	2200      	movs	r2, #0
 800e6b0:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800e6b2:	68fb      	ldr	r3, [r7, #12]
 800e6b4:	68db      	ldr	r3, [r3, #12]
 800e6b6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e6ba:	d802      	bhi.n	800e6c2 <HAL_SPI_TransmitReceive+0xd8>
 800e6bc:	8abb      	ldrh	r3, [r7, #20]
 800e6be:	2b01      	cmp	r3, #1
 800e6c0:	d908      	bls.n	800e6d4 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e6c2:	68fb      	ldr	r3, [r7, #12]
 800e6c4:	681b      	ldr	r3, [r3, #0]
 800e6c6:	685a      	ldr	r2, [r3, #4]
 800e6c8:	68fb      	ldr	r3, [r7, #12]
 800e6ca:	681b      	ldr	r3, [r3, #0]
 800e6cc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800e6d0:	605a      	str	r2, [r3, #4]
 800e6d2:	e007      	b.n	800e6e4 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	685a      	ldr	r2, [r3, #4]
 800e6da:	68fb      	ldr	r3, [r7, #12]
 800e6dc:	681b      	ldr	r3, [r3, #0]
 800e6de:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800e6e2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	681b      	ldr	r3, [r3, #0]
 800e6e8:	681b      	ldr	r3, [r3, #0]
 800e6ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e6ee:	2b40      	cmp	r3, #64	@ 0x40
 800e6f0:	d007      	beq.n	800e702 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e6f2:	68fb      	ldr	r3, [r7, #12]
 800e6f4:	681b      	ldr	r3, [r3, #0]
 800e6f6:	681a      	ldr	r2, [r3, #0]
 800e6f8:	68fb      	ldr	r3, [r7, #12]
 800e6fa:	681b      	ldr	r3, [r3, #0]
 800e6fc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e700:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e702:	68fb      	ldr	r3, [r7, #12]
 800e704:	68db      	ldr	r3, [r3, #12]
 800e706:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e70a:	f240 8083 	bls.w	800e814 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	685b      	ldr	r3, [r3, #4]
 800e712:	2b00      	cmp	r3, #0
 800e714:	d002      	beq.n	800e71c <HAL_SPI_TransmitReceive+0x132>
 800e716:	8afb      	ldrh	r3, [r7, #22]
 800e718:	2b01      	cmp	r3, #1
 800e71a:	d16f      	bne.n	800e7fc <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e71c:	68fb      	ldr	r3, [r7, #12]
 800e71e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e720:	881a      	ldrh	r2, [r3, #0]
 800e722:	68fb      	ldr	r3, [r7, #12]
 800e724:	681b      	ldr	r3, [r3, #0]
 800e726:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e728:	68fb      	ldr	r3, [r7, #12]
 800e72a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e72c:	1c9a      	adds	r2, r3, #2
 800e72e:	68fb      	ldr	r3, [r7, #12]
 800e730:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800e732:	68fb      	ldr	r3, [r7, #12]
 800e734:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e736:	b29b      	uxth	r3, r3
 800e738:	3b01      	subs	r3, #1
 800e73a:	b29a      	uxth	r2, r3
 800e73c:	68fb      	ldr	r3, [r7, #12]
 800e73e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e740:	e05c      	b.n	800e7fc <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	681b      	ldr	r3, [r3, #0]
 800e746:	689b      	ldr	r3, [r3, #8]
 800e748:	f003 0302 	and.w	r3, r3, #2
 800e74c:	2b02      	cmp	r3, #2
 800e74e:	d11b      	bne.n	800e788 <HAL_SPI_TransmitReceive+0x19e>
 800e750:	68fb      	ldr	r3, [r7, #12]
 800e752:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e754:	b29b      	uxth	r3, r3
 800e756:	2b00      	cmp	r3, #0
 800e758:	d016      	beq.n	800e788 <HAL_SPI_TransmitReceive+0x19e>
 800e75a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e75c:	2b01      	cmp	r3, #1
 800e75e:	d113      	bne.n	800e788 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e760:	68fb      	ldr	r3, [r7, #12]
 800e762:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e764:	881a      	ldrh	r2, [r3, #0]
 800e766:	68fb      	ldr	r3, [r7, #12]
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e76c:	68fb      	ldr	r3, [r7, #12]
 800e76e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e770:	1c9a      	adds	r2, r3, #2
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e776:	68fb      	ldr	r3, [r7, #12]
 800e778:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e77a:	b29b      	uxth	r3, r3
 800e77c:	3b01      	subs	r3, #1
 800e77e:	b29a      	uxth	r2, r3
 800e780:	68fb      	ldr	r3, [r7, #12]
 800e782:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e784:	2300      	movs	r3, #0
 800e786:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e788:	68fb      	ldr	r3, [r7, #12]
 800e78a:	681b      	ldr	r3, [r3, #0]
 800e78c:	689b      	ldr	r3, [r3, #8]
 800e78e:	f003 0301 	and.w	r3, r3, #1
 800e792:	2b01      	cmp	r3, #1
 800e794:	d11c      	bne.n	800e7d0 <HAL_SPI_TransmitReceive+0x1e6>
 800e796:	68fb      	ldr	r3, [r7, #12]
 800e798:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e79c:	b29b      	uxth	r3, r3
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d016      	beq.n	800e7d0 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e7a2:	68fb      	ldr	r3, [r7, #12]
 800e7a4:	681b      	ldr	r3, [r3, #0]
 800e7a6:	68da      	ldr	r2, [r3, #12]
 800e7a8:	68fb      	ldr	r3, [r7, #12]
 800e7aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e7ac:	b292      	uxth	r2, r2
 800e7ae:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e7b0:	68fb      	ldr	r3, [r7, #12]
 800e7b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e7b4:	1c9a      	adds	r2, r3, #2
 800e7b6:	68fb      	ldr	r3, [r7, #12]
 800e7b8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800e7ba:	68fb      	ldr	r3, [r7, #12]
 800e7bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e7c0:	b29b      	uxth	r3, r3
 800e7c2:	3b01      	subs	r3, #1
 800e7c4:	b29a      	uxth	r2, r3
 800e7c6:	68fb      	ldr	r3, [r7, #12]
 800e7c8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e7cc:	2301      	movs	r3, #1
 800e7ce:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800e7d0:	f7fc fa30 	bl	800ac34 <HAL_GetTick>
 800e7d4:	4602      	mov	r2, r0
 800e7d6:	6a3b      	ldr	r3, [r7, #32]
 800e7d8:	1ad3      	subs	r3, r2, r3
 800e7da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e7dc:	429a      	cmp	r2, r3
 800e7de:	d80d      	bhi.n	800e7fc <HAL_SPI_TransmitReceive+0x212>
 800e7e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e7e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e7e6:	d009      	beq.n	800e7fc <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800e7e8:	68fb      	ldr	r3, [r7, #12]
 800e7ea:	2201      	movs	r2, #1
 800e7ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800e7f0:	68fb      	ldr	r3, [r7, #12]
 800e7f2:	2200      	movs	r2, #0
 800e7f4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800e7f8:	2303      	movs	r3, #3
 800e7fa:	e111      	b.n	800ea20 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e7fc:	68fb      	ldr	r3, [r7, #12]
 800e7fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e800:	b29b      	uxth	r3, r3
 800e802:	2b00      	cmp	r3, #0
 800e804:	d19d      	bne.n	800e742 <HAL_SPI_TransmitReceive+0x158>
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e80c:	b29b      	uxth	r3, r3
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d197      	bne.n	800e742 <HAL_SPI_TransmitReceive+0x158>
 800e812:	e0e5      	b.n	800e9e0 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e814:	68fb      	ldr	r3, [r7, #12]
 800e816:	685b      	ldr	r3, [r3, #4]
 800e818:	2b00      	cmp	r3, #0
 800e81a:	d003      	beq.n	800e824 <HAL_SPI_TransmitReceive+0x23a>
 800e81c:	8afb      	ldrh	r3, [r7, #22]
 800e81e:	2b01      	cmp	r3, #1
 800e820:	f040 80d1 	bne.w	800e9c6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800e824:	68fb      	ldr	r3, [r7, #12]
 800e826:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e828:	b29b      	uxth	r3, r3
 800e82a:	2b01      	cmp	r3, #1
 800e82c:	d912      	bls.n	800e854 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e82e:	68fb      	ldr	r3, [r7, #12]
 800e830:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e832:	881a      	ldrh	r2, [r3, #0]
 800e834:	68fb      	ldr	r3, [r7, #12]
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e83a:	68fb      	ldr	r3, [r7, #12]
 800e83c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e83e:	1c9a      	adds	r2, r3, #2
 800e840:	68fb      	ldr	r3, [r7, #12]
 800e842:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800e844:	68fb      	ldr	r3, [r7, #12]
 800e846:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e848:	b29b      	uxth	r3, r3
 800e84a:	3b02      	subs	r3, #2
 800e84c:	b29a      	uxth	r2, r3
 800e84e:	68fb      	ldr	r3, [r7, #12]
 800e850:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e852:	e0b8      	b.n	800e9c6 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800e854:	68fb      	ldr	r3, [r7, #12]
 800e856:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e858:	68fb      	ldr	r3, [r7, #12]
 800e85a:	681b      	ldr	r3, [r3, #0]
 800e85c:	330c      	adds	r3, #12
 800e85e:	7812      	ldrb	r2, [r2, #0]
 800e860:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e866:	1c5a      	adds	r2, r3, #1
 800e868:	68fb      	ldr	r3, [r7, #12]
 800e86a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e86c:	68fb      	ldr	r3, [r7, #12]
 800e86e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e870:	b29b      	uxth	r3, r3
 800e872:	3b01      	subs	r3, #1
 800e874:	b29a      	uxth	r2, r3
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e87a:	e0a4      	b.n	800e9c6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e87c:	68fb      	ldr	r3, [r7, #12]
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	689b      	ldr	r3, [r3, #8]
 800e882:	f003 0302 	and.w	r3, r3, #2
 800e886:	2b02      	cmp	r3, #2
 800e888:	d134      	bne.n	800e8f4 <HAL_SPI_TransmitReceive+0x30a>
 800e88a:	68fb      	ldr	r3, [r7, #12]
 800e88c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e88e:	b29b      	uxth	r3, r3
 800e890:	2b00      	cmp	r3, #0
 800e892:	d02f      	beq.n	800e8f4 <HAL_SPI_TransmitReceive+0x30a>
 800e894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e896:	2b01      	cmp	r3, #1
 800e898:	d12c      	bne.n	800e8f4 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800e89a:	68fb      	ldr	r3, [r7, #12]
 800e89c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e89e:	b29b      	uxth	r3, r3
 800e8a0:	2b01      	cmp	r3, #1
 800e8a2:	d912      	bls.n	800e8ca <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e8a4:	68fb      	ldr	r3, [r7, #12]
 800e8a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e8a8:	881a      	ldrh	r2, [r3, #0]
 800e8aa:	68fb      	ldr	r3, [r7, #12]
 800e8ac:	681b      	ldr	r3, [r3, #0]
 800e8ae:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e8b0:	68fb      	ldr	r3, [r7, #12]
 800e8b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e8b4:	1c9a      	adds	r2, r3, #2
 800e8b6:	68fb      	ldr	r3, [r7, #12]
 800e8b8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800e8ba:	68fb      	ldr	r3, [r7, #12]
 800e8bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e8be:	b29b      	uxth	r3, r3
 800e8c0:	3b02      	subs	r3, #2
 800e8c2:	b29a      	uxth	r2, r3
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e8c8:	e012      	b.n	800e8f0 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800e8ca:	68fb      	ldr	r3, [r7, #12]
 800e8cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e8ce:	68fb      	ldr	r3, [r7, #12]
 800e8d0:	681b      	ldr	r3, [r3, #0]
 800e8d2:	330c      	adds	r3, #12
 800e8d4:	7812      	ldrb	r2, [r2, #0]
 800e8d6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e8dc:	1c5a      	adds	r2, r3, #1
 800e8de:	68fb      	ldr	r3, [r7, #12]
 800e8e0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800e8e2:	68fb      	ldr	r3, [r7, #12]
 800e8e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e8e6:	b29b      	uxth	r3, r3
 800e8e8:	3b01      	subs	r3, #1
 800e8ea:	b29a      	uxth	r2, r3
 800e8ec:	68fb      	ldr	r3, [r7, #12]
 800e8ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e8f0:	2300      	movs	r3, #0
 800e8f2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e8f4:	68fb      	ldr	r3, [r7, #12]
 800e8f6:	681b      	ldr	r3, [r3, #0]
 800e8f8:	689b      	ldr	r3, [r3, #8]
 800e8fa:	f003 0301 	and.w	r3, r3, #1
 800e8fe:	2b01      	cmp	r3, #1
 800e900:	d148      	bne.n	800e994 <HAL_SPI_TransmitReceive+0x3aa>
 800e902:	68fb      	ldr	r3, [r7, #12]
 800e904:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e908:	b29b      	uxth	r3, r3
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	d042      	beq.n	800e994 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800e90e:	68fb      	ldr	r3, [r7, #12]
 800e910:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e914:	b29b      	uxth	r3, r3
 800e916:	2b01      	cmp	r3, #1
 800e918:	d923      	bls.n	800e962 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e91a:	68fb      	ldr	r3, [r7, #12]
 800e91c:	681b      	ldr	r3, [r3, #0]
 800e91e:	68da      	ldr	r2, [r3, #12]
 800e920:	68fb      	ldr	r3, [r7, #12]
 800e922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e924:	b292      	uxth	r2, r2
 800e926:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e928:	68fb      	ldr	r3, [r7, #12]
 800e92a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e92c:	1c9a      	adds	r2, r3, #2
 800e92e:	68fb      	ldr	r3, [r7, #12]
 800e930:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800e932:	68fb      	ldr	r3, [r7, #12]
 800e934:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e938:	b29b      	uxth	r3, r3
 800e93a:	3b02      	subs	r3, #2
 800e93c:	b29a      	uxth	r2, r3
 800e93e:	68fb      	ldr	r3, [r7, #12]
 800e940:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800e944:	68fb      	ldr	r3, [r7, #12]
 800e946:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e94a:	b29b      	uxth	r3, r3
 800e94c:	2b01      	cmp	r3, #1
 800e94e:	d81f      	bhi.n	800e990 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e950:	68fb      	ldr	r3, [r7, #12]
 800e952:	681b      	ldr	r3, [r3, #0]
 800e954:	685a      	ldr	r2, [r3, #4]
 800e956:	68fb      	ldr	r3, [r7, #12]
 800e958:	681b      	ldr	r3, [r3, #0]
 800e95a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800e95e:	605a      	str	r2, [r3, #4]
 800e960:	e016      	b.n	800e990 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800e962:	68fb      	ldr	r3, [r7, #12]
 800e964:	681b      	ldr	r3, [r3, #0]
 800e966:	f103 020c 	add.w	r2, r3, #12
 800e96a:	68fb      	ldr	r3, [r7, #12]
 800e96c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e96e:	7812      	ldrb	r2, [r2, #0]
 800e970:	b2d2      	uxtb	r2, r2
 800e972:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800e974:	68fb      	ldr	r3, [r7, #12]
 800e976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e978:	1c5a      	adds	r2, r3, #1
 800e97a:	68fb      	ldr	r3, [r7, #12]
 800e97c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800e97e:	68fb      	ldr	r3, [r7, #12]
 800e980:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e984:	b29b      	uxth	r3, r3
 800e986:	3b01      	subs	r3, #1
 800e988:	b29a      	uxth	r2, r3
 800e98a:	68fb      	ldr	r3, [r7, #12]
 800e98c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e990:	2301      	movs	r3, #1
 800e992:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800e994:	f7fc f94e 	bl	800ac34 <HAL_GetTick>
 800e998:	4602      	mov	r2, r0
 800e99a:	6a3b      	ldr	r3, [r7, #32]
 800e99c:	1ad3      	subs	r3, r2, r3
 800e99e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e9a0:	429a      	cmp	r2, r3
 800e9a2:	d803      	bhi.n	800e9ac <HAL_SPI_TransmitReceive+0x3c2>
 800e9a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9aa:	d102      	bne.n	800e9b2 <HAL_SPI_TransmitReceive+0x3c8>
 800e9ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9ae:	2b00      	cmp	r3, #0
 800e9b0:	d109      	bne.n	800e9c6 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800e9b2:	68fb      	ldr	r3, [r7, #12]
 800e9b4:	2201      	movs	r2, #1
 800e9b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	2200      	movs	r2, #0
 800e9be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800e9c2:	2303      	movs	r3, #3
 800e9c4:	e02c      	b.n	800ea20 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e9c6:	68fb      	ldr	r3, [r7, #12]
 800e9c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e9ca:	b29b      	uxth	r3, r3
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	f47f af55 	bne.w	800e87c <HAL_SPI_TransmitReceive+0x292>
 800e9d2:	68fb      	ldr	r3, [r7, #12]
 800e9d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e9d8:	b29b      	uxth	r3, r3
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	f47f af4e 	bne.w	800e87c <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e9e0:	6a3a      	ldr	r2, [r7, #32]
 800e9e2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e9e4:	68f8      	ldr	r0, [r7, #12]
 800e9e6:	f000 f995 	bl	800ed14 <SPI_EndRxTxTransaction>
 800e9ea:	4603      	mov	r3, r0
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	d008      	beq.n	800ea02 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e9f0:	68fb      	ldr	r3, [r7, #12]
 800e9f2:	2220      	movs	r2, #32
 800e9f4:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800e9f6:	68fb      	ldr	r3, [r7, #12]
 800e9f8:	2200      	movs	r2, #0
 800e9fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800e9fe:	2301      	movs	r3, #1
 800ea00:	e00e      	b.n	800ea20 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800ea02:	68fb      	ldr	r3, [r7, #12]
 800ea04:	2201      	movs	r2, #1
 800ea06:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800ea0a:	68fb      	ldr	r3, [r7, #12]
 800ea0c:	2200      	movs	r2, #0
 800ea0e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ea12:	68fb      	ldr	r3, [r7, #12]
 800ea14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ea16:	2b00      	cmp	r3, #0
 800ea18:	d001      	beq.n	800ea1e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800ea1a:	2301      	movs	r3, #1
 800ea1c:	e000      	b.n	800ea20 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800ea1e:	2300      	movs	r3, #0
  }
}
 800ea20:	4618      	mov	r0, r3
 800ea22:	3728      	adds	r7, #40	@ 0x28
 800ea24:	46bd      	mov	sp, r7
 800ea26:	bd80      	pop	{r7, pc}

0800ea28 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ea28:	b580      	push	{r7, lr}
 800ea2a:	b088      	sub	sp, #32
 800ea2c:	af00      	add	r7, sp, #0
 800ea2e:	60f8      	str	r0, [r7, #12]
 800ea30:	60b9      	str	r1, [r7, #8]
 800ea32:	603b      	str	r3, [r7, #0]
 800ea34:	4613      	mov	r3, r2
 800ea36:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800ea38:	f7fc f8fc 	bl	800ac34 <HAL_GetTick>
 800ea3c:	4602      	mov	r2, r0
 800ea3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea40:	1a9b      	subs	r3, r3, r2
 800ea42:	683a      	ldr	r2, [r7, #0]
 800ea44:	4413      	add	r3, r2
 800ea46:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800ea48:	f7fc f8f4 	bl	800ac34 <HAL_GetTick>
 800ea4c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ea4e:	4b39      	ldr	r3, [pc, #228]	@ (800eb34 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800ea50:	681b      	ldr	r3, [r3, #0]
 800ea52:	015b      	lsls	r3, r3, #5
 800ea54:	0d1b      	lsrs	r3, r3, #20
 800ea56:	69fa      	ldr	r2, [r7, #28]
 800ea58:	fb02 f303 	mul.w	r3, r2, r3
 800ea5c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ea5e:	e054      	b.n	800eb0a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ea60:	683b      	ldr	r3, [r7, #0]
 800ea62:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea66:	d050      	beq.n	800eb0a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ea68:	f7fc f8e4 	bl	800ac34 <HAL_GetTick>
 800ea6c:	4602      	mov	r2, r0
 800ea6e:	69bb      	ldr	r3, [r7, #24]
 800ea70:	1ad3      	subs	r3, r2, r3
 800ea72:	69fa      	ldr	r2, [r7, #28]
 800ea74:	429a      	cmp	r2, r3
 800ea76:	d902      	bls.n	800ea7e <SPI_WaitFlagStateUntilTimeout+0x56>
 800ea78:	69fb      	ldr	r3, [r7, #28]
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	d13d      	bne.n	800eafa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ea7e:	68fb      	ldr	r3, [r7, #12]
 800ea80:	681b      	ldr	r3, [r3, #0]
 800ea82:	685a      	ldr	r2, [r3, #4]
 800ea84:	68fb      	ldr	r3, [r7, #12]
 800ea86:	681b      	ldr	r3, [r3, #0]
 800ea88:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800ea8c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ea8e:	68fb      	ldr	r3, [r7, #12]
 800ea90:	685b      	ldr	r3, [r3, #4]
 800ea92:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ea96:	d111      	bne.n	800eabc <SPI_WaitFlagStateUntilTimeout+0x94>
 800ea98:	68fb      	ldr	r3, [r7, #12]
 800ea9a:	689b      	ldr	r3, [r3, #8]
 800ea9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800eaa0:	d004      	beq.n	800eaac <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800eaa2:	68fb      	ldr	r3, [r7, #12]
 800eaa4:	689b      	ldr	r3, [r3, #8]
 800eaa6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800eaaa:	d107      	bne.n	800eabc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800eaac:	68fb      	ldr	r3, [r7, #12]
 800eaae:	681b      	ldr	r3, [r3, #0]
 800eab0:	681a      	ldr	r2, [r3, #0]
 800eab2:	68fb      	ldr	r3, [r7, #12]
 800eab4:	681b      	ldr	r3, [r3, #0]
 800eab6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800eaba:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800eabc:	68fb      	ldr	r3, [r7, #12]
 800eabe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eac0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800eac4:	d10f      	bne.n	800eae6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800eac6:	68fb      	ldr	r3, [r7, #12]
 800eac8:	681b      	ldr	r3, [r3, #0]
 800eaca:	681a      	ldr	r2, [r3, #0]
 800eacc:	68fb      	ldr	r3, [r7, #12]
 800eace:	681b      	ldr	r3, [r3, #0]
 800ead0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ead4:	601a      	str	r2, [r3, #0]
 800ead6:	68fb      	ldr	r3, [r7, #12]
 800ead8:	681b      	ldr	r3, [r3, #0]
 800eada:	681a      	ldr	r2, [r3, #0]
 800eadc:	68fb      	ldr	r3, [r7, #12]
 800eade:	681b      	ldr	r3, [r3, #0]
 800eae0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800eae4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800eae6:	68fb      	ldr	r3, [r7, #12]
 800eae8:	2201      	movs	r2, #1
 800eaea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800eaee:	68fb      	ldr	r3, [r7, #12]
 800eaf0:	2200      	movs	r2, #0
 800eaf2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800eaf6:	2303      	movs	r3, #3
 800eaf8:	e017      	b.n	800eb2a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800eafa:	697b      	ldr	r3, [r7, #20]
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	d101      	bne.n	800eb04 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800eb00:	2300      	movs	r3, #0
 800eb02:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800eb04:	697b      	ldr	r3, [r7, #20]
 800eb06:	3b01      	subs	r3, #1
 800eb08:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800eb0a:	68fb      	ldr	r3, [r7, #12]
 800eb0c:	681b      	ldr	r3, [r3, #0]
 800eb0e:	689a      	ldr	r2, [r3, #8]
 800eb10:	68bb      	ldr	r3, [r7, #8]
 800eb12:	4013      	ands	r3, r2
 800eb14:	68ba      	ldr	r2, [r7, #8]
 800eb16:	429a      	cmp	r2, r3
 800eb18:	bf0c      	ite	eq
 800eb1a:	2301      	moveq	r3, #1
 800eb1c:	2300      	movne	r3, #0
 800eb1e:	b2db      	uxtb	r3, r3
 800eb20:	461a      	mov	r2, r3
 800eb22:	79fb      	ldrb	r3, [r7, #7]
 800eb24:	429a      	cmp	r2, r3
 800eb26:	d19b      	bne.n	800ea60 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800eb28:	2300      	movs	r3, #0
}
 800eb2a:	4618      	mov	r0, r3
 800eb2c:	3720      	adds	r7, #32
 800eb2e:	46bd      	mov	sp, r7
 800eb30:	bd80      	pop	{r7, pc}
 800eb32:	bf00      	nop
 800eb34:	200000c0 	.word	0x200000c0

0800eb38 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800eb38:	b580      	push	{r7, lr}
 800eb3a:	b08a      	sub	sp, #40	@ 0x28
 800eb3c:	af00      	add	r7, sp, #0
 800eb3e:	60f8      	str	r0, [r7, #12]
 800eb40:	60b9      	str	r1, [r7, #8]
 800eb42:	607a      	str	r2, [r7, #4]
 800eb44:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800eb46:	2300      	movs	r3, #0
 800eb48:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800eb4a:	f7fc f873 	bl	800ac34 <HAL_GetTick>
 800eb4e:	4602      	mov	r2, r0
 800eb50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb52:	1a9b      	subs	r3, r3, r2
 800eb54:	683a      	ldr	r2, [r7, #0]
 800eb56:	4413      	add	r3, r2
 800eb58:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800eb5a:	f7fc f86b 	bl	800ac34 <HAL_GetTick>
 800eb5e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800eb60:	68fb      	ldr	r3, [r7, #12]
 800eb62:	681b      	ldr	r3, [r3, #0]
 800eb64:	330c      	adds	r3, #12
 800eb66:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800eb68:	4b3d      	ldr	r3, [pc, #244]	@ (800ec60 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800eb6a:	681a      	ldr	r2, [r3, #0]
 800eb6c:	4613      	mov	r3, r2
 800eb6e:	009b      	lsls	r3, r3, #2
 800eb70:	4413      	add	r3, r2
 800eb72:	00da      	lsls	r2, r3, #3
 800eb74:	1ad3      	subs	r3, r2, r3
 800eb76:	0d1b      	lsrs	r3, r3, #20
 800eb78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800eb7a:	fb02 f303 	mul.w	r3, r2, r3
 800eb7e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800eb80:	e060      	b.n	800ec44 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800eb82:	68bb      	ldr	r3, [r7, #8]
 800eb84:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800eb88:	d107      	bne.n	800eb9a <SPI_WaitFifoStateUntilTimeout+0x62>
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	2b00      	cmp	r3, #0
 800eb8e:	d104      	bne.n	800eb9a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800eb90:	69fb      	ldr	r3, [r7, #28]
 800eb92:	781b      	ldrb	r3, [r3, #0]
 800eb94:	b2db      	uxtb	r3, r3
 800eb96:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800eb98:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800eb9a:	683b      	ldr	r3, [r7, #0]
 800eb9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eba0:	d050      	beq.n	800ec44 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800eba2:	f7fc f847 	bl	800ac34 <HAL_GetTick>
 800eba6:	4602      	mov	r2, r0
 800eba8:	6a3b      	ldr	r3, [r7, #32]
 800ebaa:	1ad3      	subs	r3, r2, r3
 800ebac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ebae:	429a      	cmp	r2, r3
 800ebb0:	d902      	bls.n	800ebb8 <SPI_WaitFifoStateUntilTimeout+0x80>
 800ebb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebb4:	2b00      	cmp	r3, #0
 800ebb6:	d13d      	bne.n	800ec34 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ebb8:	68fb      	ldr	r3, [r7, #12]
 800ebba:	681b      	ldr	r3, [r3, #0]
 800ebbc:	685a      	ldr	r2, [r3, #4]
 800ebbe:	68fb      	ldr	r3, [r7, #12]
 800ebc0:	681b      	ldr	r3, [r3, #0]
 800ebc2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800ebc6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ebc8:	68fb      	ldr	r3, [r7, #12]
 800ebca:	685b      	ldr	r3, [r3, #4]
 800ebcc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ebd0:	d111      	bne.n	800ebf6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800ebd2:	68fb      	ldr	r3, [r7, #12]
 800ebd4:	689b      	ldr	r3, [r3, #8]
 800ebd6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ebda:	d004      	beq.n	800ebe6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ebdc:	68fb      	ldr	r3, [r7, #12]
 800ebde:	689b      	ldr	r3, [r3, #8]
 800ebe0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ebe4:	d107      	bne.n	800ebf6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ebe6:	68fb      	ldr	r3, [r7, #12]
 800ebe8:	681b      	ldr	r3, [r3, #0]
 800ebea:	681a      	ldr	r2, [r3, #0]
 800ebec:	68fb      	ldr	r3, [r7, #12]
 800ebee:	681b      	ldr	r3, [r3, #0]
 800ebf0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ebf4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ebf6:	68fb      	ldr	r3, [r7, #12]
 800ebf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ebfa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ebfe:	d10f      	bne.n	800ec20 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800ec00:	68fb      	ldr	r3, [r7, #12]
 800ec02:	681b      	ldr	r3, [r3, #0]
 800ec04:	681a      	ldr	r2, [r3, #0]
 800ec06:	68fb      	ldr	r3, [r7, #12]
 800ec08:	681b      	ldr	r3, [r3, #0]
 800ec0a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ec0e:	601a      	str	r2, [r3, #0]
 800ec10:	68fb      	ldr	r3, [r7, #12]
 800ec12:	681b      	ldr	r3, [r3, #0]
 800ec14:	681a      	ldr	r2, [r3, #0]
 800ec16:	68fb      	ldr	r3, [r7, #12]
 800ec18:	681b      	ldr	r3, [r3, #0]
 800ec1a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ec1e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ec20:	68fb      	ldr	r3, [r7, #12]
 800ec22:	2201      	movs	r2, #1
 800ec24:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ec28:	68fb      	ldr	r3, [r7, #12]
 800ec2a:	2200      	movs	r2, #0
 800ec2c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800ec30:	2303      	movs	r3, #3
 800ec32:	e010      	b.n	800ec56 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ec34:	69bb      	ldr	r3, [r7, #24]
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	d101      	bne.n	800ec3e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800ec3a:	2300      	movs	r3, #0
 800ec3c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800ec3e:	69bb      	ldr	r3, [r7, #24]
 800ec40:	3b01      	subs	r3, #1
 800ec42:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800ec44:	68fb      	ldr	r3, [r7, #12]
 800ec46:	681b      	ldr	r3, [r3, #0]
 800ec48:	689a      	ldr	r2, [r3, #8]
 800ec4a:	68bb      	ldr	r3, [r7, #8]
 800ec4c:	4013      	ands	r3, r2
 800ec4e:	687a      	ldr	r2, [r7, #4]
 800ec50:	429a      	cmp	r2, r3
 800ec52:	d196      	bne.n	800eb82 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800ec54:	2300      	movs	r3, #0
}
 800ec56:	4618      	mov	r0, r3
 800ec58:	3728      	adds	r7, #40	@ 0x28
 800ec5a:	46bd      	mov	sp, r7
 800ec5c:	bd80      	pop	{r7, pc}
 800ec5e:	bf00      	nop
 800ec60:	200000c0 	.word	0x200000c0

0800ec64 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800ec64:	b580      	push	{r7, lr}
 800ec66:	b086      	sub	sp, #24
 800ec68:	af02      	add	r7, sp, #8
 800ec6a:	60f8      	str	r0, [r7, #12]
 800ec6c:	60b9      	str	r1, [r7, #8]
 800ec6e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ec70:	68fb      	ldr	r3, [r7, #12]
 800ec72:	685b      	ldr	r3, [r3, #4]
 800ec74:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ec78:	d111      	bne.n	800ec9e <SPI_EndRxTransaction+0x3a>
 800ec7a:	68fb      	ldr	r3, [r7, #12]
 800ec7c:	689b      	ldr	r3, [r3, #8]
 800ec7e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ec82:	d004      	beq.n	800ec8e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ec84:	68fb      	ldr	r3, [r7, #12]
 800ec86:	689b      	ldr	r3, [r3, #8]
 800ec88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ec8c:	d107      	bne.n	800ec9e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800ec8e:	68fb      	ldr	r3, [r7, #12]
 800ec90:	681b      	ldr	r3, [r3, #0]
 800ec92:	681a      	ldr	r2, [r3, #0]
 800ec94:	68fb      	ldr	r3, [r7, #12]
 800ec96:	681b      	ldr	r3, [r3, #0]
 800ec98:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ec9c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	9300      	str	r3, [sp, #0]
 800eca2:	68bb      	ldr	r3, [r7, #8]
 800eca4:	2200      	movs	r2, #0
 800eca6:	2180      	movs	r1, #128	@ 0x80
 800eca8:	68f8      	ldr	r0, [r7, #12]
 800ecaa:	f7ff febd 	bl	800ea28 <SPI_WaitFlagStateUntilTimeout>
 800ecae:	4603      	mov	r3, r0
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	d007      	beq.n	800ecc4 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ecb4:	68fb      	ldr	r3, [r7, #12]
 800ecb6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ecb8:	f043 0220 	orr.w	r2, r3, #32
 800ecbc:	68fb      	ldr	r3, [r7, #12]
 800ecbe:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ecc0:	2303      	movs	r3, #3
 800ecc2:	e023      	b.n	800ed0c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ecc4:	68fb      	ldr	r3, [r7, #12]
 800ecc6:	685b      	ldr	r3, [r3, #4]
 800ecc8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800eccc:	d11d      	bne.n	800ed0a <SPI_EndRxTransaction+0xa6>
 800ecce:	68fb      	ldr	r3, [r7, #12]
 800ecd0:	689b      	ldr	r3, [r3, #8]
 800ecd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ecd6:	d004      	beq.n	800ece2 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ecd8:	68fb      	ldr	r3, [r7, #12]
 800ecda:	689b      	ldr	r3, [r3, #8]
 800ecdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ece0:	d113      	bne.n	800ed0a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	9300      	str	r3, [sp, #0]
 800ece6:	68bb      	ldr	r3, [r7, #8]
 800ece8:	2200      	movs	r2, #0
 800ecea:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800ecee:	68f8      	ldr	r0, [r7, #12]
 800ecf0:	f7ff ff22 	bl	800eb38 <SPI_WaitFifoStateUntilTimeout>
 800ecf4:	4603      	mov	r3, r0
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d007      	beq.n	800ed0a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ecfa:	68fb      	ldr	r3, [r7, #12]
 800ecfc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ecfe:	f043 0220 	orr.w	r2, r3, #32
 800ed02:	68fb      	ldr	r3, [r7, #12]
 800ed04:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800ed06:	2303      	movs	r3, #3
 800ed08:	e000      	b.n	800ed0c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800ed0a:	2300      	movs	r3, #0
}
 800ed0c:	4618      	mov	r0, r3
 800ed0e:	3710      	adds	r7, #16
 800ed10:	46bd      	mov	sp, r7
 800ed12:	bd80      	pop	{r7, pc}

0800ed14 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ed14:	b580      	push	{r7, lr}
 800ed16:	b086      	sub	sp, #24
 800ed18:	af02      	add	r7, sp, #8
 800ed1a:	60f8      	str	r0, [r7, #12]
 800ed1c:	60b9      	str	r1, [r7, #8]
 800ed1e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	9300      	str	r3, [sp, #0]
 800ed24:	68bb      	ldr	r3, [r7, #8]
 800ed26:	2200      	movs	r2, #0
 800ed28:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800ed2c:	68f8      	ldr	r0, [r7, #12]
 800ed2e:	f7ff ff03 	bl	800eb38 <SPI_WaitFifoStateUntilTimeout>
 800ed32:	4603      	mov	r3, r0
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	d007      	beq.n	800ed48 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ed38:	68fb      	ldr	r3, [r7, #12]
 800ed3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ed3c:	f043 0220 	orr.w	r2, r3, #32
 800ed40:	68fb      	ldr	r3, [r7, #12]
 800ed42:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ed44:	2303      	movs	r3, #3
 800ed46:	e027      	b.n	800ed98 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	9300      	str	r3, [sp, #0]
 800ed4c:	68bb      	ldr	r3, [r7, #8]
 800ed4e:	2200      	movs	r2, #0
 800ed50:	2180      	movs	r1, #128	@ 0x80
 800ed52:	68f8      	ldr	r0, [r7, #12]
 800ed54:	f7ff fe68 	bl	800ea28 <SPI_WaitFlagStateUntilTimeout>
 800ed58:	4603      	mov	r3, r0
 800ed5a:	2b00      	cmp	r3, #0
 800ed5c:	d007      	beq.n	800ed6e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ed5e:	68fb      	ldr	r3, [r7, #12]
 800ed60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ed62:	f043 0220 	orr.w	r2, r3, #32
 800ed66:	68fb      	ldr	r3, [r7, #12]
 800ed68:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ed6a:	2303      	movs	r3, #3
 800ed6c:	e014      	b.n	800ed98 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	9300      	str	r3, [sp, #0]
 800ed72:	68bb      	ldr	r3, [r7, #8]
 800ed74:	2200      	movs	r2, #0
 800ed76:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800ed7a:	68f8      	ldr	r0, [r7, #12]
 800ed7c:	f7ff fedc 	bl	800eb38 <SPI_WaitFifoStateUntilTimeout>
 800ed80:	4603      	mov	r3, r0
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	d007      	beq.n	800ed96 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ed86:	68fb      	ldr	r3, [r7, #12]
 800ed88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ed8a:	f043 0220 	orr.w	r2, r3, #32
 800ed8e:	68fb      	ldr	r3, [r7, #12]
 800ed90:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ed92:	2303      	movs	r3, #3
 800ed94:	e000      	b.n	800ed98 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800ed96:	2300      	movs	r3, #0
}
 800ed98:	4618      	mov	r0, r3
 800ed9a:	3710      	adds	r7, #16
 800ed9c:	46bd      	mov	sp, r7
 800ed9e:	bd80      	pop	{r7, pc}

0800eda0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800eda0:	b580      	push	{r7, lr}
 800eda2:	b082      	sub	sp, #8
 800eda4:	af00      	add	r7, sp, #0
 800eda6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d101      	bne.n	800edb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800edae:	2301      	movs	r3, #1
 800edb0:	e042      	b.n	800ee38 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d106      	bne.n	800edca <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	2200      	movs	r2, #0
 800edc0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800edc4:	6878      	ldr	r0, [r7, #4]
 800edc6:	f7fb fcfd 	bl	800a7c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	2224      	movs	r2, #36	@ 0x24
 800edce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	681b      	ldr	r3, [r3, #0]
 800edd6:	681a      	ldr	r2, [r3, #0]
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	681b      	ldr	r3, [r3, #0]
 800eddc:	f022 0201 	bic.w	r2, r2, #1
 800ede0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ede2:	687b      	ldr	r3, [r7, #4]
 800ede4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d002      	beq.n	800edf0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800edea:	6878      	ldr	r0, [r7, #4]
 800edec:	f000 fc7a 	bl	800f6e4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800edf0:	6878      	ldr	r0, [r7, #4]
 800edf2:	f000 f97b 	bl	800f0ec <UART_SetConfig>
 800edf6:	4603      	mov	r3, r0
 800edf8:	2b01      	cmp	r3, #1
 800edfa:	d101      	bne.n	800ee00 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800edfc:	2301      	movs	r3, #1
 800edfe:	e01b      	b.n	800ee38 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	681b      	ldr	r3, [r3, #0]
 800ee04:	685a      	ldr	r2, [r3, #4]
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	681b      	ldr	r3, [r3, #0]
 800ee0a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ee0e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	681b      	ldr	r3, [r3, #0]
 800ee14:	689a      	ldr	r2, [r3, #8]
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	681b      	ldr	r3, [r3, #0]
 800ee1a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ee1e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	681b      	ldr	r3, [r3, #0]
 800ee24:	681a      	ldr	r2, [r3, #0]
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	681b      	ldr	r3, [r3, #0]
 800ee2a:	f042 0201 	orr.w	r2, r2, #1
 800ee2e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ee30:	6878      	ldr	r0, [r7, #4]
 800ee32:	f000 fcf9 	bl	800f828 <UART_CheckIdleState>
 800ee36:	4603      	mov	r3, r0
}
 800ee38:	4618      	mov	r0, r3
 800ee3a:	3708      	adds	r7, #8
 800ee3c:	46bd      	mov	sp, r7
 800ee3e:	bd80      	pop	{r7, pc}

0800ee40 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ee40:	b580      	push	{r7, lr}
 800ee42:	b08a      	sub	sp, #40	@ 0x28
 800ee44:	af02      	add	r7, sp, #8
 800ee46:	60f8      	str	r0, [r7, #12]
 800ee48:	60b9      	str	r1, [r7, #8]
 800ee4a:	603b      	str	r3, [r7, #0]
 800ee4c:	4613      	mov	r3, r2
 800ee4e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ee50:	68fb      	ldr	r3, [r7, #12]
 800ee52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ee56:	2b20      	cmp	r3, #32
 800ee58:	d17b      	bne.n	800ef52 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800ee5a:	68bb      	ldr	r3, [r7, #8]
 800ee5c:	2b00      	cmp	r3, #0
 800ee5e:	d002      	beq.n	800ee66 <HAL_UART_Transmit+0x26>
 800ee60:	88fb      	ldrh	r3, [r7, #6]
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	d101      	bne.n	800ee6a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800ee66:	2301      	movs	r3, #1
 800ee68:	e074      	b.n	800ef54 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ee6a:	68fb      	ldr	r3, [r7, #12]
 800ee6c:	2200      	movs	r2, #0
 800ee6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ee72:	68fb      	ldr	r3, [r7, #12]
 800ee74:	2221      	movs	r2, #33	@ 0x21
 800ee76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ee7a:	f7fb fedb 	bl	800ac34 <HAL_GetTick>
 800ee7e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800ee80:	68fb      	ldr	r3, [r7, #12]
 800ee82:	88fa      	ldrh	r2, [r7, #6]
 800ee84:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800ee88:	68fb      	ldr	r3, [r7, #12]
 800ee8a:	88fa      	ldrh	r2, [r7, #6]
 800ee8c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ee90:	68fb      	ldr	r3, [r7, #12]
 800ee92:	689b      	ldr	r3, [r3, #8]
 800ee94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ee98:	d108      	bne.n	800eeac <HAL_UART_Transmit+0x6c>
 800ee9a:	68fb      	ldr	r3, [r7, #12]
 800ee9c:	691b      	ldr	r3, [r3, #16]
 800ee9e:	2b00      	cmp	r3, #0
 800eea0:	d104      	bne.n	800eeac <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800eea2:	2300      	movs	r3, #0
 800eea4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800eea6:	68bb      	ldr	r3, [r7, #8]
 800eea8:	61bb      	str	r3, [r7, #24]
 800eeaa:	e003      	b.n	800eeb4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800eeac:	68bb      	ldr	r3, [r7, #8]
 800eeae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800eeb0:	2300      	movs	r3, #0
 800eeb2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800eeb4:	e030      	b.n	800ef18 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800eeb6:	683b      	ldr	r3, [r7, #0]
 800eeb8:	9300      	str	r3, [sp, #0]
 800eeba:	697b      	ldr	r3, [r7, #20]
 800eebc:	2200      	movs	r2, #0
 800eebe:	2180      	movs	r1, #128	@ 0x80
 800eec0:	68f8      	ldr	r0, [r7, #12]
 800eec2:	f000 fd5b 	bl	800f97c <UART_WaitOnFlagUntilTimeout>
 800eec6:	4603      	mov	r3, r0
 800eec8:	2b00      	cmp	r3, #0
 800eeca:	d005      	beq.n	800eed8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800eecc:	68fb      	ldr	r3, [r7, #12]
 800eece:	2220      	movs	r2, #32
 800eed0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800eed4:	2303      	movs	r3, #3
 800eed6:	e03d      	b.n	800ef54 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800eed8:	69fb      	ldr	r3, [r7, #28]
 800eeda:	2b00      	cmp	r3, #0
 800eedc:	d10b      	bne.n	800eef6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800eede:	69bb      	ldr	r3, [r7, #24]
 800eee0:	881b      	ldrh	r3, [r3, #0]
 800eee2:	461a      	mov	r2, r3
 800eee4:	68fb      	ldr	r3, [r7, #12]
 800eee6:	681b      	ldr	r3, [r3, #0]
 800eee8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800eeec:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800eeee:	69bb      	ldr	r3, [r7, #24]
 800eef0:	3302      	adds	r3, #2
 800eef2:	61bb      	str	r3, [r7, #24]
 800eef4:	e007      	b.n	800ef06 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800eef6:	69fb      	ldr	r3, [r7, #28]
 800eef8:	781a      	ldrb	r2, [r3, #0]
 800eefa:	68fb      	ldr	r3, [r7, #12]
 800eefc:	681b      	ldr	r3, [r3, #0]
 800eefe:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800ef00:	69fb      	ldr	r3, [r7, #28]
 800ef02:	3301      	adds	r3, #1
 800ef04:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ef06:	68fb      	ldr	r3, [r7, #12]
 800ef08:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ef0c:	b29b      	uxth	r3, r3
 800ef0e:	3b01      	subs	r3, #1
 800ef10:	b29a      	uxth	r2, r3
 800ef12:	68fb      	ldr	r3, [r7, #12]
 800ef14:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800ef18:	68fb      	ldr	r3, [r7, #12]
 800ef1a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ef1e:	b29b      	uxth	r3, r3
 800ef20:	2b00      	cmp	r3, #0
 800ef22:	d1c8      	bne.n	800eeb6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ef24:	683b      	ldr	r3, [r7, #0]
 800ef26:	9300      	str	r3, [sp, #0]
 800ef28:	697b      	ldr	r3, [r7, #20]
 800ef2a:	2200      	movs	r2, #0
 800ef2c:	2140      	movs	r1, #64	@ 0x40
 800ef2e:	68f8      	ldr	r0, [r7, #12]
 800ef30:	f000 fd24 	bl	800f97c <UART_WaitOnFlagUntilTimeout>
 800ef34:	4603      	mov	r3, r0
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d005      	beq.n	800ef46 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800ef3a:	68fb      	ldr	r3, [r7, #12]
 800ef3c:	2220      	movs	r2, #32
 800ef3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800ef42:	2303      	movs	r3, #3
 800ef44:	e006      	b.n	800ef54 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ef46:	68fb      	ldr	r3, [r7, #12]
 800ef48:	2220      	movs	r2, #32
 800ef4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800ef4e:	2300      	movs	r3, #0
 800ef50:	e000      	b.n	800ef54 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800ef52:	2302      	movs	r3, #2
  }
}
 800ef54:	4618      	mov	r0, r3
 800ef56:	3720      	adds	r7, #32
 800ef58:	46bd      	mov	sp, r7
 800ef5a:	bd80      	pop	{r7, pc}

0800ef5c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ef5c:	b580      	push	{r7, lr}
 800ef5e:	b08a      	sub	sp, #40	@ 0x28
 800ef60:	af02      	add	r7, sp, #8
 800ef62:	60f8      	str	r0, [r7, #12]
 800ef64:	60b9      	str	r1, [r7, #8]
 800ef66:	603b      	str	r3, [r7, #0]
 800ef68:	4613      	mov	r3, r2
 800ef6a:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ef6c:	68fb      	ldr	r3, [r7, #12]
 800ef6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ef72:	2b20      	cmp	r3, #32
 800ef74:	f040 80b5 	bne.w	800f0e2 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800ef78:	68bb      	ldr	r3, [r7, #8]
 800ef7a:	2b00      	cmp	r3, #0
 800ef7c:	d002      	beq.n	800ef84 <HAL_UART_Receive+0x28>
 800ef7e:	88fb      	ldrh	r3, [r7, #6]
 800ef80:	2b00      	cmp	r3, #0
 800ef82:	d101      	bne.n	800ef88 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800ef84:	2301      	movs	r3, #1
 800ef86:	e0ad      	b.n	800f0e4 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ef88:	68fb      	ldr	r3, [r7, #12]
 800ef8a:	2200      	movs	r2, #0
 800ef8c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ef90:	68fb      	ldr	r3, [r7, #12]
 800ef92:	2222      	movs	r2, #34	@ 0x22
 800ef94:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ef98:	68fb      	ldr	r3, [r7, #12]
 800ef9a:	2200      	movs	r2, #0
 800ef9c:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ef9e:	f7fb fe49 	bl	800ac34 <HAL_GetTick>
 800efa2:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800efa4:	68fb      	ldr	r3, [r7, #12]
 800efa6:	88fa      	ldrh	r2, [r7, #6]
 800efa8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 800efac:	68fb      	ldr	r3, [r7, #12]
 800efae:	88fa      	ldrh	r2, [r7, #6]
 800efb0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800efb4:	68fb      	ldr	r3, [r7, #12]
 800efb6:	689b      	ldr	r3, [r3, #8]
 800efb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800efbc:	d10e      	bne.n	800efdc <HAL_UART_Receive+0x80>
 800efbe:	68fb      	ldr	r3, [r7, #12]
 800efc0:	691b      	ldr	r3, [r3, #16]
 800efc2:	2b00      	cmp	r3, #0
 800efc4:	d105      	bne.n	800efd2 <HAL_UART_Receive+0x76>
 800efc6:	68fb      	ldr	r3, [r7, #12]
 800efc8:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800efcc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800efd0:	e02d      	b.n	800f02e <HAL_UART_Receive+0xd2>
 800efd2:	68fb      	ldr	r3, [r7, #12]
 800efd4:	22ff      	movs	r2, #255	@ 0xff
 800efd6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800efda:	e028      	b.n	800f02e <HAL_UART_Receive+0xd2>
 800efdc:	68fb      	ldr	r3, [r7, #12]
 800efde:	689b      	ldr	r3, [r3, #8]
 800efe0:	2b00      	cmp	r3, #0
 800efe2:	d10d      	bne.n	800f000 <HAL_UART_Receive+0xa4>
 800efe4:	68fb      	ldr	r3, [r7, #12]
 800efe6:	691b      	ldr	r3, [r3, #16]
 800efe8:	2b00      	cmp	r3, #0
 800efea:	d104      	bne.n	800eff6 <HAL_UART_Receive+0x9a>
 800efec:	68fb      	ldr	r3, [r7, #12]
 800efee:	22ff      	movs	r2, #255	@ 0xff
 800eff0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800eff4:	e01b      	b.n	800f02e <HAL_UART_Receive+0xd2>
 800eff6:	68fb      	ldr	r3, [r7, #12]
 800eff8:	227f      	movs	r2, #127	@ 0x7f
 800effa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800effe:	e016      	b.n	800f02e <HAL_UART_Receive+0xd2>
 800f000:	68fb      	ldr	r3, [r7, #12]
 800f002:	689b      	ldr	r3, [r3, #8]
 800f004:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f008:	d10d      	bne.n	800f026 <HAL_UART_Receive+0xca>
 800f00a:	68fb      	ldr	r3, [r7, #12]
 800f00c:	691b      	ldr	r3, [r3, #16]
 800f00e:	2b00      	cmp	r3, #0
 800f010:	d104      	bne.n	800f01c <HAL_UART_Receive+0xc0>
 800f012:	68fb      	ldr	r3, [r7, #12]
 800f014:	227f      	movs	r2, #127	@ 0x7f
 800f016:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f01a:	e008      	b.n	800f02e <HAL_UART_Receive+0xd2>
 800f01c:	68fb      	ldr	r3, [r7, #12]
 800f01e:	223f      	movs	r2, #63	@ 0x3f
 800f020:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f024:	e003      	b.n	800f02e <HAL_UART_Receive+0xd2>
 800f026:	68fb      	ldr	r3, [r7, #12]
 800f028:	2200      	movs	r2, #0
 800f02a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 800f02e:	68fb      	ldr	r3, [r7, #12]
 800f030:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800f034:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f036:	68fb      	ldr	r3, [r7, #12]
 800f038:	689b      	ldr	r3, [r3, #8]
 800f03a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f03e:	d108      	bne.n	800f052 <HAL_UART_Receive+0xf6>
 800f040:	68fb      	ldr	r3, [r7, #12]
 800f042:	691b      	ldr	r3, [r3, #16]
 800f044:	2b00      	cmp	r3, #0
 800f046:	d104      	bne.n	800f052 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800f048:	2300      	movs	r3, #0
 800f04a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800f04c:	68bb      	ldr	r3, [r7, #8]
 800f04e:	61bb      	str	r3, [r7, #24]
 800f050:	e003      	b.n	800f05a <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800f052:	68bb      	ldr	r3, [r7, #8]
 800f054:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800f056:	2300      	movs	r3, #0
 800f058:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800f05a:	e036      	b.n	800f0ca <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800f05c:	683b      	ldr	r3, [r7, #0]
 800f05e:	9300      	str	r3, [sp, #0]
 800f060:	697b      	ldr	r3, [r7, #20]
 800f062:	2200      	movs	r2, #0
 800f064:	2120      	movs	r1, #32
 800f066:	68f8      	ldr	r0, [r7, #12]
 800f068:	f000 fc88 	bl	800f97c <UART_WaitOnFlagUntilTimeout>
 800f06c:	4603      	mov	r3, r0
 800f06e:	2b00      	cmp	r3, #0
 800f070:	d005      	beq.n	800f07e <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800f072:	68fb      	ldr	r3, [r7, #12]
 800f074:	2220      	movs	r2, #32
 800f076:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 800f07a:	2303      	movs	r3, #3
 800f07c:	e032      	b.n	800f0e4 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 800f07e:	69fb      	ldr	r3, [r7, #28]
 800f080:	2b00      	cmp	r3, #0
 800f082:	d10c      	bne.n	800f09e <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800f084:	68fb      	ldr	r3, [r7, #12]
 800f086:	681b      	ldr	r3, [r3, #0]
 800f088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f08a:	b29a      	uxth	r2, r3
 800f08c:	8a7b      	ldrh	r3, [r7, #18]
 800f08e:	4013      	ands	r3, r2
 800f090:	b29a      	uxth	r2, r3
 800f092:	69bb      	ldr	r3, [r7, #24]
 800f094:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800f096:	69bb      	ldr	r3, [r7, #24]
 800f098:	3302      	adds	r3, #2
 800f09a:	61bb      	str	r3, [r7, #24]
 800f09c:	e00c      	b.n	800f0b8 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800f09e:	68fb      	ldr	r3, [r7, #12]
 800f0a0:	681b      	ldr	r3, [r3, #0]
 800f0a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f0a4:	b2da      	uxtb	r2, r3
 800f0a6:	8a7b      	ldrh	r3, [r7, #18]
 800f0a8:	b2db      	uxtb	r3, r3
 800f0aa:	4013      	ands	r3, r2
 800f0ac:	b2da      	uxtb	r2, r3
 800f0ae:	69fb      	ldr	r3, [r7, #28]
 800f0b0:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800f0b2:	69fb      	ldr	r3, [r7, #28]
 800f0b4:	3301      	adds	r3, #1
 800f0b6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800f0b8:	68fb      	ldr	r3, [r7, #12]
 800f0ba:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f0be:	b29b      	uxth	r3, r3
 800f0c0:	3b01      	subs	r3, #1
 800f0c2:	b29a      	uxth	r2, r3
 800f0c4:	68fb      	ldr	r3, [r7, #12]
 800f0c6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 800f0ca:	68fb      	ldr	r3, [r7, #12]
 800f0cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f0d0:	b29b      	uxth	r3, r3
 800f0d2:	2b00      	cmp	r3, #0
 800f0d4:	d1c2      	bne.n	800f05c <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800f0d6:	68fb      	ldr	r3, [r7, #12]
 800f0d8:	2220      	movs	r2, #32
 800f0da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 800f0de:	2300      	movs	r3, #0
 800f0e0:	e000      	b.n	800f0e4 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800f0e2:	2302      	movs	r3, #2
  }
}
 800f0e4:	4618      	mov	r0, r3
 800f0e6:	3720      	adds	r7, #32
 800f0e8:	46bd      	mov	sp, r7
 800f0ea:	bd80      	pop	{r7, pc}

0800f0ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f0ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f0f0:	b08c      	sub	sp, #48	@ 0x30
 800f0f2:	af00      	add	r7, sp, #0
 800f0f4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800f0f6:	2300      	movs	r3, #0
 800f0f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f0fc:	697b      	ldr	r3, [r7, #20]
 800f0fe:	689a      	ldr	r2, [r3, #8]
 800f100:	697b      	ldr	r3, [r7, #20]
 800f102:	691b      	ldr	r3, [r3, #16]
 800f104:	431a      	orrs	r2, r3
 800f106:	697b      	ldr	r3, [r7, #20]
 800f108:	695b      	ldr	r3, [r3, #20]
 800f10a:	431a      	orrs	r2, r3
 800f10c:	697b      	ldr	r3, [r7, #20]
 800f10e:	69db      	ldr	r3, [r3, #28]
 800f110:	4313      	orrs	r3, r2
 800f112:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800f114:	697b      	ldr	r3, [r7, #20]
 800f116:	681b      	ldr	r3, [r3, #0]
 800f118:	681a      	ldr	r2, [r3, #0]
 800f11a:	4baa      	ldr	r3, [pc, #680]	@ (800f3c4 <UART_SetConfig+0x2d8>)
 800f11c:	4013      	ands	r3, r2
 800f11e:	697a      	ldr	r2, [r7, #20]
 800f120:	6812      	ldr	r2, [r2, #0]
 800f122:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f124:	430b      	orrs	r3, r1
 800f126:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f128:	697b      	ldr	r3, [r7, #20]
 800f12a:	681b      	ldr	r3, [r3, #0]
 800f12c:	685b      	ldr	r3, [r3, #4]
 800f12e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800f132:	697b      	ldr	r3, [r7, #20]
 800f134:	68da      	ldr	r2, [r3, #12]
 800f136:	697b      	ldr	r3, [r7, #20]
 800f138:	681b      	ldr	r3, [r3, #0]
 800f13a:	430a      	orrs	r2, r1
 800f13c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800f13e:	697b      	ldr	r3, [r7, #20]
 800f140:	699b      	ldr	r3, [r3, #24]
 800f142:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800f144:	697b      	ldr	r3, [r7, #20]
 800f146:	681b      	ldr	r3, [r3, #0]
 800f148:	4a9f      	ldr	r2, [pc, #636]	@ (800f3c8 <UART_SetConfig+0x2dc>)
 800f14a:	4293      	cmp	r3, r2
 800f14c:	d004      	beq.n	800f158 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800f14e:	697b      	ldr	r3, [r7, #20]
 800f150:	6a1b      	ldr	r3, [r3, #32]
 800f152:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f154:	4313      	orrs	r3, r2
 800f156:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800f158:	697b      	ldr	r3, [r7, #20]
 800f15a:	681b      	ldr	r3, [r3, #0]
 800f15c:	689b      	ldr	r3, [r3, #8]
 800f15e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800f162:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800f166:	697a      	ldr	r2, [r7, #20]
 800f168:	6812      	ldr	r2, [r2, #0]
 800f16a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f16c:	430b      	orrs	r3, r1
 800f16e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800f170:	697b      	ldr	r3, [r7, #20]
 800f172:	681b      	ldr	r3, [r3, #0]
 800f174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f176:	f023 010f 	bic.w	r1, r3, #15
 800f17a:	697b      	ldr	r3, [r7, #20]
 800f17c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f17e:	697b      	ldr	r3, [r7, #20]
 800f180:	681b      	ldr	r3, [r3, #0]
 800f182:	430a      	orrs	r2, r1
 800f184:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f186:	697b      	ldr	r3, [r7, #20]
 800f188:	681b      	ldr	r3, [r3, #0]
 800f18a:	4a90      	ldr	r2, [pc, #576]	@ (800f3cc <UART_SetConfig+0x2e0>)
 800f18c:	4293      	cmp	r3, r2
 800f18e:	d125      	bne.n	800f1dc <UART_SetConfig+0xf0>
 800f190:	4b8f      	ldr	r3, [pc, #572]	@ (800f3d0 <UART_SetConfig+0x2e4>)
 800f192:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f196:	f003 0303 	and.w	r3, r3, #3
 800f19a:	2b03      	cmp	r3, #3
 800f19c:	d81a      	bhi.n	800f1d4 <UART_SetConfig+0xe8>
 800f19e:	a201      	add	r2, pc, #4	@ (adr r2, 800f1a4 <UART_SetConfig+0xb8>)
 800f1a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1a4:	0800f1b5 	.word	0x0800f1b5
 800f1a8:	0800f1c5 	.word	0x0800f1c5
 800f1ac:	0800f1bd 	.word	0x0800f1bd
 800f1b0:	0800f1cd 	.word	0x0800f1cd
 800f1b4:	2301      	movs	r3, #1
 800f1b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f1ba:	e116      	b.n	800f3ea <UART_SetConfig+0x2fe>
 800f1bc:	2302      	movs	r3, #2
 800f1be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f1c2:	e112      	b.n	800f3ea <UART_SetConfig+0x2fe>
 800f1c4:	2304      	movs	r3, #4
 800f1c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f1ca:	e10e      	b.n	800f3ea <UART_SetConfig+0x2fe>
 800f1cc:	2308      	movs	r3, #8
 800f1ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f1d2:	e10a      	b.n	800f3ea <UART_SetConfig+0x2fe>
 800f1d4:	2310      	movs	r3, #16
 800f1d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f1da:	e106      	b.n	800f3ea <UART_SetConfig+0x2fe>
 800f1dc:	697b      	ldr	r3, [r7, #20]
 800f1de:	681b      	ldr	r3, [r3, #0]
 800f1e0:	4a7c      	ldr	r2, [pc, #496]	@ (800f3d4 <UART_SetConfig+0x2e8>)
 800f1e2:	4293      	cmp	r3, r2
 800f1e4:	d138      	bne.n	800f258 <UART_SetConfig+0x16c>
 800f1e6:	4b7a      	ldr	r3, [pc, #488]	@ (800f3d0 <UART_SetConfig+0x2e4>)
 800f1e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f1ec:	f003 030c 	and.w	r3, r3, #12
 800f1f0:	2b0c      	cmp	r3, #12
 800f1f2:	d82d      	bhi.n	800f250 <UART_SetConfig+0x164>
 800f1f4:	a201      	add	r2, pc, #4	@ (adr r2, 800f1fc <UART_SetConfig+0x110>)
 800f1f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1fa:	bf00      	nop
 800f1fc:	0800f231 	.word	0x0800f231
 800f200:	0800f251 	.word	0x0800f251
 800f204:	0800f251 	.word	0x0800f251
 800f208:	0800f251 	.word	0x0800f251
 800f20c:	0800f241 	.word	0x0800f241
 800f210:	0800f251 	.word	0x0800f251
 800f214:	0800f251 	.word	0x0800f251
 800f218:	0800f251 	.word	0x0800f251
 800f21c:	0800f239 	.word	0x0800f239
 800f220:	0800f251 	.word	0x0800f251
 800f224:	0800f251 	.word	0x0800f251
 800f228:	0800f251 	.word	0x0800f251
 800f22c:	0800f249 	.word	0x0800f249
 800f230:	2300      	movs	r3, #0
 800f232:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f236:	e0d8      	b.n	800f3ea <UART_SetConfig+0x2fe>
 800f238:	2302      	movs	r3, #2
 800f23a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f23e:	e0d4      	b.n	800f3ea <UART_SetConfig+0x2fe>
 800f240:	2304      	movs	r3, #4
 800f242:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f246:	e0d0      	b.n	800f3ea <UART_SetConfig+0x2fe>
 800f248:	2308      	movs	r3, #8
 800f24a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f24e:	e0cc      	b.n	800f3ea <UART_SetConfig+0x2fe>
 800f250:	2310      	movs	r3, #16
 800f252:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f256:	e0c8      	b.n	800f3ea <UART_SetConfig+0x2fe>
 800f258:	697b      	ldr	r3, [r7, #20]
 800f25a:	681b      	ldr	r3, [r3, #0]
 800f25c:	4a5e      	ldr	r2, [pc, #376]	@ (800f3d8 <UART_SetConfig+0x2ec>)
 800f25e:	4293      	cmp	r3, r2
 800f260:	d125      	bne.n	800f2ae <UART_SetConfig+0x1c2>
 800f262:	4b5b      	ldr	r3, [pc, #364]	@ (800f3d0 <UART_SetConfig+0x2e4>)
 800f264:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f268:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800f26c:	2b30      	cmp	r3, #48	@ 0x30
 800f26e:	d016      	beq.n	800f29e <UART_SetConfig+0x1b2>
 800f270:	2b30      	cmp	r3, #48	@ 0x30
 800f272:	d818      	bhi.n	800f2a6 <UART_SetConfig+0x1ba>
 800f274:	2b20      	cmp	r3, #32
 800f276:	d00a      	beq.n	800f28e <UART_SetConfig+0x1a2>
 800f278:	2b20      	cmp	r3, #32
 800f27a:	d814      	bhi.n	800f2a6 <UART_SetConfig+0x1ba>
 800f27c:	2b00      	cmp	r3, #0
 800f27e:	d002      	beq.n	800f286 <UART_SetConfig+0x19a>
 800f280:	2b10      	cmp	r3, #16
 800f282:	d008      	beq.n	800f296 <UART_SetConfig+0x1aa>
 800f284:	e00f      	b.n	800f2a6 <UART_SetConfig+0x1ba>
 800f286:	2300      	movs	r3, #0
 800f288:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f28c:	e0ad      	b.n	800f3ea <UART_SetConfig+0x2fe>
 800f28e:	2302      	movs	r3, #2
 800f290:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f294:	e0a9      	b.n	800f3ea <UART_SetConfig+0x2fe>
 800f296:	2304      	movs	r3, #4
 800f298:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f29c:	e0a5      	b.n	800f3ea <UART_SetConfig+0x2fe>
 800f29e:	2308      	movs	r3, #8
 800f2a0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f2a4:	e0a1      	b.n	800f3ea <UART_SetConfig+0x2fe>
 800f2a6:	2310      	movs	r3, #16
 800f2a8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f2ac:	e09d      	b.n	800f3ea <UART_SetConfig+0x2fe>
 800f2ae:	697b      	ldr	r3, [r7, #20]
 800f2b0:	681b      	ldr	r3, [r3, #0]
 800f2b2:	4a4a      	ldr	r2, [pc, #296]	@ (800f3dc <UART_SetConfig+0x2f0>)
 800f2b4:	4293      	cmp	r3, r2
 800f2b6:	d125      	bne.n	800f304 <UART_SetConfig+0x218>
 800f2b8:	4b45      	ldr	r3, [pc, #276]	@ (800f3d0 <UART_SetConfig+0x2e4>)
 800f2ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f2be:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800f2c2:	2bc0      	cmp	r3, #192	@ 0xc0
 800f2c4:	d016      	beq.n	800f2f4 <UART_SetConfig+0x208>
 800f2c6:	2bc0      	cmp	r3, #192	@ 0xc0
 800f2c8:	d818      	bhi.n	800f2fc <UART_SetConfig+0x210>
 800f2ca:	2b80      	cmp	r3, #128	@ 0x80
 800f2cc:	d00a      	beq.n	800f2e4 <UART_SetConfig+0x1f8>
 800f2ce:	2b80      	cmp	r3, #128	@ 0x80
 800f2d0:	d814      	bhi.n	800f2fc <UART_SetConfig+0x210>
 800f2d2:	2b00      	cmp	r3, #0
 800f2d4:	d002      	beq.n	800f2dc <UART_SetConfig+0x1f0>
 800f2d6:	2b40      	cmp	r3, #64	@ 0x40
 800f2d8:	d008      	beq.n	800f2ec <UART_SetConfig+0x200>
 800f2da:	e00f      	b.n	800f2fc <UART_SetConfig+0x210>
 800f2dc:	2300      	movs	r3, #0
 800f2de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f2e2:	e082      	b.n	800f3ea <UART_SetConfig+0x2fe>
 800f2e4:	2302      	movs	r3, #2
 800f2e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f2ea:	e07e      	b.n	800f3ea <UART_SetConfig+0x2fe>
 800f2ec:	2304      	movs	r3, #4
 800f2ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f2f2:	e07a      	b.n	800f3ea <UART_SetConfig+0x2fe>
 800f2f4:	2308      	movs	r3, #8
 800f2f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f2fa:	e076      	b.n	800f3ea <UART_SetConfig+0x2fe>
 800f2fc:	2310      	movs	r3, #16
 800f2fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f302:	e072      	b.n	800f3ea <UART_SetConfig+0x2fe>
 800f304:	697b      	ldr	r3, [r7, #20]
 800f306:	681b      	ldr	r3, [r3, #0]
 800f308:	4a35      	ldr	r2, [pc, #212]	@ (800f3e0 <UART_SetConfig+0x2f4>)
 800f30a:	4293      	cmp	r3, r2
 800f30c:	d12a      	bne.n	800f364 <UART_SetConfig+0x278>
 800f30e:	4b30      	ldr	r3, [pc, #192]	@ (800f3d0 <UART_SetConfig+0x2e4>)
 800f310:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f314:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f318:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f31c:	d01a      	beq.n	800f354 <UART_SetConfig+0x268>
 800f31e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f322:	d81b      	bhi.n	800f35c <UART_SetConfig+0x270>
 800f324:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f328:	d00c      	beq.n	800f344 <UART_SetConfig+0x258>
 800f32a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f32e:	d815      	bhi.n	800f35c <UART_SetConfig+0x270>
 800f330:	2b00      	cmp	r3, #0
 800f332:	d003      	beq.n	800f33c <UART_SetConfig+0x250>
 800f334:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f338:	d008      	beq.n	800f34c <UART_SetConfig+0x260>
 800f33a:	e00f      	b.n	800f35c <UART_SetConfig+0x270>
 800f33c:	2300      	movs	r3, #0
 800f33e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f342:	e052      	b.n	800f3ea <UART_SetConfig+0x2fe>
 800f344:	2302      	movs	r3, #2
 800f346:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f34a:	e04e      	b.n	800f3ea <UART_SetConfig+0x2fe>
 800f34c:	2304      	movs	r3, #4
 800f34e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f352:	e04a      	b.n	800f3ea <UART_SetConfig+0x2fe>
 800f354:	2308      	movs	r3, #8
 800f356:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f35a:	e046      	b.n	800f3ea <UART_SetConfig+0x2fe>
 800f35c:	2310      	movs	r3, #16
 800f35e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f362:	e042      	b.n	800f3ea <UART_SetConfig+0x2fe>
 800f364:	697b      	ldr	r3, [r7, #20]
 800f366:	681b      	ldr	r3, [r3, #0]
 800f368:	4a17      	ldr	r2, [pc, #92]	@ (800f3c8 <UART_SetConfig+0x2dc>)
 800f36a:	4293      	cmp	r3, r2
 800f36c:	d13a      	bne.n	800f3e4 <UART_SetConfig+0x2f8>
 800f36e:	4b18      	ldr	r3, [pc, #96]	@ (800f3d0 <UART_SetConfig+0x2e4>)
 800f370:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f374:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800f378:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f37c:	d01a      	beq.n	800f3b4 <UART_SetConfig+0x2c8>
 800f37e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f382:	d81b      	bhi.n	800f3bc <UART_SetConfig+0x2d0>
 800f384:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f388:	d00c      	beq.n	800f3a4 <UART_SetConfig+0x2b8>
 800f38a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f38e:	d815      	bhi.n	800f3bc <UART_SetConfig+0x2d0>
 800f390:	2b00      	cmp	r3, #0
 800f392:	d003      	beq.n	800f39c <UART_SetConfig+0x2b0>
 800f394:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f398:	d008      	beq.n	800f3ac <UART_SetConfig+0x2c0>
 800f39a:	e00f      	b.n	800f3bc <UART_SetConfig+0x2d0>
 800f39c:	2300      	movs	r3, #0
 800f39e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f3a2:	e022      	b.n	800f3ea <UART_SetConfig+0x2fe>
 800f3a4:	2302      	movs	r3, #2
 800f3a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f3aa:	e01e      	b.n	800f3ea <UART_SetConfig+0x2fe>
 800f3ac:	2304      	movs	r3, #4
 800f3ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f3b2:	e01a      	b.n	800f3ea <UART_SetConfig+0x2fe>
 800f3b4:	2308      	movs	r3, #8
 800f3b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f3ba:	e016      	b.n	800f3ea <UART_SetConfig+0x2fe>
 800f3bc:	2310      	movs	r3, #16
 800f3be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f3c2:	e012      	b.n	800f3ea <UART_SetConfig+0x2fe>
 800f3c4:	cfff69f3 	.word	0xcfff69f3
 800f3c8:	40008000 	.word	0x40008000
 800f3cc:	40013800 	.word	0x40013800
 800f3d0:	40021000 	.word	0x40021000
 800f3d4:	40004400 	.word	0x40004400
 800f3d8:	40004800 	.word	0x40004800
 800f3dc:	40004c00 	.word	0x40004c00
 800f3e0:	40005000 	.word	0x40005000
 800f3e4:	2310      	movs	r3, #16
 800f3e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800f3ea:	697b      	ldr	r3, [r7, #20]
 800f3ec:	681b      	ldr	r3, [r3, #0]
 800f3ee:	4aae      	ldr	r2, [pc, #696]	@ (800f6a8 <UART_SetConfig+0x5bc>)
 800f3f0:	4293      	cmp	r3, r2
 800f3f2:	f040 8097 	bne.w	800f524 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800f3f6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f3fa:	2b08      	cmp	r3, #8
 800f3fc:	d823      	bhi.n	800f446 <UART_SetConfig+0x35a>
 800f3fe:	a201      	add	r2, pc, #4	@ (adr r2, 800f404 <UART_SetConfig+0x318>)
 800f400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f404:	0800f429 	.word	0x0800f429
 800f408:	0800f447 	.word	0x0800f447
 800f40c:	0800f431 	.word	0x0800f431
 800f410:	0800f447 	.word	0x0800f447
 800f414:	0800f437 	.word	0x0800f437
 800f418:	0800f447 	.word	0x0800f447
 800f41c:	0800f447 	.word	0x0800f447
 800f420:	0800f447 	.word	0x0800f447
 800f424:	0800f43f 	.word	0x0800f43f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f428:	f7fe fac6 	bl	800d9b8 <HAL_RCC_GetPCLK1Freq>
 800f42c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f42e:	e010      	b.n	800f452 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f430:	4b9e      	ldr	r3, [pc, #632]	@ (800f6ac <UART_SetConfig+0x5c0>)
 800f432:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f434:	e00d      	b.n	800f452 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f436:	f7fe fa51 	bl	800d8dc <HAL_RCC_GetSysClockFreq>
 800f43a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f43c:	e009      	b.n	800f452 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f43e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f442:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f444:	e005      	b.n	800f452 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800f446:	2300      	movs	r3, #0
 800f448:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800f44a:	2301      	movs	r3, #1
 800f44c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800f450:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800f452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f454:	2b00      	cmp	r3, #0
 800f456:	f000 8130 	beq.w	800f6ba <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800f45a:	697b      	ldr	r3, [r7, #20]
 800f45c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f45e:	4a94      	ldr	r2, [pc, #592]	@ (800f6b0 <UART_SetConfig+0x5c4>)
 800f460:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f464:	461a      	mov	r2, r3
 800f466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f468:	fbb3 f3f2 	udiv	r3, r3, r2
 800f46c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f46e:	697b      	ldr	r3, [r7, #20]
 800f470:	685a      	ldr	r2, [r3, #4]
 800f472:	4613      	mov	r3, r2
 800f474:	005b      	lsls	r3, r3, #1
 800f476:	4413      	add	r3, r2
 800f478:	69ba      	ldr	r2, [r7, #24]
 800f47a:	429a      	cmp	r2, r3
 800f47c:	d305      	bcc.n	800f48a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800f47e:	697b      	ldr	r3, [r7, #20]
 800f480:	685b      	ldr	r3, [r3, #4]
 800f482:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f484:	69ba      	ldr	r2, [r7, #24]
 800f486:	429a      	cmp	r2, r3
 800f488:	d903      	bls.n	800f492 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800f48a:	2301      	movs	r3, #1
 800f48c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f490:	e113      	b.n	800f6ba <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f494:	2200      	movs	r2, #0
 800f496:	60bb      	str	r3, [r7, #8]
 800f498:	60fa      	str	r2, [r7, #12]
 800f49a:	697b      	ldr	r3, [r7, #20]
 800f49c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f49e:	4a84      	ldr	r2, [pc, #528]	@ (800f6b0 <UART_SetConfig+0x5c4>)
 800f4a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f4a4:	b29b      	uxth	r3, r3
 800f4a6:	2200      	movs	r2, #0
 800f4a8:	603b      	str	r3, [r7, #0]
 800f4aa:	607a      	str	r2, [r7, #4]
 800f4ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f4b0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800f4b4:	f7f1 fbf0 	bl	8000c98 <__aeabi_uldivmod>
 800f4b8:	4602      	mov	r2, r0
 800f4ba:	460b      	mov	r3, r1
 800f4bc:	4610      	mov	r0, r2
 800f4be:	4619      	mov	r1, r3
 800f4c0:	f04f 0200 	mov.w	r2, #0
 800f4c4:	f04f 0300 	mov.w	r3, #0
 800f4c8:	020b      	lsls	r3, r1, #8
 800f4ca:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f4ce:	0202      	lsls	r2, r0, #8
 800f4d0:	6979      	ldr	r1, [r7, #20]
 800f4d2:	6849      	ldr	r1, [r1, #4]
 800f4d4:	0849      	lsrs	r1, r1, #1
 800f4d6:	2000      	movs	r0, #0
 800f4d8:	460c      	mov	r4, r1
 800f4da:	4605      	mov	r5, r0
 800f4dc:	eb12 0804 	adds.w	r8, r2, r4
 800f4e0:	eb43 0905 	adc.w	r9, r3, r5
 800f4e4:	697b      	ldr	r3, [r7, #20]
 800f4e6:	685b      	ldr	r3, [r3, #4]
 800f4e8:	2200      	movs	r2, #0
 800f4ea:	469a      	mov	sl, r3
 800f4ec:	4693      	mov	fp, r2
 800f4ee:	4652      	mov	r2, sl
 800f4f0:	465b      	mov	r3, fp
 800f4f2:	4640      	mov	r0, r8
 800f4f4:	4649      	mov	r1, r9
 800f4f6:	f7f1 fbcf 	bl	8000c98 <__aeabi_uldivmod>
 800f4fa:	4602      	mov	r2, r0
 800f4fc:	460b      	mov	r3, r1
 800f4fe:	4613      	mov	r3, r2
 800f500:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800f502:	6a3b      	ldr	r3, [r7, #32]
 800f504:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f508:	d308      	bcc.n	800f51c <UART_SetConfig+0x430>
 800f50a:	6a3b      	ldr	r3, [r7, #32]
 800f50c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f510:	d204      	bcs.n	800f51c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800f512:	697b      	ldr	r3, [r7, #20]
 800f514:	681b      	ldr	r3, [r3, #0]
 800f516:	6a3a      	ldr	r2, [r7, #32]
 800f518:	60da      	str	r2, [r3, #12]
 800f51a:	e0ce      	b.n	800f6ba <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800f51c:	2301      	movs	r3, #1
 800f51e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f522:	e0ca      	b.n	800f6ba <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f524:	697b      	ldr	r3, [r7, #20]
 800f526:	69db      	ldr	r3, [r3, #28]
 800f528:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f52c:	d166      	bne.n	800f5fc <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800f52e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f532:	2b08      	cmp	r3, #8
 800f534:	d827      	bhi.n	800f586 <UART_SetConfig+0x49a>
 800f536:	a201      	add	r2, pc, #4	@ (adr r2, 800f53c <UART_SetConfig+0x450>)
 800f538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f53c:	0800f561 	.word	0x0800f561
 800f540:	0800f569 	.word	0x0800f569
 800f544:	0800f571 	.word	0x0800f571
 800f548:	0800f587 	.word	0x0800f587
 800f54c:	0800f577 	.word	0x0800f577
 800f550:	0800f587 	.word	0x0800f587
 800f554:	0800f587 	.word	0x0800f587
 800f558:	0800f587 	.word	0x0800f587
 800f55c:	0800f57f 	.word	0x0800f57f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f560:	f7fe fa2a 	bl	800d9b8 <HAL_RCC_GetPCLK1Freq>
 800f564:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f566:	e014      	b.n	800f592 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f568:	f7fe fa3c 	bl	800d9e4 <HAL_RCC_GetPCLK2Freq>
 800f56c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f56e:	e010      	b.n	800f592 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f570:	4b4e      	ldr	r3, [pc, #312]	@ (800f6ac <UART_SetConfig+0x5c0>)
 800f572:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f574:	e00d      	b.n	800f592 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f576:	f7fe f9b1 	bl	800d8dc <HAL_RCC_GetSysClockFreq>
 800f57a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f57c:	e009      	b.n	800f592 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f57e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f582:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f584:	e005      	b.n	800f592 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800f586:	2300      	movs	r3, #0
 800f588:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800f58a:	2301      	movs	r3, #1
 800f58c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800f590:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f594:	2b00      	cmp	r3, #0
 800f596:	f000 8090 	beq.w	800f6ba <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f59a:	697b      	ldr	r3, [r7, #20]
 800f59c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f59e:	4a44      	ldr	r2, [pc, #272]	@ (800f6b0 <UART_SetConfig+0x5c4>)
 800f5a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f5a4:	461a      	mov	r2, r3
 800f5a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5a8:	fbb3 f3f2 	udiv	r3, r3, r2
 800f5ac:	005a      	lsls	r2, r3, #1
 800f5ae:	697b      	ldr	r3, [r7, #20]
 800f5b0:	685b      	ldr	r3, [r3, #4]
 800f5b2:	085b      	lsrs	r3, r3, #1
 800f5b4:	441a      	add	r2, r3
 800f5b6:	697b      	ldr	r3, [r7, #20]
 800f5b8:	685b      	ldr	r3, [r3, #4]
 800f5ba:	fbb2 f3f3 	udiv	r3, r2, r3
 800f5be:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f5c0:	6a3b      	ldr	r3, [r7, #32]
 800f5c2:	2b0f      	cmp	r3, #15
 800f5c4:	d916      	bls.n	800f5f4 <UART_SetConfig+0x508>
 800f5c6:	6a3b      	ldr	r3, [r7, #32]
 800f5c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f5cc:	d212      	bcs.n	800f5f4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f5ce:	6a3b      	ldr	r3, [r7, #32]
 800f5d0:	b29b      	uxth	r3, r3
 800f5d2:	f023 030f 	bic.w	r3, r3, #15
 800f5d6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f5d8:	6a3b      	ldr	r3, [r7, #32]
 800f5da:	085b      	lsrs	r3, r3, #1
 800f5dc:	b29b      	uxth	r3, r3
 800f5de:	f003 0307 	and.w	r3, r3, #7
 800f5e2:	b29a      	uxth	r2, r3
 800f5e4:	8bfb      	ldrh	r3, [r7, #30]
 800f5e6:	4313      	orrs	r3, r2
 800f5e8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800f5ea:	697b      	ldr	r3, [r7, #20]
 800f5ec:	681b      	ldr	r3, [r3, #0]
 800f5ee:	8bfa      	ldrh	r2, [r7, #30]
 800f5f0:	60da      	str	r2, [r3, #12]
 800f5f2:	e062      	b.n	800f6ba <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800f5f4:	2301      	movs	r3, #1
 800f5f6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f5fa:	e05e      	b.n	800f6ba <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800f5fc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f600:	2b08      	cmp	r3, #8
 800f602:	d828      	bhi.n	800f656 <UART_SetConfig+0x56a>
 800f604:	a201      	add	r2, pc, #4	@ (adr r2, 800f60c <UART_SetConfig+0x520>)
 800f606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f60a:	bf00      	nop
 800f60c:	0800f631 	.word	0x0800f631
 800f610:	0800f639 	.word	0x0800f639
 800f614:	0800f641 	.word	0x0800f641
 800f618:	0800f657 	.word	0x0800f657
 800f61c:	0800f647 	.word	0x0800f647
 800f620:	0800f657 	.word	0x0800f657
 800f624:	0800f657 	.word	0x0800f657
 800f628:	0800f657 	.word	0x0800f657
 800f62c:	0800f64f 	.word	0x0800f64f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f630:	f7fe f9c2 	bl	800d9b8 <HAL_RCC_GetPCLK1Freq>
 800f634:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f636:	e014      	b.n	800f662 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f638:	f7fe f9d4 	bl	800d9e4 <HAL_RCC_GetPCLK2Freq>
 800f63c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f63e:	e010      	b.n	800f662 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f640:	4b1a      	ldr	r3, [pc, #104]	@ (800f6ac <UART_SetConfig+0x5c0>)
 800f642:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f644:	e00d      	b.n	800f662 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f646:	f7fe f949 	bl	800d8dc <HAL_RCC_GetSysClockFreq>
 800f64a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f64c:	e009      	b.n	800f662 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f64e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f652:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f654:	e005      	b.n	800f662 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800f656:	2300      	movs	r3, #0
 800f658:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800f65a:	2301      	movs	r3, #1
 800f65c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800f660:	bf00      	nop
    }

    if (pclk != 0U)
 800f662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f664:	2b00      	cmp	r3, #0
 800f666:	d028      	beq.n	800f6ba <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f668:	697b      	ldr	r3, [r7, #20]
 800f66a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f66c:	4a10      	ldr	r2, [pc, #64]	@ (800f6b0 <UART_SetConfig+0x5c4>)
 800f66e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f672:	461a      	mov	r2, r3
 800f674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f676:	fbb3 f2f2 	udiv	r2, r3, r2
 800f67a:	697b      	ldr	r3, [r7, #20]
 800f67c:	685b      	ldr	r3, [r3, #4]
 800f67e:	085b      	lsrs	r3, r3, #1
 800f680:	441a      	add	r2, r3
 800f682:	697b      	ldr	r3, [r7, #20]
 800f684:	685b      	ldr	r3, [r3, #4]
 800f686:	fbb2 f3f3 	udiv	r3, r2, r3
 800f68a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f68c:	6a3b      	ldr	r3, [r7, #32]
 800f68e:	2b0f      	cmp	r3, #15
 800f690:	d910      	bls.n	800f6b4 <UART_SetConfig+0x5c8>
 800f692:	6a3b      	ldr	r3, [r7, #32]
 800f694:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f698:	d20c      	bcs.n	800f6b4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f69a:	6a3b      	ldr	r3, [r7, #32]
 800f69c:	b29a      	uxth	r2, r3
 800f69e:	697b      	ldr	r3, [r7, #20]
 800f6a0:	681b      	ldr	r3, [r3, #0]
 800f6a2:	60da      	str	r2, [r3, #12]
 800f6a4:	e009      	b.n	800f6ba <UART_SetConfig+0x5ce>
 800f6a6:	bf00      	nop
 800f6a8:	40008000 	.word	0x40008000
 800f6ac:	00f42400 	.word	0x00f42400
 800f6b0:	080157c0 	.word	0x080157c0
      }
      else
      {
        ret = HAL_ERROR;
 800f6b4:	2301      	movs	r3, #1
 800f6b6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800f6ba:	697b      	ldr	r3, [r7, #20]
 800f6bc:	2201      	movs	r2, #1
 800f6be:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800f6c2:	697b      	ldr	r3, [r7, #20]
 800f6c4:	2201      	movs	r2, #1
 800f6c6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f6ca:	697b      	ldr	r3, [r7, #20]
 800f6cc:	2200      	movs	r2, #0
 800f6ce:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800f6d0:	697b      	ldr	r3, [r7, #20]
 800f6d2:	2200      	movs	r2, #0
 800f6d4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800f6d6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800f6da:	4618      	mov	r0, r3
 800f6dc:	3730      	adds	r7, #48	@ 0x30
 800f6de:	46bd      	mov	sp, r7
 800f6e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800f6e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f6e4:	b480      	push	{r7}
 800f6e6:	b083      	sub	sp, #12
 800f6e8:	af00      	add	r7, sp, #0
 800f6ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f6ec:	687b      	ldr	r3, [r7, #4]
 800f6ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f6f0:	f003 0308 	and.w	r3, r3, #8
 800f6f4:	2b00      	cmp	r3, #0
 800f6f6:	d00a      	beq.n	800f70e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	681b      	ldr	r3, [r3, #0]
 800f6fc:	685b      	ldr	r3, [r3, #4]
 800f6fe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	681b      	ldr	r3, [r3, #0]
 800f70a:	430a      	orrs	r2, r1
 800f70c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f712:	f003 0301 	and.w	r3, r3, #1
 800f716:	2b00      	cmp	r3, #0
 800f718:	d00a      	beq.n	800f730 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	681b      	ldr	r3, [r3, #0]
 800f71e:	685b      	ldr	r3, [r3, #4]
 800f720:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	681b      	ldr	r3, [r3, #0]
 800f72c:	430a      	orrs	r2, r1
 800f72e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f734:	f003 0302 	and.w	r3, r3, #2
 800f738:	2b00      	cmp	r3, #0
 800f73a:	d00a      	beq.n	800f752 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	681b      	ldr	r3, [r3, #0]
 800f740:	685b      	ldr	r3, [r3, #4]
 800f742:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	681b      	ldr	r3, [r3, #0]
 800f74e:	430a      	orrs	r2, r1
 800f750:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f752:	687b      	ldr	r3, [r7, #4]
 800f754:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f756:	f003 0304 	and.w	r3, r3, #4
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d00a      	beq.n	800f774 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	681b      	ldr	r3, [r3, #0]
 800f762:	685b      	ldr	r3, [r3, #4]
 800f764:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	681b      	ldr	r3, [r3, #0]
 800f770:	430a      	orrs	r2, r1
 800f772:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f778:	f003 0310 	and.w	r3, r3, #16
 800f77c:	2b00      	cmp	r3, #0
 800f77e:	d00a      	beq.n	800f796 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	681b      	ldr	r3, [r3, #0]
 800f784:	689b      	ldr	r3, [r3, #8]
 800f786:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	681b      	ldr	r3, [r3, #0]
 800f792:	430a      	orrs	r2, r1
 800f794:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f79a:	f003 0320 	and.w	r3, r3, #32
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d00a      	beq.n	800f7b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	681b      	ldr	r3, [r3, #0]
 800f7a6:	689b      	ldr	r3, [r3, #8]
 800f7a8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	681b      	ldr	r3, [r3, #0]
 800f7b4:	430a      	orrs	r2, r1
 800f7b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f7bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f7c0:	2b00      	cmp	r3, #0
 800f7c2:	d01a      	beq.n	800f7fa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f7c4:	687b      	ldr	r3, [r7, #4]
 800f7c6:	681b      	ldr	r3, [r3, #0]
 800f7c8:	685b      	ldr	r3, [r3, #4]
 800f7ca:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f7d2:	687b      	ldr	r3, [r7, #4]
 800f7d4:	681b      	ldr	r3, [r3, #0]
 800f7d6:	430a      	orrs	r2, r1
 800f7d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f7da:	687b      	ldr	r3, [r7, #4]
 800f7dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f7de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f7e2:	d10a      	bne.n	800f7fa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	681b      	ldr	r3, [r3, #0]
 800f7e8:	685b      	ldr	r3, [r3, #4]
 800f7ea:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	681b      	ldr	r3, [r3, #0]
 800f7f6:	430a      	orrs	r2, r1
 800f7f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f7fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f802:	2b00      	cmp	r3, #0
 800f804:	d00a      	beq.n	800f81c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	681b      	ldr	r3, [r3, #0]
 800f80a:	685b      	ldr	r3, [r3, #4]
 800f80c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	681b      	ldr	r3, [r3, #0]
 800f818:	430a      	orrs	r2, r1
 800f81a:	605a      	str	r2, [r3, #4]
  }
}
 800f81c:	bf00      	nop
 800f81e:	370c      	adds	r7, #12
 800f820:	46bd      	mov	sp, r7
 800f822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f826:	4770      	bx	lr

0800f828 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f828:	b580      	push	{r7, lr}
 800f82a:	b098      	sub	sp, #96	@ 0x60
 800f82c:	af02      	add	r7, sp, #8
 800f82e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	2200      	movs	r2, #0
 800f834:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f838:	f7fb f9fc 	bl	800ac34 <HAL_GetTick>
 800f83c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	681b      	ldr	r3, [r3, #0]
 800f842:	681b      	ldr	r3, [r3, #0]
 800f844:	f003 0308 	and.w	r3, r3, #8
 800f848:	2b08      	cmp	r3, #8
 800f84a:	d12f      	bne.n	800f8ac <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f84c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f850:	9300      	str	r3, [sp, #0]
 800f852:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f854:	2200      	movs	r2, #0
 800f856:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800f85a:	6878      	ldr	r0, [r7, #4]
 800f85c:	f000 f88e 	bl	800f97c <UART_WaitOnFlagUntilTimeout>
 800f860:	4603      	mov	r3, r0
 800f862:	2b00      	cmp	r3, #0
 800f864:	d022      	beq.n	800f8ac <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800f866:	687b      	ldr	r3, [r7, #4]
 800f868:	681b      	ldr	r3, [r3, #0]
 800f86a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f86c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f86e:	e853 3f00 	ldrex	r3, [r3]
 800f872:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f874:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f876:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f87a:	653b      	str	r3, [r7, #80]	@ 0x50
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	681b      	ldr	r3, [r3, #0]
 800f880:	461a      	mov	r2, r3
 800f882:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f884:	647b      	str	r3, [r7, #68]	@ 0x44
 800f886:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f888:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f88a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f88c:	e841 2300 	strex	r3, r2, [r1]
 800f890:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f892:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f894:	2b00      	cmp	r3, #0
 800f896:	d1e6      	bne.n	800f866 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	2220      	movs	r2, #32
 800f89c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	2200      	movs	r2, #0
 800f8a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f8a8:	2303      	movs	r3, #3
 800f8aa:	e063      	b.n	800f974 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	681b      	ldr	r3, [r3, #0]
 800f8b0:	681b      	ldr	r3, [r3, #0]
 800f8b2:	f003 0304 	and.w	r3, r3, #4
 800f8b6:	2b04      	cmp	r3, #4
 800f8b8:	d149      	bne.n	800f94e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f8ba:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f8be:	9300      	str	r3, [sp, #0]
 800f8c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f8c2:	2200      	movs	r2, #0
 800f8c4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800f8c8:	6878      	ldr	r0, [r7, #4]
 800f8ca:	f000 f857 	bl	800f97c <UART_WaitOnFlagUntilTimeout>
 800f8ce:	4603      	mov	r3, r0
 800f8d0:	2b00      	cmp	r3, #0
 800f8d2:	d03c      	beq.n	800f94e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f8d4:	687b      	ldr	r3, [r7, #4]
 800f8d6:	681b      	ldr	r3, [r3, #0]
 800f8d8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f8dc:	e853 3f00 	ldrex	r3, [r3]
 800f8e0:	623b      	str	r3, [r7, #32]
   return(result);
 800f8e2:	6a3b      	ldr	r3, [r7, #32]
 800f8e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f8e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	681b      	ldr	r3, [r3, #0]
 800f8ee:	461a      	mov	r2, r3
 800f8f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f8f2:	633b      	str	r3, [r7, #48]	@ 0x30
 800f8f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f8f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f8fa:	e841 2300 	strex	r3, r2, [r1]
 800f8fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f900:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f902:	2b00      	cmp	r3, #0
 800f904:	d1e6      	bne.n	800f8d4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	681b      	ldr	r3, [r3, #0]
 800f90a:	3308      	adds	r3, #8
 800f90c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f90e:	693b      	ldr	r3, [r7, #16]
 800f910:	e853 3f00 	ldrex	r3, [r3]
 800f914:	60fb      	str	r3, [r7, #12]
   return(result);
 800f916:	68fb      	ldr	r3, [r7, #12]
 800f918:	f023 0301 	bic.w	r3, r3, #1
 800f91c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	681b      	ldr	r3, [r3, #0]
 800f922:	3308      	adds	r3, #8
 800f924:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f926:	61fa      	str	r2, [r7, #28]
 800f928:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f92a:	69b9      	ldr	r1, [r7, #24]
 800f92c:	69fa      	ldr	r2, [r7, #28]
 800f92e:	e841 2300 	strex	r3, r2, [r1]
 800f932:	617b      	str	r3, [r7, #20]
   return(result);
 800f934:	697b      	ldr	r3, [r7, #20]
 800f936:	2b00      	cmp	r3, #0
 800f938:	d1e5      	bne.n	800f906 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	2220      	movs	r2, #32
 800f93e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	2200      	movs	r2, #0
 800f946:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f94a:	2303      	movs	r3, #3
 800f94c:	e012      	b.n	800f974 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f94e:	687b      	ldr	r3, [r7, #4]
 800f950:	2220      	movs	r2, #32
 800f952:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	2220      	movs	r2, #32
 800f95a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	2200      	movs	r2, #0
 800f962:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f964:	687b      	ldr	r3, [r7, #4]
 800f966:	2200      	movs	r2, #0
 800f968:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	2200      	movs	r2, #0
 800f96e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f972:	2300      	movs	r3, #0
}
 800f974:	4618      	mov	r0, r3
 800f976:	3758      	adds	r7, #88	@ 0x58
 800f978:	46bd      	mov	sp, r7
 800f97a:	bd80      	pop	{r7, pc}

0800f97c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f97c:	b580      	push	{r7, lr}
 800f97e:	b084      	sub	sp, #16
 800f980:	af00      	add	r7, sp, #0
 800f982:	60f8      	str	r0, [r7, #12]
 800f984:	60b9      	str	r1, [r7, #8]
 800f986:	603b      	str	r3, [r7, #0]
 800f988:	4613      	mov	r3, r2
 800f98a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f98c:	e04f      	b.n	800fa2e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f98e:	69bb      	ldr	r3, [r7, #24]
 800f990:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f994:	d04b      	beq.n	800fa2e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f996:	f7fb f94d 	bl	800ac34 <HAL_GetTick>
 800f99a:	4602      	mov	r2, r0
 800f99c:	683b      	ldr	r3, [r7, #0]
 800f99e:	1ad3      	subs	r3, r2, r3
 800f9a0:	69ba      	ldr	r2, [r7, #24]
 800f9a2:	429a      	cmp	r2, r3
 800f9a4:	d302      	bcc.n	800f9ac <UART_WaitOnFlagUntilTimeout+0x30>
 800f9a6:	69bb      	ldr	r3, [r7, #24]
 800f9a8:	2b00      	cmp	r3, #0
 800f9aa:	d101      	bne.n	800f9b0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800f9ac:	2303      	movs	r3, #3
 800f9ae:	e04e      	b.n	800fa4e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800f9b0:	68fb      	ldr	r3, [r7, #12]
 800f9b2:	681b      	ldr	r3, [r3, #0]
 800f9b4:	681b      	ldr	r3, [r3, #0]
 800f9b6:	f003 0304 	and.w	r3, r3, #4
 800f9ba:	2b00      	cmp	r3, #0
 800f9bc:	d037      	beq.n	800fa2e <UART_WaitOnFlagUntilTimeout+0xb2>
 800f9be:	68bb      	ldr	r3, [r7, #8]
 800f9c0:	2b80      	cmp	r3, #128	@ 0x80
 800f9c2:	d034      	beq.n	800fa2e <UART_WaitOnFlagUntilTimeout+0xb2>
 800f9c4:	68bb      	ldr	r3, [r7, #8]
 800f9c6:	2b40      	cmp	r3, #64	@ 0x40
 800f9c8:	d031      	beq.n	800fa2e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800f9ca:	68fb      	ldr	r3, [r7, #12]
 800f9cc:	681b      	ldr	r3, [r3, #0]
 800f9ce:	69db      	ldr	r3, [r3, #28]
 800f9d0:	f003 0308 	and.w	r3, r3, #8
 800f9d4:	2b08      	cmp	r3, #8
 800f9d6:	d110      	bne.n	800f9fa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f9d8:	68fb      	ldr	r3, [r7, #12]
 800f9da:	681b      	ldr	r3, [r3, #0]
 800f9dc:	2208      	movs	r2, #8
 800f9de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f9e0:	68f8      	ldr	r0, [r7, #12]
 800f9e2:	f000 f838 	bl	800fa56 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800f9e6:	68fb      	ldr	r3, [r7, #12]
 800f9e8:	2208      	movs	r2, #8
 800f9ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f9ee:	68fb      	ldr	r3, [r7, #12]
 800f9f0:	2200      	movs	r2, #0
 800f9f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800f9f6:	2301      	movs	r3, #1
 800f9f8:	e029      	b.n	800fa4e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f9fa:	68fb      	ldr	r3, [r7, #12]
 800f9fc:	681b      	ldr	r3, [r3, #0]
 800f9fe:	69db      	ldr	r3, [r3, #28]
 800fa00:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fa04:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fa08:	d111      	bne.n	800fa2e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800fa0a:	68fb      	ldr	r3, [r7, #12]
 800fa0c:	681b      	ldr	r3, [r3, #0]
 800fa0e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800fa12:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800fa14:	68f8      	ldr	r0, [r7, #12]
 800fa16:	f000 f81e 	bl	800fa56 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800fa1a:	68fb      	ldr	r3, [r7, #12]
 800fa1c:	2220      	movs	r2, #32
 800fa1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800fa22:	68fb      	ldr	r3, [r7, #12]
 800fa24:	2200      	movs	r2, #0
 800fa26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800fa2a:	2303      	movs	r3, #3
 800fa2c:	e00f      	b.n	800fa4e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fa2e:	68fb      	ldr	r3, [r7, #12]
 800fa30:	681b      	ldr	r3, [r3, #0]
 800fa32:	69da      	ldr	r2, [r3, #28]
 800fa34:	68bb      	ldr	r3, [r7, #8]
 800fa36:	4013      	ands	r3, r2
 800fa38:	68ba      	ldr	r2, [r7, #8]
 800fa3a:	429a      	cmp	r2, r3
 800fa3c:	bf0c      	ite	eq
 800fa3e:	2301      	moveq	r3, #1
 800fa40:	2300      	movne	r3, #0
 800fa42:	b2db      	uxtb	r3, r3
 800fa44:	461a      	mov	r2, r3
 800fa46:	79fb      	ldrb	r3, [r7, #7]
 800fa48:	429a      	cmp	r2, r3
 800fa4a:	d0a0      	beq.n	800f98e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800fa4c:	2300      	movs	r3, #0
}
 800fa4e:	4618      	mov	r0, r3
 800fa50:	3710      	adds	r7, #16
 800fa52:	46bd      	mov	sp, r7
 800fa54:	bd80      	pop	{r7, pc}

0800fa56 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800fa56:	b480      	push	{r7}
 800fa58:	b095      	sub	sp, #84	@ 0x54
 800fa5a:	af00      	add	r7, sp, #0
 800fa5c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	681b      	ldr	r3, [r3, #0]
 800fa62:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fa66:	e853 3f00 	ldrex	r3, [r3]
 800fa6a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800fa6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa6e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fa72:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fa74:	687b      	ldr	r3, [r7, #4]
 800fa76:	681b      	ldr	r3, [r3, #0]
 800fa78:	461a      	mov	r2, r3
 800fa7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fa7c:	643b      	str	r3, [r7, #64]	@ 0x40
 800fa7e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa80:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800fa82:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fa84:	e841 2300 	strex	r3, r2, [r1]
 800fa88:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800fa8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fa8c:	2b00      	cmp	r3, #0
 800fa8e:	d1e6      	bne.n	800fa5e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fa90:	687b      	ldr	r3, [r7, #4]
 800fa92:	681b      	ldr	r3, [r3, #0]
 800fa94:	3308      	adds	r3, #8
 800fa96:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa98:	6a3b      	ldr	r3, [r7, #32]
 800fa9a:	e853 3f00 	ldrex	r3, [r3]
 800fa9e:	61fb      	str	r3, [r7, #28]
   return(result);
 800faa0:	69fb      	ldr	r3, [r7, #28]
 800faa2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800faa6:	f023 0301 	bic.w	r3, r3, #1
 800faaa:	64bb      	str	r3, [r7, #72]	@ 0x48
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	681b      	ldr	r3, [r3, #0]
 800fab0:	3308      	adds	r3, #8
 800fab2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fab4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800fab6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fab8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800faba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fabc:	e841 2300 	strex	r3, r2, [r1]
 800fac0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fac4:	2b00      	cmp	r3, #0
 800fac6:	d1e3      	bne.n	800fa90 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800facc:	2b01      	cmp	r3, #1
 800face:	d118      	bne.n	800fb02 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	681b      	ldr	r3, [r3, #0]
 800fad4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fad6:	68fb      	ldr	r3, [r7, #12]
 800fad8:	e853 3f00 	ldrex	r3, [r3]
 800fadc:	60bb      	str	r3, [r7, #8]
   return(result);
 800fade:	68bb      	ldr	r3, [r7, #8]
 800fae0:	f023 0310 	bic.w	r3, r3, #16
 800fae4:	647b      	str	r3, [r7, #68]	@ 0x44
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	681b      	ldr	r3, [r3, #0]
 800faea:	461a      	mov	r2, r3
 800faec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800faee:	61bb      	str	r3, [r7, #24]
 800faf0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800faf2:	6979      	ldr	r1, [r7, #20]
 800faf4:	69ba      	ldr	r2, [r7, #24]
 800faf6:	e841 2300 	strex	r3, r2, [r1]
 800fafa:	613b      	str	r3, [r7, #16]
   return(result);
 800fafc:	693b      	ldr	r3, [r7, #16]
 800fafe:	2b00      	cmp	r3, #0
 800fb00:	d1e6      	bne.n	800fad0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	2220      	movs	r2, #32
 800fb06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	2200      	movs	r2, #0
 800fb0e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	2200      	movs	r2, #0
 800fb14:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800fb16:	bf00      	nop
 800fb18:	3754      	adds	r7, #84	@ 0x54
 800fb1a:	46bd      	mov	sp, r7
 800fb1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb20:	4770      	bx	lr

0800fb22 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800fb22:	b480      	push	{r7}
 800fb24:	b085      	sub	sp, #20
 800fb26:	af00      	add	r7, sp, #0
 800fb28:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800fb30:	2b01      	cmp	r3, #1
 800fb32:	d101      	bne.n	800fb38 <HAL_UARTEx_DisableFifoMode+0x16>
 800fb34:	2302      	movs	r3, #2
 800fb36:	e027      	b.n	800fb88 <HAL_UARTEx_DisableFifoMode+0x66>
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	2201      	movs	r2, #1
 800fb3c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	2224      	movs	r2, #36	@ 0x24
 800fb44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fb48:	687b      	ldr	r3, [r7, #4]
 800fb4a:	681b      	ldr	r3, [r3, #0]
 800fb4c:	681b      	ldr	r3, [r3, #0]
 800fb4e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	681b      	ldr	r3, [r3, #0]
 800fb54:	681a      	ldr	r2, [r3, #0]
 800fb56:	687b      	ldr	r3, [r7, #4]
 800fb58:	681b      	ldr	r3, [r3, #0]
 800fb5a:	f022 0201 	bic.w	r2, r2, #1
 800fb5e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800fb60:	68fb      	ldr	r3, [r7, #12]
 800fb62:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800fb66:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	2200      	movs	r2, #0
 800fb6c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	681b      	ldr	r3, [r3, #0]
 800fb72:	68fa      	ldr	r2, [r7, #12]
 800fb74:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fb76:	687b      	ldr	r3, [r7, #4]
 800fb78:	2220      	movs	r2, #32
 800fb7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	2200      	movs	r2, #0
 800fb82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fb86:	2300      	movs	r3, #0
}
 800fb88:	4618      	mov	r0, r3
 800fb8a:	3714      	adds	r7, #20
 800fb8c:	46bd      	mov	sp, r7
 800fb8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb92:	4770      	bx	lr

0800fb94 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800fb94:	b580      	push	{r7, lr}
 800fb96:	b084      	sub	sp, #16
 800fb98:	af00      	add	r7, sp, #0
 800fb9a:	6078      	str	r0, [r7, #4]
 800fb9c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800fba4:	2b01      	cmp	r3, #1
 800fba6:	d101      	bne.n	800fbac <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800fba8:	2302      	movs	r3, #2
 800fbaa:	e02d      	b.n	800fc08 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	2201      	movs	r2, #1
 800fbb0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	2224      	movs	r2, #36	@ 0x24
 800fbb8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fbbc:	687b      	ldr	r3, [r7, #4]
 800fbbe:	681b      	ldr	r3, [r3, #0]
 800fbc0:	681b      	ldr	r3, [r3, #0]
 800fbc2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	681b      	ldr	r3, [r3, #0]
 800fbc8:	681a      	ldr	r2, [r3, #0]
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	681b      	ldr	r3, [r3, #0]
 800fbce:	f022 0201 	bic.w	r2, r2, #1
 800fbd2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800fbd4:	687b      	ldr	r3, [r7, #4]
 800fbd6:	681b      	ldr	r3, [r3, #0]
 800fbd8:	689b      	ldr	r3, [r3, #8]
 800fbda:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	681b      	ldr	r3, [r3, #0]
 800fbe2:	683a      	ldr	r2, [r7, #0]
 800fbe4:	430a      	orrs	r2, r1
 800fbe6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800fbe8:	6878      	ldr	r0, [r7, #4]
 800fbea:	f000 f84f 	bl	800fc8c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	681b      	ldr	r3, [r3, #0]
 800fbf2:	68fa      	ldr	r2, [r7, #12]
 800fbf4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	2220      	movs	r2, #32
 800fbfa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	2200      	movs	r2, #0
 800fc02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fc06:	2300      	movs	r3, #0
}
 800fc08:	4618      	mov	r0, r3
 800fc0a:	3710      	adds	r7, #16
 800fc0c:	46bd      	mov	sp, r7
 800fc0e:	bd80      	pop	{r7, pc}

0800fc10 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800fc10:	b580      	push	{r7, lr}
 800fc12:	b084      	sub	sp, #16
 800fc14:	af00      	add	r7, sp, #0
 800fc16:	6078      	str	r0, [r7, #4]
 800fc18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800fc20:	2b01      	cmp	r3, #1
 800fc22:	d101      	bne.n	800fc28 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800fc24:	2302      	movs	r3, #2
 800fc26:	e02d      	b.n	800fc84 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800fc28:	687b      	ldr	r3, [r7, #4]
 800fc2a:	2201      	movs	r2, #1
 800fc2c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	2224      	movs	r2, #36	@ 0x24
 800fc34:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	681b      	ldr	r3, [r3, #0]
 800fc3c:	681b      	ldr	r3, [r3, #0]
 800fc3e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	681b      	ldr	r3, [r3, #0]
 800fc44:	681a      	ldr	r2, [r3, #0]
 800fc46:	687b      	ldr	r3, [r7, #4]
 800fc48:	681b      	ldr	r3, [r3, #0]
 800fc4a:	f022 0201 	bic.w	r2, r2, #1
 800fc4e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	681b      	ldr	r3, [r3, #0]
 800fc54:	689b      	ldr	r3, [r3, #8]
 800fc56:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800fc5a:	687b      	ldr	r3, [r7, #4]
 800fc5c:	681b      	ldr	r3, [r3, #0]
 800fc5e:	683a      	ldr	r2, [r7, #0]
 800fc60:	430a      	orrs	r2, r1
 800fc62:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800fc64:	6878      	ldr	r0, [r7, #4]
 800fc66:	f000 f811 	bl	800fc8c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	681b      	ldr	r3, [r3, #0]
 800fc6e:	68fa      	ldr	r2, [r7, #12]
 800fc70:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fc72:	687b      	ldr	r3, [r7, #4]
 800fc74:	2220      	movs	r2, #32
 800fc76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fc7a:	687b      	ldr	r3, [r7, #4]
 800fc7c:	2200      	movs	r2, #0
 800fc7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fc82:	2300      	movs	r3, #0
}
 800fc84:	4618      	mov	r0, r3
 800fc86:	3710      	adds	r7, #16
 800fc88:	46bd      	mov	sp, r7
 800fc8a:	bd80      	pop	{r7, pc}

0800fc8c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800fc8c:	b480      	push	{r7}
 800fc8e:	b085      	sub	sp, #20
 800fc90:	af00      	add	r7, sp, #0
 800fc92:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fc98:	2b00      	cmp	r3, #0
 800fc9a:	d108      	bne.n	800fcae <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	2201      	movs	r2, #1
 800fca0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800fca4:	687b      	ldr	r3, [r7, #4]
 800fca6:	2201      	movs	r2, #1
 800fca8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800fcac:	e031      	b.n	800fd12 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800fcae:	2308      	movs	r3, #8
 800fcb0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800fcb2:	2308      	movs	r3, #8
 800fcb4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	681b      	ldr	r3, [r3, #0]
 800fcba:	689b      	ldr	r3, [r3, #8]
 800fcbc:	0e5b      	lsrs	r3, r3, #25
 800fcbe:	b2db      	uxtb	r3, r3
 800fcc0:	f003 0307 	and.w	r3, r3, #7
 800fcc4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800fcc6:	687b      	ldr	r3, [r7, #4]
 800fcc8:	681b      	ldr	r3, [r3, #0]
 800fcca:	689b      	ldr	r3, [r3, #8]
 800fccc:	0f5b      	lsrs	r3, r3, #29
 800fcce:	b2db      	uxtb	r3, r3
 800fcd0:	f003 0307 	and.w	r3, r3, #7
 800fcd4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800fcd6:	7bbb      	ldrb	r3, [r7, #14]
 800fcd8:	7b3a      	ldrb	r2, [r7, #12]
 800fcda:	4911      	ldr	r1, [pc, #68]	@ (800fd20 <UARTEx_SetNbDataToProcess+0x94>)
 800fcdc:	5c8a      	ldrb	r2, [r1, r2]
 800fcde:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800fce2:	7b3a      	ldrb	r2, [r7, #12]
 800fce4:	490f      	ldr	r1, [pc, #60]	@ (800fd24 <UARTEx_SetNbDataToProcess+0x98>)
 800fce6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800fce8:	fb93 f3f2 	sdiv	r3, r3, r2
 800fcec:	b29a      	uxth	r2, r3
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800fcf4:	7bfb      	ldrb	r3, [r7, #15]
 800fcf6:	7b7a      	ldrb	r2, [r7, #13]
 800fcf8:	4909      	ldr	r1, [pc, #36]	@ (800fd20 <UARTEx_SetNbDataToProcess+0x94>)
 800fcfa:	5c8a      	ldrb	r2, [r1, r2]
 800fcfc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800fd00:	7b7a      	ldrb	r2, [r7, #13]
 800fd02:	4908      	ldr	r1, [pc, #32]	@ (800fd24 <UARTEx_SetNbDataToProcess+0x98>)
 800fd04:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800fd06:	fb93 f3f2 	sdiv	r3, r3, r2
 800fd0a:	b29a      	uxth	r2, r3
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800fd12:	bf00      	nop
 800fd14:	3714      	adds	r7, #20
 800fd16:	46bd      	mov	sp, r7
 800fd18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd1c:	4770      	bx	lr
 800fd1e:	bf00      	nop
 800fd20:	080157d8 	.word	0x080157d8
 800fd24:	080157e0 	.word	0x080157e0

0800fd28 <calloc>:
 800fd28:	4b02      	ldr	r3, [pc, #8]	@ (800fd34 <calloc+0xc>)
 800fd2a:	460a      	mov	r2, r1
 800fd2c:	4601      	mov	r1, r0
 800fd2e:	6818      	ldr	r0, [r3, #0]
 800fd30:	f000 b802 	b.w	800fd38 <_calloc_r>
 800fd34:	200000d8 	.word	0x200000d8

0800fd38 <_calloc_r>:
 800fd38:	b570      	push	{r4, r5, r6, lr}
 800fd3a:	fba1 5402 	umull	r5, r4, r1, r2
 800fd3e:	b934      	cbnz	r4, 800fd4e <_calloc_r+0x16>
 800fd40:	4629      	mov	r1, r5
 800fd42:	f000 f851 	bl	800fde8 <_malloc_r>
 800fd46:	4606      	mov	r6, r0
 800fd48:	b928      	cbnz	r0, 800fd56 <_calloc_r+0x1e>
 800fd4a:	4630      	mov	r0, r6
 800fd4c:	bd70      	pop	{r4, r5, r6, pc}
 800fd4e:	220c      	movs	r2, #12
 800fd50:	6002      	str	r2, [r0, #0]
 800fd52:	2600      	movs	r6, #0
 800fd54:	e7f9      	b.n	800fd4a <_calloc_r+0x12>
 800fd56:	462a      	mov	r2, r5
 800fd58:	4621      	mov	r1, r4
 800fd5a:	f001 f969 	bl	8011030 <memset>
 800fd5e:	e7f4      	b.n	800fd4a <_calloc_r+0x12>

0800fd60 <exit>:
 800fd60:	b508      	push	{r3, lr}
 800fd62:	4b06      	ldr	r3, [pc, #24]	@ (800fd7c <exit+0x1c>)
 800fd64:	4604      	mov	r4, r0
 800fd66:	b113      	cbz	r3, 800fd6e <exit+0xe>
 800fd68:	2100      	movs	r1, #0
 800fd6a:	f3af 8000 	nop.w
 800fd6e:	4b04      	ldr	r3, [pc, #16]	@ (800fd80 <exit+0x20>)
 800fd70:	681b      	ldr	r3, [r3, #0]
 800fd72:	b103      	cbz	r3, 800fd76 <exit+0x16>
 800fd74:	4798      	blx	r3
 800fd76:	4620      	mov	r0, r4
 800fd78:	f7fa fe0d 	bl	800a996 <_exit>
 800fd7c:	00000000 	.word	0x00000000
 800fd80:	20000b54 	.word	0x20000b54

0800fd84 <malloc>:
 800fd84:	4b02      	ldr	r3, [pc, #8]	@ (800fd90 <malloc+0xc>)
 800fd86:	4601      	mov	r1, r0
 800fd88:	6818      	ldr	r0, [r3, #0]
 800fd8a:	f000 b82d 	b.w	800fde8 <_malloc_r>
 800fd8e:	bf00      	nop
 800fd90:	200000d8 	.word	0x200000d8

0800fd94 <free>:
 800fd94:	4b02      	ldr	r3, [pc, #8]	@ (800fda0 <free+0xc>)
 800fd96:	4601      	mov	r1, r0
 800fd98:	6818      	ldr	r0, [r3, #0]
 800fd9a:	f002 b845 	b.w	8011e28 <_free_r>
 800fd9e:	bf00      	nop
 800fda0:	200000d8 	.word	0x200000d8

0800fda4 <sbrk_aligned>:
 800fda4:	b570      	push	{r4, r5, r6, lr}
 800fda6:	4e0f      	ldr	r6, [pc, #60]	@ (800fde4 <sbrk_aligned+0x40>)
 800fda8:	460c      	mov	r4, r1
 800fdaa:	6831      	ldr	r1, [r6, #0]
 800fdac:	4605      	mov	r5, r0
 800fdae:	b911      	cbnz	r1, 800fdb6 <sbrk_aligned+0x12>
 800fdb0:	f001 f97e 	bl	80110b0 <_sbrk_r>
 800fdb4:	6030      	str	r0, [r6, #0]
 800fdb6:	4621      	mov	r1, r4
 800fdb8:	4628      	mov	r0, r5
 800fdba:	f001 f979 	bl	80110b0 <_sbrk_r>
 800fdbe:	1c43      	adds	r3, r0, #1
 800fdc0:	d103      	bne.n	800fdca <sbrk_aligned+0x26>
 800fdc2:	f04f 34ff 	mov.w	r4, #4294967295
 800fdc6:	4620      	mov	r0, r4
 800fdc8:	bd70      	pop	{r4, r5, r6, pc}
 800fdca:	1cc4      	adds	r4, r0, #3
 800fdcc:	f024 0403 	bic.w	r4, r4, #3
 800fdd0:	42a0      	cmp	r0, r4
 800fdd2:	d0f8      	beq.n	800fdc6 <sbrk_aligned+0x22>
 800fdd4:	1a21      	subs	r1, r4, r0
 800fdd6:	4628      	mov	r0, r5
 800fdd8:	f001 f96a 	bl	80110b0 <_sbrk_r>
 800fddc:	3001      	adds	r0, #1
 800fdde:	d1f2      	bne.n	800fdc6 <sbrk_aligned+0x22>
 800fde0:	e7ef      	b.n	800fdc2 <sbrk_aligned+0x1e>
 800fde2:	bf00      	nop
 800fde4:	20000a14 	.word	0x20000a14

0800fde8 <_malloc_r>:
 800fde8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fdec:	1ccd      	adds	r5, r1, #3
 800fdee:	f025 0503 	bic.w	r5, r5, #3
 800fdf2:	3508      	adds	r5, #8
 800fdf4:	2d0c      	cmp	r5, #12
 800fdf6:	bf38      	it	cc
 800fdf8:	250c      	movcc	r5, #12
 800fdfa:	2d00      	cmp	r5, #0
 800fdfc:	4606      	mov	r6, r0
 800fdfe:	db01      	blt.n	800fe04 <_malloc_r+0x1c>
 800fe00:	42a9      	cmp	r1, r5
 800fe02:	d904      	bls.n	800fe0e <_malloc_r+0x26>
 800fe04:	230c      	movs	r3, #12
 800fe06:	6033      	str	r3, [r6, #0]
 800fe08:	2000      	movs	r0, #0
 800fe0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fe0e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800fee4 <_malloc_r+0xfc>
 800fe12:	f000 f869 	bl	800fee8 <__malloc_lock>
 800fe16:	f8d8 3000 	ldr.w	r3, [r8]
 800fe1a:	461c      	mov	r4, r3
 800fe1c:	bb44      	cbnz	r4, 800fe70 <_malloc_r+0x88>
 800fe1e:	4629      	mov	r1, r5
 800fe20:	4630      	mov	r0, r6
 800fe22:	f7ff ffbf 	bl	800fda4 <sbrk_aligned>
 800fe26:	1c43      	adds	r3, r0, #1
 800fe28:	4604      	mov	r4, r0
 800fe2a:	d158      	bne.n	800fede <_malloc_r+0xf6>
 800fe2c:	f8d8 4000 	ldr.w	r4, [r8]
 800fe30:	4627      	mov	r7, r4
 800fe32:	2f00      	cmp	r7, #0
 800fe34:	d143      	bne.n	800febe <_malloc_r+0xd6>
 800fe36:	2c00      	cmp	r4, #0
 800fe38:	d04b      	beq.n	800fed2 <_malloc_r+0xea>
 800fe3a:	6823      	ldr	r3, [r4, #0]
 800fe3c:	4639      	mov	r1, r7
 800fe3e:	4630      	mov	r0, r6
 800fe40:	eb04 0903 	add.w	r9, r4, r3
 800fe44:	f001 f934 	bl	80110b0 <_sbrk_r>
 800fe48:	4581      	cmp	r9, r0
 800fe4a:	d142      	bne.n	800fed2 <_malloc_r+0xea>
 800fe4c:	6821      	ldr	r1, [r4, #0]
 800fe4e:	1a6d      	subs	r5, r5, r1
 800fe50:	4629      	mov	r1, r5
 800fe52:	4630      	mov	r0, r6
 800fe54:	f7ff ffa6 	bl	800fda4 <sbrk_aligned>
 800fe58:	3001      	adds	r0, #1
 800fe5a:	d03a      	beq.n	800fed2 <_malloc_r+0xea>
 800fe5c:	6823      	ldr	r3, [r4, #0]
 800fe5e:	442b      	add	r3, r5
 800fe60:	6023      	str	r3, [r4, #0]
 800fe62:	f8d8 3000 	ldr.w	r3, [r8]
 800fe66:	685a      	ldr	r2, [r3, #4]
 800fe68:	bb62      	cbnz	r2, 800fec4 <_malloc_r+0xdc>
 800fe6a:	f8c8 7000 	str.w	r7, [r8]
 800fe6e:	e00f      	b.n	800fe90 <_malloc_r+0xa8>
 800fe70:	6822      	ldr	r2, [r4, #0]
 800fe72:	1b52      	subs	r2, r2, r5
 800fe74:	d420      	bmi.n	800feb8 <_malloc_r+0xd0>
 800fe76:	2a0b      	cmp	r2, #11
 800fe78:	d917      	bls.n	800feaa <_malloc_r+0xc2>
 800fe7a:	1961      	adds	r1, r4, r5
 800fe7c:	42a3      	cmp	r3, r4
 800fe7e:	6025      	str	r5, [r4, #0]
 800fe80:	bf18      	it	ne
 800fe82:	6059      	strne	r1, [r3, #4]
 800fe84:	6863      	ldr	r3, [r4, #4]
 800fe86:	bf08      	it	eq
 800fe88:	f8c8 1000 	streq.w	r1, [r8]
 800fe8c:	5162      	str	r2, [r4, r5]
 800fe8e:	604b      	str	r3, [r1, #4]
 800fe90:	4630      	mov	r0, r6
 800fe92:	f000 f82f 	bl	800fef4 <__malloc_unlock>
 800fe96:	f104 000b 	add.w	r0, r4, #11
 800fe9a:	1d23      	adds	r3, r4, #4
 800fe9c:	f020 0007 	bic.w	r0, r0, #7
 800fea0:	1ac2      	subs	r2, r0, r3
 800fea2:	bf1c      	itt	ne
 800fea4:	1a1b      	subne	r3, r3, r0
 800fea6:	50a3      	strne	r3, [r4, r2]
 800fea8:	e7af      	b.n	800fe0a <_malloc_r+0x22>
 800feaa:	6862      	ldr	r2, [r4, #4]
 800feac:	42a3      	cmp	r3, r4
 800feae:	bf0c      	ite	eq
 800feb0:	f8c8 2000 	streq.w	r2, [r8]
 800feb4:	605a      	strne	r2, [r3, #4]
 800feb6:	e7eb      	b.n	800fe90 <_malloc_r+0xa8>
 800feb8:	4623      	mov	r3, r4
 800feba:	6864      	ldr	r4, [r4, #4]
 800febc:	e7ae      	b.n	800fe1c <_malloc_r+0x34>
 800febe:	463c      	mov	r4, r7
 800fec0:	687f      	ldr	r7, [r7, #4]
 800fec2:	e7b6      	b.n	800fe32 <_malloc_r+0x4a>
 800fec4:	461a      	mov	r2, r3
 800fec6:	685b      	ldr	r3, [r3, #4]
 800fec8:	42a3      	cmp	r3, r4
 800feca:	d1fb      	bne.n	800fec4 <_malloc_r+0xdc>
 800fecc:	2300      	movs	r3, #0
 800fece:	6053      	str	r3, [r2, #4]
 800fed0:	e7de      	b.n	800fe90 <_malloc_r+0xa8>
 800fed2:	230c      	movs	r3, #12
 800fed4:	6033      	str	r3, [r6, #0]
 800fed6:	4630      	mov	r0, r6
 800fed8:	f000 f80c 	bl	800fef4 <__malloc_unlock>
 800fedc:	e794      	b.n	800fe08 <_malloc_r+0x20>
 800fede:	6005      	str	r5, [r0, #0]
 800fee0:	e7d6      	b.n	800fe90 <_malloc_r+0xa8>
 800fee2:	bf00      	nop
 800fee4:	20000a18 	.word	0x20000a18

0800fee8 <__malloc_lock>:
 800fee8:	4801      	ldr	r0, [pc, #4]	@ (800fef0 <__malloc_lock+0x8>)
 800feea:	f001 b92e 	b.w	801114a <__retarget_lock_acquire_recursive>
 800feee:	bf00      	nop
 800fef0:	20000b5c 	.word	0x20000b5c

0800fef4 <__malloc_unlock>:
 800fef4:	4801      	ldr	r0, [pc, #4]	@ (800fefc <__malloc_unlock+0x8>)
 800fef6:	f001 b929 	b.w	801114c <__retarget_lock_release_recursive>
 800fefa:	bf00      	nop
 800fefc:	20000b5c 	.word	0x20000b5c

0800ff00 <__cvt>:
 800ff00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ff04:	ec57 6b10 	vmov	r6, r7, d0
 800ff08:	2f00      	cmp	r7, #0
 800ff0a:	460c      	mov	r4, r1
 800ff0c:	4619      	mov	r1, r3
 800ff0e:	463b      	mov	r3, r7
 800ff10:	bfbb      	ittet	lt
 800ff12:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800ff16:	461f      	movlt	r7, r3
 800ff18:	2300      	movge	r3, #0
 800ff1a:	232d      	movlt	r3, #45	@ 0x2d
 800ff1c:	700b      	strb	r3, [r1, #0]
 800ff1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ff20:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800ff24:	4691      	mov	r9, r2
 800ff26:	f023 0820 	bic.w	r8, r3, #32
 800ff2a:	bfbc      	itt	lt
 800ff2c:	4632      	movlt	r2, r6
 800ff2e:	4616      	movlt	r6, r2
 800ff30:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ff34:	d005      	beq.n	800ff42 <__cvt+0x42>
 800ff36:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800ff3a:	d100      	bne.n	800ff3e <__cvt+0x3e>
 800ff3c:	3401      	adds	r4, #1
 800ff3e:	2102      	movs	r1, #2
 800ff40:	e000      	b.n	800ff44 <__cvt+0x44>
 800ff42:	2103      	movs	r1, #3
 800ff44:	ab03      	add	r3, sp, #12
 800ff46:	9301      	str	r3, [sp, #4]
 800ff48:	ab02      	add	r3, sp, #8
 800ff4a:	9300      	str	r3, [sp, #0]
 800ff4c:	ec47 6b10 	vmov	d0, r6, r7
 800ff50:	4653      	mov	r3, sl
 800ff52:	4622      	mov	r2, r4
 800ff54:	f001 f998 	bl	8011288 <_dtoa_r>
 800ff58:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800ff5c:	4605      	mov	r5, r0
 800ff5e:	d119      	bne.n	800ff94 <__cvt+0x94>
 800ff60:	f019 0f01 	tst.w	r9, #1
 800ff64:	d00e      	beq.n	800ff84 <__cvt+0x84>
 800ff66:	eb00 0904 	add.w	r9, r0, r4
 800ff6a:	2200      	movs	r2, #0
 800ff6c:	2300      	movs	r3, #0
 800ff6e:	4630      	mov	r0, r6
 800ff70:	4639      	mov	r1, r7
 800ff72:	f7f0 fdb1 	bl	8000ad8 <__aeabi_dcmpeq>
 800ff76:	b108      	cbz	r0, 800ff7c <__cvt+0x7c>
 800ff78:	f8cd 900c 	str.w	r9, [sp, #12]
 800ff7c:	2230      	movs	r2, #48	@ 0x30
 800ff7e:	9b03      	ldr	r3, [sp, #12]
 800ff80:	454b      	cmp	r3, r9
 800ff82:	d31e      	bcc.n	800ffc2 <__cvt+0xc2>
 800ff84:	9b03      	ldr	r3, [sp, #12]
 800ff86:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ff88:	1b5b      	subs	r3, r3, r5
 800ff8a:	4628      	mov	r0, r5
 800ff8c:	6013      	str	r3, [r2, #0]
 800ff8e:	b004      	add	sp, #16
 800ff90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ff94:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ff98:	eb00 0904 	add.w	r9, r0, r4
 800ff9c:	d1e5      	bne.n	800ff6a <__cvt+0x6a>
 800ff9e:	7803      	ldrb	r3, [r0, #0]
 800ffa0:	2b30      	cmp	r3, #48	@ 0x30
 800ffa2:	d10a      	bne.n	800ffba <__cvt+0xba>
 800ffa4:	2200      	movs	r2, #0
 800ffa6:	2300      	movs	r3, #0
 800ffa8:	4630      	mov	r0, r6
 800ffaa:	4639      	mov	r1, r7
 800ffac:	f7f0 fd94 	bl	8000ad8 <__aeabi_dcmpeq>
 800ffb0:	b918      	cbnz	r0, 800ffba <__cvt+0xba>
 800ffb2:	f1c4 0401 	rsb	r4, r4, #1
 800ffb6:	f8ca 4000 	str.w	r4, [sl]
 800ffba:	f8da 3000 	ldr.w	r3, [sl]
 800ffbe:	4499      	add	r9, r3
 800ffc0:	e7d3      	b.n	800ff6a <__cvt+0x6a>
 800ffc2:	1c59      	adds	r1, r3, #1
 800ffc4:	9103      	str	r1, [sp, #12]
 800ffc6:	701a      	strb	r2, [r3, #0]
 800ffc8:	e7d9      	b.n	800ff7e <__cvt+0x7e>

0800ffca <__exponent>:
 800ffca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ffcc:	2900      	cmp	r1, #0
 800ffce:	bfba      	itte	lt
 800ffd0:	4249      	neglt	r1, r1
 800ffd2:	232d      	movlt	r3, #45	@ 0x2d
 800ffd4:	232b      	movge	r3, #43	@ 0x2b
 800ffd6:	2909      	cmp	r1, #9
 800ffd8:	7002      	strb	r2, [r0, #0]
 800ffda:	7043      	strb	r3, [r0, #1]
 800ffdc:	dd29      	ble.n	8010032 <__exponent+0x68>
 800ffde:	f10d 0307 	add.w	r3, sp, #7
 800ffe2:	461d      	mov	r5, r3
 800ffe4:	270a      	movs	r7, #10
 800ffe6:	461a      	mov	r2, r3
 800ffe8:	fbb1 f6f7 	udiv	r6, r1, r7
 800ffec:	fb07 1416 	mls	r4, r7, r6, r1
 800fff0:	3430      	adds	r4, #48	@ 0x30
 800fff2:	f802 4c01 	strb.w	r4, [r2, #-1]
 800fff6:	460c      	mov	r4, r1
 800fff8:	2c63      	cmp	r4, #99	@ 0x63
 800fffa:	f103 33ff 	add.w	r3, r3, #4294967295
 800fffe:	4631      	mov	r1, r6
 8010000:	dcf1      	bgt.n	800ffe6 <__exponent+0x1c>
 8010002:	3130      	adds	r1, #48	@ 0x30
 8010004:	1e94      	subs	r4, r2, #2
 8010006:	f803 1c01 	strb.w	r1, [r3, #-1]
 801000a:	1c41      	adds	r1, r0, #1
 801000c:	4623      	mov	r3, r4
 801000e:	42ab      	cmp	r3, r5
 8010010:	d30a      	bcc.n	8010028 <__exponent+0x5e>
 8010012:	f10d 0309 	add.w	r3, sp, #9
 8010016:	1a9b      	subs	r3, r3, r2
 8010018:	42ac      	cmp	r4, r5
 801001a:	bf88      	it	hi
 801001c:	2300      	movhi	r3, #0
 801001e:	3302      	adds	r3, #2
 8010020:	4403      	add	r3, r0
 8010022:	1a18      	subs	r0, r3, r0
 8010024:	b003      	add	sp, #12
 8010026:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010028:	f813 6b01 	ldrb.w	r6, [r3], #1
 801002c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8010030:	e7ed      	b.n	801000e <__exponent+0x44>
 8010032:	2330      	movs	r3, #48	@ 0x30
 8010034:	3130      	adds	r1, #48	@ 0x30
 8010036:	7083      	strb	r3, [r0, #2]
 8010038:	70c1      	strb	r1, [r0, #3]
 801003a:	1d03      	adds	r3, r0, #4
 801003c:	e7f1      	b.n	8010022 <__exponent+0x58>
	...

08010040 <_printf_float>:
 8010040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010044:	b08d      	sub	sp, #52	@ 0x34
 8010046:	460c      	mov	r4, r1
 8010048:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801004c:	4616      	mov	r6, r2
 801004e:	461f      	mov	r7, r3
 8010050:	4605      	mov	r5, r0
 8010052:	f000 fff5 	bl	8011040 <_localeconv_r>
 8010056:	6803      	ldr	r3, [r0, #0]
 8010058:	9304      	str	r3, [sp, #16]
 801005a:	4618      	mov	r0, r3
 801005c:	f7f0 f910 	bl	8000280 <strlen>
 8010060:	2300      	movs	r3, #0
 8010062:	930a      	str	r3, [sp, #40]	@ 0x28
 8010064:	f8d8 3000 	ldr.w	r3, [r8]
 8010068:	9005      	str	r0, [sp, #20]
 801006a:	3307      	adds	r3, #7
 801006c:	f023 0307 	bic.w	r3, r3, #7
 8010070:	f103 0208 	add.w	r2, r3, #8
 8010074:	f894 a018 	ldrb.w	sl, [r4, #24]
 8010078:	f8d4 b000 	ldr.w	fp, [r4]
 801007c:	f8c8 2000 	str.w	r2, [r8]
 8010080:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010084:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8010088:	9307      	str	r3, [sp, #28]
 801008a:	f8cd 8018 	str.w	r8, [sp, #24]
 801008e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8010092:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010096:	4b9c      	ldr	r3, [pc, #624]	@ (8010308 <_printf_float+0x2c8>)
 8010098:	f04f 32ff 	mov.w	r2, #4294967295
 801009c:	f7f0 fd4e 	bl	8000b3c <__aeabi_dcmpun>
 80100a0:	bb70      	cbnz	r0, 8010100 <_printf_float+0xc0>
 80100a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80100a6:	4b98      	ldr	r3, [pc, #608]	@ (8010308 <_printf_float+0x2c8>)
 80100a8:	f04f 32ff 	mov.w	r2, #4294967295
 80100ac:	f7f0 fd28 	bl	8000b00 <__aeabi_dcmple>
 80100b0:	bb30      	cbnz	r0, 8010100 <_printf_float+0xc0>
 80100b2:	2200      	movs	r2, #0
 80100b4:	2300      	movs	r3, #0
 80100b6:	4640      	mov	r0, r8
 80100b8:	4649      	mov	r1, r9
 80100ba:	f7f0 fd17 	bl	8000aec <__aeabi_dcmplt>
 80100be:	b110      	cbz	r0, 80100c6 <_printf_float+0x86>
 80100c0:	232d      	movs	r3, #45	@ 0x2d
 80100c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80100c6:	4a91      	ldr	r2, [pc, #580]	@ (801030c <_printf_float+0x2cc>)
 80100c8:	4b91      	ldr	r3, [pc, #580]	@ (8010310 <_printf_float+0x2d0>)
 80100ca:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80100ce:	bf8c      	ite	hi
 80100d0:	4690      	movhi	r8, r2
 80100d2:	4698      	movls	r8, r3
 80100d4:	2303      	movs	r3, #3
 80100d6:	6123      	str	r3, [r4, #16]
 80100d8:	f02b 0304 	bic.w	r3, fp, #4
 80100dc:	6023      	str	r3, [r4, #0]
 80100de:	f04f 0900 	mov.w	r9, #0
 80100e2:	9700      	str	r7, [sp, #0]
 80100e4:	4633      	mov	r3, r6
 80100e6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80100e8:	4621      	mov	r1, r4
 80100ea:	4628      	mov	r0, r5
 80100ec:	f000 f9d2 	bl	8010494 <_printf_common>
 80100f0:	3001      	adds	r0, #1
 80100f2:	f040 808d 	bne.w	8010210 <_printf_float+0x1d0>
 80100f6:	f04f 30ff 	mov.w	r0, #4294967295
 80100fa:	b00d      	add	sp, #52	@ 0x34
 80100fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010100:	4642      	mov	r2, r8
 8010102:	464b      	mov	r3, r9
 8010104:	4640      	mov	r0, r8
 8010106:	4649      	mov	r1, r9
 8010108:	f7f0 fd18 	bl	8000b3c <__aeabi_dcmpun>
 801010c:	b140      	cbz	r0, 8010120 <_printf_float+0xe0>
 801010e:	464b      	mov	r3, r9
 8010110:	2b00      	cmp	r3, #0
 8010112:	bfbc      	itt	lt
 8010114:	232d      	movlt	r3, #45	@ 0x2d
 8010116:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801011a:	4a7e      	ldr	r2, [pc, #504]	@ (8010314 <_printf_float+0x2d4>)
 801011c:	4b7e      	ldr	r3, [pc, #504]	@ (8010318 <_printf_float+0x2d8>)
 801011e:	e7d4      	b.n	80100ca <_printf_float+0x8a>
 8010120:	6863      	ldr	r3, [r4, #4]
 8010122:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8010126:	9206      	str	r2, [sp, #24]
 8010128:	1c5a      	adds	r2, r3, #1
 801012a:	d13b      	bne.n	80101a4 <_printf_float+0x164>
 801012c:	2306      	movs	r3, #6
 801012e:	6063      	str	r3, [r4, #4]
 8010130:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8010134:	2300      	movs	r3, #0
 8010136:	6022      	str	r2, [r4, #0]
 8010138:	9303      	str	r3, [sp, #12]
 801013a:	ab0a      	add	r3, sp, #40	@ 0x28
 801013c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8010140:	ab09      	add	r3, sp, #36	@ 0x24
 8010142:	9300      	str	r3, [sp, #0]
 8010144:	6861      	ldr	r1, [r4, #4]
 8010146:	ec49 8b10 	vmov	d0, r8, r9
 801014a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801014e:	4628      	mov	r0, r5
 8010150:	f7ff fed6 	bl	800ff00 <__cvt>
 8010154:	9b06      	ldr	r3, [sp, #24]
 8010156:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010158:	2b47      	cmp	r3, #71	@ 0x47
 801015a:	4680      	mov	r8, r0
 801015c:	d129      	bne.n	80101b2 <_printf_float+0x172>
 801015e:	1cc8      	adds	r0, r1, #3
 8010160:	db02      	blt.n	8010168 <_printf_float+0x128>
 8010162:	6863      	ldr	r3, [r4, #4]
 8010164:	4299      	cmp	r1, r3
 8010166:	dd41      	ble.n	80101ec <_printf_float+0x1ac>
 8010168:	f1aa 0a02 	sub.w	sl, sl, #2
 801016c:	fa5f fa8a 	uxtb.w	sl, sl
 8010170:	3901      	subs	r1, #1
 8010172:	4652      	mov	r2, sl
 8010174:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8010178:	9109      	str	r1, [sp, #36]	@ 0x24
 801017a:	f7ff ff26 	bl	800ffca <__exponent>
 801017e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010180:	1813      	adds	r3, r2, r0
 8010182:	2a01      	cmp	r2, #1
 8010184:	4681      	mov	r9, r0
 8010186:	6123      	str	r3, [r4, #16]
 8010188:	dc02      	bgt.n	8010190 <_printf_float+0x150>
 801018a:	6822      	ldr	r2, [r4, #0]
 801018c:	07d2      	lsls	r2, r2, #31
 801018e:	d501      	bpl.n	8010194 <_printf_float+0x154>
 8010190:	3301      	adds	r3, #1
 8010192:	6123      	str	r3, [r4, #16]
 8010194:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8010198:	2b00      	cmp	r3, #0
 801019a:	d0a2      	beq.n	80100e2 <_printf_float+0xa2>
 801019c:	232d      	movs	r3, #45	@ 0x2d
 801019e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80101a2:	e79e      	b.n	80100e2 <_printf_float+0xa2>
 80101a4:	9a06      	ldr	r2, [sp, #24]
 80101a6:	2a47      	cmp	r2, #71	@ 0x47
 80101a8:	d1c2      	bne.n	8010130 <_printf_float+0xf0>
 80101aa:	2b00      	cmp	r3, #0
 80101ac:	d1c0      	bne.n	8010130 <_printf_float+0xf0>
 80101ae:	2301      	movs	r3, #1
 80101b0:	e7bd      	b.n	801012e <_printf_float+0xee>
 80101b2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80101b6:	d9db      	bls.n	8010170 <_printf_float+0x130>
 80101b8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80101bc:	d118      	bne.n	80101f0 <_printf_float+0x1b0>
 80101be:	2900      	cmp	r1, #0
 80101c0:	6863      	ldr	r3, [r4, #4]
 80101c2:	dd0b      	ble.n	80101dc <_printf_float+0x19c>
 80101c4:	6121      	str	r1, [r4, #16]
 80101c6:	b913      	cbnz	r3, 80101ce <_printf_float+0x18e>
 80101c8:	6822      	ldr	r2, [r4, #0]
 80101ca:	07d0      	lsls	r0, r2, #31
 80101cc:	d502      	bpl.n	80101d4 <_printf_float+0x194>
 80101ce:	3301      	adds	r3, #1
 80101d0:	440b      	add	r3, r1
 80101d2:	6123      	str	r3, [r4, #16]
 80101d4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80101d6:	f04f 0900 	mov.w	r9, #0
 80101da:	e7db      	b.n	8010194 <_printf_float+0x154>
 80101dc:	b913      	cbnz	r3, 80101e4 <_printf_float+0x1a4>
 80101de:	6822      	ldr	r2, [r4, #0]
 80101e0:	07d2      	lsls	r2, r2, #31
 80101e2:	d501      	bpl.n	80101e8 <_printf_float+0x1a8>
 80101e4:	3302      	adds	r3, #2
 80101e6:	e7f4      	b.n	80101d2 <_printf_float+0x192>
 80101e8:	2301      	movs	r3, #1
 80101ea:	e7f2      	b.n	80101d2 <_printf_float+0x192>
 80101ec:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80101f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80101f2:	4299      	cmp	r1, r3
 80101f4:	db05      	blt.n	8010202 <_printf_float+0x1c2>
 80101f6:	6823      	ldr	r3, [r4, #0]
 80101f8:	6121      	str	r1, [r4, #16]
 80101fa:	07d8      	lsls	r0, r3, #31
 80101fc:	d5ea      	bpl.n	80101d4 <_printf_float+0x194>
 80101fe:	1c4b      	adds	r3, r1, #1
 8010200:	e7e7      	b.n	80101d2 <_printf_float+0x192>
 8010202:	2900      	cmp	r1, #0
 8010204:	bfd4      	ite	le
 8010206:	f1c1 0202 	rsble	r2, r1, #2
 801020a:	2201      	movgt	r2, #1
 801020c:	4413      	add	r3, r2
 801020e:	e7e0      	b.n	80101d2 <_printf_float+0x192>
 8010210:	6823      	ldr	r3, [r4, #0]
 8010212:	055a      	lsls	r2, r3, #21
 8010214:	d407      	bmi.n	8010226 <_printf_float+0x1e6>
 8010216:	6923      	ldr	r3, [r4, #16]
 8010218:	4642      	mov	r2, r8
 801021a:	4631      	mov	r1, r6
 801021c:	4628      	mov	r0, r5
 801021e:	47b8      	blx	r7
 8010220:	3001      	adds	r0, #1
 8010222:	d12b      	bne.n	801027c <_printf_float+0x23c>
 8010224:	e767      	b.n	80100f6 <_printf_float+0xb6>
 8010226:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801022a:	f240 80dd 	bls.w	80103e8 <_printf_float+0x3a8>
 801022e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8010232:	2200      	movs	r2, #0
 8010234:	2300      	movs	r3, #0
 8010236:	f7f0 fc4f 	bl	8000ad8 <__aeabi_dcmpeq>
 801023a:	2800      	cmp	r0, #0
 801023c:	d033      	beq.n	80102a6 <_printf_float+0x266>
 801023e:	4a37      	ldr	r2, [pc, #220]	@ (801031c <_printf_float+0x2dc>)
 8010240:	2301      	movs	r3, #1
 8010242:	4631      	mov	r1, r6
 8010244:	4628      	mov	r0, r5
 8010246:	47b8      	blx	r7
 8010248:	3001      	adds	r0, #1
 801024a:	f43f af54 	beq.w	80100f6 <_printf_float+0xb6>
 801024e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8010252:	4543      	cmp	r3, r8
 8010254:	db02      	blt.n	801025c <_printf_float+0x21c>
 8010256:	6823      	ldr	r3, [r4, #0]
 8010258:	07d8      	lsls	r0, r3, #31
 801025a:	d50f      	bpl.n	801027c <_printf_float+0x23c>
 801025c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010260:	4631      	mov	r1, r6
 8010262:	4628      	mov	r0, r5
 8010264:	47b8      	blx	r7
 8010266:	3001      	adds	r0, #1
 8010268:	f43f af45 	beq.w	80100f6 <_printf_float+0xb6>
 801026c:	f04f 0900 	mov.w	r9, #0
 8010270:	f108 38ff 	add.w	r8, r8, #4294967295
 8010274:	f104 0a1a 	add.w	sl, r4, #26
 8010278:	45c8      	cmp	r8, r9
 801027a:	dc09      	bgt.n	8010290 <_printf_float+0x250>
 801027c:	6823      	ldr	r3, [r4, #0]
 801027e:	079b      	lsls	r3, r3, #30
 8010280:	f100 8103 	bmi.w	801048a <_printf_float+0x44a>
 8010284:	68e0      	ldr	r0, [r4, #12]
 8010286:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010288:	4298      	cmp	r0, r3
 801028a:	bfb8      	it	lt
 801028c:	4618      	movlt	r0, r3
 801028e:	e734      	b.n	80100fa <_printf_float+0xba>
 8010290:	2301      	movs	r3, #1
 8010292:	4652      	mov	r2, sl
 8010294:	4631      	mov	r1, r6
 8010296:	4628      	mov	r0, r5
 8010298:	47b8      	blx	r7
 801029a:	3001      	adds	r0, #1
 801029c:	f43f af2b 	beq.w	80100f6 <_printf_float+0xb6>
 80102a0:	f109 0901 	add.w	r9, r9, #1
 80102a4:	e7e8      	b.n	8010278 <_printf_float+0x238>
 80102a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80102a8:	2b00      	cmp	r3, #0
 80102aa:	dc39      	bgt.n	8010320 <_printf_float+0x2e0>
 80102ac:	4a1b      	ldr	r2, [pc, #108]	@ (801031c <_printf_float+0x2dc>)
 80102ae:	2301      	movs	r3, #1
 80102b0:	4631      	mov	r1, r6
 80102b2:	4628      	mov	r0, r5
 80102b4:	47b8      	blx	r7
 80102b6:	3001      	adds	r0, #1
 80102b8:	f43f af1d 	beq.w	80100f6 <_printf_float+0xb6>
 80102bc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80102c0:	ea59 0303 	orrs.w	r3, r9, r3
 80102c4:	d102      	bne.n	80102cc <_printf_float+0x28c>
 80102c6:	6823      	ldr	r3, [r4, #0]
 80102c8:	07d9      	lsls	r1, r3, #31
 80102ca:	d5d7      	bpl.n	801027c <_printf_float+0x23c>
 80102cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80102d0:	4631      	mov	r1, r6
 80102d2:	4628      	mov	r0, r5
 80102d4:	47b8      	blx	r7
 80102d6:	3001      	adds	r0, #1
 80102d8:	f43f af0d 	beq.w	80100f6 <_printf_float+0xb6>
 80102dc:	f04f 0a00 	mov.w	sl, #0
 80102e0:	f104 0b1a 	add.w	fp, r4, #26
 80102e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80102e6:	425b      	negs	r3, r3
 80102e8:	4553      	cmp	r3, sl
 80102ea:	dc01      	bgt.n	80102f0 <_printf_float+0x2b0>
 80102ec:	464b      	mov	r3, r9
 80102ee:	e793      	b.n	8010218 <_printf_float+0x1d8>
 80102f0:	2301      	movs	r3, #1
 80102f2:	465a      	mov	r2, fp
 80102f4:	4631      	mov	r1, r6
 80102f6:	4628      	mov	r0, r5
 80102f8:	47b8      	blx	r7
 80102fa:	3001      	adds	r0, #1
 80102fc:	f43f aefb 	beq.w	80100f6 <_printf_float+0xb6>
 8010300:	f10a 0a01 	add.w	sl, sl, #1
 8010304:	e7ee      	b.n	80102e4 <_printf_float+0x2a4>
 8010306:	bf00      	nop
 8010308:	7fefffff 	.word	0x7fefffff
 801030c:	080157ec 	.word	0x080157ec
 8010310:	080157e8 	.word	0x080157e8
 8010314:	080157f4 	.word	0x080157f4
 8010318:	080157f0 	.word	0x080157f0
 801031c:	080157f8 	.word	0x080157f8
 8010320:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010322:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010326:	4553      	cmp	r3, sl
 8010328:	bfa8      	it	ge
 801032a:	4653      	movge	r3, sl
 801032c:	2b00      	cmp	r3, #0
 801032e:	4699      	mov	r9, r3
 8010330:	dc36      	bgt.n	80103a0 <_printf_float+0x360>
 8010332:	f04f 0b00 	mov.w	fp, #0
 8010336:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801033a:	f104 021a 	add.w	r2, r4, #26
 801033e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010340:	9306      	str	r3, [sp, #24]
 8010342:	eba3 0309 	sub.w	r3, r3, r9
 8010346:	455b      	cmp	r3, fp
 8010348:	dc31      	bgt.n	80103ae <_printf_float+0x36e>
 801034a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801034c:	459a      	cmp	sl, r3
 801034e:	dc3a      	bgt.n	80103c6 <_printf_float+0x386>
 8010350:	6823      	ldr	r3, [r4, #0]
 8010352:	07da      	lsls	r2, r3, #31
 8010354:	d437      	bmi.n	80103c6 <_printf_float+0x386>
 8010356:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010358:	ebaa 0903 	sub.w	r9, sl, r3
 801035c:	9b06      	ldr	r3, [sp, #24]
 801035e:	ebaa 0303 	sub.w	r3, sl, r3
 8010362:	4599      	cmp	r9, r3
 8010364:	bfa8      	it	ge
 8010366:	4699      	movge	r9, r3
 8010368:	f1b9 0f00 	cmp.w	r9, #0
 801036c:	dc33      	bgt.n	80103d6 <_printf_float+0x396>
 801036e:	f04f 0800 	mov.w	r8, #0
 8010372:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010376:	f104 0b1a 	add.w	fp, r4, #26
 801037a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801037c:	ebaa 0303 	sub.w	r3, sl, r3
 8010380:	eba3 0309 	sub.w	r3, r3, r9
 8010384:	4543      	cmp	r3, r8
 8010386:	f77f af79 	ble.w	801027c <_printf_float+0x23c>
 801038a:	2301      	movs	r3, #1
 801038c:	465a      	mov	r2, fp
 801038e:	4631      	mov	r1, r6
 8010390:	4628      	mov	r0, r5
 8010392:	47b8      	blx	r7
 8010394:	3001      	adds	r0, #1
 8010396:	f43f aeae 	beq.w	80100f6 <_printf_float+0xb6>
 801039a:	f108 0801 	add.w	r8, r8, #1
 801039e:	e7ec      	b.n	801037a <_printf_float+0x33a>
 80103a0:	4642      	mov	r2, r8
 80103a2:	4631      	mov	r1, r6
 80103a4:	4628      	mov	r0, r5
 80103a6:	47b8      	blx	r7
 80103a8:	3001      	adds	r0, #1
 80103aa:	d1c2      	bne.n	8010332 <_printf_float+0x2f2>
 80103ac:	e6a3      	b.n	80100f6 <_printf_float+0xb6>
 80103ae:	2301      	movs	r3, #1
 80103b0:	4631      	mov	r1, r6
 80103b2:	4628      	mov	r0, r5
 80103b4:	9206      	str	r2, [sp, #24]
 80103b6:	47b8      	blx	r7
 80103b8:	3001      	adds	r0, #1
 80103ba:	f43f ae9c 	beq.w	80100f6 <_printf_float+0xb6>
 80103be:	9a06      	ldr	r2, [sp, #24]
 80103c0:	f10b 0b01 	add.w	fp, fp, #1
 80103c4:	e7bb      	b.n	801033e <_printf_float+0x2fe>
 80103c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80103ca:	4631      	mov	r1, r6
 80103cc:	4628      	mov	r0, r5
 80103ce:	47b8      	blx	r7
 80103d0:	3001      	adds	r0, #1
 80103d2:	d1c0      	bne.n	8010356 <_printf_float+0x316>
 80103d4:	e68f      	b.n	80100f6 <_printf_float+0xb6>
 80103d6:	9a06      	ldr	r2, [sp, #24]
 80103d8:	464b      	mov	r3, r9
 80103da:	4442      	add	r2, r8
 80103dc:	4631      	mov	r1, r6
 80103de:	4628      	mov	r0, r5
 80103e0:	47b8      	blx	r7
 80103e2:	3001      	adds	r0, #1
 80103e4:	d1c3      	bne.n	801036e <_printf_float+0x32e>
 80103e6:	e686      	b.n	80100f6 <_printf_float+0xb6>
 80103e8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80103ec:	f1ba 0f01 	cmp.w	sl, #1
 80103f0:	dc01      	bgt.n	80103f6 <_printf_float+0x3b6>
 80103f2:	07db      	lsls	r3, r3, #31
 80103f4:	d536      	bpl.n	8010464 <_printf_float+0x424>
 80103f6:	2301      	movs	r3, #1
 80103f8:	4642      	mov	r2, r8
 80103fa:	4631      	mov	r1, r6
 80103fc:	4628      	mov	r0, r5
 80103fe:	47b8      	blx	r7
 8010400:	3001      	adds	r0, #1
 8010402:	f43f ae78 	beq.w	80100f6 <_printf_float+0xb6>
 8010406:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801040a:	4631      	mov	r1, r6
 801040c:	4628      	mov	r0, r5
 801040e:	47b8      	blx	r7
 8010410:	3001      	adds	r0, #1
 8010412:	f43f ae70 	beq.w	80100f6 <_printf_float+0xb6>
 8010416:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801041a:	2200      	movs	r2, #0
 801041c:	2300      	movs	r3, #0
 801041e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010422:	f7f0 fb59 	bl	8000ad8 <__aeabi_dcmpeq>
 8010426:	b9c0      	cbnz	r0, 801045a <_printf_float+0x41a>
 8010428:	4653      	mov	r3, sl
 801042a:	f108 0201 	add.w	r2, r8, #1
 801042e:	4631      	mov	r1, r6
 8010430:	4628      	mov	r0, r5
 8010432:	47b8      	blx	r7
 8010434:	3001      	adds	r0, #1
 8010436:	d10c      	bne.n	8010452 <_printf_float+0x412>
 8010438:	e65d      	b.n	80100f6 <_printf_float+0xb6>
 801043a:	2301      	movs	r3, #1
 801043c:	465a      	mov	r2, fp
 801043e:	4631      	mov	r1, r6
 8010440:	4628      	mov	r0, r5
 8010442:	47b8      	blx	r7
 8010444:	3001      	adds	r0, #1
 8010446:	f43f ae56 	beq.w	80100f6 <_printf_float+0xb6>
 801044a:	f108 0801 	add.w	r8, r8, #1
 801044e:	45d0      	cmp	r8, sl
 8010450:	dbf3      	blt.n	801043a <_printf_float+0x3fa>
 8010452:	464b      	mov	r3, r9
 8010454:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8010458:	e6df      	b.n	801021a <_printf_float+0x1da>
 801045a:	f04f 0800 	mov.w	r8, #0
 801045e:	f104 0b1a 	add.w	fp, r4, #26
 8010462:	e7f4      	b.n	801044e <_printf_float+0x40e>
 8010464:	2301      	movs	r3, #1
 8010466:	4642      	mov	r2, r8
 8010468:	e7e1      	b.n	801042e <_printf_float+0x3ee>
 801046a:	2301      	movs	r3, #1
 801046c:	464a      	mov	r2, r9
 801046e:	4631      	mov	r1, r6
 8010470:	4628      	mov	r0, r5
 8010472:	47b8      	blx	r7
 8010474:	3001      	adds	r0, #1
 8010476:	f43f ae3e 	beq.w	80100f6 <_printf_float+0xb6>
 801047a:	f108 0801 	add.w	r8, r8, #1
 801047e:	68e3      	ldr	r3, [r4, #12]
 8010480:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010482:	1a5b      	subs	r3, r3, r1
 8010484:	4543      	cmp	r3, r8
 8010486:	dcf0      	bgt.n	801046a <_printf_float+0x42a>
 8010488:	e6fc      	b.n	8010284 <_printf_float+0x244>
 801048a:	f04f 0800 	mov.w	r8, #0
 801048e:	f104 0919 	add.w	r9, r4, #25
 8010492:	e7f4      	b.n	801047e <_printf_float+0x43e>

08010494 <_printf_common>:
 8010494:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010498:	4616      	mov	r6, r2
 801049a:	4698      	mov	r8, r3
 801049c:	688a      	ldr	r2, [r1, #8]
 801049e:	690b      	ldr	r3, [r1, #16]
 80104a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80104a4:	4293      	cmp	r3, r2
 80104a6:	bfb8      	it	lt
 80104a8:	4613      	movlt	r3, r2
 80104aa:	6033      	str	r3, [r6, #0]
 80104ac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80104b0:	4607      	mov	r7, r0
 80104b2:	460c      	mov	r4, r1
 80104b4:	b10a      	cbz	r2, 80104ba <_printf_common+0x26>
 80104b6:	3301      	adds	r3, #1
 80104b8:	6033      	str	r3, [r6, #0]
 80104ba:	6823      	ldr	r3, [r4, #0]
 80104bc:	0699      	lsls	r1, r3, #26
 80104be:	bf42      	ittt	mi
 80104c0:	6833      	ldrmi	r3, [r6, #0]
 80104c2:	3302      	addmi	r3, #2
 80104c4:	6033      	strmi	r3, [r6, #0]
 80104c6:	6825      	ldr	r5, [r4, #0]
 80104c8:	f015 0506 	ands.w	r5, r5, #6
 80104cc:	d106      	bne.n	80104dc <_printf_common+0x48>
 80104ce:	f104 0a19 	add.w	sl, r4, #25
 80104d2:	68e3      	ldr	r3, [r4, #12]
 80104d4:	6832      	ldr	r2, [r6, #0]
 80104d6:	1a9b      	subs	r3, r3, r2
 80104d8:	42ab      	cmp	r3, r5
 80104da:	dc26      	bgt.n	801052a <_printf_common+0x96>
 80104dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80104e0:	6822      	ldr	r2, [r4, #0]
 80104e2:	3b00      	subs	r3, #0
 80104e4:	bf18      	it	ne
 80104e6:	2301      	movne	r3, #1
 80104e8:	0692      	lsls	r2, r2, #26
 80104ea:	d42b      	bmi.n	8010544 <_printf_common+0xb0>
 80104ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80104f0:	4641      	mov	r1, r8
 80104f2:	4638      	mov	r0, r7
 80104f4:	47c8      	blx	r9
 80104f6:	3001      	adds	r0, #1
 80104f8:	d01e      	beq.n	8010538 <_printf_common+0xa4>
 80104fa:	6823      	ldr	r3, [r4, #0]
 80104fc:	6922      	ldr	r2, [r4, #16]
 80104fe:	f003 0306 	and.w	r3, r3, #6
 8010502:	2b04      	cmp	r3, #4
 8010504:	bf02      	ittt	eq
 8010506:	68e5      	ldreq	r5, [r4, #12]
 8010508:	6833      	ldreq	r3, [r6, #0]
 801050a:	1aed      	subeq	r5, r5, r3
 801050c:	68a3      	ldr	r3, [r4, #8]
 801050e:	bf0c      	ite	eq
 8010510:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010514:	2500      	movne	r5, #0
 8010516:	4293      	cmp	r3, r2
 8010518:	bfc4      	itt	gt
 801051a:	1a9b      	subgt	r3, r3, r2
 801051c:	18ed      	addgt	r5, r5, r3
 801051e:	2600      	movs	r6, #0
 8010520:	341a      	adds	r4, #26
 8010522:	42b5      	cmp	r5, r6
 8010524:	d11a      	bne.n	801055c <_printf_common+0xc8>
 8010526:	2000      	movs	r0, #0
 8010528:	e008      	b.n	801053c <_printf_common+0xa8>
 801052a:	2301      	movs	r3, #1
 801052c:	4652      	mov	r2, sl
 801052e:	4641      	mov	r1, r8
 8010530:	4638      	mov	r0, r7
 8010532:	47c8      	blx	r9
 8010534:	3001      	adds	r0, #1
 8010536:	d103      	bne.n	8010540 <_printf_common+0xac>
 8010538:	f04f 30ff 	mov.w	r0, #4294967295
 801053c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010540:	3501      	adds	r5, #1
 8010542:	e7c6      	b.n	80104d2 <_printf_common+0x3e>
 8010544:	18e1      	adds	r1, r4, r3
 8010546:	1c5a      	adds	r2, r3, #1
 8010548:	2030      	movs	r0, #48	@ 0x30
 801054a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801054e:	4422      	add	r2, r4
 8010550:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010554:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010558:	3302      	adds	r3, #2
 801055a:	e7c7      	b.n	80104ec <_printf_common+0x58>
 801055c:	2301      	movs	r3, #1
 801055e:	4622      	mov	r2, r4
 8010560:	4641      	mov	r1, r8
 8010562:	4638      	mov	r0, r7
 8010564:	47c8      	blx	r9
 8010566:	3001      	adds	r0, #1
 8010568:	d0e6      	beq.n	8010538 <_printf_common+0xa4>
 801056a:	3601      	adds	r6, #1
 801056c:	e7d9      	b.n	8010522 <_printf_common+0x8e>
	...

08010570 <_printf_i>:
 8010570:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010574:	7e0f      	ldrb	r7, [r1, #24]
 8010576:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010578:	2f78      	cmp	r7, #120	@ 0x78
 801057a:	4691      	mov	r9, r2
 801057c:	4680      	mov	r8, r0
 801057e:	460c      	mov	r4, r1
 8010580:	469a      	mov	sl, r3
 8010582:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010586:	d807      	bhi.n	8010598 <_printf_i+0x28>
 8010588:	2f62      	cmp	r7, #98	@ 0x62
 801058a:	d80a      	bhi.n	80105a2 <_printf_i+0x32>
 801058c:	2f00      	cmp	r7, #0
 801058e:	f000 80d1 	beq.w	8010734 <_printf_i+0x1c4>
 8010592:	2f58      	cmp	r7, #88	@ 0x58
 8010594:	f000 80b8 	beq.w	8010708 <_printf_i+0x198>
 8010598:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801059c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80105a0:	e03a      	b.n	8010618 <_printf_i+0xa8>
 80105a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80105a6:	2b15      	cmp	r3, #21
 80105a8:	d8f6      	bhi.n	8010598 <_printf_i+0x28>
 80105aa:	a101      	add	r1, pc, #4	@ (adr r1, 80105b0 <_printf_i+0x40>)
 80105ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80105b0:	08010609 	.word	0x08010609
 80105b4:	0801061d 	.word	0x0801061d
 80105b8:	08010599 	.word	0x08010599
 80105bc:	08010599 	.word	0x08010599
 80105c0:	08010599 	.word	0x08010599
 80105c4:	08010599 	.word	0x08010599
 80105c8:	0801061d 	.word	0x0801061d
 80105cc:	08010599 	.word	0x08010599
 80105d0:	08010599 	.word	0x08010599
 80105d4:	08010599 	.word	0x08010599
 80105d8:	08010599 	.word	0x08010599
 80105dc:	0801071b 	.word	0x0801071b
 80105e0:	08010647 	.word	0x08010647
 80105e4:	080106d5 	.word	0x080106d5
 80105e8:	08010599 	.word	0x08010599
 80105ec:	08010599 	.word	0x08010599
 80105f0:	0801073d 	.word	0x0801073d
 80105f4:	08010599 	.word	0x08010599
 80105f8:	08010647 	.word	0x08010647
 80105fc:	08010599 	.word	0x08010599
 8010600:	08010599 	.word	0x08010599
 8010604:	080106dd 	.word	0x080106dd
 8010608:	6833      	ldr	r3, [r6, #0]
 801060a:	1d1a      	adds	r2, r3, #4
 801060c:	681b      	ldr	r3, [r3, #0]
 801060e:	6032      	str	r2, [r6, #0]
 8010610:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010614:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010618:	2301      	movs	r3, #1
 801061a:	e09c      	b.n	8010756 <_printf_i+0x1e6>
 801061c:	6833      	ldr	r3, [r6, #0]
 801061e:	6820      	ldr	r0, [r4, #0]
 8010620:	1d19      	adds	r1, r3, #4
 8010622:	6031      	str	r1, [r6, #0]
 8010624:	0606      	lsls	r6, r0, #24
 8010626:	d501      	bpl.n	801062c <_printf_i+0xbc>
 8010628:	681d      	ldr	r5, [r3, #0]
 801062a:	e003      	b.n	8010634 <_printf_i+0xc4>
 801062c:	0645      	lsls	r5, r0, #25
 801062e:	d5fb      	bpl.n	8010628 <_printf_i+0xb8>
 8010630:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010634:	2d00      	cmp	r5, #0
 8010636:	da03      	bge.n	8010640 <_printf_i+0xd0>
 8010638:	232d      	movs	r3, #45	@ 0x2d
 801063a:	426d      	negs	r5, r5
 801063c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010640:	4858      	ldr	r0, [pc, #352]	@ (80107a4 <_printf_i+0x234>)
 8010642:	230a      	movs	r3, #10
 8010644:	e011      	b.n	801066a <_printf_i+0xfa>
 8010646:	6821      	ldr	r1, [r4, #0]
 8010648:	6833      	ldr	r3, [r6, #0]
 801064a:	0608      	lsls	r0, r1, #24
 801064c:	f853 5b04 	ldr.w	r5, [r3], #4
 8010650:	d402      	bmi.n	8010658 <_printf_i+0xe8>
 8010652:	0649      	lsls	r1, r1, #25
 8010654:	bf48      	it	mi
 8010656:	b2ad      	uxthmi	r5, r5
 8010658:	2f6f      	cmp	r7, #111	@ 0x6f
 801065a:	4852      	ldr	r0, [pc, #328]	@ (80107a4 <_printf_i+0x234>)
 801065c:	6033      	str	r3, [r6, #0]
 801065e:	bf14      	ite	ne
 8010660:	230a      	movne	r3, #10
 8010662:	2308      	moveq	r3, #8
 8010664:	2100      	movs	r1, #0
 8010666:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801066a:	6866      	ldr	r6, [r4, #4]
 801066c:	60a6      	str	r6, [r4, #8]
 801066e:	2e00      	cmp	r6, #0
 8010670:	db05      	blt.n	801067e <_printf_i+0x10e>
 8010672:	6821      	ldr	r1, [r4, #0]
 8010674:	432e      	orrs	r6, r5
 8010676:	f021 0104 	bic.w	r1, r1, #4
 801067a:	6021      	str	r1, [r4, #0]
 801067c:	d04b      	beq.n	8010716 <_printf_i+0x1a6>
 801067e:	4616      	mov	r6, r2
 8010680:	fbb5 f1f3 	udiv	r1, r5, r3
 8010684:	fb03 5711 	mls	r7, r3, r1, r5
 8010688:	5dc7      	ldrb	r7, [r0, r7]
 801068a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801068e:	462f      	mov	r7, r5
 8010690:	42bb      	cmp	r3, r7
 8010692:	460d      	mov	r5, r1
 8010694:	d9f4      	bls.n	8010680 <_printf_i+0x110>
 8010696:	2b08      	cmp	r3, #8
 8010698:	d10b      	bne.n	80106b2 <_printf_i+0x142>
 801069a:	6823      	ldr	r3, [r4, #0]
 801069c:	07df      	lsls	r7, r3, #31
 801069e:	d508      	bpl.n	80106b2 <_printf_i+0x142>
 80106a0:	6923      	ldr	r3, [r4, #16]
 80106a2:	6861      	ldr	r1, [r4, #4]
 80106a4:	4299      	cmp	r1, r3
 80106a6:	bfde      	ittt	le
 80106a8:	2330      	movle	r3, #48	@ 0x30
 80106aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80106ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 80106b2:	1b92      	subs	r2, r2, r6
 80106b4:	6122      	str	r2, [r4, #16]
 80106b6:	f8cd a000 	str.w	sl, [sp]
 80106ba:	464b      	mov	r3, r9
 80106bc:	aa03      	add	r2, sp, #12
 80106be:	4621      	mov	r1, r4
 80106c0:	4640      	mov	r0, r8
 80106c2:	f7ff fee7 	bl	8010494 <_printf_common>
 80106c6:	3001      	adds	r0, #1
 80106c8:	d14a      	bne.n	8010760 <_printf_i+0x1f0>
 80106ca:	f04f 30ff 	mov.w	r0, #4294967295
 80106ce:	b004      	add	sp, #16
 80106d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80106d4:	6823      	ldr	r3, [r4, #0]
 80106d6:	f043 0320 	orr.w	r3, r3, #32
 80106da:	6023      	str	r3, [r4, #0]
 80106dc:	4832      	ldr	r0, [pc, #200]	@ (80107a8 <_printf_i+0x238>)
 80106de:	2778      	movs	r7, #120	@ 0x78
 80106e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80106e4:	6823      	ldr	r3, [r4, #0]
 80106e6:	6831      	ldr	r1, [r6, #0]
 80106e8:	061f      	lsls	r7, r3, #24
 80106ea:	f851 5b04 	ldr.w	r5, [r1], #4
 80106ee:	d402      	bmi.n	80106f6 <_printf_i+0x186>
 80106f0:	065f      	lsls	r7, r3, #25
 80106f2:	bf48      	it	mi
 80106f4:	b2ad      	uxthmi	r5, r5
 80106f6:	6031      	str	r1, [r6, #0]
 80106f8:	07d9      	lsls	r1, r3, #31
 80106fa:	bf44      	itt	mi
 80106fc:	f043 0320 	orrmi.w	r3, r3, #32
 8010700:	6023      	strmi	r3, [r4, #0]
 8010702:	b11d      	cbz	r5, 801070c <_printf_i+0x19c>
 8010704:	2310      	movs	r3, #16
 8010706:	e7ad      	b.n	8010664 <_printf_i+0xf4>
 8010708:	4826      	ldr	r0, [pc, #152]	@ (80107a4 <_printf_i+0x234>)
 801070a:	e7e9      	b.n	80106e0 <_printf_i+0x170>
 801070c:	6823      	ldr	r3, [r4, #0]
 801070e:	f023 0320 	bic.w	r3, r3, #32
 8010712:	6023      	str	r3, [r4, #0]
 8010714:	e7f6      	b.n	8010704 <_printf_i+0x194>
 8010716:	4616      	mov	r6, r2
 8010718:	e7bd      	b.n	8010696 <_printf_i+0x126>
 801071a:	6833      	ldr	r3, [r6, #0]
 801071c:	6825      	ldr	r5, [r4, #0]
 801071e:	6961      	ldr	r1, [r4, #20]
 8010720:	1d18      	adds	r0, r3, #4
 8010722:	6030      	str	r0, [r6, #0]
 8010724:	062e      	lsls	r6, r5, #24
 8010726:	681b      	ldr	r3, [r3, #0]
 8010728:	d501      	bpl.n	801072e <_printf_i+0x1be>
 801072a:	6019      	str	r1, [r3, #0]
 801072c:	e002      	b.n	8010734 <_printf_i+0x1c4>
 801072e:	0668      	lsls	r0, r5, #25
 8010730:	d5fb      	bpl.n	801072a <_printf_i+0x1ba>
 8010732:	8019      	strh	r1, [r3, #0]
 8010734:	2300      	movs	r3, #0
 8010736:	6123      	str	r3, [r4, #16]
 8010738:	4616      	mov	r6, r2
 801073a:	e7bc      	b.n	80106b6 <_printf_i+0x146>
 801073c:	6833      	ldr	r3, [r6, #0]
 801073e:	1d1a      	adds	r2, r3, #4
 8010740:	6032      	str	r2, [r6, #0]
 8010742:	681e      	ldr	r6, [r3, #0]
 8010744:	6862      	ldr	r2, [r4, #4]
 8010746:	2100      	movs	r1, #0
 8010748:	4630      	mov	r0, r6
 801074a:	f7ef fd49 	bl	80001e0 <memchr>
 801074e:	b108      	cbz	r0, 8010754 <_printf_i+0x1e4>
 8010750:	1b80      	subs	r0, r0, r6
 8010752:	6060      	str	r0, [r4, #4]
 8010754:	6863      	ldr	r3, [r4, #4]
 8010756:	6123      	str	r3, [r4, #16]
 8010758:	2300      	movs	r3, #0
 801075a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801075e:	e7aa      	b.n	80106b6 <_printf_i+0x146>
 8010760:	6923      	ldr	r3, [r4, #16]
 8010762:	4632      	mov	r2, r6
 8010764:	4649      	mov	r1, r9
 8010766:	4640      	mov	r0, r8
 8010768:	47d0      	blx	sl
 801076a:	3001      	adds	r0, #1
 801076c:	d0ad      	beq.n	80106ca <_printf_i+0x15a>
 801076e:	6823      	ldr	r3, [r4, #0]
 8010770:	079b      	lsls	r3, r3, #30
 8010772:	d413      	bmi.n	801079c <_printf_i+0x22c>
 8010774:	68e0      	ldr	r0, [r4, #12]
 8010776:	9b03      	ldr	r3, [sp, #12]
 8010778:	4298      	cmp	r0, r3
 801077a:	bfb8      	it	lt
 801077c:	4618      	movlt	r0, r3
 801077e:	e7a6      	b.n	80106ce <_printf_i+0x15e>
 8010780:	2301      	movs	r3, #1
 8010782:	4632      	mov	r2, r6
 8010784:	4649      	mov	r1, r9
 8010786:	4640      	mov	r0, r8
 8010788:	47d0      	blx	sl
 801078a:	3001      	adds	r0, #1
 801078c:	d09d      	beq.n	80106ca <_printf_i+0x15a>
 801078e:	3501      	adds	r5, #1
 8010790:	68e3      	ldr	r3, [r4, #12]
 8010792:	9903      	ldr	r1, [sp, #12]
 8010794:	1a5b      	subs	r3, r3, r1
 8010796:	42ab      	cmp	r3, r5
 8010798:	dcf2      	bgt.n	8010780 <_printf_i+0x210>
 801079a:	e7eb      	b.n	8010774 <_printf_i+0x204>
 801079c:	2500      	movs	r5, #0
 801079e:	f104 0619 	add.w	r6, r4, #25
 80107a2:	e7f5      	b.n	8010790 <_printf_i+0x220>
 80107a4:	080157fa 	.word	0x080157fa
 80107a8:	0801580b 	.word	0x0801580b

080107ac <_scanf_float>:
 80107ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107b0:	b087      	sub	sp, #28
 80107b2:	4691      	mov	r9, r2
 80107b4:	9303      	str	r3, [sp, #12]
 80107b6:	688b      	ldr	r3, [r1, #8]
 80107b8:	1e5a      	subs	r2, r3, #1
 80107ba:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80107be:	bf81      	itttt	hi
 80107c0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80107c4:	eb03 0b05 	addhi.w	fp, r3, r5
 80107c8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80107cc:	608b      	strhi	r3, [r1, #8]
 80107ce:	680b      	ldr	r3, [r1, #0]
 80107d0:	460a      	mov	r2, r1
 80107d2:	f04f 0500 	mov.w	r5, #0
 80107d6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80107da:	f842 3b1c 	str.w	r3, [r2], #28
 80107de:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80107e2:	4680      	mov	r8, r0
 80107e4:	460c      	mov	r4, r1
 80107e6:	bf98      	it	ls
 80107e8:	f04f 0b00 	movls.w	fp, #0
 80107ec:	9201      	str	r2, [sp, #4]
 80107ee:	4616      	mov	r6, r2
 80107f0:	46aa      	mov	sl, r5
 80107f2:	462f      	mov	r7, r5
 80107f4:	9502      	str	r5, [sp, #8]
 80107f6:	68a2      	ldr	r2, [r4, #8]
 80107f8:	b15a      	cbz	r2, 8010812 <_scanf_float+0x66>
 80107fa:	f8d9 3000 	ldr.w	r3, [r9]
 80107fe:	781b      	ldrb	r3, [r3, #0]
 8010800:	2b4e      	cmp	r3, #78	@ 0x4e
 8010802:	d863      	bhi.n	80108cc <_scanf_float+0x120>
 8010804:	2b40      	cmp	r3, #64	@ 0x40
 8010806:	d83b      	bhi.n	8010880 <_scanf_float+0xd4>
 8010808:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 801080c:	b2c8      	uxtb	r0, r1
 801080e:	280e      	cmp	r0, #14
 8010810:	d939      	bls.n	8010886 <_scanf_float+0xda>
 8010812:	b11f      	cbz	r7, 801081c <_scanf_float+0x70>
 8010814:	6823      	ldr	r3, [r4, #0]
 8010816:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801081a:	6023      	str	r3, [r4, #0]
 801081c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010820:	f1ba 0f01 	cmp.w	sl, #1
 8010824:	f200 8114 	bhi.w	8010a50 <_scanf_float+0x2a4>
 8010828:	9b01      	ldr	r3, [sp, #4]
 801082a:	429e      	cmp	r6, r3
 801082c:	f200 8105 	bhi.w	8010a3a <_scanf_float+0x28e>
 8010830:	2001      	movs	r0, #1
 8010832:	b007      	add	sp, #28
 8010834:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010838:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 801083c:	2a0d      	cmp	r2, #13
 801083e:	d8e8      	bhi.n	8010812 <_scanf_float+0x66>
 8010840:	a101      	add	r1, pc, #4	@ (adr r1, 8010848 <_scanf_float+0x9c>)
 8010842:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8010846:	bf00      	nop
 8010848:	08010991 	.word	0x08010991
 801084c:	08010813 	.word	0x08010813
 8010850:	08010813 	.word	0x08010813
 8010854:	08010813 	.word	0x08010813
 8010858:	080109ed 	.word	0x080109ed
 801085c:	080109c7 	.word	0x080109c7
 8010860:	08010813 	.word	0x08010813
 8010864:	08010813 	.word	0x08010813
 8010868:	0801099f 	.word	0x0801099f
 801086c:	08010813 	.word	0x08010813
 8010870:	08010813 	.word	0x08010813
 8010874:	08010813 	.word	0x08010813
 8010878:	08010813 	.word	0x08010813
 801087c:	0801095b 	.word	0x0801095b
 8010880:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8010884:	e7da      	b.n	801083c <_scanf_float+0x90>
 8010886:	290e      	cmp	r1, #14
 8010888:	d8c3      	bhi.n	8010812 <_scanf_float+0x66>
 801088a:	a001      	add	r0, pc, #4	@ (adr r0, 8010890 <_scanf_float+0xe4>)
 801088c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8010890:	0801094b 	.word	0x0801094b
 8010894:	08010813 	.word	0x08010813
 8010898:	0801094b 	.word	0x0801094b
 801089c:	080109db 	.word	0x080109db
 80108a0:	08010813 	.word	0x08010813
 80108a4:	080108ed 	.word	0x080108ed
 80108a8:	08010931 	.word	0x08010931
 80108ac:	08010931 	.word	0x08010931
 80108b0:	08010931 	.word	0x08010931
 80108b4:	08010931 	.word	0x08010931
 80108b8:	08010931 	.word	0x08010931
 80108bc:	08010931 	.word	0x08010931
 80108c0:	08010931 	.word	0x08010931
 80108c4:	08010931 	.word	0x08010931
 80108c8:	08010931 	.word	0x08010931
 80108cc:	2b6e      	cmp	r3, #110	@ 0x6e
 80108ce:	d809      	bhi.n	80108e4 <_scanf_float+0x138>
 80108d0:	2b60      	cmp	r3, #96	@ 0x60
 80108d2:	d8b1      	bhi.n	8010838 <_scanf_float+0x8c>
 80108d4:	2b54      	cmp	r3, #84	@ 0x54
 80108d6:	d07b      	beq.n	80109d0 <_scanf_float+0x224>
 80108d8:	2b59      	cmp	r3, #89	@ 0x59
 80108da:	d19a      	bne.n	8010812 <_scanf_float+0x66>
 80108dc:	2d07      	cmp	r5, #7
 80108de:	d198      	bne.n	8010812 <_scanf_float+0x66>
 80108e0:	2508      	movs	r5, #8
 80108e2:	e02f      	b.n	8010944 <_scanf_float+0x198>
 80108e4:	2b74      	cmp	r3, #116	@ 0x74
 80108e6:	d073      	beq.n	80109d0 <_scanf_float+0x224>
 80108e8:	2b79      	cmp	r3, #121	@ 0x79
 80108ea:	e7f6      	b.n	80108da <_scanf_float+0x12e>
 80108ec:	6821      	ldr	r1, [r4, #0]
 80108ee:	05c8      	lsls	r0, r1, #23
 80108f0:	d51e      	bpl.n	8010930 <_scanf_float+0x184>
 80108f2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80108f6:	6021      	str	r1, [r4, #0]
 80108f8:	3701      	adds	r7, #1
 80108fa:	f1bb 0f00 	cmp.w	fp, #0
 80108fe:	d003      	beq.n	8010908 <_scanf_float+0x15c>
 8010900:	3201      	adds	r2, #1
 8010902:	f10b 3bff 	add.w	fp, fp, #4294967295
 8010906:	60a2      	str	r2, [r4, #8]
 8010908:	68a3      	ldr	r3, [r4, #8]
 801090a:	3b01      	subs	r3, #1
 801090c:	60a3      	str	r3, [r4, #8]
 801090e:	6923      	ldr	r3, [r4, #16]
 8010910:	3301      	adds	r3, #1
 8010912:	6123      	str	r3, [r4, #16]
 8010914:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8010918:	3b01      	subs	r3, #1
 801091a:	2b00      	cmp	r3, #0
 801091c:	f8c9 3004 	str.w	r3, [r9, #4]
 8010920:	f340 8082 	ble.w	8010a28 <_scanf_float+0x27c>
 8010924:	f8d9 3000 	ldr.w	r3, [r9]
 8010928:	3301      	adds	r3, #1
 801092a:	f8c9 3000 	str.w	r3, [r9]
 801092e:	e762      	b.n	80107f6 <_scanf_float+0x4a>
 8010930:	eb1a 0105 	adds.w	r1, sl, r5
 8010934:	f47f af6d 	bne.w	8010812 <_scanf_float+0x66>
 8010938:	6822      	ldr	r2, [r4, #0]
 801093a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 801093e:	6022      	str	r2, [r4, #0]
 8010940:	460d      	mov	r5, r1
 8010942:	468a      	mov	sl, r1
 8010944:	f806 3b01 	strb.w	r3, [r6], #1
 8010948:	e7de      	b.n	8010908 <_scanf_float+0x15c>
 801094a:	6822      	ldr	r2, [r4, #0]
 801094c:	0610      	lsls	r0, r2, #24
 801094e:	f57f af60 	bpl.w	8010812 <_scanf_float+0x66>
 8010952:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8010956:	6022      	str	r2, [r4, #0]
 8010958:	e7f4      	b.n	8010944 <_scanf_float+0x198>
 801095a:	f1ba 0f00 	cmp.w	sl, #0
 801095e:	d10c      	bne.n	801097a <_scanf_float+0x1ce>
 8010960:	b977      	cbnz	r7, 8010980 <_scanf_float+0x1d4>
 8010962:	6822      	ldr	r2, [r4, #0]
 8010964:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8010968:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801096c:	d108      	bne.n	8010980 <_scanf_float+0x1d4>
 801096e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8010972:	6022      	str	r2, [r4, #0]
 8010974:	f04f 0a01 	mov.w	sl, #1
 8010978:	e7e4      	b.n	8010944 <_scanf_float+0x198>
 801097a:	f1ba 0f02 	cmp.w	sl, #2
 801097e:	d050      	beq.n	8010a22 <_scanf_float+0x276>
 8010980:	2d01      	cmp	r5, #1
 8010982:	d002      	beq.n	801098a <_scanf_float+0x1de>
 8010984:	2d04      	cmp	r5, #4
 8010986:	f47f af44 	bne.w	8010812 <_scanf_float+0x66>
 801098a:	3501      	adds	r5, #1
 801098c:	b2ed      	uxtb	r5, r5
 801098e:	e7d9      	b.n	8010944 <_scanf_float+0x198>
 8010990:	f1ba 0f01 	cmp.w	sl, #1
 8010994:	f47f af3d 	bne.w	8010812 <_scanf_float+0x66>
 8010998:	f04f 0a02 	mov.w	sl, #2
 801099c:	e7d2      	b.n	8010944 <_scanf_float+0x198>
 801099e:	b975      	cbnz	r5, 80109be <_scanf_float+0x212>
 80109a0:	2f00      	cmp	r7, #0
 80109a2:	f47f af37 	bne.w	8010814 <_scanf_float+0x68>
 80109a6:	6822      	ldr	r2, [r4, #0]
 80109a8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80109ac:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80109b0:	f040 8103 	bne.w	8010bba <_scanf_float+0x40e>
 80109b4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80109b8:	6022      	str	r2, [r4, #0]
 80109ba:	2501      	movs	r5, #1
 80109bc:	e7c2      	b.n	8010944 <_scanf_float+0x198>
 80109be:	2d03      	cmp	r5, #3
 80109c0:	d0e3      	beq.n	801098a <_scanf_float+0x1de>
 80109c2:	2d05      	cmp	r5, #5
 80109c4:	e7df      	b.n	8010986 <_scanf_float+0x1da>
 80109c6:	2d02      	cmp	r5, #2
 80109c8:	f47f af23 	bne.w	8010812 <_scanf_float+0x66>
 80109cc:	2503      	movs	r5, #3
 80109ce:	e7b9      	b.n	8010944 <_scanf_float+0x198>
 80109d0:	2d06      	cmp	r5, #6
 80109d2:	f47f af1e 	bne.w	8010812 <_scanf_float+0x66>
 80109d6:	2507      	movs	r5, #7
 80109d8:	e7b4      	b.n	8010944 <_scanf_float+0x198>
 80109da:	6822      	ldr	r2, [r4, #0]
 80109dc:	0591      	lsls	r1, r2, #22
 80109de:	f57f af18 	bpl.w	8010812 <_scanf_float+0x66>
 80109e2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80109e6:	6022      	str	r2, [r4, #0]
 80109e8:	9702      	str	r7, [sp, #8]
 80109ea:	e7ab      	b.n	8010944 <_scanf_float+0x198>
 80109ec:	6822      	ldr	r2, [r4, #0]
 80109ee:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80109f2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80109f6:	d005      	beq.n	8010a04 <_scanf_float+0x258>
 80109f8:	0550      	lsls	r0, r2, #21
 80109fa:	f57f af0a 	bpl.w	8010812 <_scanf_float+0x66>
 80109fe:	2f00      	cmp	r7, #0
 8010a00:	f000 80db 	beq.w	8010bba <_scanf_float+0x40e>
 8010a04:	0591      	lsls	r1, r2, #22
 8010a06:	bf58      	it	pl
 8010a08:	9902      	ldrpl	r1, [sp, #8]
 8010a0a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8010a0e:	bf58      	it	pl
 8010a10:	1a79      	subpl	r1, r7, r1
 8010a12:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8010a16:	bf58      	it	pl
 8010a18:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8010a1c:	6022      	str	r2, [r4, #0]
 8010a1e:	2700      	movs	r7, #0
 8010a20:	e790      	b.n	8010944 <_scanf_float+0x198>
 8010a22:	f04f 0a03 	mov.w	sl, #3
 8010a26:	e78d      	b.n	8010944 <_scanf_float+0x198>
 8010a28:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8010a2c:	4649      	mov	r1, r9
 8010a2e:	4640      	mov	r0, r8
 8010a30:	4798      	blx	r3
 8010a32:	2800      	cmp	r0, #0
 8010a34:	f43f aedf 	beq.w	80107f6 <_scanf_float+0x4a>
 8010a38:	e6eb      	b.n	8010812 <_scanf_float+0x66>
 8010a3a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8010a3e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8010a42:	464a      	mov	r2, r9
 8010a44:	4640      	mov	r0, r8
 8010a46:	4798      	blx	r3
 8010a48:	6923      	ldr	r3, [r4, #16]
 8010a4a:	3b01      	subs	r3, #1
 8010a4c:	6123      	str	r3, [r4, #16]
 8010a4e:	e6eb      	b.n	8010828 <_scanf_float+0x7c>
 8010a50:	1e6b      	subs	r3, r5, #1
 8010a52:	2b06      	cmp	r3, #6
 8010a54:	d824      	bhi.n	8010aa0 <_scanf_float+0x2f4>
 8010a56:	2d02      	cmp	r5, #2
 8010a58:	d836      	bhi.n	8010ac8 <_scanf_float+0x31c>
 8010a5a:	9b01      	ldr	r3, [sp, #4]
 8010a5c:	429e      	cmp	r6, r3
 8010a5e:	f67f aee7 	bls.w	8010830 <_scanf_float+0x84>
 8010a62:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8010a66:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8010a6a:	464a      	mov	r2, r9
 8010a6c:	4640      	mov	r0, r8
 8010a6e:	4798      	blx	r3
 8010a70:	6923      	ldr	r3, [r4, #16]
 8010a72:	3b01      	subs	r3, #1
 8010a74:	6123      	str	r3, [r4, #16]
 8010a76:	e7f0      	b.n	8010a5a <_scanf_float+0x2ae>
 8010a78:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8010a7c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8010a80:	464a      	mov	r2, r9
 8010a82:	4640      	mov	r0, r8
 8010a84:	4798      	blx	r3
 8010a86:	6923      	ldr	r3, [r4, #16]
 8010a88:	3b01      	subs	r3, #1
 8010a8a:	6123      	str	r3, [r4, #16]
 8010a8c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010a90:	fa5f fa8a 	uxtb.w	sl, sl
 8010a94:	f1ba 0f02 	cmp.w	sl, #2
 8010a98:	d1ee      	bne.n	8010a78 <_scanf_float+0x2cc>
 8010a9a:	3d03      	subs	r5, #3
 8010a9c:	b2ed      	uxtb	r5, r5
 8010a9e:	1b76      	subs	r6, r6, r5
 8010aa0:	6823      	ldr	r3, [r4, #0]
 8010aa2:	05da      	lsls	r2, r3, #23
 8010aa4:	d530      	bpl.n	8010b08 <_scanf_float+0x35c>
 8010aa6:	055b      	lsls	r3, r3, #21
 8010aa8:	d511      	bpl.n	8010ace <_scanf_float+0x322>
 8010aaa:	9b01      	ldr	r3, [sp, #4]
 8010aac:	429e      	cmp	r6, r3
 8010aae:	f67f aebf 	bls.w	8010830 <_scanf_float+0x84>
 8010ab2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8010ab6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8010aba:	464a      	mov	r2, r9
 8010abc:	4640      	mov	r0, r8
 8010abe:	4798      	blx	r3
 8010ac0:	6923      	ldr	r3, [r4, #16]
 8010ac2:	3b01      	subs	r3, #1
 8010ac4:	6123      	str	r3, [r4, #16]
 8010ac6:	e7f0      	b.n	8010aaa <_scanf_float+0x2fe>
 8010ac8:	46aa      	mov	sl, r5
 8010aca:	46b3      	mov	fp, r6
 8010acc:	e7de      	b.n	8010a8c <_scanf_float+0x2e0>
 8010ace:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8010ad2:	6923      	ldr	r3, [r4, #16]
 8010ad4:	2965      	cmp	r1, #101	@ 0x65
 8010ad6:	f103 33ff 	add.w	r3, r3, #4294967295
 8010ada:	f106 35ff 	add.w	r5, r6, #4294967295
 8010ade:	6123      	str	r3, [r4, #16]
 8010ae0:	d00c      	beq.n	8010afc <_scanf_float+0x350>
 8010ae2:	2945      	cmp	r1, #69	@ 0x45
 8010ae4:	d00a      	beq.n	8010afc <_scanf_float+0x350>
 8010ae6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8010aea:	464a      	mov	r2, r9
 8010aec:	4640      	mov	r0, r8
 8010aee:	4798      	blx	r3
 8010af0:	6923      	ldr	r3, [r4, #16]
 8010af2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8010af6:	3b01      	subs	r3, #1
 8010af8:	1eb5      	subs	r5, r6, #2
 8010afa:	6123      	str	r3, [r4, #16]
 8010afc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8010b00:	464a      	mov	r2, r9
 8010b02:	4640      	mov	r0, r8
 8010b04:	4798      	blx	r3
 8010b06:	462e      	mov	r6, r5
 8010b08:	6822      	ldr	r2, [r4, #0]
 8010b0a:	f012 0210 	ands.w	r2, r2, #16
 8010b0e:	d001      	beq.n	8010b14 <_scanf_float+0x368>
 8010b10:	2000      	movs	r0, #0
 8010b12:	e68e      	b.n	8010832 <_scanf_float+0x86>
 8010b14:	7032      	strb	r2, [r6, #0]
 8010b16:	6823      	ldr	r3, [r4, #0]
 8010b18:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8010b1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010b20:	d125      	bne.n	8010b6e <_scanf_float+0x3c2>
 8010b22:	9b02      	ldr	r3, [sp, #8]
 8010b24:	429f      	cmp	r7, r3
 8010b26:	d00a      	beq.n	8010b3e <_scanf_float+0x392>
 8010b28:	1bda      	subs	r2, r3, r7
 8010b2a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8010b2e:	429e      	cmp	r6, r3
 8010b30:	bf28      	it	cs
 8010b32:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8010b36:	4922      	ldr	r1, [pc, #136]	@ (8010bc0 <_scanf_float+0x414>)
 8010b38:	4630      	mov	r0, r6
 8010b3a:	f000 f97f 	bl	8010e3c <siprintf>
 8010b3e:	9901      	ldr	r1, [sp, #4]
 8010b40:	2200      	movs	r2, #0
 8010b42:	4640      	mov	r0, r8
 8010b44:	f002 fc68 	bl	8013418 <_strtod_r>
 8010b48:	9b03      	ldr	r3, [sp, #12]
 8010b4a:	6821      	ldr	r1, [r4, #0]
 8010b4c:	681b      	ldr	r3, [r3, #0]
 8010b4e:	f011 0f02 	tst.w	r1, #2
 8010b52:	ec57 6b10 	vmov	r6, r7, d0
 8010b56:	f103 0204 	add.w	r2, r3, #4
 8010b5a:	d015      	beq.n	8010b88 <_scanf_float+0x3dc>
 8010b5c:	9903      	ldr	r1, [sp, #12]
 8010b5e:	600a      	str	r2, [r1, #0]
 8010b60:	681b      	ldr	r3, [r3, #0]
 8010b62:	e9c3 6700 	strd	r6, r7, [r3]
 8010b66:	68e3      	ldr	r3, [r4, #12]
 8010b68:	3301      	adds	r3, #1
 8010b6a:	60e3      	str	r3, [r4, #12]
 8010b6c:	e7d0      	b.n	8010b10 <_scanf_float+0x364>
 8010b6e:	9b04      	ldr	r3, [sp, #16]
 8010b70:	2b00      	cmp	r3, #0
 8010b72:	d0e4      	beq.n	8010b3e <_scanf_float+0x392>
 8010b74:	9905      	ldr	r1, [sp, #20]
 8010b76:	230a      	movs	r3, #10
 8010b78:	3101      	adds	r1, #1
 8010b7a:	4640      	mov	r0, r8
 8010b7c:	f002 fccc 	bl	8013518 <_strtol_r>
 8010b80:	9b04      	ldr	r3, [sp, #16]
 8010b82:	9e05      	ldr	r6, [sp, #20]
 8010b84:	1ac2      	subs	r2, r0, r3
 8010b86:	e7d0      	b.n	8010b2a <_scanf_float+0x37e>
 8010b88:	f011 0f04 	tst.w	r1, #4
 8010b8c:	9903      	ldr	r1, [sp, #12]
 8010b8e:	600a      	str	r2, [r1, #0]
 8010b90:	d1e6      	bne.n	8010b60 <_scanf_float+0x3b4>
 8010b92:	681d      	ldr	r5, [r3, #0]
 8010b94:	4632      	mov	r2, r6
 8010b96:	463b      	mov	r3, r7
 8010b98:	4630      	mov	r0, r6
 8010b9a:	4639      	mov	r1, r7
 8010b9c:	f7ef ffce 	bl	8000b3c <__aeabi_dcmpun>
 8010ba0:	b128      	cbz	r0, 8010bae <_scanf_float+0x402>
 8010ba2:	4808      	ldr	r0, [pc, #32]	@ (8010bc4 <_scanf_float+0x418>)
 8010ba4:	f000 fae2 	bl	801116c <nanf>
 8010ba8:	ed85 0a00 	vstr	s0, [r5]
 8010bac:	e7db      	b.n	8010b66 <_scanf_float+0x3ba>
 8010bae:	4630      	mov	r0, r6
 8010bb0:	4639      	mov	r1, r7
 8010bb2:	f7f0 f821 	bl	8000bf8 <__aeabi_d2f>
 8010bb6:	6028      	str	r0, [r5, #0]
 8010bb8:	e7d5      	b.n	8010b66 <_scanf_float+0x3ba>
 8010bba:	2700      	movs	r7, #0
 8010bbc:	e62e      	b.n	801081c <_scanf_float+0x70>
 8010bbe:	bf00      	nop
 8010bc0:	0801581c 	.word	0x0801581c
 8010bc4:	0801595d 	.word	0x0801595d

08010bc8 <std>:
 8010bc8:	2300      	movs	r3, #0
 8010bca:	b510      	push	{r4, lr}
 8010bcc:	4604      	mov	r4, r0
 8010bce:	e9c0 3300 	strd	r3, r3, [r0]
 8010bd2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010bd6:	6083      	str	r3, [r0, #8]
 8010bd8:	8181      	strh	r1, [r0, #12]
 8010bda:	6643      	str	r3, [r0, #100]	@ 0x64
 8010bdc:	81c2      	strh	r2, [r0, #14]
 8010bde:	6183      	str	r3, [r0, #24]
 8010be0:	4619      	mov	r1, r3
 8010be2:	2208      	movs	r2, #8
 8010be4:	305c      	adds	r0, #92	@ 0x5c
 8010be6:	f000 fa23 	bl	8011030 <memset>
 8010bea:	4b0d      	ldr	r3, [pc, #52]	@ (8010c20 <std+0x58>)
 8010bec:	6263      	str	r3, [r4, #36]	@ 0x24
 8010bee:	4b0d      	ldr	r3, [pc, #52]	@ (8010c24 <std+0x5c>)
 8010bf0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8010bf2:	4b0d      	ldr	r3, [pc, #52]	@ (8010c28 <std+0x60>)
 8010bf4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8010bf6:	4b0d      	ldr	r3, [pc, #52]	@ (8010c2c <std+0x64>)
 8010bf8:	6323      	str	r3, [r4, #48]	@ 0x30
 8010bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8010c30 <std+0x68>)
 8010bfc:	6224      	str	r4, [r4, #32]
 8010bfe:	429c      	cmp	r4, r3
 8010c00:	d006      	beq.n	8010c10 <std+0x48>
 8010c02:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8010c06:	4294      	cmp	r4, r2
 8010c08:	d002      	beq.n	8010c10 <std+0x48>
 8010c0a:	33d0      	adds	r3, #208	@ 0xd0
 8010c0c:	429c      	cmp	r4, r3
 8010c0e:	d105      	bne.n	8010c1c <std+0x54>
 8010c10:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8010c14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010c18:	f000 ba96 	b.w	8011148 <__retarget_lock_init_recursive>
 8010c1c:	bd10      	pop	{r4, pc}
 8010c1e:	bf00      	nop
 8010c20:	08010e81 	.word	0x08010e81
 8010c24:	08010ea3 	.word	0x08010ea3
 8010c28:	08010edb 	.word	0x08010edb
 8010c2c:	08010eff 	.word	0x08010eff
 8010c30:	20000a1c 	.word	0x20000a1c

08010c34 <stdio_exit_handler>:
 8010c34:	4a02      	ldr	r2, [pc, #8]	@ (8010c40 <stdio_exit_handler+0xc>)
 8010c36:	4903      	ldr	r1, [pc, #12]	@ (8010c44 <stdio_exit_handler+0x10>)
 8010c38:	4803      	ldr	r0, [pc, #12]	@ (8010c48 <stdio_exit_handler+0x14>)
 8010c3a:	f000 b869 	b.w	8010d10 <_fwalk_sglue>
 8010c3e:	bf00      	nop
 8010c40:	200000cc 	.word	0x200000cc
 8010c44:	08013b59 	.word	0x08013b59
 8010c48:	200000dc 	.word	0x200000dc

08010c4c <cleanup_stdio>:
 8010c4c:	6841      	ldr	r1, [r0, #4]
 8010c4e:	4b0c      	ldr	r3, [pc, #48]	@ (8010c80 <cleanup_stdio+0x34>)
 8010c50:	4299      	cmp	r1, r3
 8010c52:	b510      	push	{r4, lr}
 8010c54:	4604      	mov	r4, r0
 8010c56:	d001      	beq.n	8010c5c <cleanup_stdio+0x10>
 8010c58:	f002 ff7e 	bl	8013b58 <_fflush_r>
 8010c5c:	68a1      	ldr	r1, [r4, #8]
 8010c5e:	4b09      	ldr	r3, [pc, #36]	@ (8010c84 <cleanup_stdio+0x38>)
 8010c60:	4299      	cmp	r1, r3
 8010c62:	d002      	beq.n	8010c6a <cleanup_stdio+0x1e>
 8010c64:	4620      	mov	r0, r4
 8010c66:	f002 ff77 	bl	8013b58 <_fflush_r>
 8010c6a:	68e1      	ldr	r1, [r4, #12]
 8010c6c:	4b06      	ldr	r3, [pc, #24]	@ (8010c88 <cleanup_stdio+0x3c>)
 8010c6e:	4299      	cmp	r1, r3
 8010c70:	d004      	beq.n	8010c7c <cleanup_stdio+0x30>
 8010c72:	4620      	mov	r0, r4
 8010c74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010c78:	f002 bf6e 	b.w	8013b58 <_fflush_r>
 8010c7c:	bd10      	pop	{r4, pc}
 8010c7e:	bf00      	nop
 8010c80:	20000a1c 	.word	0x20000a1c
 8010c84:	20000a84 	.word	0x20000a84
 8010c88:	20000aec 	.word	0x20000aec

08010c8c <global_stdio_init.part.0>:
 8010c8c:	b510      	push	{r4, lr}
 8010c8e:	4b0b      	ldr	r3, [pc, #44]	@ (8010cbc <global_stdio_init.part.0+0x30>)
 8010c90:	4c0b      	ldr	r4, [pc, #44]	@ (8010cc0 <global_stdio_init.part.0+0x34>)
 8010c92:	4a0c      	ldr	r2, [pc, #48]	@ (8010cc4 <global_stdio_init.part.0+0x38>)
 8010c94:	601a      	str	r2, [r3, #0]
 8010c96:	4620      	mov	r0, r4
 8010c98:	2200      	movs	r2, #0
 8010c9a:	2104      	movs	r1, #4
 8010c9c:	f7ff ff94 	bl	8010bc8 <std>
 8010ca0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8010ca4:	2201      	movs	r2, #1
 8010ca6:	2109      	movs	r1, #9
 8010ca8:	f7ff ff8e 	bl	8010bc8 <std>
 8010cac:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8010cb0:	2202      	movs	r2, #2
 8010cb2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010cb6:	2112      	movs	r1, #18
 8010cb8:	f7ff bf86 	b.w	8010bc8 <std>
 8010cbc:	20000b54 	.word	0x20000b54
 8010cc0:	20000a1c 	.word	0x20000a1c
 8010cc4:	08010c35 	.word	0x08010c35

08010cc8 <__sfp_lock_acquire>:
 8010cc8:	4801      	ldr	r0, [pc, #4]	@ (8010cd0 <__sfp_lock_acquire+0x8>)
 8010cca:	f000 ba3e 	b.w	801114a <__retarget_lock_acquire_recursive>
 8010cce:	bf00      	nop
 8010cd0:	20000b5d 	.word	0x20000b5d

08010cd4 <__sfp_lock_release>:
 8010cd4:	4801      	ldr	r0, [pc, #4]	@ (8010cdc <__sfp_lock_release+0x8>)
 8010cd6:	f000 ba39 	b.w	801114c <__retarget_lock_release_recursive>
 8010cda:	bf00      	nop
 8010cdc:	20000b5d 	.word	0x20000b5d

08010ce0 <__sinit>:
 8010ce0:	b510      	push	{r4, lr}
 8010ce2:	4604      	mov	r4, r0
 8010ce4:	f7ff fff0 	bl	8010cc8 <__sfp_lock_acquire>
 8010ce8:	6a23      	ldr	r3, [r4, #32]
 8010cea:	b11b      	cbz	r3, 8010cf4 <__sinit+0x14>
 8010cec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010cf0:	f7ff bff0 	b.w	8010cd4 <__sfp_lock_release>
 8010cf4:	4b04      	ldr	r3, [pc, #16]	@ (8010d08 <__sinit+0x28>)
 8010cf6:	6223      	str	r3, [r4, #32]
 8010cf8:	4b04      	ldr	r3, [pc, #16]	@ (8010d0c <__sinit+0x2c>)
 8010cfa:	681b      	ldr	r3, [r3, #0]
 8010cfc:	2b00      	cmp	r3, #0
 8010cfe:	d1f5      	bne.n	8010cec <__sinit+0xc>
 8010d00:	f7ff ffc4 	bl	8010c8c <global_stdio_init.part.0>
 8010d04:	e7f2      	b.n	8010cec <__sinit+0xc>
 8010d06:	bf00      	nop
 8010d08:	08010c4d 	.word	0x08010c4d
 8010d0c:	20000b54 	.word	0x20000b54

08010d10 <_fwalk_sglue>:
 8010d10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010d14:	4607      	mov	r7, r0
 8010d16:	4688      	mov	r8, r1
 8010d18:	4614      	mov	r4, r2
 8010d1a:	2600      	movs	r6, #0
 8010d1c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010d20:	f1b9 0901 	subs.w	r9, r9, #1
 8010d24:	d505      	bpl.n	8010d32 <_fwalk_sglue+0x22>
 8010d26:	6824      	ldr	r4, [r4, #0]
 8010d28:	2c00      	cmp	r4, #0
 8010d2a:	d1f7      	bne.n	8010d1c <_fwalk_sglue+0xc>
 8010d2c:	4630      	mov	r0, r6
 8010d2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010d32:	89ab      	ldrh	r3, [r5, #12]
 8010d34:	2b01      	cmp	r3, #1
 8010d36:	d907      	bls.n	8010d48 <_fwalk_sglue+0x38>
 8010d38:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010d3c:	3301      	adds	r3, #1
 8010d3e:	d003      	beq.n	8010d48 <_fwalk_sglue+0x38>
 8010d40:	4629      	mov	r1, r5
 8010d42:	4638      	mov	r0, r7
 8010d44:	47c0      	blx	r8
 8010d46:	4306      	orrs	r6, r0
 8010d48:	3568      	adds	r5, #104	@ 0x68
 8010d4a:	e7e9      	b.n	8010d20 <_fwalk_sglue+0x10>

08010d4c <iprintf>:
 8010d4c:	b40f      	push	{r0, r1, r2, r3}
 8010d4e:	b507      	push	{r0, r1, r2, lr}
 8010d50:	4906      	ldr	r1, [pc, #24]	@ (8010d6c <iprintf+0x20>)
 8010d52:	ab04      	add	r3, sp, #16
 8010d54:	6808      	ldr	r0, [r1, #0]
 8010d56:	f853 2b04 	ldr.w	r2, [r3], #4
 8010d5a:	6881      	ldr	r1, [r0, #8]
 8010d5c:	9301      	str	r3, [sp, #4]
 8010d5e:	f002 fd5f 	bl	8013820 <_vfiprintf_r>
 8010d62:	b003      	add	sp, #12
 8010d64:	f85d eb04 	ldr.w	lr, [sp], #4
 8010d68:	b004      	add	sp, #16
 8010d6a:	4770      	bx	lr
 8010d6c:	200000d8 	.word	0x200000d8

08010d70 <putchar>:
 8010d70:	4b02      	ldr	r3, [pc, #8]	@ (8010d7c <putchar+0xc>)
 8010d72:	4601      	mov	r1, r0
 8010d74:	6818      	ldr	r0, [r3, #0]
 8010d76:	6882      	ldr	r2, [r0, #8]
 8010d78:	f002 bf78 	b.w	8013c6c <_putc_r>
 8010d7c:	200000d8 	.word	0x200000d8

08010d80 <_puts_r>:
 8010d80:	6a03      	ldr	r3, [r0, #32]
 8010d82:	b570      	push	{r4, r5, r6, lr}
 8010d84:	6884      	ldr	r4, [r0, #8]
 8010d86:	4605      	mov	r5, r0
 8010d88:	460e      	mov	r6, r1
 8010d8a:	b90b      	cbnz	r3, 8010d90 <_puts_r+0x10>
 8010d8c:	f7ff ffa8 	bl	8010ce0 <__sinit>
 8010d90:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010d92:	07db      	lsls	r3, r3, #31
 8010d94:	d405      	bmi.n	8010da2 <_puts_r+0x22>
 8010d96:	89a3      	ldrh	r3, [r4, #12]
 8010d98:	0598      	lsls	r0, r3, #22
 8010d9a:	d402      	bmi.n	8010da2 <_puts_r+0x22>
 8010d9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010d9e:	f000 f9d4 	bl	801114a <__retarget_lock_acquire_recursive>
 8010da2:	89a3      	ldrh	r3, [r4, #12]
 8010da4:	0719      	lsls	r1, r3, #28
 8010da6:	d502      	bpl.n	8010dae <_puts_r+0x2e>
 8010da8:	6923      	ldr	r3, [r4, #16]
 8010daa:	2b00      	cmp	r3, #0
 8010dac:	d135      	bne.n	8010e1a <_puts_r+0x9a>
 8010dae:	4621      	mov	r1, r4
 8010db0:	4628      	mov	r0, r5
 8010db2:	f000 f8e7 	bl	8010f84 <__swsetup_r>
 8010db6:	b380      	cbz	r0, 8010e1a <_puts_r+0x9a>
 8010db8:	f04f 35ff 	mov.w	r5, #4294967295
 8010dbc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010dbe:	07da      	lsls	r2, r3, #31
 8010dc0:	d405      	bmi.n	8010dce <_puts_r+0x4e>
 8010dc2:	89a3      	ldrh	r3, [r4, #12]
 8010dc4:	059b      	lsls	r3, r3, #22
 8010dc6:	d402      	bmi.n	8010dce <_puts_r+0x4e>
 8010dc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010dca:	f000 f9bf 	bl	801114c <__retarget_lock_release_recursive>
 8010dce:	4628      	mov	r0, r5
 8010dd0:	bd70      	pop	{r4, r5, r6, pc}
 8010dd2:	2b00      	cmp	r3, #0
 8010dd4:	da04      	bge.n	8010de0 <_puts_r+0x60>
 8010dd6:	69a2      	ldr	r2, [r4, #24]
 8010dd8:	429a      	cmp	r2, r3
 8010dda:	dc17      	bgt.n	8010e0c <_puts_r+0x8c>
 8010ddc:	290a      	cmp	r1, #10
 8010dde:	d015      	beq.n	8010e0c <_puts_r+0x8c>
 8010de0:	6823      	ldr	r3, [r4, #0]
 8010de2:	1c5a      	adds	r2, r3, #1
 8010de4:	6022      	str	r2, [r4, #0]
 8010de6:	7019      	strb	r1, [r3, #0]
 8010de8:	68a3      	ldr	r3, [r4, #8]
 8010dea:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8010dee:	3b01      	subs	r3, #1
 8010df0:	60a3      	str	r3, [r4, #8]
 8010df2:	2900      	cmp	r1, #0
 8010df4:	d1ed      	bne.n	8010dd2 <_puts_r+0x52>
 8010df6:	2b00      	cmp	r3, #0
 8010df8:	da11      	bge.n	8010e1e <_puts_r+0x9e>
 8010dfa:	4622      	mov	r2, r4
 8010dfc:	210a      	movs	r1, #10
 8010dfe:	4628      	mov	r0, r5
 8010e00:	f000 f881 	bl	8010f06 <__swbuf_r>
 8010e04:	3001      	adds	r0, #1
 8010e06:	d0d7      	beq.n	8010db8 <_puts_r+0x38>
 8010e08:	250a      	movs	r5, #10
 8010e0a:	e7d7      	b.n	8010dbc <_puts_r+0x3c>
 8010e0c:	4622      	mov	r2, r4
 8010e0e:	4628      	mov	r0, r5
 8010e10:	f000 f879 	bl	8010f06 <__swbuf_r>
 8010e14:	3001      	adds	r0, #1
 8010e16:	d1e7      	bne.n	8010de8 <_puts_r+0x68>
 8010e18:	e7ce      	b.n	8010db8 <_puts_r+0x38>
 8010e1a:	3e01      	subs	r6, #1
 8010e1c:	e7e4      	b.n	8010de8 <_puts_r+0x68>
 8010e1e:	6823      	ldr	r3, [r4, #0]
 8010e20:	1c5a      	adds	r2, r3, #1
 8010e22:	6022      	str	r2, [r4, #0]
 8010e24:	220a      	movs	r2, #10
 8010e26:	701a      	strb	r2, [r3, #0]
 8010e28:	e7ee      	b.n	8010e08 <_puts_r+0x88>
	...

08010e2c <puts>:
 8010e2c:	4b02      	ldr	r3, [pc, #8]	@ (8010e38 <puts+0xc>)
 8010e2e:	4601      	mov	r1, r0
 8010e30:	6818      	ldr	r0, [r3, #0]
 8010e32:	f7ff bfa5 	b.w	8010d80 <_puts_r>
 8010e36:	bf00      	nop
 8010e38:	200000d8 	.word	0x200000d8

08010e3c <siprintf>:
 8010e3c:	b40e      	push	{r1, r2, r3}
 8010e3e:	b510      	push	{r4, lr}
 8010e40:	b09d      	sub	sp, #116	@ 0x74
 8010e42:	ab1f      	add	r3, sp, #124	@ 0x7c
 8010e44:	9002      	str	r0, [sp, #8]
 8010e46:	9006      	str	r0, [sp, #24]
 8010e48:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8010e4c:	480a      	ldr	r0, [pc, #40]	@ (8010e78 <siprintf+0x3c>)
 8010e4e:	9107      	str	r1, [sp, #28]
 8010e50:	9104      	str	r1, [sp, #16]
 8010e52:	490a      	ldr	r1, [pc, #40]	@ (8010e7c <siprintf+0x40>)
 8010e54:	f853 2b04 	ldr.w	r2, [r3], #4
 8010e58:	9105      	str	r1, [sp, #20]
 8010e5a:	2400      	movs	r4, #0
 8010e5c:	a902      	add	r1, sp, #8
 8010e5e:	6800      	ldr	r0, [r0, #0]
 8010e60:	9301      	str	r3, [sp, #4]
 8010e62:	941b      	str	r4, [sp, #108]	@ 0x6c
 8010e64:	f002 fbb6 	bl	80135d4 <_svfiprintf_r>
 8010e68:	9b02      	ldr	r3, [sp, #8]
 8010e6a:	701c      	strb	r4, [r3, #0]
 8010e6c:	b01d      	add	sp, #116	@ 0x74
 8010e6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010e72:	b003      	add	sp, #12
 8010e74:	4770      	bx	lr
 8010e76:	bf00      	nop
 8010e78:	200000d8 	.word	0x200000d8
 8010e7c:	ffff0208 	.word	0xffff0208

08010e80 <__sread>:
 8010e80:	b510      	push	{r4, lr}
 8010e82:	460c      	mov	r4, r1
 8010e84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010e88:	f000 f900 	bl	801108c <_read_r>
 8010e8c:	2800      	cmp	r0, #0
 8010e8e:	bfab      	itete	ge
 8010e90:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8010e92:	89a3      	ldrhlt	r3, [r4, #12]
 8010e94:	181b      	addge	r3, r3, r0
 8010e96:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8010e9a:	bfac      	ite	ge
 8010e9c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8010e9e:	81a3      	strhlt	r3, [r4, #12]
 8010ea0:	bd10      	pop	{r4, pc}

08010ea2 <__swrite>:
 8010ea2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ea6:	461f      	mov	r7, r3
 8010ea8:	898b      	ldrh	r3, [r1, #12]
 8010eaa:	05db      	lsls	r3, r3, #23
 8010eac:	4605      	mov	r5, r0
 8010eae:	460c      	mov	r4, r1
 8010eb0:	4616      	mov	r6, r2
 8010eb2:	d505      	bpl.n	8010ec0 <__swrite+0x1e>
 8010eb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010eb8:	2302      	movs	r3, #2
 8010eba:	2200      	movs	r2, #0
 8010ebc:	f000 f8d4 	bl	8011068 <_lseek_r>
 8010ec0:	89a3      	ldrh	r3, [r4, #12]
 8010ec2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010ec6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010eca:	81a3      	strh	r3, [r4, #12]
 8010ecc:	4632      	mov	r2, r6
 8010ece:	463b      	mov	r3, r7
 8010ed0:	4628      	mov	r0, r5
 8010ed2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010ed6:	f000 b8fb 	b.w	80110d0 <_write_r>

08010eda <__sseek>:
 8010eda:	b510      	push	{r4, lr}
 8010edc:	460c      	mov	r4, r1
 8010ede:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010ee2:	f000 f8c1 	bl	8011068 <_lseek_r>
 8010ee6:	1c43      	adds	r3, r0, #1
 8010ee8:	89a3      	ldrh	r3, [r4, #12]
 8010eea:	bf15      	itete	ne
 8010eec:	6560      	strne	r0, [r4, #84]	@ 0x54
 8010eee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8010ef2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8010ef6:	81a3      	strheq	r3, [r4, #12]
 8010ef8:	bf18      	it	ne
 8010efa:	81a3      	strhne	r3, [r4, #12]
 8010efc:	bd10      	pop	{r4, pc}

08010efe <__sclose>:
 8010efe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010f02:	f000 b8a1 	b.w	8011048 <_close_r>

08010f06 <__swbuf_r>:
 8010f06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f08:	460e      	mov	r6, r1
 8010f0a:	4614      	mov	r4, r2
 8010f0c:	4605      	mov	r5, r0
 8010f0e:	b118      	cbz	r0, 8010f18 <__swbuf_r+0x12>
 8010f10:	6a03      	ldr	r3, [r0, #32]
 8010f12:	b90b      	cbnz	r3, 8010f18 <__swbuf_r+0x12>
 8010f14:	f7ff fee4 	bl	8010ce0 <__sinit>
 8010f18:	69a3      	ldr	r3, [r4, #24]
 8010f1a:	60a3      	str	r3, [r4, #8]
 8010f1c:	89a3      	ldrh	r3, [r4, #12]
 8010f1e:	071a      	lsls	r2, r3, #28
 8010f20:	d501      	bpl.n	8010f26 <__swbuf_r+0x20>
 8010f22:	6923      	ldr	r3, [r4, #16]
 8010f24:	b943      	cbnz	r3, 8010f38 <__swbuf_r+0x32>
 8010f26:	4621      	mov	r1, r4
 8010f28:	4628      	mov	r0, r5
 8010f2a:	f000 f82b 	bl	8010f84 <__swsetup_r>
 8010f2e:	b118      	cbz	r0, 8010f38 <__swbuf_r+0x32>
 8010f30:	f04f 37ff 	mov.w	r7, #4294967295
 8010f34:	4638      	mov	r0, r7
 8010f36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010f38:	6823      	ldr	r3, [r4, #0]
 8010f3a:	6922      	ldr	r2, [r4, #16]
 8010f3c:	1a98      	subs	r0, r3, r2
 8010f3e:	6963      	ldr	r3, [r4, #20]
 8010f40:	b2f6      	uxtb	r6, r6
 8010f42:	4283      	cmp	r3, r0
 8010f44:	4637      	mov	r7, r6
 8010f46:	dc05      	bgt.n	8010f54 <__swbuf_r+0x4e>
 8010f48:	4621      	mov	r1, r4
 8010f4a:	4628      	mov	r0, r5
 8010f4c:	f002 fe04 	bl	8013b58 <_fflush_r>
 8010f50:	2800      	cmp	r0, #0
 8010f52:	d1ed      	bne.n	8010f30 <__swbuf_r+0x2a>
 8010f54:	68a3      	ldr	r3, [r4, #8]
 8010f56:	3b01      	subs	r3, #1
 8010f58:	60a3      	str	r3, [r4, #8]
 8010f5a:	6823      	ldr	r3, [r4, #0]
 8010f5c:	1c5a      	adds	r2, r3, #1
 8010f5e:	6022      	str	r2, [r4, #0]
 8010f60:	701e      	strb	r6, [r3, #0]
 8010f62:	6962      	ldr	r2, [r4, #20]
 8010f64:	1c43      	adds	r3, r0, #1
 8010f66:	429a      	cmp	r2, r3
 8010f68:	d004      	beq.n	8010f74 <__swbuf_r+0x6e>
 8010f6a:	89a3      	ldrh	r3, [r4, #12]
 8010f6c:	07db      	lsls	r3, r3, #31
 8010f6e:	d5e1      	bpl.n	8010f34 <__swbuf_r+0x2e>
 8010f70:	2e0a      	cmp	r6, #10
 8010f72:	d1df      	bne.n	8010f34 <__swbuf_r+0x2e>
 8010f74:	4621      	mov	r1, r4
 8010f76:	4628      	mov	r0, r5
 8010f78:	f002 fdee 	bl	8013b58 <_fflush_r>
 8010f7c:	2800      	cmp	r0, #0
 8010f7e:	d0d9      	beq.n	8010f34 <__swbuf_r+0x2e>
 8010f80:	e7d6      	b.n	8010f30 <__swbuf_r+0x2a>
	...

08010f84 <__swsetup_r>:
 8010f84:	b538      	push	{r3, r4, r5, lr}
 8010f86:	4b29      	ldr	r3, [pc, #164]	@ (801102c <__swsetup_r+0xa8>)
 8010f88:	4605      	mov	r5, r0
 8010f8a:	6818      	ldr	r0, [r3, #0]
 8010f8c:	460c      	mov	r4, r1
 8010f8e:	b118      	cbz	r0, 8010f98 <__swsetup_r+0x14>
 8010f90:	6a03      	ldr	r3, [r0, #32]
 8010f92:	b90b      	cbnz	r3, 8010f98 <__swsetup_r+0x14>
 8010f94:	f7ff fea4 	bl	8010ce0 <__sinit>
 8010f98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010f9c:	0719      	lsls	r1, r3, #28
 8010f9e:	d422      	bmi.n	8010fe6 <__swsetup_r+0x62>
 8010fa0:	06da      	lsls	r2, r3, #27
 8010fa2:	d407      	bmi.n	8010fb4 <__swsetup_r+0x30>
 8010fa4:	2209      	movs	r2, #9
 8010fa6:	602a      	str	r2, [r5, #0]
 8010fa8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010fac:	81a3      	strh	r3, [r4, #12]
 8010fae:	f04f 30ff 	mov.w	r0, #4294967295
 8010fb2:	e033      	b.n	801101c <__swsetup_r+0x98>
 8010fb4:	0758      	lsls	r0, r3, #29
 8010fb6:	d512      	bpl.n	8010fde <__swsetup_r+0x5a>
 8010fb8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010fba:	b141      	cbz	r1, 8010fce <__swsetup_r+0x4a>
 8010fbc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010fc0:	4299      	cmp	r1, r3
 8010fc2:	d002      	beq.n	8010fca <__swsetup_r+0x46>
 8010fc4:	4628      	mov	r0, r5
 8010fc6:	f000 ff2f 	bl	8011e28 <_free_r>
 8010fca:	2300      	movs	r3, #0
 8010fcc:	6363      	str	r3, [r4, #52]	@ 0x34
 8010fce:	89a3      	ldrh	r3, [r4, #12]
 8010fd0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010fd4:	81a3      	strh	r3, [r4, #12]
 8010fd6:	2300      	movs	r3, #0
 8010fd8:	6063      	str	r3, [r4, #4]
 8010fda:	6923      	ldr	r3, [r4, #16]
 8010fdc:	6023      	str	r3, [r4, #0]
 8010fde:	89a3      	ldrh	r3, [r4, #12]
 8010fe0:	f043 0308 	orr.w	r3, r3, #8
 8010fe4:	81a3      	strh	r3, [r4, #12]
 8010fe6:	6923      	ldr	r3, [r4, #16]
 8010fe8:	b94b      	cbnz	r3, 8010ffe <__swsetup_r+0x7a>
 8010fea:	89a3      	ldrh	r3, [r4, #12]
 8010fec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010ff0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010ff4:	d003      	beq.n	8010ffe <__swsetup_r+0x7a>
 8010ff6:	4621      	mov	r1, r4
 8010ff8:	4628      	mov	r0, r5
 8010ffa:	f002 fdfb 	bl	8013bf4 <__smakebuf_r>
 8010ffe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011002:	f013 0201 	ands.w	r2, r3, #1
 8011006:	d00a      	beq.n	801101e <__swsetup_r+0x9a>
 8011008:	2200      	movs	r2, #0
 801100a:	60a2      	str	r2, [r4, #8]
 801100c:	6962      	ldr	r2, [r4, #20]
 801100e:	4252      	negs	r2, r2
 8011010:	61a2      	str	r2, [r4, #24]
 8011012:	6922      	ldr	r2, [r4, #16]
 8011014:	b942      	cbnz	r2, 8011028 <__swsetup_r+0xa4>
 8011016:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801101a:	d1c5      	bne.n	8010fa8 <__swsetup_r+0x24>
 801101c:	bd38      	pop	{r3, r4, r5, pc}
 801101e:	0799      	lsls	r1, r3, #30
 8011020:	bf58      	it	pl
 8011022:	6962      	ldrpl	r2, [r4, #20]
 8011024:	60a2      	str	r2, [r4, #8]
 8011026:	e7f4      	b.n	8011012 <__swsetup_r+0x8e>
 8011028:	2000      	movs	r0, #0
 801102a:	e7f7      	b.n	801101c <__swsetup_r+0x98>
 801102c:	200000d8 	.word	0x200000d8

08011030 <memset>:
 8011030:	4402      	add	r2, r0
 8011032:	4603      	mov	r3, r0
 8011034:	4293      	cmp	r3, r2
 8011036:	d100      	bne.n	801103a <memset+0xa>
 8011038:	4770      	bx	lr
 801103a:	f803 1b01 	strb.w	r1, [r3], #1
 801103e:	e7f9      	b.n	8011034 <memset+0x4>

08011040 <_localeconv_r>:
 8011040:	4800      	ldr	r0, [pc, #0]	@ (8011044 <_localeconv_r+0x4>)
 8011042:	4770      	bx	lr
 8011044:	20000218 	.word	0x20000218

08011048 <_close_r>:
 8011048:	b538      	push	{r3, r4, r5, lr}
 801104a:	4d06      	ldr	r5, [pc, #24]	@ (8011064 <_close_r+0x1c>)
 801104c:	2300      	movs	r3, #0
 801104e:	4604      	mov	r4, r0
 8011050:	4608      	mov	r0, r1
 8011052:	602b      	str	r3, [r5, #0]
 8011054:	f7f9 fce3 	bl	800aa1e <_close>
 8011058:	1c43      	adds	r3, r0, #1
 801105a:	d102      	bne.n	8011062 <_close_r+0x1a>
 801105c:	682b      	ldr	r3, [r5, #0]
 801105e:	b103      	cbz	r3, 8011062 <_close_r+0x1a>
 8011060:	6023      	str	r3, [r4, #0]
 8011062:	bd38      	pop	{r3, r4, r5, pc}
 8011064:	20000b58 	.word	0x20000b58

08011068 <_lseek_r>:
 8011068:	b538      	push	{r3, r4, r5, lr}
 801106a:	4d07      	ldr	r5, [pc, #28]	@ (8011088 <_lseek_r+0x20>)
 801106c:	4604      	mov	r4, r0
 801106e:	4608      	mov	r0, r1
 8011070:	4611      	mov	r1, r2
 8011072:	2200      	movs	r2, #0
 8011074:	602a      	str	r2, [r5, #0]
 8011076:	461a      	mov	r2, r3
 8011078:	f7f9 fcf8 	bl	800aa6c <_lseek>
 801107c:	1c43      	adds	r3, r0, #1
 801107e:	d102      	bne.n	8011086 <_lseek_r+0x1e>
 8011080:	682b      	ldr	r3, [r5, #0]
 8011082:	b103      	cbz	r3, 8011086 <_lseek_r+0x1e>
 8011084:	6023      	str	r3, [r4, #0]
 8011086:	bd38      	pop	{r3, r4, r5, pc}
 8011088:	20000b58 	.word	0x20000b58

0801108c <_read_r>:
 801108c:	b538      	push	{r3, r4, r5, lr}
 801108e:	4d07      	ldr	r5, [pc, #28]	@ (80110ac <_read_r+0x20>)
 8011090:	4604      	mov	r4, r0
 8011092:	4608      	mov	r0, r1
 8011094:	4611      	mov	r1, r2
 8011096:	2200      	movs	r2, #0
 8011098:	602a      	str	r2, [r5, #0]
 801109a:	461a      	mov	r2, r3
 801109c:	f7f9 fc86 	bl	800a9ac <_read>
 80110a0:	1c43      	adds	r3, r0, #1
 80110a2:	d102      	bne.n	80110aa <_read_r+0x1e>
 80110a4:	682b      	ldr	r3, [r5, #0]
 80110a6:	b103      	cbz	r3, 80110aa <_read_r+0x1e>
 80110a8:	6023      	str	r3, [r4, #0]
 80110aa:	bd38      	pop	{r3, r4, r5, pc}
 80110ac:	20000b58 	.word	0x20000b58

080110b0 <_sbrk_r>:
 80110b0:	b538      	push	{r3, r4, r5, lr}
 80110b2:	4d06      	ldr	r5, [pc, #24]	@ (80110cc <_sbrk_r+0x1c>)
 80110b4:	2300      	movs	r3, #0
 80110b6:	4604      	mov	r4, r0
 80110b8:	4608      	mov	r0, r1
 80110ba:	602b      	str	r3, [r5, #0]
 80110bc:	f7f9 fce4 	bl	800aa88 <_sbrk>
 80110c0:	1c43      	adds	r3, r0, #1
 80110c2:	d102      	bne.n	80110ca <_sbrk_r+0x1a>
 80110c4:	682b      	ldr	r3, [r5, #0]
 80110c6:	b103      	cbz	r3, 80110ca <_sbrk_r+0x1a>
 80110c8:	6023      	str	r3, [r4, #0]
 80110ca:	bd38      	pop	{r3, r4, r5, pc}
 80110cc:	20000b58 	.word	0x20000b58

080110d0 <_write_r>:
 80110d0:	b538      	push	{r3, r4, r5, lr}
 80110d2:	4d07      	ldr	r5, [pc, #28]	@ (80110f0 <_write_r+0x20>)
 80110d4:	4604      	mov	r4, r0
 80110d6:	4608      	mov	r0, r1
 80110d8:	4611      	mov	r1, r2
 80110da:	2200      	movs	r2, #0
 80110dc:	602a      	str	r2, [r5, #0]
 80110de:	461a      	mov	r2, r3
 80110e0:	f7f9 fc81 	bl	800a9e6 <_write>
 80110e4:	1c43      	adds	r3, r0, #1
 80110e6:	d102      	bne.n	80110ee <_write_r+0x1e>
 80110e8:	682b      	ldr	r3, [r5, #0]
 80110ea:	b103      	cbz	r3, 80110ee <_write_r+0x1e>
 80110ec:	6023      	str	r3, [r4, #0]
 80110ee:	bd38      	pop	{r3, r4, r5, pc}
 80110f0:	20000b58 	.word	0x20000b58

080110f4 <__errno>:
 80110f4:	4b01      	ldr	r3, [pc, #4]	@ (80110fc <__errno+0x8>)
 80110f6:	6818      	ldr	r0, [r3, #0]
 80110f8:	4770      	bx	lr
 80110fa:	bf00      	nop
 80110fc:	200000d8 	.word	0x200000d8

08011100 <__libc_init_array>:
 8011100:	b570      	push	{r4, r5, r6, lr}
 8011102:	4d0d      	ldr	r5, [pc, #52]	@ (8011138 <__libc_init_array+0x38>)
 8011104:	4c0d      	ldr	r4, [pc, #52]	@ (801113c <__libc_init_array+0x3c>)
 8011106:	1b64      	subs	r4, r4, r5
 8011108:	10a4      	asrs	r4, r4, #2
 801110a:	2600      	movs	r6, #0
 801110c:	42a6      	cmp	r6, r4
 801110e:	d109      	bne.n	8011124 <__libc_init_array+0x24>
 8011110:	4d0b      	ldr	r5, [pc, #44]	@ (8011140 <__libc_init_array+0x40>)
 8011112:	4c0c      	ldr	r4, [pc, #48]	@ (8011144 <__libc_init_array+0x44>)
 8011114:	f003 fa3e 	bl	8014594 <_init>
 8011118:	1b64      	subs	r4, r4, r5
 801111a:	10a4      	asrs	r4, r4, #2
 801111c:	2600      	movs	r6, #0
 801111e:	42a6      	cmp	r6, r4
 8011120:	d105      	bne.n	801112e <__libc_init_array+0x2e>
 8011122:	bd70      	pop	{r4, r5, r6, pc}
 8011124:	f855 3b04 	ldr.w	r3, [r5], #4
 8011128:	4798      	blx	r3
 801112a:	3601      	adds	r6, #1
 801112c:	e7ee      	b.n	801110c <__libc_init_array+0xc>
 801112e:	f855 3b04 	ldr.w	r3, [r5], #4
 8011132:	4798      	blx	r3
 8011134:	3601      	adds	r6, #1
 8011136:	e7f2      	b.n	801111e <__libc_init_array+0x1e>
	...

08011148 <__retarget_lock_init_recursive>:
 8011148:	4770      	bx	lr

0801114a <__retarget_lock_acquire_recursive>:
 801114a:	4770      	bx	lr

0801114c <__retarget_lock_release_recursive>:
 801114c:	4770      	bx	lr

0801114e <memcpy>:
 801114e:	440a      	add	r2, r1
 8011150:	4291      	cmp	r1, r2
 8011152:	f100 33ff 	add.w	r3, r0, #4294967295
 8011156:	d100      	bne.n	801115a <memcpy+0xc>
 8011158:	4770      	bx	lr
 801115a:	b510      	push	{r4, lr}
 801115c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011160:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011164:	4291      	cmp	r1, r2
 8011166:	d1f9      	bne.n	801115c <memcpy+0xe>
 8011168:	bd10      	pop	{r4, pc}
	...

0801116c <nanf>:
 801116c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8011174 <nanf+0x8>
 8011170:	4770      	bx	lr
 8011172:	bf00      	nop
 8011174:	7fc00000 	.word	0x7fc00000

08011178 <quorem>:
 8011178:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801117c:	6903      	ldr	r3, [r0, #16]
 801117e:	690c      	ldr	r4, [r1, #16]
 8011180:	42a3      	cmp	r3, r4
 8011182:	4607      	mov	r7, r0
 8011184:	db7e      	blt.n	8011284 <quorem+0x10c>
 8011186:	3c01      	subs	r4, #1
 8011188:	f101 0814 	add.w	r8, r1, #20
 801118c:	00a3      	lsls	r3, r4, #2
 801118e:	f100 0514 	add.w	r5, r0, #20
 8011192:	9300      	str	r3, [sp, #0]
 8011194:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011198:	9301      	str	r3, [sp, #4]
 801119a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801119e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80111a2:	3301      	adds	r3, #1
 80111a4:	429a      	cmp	r2, r3
 80111a6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80111aa:	fbb2 f6f3 	udiv	r6, r2, r3
 80111ae:	d32e      	bcc.n	801120e <quorem+0x96>
 80111b0:	f04f 0a00 	mov.w	sl, #0
 80111b4:	46c4      	mov	ip, r8
 80111b6:	46ae      	mov	lr, r5
 80111b8:	46d3      	mov	fp, sl
 80111ba:	f85c 3b04 	ldr.w	r3, [ip], #4
 80111be:	b298      	uxth	r0, r3
 80111c0:	fb06 a000 	mla	r0, r6, r0, sl
 80111c4:	0c02      	lsrs	r2, r0, #16
 80111c6:	0c1b      	lsrs	r3, r3, #16
 80111c8:	fb06 2303 	mla	r3, r6, r3, r2
 80111cc:	f8de 2000 	ldr.w	r2, [lr]
 80111d0:	b280      	uxth	r0, r0
 80111d2:	b292      	uxth	r2, r2
 80111d4:	1a12      	subs	r2, r2, r0
 80111d6:	445a      	add	r2, fp
 80111d8:	f8de 0000 	ldr.w	r0, [lr]
 80111dc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80111e0:	b29b      	uxth	r3, r3
 80111e2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80111e6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80111ea:	b292      	uxth	r2, r2
 80111ec:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80111f0:	45e1      	cmp	r9, ip
 80111f2:	f84e 2b04 	str.w	r2, [lr], #4
 80111f6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80111fa:	d2de      	bcs.n	80111ba <quorem+0x42>
 80111fc:	9b00      	ldr	r3, [sp, #0]
 80111fe:	58eb      	ldr	r3, [r5, r3]
 8011200:	b92b      	cbnz	r3, 801120e <quorem+0x96>
 8011202:	9b01      	ldr	r3, [sp, #4]
 8011204:	3b04      	subs	r3, #4
 8011206:	429d      	cmp	r5, r3
 8011208:	461a      	mov	r2, r3
 801120a:	d32f      	bcc.n	801126c <quorem+0xf4>
 801120c:	613c      	str	r4, [r7, #16]
 801120e:	4638      	mov	r0, r7
 8011210:	f001 f910 	bl	8012434 <__mcmp>
 8011214:	2800      	cmp	r0, #0
 8011216:	db25      	blt.n	8011264 <quorem+0xec>
 8011218:	4629      	mov	r1, r5
 801121a:	2000      	movs	r0, #0
 801121c:	f858 2b04 	ldr.w	r2, [r8], #4
 8011220:	f8d1 c000 	ldr.w	ip, [r1]
 8011224:	fa1f fe82 	uxth.w	lr, r2
 8011228:	fa1f f38c 	uxth.w	r3, ip
 801122c:	eba3 030e 	sub.w	r3, r3, lr
 8011230:	4403      	add	r3, r0
 8011232:	0c12      	lsrs	r2, r2, #16
 8011234:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8011238:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801123c:	b29b      	uxth	r3, r3
 801123e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011242:	45c1      	cmp	r9, r8
 8011244:	f841 3b04 	str.w	r3, [r1], #4
 8011248:	ea4f 4022 	mov.w	r0, r2, asr #16
 801124c:	d2e6      	bcs.n	801121c <quorem+0xa4>
 801124e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011252:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011256:	b922      	cbnz	r2, 8011262 <quorem+0xea>
 8011258:	3b04      	subs	r3, #4
 801125a:	429d      	cmp	r5, r3
 801125c:	461a      	mov	r2, r3
 801125e:	d30b      	bcc.n	8011278 <quorem+0x100>
 8011260:	613c      	str	r4, [r7, #16]
 8011262:	3601      	adds	r6, #1
 8011264:	4630      	mov	r0, r6
 8011266:	b003      	add	sp, #12
 8011268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801126c:	6812      	ldr	r2, [r2, #0]
 801126e:	3b04      	subs	r3, #4
 8011270:	2a00      	cmp	r2, #0
 8011272:	d1cb      	bne.n	801120c <quorem+0x94>
 8011274:	3c01      	subs	r4, #1
 8011276:	e7c6      	b.n	8011206 <quorem+0x8e>
 8011278:	6812      	ldr	r2, [r2, #0]
 801127a:	3b04      	subs	r3, #4
 801127c:	2a00      	cmp	r2, #0
 801127e:	d1ef      	bne.n	8011260 <quorem+0xe8>
 8011280:	3c01      	subs	r4, #1
 8011282:	e7ea      	b.n	801125a <quorem+0xe2>
 8011284:	2000      	movs	r0, #0
 8011286:	e7ee      	b.n	8011266 <quorem+0xee>

08011288 <_dtoa_r>:
 8011288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801128c:	69c7      	ldr	r7, [r0, #28]
 801128e:	b097      	sub	sp, #92	@ 0x5c
 8011290:	ed8d 0b04 	vstr	d0, [sp, #16]
 8011294:	ec55 4b10 	vmov	r4, r5, d0
 8011298:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801129a:	9107      	str	r1, [sp, #28]
 801129c:	4681      	mov	r9, r0
 801129e:	920c      	str	r2, [sp, #48]	@ 0x30
 80112a0:	9311      	str	r3, [sp, #68]	@ 0x44
 80112a2:	b97f      	cbnz	r7, 80112c4 <_dtoa_r+0x3c>
 80112a4:	2010      	movs	r0, #16
 80112a6:	f7fe fd6d 	bl	800fd84 <malloc>
 80112aa:	4602      	mov	r2, r0
 80112ac:	f8c9 001c 	str.w	r0, [r9, #28]
 80112b0:	b920      	cbnz	r0, 80112bc <_dtoa_r+0x34>
 80112b2:	4ba9      	ldr	r3, [pc, #676]	@ (8011558 <_dtoa_r+0x2d0>)
 80112b4:	21ef      	movs	r1, #239	@ 0xef
 80112b6:	48a9      	ldr	r0, [pc, #676]	@ (801155c <_dtoa_r+0x2d4>)
 80112b8:	f002 fd62 	bl	8013d80 <__assert_func>
 80112bc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80112c0:	6007      	str	r7, [r0, #0]
 80112c2:	60c7      	str	r7, [r0, #12]
 80112c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80112c8:	6819      	ldr	r1, [r3, #0]
 80112ca:	b159      	cbz	r1, 80112e4 <_dtoa_r+0x5c>
 80112cc:	685a      	ldr	r2, [r3, #4]
 80112ce:	604a      	str	r2, [r1, #4]
 80112d0:	2301      	movs	r3, #1
 80112d2:	4093      	lsls	r3, r2
 80112d4:	608b      	str	r3, [r1, #8]
 80112d6:	4648      	mov	r0, r9
 80112d8:	f000 fe30 	bl	8011f3c <_Bfree>
 80112dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80112e0:	2200      	movs	r2, #0
 80112e2:	601a      	str	r2, [r3, #0]
 80112e4:	1e2b      	subs	r3, r5, #0
 80112e6:	bfb9      	ittee	lt
 80112e8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80112ec:	9305      	strlt	r3, [sp, #20]
 80112ee:	2300      	movge	r3, #0
 80112f0:	6033      	strge	r3, [r6, #0]
 80112f2:	9f05      	ldr	r7, [sp, #20]
 80112f4:	4b9a      	ldr	r3, [pc, #616]	@ (8011560 <_dtoa_r+0x2d8>)
 80112f6:	bfbc      	itt	lt
 80112f8:	2201      	movlt	r2, #1
 80112fa:	6032      	strlt	r2, [r6, #0]
 80112fc:	43bb      	bics	r3, r7
 80112fe:	d112      	bne.n	8011326 <_dtoa_r+0x9e>
 8011300:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8011302:	f242 730f 	movw	r3, #9999	@ 0x270f
 8011306:	6013      	str	r3, [r2, #0]
 8011308:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801130c:	4323      	orrs	r3, r4
 801130e:	f000 855a 	beq.w	8011dc6 <_dtoa_r+0xb3e>
 8011312:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011314:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8011574 <_dtoa_r+0x2ec>
 8011318:	2b00      	cmp	r3, #0
 801131a:	f000 855c 	beq.w	8011dd6 <_dtoa_r+0xb4e>
 801131e:	f10a 0303 	add.w	r3, sl, #3
 8011322:	f000 bd56 	b.w	8011dd2 <_dtoa_r+0xb4a>
 8011326:	ed9d 7b04 	vldr	d7, [sp, #16]
 801132a:	2200      	movs	r2, #0
 801132c:	ec51 0b17 	vmov	r0, r1, d7
 8011330:	2300      	movs	r3, #0
 8011332:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8011336:	f7ef fbcf 	bl	8000ad8 <__aeabi_dcmpeq>
 801133a:	4680      	mov	r8, r0
 801133c:	b158      	cbz	r0, 8011356 <_dtoa_r+0xce>
 801133e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8011340:	2301      	movs	r3, #1
 8011342:	6013      	str	r3, [r2, #0]
 8011344:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011346:	b113      	cbz	r3, 801134e <_dtoa_r+0xc6>
 8011348:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801134a:	4b86      	ldr	r3, [pc, #536]	@ (8011564 <_dtoa_r+0x2dc>)
 801134c:	6013      	str	r3, [r2, #0]
 801134e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8011578 <_dtoa_r+0x2f0>
 8011352:	f000 bd40 	b.w	8011dd6 <_dtoa_r+0xb4e>
 8011356:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801135a:	aa14      	add	r2, sp, #80	@ 0x50
 801135c:	a915      	add	r1, sp, #84	@ 0x54
 801135e:	4648      	mov	r0, r9
 8011360:	f001 f988 	bl	8012674 <__d2b>
 8011364:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8011368:	9002      	str	r0, [sp, #8]
 801136a:	2e00      	cmp	r6, #0
 801136c:	d078      	beq.n	8011460 <_dtoa_r+0x1d8>
 801136e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011370:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8011374:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011378:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801137c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8011380:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8011384:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8011388:	4619      	mov	r1, r3
 801138a:	2200      	movs	r2, #0
 801138c:	4b76      	ldr	r3, [pc, #472]	@ (8011568 <_dtoa_r+0x2e0>)
 801138e:	f7ee ff83 	bl	8000298 <__aeabi_dsub>
 8011392:	a36b      	add	r3, pc, #428	@ (adr r3, 8011540 <_dtoa_r+0x2b8>)
 8011394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011398:	f7ef f936 	bl	8000608 <__aeabi_dmul>
 801139c:	a36a      	add	r3, pc, #424	@ (adr r3, 8011548 <_dtoa_r+0x2c0>)
 801139e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113a2:	f7ee ff7b 	bl	800029c <__adddf3>
 80113a6:	4604      	mov	r4, r0
 80113a8:	4630      	mov	r0, r6
 80113aa:	460d      	mov	r5, r1
 80113ac:	f7ef f8c2 	bl	8000534 <__aeabi_i2d>
 80113b0:	a367      	add	r3, pc, #412	@ (adr r3, 8011550 <_dtoa_r+0x2c8>)
 80113b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113b6:	f7ef f927 	bl	8000608 <__aeabi_dmul>
 80113ba:	4602      	mov	r2, r0
 80113bc:	460b      	mov	r3, r1
 80113be:	4620      	mov	r0, r4
 80113c0:	4629      	mov	r1, r5
 80113c2:	f7ee ff6b 	bl	800029c <__adddf3>
 80113c6:	4604      	mov	r4, r0
 80113c8:	460d      	mov	r5, r1
 80113ca:	f7ef fbcd 	bl	8000b68 <__aeabi_d2iz>
 80113ce:	2200      	movs	r2, #0
 80113d0:	4607      	mov	r7, r0
 80113d2:	2300      	movs	r3, #0
 80113d4:	4620      	mov	r0, r4
 80113d6:	4629      	mov	r1, r5
 80113d8:	f7ef fb88 	bl	8000aec <__aeabi_dcmplt>
 80113dc:	b140      	cbz	r0, 80113f0 <_dtoa_r+0x168>
 80113de:	4638      	mov	r0, r7
 80113e0:	f7ef f8a8 	bl	8000534 <__aeabi_i2d>
 80113e4:	4622      	mov	r2, r4
 80113e6:	462b      	mov	r3, r5
 80113e8:	f7ef fb76 	bl	8000ad8 <__aeabi_dcmpeq>
 80113ec:	b900      	cbnz	r0, 80113f0 <_dtoa_r+0x168>
 80113ee:	3f01      	subs	r7, #1
 80113f0:	2f16      	cmp	r7, #22
 80113f2:	d852      	bhi.n	801149a <_dtoa_r+0x212>
 80113f4:	4b5d      	ldr	r3, [pc, #372]	@ (801156c <_dtoa_r+0x2e4>)
 80113f6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80113fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113fe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011402:	f7ef fb73 	bl	8000aec <__aeabi_dcmplt>
 8011406:	2800      	cmp	r0, #0
 8011408:	d049      	beq.n	801149e <_dtoa_r+0x216>
 801140a:	3f01      	subs	r7, #1
 801140c:	2300      	movs	r3, #0
 801140e:	9310      	str	r3, [sp, #64]	@ 0x40
 8011410:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011412:	1b9b      	subs	r3, r3, r6
 8011414:	1e5a      	subs	r2, r3, #1
 8011416:	bf45      	ittet	mi
 8011418:	f1c3 0301 	rsbmi	r3, r3, #1
 801141c:	9300      	strmi	r3, [sp, #0]
 801141e:	2300      	movpl	r3, #0
 8011420:	2300      	movmi	r3, #0
 8011422:	9206      	str	r2, [sp, #24]
 8011424:	bf54      	ite	pl
 8011426:	9300      	strpl	r3, [sp, #0]
 8011428:	9306      	strmi	r3, [sp, #24]
 801142a:	2f00      	cmp	r7, #0
 801142c:	db39      	blt.n	80114a2 <_dtoa_r+0x21a>
 801142e:	9b06      	ldr	r3, [sp, #24]
 8011430:	970d      	str	r7, [sp, #52]	@ 0x34
 8011432:	443b      	add	r3, r7
 8011434:	9306      	str	r3, [sp, #24]
 8011436:	2300      	movs	r3, #0
 8011438:	9308      	str	r3, [sp, #32]
 801143a:	9b07      	ldr	r3, [sp, #28]
 801143c:	2b09      	cmp	r3, #9
 801143e:	d863      	bhi.n	8011508 <_dtoa_r+0x280>
 8011440:	2b05      	cmp	r3, #5
 8011442:	bfc4      	itt	gt
 8011444:	3b04      	subgt	r3, #4
 8011446:	9307      	strgt	r3, [sp, #28]
 8011448:	9b07      	ldr	r3, [sp, #28]
 801144a:	f1a3 0302 	sub.w	r3, r3, #2
 801144e:	bfcc      	ite	gt
 8011450:	2400      	movgt	r4, #0
 8011452:	2401      	movle	r4, #1
 8011454:	2b03      	cmp	r3, #3
 8011456:	d863      	bhi.n	8011520 <_dtoa_r+0x298>
 8011458:	e8df f003 	tbb	[pc, r3]
 801145c:	2b375452 	.word	0x2b375452
 8011460:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8011464:	441e      	add	r6, r3
 8011466:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801146a:	2b20      	cmp	r3, #32
 801146c:	bfc1      	itttt	gt
 801146e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8011472:	409f      	lslgt	r7, r3
 8011474:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8011478:	fa24 f303 	lsrgt.w	r3, r4, r3
 801147c:	bfd6      	itet	le
 801147e:	f1c3 0320 	rsble	r3, r3, #32
 8011482:	ea47 0003 	orrgt.w	r0, r7, r3
 8011486:	fa04 f003 	lslle.w	r0, r4, r3
 801148a:	f7ef f843 	bl	8000514 <__aeabi_ui2d>
 801148e:	2201      	movs	r2, #1
 8011490:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8011494:	3e01      	subs	r6, #1
 8011496:	9212      	str	r2, [sp, #72]	@ 0x48
 8011498:	e776      	b.n	8011388 <_dtoa_r+0x100>
 801149a:	2301      	movs	r3, #1
 801149c:	e7b7      	b.n	801140e <_dtoa_r+0x186>
 801149e:	9010      	str	r0, [sp, #64]	@ 0x40
 80114a0:	e7b6      	b.n	8011410 <_dtoa_r+0x188>
 80114a2:	9b00      	ldr	r3, [sp, #0]
 80114a4:	1bdb      	subs	r3, r3, r7
 80114a6:	9300      	str	r3, [sp, #0]
 80114a8:	427b      	negs	r3, r7
 80114aa:	9308      	str	r3, [sp, #32]
 80114ac:	2300      	movs	r3, #0
 80114ae:	930d      	str	r3, [sp, #52]	@ 0x34
 80114b0:	e7c3      	b.n	801143a <_dtoa_r+0x1b2>
 80114b2:	2301      	movs	r3, #1
 80114b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80114b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80114b8:	eb07 0b03 	add.w	fp, r7, r3
 80114bc:	f10b 0301 	add.w	r3, fp, #1
 80114c0:	2b01      	cmp	r3, #1
 80114c2:	9303      	str	r3, [sp, #12]
 80114c4:	bfb8      	it	lt
 80114c6:	2301      	movlt	r3, #1
 80114c8:	e006      	b.n	80114d8 <_dtoa_r+0x250>
 80114ca:	2301      	movs	r3, #1
 80114cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80114ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80114d0:	2b00      	cmp	r3, #0
 80114d2:	dd28      	ble.n	8011526 <_dtoa_r+0x29e>
 80114d4:	469b      	mov	fp, r3
 80114d6:	9303      	str	r3, [sp, #12]
 80114d8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80114dc:	2100      	movs	r1, #0
 80114de:	2204      	movs	r2, #4
 80114e0:	f102 0514 	add.w	r5, r2, #20
 80114e4:	429d      	cmp	r5, r3
 80114e6:	d926      	bls.n	8011536 <_dtoa_r+0x2ae>
 80114e8:	6041      	str	r1, [r0, #4]
 80114ea:	4648      	mov	r0, r9
 80114ec:	f000 fce6 	bl	8011ebc <_Balloc>
 80114f0:	4682      	mov	sl, r0
 80114f2:	2800      	cmp	r0, #0
 80114f4:	d142      	bne.n	801157c <_dtoa_r+0x2f4>
 80114f6:	4b1e      	ldr	r3, [pc, #120]	@ (8011570 <_dtoa_r+0x2e8>)
 80114f8:	4602      	mov	r2, r0
 80114fa:	f240 11af 	movw	r1, #431	@ 0x1af
 80114fe:	e6da      	b.n	80112b6 <_dtoa_r+0x2e>
 8011500:	2300      	movs	r3, #0
 8011502:	e7e3      	b.n	80114cc <_dtoa_r+0x244>
 8011504:	2300      	movs	r3, #0
 8011506:	e7d5      	b.n	80114b4 <_dtoa_r+0x22c>
 8011508:	2401      	movs	r4, #1
 801150a:	2300      	movs	r3, #0
 801150c:	9307      	str	r3, [sp, #28]
 801150e:	9409      	str	r4, [sp, #36]	@ 0x24
 8011510:	f04f 3bff 	mov.w	fp, #4294967295
 8011514:	2200      	movs	r2, #0
 8011516:	f8cd b00c 	str.w	fp, [sp, #12]
 801151a:	2312      	movs	r3, #18
 801151c:	920c      	str	r2, [sp, #48]	@ 0x30
 801151e:	e7db      	b.n	80114d8 <_dtoa_r+0x250>
 8011520:	2301      	movs	r3, #1
 8011522:	9309      	str	r3, [sp, #36]	@ 0x24
 8011524:	e7f4      	b.n	8011510 <_dtoa_r+0x288>
 8011526:	f04f 0b01 	mov.w	fp, #1
 801152a:	f8cd b00c 	str.w	fp, [sp, #12]
 801152e:	465b      	mov	r3, fp
 8011530:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8011534:	e7d0      	b.n	80114d8 <_dtoa_r+0x250>
 8011536:	3101      	adds	r1, #1
 8011538:	0052      	lsls	r2, r2, #1
 801153a:	e7d1      	b.n	80114e0 <_dtoa_r+0x258>
 801153c:	f3af 8000 	nop.w
 8011540:	636f4361 	.word	0x636f4361
 8011544:	3fd287a7 	.word	0x3fd287a7
 8011548:	8b60c8b3 	.word	0x8b60c8b3
 801154c:	3fc68a28 	.word	0x3fc68a28
 8011550:	509f79fb 	.word	0x509f79fb
 8011554:	3fd34413 	.word	0x3fd34413
 8011558:	0801582e 	.word	0x0801582e
 801155c:	08015845 	.word	0x08015845
 8011560:	7ff00000 	.word	0x7ff00000
 8011564:	080157f9 	.word	0x080157f9
 8011568:	3ff80000 	.word	0x3ff80000
 801156c:	080159f8 	.word	0x080159f8
 8011570:	0801589d 	.word	0x0801589d
 8011574:	0801582a 	.word	0x0801582a
 8011578:	080157f8 	.word	0x080157f8
 801157c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011580:	6018      	str	r0, [r3, #0]
 8011582:	9b03      	ldr	r3, [sp, #12]
 8011584:	2b0e      	cmp	r3, #14
 8011586:	f200 80a1 	bhi.w	80116cc <_dtoa_r+0x444>
 801158a:	2c00      	cmp	r4, #0
 801158c:	f000 809e 	beq.w	80116cc <_dtoa_r+0x444>
 8011590:	2f00      	cmp	r7, #0
 8011592:	dd33      	ble.n	80115fc <_dtoa_r+0x374>
 8011594:	4b9c      	ldr	r3, [pc, #624]	@ (8011808 <_dtoa_r+0x580>)
 8011596:	f007 020f 	and.w	r2, r7, #15
 801159a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801159e:	ed93 7b00 	vldr	d7, [r3]
 80115a2:	05f8      	lsls	r0, r7, #23
 80115a4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80115a8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80115ac:	d516      	bpl.n	80115dc <_dtoa_r+0x354>
 80115ae:	4b97      	ldr	r3, [pc, #604]	@ (801180c <_dtoa_r+0x584>)
 80115b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80115b4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80115b8:	f7ef f950 	bl	800085c <__aeabi_ddiv>
 80115bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80115c0:	f004 040f 	and.w	r4, r4, #15
 80115c4:	2603      	movs	r6, #3
 80115c6:	4d91      	ldr	r5, [pc, #580]	@ (801180c <_dtoa_r+0x584>)
 80115c8:	b954      	cbnz	r4, 80115e0 <_dtoa_r+0x358>
 80115ca:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80115ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80115d2:	f7ef f943 	bl	800085c <__aeabi_ddiv>
 80115d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80115da:	e028      	b.n	801162e <_dtoa_r+0x3a6>
 80115dc:	2602      	movs	r6, #2
 80115de:	e7f2      	b.n	80115c6 <_dtoa_r+0x33e>
 80115e0:	07e1      	lsls	r1, r4, #31
 80115e2:	d508      	bpl.n	80115f6 <_dtoa_r+0x36e>
 80115e4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80115e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80115ec:	f7ef f80c 	bl	8000608 <__aeabi_dmul>
 80115f0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80115f4:	3601      	adds	r6, #1
 80115f6:	1064      	asrs	r4, r4, #1
 80115f8:	3508      	adds	r5, #8
 80115fa:	e7e5      	b.n	80115c8 <_dtoa_r+0x340>
 80115fc:	f000 80af 	beq.w	801175e <_dtoa_r+0x4d6>
 8011600:	427c      	negs	r4, r7
 8011602:	4b81      	ldr	r3, [pc, #516]	@ (8011808 <_dtoa_r+0x580>)
 8011604:	4d81      	ldr	r5, [pc, #516]	@ (801180c <_dtoa_r+0x584>)
 8011606:	f004 020f 	and.w	r2, r4, #15
 801160a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801160e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011612:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011616:	f7ee fff7 	bl	8000608 <__aeabi_dmul>
 801161a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801161e:	1124      	asrs	r4, r4, #4
 8011620:	2300      	movs	r3, #0
 8011622:	2602      	movs	r6, #2
 8011624:	2c00      	cmp	r4, #0
 8011626:	f040 808f 	bne.w	8011748 <_dtoa_r+0x4c0>
 801162a:	2b00      	cmp	r3, #0
 801162c:	d1d3      	bne.n	80115d6 <_dtoa_r+0x34e>
 801162e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011630:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8011634:	2b00      	cmp	r3, #0
 8011636:	f000 8094 	beq.w	8011762 <_dtoa_r+0x4da>
 801163a:	4b75      	ldr	r3, [pc, #468]	@ (8011810 <_dtoa_r+0x588>)
 801163c:	2200      	movs	r2, #0
 801163e:	4620      	mov	r0, r4
 8011640:	4629      	mov	r1, r5
 8011642:	f7ef fa53 	bl	8000aec <__aeabi_dcmplt>
 8011646:	2800      	cmp	r0, #0
 8011648:	f000 808b 	beq.w	8011762 <_dtoa_r+0x4da>
 801164c:	9b03      	ldr	r3, [sp, #12]
 801164e:	2b00      	cmp	r3, #0
 8011650:	f000 8087 	beq.w	8011762 <_dtoa_r+0x4da>
 8011654:	f1bb 0f00 	cmp.w	fp, #0
 8011658:	dd34      	ble.n	80116c4 <_dtoa_r+0x43c>
 801165a:	4620      	mov	r0, r4
 801165c:	4b6d      	ldr	r3, [pc, #436]	@ (8011814 <_dtoa_r+0x58c>)
 801165e:	2200      	movs	r2, #0
 8011660:	4629      	mov	r1, r5
 8011662:	f7ee ffd1 	bl	8000608 <__aeabi_dmul>
 8011666:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801166a:	f107 38ff 	add.w	r8, r7, #4294967295
 801166e:	3601      	adds	r6, #1
 8011670:	465c      	mov	r4, fp
 8011672:	4630      	mov	r0, r6
 8011674:	f7ee ff5e 	bl	8000534 <__aeabi_i2d>
 8011678:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801167c:	f7ee ffc4 	bl	8000608 <__aeabi_dmul>
 8011680:	4b65      	ldr	r3, [pc, #404]	@ (8011818 <_dtoa_r+0x590>)
 8011682:	2200      	movs	r2, #0
 8011684:	f7ee fe0a 	bl	800029c <__adddf3>
 8011688:	4605      	mov	r5, r0
 801168a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801168e:	2c00      	cmp	r4, #0
 8011690:	d16a      	bne.n	8011768 <_dtoa_r+0x4e0>
 8011692:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011696:	4b61      	ldr	r3, [pc, #388]	@ (801181c <_dtoa_r+0x594>)
 8011698:	2200      	movs	r2, #0
 801169a:	f7ee fdfd 	bl	8000298 <__aeabi_dsub>
 801169e:	4602      	mov	r2, r0
 80116a0:	460b      	mov	r3, r1
 80116a2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80116a6:	462a      	mov	r2, r5
 80116a8:	4633      	mov	r3, r6
 80116aa:	f7ef fa3d 	bl	8000b28 <__aeabi_dcmpgt>
 80116ae:	2800      	cmp	r0, #0
 80116b0:	f040 8298 	bne.w	8011be4 <_dtoa_r+0x95c>
 80116b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80116b8:	462a      	mov	r2, r5
 80116ba:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80116be:	f7ef fa15 	bl	8000aec <__aeabi_dcmplt>
 80116c2:	bb38      	cbnz	r0, 8011714 <_dtoa_r+0x48c>
 80116c4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80116c8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80116cc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80116ce:	2b00      	cmp	r3, #0
 80116d0:	f2c0 8157 	blt.w	8011982 <_dtoa_r+0x6fa>
 80116d4:	2f0e      	cmp	r7, #14
 80116d6:	f300 8154 	bgt.w	8011982 <_dtoa_r+0x6fa>
 80116da:	4b4b      	ldr	r3, [pc, #300]	@ (8011808 <_dtoa_r+0x580>)
 80116dc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80116e0:	ed93 7b00 	vldr	d7, [r3]
 80116e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80116e6:	2b00      	cmp	r3, #0
 80116e8:	ed8d 7b00 	vstr	d7, [sp]
 80116ec:	f280 80e5 	bge.w	80118ba <_dtoa_r+0x632>
 80116f0:	9b03      	ldr	r3, [sp, #12]
 80116f2:	2b00      	cmp	r3, #0
 80116f4:	f300 80e1 	bgt.w	80118ba <_dtoa_r+0x632>
 80116f8:	d10c      	bne.n	8011714 <_dtoa_r+0x48c>
 80116fa:	4b48      	ldr	r3, [pc, #288]	@ (801181c <_dtoa_r+0x594>)
 80116fc:	2200      	movs	r2, #0
 80116fe:	ec51 0b17 	vmov	r0, r1, d7
 8011702:	f7ee ff81 	bl	8000608 <__aeabi_dmul>
 8011706:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801170a:	f7ef fa03 	bl	8000b14 <__aeabi_dcmpge>
 801170e:	2800      	cmp	r0, #0
 8011710:	f000 8266 	beq.w	8011be0 <_dtoa_r+0x958>
 8011714:	2400      	movs	r4, #0
 8011716:	4625      	mov	r5, r4
 8011718:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801171a:	4656      	mov	r6, sl
 801171c:	ea6f 0803 	mvn.w	r8, r3
 8011720:	2700      	movs	r7, #0
 8011722:	4621      	mov	r1, r4
 8011724:	4648      	mov	r0, r9
 8011726:	f000 fc09 	bl	8011f3c <_Bfree>
 801172a:	2d00      	cmp	r5, #0
 801172c:	f000 80bd 	beq.w	80118aa <_dtoa_r+0x622>
 8011730:	b12f      	cbz	r7, 801173e <_dtoa_r+0x4b6>
 8011732:	42af      	cmp	r7, r5
 8011734:	d003      	beq.n	801173e <_dtoa_r+0x4b6>
 8011736:	4639      	mov	r1, r7
 8011738:	4648      	mov	r0, r9
 801173a:	f000 fbff 	bl	8011f3c <_Bfree>
 801173e:	4629      	mov	r1, r5
 8011740:	4648      	mov	r0, r9
 8011742:	f000 fbfb 	bl	8011f3c <_Bfree>
 8011746:	e0b0      	b.n	80118aa <_dtoa_r+0x622>
 8011748:	07e2      	lsls	r2, r4, #31
 801174a:	d505      	bpl.n	8011758 <_dtoa_r+0x4d0>
 801174c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011750:	f7ee ff5a 	bl	8000608 <__aeabi_dmul>
 8011754:	3601      	adds	r6, #1
 8011756:	2301      	movs	r3, #1
 8011758:	1064      	asrs	r4, r4, #1
 801175a:	3508      	adds	r5, #8
 801175c:	e762      	b.n	8011624 <_dtoa_r+0x39c>
 801175e:	2602      	movs	r6, #2
 8011760:	e765      	b.n	801162e <_dtoa_r+0x3a6>
 8011762:	9c03      	ldr	r4, [sp, #12]
 8011764:	46b8      	mov	r8, r7
 8011766:	e784      	b.n	8011672 <_dtoa_r+0x3ea>
 8011768:	4b27      	ldr	r3, [pc, #156]	@ (8011808 <_dtoa_r+0x580>)
 801176a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801176c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011770:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8011774:	4454      	add	r4, sl
 8011776:	2900      	cmp	r1, #0
 8011778:	d054      	beq.n	8011824 <_dtoa_r+0x59c>
 801177a:	4929      	ldr	r1, [pc, #164]	@ (8011820 <_dtoa_r+0x598>)
 801177c:	2000      	movs	r0, #0
 801177e:	f7ef f86d 	bl	800085c <__aeabi_ddiv>
 8011782:	4633      	mov	r3, r6
 8011784:	462a      	mov	r2, r5
 8011786:	f7ee fd87 	bl	8000298 <__aeabi_dsub>
 801178a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801178e:	4656      	mov	r6, sl
 8011790:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011794:	f7ef f9e8 	bl	8000b68 <__aeabi_d2iz>
 8011798:	4605      	mov	r5, r0
 801179a:	f7ee fecb 	bl	8000534 <__aeabi_i2d>
 801179e:	4602      	mov	r2, r0
 80117a0:	460b      	mov	r3, r1
 80117a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80117a6:	f7ee fd77 	bl	8000298 <__aeabi_dsub>
 80117aa:	3530      	adds	r5, #48	@ 0x30
 80117ac:	4602      	mov	r2, r0
 80117ae:	460b      	mov	r3, r1
 80117b0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80117b4:	f806 5b01 	strb.w	r5, [r6], #1
 80117b8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80117bc:	f7ef f996 	bl	8000aec <__aeabi_dcmplt>
 80117c0:	2800      	cmp	r0, #0
 80117c2:	d172      	bne.n	80118aa <_dtoa_r+0x622>
 80117c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80117c8:	4911      	ldr	r1, [pc, #68]	@ (8011810 <_dtoa_r+0x588>)
 80117ca:	2000      	movs	r0, #0
 80117cc:	f7ee fd64 	bl	8000298 <__aeabi_dsub>
 80117d0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80117d4:	f7ef f98a 	bl	8000aec <__aeabi_dcmplt>
 80117d8:	2800      	cmp	r0, #0
 80117da:	f040 80b4 	bne.w	8011946 <_dtoa_r+0x6be>
 80117de:	42a6      	cmp	r6, r4
 80117e0:	f43f af70 	beq.w	80116c4 <_dtoa_r+0x43c>
 80117e4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80117e8:	4b0a      	ldr	r3, [pc, #40]	@ (8011814 <_dtoa_r+0x58c>)
 80117ea:	2200      	movs	r2, #0
 80117ec:	f7ee ff0c 	bl	8000608 <__aeabi_dmul>
 80117f0:	4b08      	ldr	r3, [pc, #32]	@ (8011814 <_dtoa_r+0x58c>)
 80117f2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80117f6:	2200      	movs	r2, #0
 80117f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80117fc:	f7ee ff04 	bl	8000608 <__aeabi_dmul>
 8011800:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011804:	e7c4      	b.n	8011790 <_dtoa_r+0x508>
 8011806:	bf00      	nop
 8011808:	080159f8 	.word	0x080159f8
 801180c:	080159d0 	.word	0x080159d0
 8011810:	3ff00000 	.word	0x3ff00000
 8011814:	40240000 	.word	0x40240000
 8011818:	401c0000 	.word	0x401c0000
 801181c:	40140000 	.word	0x40140000
 8011820:	3fe00000 	.word	0x3fe00000
 8011824:	4631      	mov	r1, r6
 8011826:	4628      	mov	r0, r5
 8011828:	f7ee feee 	bl	8000608 <__aeabi_dmul>
 801182c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011830:	9413      	str	r4, [sp, #76]	@ 0x4c
 8011832:	4656      	mov	r6, sl
 8011834:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011838:	f7ef f996 	bl	8000b68 <__aeabi_d2iz>
 801183c:	4605      	mov	r5, r0
 801183e:	f7ee fe79 	bl	8000534 <__aeabi_i2d>
 8011842:	4602      	mov	r2, r0
 8011844:	460b      	mov	r3, r1
 8011846:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801184a:	f7ee fd25 	bl	8000298 <__aeabi_dsub>
 801184e:	3530      	adds	r5, #48	@ 0x30
 8011850:	f806 5b01 	strb.w	r5, [r6], #1
 8011854:	4602      	mov	r2, r0
 8011856:	460b      	mov	r3, r1
 8011858:	42a6      	cmp	r6, r4
 801185a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801185e:	f04f 0200 	mov.w	r2, #0
 8011862:	d124      	bne.n	80118ae <_dtoa_r+0x626>
 8011864:	4baf      	ldr	r3, [pc, #700]	@ (8011b24 <_dtoa_r+0x89c>)
 8011866:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801186a:	f7ee fd17 	bl	800029c <__adddf3>
 801186e:	4602      	mov	r2, r0
 8011870:	460b      	mov	r3, r1
 8011872:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011876:	f7ef f957 	bl	8000b28 <__aeabi_dcmpgt>
 801187a:	2800      	cmp	r0, #0
 801187c:	d163      	bne.n	8011946 <_dtoa_r+0x6be>
 801187e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011882:	49a8      	ldr	r1, [pc, #672]	@ (8011b24 <_dtoa_r+0x89c>)
 8011884:	2000      	movs	r0, #0
 8011886:	f7ee fd07 	bl	8000298 <__aeabi_dsub>
 801188a:	4602      	mov	r2, r0
 801188c:	460b      	mov	r3, r1
 801188e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011892:	f7ef f92b 	bl	8000aec <__aeabi_dcmplt>
 8011896:	2800      	cmp	r0, #0
 8011898:	f43f af14 	beq.w	80116c4 <_dtoa_r+0x43c>
 801189c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801189e:	1e73      	subs	r3, r6, #1
 80118a0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80118a2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80118a6:	2b30      	cmp	r3, #48	@ 0x30
 80118a8:	d0f8      	beq.n	801189c <_dtoa_r+0x614>
 80118aa:	4647      	mov	r7, r8
 80118ac:	e03b      	b.n	8011926 <_dtoa_r+0x69e>
 80118ae:	4b9e      	ldr	r3, [pc, #632]	@ (8011b28 <_dtoa_r+0x8a0>)
 80118b0:	f7ee feaa 	bl	8000608 <__aeabi_dmul>
 80118b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80118b8:	e7bc      	b.n	8011834 <_dtoa_r+0x5ac>
 80118ba:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80118be:	4656      	mov	r6, sl
 80118c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80118c4:	4620      	mov	r0, r4
 80118c6:	4629      	mov	r1, r5
 80118c8:	f7ee ffc8 	bl	800085c <__aeabi_ddiv>
 80118cc:	f7ef f94c 	bl	8000b68 <__aeabi_d2iz>
 80118d0:	4680      	mov	r8, r0
 80118d2:	f7ee fe2f 	bl	8000534 <__aeabi_i2d>
 80118d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80118da:	f7ee fe95 	bl	8000608 <__aeabi_dmul>
 80118de:	4602      	mov	r2, r0
 80118e0:	460b      	mov	r3, r1
 80118e2:	4620      	mov	r0, r4
 80118e4:	4629      	mov	r1, r5
 80118e6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80118ea:	f7ee fcd5 	bl	8000298 <__aeabi_dsub>
 80118ee:	f806 4b01 	strb.w	r4, [r6], #1
 80118f2:	9d03      	ldr	r5, [sp, #12]
 80118f4:	eba6 040a 	sub.w	r4, r6, sl
 80118f8:	42a5      	cmp	r5, r4
 80118fa:	4602      	mov	r2, r0
 80118fc:	460b      	mov	r3, r1
 80118fe:	d133      	bne.n	8011968 <_dtoa_r+0x6e0>
 8011900:	f7ee fccc 	bl	800029c <__adddf3>
 8011904:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011908:	4604      	mov	r4, r0
 801190a:	460d      	mov	r5, r1
 801190c:	f7ef f90c 	bl	8000b28 <__aeabi_dcmpgt>
 8011910:	b9c0      	cbnz	r0, 8011944 <_dtoa_r+0x6bc>
 8011912:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011916:	4620      	mov	r0, r4
 8011918:	4629      	mov	r1, r5
 801191a:	f7ef f8dd 	bl	8000ad8 <__aeabi_dcmpeq>
 801191e:	b110      	cbz	r0, 8011926 <_dtoa_r+0x69e>
 8011920:	f018 0f01 	tst.w	r8, #1
 8011924:	d10e      	bne.n	8011944 <_dtoa_r+0x6bc>
 8011926:	9902      	ldr	r1, [sp, #8]
 8011928:	4648      	mov	r0, r9
 801192a:	f000 fb07 	bl	8011f3c <_Bfree>
 801192e:	2300      	movs	r3, #0
 8011930:	7033      	strb	r3, [r6, #0]
 8011932:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011934:	3701      	adds	r7, #1
 8011936:	601f      	str	r7, [r3, #0]
 8011938:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801193a:	2b00      	cmp	r3, #0
 801193c:	f000 824b 	beq.w	8011dd6 <_dtoa_r+0xb4e>
 8011940:	601e      	str	r6, [r3, #0]
 8011942:	e248      	b.n	8011dd6 <_dtoa_r+0xb4e>
 8011944:	46b8      	mov	r8, r7
 8011946:	4633      	mov	r3, r6
 8011948:	461e      	mov	r6, r3
 801194a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801194e:	2a39      	cmp	r2, #57	@ 0x39
 8011950:	d106      	bne.n	8011960 <_dtoa_r+0x6d8>
 8011952:	459a      	cmp	sl, r3
 8011954:	d1f8      	bne.n	8011948 <_dtoa_r+0x6c0>
 8011956:	2230      	movs	r2, #48	@ 0x30
 8011958:	f108 0801 	add.w	r8, r8, #1
 801195c:	f88a 2000 	strb.w	r2, [sl]
 8011960:	781a      	ldrb	r2, [r3, #0]
 8011962:	3201      	adds	r2, #1
 8011964:	701a      	strb	r2, [r3, #0]
 8011966:	e7a0      	b.n	80118aa <_dtoa_r+0x622>
 8011968:	4b6f      	ldr	r3, [pc, #444]	@ (8011b28 <_dtoa_r+0x8a0>)
 801196a:	2200      	movs	r2, #0
 801196c:	f7ee fe4c 	bl	8000608 <__aeabi_dmul>
 8011970:	2200      	movs	r2, #0
 8011972:	2300      	movs	r3, #0
 8011974:	4604      	mov	r4, r0
 8011976:	460d      	mov	r5, r1
 8011978:	f7ef f8ae 	bl	8000ad8 <__aeabi_dcmpeq>
 801197c:	2800      	cmp	r0, #0
 801197e:	d09f      	beq.n	80118c0 <_dtoa_r+0x638>
 8011980:	e7d1      	b.n	8011926 <_dtoa_r+0x69e>
 8011982:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011984:	2a00      	cmp	r2, #0
 8011986:	f000 80ea 	beq.w	8011b5e <_dtoa_r+0x8d6>
 801198a:	9a07      	ldr	r2, [sp, #28]
 801198c:	2a01      	cmp	r2, #1
 801198e:	f300 80cd 	bgt.w	8011b2c <_dtoa_r+0x8a4>
 8011992:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8011994:	2a00      	cmp	r2, #0
 8011996:	f000 80c1 	beq.w	8011b1c <_dtoa_r+0x894>
 801199a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801199e:	9c08      	ldr	r4, [sp, #32]
 80119a0:	9e00      	ldr	r6, [sp, #0]
 80119a2:	9a00      	ldr	r2, [sp, #0]
 80119a4:	441a      	add	r2, r3
 80119a6:	9200      	str	r2, [sp, #0]
 80119a8:	9a06      	ldr	r2, [sp, #24]
 80119aa:	2101      	movs	r1, #1
 80119ac:	441a      	add	r2, r3
 80119ae:	4648      	mov	r0, r9
 80119b0:	9206      	str	r2, [sp, #24]
 80119b2:	f000 fbc1 	bl	8012138 <__i2b>
 80119b6:	4605      	mov	r5, r0
 80119b8:	b166      	cbz	r6, 80119d4 <_dtoa_r+0x74c>
 80119ba:	9b06      	ldr	r3, [sp, #24]
 80119bc:	2b00      	cmp	r3, #0
 80119be:	dd09      	ble.n	80119d4 <_dtoa_r+0x74c>
 80119c0:	42b3      	cmp	r3, r6
 80119c2:	9a00      	ldr	r2, [sp, #0]
 80119c4:	bfa8      	it	ge
 80119c6:	4633      	movge	r3, r6
 80119c8:	1ad2      	subs	r2, r2, r3
 80119ca:	9200      	str	r2, [sp, #0]
 80119cc:	9a06      	ldr	r2, [sp, #24]
 80119ce:	1af6      	subs	r6, r6, r3
 80119d0:	1ad3      	subs	r3, r2, r3
 80119d2:	9306      	str	r3, [sp, #24]
 80119d4:	9b08      	ldr	r3, [sp, #32]
 80119d6:	b30b      	cbz	r3, 8011a1c <_dtoa_r+0x794>
 80119d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80119da:	2b00      	cmp	r3, #0
 80119dc:	f000 80c6 	beq.w	8011b6c <_dtoa_r+0x8e4>
 80119e0:	2c00      	cmp	r4, #0
 80119e2:	f000 80c0 	beq.w	8011b66 <_dtoa_r+0x8de>
 80119e6:	4629      	mov	r1, r5
 80119e8:	4622      	mov	r2, r4
 80119ea:	4648      	mov	r0, r9
 80119ec:	f000 fc5c 	bl	80122a8 <__pow5mult>
 80119f0:	9a02      	ldr	r2, [sp, #8]
 80119f2:	4601      	mov	r1, r0
 80119f4:	4605      	mov	r5, r0
 80119f6:	4648      	mov	r0, r9
 80119f8:	f000 fbb4 	bl	8012164 <__multiply>
 80119fc:	9902      	ldr	r1, [sp, #8]
 80119fe:	4680      	mov	r8, r0
 8011a00:	4648      	mov	r0, r9
 8011a02:	f000 fa9b 	bl	8011f3c <_Bfree>
 8011a06:	9b08      	ldr	r3, [sp, #32]
 8011a08:	1b1b      	subs	r3, r3, r4
 8011a0a:	9308      	str	r3, [sp, #32]
 8011a0c:	f000 80b1 	beq.w	8011b72 <_dtoa_r+0x8ea>
 8011a10:	9a08      	ldr	r2, [sp, #32]
 8011a12:	4641      	mov	r1, r8
 8011a14:	4648      	mov	r0, r9
 8011a16:	f000 fc47 	bl	80122a8 <__pow5mult>
 8011a1a:	9002      	str	r0, [sp, #8]
 8011a1c:	2101      	movs	r1, #1
 8011a1e:	4648      	mov	r0, r9
 8011a20:	f000 fb8a 	bl	8012138 <__i2b>
 8011a24:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011a26:	4604      	mov	r4, r0
 8011a28:	2b00      	cmp	r3, #0
 8011a2a:	f000 81d8 	beq.w	8011dde <_dtoa_r+0xb56>
 8011a2e:	461a      	mov	r2, r3
 8011a30:	4601      	mov	r1, r0
 8011a32:	4648      	mov	r0, r9
 8011a34:	f000 fc38 	bl	80122a8 <__pow5mult>
 8011a38:	9b07      	ldr	r3, [sp, #28]
 8011a3a:	2b01      	cmp	r3, #1
 8011a3c:	4604      	mov	r4, r0
 8011a3e:	f300 809f 	bgt.w	8011b80 <_dtoa_r+0x8f8>
 8011a42:	9b04      	ldr	r3, [sp, #16]
 8011a44:	2b00      	cmp	r3, #0
 8011a46:	f040 8097 	bne.w	8011b78 <_dtoa_r+0x8f0>
 8011a4a:	9b05      	ldr	r3, [sp, #20]
 8011a4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011a50:	2b00      	cmp	r3, #0
 8011a52:	f040 8093 	bne.w	8011b7c <_dtoa_r+0x8f4>
 8011a56:	9b05      	ldr	r3, [sp, #20]
 8011a58:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011a5c:	0d1b      	lsrs	r3, r3, #20
 8011a5e:	051b      	lsls	r3, r3, #20
 8011a60:	b133      	cbz	r3, 8011a70 <_dtoa_r+0x7e8>
 8011a62:	9b00      	ldr	r3, [sp, #0]
 8011a64:	3301      	adds	r3, #1
 8011a66:	9300      	str	r3, [sp, #0]
 8011a68:	9b06      	ldr	r3, [sp, #24]
 8011a6a:	3301      	adds	r3, #1
 8011a6c:	9306      	str	r3, [sp, #24]
 8011a6e:	2301      	movs	r3, #1
 8011a70:	9308      	str	r3, [sp, #32]
 8011a72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011a74:	2b00      	cmp	r3, #0
 8011a76:	f000 81b8 	beq.w	8011dea <_dtoa_r+0xb62>
 8011a7a:	6923      	ldr	r3, [r4, #16]
 8011a7c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011a80:	6918      	ldr	r0, [r3, #16]
 8011a82:	f000 fb0d 	bl	80120a0 <__hi0bits>
 8011a86:	f1c0 0020 	rsb	r0, r0, #32
 8011a8a:	9b06      	ldr	r3, [sp, #24]
 8011a8c:	4418      	add	r0, r3
 8011a8e:	f010 001f 	ands.w	r0, r0, #31
 8011a92:	f000 8082 	beq.w	8011b9a <_dtoa_r+0x912>
 8011a96:	f1c0 0320 	rsb	r3, r0, #32
 8011a9a:	2b04      	cmp	r3, #4
 8011a9c:	dd73      	ble.n	8011b86 <_dtoa_r+0x8fe>
 8011a9e:	9b00      	ldr	r3, [sp, #0]
 8011aa0:	f1c0 001c 	rsb	r0, r0, #28
 8011aa4:	4403      	add	r3, r0
 8011aa6:	9300      	str	r3, [sp, #0]
 8011aa8:	9b06      	ldr	r3, [sp, #24]
 8011aaa:	4403      	add	r3, r0
 8011aac:	4406      	add	r6, r0
 8011aae:	9306      	str	r3, [sp, #24]
 8011ab0:	9b00      	ldr	r3, [sp, #0]
 8011ab2:	2b00      	cmp	r3, #0
 8011ab4:	dd05      	ble.n	8011ac2 <_dtoa_r+0x83a>
 8011ab6:	9902      	ldr	r1, [sp, #8]
 8011ab8:	461a      	mov	r2, r3
 8011aba:	4648      	mov	r0, r9
 8011abc:	f000 fc4e 	bl	801235c <__lshift>
 8011ac0:	9002      	str	r0, [sp, #8]
 8011ac2:	9b06      	ldr	r3, [sp, #24]
 8011ac4:	2b00      	cmp	r3, #0
 8011ac6:	dd05      	ble.n	8011ad4 <_dtoa_r+0x84c>
 8011ac8:	4621      	mov	r1, r4
 8011aca:	461a      	mov	r2, r3
 8011acc:	4648      	mov	r0, r9
 8011ace:	f000 fc45 	bl	801235c <__lshift>
 8011ad2:	4604      	mov	r4, r0
 8011ad4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011ad6:	2b00      	cmp	r3, #0
 8011ad8:	d061      	beq.n	8011b9e <_dtoa_r+0x916>
 8011ada:	9802      	ldr	r0, [sp, #8]
 8011adc:	4621      	mov	r1, r4
 8011ade:	f000 fca9 	bl	8012434 <__mcmp>
 8011ae2:	2800      	cmp	r0, #0
 8011ae4:	da5b      	bge.n	8011b9e <_dtoa_r+0x916>
 8011ae6:	2300      	movs	r3, #0
 8011ae8:	9902      	ldr	r1, [sp, #8]
 8011aea:	220a      	movs	r2, #10
 8011aec:	4648      	mov	r0, r9
 8011aee:	f000 fa47 	bl	8011f80 <__multadd>
 8011af2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011af4:	9002      	str	r0, [sp, #8]
 8011af6:	f107 38ff 	add.w	r8, r7, #4294967295
 8011afa:	2b00      	cmp	r3, #0
 8011afc:	f000 8177 	beq.w	8011dee <_dtoa_r+0xb66>
 8011b00:	4629      	mov	r1, r5
 8011b02:	2300      	movs	r3, #0
 8011b04:	220a      	movs	r2, #10
 8011b06:	4648      	mov	r0, r9
 8011b08:	f000 fa3a 	bl	8011f80 <__multadd>
 8011b0c:	f1bb 0f00 	cmp.w	fp, #0
 8011b10:	4605      	mov	r5, r0
 8011b12:	dc6f      	bgt.n	8011bf4 <_dtoa_r+0x96c>
 8011b14:	9b07      	ldr	r3, [sp, #28]
 8011b16:	2b02      	cmp	r3, #2
 8011b18:	dc49      	bgt.n	8011bae <_dtoa_r+0x926>
 8011b1a:	e06b      	b.n	8011bf4 <_dtoa_r+0x96c>
 8011b1c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011b1e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8011b22:	e73c      	b.n	801199e <_dtoa_r+0x716>
 8011b24:	3fe00000 	.word	0x3fe00000
 8011b28:	40240000 	.word	0x40240000
 8011b2c:	9b03      	ldr	r3, [sp, #12]
 8011b2e:	1e5c      	subs	r4, r3, #1
 8011b30:	9b08      	ldr	r3, [sp, #32]
 8011b32:	42a3      	cmp	r3, r4
 8011b34:	db09      	blt.n	8011b4a <_dtoa_r+0x8c2>
 8011b36:	1b1c      	subs	r4, r3, r4
 8011b38:	9b03      	ldr	r3, [sp, #12]
 8011b3a:	2b00      	cmp	r3, #0
 8011b3c:	f6bf af30 	bge.w	80119a0 <_dtoa_r+0x718>
 8011b40:	9b00      	ldr	r3, [sp, #0]
 8011b42:	9a03      	ldr	r2, [sp, #12]
 8011b44:	1a9e      	subs	r6, r3, r2
 8011b46:	2300      	movs	r3, #0
 8011b48:	e72b      	b.n	80119a2 <_dtoa_r+0x71a>
 8011b4a:	9b08      	ldr	r3, [sp, #32]
 8011b4c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011b4e:	9408      	str	r4, [sp, #32]
 8011b50:	1ae3      	subs	r3, r4, r3
 8011b52:	441a      	add	r2, r3
 8011b54:	9e00      	ldr	r6, [sp, #0]
 8011b56:	9b03      	ldr	r3, [sp, #12]
 8011b58:	920d      	str	r2, [sp, #52]	@ 0x34
 8011b5a:	2400      	movs	r4, #0
 8011b5c:	e721      	b.n	80119a2 <_dtoa_r+0x71a>
 8011b5e:	9c08      	ldr	r4, [sp, #32]
 8011b60:	9e00      	ldr	r6, [sp, #0]
 8011b62:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8011b64:	e728      	b.n	80119b8 <_dtoa_r+0x730>
 8011b66:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8011b6a:	e751      	b.n	8011a10 <_dtoa_r+0x788>
 8011b6c:	9a08      	ldr	r2, [sp, #32]
 8011b6e:	9902      	ldr	r1, [sp, #8]
 8011b70:	e750      	b.n	8011a14 <_dtoa_r+0x78c>
 8011b72:	f8cd 8008 	str.w	r8, [sp, #8]
 8011b76:	e751      	b.n	8011a1c <_dtoa_r+0x794>
 8011b78:	2300      	movs	r3, #0
 8011b7a:	e779      	b.n	8011a70 <_dtoa_r+0x7e8>
 8011b7c:	9b04      	ldr	r3, [sp, #16]
 8011b7e:	e777      	b.n	8011a70 <_dtoa_r+0x7e8>
 8011b80:	2300      	movs	r3, #0
 8011b82:	9308      	str	r3, [sp, #32]
 8011b84:	e779      	b.n	8011a7a <_dtoa_r+0x7f2>
 8011b86:	d093      	beq.n	8011ab0 <_dtoa_r+0x828>
 8011b88:	9a00      	ldr	r2, [sp, #0]
 8011b8a:	331c      	adds	r3, #28
 8011b8c:	441a      	add	r2, r3
 8011b8e:	9200      	str	r2, [sp, #0]
 8011b90:	9a06      	ldr	r2, [sp, #24]
 8011b92:	441a      	add	r2, r3
 8011b94:	441e      	add	r6, r3
 8011b96:	9206      	str	r2, [sp, #24]
 8011b98:	e78a      	b.n	8011ab0 <_dtoa_r+0x828>
 8011b9a:	4603      	mov	r3, r0
 8011b9c:	e7f4      	b.n	8011b88 <_dtoa_r+0x900>
 8011b9e:	9b03      	ldr	r3, [sp, #12]
 8011ba0:	2b00      	cmp	r3, #0
 8011ba2:	46b8      	mov	r8, r7
 8011ba4:	dc20      	bgt.n	8011be8 <_dtoa_r+0x960>
 8011ba6:	469b      	mov	fp, r3
 8011ba8:	9b07      	ldr	r3, [sp, #28]
 8011baa:	2b02      	cmp	r3, #2
 8011bac:	dd1e      	ble.n	8011bec <_dtoa_r+0x964>
 8011bae:	f1bb 0f00 	cmp.w	fp, #0
 8011bb2:	f47f adb1 	bne.w	8011718 <_dtoa_r+0x490>
 8011bb6:	4621      	mov	r1, r4
 8011bb8:	465b      	mov	r3, fp
 8011bba:	2205      	movs	r2, #5
 8011bbc:	4648      	mov	r0, r9
 8011bbe:	f000 f9df 	bl	8011f80 <__multadd>
 8011bc2:	4601      	mov	r1, r0
 8011bc4:	4604      	mov	r4, r0
 8011bc6:	9802      	ldr	r0, [sp, #8]
 8011bc8:	f000 fc34 	bl	8012434 <__mcmp>
 8011bcc:	2800      	cmp	r0, #0
 8011bce:	f77f ada3 	ble.w	8011718 <_dtoa_r+0x490>
 8011bd2:	4656      	mov	r6, sl
 8011bd4:	2331      	movs	r3, #49	@ 0x31
 8011bd6:	f806 3b01 	strb.w	r3, [r6], #1
 8011bda:	f108 0801 	add.w	r8, r8, #1
 8011bde:	e59f      	b.n	8011720 <_dtoa_r+0x498>
 8011be0:	9c03      	ldr	r4, [sp, #12]
 8011be2:	46b8      	mov	r8, r7
 8011be4:	4625      	mov	r5, r4
 8011be6:	e7f4      	b.n	8011bd2 <_dtoa_r+0x94a>
 8011be8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8011bec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011bee:	2b00      	cmp	r3, #0
 8011bf0:	f000 8101 	beq.w	8011df6 <_dtoa_r+0xb6e>
 8011bf4:	2e00      	cmp	r6, #0
 8011bf6:	dd05      	ble.n	8011c04 <_dtoa_r+0x97c>
 8011bf8:	4629      	mov	r1, r5
 8011bfa:	4632      	mov	r2, r6
 8011bfc:	4648      	mov	r0, r9
 8011bfe:	f000 fbad 	bl	801235c <__lshift>
 8011c02:	4605      	mov	r5, r0
 8011c04:	9b08      	ldr	r3, [sp, #32]
 8011c06:	2b00      	cmp	r3, #0
 8011c08:	d05c      	beq.n	8011cc4 <_dtoa_r+0xa3c>
 8011c0a:	6869      	ldr	r1, [r5, #4]
 8011c0c:	4648      	mov	r0, r9
 8011c0e:	f000 f955 	bl	8011ebc <_Balloc>
 8011c12:	4606      	mov	r6, r0
 8011c14:	b928      	cbnz	r0, 8011c22 <_dtoa_r+0x99a>
 8011c16:	4b82      	ldr	r3, [pc, #520]	@ (8011e20 <_dtoa_r+0xb98>)
 8011c18:	4602      	mov	r2, r0
 8011c1a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8011c1e:	f7ff bb4a 	b.w	80112b6 <_dtoa_r+0x2e>
 8011c22:	692a      	ldr	r2, [r5, #16]
 8011c24:	3202      	adds	r2, #2
 8011c26:	0092      	lsls	r2, r2, #2
 8011c28:	f105 010c 	add.w	r1, r5, #12
 8011c2c:	300c      	adds	r0, #12
 8011c2e:	f7ff fa8e 	bl	801114e <memcpy>
 8011c32:	2201      	movs	r2, #1
 8011c34:	4631      	mov	r1, r6
 8011c36:	4648      	mov	r0, r9
 8011c38:	f000 fb90 	bl	801235c <__lshift>
 8011c3c:	f10a 0301 	add.w	r3, sl, #1
 8011c40:	9300      	str	r3, [sp, #0]
 8011c42:	eb0a 030b 	add.w	r3, sl, fp
 8011c46:	9308      	str	r3, [sp, #32]
 8011c48:	9b04      	ldr	r3, [sp, #16]
 8011c4a:	f003 0301 	and.w	r3, r3, #1
 8011c4e:	462f      	mov	r7, r5
 8011c50:	9306      	str	r3, [sp, #24]
 8011c52:	4605      	mov	r5, r0
 8011c54:	9b00      	ldr	r3, [sp, #0]
 8011c56:	9802      	ldr	r0, [sp, #8]
 8011c58:	4621      	mov	r1, r4
 8011c5a:	f103 3bff 	add.w	fp, r3, #4294967295
 8011c5e:	f7ff fa8b 	bl	8011178 <quorem>
 8011c62:	4603      	mov	r3, r0
 8011c64:	3330      	adds	r3, #48	@ 0x30
 8011c66:	9003      	str	r0, [sp, #12]
 8011c68:	4639      	mov	r1, r7
 8011c6a:	9802      	ldr	r0, [sp, #8]
 8011c6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8011c6e:	f000 fbe1 	bl	8012434 <__mcmp>
 8011c72:	462a      	mov	r2, r5
 8011c74:	9004      	str	r0, [sp, #16]
 8011c76:	4621      	mov	r1, r4
 8011c78:	4648      	mov	r0, r9
 8011c7a:	f000 fbf7 	bl	801246c <__mdiff>
 8011c7e:	68c2      	ldr	r2, [r0, #12]
 8011c80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011c82:	4606      	mov	r6, r0
 8011c84:	bb02      	cbnz	r2, 8011cc8 <_dtoa_r+0xa40>
 8011c86:	4601      	mov	r1, r0
 8011c88:	9802      	ldr	r0, [sp, #8]
 8011c8a:	f000 fbd3 	bl	8012434 <__mcmp>
 8011c8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011c90:	4602      	mov	r2, r0
 8011c92:	4631      	mov	r1, r6
 8011c94:	4648      	mov	r0, r9
 8011c96:	920c      	str	r2, [sp, #48]	@ 0x30
 8011c98:	9309      	str	r3, [sp, #36]	@ 0x24
 8011c9a:	f000 f94f 	bl	8011f3c <_Bfree>
 8011c9e:	9b07      	ldr	r3, [sp, #28]
 8011ca0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8011ca2:	9e00      	ldr	r6, [sp, #0]
 8011ca4:	ea42 0103 	orr.w	r1, r2, r3
 8011ca8:	9b06      	ldr	r3, [sp, #24]
 8011caa:	4319      	orrs	r1, r3
 8011cac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011cae:	d10d      	bne.n	8011ccc <_dtoa_r+0xa44>
 8011cb0:	2b39      	cmp	r3, #57	@ 0x39
 8011cb2:	d027      	beq.n	8011d04 <_dtoa_r+0xa7c>
 8011cb4:	9a04      	ldr	r2, [sp, #16]
 8011cb6:	2a00      	cmp	r2, #0
 8011cb8:	dd01      	ble.n	8011cbe <_dtoa_r+0xa36>
 8011cba:	9b03      	ldr	r3, [sp, #12]
 8011cbc:	3331      	adds	r3, #49	@ 0x31
 8011cbe:	f88b 3000 	strb.w	r3, [fp]
 8011cc2:	e52e      	b.n	8011722 <_dtoa_r+0x49a>
 8011cc4:	4628      	mov	r0, r5
 8011cc6:	e7b9      	b.n	8011c3c <_dtoa_r+0x9b4>
 8011cc8:	2201      	movs	r2, #1
 8011cca:	e7e2      	b.n	8011c92 <_dtoa_r+0xa0a>
 8011ccc:	9904      	ldr	r1, [sp, #16]
 8011cce:	2900      	cmp	r1, #0
 8011cd0:	db04      	blt.n	8011cdc <_dtoa_r+0xa54>
 8011cd2:	9807      	ldr	r0, [sp, #28]
 8011cd4:	4301      	orrs	r1, r0
 8011cd6:	9806      	ldr	r0, [sp, #24]
 8011cd8:	4301      	orrs	r1, r0
 8011cda:	d120      	bne.n	8011d1e <_dtoa_r+0xa96>
 8011cdc:	2a00      	cmp	r2, #0
 8011cde:	ddee      	ble.n	8011cbe <_dtoa_r+0xa36>
 8011ce0:	9902      	ldr	r1, [sp, #8]
 8011ce2:	9300      	str	r3, [sp, #0]
 8011ce4:	2201      	movs	r2, #1
 8011ce6:	4648      	mov	r0, r9
 8011ce8:	f000 fb38 	bl	801235c <__lshift>
 8011cec:	4621      	mov	r1, r4
 8011cee:	9002      	str	r0, [sp, #8]
 8011cf0:	f000 fba0 	bl	8012434 <__mcmp>
 8011cf4:	2800      	cmp	r0, #0
 8011cf6:	9b00      	ldr	r3, [sp, #0]
 8011cf8:	dc02      	bgt.n	8011d00 <_dtoa_r+0xa78>
 8011cfa:	d1e0      	bne.n	8011cbe <_dtoa_r+0xa36>
 8011cfc:	07da      	lsls	r2, r3, #31
 8011cfe:	d5de      	bpl.n	8011cbe <_dtoa_r+0xa36>
 8011d00:	2b39      	cmp	r3, #57	@ 0x39
 8011d02:	d1da      	bne.n	8011cba <_dtoa_r+0xa32>
 8011d04:	2339      	movs	r3, #57	@ 0x39
 8011d06:	f88b 3000 	strb.w	r3, [fp]
 8011d0a:	4633      	mov	r3, r6
 8011d0c:	461e      	mov	r6, r3
 8011d0e:	3b01      	subs	r3, #1
 8011d10:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8011d14:	2a39      	cmp	r2, #57	@ 0x39
 8011d16:	d04e      	beq.n	8011db6 <_dtoa_r+0xb2e>
 8011d18:	3201      	adds	r2, #1
 8011d1a:	701a      	strb	r2, [r3, #0]
 8011d1c:	e501      	b.n	8011722 <_dtoa_r+0x49a>
 8011d1e:	2a00      	cmp	r2, #0
 8011d20:	dd03      	ble.n	8011d2a <_dtoa_r+0xaa2>
 8011d22:	2b39      	cmp	r3, #57	@ 0x39
 8011d24:	d0ee      	beq.n	8011d04 <_dtoa_r+0xa7c>
 8011d26:	3301      	adds	r3, #1
 8011d28:	e7c9      	b.n	8011cbe <_dtoa_r+0xa36>
 8011d2a:	9a00      	ldr	r2, [sp, #0]
 8011d2c:	9908      	ldr	r1, [sp, #32]
 8011d2e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8011d32:	428a      	cmp	r2, r1
 8011d34:	d028      	beq.n	8011d88 <_dtoa_r+0xb00>
 8011d36:	9902      	ldr	r1, [sp, #8]
 8011d38:	2300      	movs	r3, #0
 8011d3a:	220a      	movs	r2, #10
 8011d3c:	4648      	mov	r0, r9
 8011d3e:	f000 f91f 	bl	8011f80 <__multadd>
 8011d42:	42af      	cmp	r7, r5
 8011d44:	9002      	str	r0, [sp, #8]
 8011d46:	f04f 0300 	mov.w	r3, #0
 8011d4a:	f04f 020a 	mov.w	r2, #10
 8011d4e:	4639      	mov	r1, r7
 8011d50:	4648      	mov	r0, r9
 8011d52:	d107      	bne.n	8011d64 <_dtoa_r+0xadc>
 8011d54:	f000 f914 	bl	8011f80 <__multadd>
 8011d58:	4607      	mov	r7, r0
 8011d5a:	4605      	mov	r5, r0
 8011d5c:	9b00      	ldr	r3, [sp, #0]
 8011d5e:	3301      	adds	r3, #1
 8011d60:	9300      	str	r3, [sp, #0]
 8011d62:	e777      	b.n	8011c54 <_dtoa_r+0x9cc>
 8011d64:	f000 f90c 	bl	8011f80 <__multadd>
 8011d68:	4629      	mov	r1, r5
 8011d6a:	4607      	mov	r7, r0
 8011d6c:	2300      	movs	r3, #0
 8011d6e:	220a      	movs	r2, #10
 8011d70:	4648      	mov	r0, r9
 8011d72:	f000 f905 	bl	8011f80 <__multadd>
 8011d76:	4605      	mov	r5, r0
 8011d78:	e7f0      	b.n	8011d5c <_dtoa_r+0xad4>
 8011d7a:	f1bb 0f00 	cmp.w	fp, #0
 8011d7e:	bfcc      	ite	gt
 8011d80:	465e      	movgt	r6, fp
 8011d82:	2601      	movle	r6, #1
 8011d84:	4456      	add	r6, sl
 8011d86:	2700      	movs	r7, #0
 8011d88:	9902      	ldr	r1, [sp, #8]
 8011d8a:	9300      	str	r3, [sp, #0]
 8011d8c:	2201      	movs	r2, #1
 8011d8e:	4648      	mov	r0, r9
 8011d90:	f000 fae4 	bl	801235c <__lshift>
 8011d94:	4621      	mov	r1, r4
 8011d96:	9002      	str	r0, [sp, #8]
 8011d98:	f000 fb4c 	bl	8012434 <__mcmp>
 8011d9c:	2800      	cmp	r0, #0
 8011d9e:	dcb4      	bgt.n	8011d0a <_dtoa_r+0xa82>
 8011da0:	d102      	bne.n	8011da8 <_dtoa_r+0xb20>
 8011da2:	9b00      	ldr	r3, [sp, #0]
 8011da4:	07db      	lsls	r3, r3, #31
 8011da6:	d4b0      	bmi.n	8011d0a <_dtoa_r+0xa82>
 8011da8:	4633      	mov	r3, r6
 8011daa:	461e      	mov	r6, r3
 8011dac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011db0:	2a30      	cmp	r2, #48	@ 0x30
 8011db2:	d0fa      	beq.n	8011daa <_dtoa_r+0xb22>
 8011db4:	e4b5      	b.n	8011722 <_dtoa_r+0x49a>
 8011db6:	459a      	cmp	sl, r3
 8011db8:	d1a8      	bne.n	8011d0c <_dtoa_r+0xa84>
 8011dba:	2331      	movs	r3, #49	@ 0x31
 8011dbc:	f108 0801 	add.w	r8, r8, #1
 8011dc0:	f88a 3000 	strb.w	r3, [sl]
 8011dc4:	e4ad      	b.n	8011722 <_dtoa_r+0x49a>
 8011dc6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011dc8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8011e24 <_dtoa_r+0xb9c>
 8011dcc:	b11b      	cbz	r3, 8011dd6 <_dtoa_r+0xb4e>
 8011dce:	f10a 0308 	add.w	r3, sl, #8
 8011dd2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8011dd4:	6013      	str	r3, [r2, #0]
 8011dd6:	4650      	mov	r0, sl
 8011dd8:	b017      	add	sp, #92	@ 0x5c
 8011dda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011dde:	9b07      	ldr	r3, [sp, #28]
 8011de0:	2b01      	cmp	r3, #1
 8011de2:	f77f ae2e 	ble.w	8011a42 <_dtoa_r+0x7ba>
 8011de6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011de8:	9308      	str	r3, [sp, #32]
 8011dea:	2001      	movs	r0, #1
 8011dec:	e64d      	b.n	8011a8a <_dtoa_r+0x802>
 8011dee:	f1bb 0f00 	cmp.w	fp, #0
 8011df2:	f77f aed9 	ble.w	8011ba8 <_dtoa_r+0x920>
 8011df6:	4656      	mov	r6, sl
 8011df8:	9802      	ldr	r0, [sp, #8]
 8011dfa:	4621      	mov	r1, r4
 8011dfc:	f7ff f9bc 	bl	8011178 <quorem>
 8011e00:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8011e04:	f806 3b01 	strb.w	r3, [r6], #1
 8011e08:	eba6 020a 	sub.w	r2, r6, sl
 8011e0c:	4593      	cmp	fp, r2
 8011e0e:	ddb4      	ble.n	8011d7a <_dtoa_r+0xaf2>
 8011e10:	9902      	ldr	r1, [sp, #8]
 8011e12:	2300      	movs	r3, #0
 8011e14:	220a      	movs	r2, #10
 8011e16:	4648      	mov	r0, r9
 8011e18:	f000 f8b2 	bl	8011f80 <__multadd>
 8011e1c:	9002      	str	r0, [sp, #8]
 8011e1e:	e7eb      	b.n	8011df8 <_dtoa_r+0xb70>
 8011e20:	0801589d 	.word	0x0801589d
 8011e24:	08015821 	.word	0x08015821

08011e28 <_free_r>:
 8011e28:	b538      	push	{r3, r4, r5, lr}
 8011e2a:	4605      	mov	r5, r0
 8011e2c:	2900      	cmp	r1, #0
 8011e2e:	d041      	beq.n	8011eb4 <_free_r+0x8c>
 8011e30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011e34:	1f0c      	subs	r4, r1, #4
 8011e36:	2b00      	cmp	r3, #0
 8011e38:	bfb8      	it	lt
 8011e3a:	18e4      	addlt	r4, r4, r3
 8011e3c:	f7fe f854 	bl	800fee8 <__malloc_lock>
 8011e40:	4a1d      	ldr	r2, [pc, #116]	@ (8011eb8 <_free_r+0x90>)
 8011e42:	6813      	ldr	r3, [r2, #0]
 8011e44:	b933      	cbnz	r3, 8011e54 <_free_r+0x2c>
 8011e46:	6063      	str	r3, [r4, #4]
 8011e48:	6014      	str	r4, [r2, #0]
 8011e4a:	4628      	mov	r0, r5
 8011e4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011e50:	f7fe b850 	b.w	800fef4 <__malloc_unlock>
 8011e54:	42a3      	cmp	r3, r4
 8011e56:	d908      	bls.n	8011e6a <_free_r+0x42>
 8011e58:	6820      	ldr	r0, [r4, #0]
 8011e5a:	1821      	adds	r1, r4, r0
 8011e5c:	428b      	cmp	r3, r1
 8011e5e:	bf01      	itttt	eq
 8011e60:	6819      	ldreq	r1, [r3, #0]
 8011e62:	685b      	ldreq	r3, [r3, #4]
 8011e64:	1809      	addeq	r1, r1, r0
 8011e66:	6021      	streq	r1, [r4, #0]
 8011e68:	e7ed      	b.n	8011e46 <_free_r+0x1e>
 8011e6a:	461a      	mov	r2, r3
 8011e6c:	685b      	ldr	r3, [r3, #4]
 8011e6e:	b10b      	cbz	r3, 8011e74 <_free_r+0x4c>
 8011e70:	42a3      	cmp	r3, r4
 8011e72:	d9fa      	bls.n	8011e6a <_free_r+0x42>
 8011e74:	6811      	ldr	r1, [r2, #0]
 8011e76:	1850      	adds	r0, r2, r1
 8011e78:	42a0      	cmp	r0, r4
 8011e7a:	d10b      	bne.n	8011e94 <_free_r+0x6c>
 8011e7c:	6820      	ldr	r0, [r4, #0]
 8011e7e:	4401      	add	r1, r0
 8011e80:	1850      	adds	r0, r2, r1
 8011e82:	4283      	cmp	r3, r0
 8011e84:	6011      	str	r1, [r2, #0]
 8011e86:	d1e0      	bne.n	8011e4a <_free_r+0x22>
 8011e88:	6818      	ldr	r0, [r3, #0]
 8011e8a:	685b      	ldr	r3, [r3, #4]
 8011e8c:	6053      	str	r3, [r2, #4]
 8011e8e:	4408      	add	r0, r1
 8011e90:	6010      	str	r0, [r2, #0]
 8011e92:	e7da      	b.n	8011e4a <_free_r+0x22>
 8011e94:	d902      	bls.n	8011e9c <_free_r+0x74>
 8011e96:	230c      	movs	r3, #12
 8011e98:	602b      	str	r3, [r5, #0]
 8011e9a:	e7d6      	b.n	8011e4a <_free_r+0x22>
 8011e9c:	6820      	ldr	r0, [r4, #0]
 8011e9e:	1821      	adds	r1, r4, r0
 8011ea0:	428b      	cmp	r3, r1
 8011ea2:	bf04      	itt	eq
 8011ea4:	6819      	ldreq	r1, [r3, #0]
 8011ea6:	685b      	ldreq	r3, [r3, #4]
 8011ea8:	6063      	str	r3, [r4, #4]
 8011eaa:	bf04      	itt	eq
 8011eac:	1809      	addeq	r1, r1, r0
 8011eae:	6021      	streq	r1, [r4, #0]
 8011eb0:	6054      	str	r4, [r2, #4]
 8011eb2:	e7ca      	b.n	8011e4a <_free_r+0x22>
 8011eb4:	bd38      	pop	{r3, r4, r5, pc}
 8011eb6:	bf00      	nop
 8011eb8:	20000a18 	.word	0x20000a18

08011ebc <_Balloc>:
 8011ebc:	b570      	push	{r4, r5, r6, lr}
 8011ebe:	69c6      	ldr	r6, [r0, #28]
 8011ec0:	4604      	mov	r4, r0
 8011ec2:	460d      	mov	r5, r1
 8011ec4:	b976      	cbnz	r6, 8011ee4 <_Balloc+0x28>
 8011ec6:	2010      	movs	r0, #16
 8011ec8:	f7fd ff5c 	bl	800fd84 <malloc>
 8011ecc:	4602      	mov	r2, r0
 8011ece:	61e0      	str	r0, [r4, #28]
 8011ed0:	b920      	cbnz	r0, 8011edc <_Balloc+0x20>
 8011ed2:	4b18      	ldr	r3, [pc, #96]	@ (8011f34 <_Balloc+0x78>)
 8011ed4:	4818      	ldr	r0, [pc, #96]	@ (8011f38 <_Balloc+0x7c>)
 8011ed6:	216b      	movs	r1, #107	@ 0x6b
 8011ed8:	f001 ff52 	bl	8013d80 <__assert_func>
 8011edc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011ee0:	6006      	str	r6, [r0, #0]
 8011ee2:	60c6      	str	r6, [r0, #12]
 8011ee4:	69e6      	ldr	r6, [r4, #28]
 8011ee6:	68f3      	ldr	r3, [r6, #12]
 8011ee8:	b183      	cbz	r3, 8011f0c <_Balloc+0x50>
 8011eea:	69e3      	ldr	r3, [r4, #28]
 8011eec:	68db      	ldr	r3, [r3, #12]
 8011eee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011ef2:	b9b8      	cbnz	r0, 8011f24 <_Balloc+0x68>
 8011ef4:	2101      	movs	r1, #1
 8011ef6:	fa01 f605 	lsl.w	r6, r1, r5
 8011efa:	1d72      	adds	r2, r6, #5
 8011efc:	0092      	lsls	r2, r2, #2
 8011efe:	4620      	mov	r0, r4
 8011f00:	f7fd ff1a 	bl	800fd38 <_calloc_r>
 8011f04:	b160      	cbz	r0, 8011f20 <_Balloc+0x64>
 8011f06:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011f0a:	e00e      	b.n	8011f2a <_Balloc+0x6e>
 8011f0c:	2221      	movs	r2, #33	@ 0x21
 8011f0e:	2104      	movs	r1, #4
 8011f10:	4620      	mov	r0, r4
 8011f12:	f7fd ff11 	bl	800fd38 <_calloc_r>
 8011f16:	69e3      	ldr	r3, [r4, #28]
 8011f18:	60f0      	str	r0, [r6, #12]
 8011f1a:	68db      	ldr	r3, [r3, #12]
 8011f1c:	2b00      	cmp	r3, #0
 8011f1e:	d1e4      	bne.n	8011eea <_Balloc+0x2e>
 8011f20:	2000      	movs	r0, #0
 8011f22:	bd70      	pop	{r4, r5, r6, pc}
 8011f24:	6802      	ldr	r2, [r0, #0]
 8011f26:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011f2a:	2300      	movs	r3, #0
 8011f2c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011f30:	e7f7      	b.n	8011f22 <_Balloc+0x66>
 8011f32:	bf00      	nop
 8011f34:	0801582e 	.word	0x0801582e
 8011f38:	080158ae 	.word	0x080158ae

08011f3c <_Bfree>:
 8011f3c:	b570      	push	{r4, r5, r6, lr}
 8011f3e:	69c6      	ldr	r6, [r0, #28]
 8011f40:	4605      	mov	r5, r0
 8011f42:	460c      	mov	r4, r1
 8011f44:	b976      	cbnz	r6, 8011f64 <_Bfree+0x28>
 8011f46:	2010      	movs	r0, #16
 8011f48:	f7fd ff1c 	bl	800fd84 <malloc>
 8011f4c:	4602      	mov	r2, r0
 8011f4e:	61e8      	str	r0, [r5, #28]
 8011f50:	b920      	cbnz	r0, 8011f5c <_Bfree+0x20>
 8011f52:	4b09      	ldr	r3, [pc, #36]	@ (8011f78 <_Bfree+0x3c>)
 8011f54:	4809      	ldr	r0, [pc, #36]	@ (8011f7c <_Bfree+0x40>)
 8011f56:	218f      	movs	r1, #143	@ 0x8f
 8011f58:	f001 ff12 	bl	8013d80 <__assert_func>
 8011f5c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011f60:	6006      	str	r6, [r0, #0]
 8011f62:	60c6      	str	r6, [r0, #12]
 8011f64:	b13c      	cbz	r4, 8011f76 <_Bfree+0x3a>
 8011f66:	69eb      	ldr	r3, [r5, #28]
 8011f68:	6862      	ldr	r2, [r4, #4]
 8011f6a:	68db      	ldr	r3, [r3, #12]
 8011f6c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011f70:	6021      	str	r1, [r4, #0]
 8011f72:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011f76:	bd70      	pop	{r4, r5, r6, pc}
 8011f78:	0801582e 	.word	0x0801582e
 8011f7c:	080158ae 	.word	0x080158ae

08011f80 <__multadd>:
 8011f80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011f84:	690d      	ldr	r5, [r1, #16]
 8011f86:	4607      	mov	r7, r0
 8011f88:	460c      	mov	r4, r1
 8011f8a:	461e      	mov	r6, r3
 8011f8c:	f101 0c14 	add.w	ip, r1, #20
 8011f90:	2000      	movs	r0, #0
 8011f92:	f8dc 3000 	ldr.w	r3, [ip]
 8011f96:	b299      	uxth	r1, r3
 8011f98:	fb02 6101 	mla	r1, r2, r1, r6
 8011f9c:	0c1e      	lsrs	r6, r3, #16
 8011f9e:	0c0b      	lsrs	r3, r1, #16
 8011fa0:	fb02 3306 	mla	r3, r2, r6, r3
 8011fa4:	b289      	uxth	r1, r1
 8011fa6:	3001      	adds	r0, #1
 8011fa8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011fac:	4285      	cmp	r5, r0
 8011fae:	f84c 1b04 	str.w	r1, [ip], #4
 8011fb2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011fb6:	dcec      	bgt.n	8011f92 <__multadd+0x12>
 8011fb8:	b30e      	cbz	r6, 8011ffe <__multadd+0x7e>
 8011fba:	68a3      	ldr	r3, [r4, #8]
 8011fbc:	42ab      	cmp	r3, r5
 8011fbe:	dc19      	bgt.n	8011ff4 <__multadd+0x74>
 8011fc0:	6861      	ldr	r1, [r4, #4]
 8011fc2:	4638      	mov	r0, r7
 8011fc4:	3101      	adds	r1, #1
 8011fc6:	f7ff ff79 	bl	8011ebc <_Balloc>
 8011fca:	4680      	mov	r8, r0
 8011fcc:	b928      	cbnz	r0, 8011fda <__multadd+0x5a>
 8011fce:	4602      	mov	r2, r0
 8011fd0:	4b0c      	ldr	r3, [pc, #48]	@ (8012004 <__multadd+0x84>)
 8011fd2:	480d      	ldr	r0, [pc, #52]	@ (8012008 <__multadd+0x88>)
 8011fd4:	21ba      	movs	r1, #186	@ 0xba
 8011fd6:	f001 fed3 	bl	8013d80 <__assert_func>
 8011fda:	6922      	ldr	r2, [r4, #16]
 8011fdc:	3202      	adds	r2, #2
 8011fde:	f104 010c 	add.w	r1, r4, #12
 8011fe2:	0092      	lsls	r2, r2, #2
 8011fe4:	300c      	adds	r0, #12
 8011fe6:	f7ff f8b2 	bl	801114e <memcpy>
 8011fea:	4621      	mov	r1, r4
 8011fec:	4638      	mov	r0, r7
 8011fee:	f7ff ffa5 	bl	8011f3c <_Bfree>
 8011ff2:	4644      	mov	r4, r8
 8011ff4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011ff8:	3501      	adds	r5, #1
 8011ffa:	615e      	str	r6, [r3, #20]
 8011ffc:	6125      	str	r5, [r4, #16]
 8011ffe:	4620      	mov	r0, r4
 8012000:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012004:	0801589d 	.word	0x0801589d
 8012008:	080158ae 	.word	0x080158ae

0801200c <__s2b>:
 801200c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012010:	460c      	mov	r4, r1
 8012012:	4615      	mov	r5, r2
 8012014:	461f      	mov	r7, r3
 8012016:	2209      	movs	r2, #9
 8012018:	3308      	adds	r3, #8
 801201a:	4606      	mov	r6, r0
 801201c:	fb93 f3f2 	sdiv	r3, r3, r2
 8012020:	2100      	movs	r1, #0
 8012022:	2201      	movs	r2, #1
 8012024:	429a      	cmp	r2, r3
 8012026:	db09      	blt.n	801203c <__s2b+0x30>
 8012028:	4630      	mov	r0, r6
 801202a:	f7ff ff47 	bl	8011ebc <_Balloc>
 801202e:	b940      	cbnz	r0, 8012042 <__s2b+0x36>
 8012030:	4602      	mov	r2, r0
 8012032:	4b19      	ldr	r3, [pc, #100]	@ (8012098 <__s2b+0x8c>)
 8012034:	4819      	ldr	r0, [pc, #100]	@ (801209c <__s2b+0x90>)
 8012036:	21d3      	movs	r1, #211	@ 0xd3
 8012038:	f001 fea2 	bl	8013d80 <__assert_func>
 801203c:	0052      	lsls	r2, r2, #1
 801203e:	3101      	adds	r1, #1
 8012040:	e7f0      	b.n	8012024 <__s2b+0x18>
 8012042:	9b08      	ldr	r3, [sp, #32]
 8012044:	6143      	str	r3, [r0, #20]
 8012046:	2d09      	cmp	r5, #9
 8012048:	f04f 0301 	mov.w	r3, #1
 801204c:	6103      	str	r3, [r0, #16]
 801204e:	dd16      	ble.n	801207e <__s2b+0x72>
 8012050:	f104 0909 	add.w	r9, r4, #9
 8012054:	46c8      	mov	r8, r9
 8012056:	442c      	add	r4, r5
 8012058:	f818 3b01 	ldrb.w	r3, [r8], #1
 801205c:	4601      	mov	r1, r0
 801205e:	3b30      	subs	r3, #48	@ 0x30
 8012060:	220a      	movs	r2, #10
 8012062:	4630      	mov	r0, r6
 8012064:	f7ff ff8c 	bl	8011f80 <__multadd>
 8012068:	45a0      	cmp	r8, r4
 801206a:	d1f5      	bne.n	8012058 <__s2b+0x4c>
 801206c:	f1a5 0408 	sub.w	r4, r5, #8
 8012070:	444c      	add	r4, r9
 8012072:	1b2d      	subs	r5, r5, r4
 8012074:	1963      	adds	r3, r4, r5
 8012076:	42bb      	cmp	r3, r7
 8012078:	db04      	blt.n	8012084 <__s2b+0x78>
 801207a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801207e:	340a      	adds	r4, #10
 8012080:	2509      	movs	r5, #9
 8012082:	e7f6      	b.n	8012072 <__s2b+0x66>
 8012084:	f814 3b01 	ldrb.w	r3, [r4], #1
 8012088:	4601      	mov	r1, r0
 801208a:	3b30      	subs	r3, #48	@ 0x30
 801208c:	220a      	movs	r2, #10
 801208e:	4630      	mov	r0, r6
 8012090:	f7ff ff76 	bl	8011f80 <__multadd>
 8012094:	e7ee      	b.n	8012074 <__s2b+0x68>
 8012096:	bf00      	nop
 8012098:	0801589d 	.word	0x0801589d
 801209c:	080158ae 	.word	0x080158ae

080120a0 <__hi0bits>:
 80120a0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80120a4:	4603      	mov	r3, r0
 80120a6:	bf36      	itet	cc
 80120a8:	0403      	lslcc	r3, r0, #16
 80120aa:	2000      	movcs	r0, #0
 80120ac:	2010      	movcc	r0, #16
 80120ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80120b2:	bf3c      	itt	cc
 80120b4:	021b      	lslcc	r3, r3, #8
 80120b6:	3008      	addcc	r0, #8
 80120b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80120bc:	bf3c      	itt	cc
 80120be:	011b      	lslcc	r3, r3, #4
 80120c0:	3004      	addcc	r0, #4
 80120c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80120c6:	bf3c      	itt	cc
 80120c8:	009b      	lslcc	r3, r3, #2
 80120ca:	3002      	addcc	r0, #2
 80120cc:	2b00      	cmp	r3, #0
 80120ce:	db05      	blt.n	80120dc <__hi0bits+0x3c>
 80120d0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80120d4:	f100 0001 	add.w	r0, r0, #1
 80120d8:	bf08      	it	eq
 80120da:	2020      	moveq	r0, #32
 80120dc:	4770      	bx	lr

080120de <__lo0bits>:
 80120de:	6803      	ldr	r3, [r0, #0]
 80120e0:	4602      	mov	r2, r0
 80120e2:	f013 0007 	ands.w	r0, r3, #7
 80120e6:	d00b      	beq.n	8012100 <__lo0bits+0x22>
 80120e8:	07d9      	lsls	r1, r3, #31
 80120ea:	d421      	bmi.n	8012130 <__lo0bits+0x52>
 80120ec:	0798      	lsls	r0, r3, #30
 80120ee:	bf49      	itett	mi
 80120f0:	085b      	lsrmi	r3, r3, #1
 80120f2:	089b      	lsrpl	r3, r3, #2
 80120f4:	2001      	movmi	r0, #1
 80120f6:	6013      	strmi	r3, [r2, #0]
 80120f8:	bf5c      	itt	pl
 80120fa:	6013      	strpl	r3, [r2, #0]
 80120fc:	2002      	movpl	r0, #2
 80120fe:	4770      	bx	lr
 8012100:	b299      	uxth	r1, r3
 8012102:	b909      	cbnz	r1, 8012108 <__lo0bits+0x2a>
 8012104:	0c1b      	lsrs	r3, r3, #16
 8012106:	2010      	movs	r0, #16
 8012108:	b2d9      	uxtb	r1, r3
 801210a:	b909      	cbnz	r1, 8012110 <__lo0bits+0x32>
 801210c:	3008      	adds	r0, #8
 801210e:	0a1b      	lsrs	r3, r3, #8
 8012110:	0719      	lsls	r1, r3, #28
 8012112:	bf04      	itt	eq
 8012114:	091b      	lsreq	r3, r3, #4
 8012116:	3004      	addeq	r0, #4
 8012118:	0799      	lsls	r1, r3, #30
 801211a:	bf04      	itt	eq
 801211c:	089b      	lsreq	r3, r3, #2
 801211e:	3002      	addeq	r0, #2
 8012120:	07d9      	lsls	r1, r3, #31
 8012122:	d403      	bmi.n	801212c <__lo0bits+0x4e>
 8012124:	085b      	lsrs	r3, r3, #1
 8012126:	f100 0001 	add.w	r0, r0, #1
 801212a:	d003      	beq.n	8012134 <__lo0bits+0x56>
 801212c:	6013      	str	r3, [r2, #0]
 801212e:	4770      	bx	lr
 8012130:	2000      	movs	r0, #0
 8012132:	4770      	bx	lr
 8012134:	2020      	movs	r0, #32
 8012136:	4770      	bx	lr

08012138 <__i2b>:
 8012138:	b510      	push	{r4, lr}
 801213a:	460c      	mov	r4, r1
 801213c:	2101      	movs	r1, #1
 801213e:	f7ff febd 	bl	8011ebc <_Balloc>
 8012142:	4602      	mov	r2, r0
 8012144:	b928      	cbnz	r0, 8012152 <__i2b+0x1a>
 8012146:	4b05      	ldr	r3, [pc, #20]	@ (801215c <__i2b+0x24>)
 8012148:	4805      	ldr	r0, [pc, #20]	@ (8012160 <__i2b+0x28>)
 801214a:	f240 1145 	movw	r1, #325	@ 0x145
 801214e:	f001 fe17 	bl	8013d80 <__assert_func>
 8012152:	2301      	movs	r3, #1
 8012154:	6144      	str	r4, [r0, #20]
 8012156:	6103      	str	r3, [r0, #16]
 8012158:	bd10      	pop	{r4, pc}
 801215a:	bf00      	nop
 801215c:	0801589d 	.word	0x0801589d
 8012160:	080158ae 	.word	0x080158ae

08012164 <__multiply>:
 8012164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012168:	4617      	mov	r7, r2
 801216a:	690a      	ldr	r2, [r1, #16]
 801216c:	693b      	ldr	r3, [r7, #16]
 801216e:	429a      	cmp	r2, r3
 8012170:	bfa8      	it	ge
 8012172:	463b      	movge	r3, r7
 8012174:	4689      	mov	r9, r1
 8012176:	bfa4      	itt	ge
 8012178:	460f      	movge	r7, r1
 801217a:	4699      	movge	r9, r3
 801217c:	693d      	ldr	r5, [r7, #16]
 801217e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8012182:	68bb      	ldr	r3, [r7, #8]
 8012184:	6879      	ldr	r1, [r7, #4]
 8012186:	eb05 060a 	add.w	r6, r5, sl
 801218a:	42b3      	cmp	r3, r6
 801218c:	b085      	sub	sp, #20
 801218e:	bfb8      	it	lt
 8012190:	3101      	addlt	r1, #1
 8012192:	f7ff fe93 	bl	8011ebc <_Balloc>
 8012196:	b930      	cbnz	r0, 80121a6 <__multiply+0x42>
 8012198:	4602      	mov	r2, r0
 801219a:	4b41      	ldr	r3, [pc, #260]	@ (80122a0 <__multiply+0x13c>)
 801219c:	4841      	ldr	r0, [pc, #260]	@ (80122a4 <__multiply+0x140>)
 801219e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80121a2:	f001 fded 	bl	8013d80 <__assert_func>
 80121a6:	f100 0414 	add.w	r4, r0, #20
 80121aa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80121ae:	4623      	mov	r3, r4
 80121b0:	2200      	movs	r2, #0
 80121b2:	4573      	cmp	r3, lr
 80121b4:	d320      	bcc.n	80121f8 <__multiply+0x94>
 80121b6:	f107 0814 	add.w	r8, r7, #20
 80121ba:	f109 0114 	add.w	r1, r9, #20
 80121be:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80121c2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80121c6:	9302      	str	r3, [sp, #8]
 80121c8:	1beb      	subs	r3, r5, r7
 80121ca:	3b15      	subs	r3, #21
 80121cc:	f023 0303 	bic.w	r3, r3, #3
 80121d0:	3304      	adds	r3, #4
 80121d2:	3715      	adds	r7, #21
 80121d4:	42bd      	cmp	r5, r7
 80121d6:	bf38      	it	cc
 80121d8:	2304      	movcc	r3, #4
 80121da:	9301      	str	r3, [sp, #4]
 80121dc:	9b02      	ldr	r3, [sp, #8]
 80121de:	9103      	str	r1, [sp, #12]
 80121e0:	428b      	cmp	r3, r1
 80121e2:	d80c      	bhi.n	80121fe <__multiply+0x9a>
 80121e4:	2e00      	cmp	r6, #0
 80121e6:	dd03      	ble.n	80121f0 <__multiply+0x8c>
 80121e8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80121ec:	2b00      	cmp	r3, #0
 80121ee:	d055      	beq.n	801229c <__multiply+0x138>
 80121f0:	6106      	str	r6, [r0, #16]
 80121f2:	b005      	add	sp, #20
 80121f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80121f8:	f843 2b04 	str.w	r2, [r3], #4
 80121fc:	e7d9      	b.n	80121b2 <__multiply+0x4e>
 80121fe:	f8b1 a000 	ldrh.w	sl, [r1]
 8012202:	f1ba 0f00 	cmp.w	sl, #0
 8012206:	d01f      	beq.n	8012248 <__multiply+0xe4>
 8012208:	46c4      	mov	ip, r8
 801220a:	46a1      	mov	r9, r4
 801220c:	2700      	movs	r7, #0
 801220e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8012212:	f8d9 3000 	ldr.w	r3, [r9]
 8012216:	fa1f fb82 	uxth.w	fp, r2
 801221a:	b29b      	uxth	r3, r3
 801221c:	fb0a 330b 	mla	r3, sl, fp, r3
 8012220:	443b      	add	r3, r7
 8012222:	f8d9 7000 	ldr.w	r7, [r9]
 8012226:	0c12      	lsrs	r2, r2, #16
 8012228:	0c3f      	lsrs	r7, r7, #16
 801222a:	fb0a 7202 	mla	r2, sl, r2, r7
 801222e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8012232:	b29b      	uxth	r3, r3
 8012234:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012238:	4565      	cmp	r5, ip
 801223a:	f849 3b04 	str.w	r3, [r9], #4
 801223e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8012242:	d8e4      	bhi.n	801220e <__multiply+0xaa>
 8012244:	9b01      	ldr	r3, [sp, #4]
 8012246:	50e7      	str	r7, [r4, r3]
 8012248:	9b03      	ldr	r3, [sp, #12]
 801224a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801224e:	3104      	adds	r1, #4
 8012250:	f1b9 0f00 	cmp.w	r9, #0
 8012254:	d020      	beq.n	8012298 <__multiply+0x134>
 8012256:	6823      	ldr	r3, [r4, #0]
 8012258:	4647      	mov	r7, r8
 801225a:	46a4      	mov	ip, r4
 801225c:	f04f 0a00 	mov.w	sl, #0
 8012260:	f8b7 b000 	ldrh.w	fp, [r7]
 8012264:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8012268:	fb09 220b 	mla	r2, r9, fp, r2
 801226c:	4452      	add	r2, sl
 801226e:	b29b      	uxth	r3, r3
 8012270:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012274:	f84c 3b04 	str.w	r3, [ip], #4
 8012278:	f857 3b04 	ldr.w	r3, [r7], #4
 801227c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012280:	f8bc 3000 	ldrh.w	r3, [ip]
 8012284:	fb09 330a 	mla	r3, r9, sl, r3
 8012288:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801228c:	42bd      	cmp	r5, r7
 801228e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012292:	d8e5      	bhi.n	8012260 <__multiply+0xfc>
 8012294:	9a01      	ldr	r2, [sp, #4]
 8012296:	50a3      	str	r3, [r4, r2]
 8012298:	3404      	adds	r4, #4
 801229a:	e79f      	b.n	80121dc <__multiply+0x78>
 801229c:	3e01      	subs	r6, #1
 801229e:	e7a1      	b.n	80121e4 <__multiply+0x80>
 80122a0:	0801589d 	.word	0x0801589d
 80122a4:	080158ae 	.word	0x080158ae

080122a8 <__pow5mult>:
 80122a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80122ac:	4615      	mov	r5, r2
 80122ae:	f012 0203 	ands.w	r2, r2, #3
 80122b2:	4607      	mov	r7, r0
 80122b4:	460e      	mov	r6, r1
 80122b6:	d007      	beq.n	80122c8 <__pow5mult+0x20>
 80122b8:	4c25      	ldr	r4, [pc, #148]	@ (8012350 <__pow5mult+0xa8>)
 80122ba:	3a01      	subs	r2, #1
 80122bc:	2300      	movs	r3, #0
 80122be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80122c2:	f7ff fe5d 	bl	8011f80 <__multadd>
 80122c6:	4606      	mov	r6, r0
 80122c8:	10ad      	asrs	r5, r5, #2
 80122ca:	d03d      	beq.n	8012348 <__pow5mult+0xa0>
 80122cc:	69fc      	ldr	r4, [r7, #28]
 80122ce:	b97c      	cbnz	r4, 80122f0 <__pow5mult+0x48>
 80122d0:	2010      	movs	r0, #16
 80122d2:	f7fd fd57 	bl	800fd84 <malloc>
 80122d6:	4602      	mov	r2, r0
 80122d8:	61f8      	str	r0, [r7, #28]
 80122da:	b928      	cbnz	r0, 80122e8 <__pow5mult+0x40>
 80122dc:	4b1d      	ldr	r3, [pc, #116]	@ (8012354 <__pow5mult+0xac>)
 80122de:	481e      	ldr	r0, [pc, #120]	@ (8012358 <__pow5mult+0xb0>)
 80122e0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80122e4:	f001 fd4c 	bl	8013d80 <__assert_func>
 80122e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80122ec:	6004      	str	r4, [r0, #0]
 80122ee:	60c4      	str	r4, [r0, #12]
 80122f0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80122f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80122f8:	b94c      	cbnz	r4, 801230e <__pow5mult+0x66>
 80122fa:	f240 2171 	movw	r1, #625	@ 0x271
 80122fe:	4638      	mov	r0, r7
 8012300:	f7ff ff1a 	bl	8012138 <__i2b>
 8012304:	2300      	movs	r3, #0
 8012306:	f8c8 0008 	str.w	r0, [r8, #8]
 801230a:	4604      	mov	r4, r0
 801230c:	6003      	str	r3, [r0, #0]
 801230e:	f04f 0900 	mov.w	r9, #0
 8012312:	07eb      	lsls	r3, r5, #31
 8012314:	d50a      	bpl.n	801232c <__pow5mult+0x84>
 8012316:	4631      	mov	r1, r6
 8012318:	4622      	mov	r2, r4
 801231a:	4638      	mov	r0, r7
 801231c:	f7ff ff22 	bl	8012164 <__multiply>
 8012320:	4631      	mov	r1, r6
 8012322:	4680      	mov	r8, r0
 8012324:	4638      	mov	r0, r7
 8012326:	f7ff fe09 	bl	8011f3c <_Bfree>
 801232a:	4646      	mov	r6, r8
 801232c:	106d      	asrs	r5, r5, #1
 801232e:	d00b      	beq.n	8012348 <__pow5mult+0xa0>
 8012330:	6820      	ldr	r0, [r4, #0]
 8012332:	b938      	cbnz	r0, 8012344 <__pow5mult+0x9c>
 8012334:	4622      	mov	r2, r4
 8012336:	4621      	mov	r1, r4
 8012338:	4638      	mov	r0, r7
 801233a:	f7ff ff13 	bl	8012164 <__multiply>
 801233e:	6020      	str	r0, [r4, #0]
 8012340:	f8c0 9000 	str.w	r9, [r0]
 8012344:	4604      	mov	r4, r0
 8012346:	e7e4      	b.n	8012312 <__pow5mult+0x6a>
 8012348:	4630      	mov	r0, r6
 801234a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801234e:	bf00      	nop
 8012350:	080159c0 	.word	0x080159c0
 8012354:	0801582e 	.word	0x0801582e
 8012358:	080158ae 	.word	0x080158ae

0801235c <__lshift>:
 801235c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012360:	460c      	mov	r4, r1
 8012362:	6849      	ldr	r1, [r1, #4]
 8012364:	6923      	ldr	r3, [r4, #16]
 8012366:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801236a:	68a3      	ldr	r3, [r4, #8]
 801236c:	4607      	mov	r7, r0
 801236e:	4691      	mov	r9, r2
 8012370:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012374:	f108 0601 	add.w	r6, r8, #1
 8012378:	42b3      	cmp	r3, r6
 801237a:	db0b      	blt.n	8012394 <__lshift+0x38>
 801237c:	4638      	mov	r0, r7
 801237e:	f7ff fd9d 	bl	8011ebc <_Balloc>
 8012382:	4605      	mov	r5, r0
 8012384:	b948      	cbnz	r0, 801239a <__lshift+0x3e>
 8012386:	4602      	mov	r2, r0
 8012388:	4b28      	ldr	r3, [pc, #160]	@ (801242c <__lshift+0xd0>)
 801238a:	4829      	ldr	r0, [pc, #164]	@ (8012430 <__lshift+0xd4>)
 801238c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8012390:	f001 fcf6 	bl	8013d80 <__assert_func>
 8012394:	3101      	adds	r1, #1
 8012396:	005b      	lsls	r3, r3, #1
 8012398:	e7ee      	b.n	8012378 <__lshift+0x1c>
 801239a:	2300      	movs	r3, #0
 801239c:	f100 0114 	add.w	r1, r0, #20
 80123a0:	f100 0210 	add.w	r2, r0, #16
 80123a4:	4618      	mov	r0, r3
 80123a6:	4553      	cmp	r3, sl
 80123a8:	db33      	blt.n	8012412 <__lshift+0xb6>
 80123aa:	6920      	ldr	r0, [r4, #16]
 80123ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80123b0:	f104 0314 	add.w	r3, r4, #20
 80123b4:	f019 091f 	ands.w	r9, r9, #31
 80123b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80123bc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80123c0:	d02b      	beq.n	801241a <__lshift+0xbe>
 80123c2:	f1c9 0e20 	rsb	lr, r9, #32
 80123c6:	468a      	mov	sl, r1
 80123c8:	2200      	movs	r2, #0
 80123ca:	6818      	ldr	r0, [r3, #0]
 80123cc:	fa00 f009 	lsl.w	r0, r0, r9
 80123d0:	4310      	orrs	r0, r2
 80123d2:	f84a 0b04 	str.w	r0, [sl], #4
 80123d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80123da:	459c      	cmp	ip, r3
 80123dc:	fa22 f20e 	lsr.w	r2, r2, lr
 80123e0:	d8f3      	bhi.n	80123ca <__lshift+0x6e>
 80123e2:	ebac 0304 	sub.w	r3, ip, r4
 80123e6:	3b15      	subs	r3, #21
 80123e8:	f023 0303 	bic.w	r3, r3, #3
 80123ec:	3304      	adds	r3, #4
 80123ee:	f104 0015 	add.w	r0, r4, #21
 80123f2:	4560      	cmp	r0, ip
 80123f4:	bf88      	it	hi
 80123f6:	2304      	movhi	r3, #4
 80123f8:	50ca      	str	r2, [r1, r3]
 80123fa:	b10a      	cbz	r2, 8012400 <__lshift+0xa4>
 80123fc:	f108 0602 	add.w	r6, r8, #2
 8012400:	3e01      	subs	r6, #1
 8012402:	4638      	mov	r0, r7
 8012404:	612e      	str	r6, [r5, #16]
 8012406:	4621      	mov	r1, r4
 8012408:	f7ff fd98 	bl	8011f3c <_Bfree>
 801240c:	4628      	mov	r0, r5
 801240e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012412:	f842 0f04 	str.w	r0, [r2, #4]!
 8012416:	3301      	adds	r3, #1
 8012418:	e7c5      	b.n	80123a6 <__lshift+0x4a>
 801241a:	3904      	subs	r1, #4
 801241c:	f853 2b04 	ldr.w	r2, [r3], #4
 8012420:	f841 2f04 	str.w	r2, [r1, #4]!
 8012424:	459c      	cmp	ip, r3
 8012426:	d8f9      	bhi.n	801241c <__lshift+0xc0>
 8012428:	e7ea      	b.n	8012400 <__lshift+0xa4>
 801242a:	bf00      	nop
 801242c:	0801589d 	.word	0x0801589d
 8012430:	080158ae 	.word	0x080158ae

08012434 <__mcmp>:
 8012434:	690a      	ldr	r2, [r1, #16]
 8012436:	4603      	mov	r3, r0
 8012438:	6900      	ldr	r0, [r0, #16]
 801243a:	1a80      	subs	r0, r0, r2
 801243c:	b530      	push	{r4, r5, lr}
 801243e:	d10e      	bne.n	801245e <__mcmp+0x2a>
 8012440:	3314      	adds	r3, #20
 8012442:	3114      	adds	r1, #20
 8012444:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8012448:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801244c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8012450:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8012454:	4295      	cmp	r5, r2
 8012456:	d003      	beq.n	8012460 <__mcmp+0x2c>
 8012458:	d205      	bcs.n	8012466 <__mcmp+0x32>
 801245a:	f04f 30ff 	mov.w	r0, #4294967295
 801245e:	bd30      	pop	{r4, r5, pc}
 8012460:	42a3      	cmp	r3, r4
 8012462:	d3f3      	bcc.n	801244c <__mcmp+0x18>
 8012464:	e7fb      	b.n	801245e <__mcmp+0x2a>
 8012466:	2001      	movs	r0, #1
 8012468:	e7f9      	b.n	801245e <__mcmp+0x2a>
	...

0801246c <__mdiff>:
 801246c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012470:	4689      	mov	r9, r1
 8012472:	4606      	mov	r6, r0
 8012474:	4611      	mov	r1, r2
 8012476:	4648      	mov	r0, r9
 8012478:	4614      	mov	r4, r2
 801247a:	f7ff ffdb 	bl	8012434 <__mcmp>
 801247e:	1e05      	subs	r5, r0, #0
 8012480:	d112      	bne.n	80124a8 <__mdiff+0x3c>
 8012482:	4629      	mov	r1, r5
 8012484:	4630      	mov	r0, r6
 8012486:	f7ff fd19 	bl	8011ebc <_Balloc>
 801248a:	4602      	mov	r2, r0
 801248c:	b928      	cbnz	r0, 801249a <__mdiff+0x2e>
 801248e:	4b3f      	ldr	r3, [pc, #252]	@ (801258c <__mdiff+0x120>)
 8012490:	f240 2137 	movw	r1, #567	@ 0x237
 8012494:	483e      	ldr	r0, [pc, #248]	@ (8012590 <__mdiff+0x124>)
 8012496:	f001 fc73 	bl	8013d80 <__assert_func>
 801249a:	2301      	movs	r3, #1
 801249c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80124a0:	4610      	mov	r0, r2
 80124a2:	b003      	add	sp, #12
 80124a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80124a8:	bfbc      	itt	lt
 80124aa:	464b      	movlt	r3, r9
 80124ac:	46a1      	movlt	r9, r4
 80124ae:	4630      	mov	r0, r6
 80124b0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80124b4:	bfba      	itte	lt
 80124b6:	461c      	movlt	r4, r3
 80124b8:	2501      	movlt	r5, #1
 80124ba:	2500      	movge	r5, #0
 80124bc:	f7ff fcfe 	bl	8011ebc <_Balloc>
 80124c0:	4602      	mov	r2, r0
 80124c2:	b918      	cbnz	r0, 80124cc <__mdiff+0x60>
 80124c4:	4b31      	ldr	r3, [pc, #196]	@ (801258c <__mdiff+0x120>)
 80124c6:	f240 2145 	movw	r1, #581	@ 0x245
 80124ca:	e7e3      	b.n	8012494 <__mdiff+0x28>
 80124cc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80124d0:	6926      	ldr	r6, [r4, #16]
 80124d2:	60c5      	str	r5, [r0, #12]
 80124d4:	f109 0310 	add.w	r3, r9, #16
 80124d8:	f109 0514 	add.w	r5, r9, #20
 80124dc:	f104 0e14 	add.w	lr, r4, #20
 80124e0:	f100 0b14 	add.w	fp, r0, #20
 80124e4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80124e8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80124ec:	9301      	str	r3, [sp, #4]
 80124ee:	46d9      	mov	r9, fp
 80124f0:	f04f 0c00 	mov.w	ip, #0
 80124f4:	9b01      	ldr	r3, [sp, #4]
 80124f6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80124fa:	f853 af04 	ldr.w	sl, [r3, #4]!
 80124fe:	9301      	str	r3, [sp, #4]
 8012500:	fa1f f38a 	uxth.w	r3, sl
 8012504:	4619      	mov	r1, r3
 8012506:	b283      	uxth	r3, r0
 8012508:	1acb      	subs	r3, r1, r3
 801250a:	0c00      	lsrs	r0, r0, #16
 801250c:	4463      	add	r3, ip
 801250e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8012512:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8012516:	b29b      	uxth	r3, r3
 8012518:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801251c:	4576      	cmp	r6, lr
 801251e:	f849 3b04 	str.w	r3, [r9], #4
 8012522:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012526:	d8e5      	bhi.n	80124f4 <__mdiff+0x88>
 8012528:	1b33      	subs	r3, r6, r4
 801252a:	3b15      	subs	r3, #21
 801252c:	f023 0303 	bic.w	r3, r3, #3
 8012530:	3415      	adds	r4, #21
 8012532:	3304      	adds	r3, #4
 8012534:	42a6      	cmp	r6, r4
 8012536:	bf38      	it	cc
 8012538:	2304      	movcc	r3, #4
 801253a:	441d      	add	r5, r3
 801253c:	445b      	add	r3, fp
 801253e:	461e      	mov	r6, r3
 8012540:	462c      	mov	r4, r5
 8012542:	4544      	cmp	r4, r8
 8012544:	d30e      	bcc.n	8012564 <__mdiff+0xf8>
 8012546:	f108 0103 	add.w	r1, r8, #3
 801254a:	1b49      	subs	r1, r1, r5
 801254c:	f021 0103 	bic.w	r1, r1, #3
 8012550:	3d03      	subs	r5, #3
 8012552:	45a8      	cmp	r8, r5
 8012554:	bf38      	it	cc
 8012556:	2100      	movcc	r1, #0
 8012558:	440b      	add	r3, r1
 801255a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801255e:	b191      	cbz	r1, 8012586 <__mdiff+0x11a>
 8012560:	6117      	str	r7, [r2, #16]
 8012562:	e79d      	b.n	80124a0 <__mdiff+0x34>
 8012564:	f854 1b04 	ldr.w	r1, [r4], #4
 8012568:	46e6      	mov	lr, ip
 801256a:	0c08      	lsrs	r0, r1, #16
 801256c:	fa1c fc81 	uxtah	ip, ip, r1
 8012570:	4471      	add	r1, lr
 8012572:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8012576:	b289      	uxth	r1, r1
 8012578:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801257c:	f846 1b04 	str.w	r1, [r6], #4
 8012580:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012584:	e7dd      	b.n	8012542 <__mdiff+0xd6>
 8012586:	3f01      	subs	r7, #1
 8012588:	e7e7      	b.n	801255a <__mdiff+0xee>
 801258a:	bf00      	nop
 801258c:	0801589d 	.word	0x0801589d
 8012590:	080158ae 	.word	0x080158ae

08012594 <__ulp>:
 8012594:	b082      	sub	sp, #8
 8012596:	ed8d 0b00 	vstr	d0, [sp]
 801259a:	9a01      	ldr	r2, [sp, #4]
 801259c:	4b0f      	ldr	r3, [pc, #60]	@ (80125dc <__ulp+0x48>)
 801259e:	4013      	ands	r3, r2
 80125a0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80125a4:	2b00      	cmp	r3, #0
 80125a6:	dc08      	bgt.n	80125ba <__ulp+0x26>
 80125a8:	425b      	negs	r3, r3
 80125aa:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80125ae:	ea4f 5223 	mov.w	r2, r3, asr #20
 80125b2:	da04      	bge.n	80125be <__ulp+0x2a>
 80125b4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80125b8:	4113      	asrs	r3, r2
 80125ba:	2200      	movs	r2, #0
 80125bc:	e008      	b.n	80125d0 <__ulp+0x3c>
 80125be:	f1a2 0314 	sub.w	r3, r2, #20
 80125c2:	2b1e      	cmp	r3, #30
 80125c4:	bfda      	itte	le
 80125c6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80125ca:	40da      	lsrle	r2, r3
 80125cc:	2201      	movgt	r2, #1
 80125ce:	2300      	movs	r3, #0
 80125d0:	4619      	mov	r1, r3
 80125d2:	4610      	mov	r0, r2
 80125d4:	ec41 0b10 	vmov	d0, r0, r1
 80125d8:	b002      	add	sp, #8
 80125da:	4770      	bx	lr
 80125dc:	7ff00000 	.word	0x7ff00000

080125e0 <__b2d>:
 80125e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80125e4:	6906      	ldr	r6, [r0, #16]
 80125e6:	f100 0814 	add.w	r8, r0, #20
 80125ea:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80125ee:	1f37      	subs	r7, r6, #4
 80125f0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80125f4:	4610      	mov	r0, r2
 80125f6:	f7ff fd53 	bl	80120a0 <__hi0bits>
 80125fa:	f1c0 0320 	rsb	r3, r0, #32
 80125fe:	280a      	cmp	r0, #10
 8012600:	600b      	str	r3, [r1, #0]
 8012602:	491b      	ldr	r1, [pc, #108]	@ (8012670 <__b2d+0x90>)
 8012604:	dc15      	bgt.n	8012632 <__b2d+0x52>
 8012606:	f1c0 0c0b 	rsb	ip, r0, #11
 801260a:	fa22 f30c 	lsr.w	r3, r2, ip
 801260e:	45b8      	cmp	r8, r7
 8012610:	ea43 0501 	orr.w	r5, r3, r1
 8012614:	bf34      	ite	cc
 8012616:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801261a:	2300      	movcs	r3, #0
 801261c:	3015      	adds	r0, #21
 801261e:	fa02 f000 	lsl.w	r0, r2, r0
 8012622:	fa23 f30c 	lsr.w	r3, r3, ip
 8012626:	4303      	orrs	r3, r0
 8012628:	461c      	mov	r4, r3
 801262a:	ec45 4b10 	vmov	d0, r4, r5
 801262e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012632:	45b8      	cmp	r8, r7
 8012634:	bf3a      	itte	cc
 8012636:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801263a:	f1a6 0708 	subcc.w	r7, r6, #8
 801263e:	2300      	movcs	r3, #0
 8012640:	380b      	subs	r0, #11
 8012642:	d012      	beq.n	801266a <__b2d+0x8a>
 8012644:	f1c0 0120 	rsb	r1, r0, #32
 8012648:	fa23 f401 	lsr.w	r4, r3, r1
 801264c:	4082      	lsls	r2, r0
 801264e:	4322      	orrs	r2, r4
 8012650:	4547      	cmp	r7, r8
 8012652:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8012656:	bf8c      	ite	hi
 8012658:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801265c:	2200      	movls	r2, #0
 801265e:	4083      	lsls	r3, r0
 8012660:	40ca      	lsrs	r2, r1
 8012662:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8012666:	4313      	orrs	r3, r2
 8012668:	e7de      	b.n	8012628 <__b2d+0x48>
 801266a:	ea42 0501 	orr.w	r5, r2, r1
 801266e:	e7db      	b.n	8012628 <__b2d+0x48>
 8012670:	3ff00000 	.word	0x3ff00000

08012674 <__d2b>:
 8012674:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012678:	460f      	mov	r7, r1
 801267a:	2101      	movs	r1, #1
 801267c:	ec59 8b10 	vmov	r8, r9, d0
 8012680:	4616      	mov	r6, r2
 8012682:	f7ff fc1b 	bl	8011ebc <_Balloc>
 8012686:	4604      	mov	r4, r0
 8012688:	b930      	cbnz	r0, 8012698 <__d2b+0x24>
 801268a:	4602      	mov	r2, r0
 801268c:	4b23      	ldr	r3, [pc, #140]	@ (801271c <__d2b+0xa8>)
 801268e:	4824      	ldr	r0, [pc, #144]	@ (8012720 <__d2b+0xac>)
 8012690:	f240 310f 	movw	r1, #783	@ 0x30f
 8012694:	f001 fb74 	bl	8013d80 <__assert_func>
 8012698:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801269c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80126a0:	b10d      	cbz	r5, 80126a6 <__d2b+0x32>
 80126a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80126a6:	9301      	str	r3, [sp, #4]
 80126a8:	f1b8 0300 	subs.w	r3, r8, #0
 80126ac:	d023      	beq.n	80126f6 <__d2b+0x82>
 80126ae:	4668      	mov	r0, sp
 80126b0:	9300      	str	r3, [sp, #0]
 80126b2:	f7ff fd14 	bl	80120de <__lo0bits>
 80126b6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80126ba:	b1d0      	cbz	r0, 80126f2 <__d2b+0x7e>
 80126bc:	f1c0 0320 	rsb	r3, r0, #32
 80126c0:	fa02 f303 	lsl.w	r3, r2, r3
 80126c4:	430b      	orrs	r3, r1
 80126c6:	40c2      	lsrs	r2, r0
 80126c8:	6163      	str	r3, [r4, #20]
 80126ca:	9201      	str	r2, [sp, #4]
 80126cc:	9b01      	ldr	r3, [sp, #4]
 80126ce:	61a3      	str	r3, [r4, #24]
 80126d0:	2b00      	cmp	r3, #0
 80126d2:	bf0c      	ite	eq
 80126d4:	2201      	moveq	r2, #1
 80126d6:	2202      	movne	r2, #2
 80126d8:	6122      	str	r2, [r4, #16]
 80126da:	b1a5      	cbz	r5, 8012706 <__d2b+0x92>
 80126dc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80126e0:	4405      	add	r5, r0
 80126e2:	603d      	str	r5, [r7, #0]
 80126e4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80126e8:	6030      	str	r0, [r6, #0]
 80126ea:	4620      	mov	r0, r4
 80126ec:	b003      	add	sp, #12
 80126ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80126f2:	6161      	str	r1, [r4, #20]
 80126f4:	e7ea      	b.n	80126cc <__d2b+0x58>
 80126f6:	a801      	add	r0, sp, #4
 80126f8:	f7ff fcf1 	bl	80120de <__lo0bits>
 80126fc:	9b01      	ldr	r3, [sp, #4]
 80126fe:	6163      	str	r3, [r4, #20]
 8012700:	3020      	adds	r0, #32
 8012702:	2201      	movs	r2, #1
 8012704:	e7e8      	b.n	80126d8 <__d2b+0x64>
 8012706:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801270a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801270e:	6038      	str	r0, [r7, #0]
 8012710:	6918      	ldr	r0, [r3, #16]
 8012712:	f7ff fcc5 	bl	80120a0 <__hi0bits>
 8012716:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801271a:	e7e5      	b.n	80126e8 <__d2b+0x74>
 801271c:	0801589d 	.word	0x0801589d
 8012720:	080158ae 	.word	0x080158ae

08012724 <__ratio>:
 8012724:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012728:	b085      	sub	sp, #20
 801272a:	e9cd 1000 	strd	r1, r0, [sp]
 801272e:	a902      	add	r1, sp, #8
 8012730:	f7ff ff56 	bl	80125e0 <__b2d>
 8012734:	9800      	ldr	r0, [sp, #0]
 8012736:	a903      	add	r1, sp, #12
 8012738:	ec55 4b10 	vmov	r4, r5, d0
 801273c:	f7ff ff50 	bl	80125e0 <__b2d>
 8012740:	9b01      	ldr	r3, [sp, #4]
 8012742:	6919      	ldr	r1, [r3, #16]
 8012744:	9b00      	ldr	r3, [sp, #0]
 8012746:	691b      	ldr	r3, [r3, #16]
 8012748:	1ac9      	subs	r1, r1, r3
 801274a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801274e:	1a9b      	subs	r3, r3, r2
 8012750:	ec5b ab10 	vmov	sl, fp, d0
 8012754:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8012758:	2b00      	cmp	r3, #0
 801275a:	bfce      	itee	gt
 801275c:	462a      	movgt	r2, r5
 801275e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8012762:	465a      	movle	r2, fp
 8012764:	462f      	mov	r7, r5
 8012766:	46d9      	mov	r9, fp
 8012768:	bfcc      	ite	gt
 801276a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801276e:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8012772:	464b      	mov	r3, r9
 8012774:	4652      	mov	r2, sl
 8012776:	4620      	mov	r0, r4
 8012778:	4639      	mov	r1, r7
 801277a:	f7ee f86f 	bl	800085c <__aeabi_ddiv>
 801277e:	ec41 0b10 	vmov	d0, r0, r1
 8012782:	b005      	add	sp, #20
 8012784:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012788 <__copybits>:
 8012788:	3901      	subs	r1, #1
 801278a:	b570      	push	{r4, r5, r6, lr}
 801278c:	1149      	asrs	r1, r1, #5
 801278e:	6914      	ldr	r4, [r2, #16]
 8012790:	3101      	adds	r1, #1
 8012792:	f102 0314 	add.w	r3, r2, #20
 8012796:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801279a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801279e:	1f05      	subs	r5, r0, #4
 80127a0:	42a3      	cmp	r3, r4
 80127a2:	d30c      	bcc.n	80127be <__copybits+0x36>
 80127a4:	1aa3      	subs	r3, r4, r2
 80127a6:	3b11      	subs	r3, #17
 80127a8:	f023 0303 	bic.w	r3, r3, #3
 80127ac:	3211      	adds	r2, #17
 80127ae:	42a2      	cmp	r2, r4
 80127b0:	bf88      	it	hi
 80127b2:	2300      	movhi	r3, #0
 80127b4:	4418      	add	r0, r3
 80127b6:	2300      	movs	r3, #0
 80127b8:	4288      	cmp	r0, r1
 80127ba:	d305      	bcc.n	80127c8 <__copybits+0x40>
 80127bc:	bd70      	pop	{r4, r5, r6, pc}
 80127be:	f853 6b04 	ldr.w	r6, [r3], #4
 80127c2:	f845 6f04 	str.w	r6, [r5, #4]!
 80127c6:	e7eb      	b.n	80127a0 <__copybits+0x18>
 80127c8:	f840 3b04 	str.w	r3, [r0], #4
 80127cc:	e7f4      	b.n	80127b8 <__copybits+0x30>

080127ce <__any_on>:
 80127ce:	f100 0214 	add.w	r2, r0, #20
 80127d2:	6900      	ldr	r0, [r0, #16]
 80127d4:	114b      	asrs	r3, r1, #5
 80127d6:	4298      	cmp	r0, r3
 80127d8:	b510      	push	{r4, lr}
 80127da:	db11      	blt.n	8012800 <__any_on+0x32>
 80127dc:	dd0a      	ble.n	80127f4 <__any_on+0x26>
 80127de:	f011 011f 	ands.w	r1, r1, #31
 80127e2:	d007      	beq.n	80127f4 <__any_on+0x26>
 80127e4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80127e8:	fa24 f001 	lsr.w	r0, r4, r1
 80127ec:	fa00 f101 	lsl.w	r1, r0, r1
 80127f0:	428c      	cmp	r4, r1
 80127f2:	d10b      	bne.n	801280c <__any_on+0x3e>
 80127f4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80127f8:	4293      	cmp	r3, r2
 80127fa:	d803      	bhi.n	8012804 <__any_on+0x36>
 80127fc:	2000      	movs	r0, #0
 80127fe:	bd10      	pop	{r4, pc}
 8012800:	4603      	mov	r3, r0
 8012802:	e7f7      	b.n	80127f4 <__any_on+0x26>
 8012804:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012808:	2900      	cmp	r1, #0
 801280a:	d0f5      	beq.n	80127f8 <__any_on+0x2a>
 801280c:	2001      	movs	r0, #1
 801280e:	e7f6      	b.n	80127fe <__any_on+0x30>

08012810 <sulp>:
 8012810:	b570      	push	{r4, r5, r6, lr}
 8012812:	4604      	mov	r4, r0
 8012814:	460d      	mov	r5, r1
 8012816:	ec45 4b10 	vmov	d0, r4, r5
 801281a:	4616      	mov	r6, r2
 801281c:	f7ff feba 	bl	8012594 <__ulp>
 8012820:	ec51 0b10 	vmov	r0, r1, d0
 8012824:	b17e      	cbz	r6, 8012846 <sulp+0x36>
 8012826:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801282a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801282e:	2b00      	cmp	r3, #0
 8012830:	dd09      	ble.n	8012846 <sulp+0x36>
 8012832:	051b      	lsls	r3, r3, #20
 8012834:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8012838:	2400      	movs	r4, #0
 801283a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 801283e:	4622      	mov	r2, r4
 8012840:	462b      	mov	r3, r5
 8012842:	f7ed fee1 	bl	8000608 <__aeabi_dmul>
 8012846:	ec41 0b10 	vmov	d0, r0, r1
 801284a:	bd70      	pop	{r4, r5, r6, pc}
 801284c:	0000      	movs	r0, r0
	...

08012850 <_strtod_l>:
 8012850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012854:	b09f      	sub	sp, #124	@ 0x7c
 8012856:	460c      	mov	r4, r1
 8012858:	9217      	str	r2, [sp, #92]	@ 0x5c
 801285a:	2200      	movs	r2, #0
 801285c:	921a      	str	r2, [sp, #104]	@ 0x68
 801285e:	9005      	str	r0, [sp, #20]
 8012860:	f04f 0a00 	mov.w	sl, #0
 8012864:	f04f 0b00 	mov.w	fp, #0
 8012868:	460a      	mov	r2, r1
 801286a:	9219      	str	r2, [sp, #100]	@ 0x64
 801286c:	7811      	ldrb	r1, [r2, #0]
 801286e:	292b      	cmp	r1, #43	@ 0x2b
 8012870:	d04a      	beq.n	8012908 <_strtod_l+0xb8>
 8012872:	d838      	bhi.n	80128e6 <_strtod_l+0x96>
 8012874:	290d      	cmp	r1, #13
 8012876:	d832      	bhi.n	80128de <_strtod_l+0x8e>
 8012878:	2908      	cmp	r1, #8
 801287a:	d832      	bhi.n	80128e2 <_strtod_l+0x92>
 801287c:	2900      	cmp	r1, #0
 801287e:	d03b      	beq.n	80128f8 <_strtod_l+0xa8>
 8012880:	2200      	movs	r2, #0
 8012882:	920e      	str	r2, [sp, #56]	@ 0x38
 8012884:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8012886:	782a      	ldrb	r2, [r5, #0]
 8012888:	2a30      	cmp	r2, #48	@ 0x30
 801288a:	f040 80b2 	bne.w	80129f2 <_strtod_l+0x1a2>
 801288e:	786a      	ldrb	r2, [r5, #1]
 8012890:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8012894:	2a58      	cmp	r2, #88	@ 0x58
 8012896:	d16e      	bne.n	8012976 <_strtod_l+0x126>
 8012898:	9302      	str	r3, [sp, #8]
 801289a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801289c:	9301      	str	r3, [sp, #4]
 801289e:	ab1a      	add	r3, sp, #104	@ 0x68
 80128a0:	9300      	str	r3, [sp, #0]
 80128a2:	4a8f      	ldr	r2, [pc, #572]	@ (8012ae0 <_strtod_l+0x290>)
 80128a4:	9805      	ldr	r0, [sp, #20]
 80128a6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80128a8:	a919      	add	r1, sp, #100	@ 0x64
 80128aa:	f001 faef 	bl	8013e8c <__gethex>
 80128ae:	f010 060f 	ands.w	r6, r0, #15
 80128b2:	4604      	mov	r4, r0
 80128b4:	d005      	beq.n	80128c2 <_strtod_l+0x72>
 80128b6:	2e06      	cmp	r6, #6
 80128b8:	d128      	bne.n	801290c <_strtod_l+0xbc>
 80128ba:	3501      	adds	r5, #1
 80128bc:	2300      	movs	r3, #0
 80128be:	9519      	str	r5, [sp, #100]	@ 0x64
 80128c0:	930e      	str	r3, [sp, #56]	@ 0x38
 80128c2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80128c4:	2b00      	cmp	r3, #0
 80128c6:	f040 858e 	bne.w	80133e6 <_strtod_l+0xb96>
 80128ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80128cc:	b1cb      	cbz	r3, 8012902 <_strtod_l+0xb2>
 80128ce:	4652      	mov	r2, sl
 80128d0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80128d4:	ec43 2b10 	vmov	d0, r2, r3
 80128d8:	b01f      	add	sp, #124	@ 0x7c
 80128da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80128de:	2920      	cmp	r1, #32
 80128e0:	d1ce      	bne.n	8012880 <_strtod_l+0x30>
 80128e2:	3201      	adds	r2, #1
 80128e4:	e7c1      	b.n	801286a <_strtod_l+0x1a>
 80128e6:	292d      	cmp	r1, #45	@ 0x2d
 80128e8:	d1ca      	bne.n	8012880 <_strtod_l+0x30>
 80128ea:	2101      	movs	r1, #1
 80128ec:	910e      	str	r1, [sp, #56]	@ 0x38
 80128ee:	1c51      	adds	r1, r2, #1
 80128f0:	9119      	str	r1, [sp, #100]	@ 0x64
 80128f2:	7852      	ldrb	r2, [r2, #1]
 80128f4:	2a00      	cmp	r2, #0
 80128f6:	d1c5      	bne.n	8012884 <_strtod_l+0x34>
 80128f8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80128fa:	9419      	str	r4, [sp, #100]	@ 0x64
 80128fc:	2b00      	cmp	r3, #0
 80128fe:	f040 8570 	bne.w	80133e2 <_strtod_l+0xb92>
 8012902:	4652      	mov	r2, sl
 8012904:	465b      	mov	r3, fp
 8012906:	e7e5      	b.n	80128d4 <_strtod_l+0x84>
 8012908:	2100      	movs	r1, #0
 801290a:	e7ef      	b.n	80128ec <_strtod_l+0x9c>
 801290c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801290e:	b13a      	cbz	r2, 8012920 <_strtod_l+0xd0>
 8012910:	2135      	movs	r1, #53	@ 0x35
 8012912:	a81c      	add	r0, sp, #112	@ 0x70
 8012914:	f7ff ff38 	bl	8012788 <__copybits>
 8012918:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801291a:	9805      	ldr	r0, [sp, #20]
 801291c:	f7ff fb0e 	bl	8011f3c <_Bfree>
 8012920:	3e01      	subs	r6, #1
 8012922:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8012924:	2e04      	cmp	r6, #4
 8012926:	d806      	bhi.n	8012936 <_strtod_l+0xe6>
 8012928:	e8df f006 	tbb	[pc, r6]
 801292c:	201d0314 	.word	0x201d0314
 8012930:	14          	.byte	0x14
 8012931:	00          	.byte	0x00
 8012932:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8012936:	05e1      	lsls	r1, r4, #23
 8012938:	bf48      	it	mi
 801293a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801293e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8012942:	0d1b      	lsrs	r3, r3, #20
 8012944:	051b      	lsls	r3, r3, #20
 8012946:	2b00      	cmp	r3, #0
 8012948:	d1bb      	bne.n	80128c2 <_strtod_l+0x72>
 801294a:	f7fe fbd3 	bl	80110f4 <__errno>
 801294e:	2322      	movs	r3, #34	@ 0x22
 8012950:	6003      	str	r3, [r0, #0]
 8012952:	e7b6      	b.n	80128c2 <_strtod_l+0x72>
 8012954:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8012958:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801295c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8012960:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8012964:	e7e7      	b.n	8012936 <_strtod_l+0xe6>
 8012966:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8012ae8 <_strtod_l+0x298>
 801296a:	e7e4      	b.n	8012936 <_strtod_l+0xe6>
 801296c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8012970:	f04f 3aff 	mov.w	sl, #4294967295
 8012974:	e7df      	b.n	8012936 <_strtod_l+0xe6>
 8012976:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012978:	1c5a      	adds	r2, r3, #1
 801297a:	9219      	str	r2, [sp, #100]	@ 0x64
 801297c:	785b      	ldrb	r3, [r3, #1]
 801297e:	2b30      	cmp	r3, #48	@ 0x30
 8012980:	d0f9      	beq.n	8012976 <_strtod_l+0x126>
 8012982:	2b00      	cmp	r3, #0
 8012984:	d09d      	beq.n	80128c2 <_strtod_l+0x72>
 8012986:	2301      	movs	r3, #1
 8012988:	2700      	movs	r7, #0
 801298a:	9308      	str	r3, [sp, #32]
 801298c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801298e:	930c      	str	r3, [sp, #48]	@ 0x30
 8012990:	970b      	str	r7, [sp, #44]	@ 0x2c
 8012992:	46b9      	mov	r9, r7
 8012994:	220a      	movs	r2, #10
 8012996:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8012998:	7805      	ldrb	r5, [r0, #0]
 801299a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 801299e:	b2d9      	uxtb	r1, r3
 80129a0:	2909      	cmp	r1, #9
 80129a2:	d928      	bls.n	80129f6 <_strtod_l+0x1a6>
 80129a4:	494f      	ldr	r1, [pc, #316]	@ (8012ae4 <_strtod_l+0x294>)
 80129a6:	2201      	movs	r2, #1
 80129a8:	f001 f9ae 	bl	8013d08 <strncmp>
 80129ac:	2800      	cmp	r0, #0
 80129ae:	d032      	beq.n	8012a16 <_strtod_l+0x1c6>
 80129b0:	2000      	movs	r0, #0
 80129b2:	462a      	mov	r2, r5
 80129b4:	900a      	str	r0, [sp, #40]	@ 0x28
 80129b6:	464d      	mov	r5, r9
 80129b8:	4603      	mov	r3, r0
 80129ba:	2a65      	cmp	r2, #101	@ 0x65
 80129bc:	d001      	beq.n	80129c2 <_strtod_l+0x172>
 80129be:	2a45      	cmp	r2, #69	@ 0x45
 80129c0:	d114      	bne.n	80129ec <_strtod_l+0x19c>
 80129c2:	b91d      	cbnz	r5, 80129cc <_strtod_l+0x17c>
 80129c4:	9a08      	ldr	r2, [sp, #32]
 80129c6:	4302      	orrs	r2, r0
 80129c8:	d096      	beq.n	80128f8 <_strtod_l+0xa8>
 80129ca:	2500      	movs	r5, #0
 80129cc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80129ce:	1c62      	adds	r2, r4, #1
 80129d0:	9219      	str	r2, [sp, #100]	@ 0x64
 80129d2:	7862      	ldrb	r2, [r4, #1]
 80129d4:	2a2b      	cmp	r2, #43	@ 0x2b
 80129d6:	d07a      	beq.n	8012ace <_strtod_l+0x27e>
 80129d8:	2a2d      	cmp	r2, #45	@ 0x2d
 80129da:	d07e      	beq.n	8012ada <_strtod_l+0x28a>
 80129dc:	f04f 0c00 	mov.w	ip, #0
 80129e0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80129e4:	2909      	cmp	r1, #9
 80129e6:	f240 8085 	bls.w	8012af4 <_strtod_l+0x2a4>
 80129ea:	9419      	str	r4, [sp, #100]	@ 0x64
 80129ec:	f04f 0800 	mov.w	r8, #0
 80129f0:	e0a5      	b.n	8012b3e <_strtod_l+0x2ee>
 80129f2:	2300      	movs	r3, #0
 80129f4:	e7c8      	b.n	8012988 <_strtod_l+0x138>
 80129f6:	f1b9 0f08 	cmp.w	r9, #8
 80129fa:	bfd8      	it	le
 80129fc:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80129fe:	f100 0001 	add.w	r0, r0, #1
 8012a02:	bfda      	itte	le
 8012a04:	fb02 3301 	mlale	r3, r2, r1, r3
 8012a08:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8012a0a:	fb02 3707 	mlagt	r7, r2, r7, r3
 8012a0e:	f109 0901 	add.w	r9, r9, #1
 8012a12:	9019      	str	r0, [sp, #100]	@ 0x64
 8012a14:	e7bf      	b.n	8012996 <_strtod_l+0x146>
 8012a16:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012a18:	1c5a      	adds	r2, r3, #1
 8012a1a:	9219      	str	r2, [sp, #100]	@ 0x64
 8012a1c:	785a      	ldrb	r2, [r3, #1]
 8012a1e:	f1b9 0f00 	cmp.w	r9, #0
 8012a22:	d03b      	beq.n	8012a9c <_strtod_l+0x24c>
 8012a24:	900a      	str	r0, [sp, #40]	@ 0x28
 8012a26:	464d      	mov	r5, r9
 8012a28:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8012a2c:	2b09      	cmp	r3, #9
 8012a2e:	d912      	bls.n	8012a56 <_strtod_l+0x206>
 8012a30:	2301      	movs	r3, #1
 8012a32:	e7c2      	b.n	80129ba <_strtod_l+0x16a>
 8012a34:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012a36:	1c5a      	adds	r2, r3, #1
 8012a38:	9219      	str	r2, [sp, #100]	@ 0x64
 8012a3a:	785a      	ldrb	r2, [r3, #1]
 8012a3c:	3001      	adds	r0, #1
 8012a3e:	2a30      	cmp	r2, #48	@ 0x30
 8012a40:	d0f8      	beq.n	8012a34 <_strtod_l+0x1e4>
 8012a42:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8012a46:	2b08      	cmp	r3, #8
 8012a48:	f200 84d2 	bhi.w	80133f0 <_strtod_l+0xba0>
 8012a4c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012a4e:	900a      	str	r0, [sp, #40]	@ 0x28
 8012a50:	2000      	movs	r0, #0
 8012a52:	930c      	str	r3, [sp, #48]	@ 0x30
 8012a54:	4605      	mov	r5, r0
 8012a56:	3a30      	subs	r2, #48	@ 0x30
 8012a58:	f100 0301 	add.w	r3, r0, #1
 8012a5c:	d018      	beq.n	8012a90 <_strtod_l+0x240>
 8012a5e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012a60:	4419      	add	r1, r3
 8012a62:	910a      	str	r1, [sp, #40]	@ 0x28
 8012a64:	462e      	mov	r6, r5
 8012a66:	f04f 0e0a 	mov.w	lr, #10
 8012a6a:	1c71      	adds	r1, r6, #1
 8012a6c:	eba1 0c05 	sub.w	ip, r1, r5
 8012a70:	4563      	cmp	r3, ip
 8012a72:	dc15      	bgt.n	8012aa0 <_strtod_l+0x250>
 8012a74:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8012a78:	182b      	adds	r3, r5, r0
 8012a7a:	2b08      	cmp	r3, #8
 8012a7c:	f105 0501 	add.w	r5, r5, #1
 8012a80:	4405      	add	r5, r0
 8012a82:	dc1a      	bgt.n	8012aba <_strtod_l+0x26a>
 8012a84:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8012a86:	230a      	movs	r3, #10
 8012a88:	fb03 2301 	mla	r3, r3, r1, r2
 8012a8c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012a8e:	2300      	movs	r3, #0
 8012a90:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8012a92:	1c51      	adds	r1, r2, #1
 8012a94:	9119      	str	r1, [sp, #100]	@ 0x64
 8012a96:	7852      	ldrb	r2, [r2, #1]
 8012a98:	4618      	mov	r0, r3
 8012a9a:	e7c5      	b.n	8012a28 <_strtod_l+0x1d8>
 8012a9c:	4648      	mov	r0, r9
 8012a9e:	e7ce      	b.n	8012a3e <_strtod_l+0x1ee>
 8012aa0:	2e08      	cmp	r6, #8
 8012aa2:	dc05      	bgt.n	8012ab0 <_strtod_l+0x260>
 8012aa4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8012aa6:	fb0e f606 	mul.w	r6, lr, r6
 8012aaa:	960b      	str	r6, [sp, #44]	@ 0x2c
 8012aac:	460e      	mov	r6, r1
 8012aae:	e7dc      	b.n	8012a6a <_strtod_l+0x21a>
 8012ab0:	2910      	cmp	r1, #16
 8012ab2:	bfd8      	it	le
 8012ab4:	fb0e f707 	mulle.w	r7, lr, r7
 8012ab8:	e7f8      	b.n	8012aac <_strtod_l+0x25c>
 8012aba:	2b0f      	cmp	r3, #15
 8012abc:	bfdc      	itt	le
 8012abe:	230a      	movle	r3, #10
 8012ac0:	fb03 2707 	mlale	r7, r3, r7, r2
 8012ac4:	e7e3      	b.n	8012a8e <_strtod_l+0x23e>
 8012ac6:	2300      	movs	r3, #0
 8012ac8:	930a      	str	r3, [sp, #40]	@ 0x28
 8012aca:	2301      	movs	r3, #1
 8012acc:	e77a      	b.n	80129c4 <_strtod_l+0x174>
 8012ace:	f04f 0c00 	mov.w	ip, #0
 8012ad2:	1ca2      	adds	r2, r4, #2
 8012ad4:	9219      	str	r2, [sp, #100]	@ 0x64
 8012ad6:	78a2      	ldrb	r2, [r4, #2]
 8012ad8:	e782      	b.n	80129e0 <_strtod_l+0x190>
 8012ada:	f04f 0c01 	mov.w	ip, #1
 8012ade:	e7f8      	b.n	8012ad2 <_strtod_l+0x282>
 8012ae0:	08015ad4 	.word	0x08015ad4
 8012ae4:	08015907 	.word	0x08015907
 8012ae8:	7ff00000 	.word	0x7ff00000
 8012aec:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8012aee:	1c51      	adds	r1, r2, #1
 8012af0:	9119      	str	r1, [sp, #100]	@ 0x64
 8012af2:	7852      	ldrb	r2, [r2, #1]
 8012af4:	2a30      	cmp	r2, #48	@ 0x30
 8012af6:	d0f9      	beq.n	8012aec <_strtod_l+0x29c>
 8012af8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8012afc:	2908      	cmp	r1, #8
 8012afe:	f63f af75 	bhi.w	80129ec <_strtod_l+0x19c>
 8012b02:	3a30      	subs	r2, #48	@ 0x30
 8012b04:	9209      	str	r2, [sp, #36]	@ 0x24
 8012b06:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8012b08:	920f      	str	r2, [sp, #60]	@ 0x3c
 8012b0a:	f04f 080a 	mov.w	r8, #10
 8012b0e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8012b10:	1c56      	adds	r6, r2, #1
 8012b12:	9619      	str	r6, [sp, #100]	@ 0x64
 8012b14:	7852      	ldrb	r2, [r2, #1]
 8012b16:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8012b1a:	f1be 0f09 	cmp.w	lr, #9
 8012b1e:	d939      	bls.n	8012b94 <_strtod_l+0x344>
 8012b20:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8012b22:	1a76      	subs	r6, r6, r1
 8012b24:	2e08      	cmp	r6, #8
 8012b26:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8012b2a:	dc03      	bgt.n	8012b34 <_strtod_l+0x2e4>
 8012b2c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012b2e:	4588      	cmp	r8, r1
 8012b30:	bfa8      	it	ge
 8012b32:	4688      	movge	r8, r1
 8012b34:	f1bc 0f00 	cmp.w	ip, #0
 8012b38:	d001      	beq.n	8012b3e <_strtod_l+0x2ee>
 8012b3a:	f1c8 0800 	rsb	r8, r8, #0
 8012b3e:	2d00      	cmp	r5, #0
 8012b40:	d14e      	bne.n	8012be0 <_strtod_l+0x390>
 8012b42:	9908      	ldr	r1, [sp, #32]
 8012b44:	4308      	orrs	r0, r1
 8012b46:	f47f aebc 	bne.w	80128c2 <_strtod_l+0x72>
 8012b4a:	2b00      	cmp	r3, #0
 8012b4c:	f47f aed4 	bne.w	80128f8 <_strtod_l+0xa8>
 8012b50:	2a69      	cmp	r2, #105	@ 0x69
 8012b52:	d028      	beq.n	8012ba6 <_strtod_l+0x356>
 8012b54:	dc25      	bgt.n	8012ba2 <_strtod_l+0x352>
 8012b56:	2a49      	cmp	r2, #73	@ 0x49
 8012b58:	d025      	beq.n	8012ba6 <_strtod_l+0x356>
 8012b5a:	2a4e      	cmp	r2, #78	@ 0x4e
 8012b5c:	f47f aecc 	bne.w	80128f8 <_strtod_l+0xa8>
 8012b60:	499a      	ldr	r1, [pc, #616]	@ (8012dcc <_strtod_l+0x57c>)
 8012b62:	a819      	add	r0, sp, #100	@ 0x64
 8012b64:	f001 fbb4 	bl	80142d0 <__match>
 8012b68:	2800      	cmp	r0, #0
 8012b6a:	f43f aec5 	beq.w	80128f8 <_strtod_l+0xa8>
 8012b6e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012b70:	781b      	ldrb	r3, [r3, #0]
 8012b72:	2b28      	cmp	r3, #40	@ 0x28
 8012b74:	d12e      	bne.n	8012bd4 <_strtod_l+0x384>
 8012b76:	4996      	ldr	r1, [pc, #600]	@ (8012dd0 <_strtod_l+0x580>)
 8012b78:	aa1c      	add	r2, sp, #112	@ 0x70
 8012b7a:	a819      	add	r0, sp, #100	@ 0x64
 8012b7c:	f001 fbbc 	bl	80142f8 <__hexnan>
 8012b80:	2805      	cmp	r0, #5
 8012b82:	d127      	bne.n	8012bd4 <_strtod_l+0x384>
 8012b84:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012b86:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8012b8a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8012b8e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8012b92:	e696      	b.n	80128c2 <_strtod_l+0x72>
 8012b94:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012b96:	fb08 2101 	mla	r1, r8, r1, r2
 8012b9a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8012b9e:	9209      	str	r2, [sp, #36]	@ 0x24
 8012ba0:	e7b5      	b.n	8012b0e <_strtod_l+0x2be>
 8012ba2:	2a6e      	cmp	r2, #110	@ 0x6e
 8012ba4:	e7da      	b.n	8012b5c <_strtod_l+0x30c>
 8012ba6:	498b      	ldr	r1, [pc, #556]	@ (8012dd4 <_strtod_l+0x584>)
 8012ba8:	a819      	add	r0, sp, #100	@ 0x64
 8012baa:	f001 fb91 	bl	80142d0 <__match>
 8012bae:	2800      	cmp	r0, #0
 8012bb0:	f43f aea2 	beq.w	80128f8 <_strtod_l+0xa8>
 8012bb4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012bb6:	4988      	ldr	r1, [pc, #544]	@ (8012dd8 <_strtod_l+0x588>)
 8012bb8:	3b01      	subs	r3, #1
 8012bba:	a819      	add	r0, sp, #100	@ 0x64
 8012bbc:	9319      	str	r3, [sp, #100]	@ 0x64
 8012bbe:	f001 fb87 	bl	80142d0 <__match>
 8012bc2:	b910      	cbnz	r0, 8012bca <_strtod_l+0x37a>
 8012bc4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012bc6:	3301      	adds	r3, #1
 8012bc8:	9319      	str	r3, [sp, #100]	@ 0x64
 8012bca:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8012de8 <_strtod_l+0x598>
 8012bce:	f04f 0a00 	mov.w	sl, #0
 8012bd2:	e676      	b.n	80128c2 <_strtod_l+0x72>
 8012bd4:	4881      	ldr	r0, [pc, #516]	@ (8012ddc <_strtod_l+0x58c>)
 8012bd6:	f001 f8cb 	bl	8013d70 <nan>
 8012bda:	ec5b ab10 	vmov	sl, fp, d0
 8012bde:	e670      	b.n	80128c2 <_strtod_l+0x72>
 8012be0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012be2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8012be4:	eba8 0303 	sub.w	r3, r8, r3
 8012be8:	f1b9 0f00 	cmp.w	r9, #0
 8012bec:	bf08      	it	eq
 8012bee:	46a9      	moveq	r9, r5
 8012bf0:	2d10      	cmp	r5, #16
 8012bf2:	9309      	str	r3, [sp, #36]	@ 0x24
 8012bf4:	462c      	mov	r4, r5
 8012bf6:	bfa8      	it	ge
 8012bf8:	2410      	movge	r4, #16
 8012bfa:	f7ed fc8b 	bl	8000514 <__aeabi_ui2d>
 8012bfe:	2d09      	cmp	r5, #9
 8012c00:	4682      	mov	sl, r0
 8012c02:	468b      	mov	fp, r1
 8012c04:	dc13      	bgt.n	8012c2e <_strtod_l+0x3de>
 8012c06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012c08:	2b00      	cmp	r3, #0
 8012c0a:	f43f ae5a 	beq.w	80128c2 <_strtod_l+0x72>
 8012c0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012c10:	dd78      	ble.n	8012d04 <_strtod_l+0x4b4>
 8012c12:	2b16      	cmp	r3, #22
 8012c14:	dc5f      	bgt.n	8012cd6 <_strtod_l+0x486>
 8012c16:	4972      	ldr	r1, [pc, #456]	@ (8012de0 <_strtod_l+0x590>)
 8012c18:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8012c1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012c20:	4652      	mov	r2, sl
 8012c22:	465b      	mov	r3, fp
 8012c24:	f7ed fcf0 	bl	8000608 <__aeabi_dmul>
 8012c28:	4682      	mov	sl, r0
 8012c2a:	468b      	mov	fp, r1
 8012c2c:	e649      	b.n	80128c2 <_strtod_l+0x72>
 8012c2e:	4b6c      	ldr	r3, [pc, #432]	@ (8012de0 <_strtod_l+0x590>)
 8012c30:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012c34:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8012c38:	f7ed fce6 	bl	8000608 <__aeabi_dmul>
 8012c3c:	4682      	mov	sl, r0
 8012c3e:	4638      	mov	r0, r7
 8012c40:	468b      	mov	fp, r1
 8012c42:	f7ed fc67 	bl	8000514 <__aeabi_ui2d>
 8012c46:	4602      	mov	r2, r0
 8012c48:	460b      	mov	r3, r1
 8012c4a:	4650      	mov	r0, sl
 8012c4c:	4659      	mov	r1, fp
 8012c4e:	f7ed fb25 	bl	800029c <__adddf3>
 8012c52:	2d0f      	cmp	r5, #15
 8012c54:	4682      	mov	sl, r0
 8012c56:	468b      	mov	fp, r1
 8012c58:	ddd5      	ble.n	8012c06 <_strtod_l+0x3b6>
 8012c5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012c5c:	1b2c      	subs	r4, r5, r4
 8012c5e:	441c      	add	r4, r3
 8012c60:	2c00      	cmp	r4, #0
 8012c62:	f340 8093 	ble.w	8012d8c <_strtod_l+0x53c>
 8012c66:	f014 030f 	ands.w	r3, r4, #15
 8012c6a:	d00a      	beq.n	8012c82 <_strtod_l+0x432>
 8012c6c:	495c      	ldr	r1, [pc, #368]	@ (8012de0 <_strtod_l+0x590>)
 8012c6e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8012c72:	4652      	mov	r2, sl
 8012c74:	465b      	mov	r3, fp
 8012c76:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012c7a:	f7ed fcc5 	bl	8000608 <__aeabi_dmul>
 8012c7e:	4682      	mov	sl, r0
 8012c80:	468b      	mov	fp, r1
 8012c82:	f034 040f 	bics.w	r4, r4, #15
 8012c86:	d073      	beq.n	8012d70 <_strtod_l+0x520>
 8012c88:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8012c8c:	dd49      	ble.n	8012d22 <_strtod_l+0x4d2>
 8012c8e:	2400      	movs	r4, #0
 8012c90:	46a0      	mov	r8, r4
 8012c92:	940b      	str	r4, [sp, #44]	@ 0x2c
 8012c94:	46a1      	mov	r9, r4
 8012c96:	9a05      	ldr	r2, [sp, #20]
 8012c98:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8012de8 <_strtod_l+0x598>
 8012c9c:	2322      	movs	r3, #34	@ 0x22
 8012c9e:	6013      	str	r3, [r2, #0]
 8012ca0:	f04f 0a00 	mov.w	sl, #0
 8012ca4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012ca6:	2b00      	cmp	r3, #0
 8012ca8:	f43f ae0b 	beq.w	80128c2 <_strtod_l+0x72>
 8012cac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8012cae:	9805      	ldr	r0, [sp, #20]
 8012cb0:	f7ff f944 	bl	8011f3c <_Bfree>
 8012cb4:	9805      	ldr	r0, [sp, #20]
 8012cb6:	4649      	mov	r1, r9
 8012cb8:	f7ff f940 	bl	8011f3c <_Bfree>
 8012cbc:	9805      	ldr	r0, [sp, #20]
 8012cbe:	4641      	mov	r1, r8
 8012cc0:	f7ff f93c 	bl	8011f3c <_Bfree>
 8012cc4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8012cc6:	9805      	ldr	r0, [sp, #20]
 8012cc8:	f7ff f938 	bl	8011f3c <_Bfree>
 8012ccc:	9805      	ldr	r0, [sp, #20]
 8012cce:	4621      	mov	r1, r4
 8012cd0:	f7ff f934 	bl	8011f3c <_Bfree>
 8012cd4:	e5f5      	b.n	80128c2 <_strtod_l+0x72>
 8012cd6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012cd8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8012cdc:	4293      	cmp	r3, r2
 8012cde:	dbbc      	blt.n	8012c5a <_strtod_l+0x40a>
 8012ce0:	4c3f      	ldr	r4, [pc, #252]	@ (8012de0 <_strtod_l+0x590>)
 8012ce2:	f1c5 050f 	rsb	r5, r5, #15
 8012ce6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8012cea:	4652      	mov	r2, sl
 8012cec:	465b      	mov	r3, fp
 8012cee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012cf2:	f7ed fc89 	bl	8000608 <__aeabi_dmul>
 8012cf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012cf8:	1b5d      	subs	r5, r3, r5
 8012cfa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8012cfe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8012d02:	e78f      	b.n	8012c24 <_strtod_l+0x3d4>
 8012d04:	3316      	adds	r3, #22
 8012d06:	dba8      	blt.n	8012c5a <_strtod_l+0x40a>
 8012d08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012d0a:	eba3 0808 	sub.w	r8, r3, r8
 8012d0e:	4b34      	ldr	r3, [pc, #208]	@ (8012de0 <_strtod_l+0x590>)
 8012d10:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8012d14:	e9d8 2300 	ldrd	r2, r3, [r8]
 8012d18:	4650      	mov	r0, sl
 8012d1a:	4659      	mov	r1, fp
 8012d1c:	f7ed fd9e 	bl	800085c <__aeabi_ddiv>
 8012d20:	e782      	b.n	8012c28 <_strtod_l+0x3d8>
 8012d22:	2300      	movs	r3, #0
 8012d24:	4f2f      	ldr	r7, [pc, #188]	@ (8012de4 <_strtod_l+0x594>)
 8012d26:	1124      	asrs	r4, r4, #4
 8012d28:	4650      	mov	r0, sl
 8012d2a:	4659      	mov	r1, fp
 8012d2c:	461e      	mov	r6, r3
 8012d2e:	2c01      	cmp	r4, #1
 8012d30:	dc21      	bgt.n	8012d76 <_strtod_l+0x526>
 8012d32:	b10b      	cbz	r3, 8012d38 <_strtod_l+0x4e8>
 8012d34:	4682      	mov	sl, r0
 8012d36:	468b      	mov	fp, r1
 8012d38:	492a      	ldr	r1, [pc, #168]	@ (8012de4 <_strtod_l+0x594>)
 8012d3a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8012d3e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8012d42:	4652      	mov	r2, sl
 8012d44:	465b      	mov	r3, fp
 8012d46:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012d4a:	f7ed fc5d 	bl	8000608 <__aeabi_dmul>
 8012d4e:	4b26      	ldr	r3, [pc, #152]	@ (8012de8 <_strtod_l+0x598>)
 8012d50:	460a      	mov	r2, r1
 8012d52:	400b      	ands	r3, r1
 8012d54:	4925      	ldr	r1, [pc, #148]	@ (8012dec <_strtod_l+0x59c>)
 8012d56:	428b      	cmp	r3, r1
 8012d58:	4682      	mov	sl, r0
 8012d5a:	d898      	bhi.n	8012c8e <_strtod_l+0x43e>
 8012d5c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8012d60:	428b      	cmp	r3, r1
 8012d62:	bf86      	itte	hi
 8012d64:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8012df0 <_strtod_l+0x5a0>
 8012d68:	f04f 3aff 	movhi.w	sl, #4294967295
 8012d6c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8012d70:	2300      	movs	r3, #0
 8012d72:	9308      	str	r3, [sp, #32]
 8012d74:	e076      	b.n	8012e64 <_strtod_l+0x614>
 8012d76:	07e2      	lsls	r2, r4, #31
 8012d78:	d504      	bpl.n	8012d84 <_strtod_l+0x534>
 8012d7a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012d7e:	f7ed fc43 	bl	8000608 <__aeabi_dmul>
 8012d82:	2301      	movs	r3, #1
 8012d84:	3601      	adds	r6, #1
 8012d86:	1064      	asrs	r4, r4, #1
 8012d88:	3708      	adds	r7, #8
 8012d8a:	e7d0      	b.n	8012d2e <_strtod_l+0x4de>
 8012d8c:	d0f0      	beq.n	8012d70 <_strtod_l+0x520>
 8012d8e:	4264      	negs	r4, r4
 8012d90:	f014 020f 	ands.w	r2, r4, #15
 8012d94:	d00a      	beq.n	8012dac <_strtod_l+0x55c>
 8012d96:	4b12      	ldr	r3, [pc, #72]	@ (8012de0 <_strtod_l+0x590>)
 8012d98:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012d9c:	4650      	mov	r0, sl
 8012d9e:	4659      	mov	r1, fp
 8012da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012da4:	f7ed fd5a 	bl	800085c <__aeabi_ddiv>
 8012da8:	4682      	mov	sl, r0
 8012daa:	468b      	mov	fp, r1
 8012dac:	1124      	asrs	r4, r4, #4
 8012dae:	d0df      	beq.n	8012d70 <_strtod_l+0x520>
 8012db0:	2c1f      	cmp	r4, #31
 8012db2:	dd1f      	ble.n	8012df4 <_strtod_l+0x5a4>
 8012db4:	2400      	movs	r4, #0
 8012db6:	46a0      	mov	r8, r4
 8012db8:	940b      	str	r4, [sp, #44]	@ 0x2c
 8012dba:	46a1      	mov	r9, r4
 8012dbc:	9a05      	ldr	r2, [sp, #20]
 8012dbe:	2322      	movs	r3, #34	@ 0x22
 8012dc0:	f04f 0a00 	mov.w	sl, #0
 8012dc4:	f04f 0b00 	mov.w	fp, #0
 8012dc8:	6013      	str	r3, [r2, #0]
 8012dca:	e76b      	b.n	8012ca4 <_strtod_l+0x454>
 8012dcc:	080157f5 	.word	0x080157f5
 8012dd0:	08015ac0 	.word	0x08015ac0
 8012dd4:	080157ed 	.word	0x080157ed
 8012dd8:	08015824 	.word	0x08015824
 8012ddc:	0801595d 	.word	0x0801595d
 8012de0:	080159f8 	.word	0x080159f8
 8012de4:	080159d0 	.word	0x080159d0
 8012de8:	7ff00000 	.word	0x7ff00000
 8012dec:	7ca00000 	.word	0x7ca00000
 8012df0:	7fefffff 	.word	0x7fefffff
 8012df4:	f014 0310 	ands.w	r3, r4, #16
 8012df8:	bf18      	it	ne
 8012dfa:	236a      	movne	r3, #106	@ 0x6a
 8012dfc:	4ea9      	ldr	r6, [pc, #676]	@ (80130a4 <_strtod_l+0x854>)
 8012dfe:	9308      	str	r3, [sp, #32]
 8012e00:	4650      	mov	r0, sl
 8012e02:	4659      	mov	r1, fp
 8012e04:	2300      	movs	r3, #0
 8012e06:	07e7      	lsls	r7, r4, #31
 8012e08:	d504      	bpl.n	8012e14 <_strtod_l+0x5c4>
 8012e0a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8012e0e:	f7ed fbfb 	bl	8000608 <__aeabi_dmul>
 8012e12:	2301      	movs	r3, #1
 8012e14:	1064      	asrs	r4, r4, #1
 8012e16:	f106 0608 	add.w	r6, r6, #8
 8012e1a:	d1f4      	bne.n	8012e06 <_strtod_l+0x5b6>
 8012e1c:	b10b      	cbz	r3, 8012e22 <_strtod_l+0x5d2>
 8012e1e:	4682      	mov	sl, r0
 8012e20:	468b      	mov	fp, r1
 8012e22:	9b08      	ldr	r3, [sp, #32]
 8012e24:	b1b3      	cbz	r3, 8012e54 <_strtod_l+0x604>
 8012e26:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8012e2a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8012e2e:	2b00      	cmp	r3, #0
 8012e30:	4659      	mov	r1, fp
 8012e32:	dd0f      	ble.n	8012e54 <_strtod_l+0x604>
 8012e34:	2b1f      	cmp	r3, #31
 8012e36:	dd56      	ble.n	8012ee6 <_strtod_l+0x696>
 8012e38:	2b34      	cmp	r3, #52	@ 0x34
 8012e3a:	bfde      	ittt	le
 8012e3c:	f04f 33ff 	movle.w	r3, #4294967295
 8012e40:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8012e44:	4093      	lslle	r3, r2
 8012e46:	f04f 0a00 	mov.w	sl, #0
 8012e4a:	bfcc      	ite	gt
 8012e4c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8012e50:	ea03 0b01 	andle.w	fp, r3, r1
 8012e54:	2200      	movs	r2, #0
 8012e56:	2300      	movs	r3, #0
 8012e58:	4650      	mov	r0, sl
 8012e5a:	4659      	mov	r1, fp
 8012e5c:	f7ed fe3c 	bl	8000ad8 <__aeabi_dcmpeq>
 8012e60:	2800      	cmp	r0, #0
 8012e62:	d1a7      	bne.n	8012db4 <_strtod_l+0x564>
 8012e64:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012e66:	9300      	str	r3, [sp, #0]
 8012e68:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8012e6a:	9805      	ldr	r0, [sp, #20]
 8012e6c:	462b      	mov	r3, r5
 8012e6e:	464a      	mov	r2, r9
 8012e70:	f7ff f8cc 	bl	801200c <__s2b>
 8012e74:	900b      	str	r0, [sp, #44]	@ 0x2c
 8012e76:	2800      	cmp	r0, #0
 8012e78:	f43f af09 	beq.w	8012c8e <_strtod_l+0x43e>
 8012e7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012e7e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012e80:	2a00      	cmp	r2, #0
 8012e82:	eba3 0308 	sub.w	r3, r3, r8
 8012e86:	bfa8      	it	ge
 8012e88:	2300      	movge	r3, #0
 8012e8a:	9312      	str	r3, [sp, #72]	@ 0x48
 8012e8c:	2400      	movs	r4, #0
 8012e8e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8012e92:	9316      	str	r3, [sp, #88]	@ 0x58
 8012e94:	46a0      	mov	r8, r4
 8012e96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012e98:	9805      	ldr	r0, [sp, #20]
 8012e9a:	6859      	ldr	r1, [r3, #4]
 8012e9c:	f7ff f80e 	bl	8011ebc <_Balloc>
 8012ea0:	4681      	mov	r9, r0
 8012ea2:	2800      	cmp	r0, #0
 8012ea4:	f43f aef7 	beq.w	8012c96 <_strtod_l+0x446>
 8012ea8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012eaa:	691a      	ldr	r2, [r3, #16]
 8012eac:	3202      	adds	r2, #2
 8012eae:	f103 010c 	add.w	r1, r3, #12
 8012eb2:	0092      	lsls	r2, r2, #2
 8012eb4:	300c      	adds	r0, #12
 8012eb6:	f7fe f94a 	bl	801114e <memcpy>
 8012eba:	ec4b ab10 	vmov	d0, sl, fp
 8012ebe:	9805      	ldr	r0, [sp, #20]
 8012ec0:	aa1c      	add	r2, sp, #112	@ 0x70
 8012ec2:	a91b      	add	r1, sp, #108	@ 0x6c
 8012ec4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8012ec8:	f7ff fbd4 	bl	8012674 <__d2b>
 8012ecc:	901a      	str	r0, [sp, #104]	@ 0x68
 8012ece:	2800      	cmp	r0, #0
 8012ed0:	f43f aee1 	beq.w	8012c96 <_strtod_l+0x446>
 8012ed4:	9805      	ldr	r0, [sp, #20]
 8012ed6:	2101      	movs	r1, #1
 8012ed8:	f7ff f92e 	bl	8012138 <__i2b>
 8012edc:	4680      	mov	r8, r0
 8012ede:	b948      	cbnz	r0, 8012ef4 <_strtod_l+0x6a4>
 8012ee0:	f04f 0800 	mov.w	r8, #0
 8012ee4:	e6d7      	b.n	8012c96 <_strtod_l+0x446>
 8012ee6:	f04f 32ff 	mov.w	r2, #4294967295
 8012eea:	fa02 f303 	lsl.w	r3, r2, r3
 8012eee:	ea03 0a0a 	and.w	sl, r3, sl
 8012ef2:	e7af      	b.n	8012e54 <_strtod_l+0x604>
 8012ef4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8012ef6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8012ef8:	2d00      	cmp	r5, #0
 8012efa:	bfab      	itete	ge
 8012efc:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8012efe:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8012f00:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8012f02:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8012f04:	bfac      	ite	ge
 8012f06:	18ef      	addge	r7, r5, r3
 8012f08:	1b5e      	sublt	r6, r3, r5
 8012f0a:	9b08      	ldr	r3, [sp, #32]
 8012f0c:	1aed      	subs	r5, r5, r3
 8012f0e:	4415      	add	r5, r2
 8012f10:	4b65      	ldr	r3, [pc, #404]	@ (80130a8 <_strtod_l+0x858>)
 8012f12:	3d01      	subs	r5, #1
 8012f14:	429d      	cmp	r5, r3
 8012f16:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8012f1a:	da50      	bge.n	8012fbe <_strtod_l+0x76e>
 8012f1c:	1b5b      	subs	r3, r3, r5
 8012f1e:	2b1f      	cmp	r3, #31
 8012f20:	eba2 0203 	sub.w	r2, r2, r3
 8012f24:	f04f 0101 	mov.w	r1, #1
 8012f28:	dc3d      	bgt.n	8012fa6 <_strtod_l+0x756>
 8012f2a:	fa01 f303 	lsl.w	r3, r1, r3
 8012f2e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012f30:	2300      	movs	r3, #0
 8012f32:	9310      	str	r3, [sp, #64]	@ 0x40
 8012f34:	18bd      	adds	r5, r7, r2
 8012f36:	9b08      	ldr	r3, [sp, #32]
 8012f38:	42af      	cmp	r7, r5
 8012f3a:	4416      	add	r6, r2
 8012f3c:	441e      	add	r6, r3
 8012f3e:	463b      	mov	r3, r7
 8012f40:	bfa8      	it	ge
 8012f42:	462b      	movge	r3, r5
 8012f44:	42b3      	cmp	r3, r6
 8012f46:	bfa8      	it	ge
 8012f48:	4633      	movge	r3, r6
 8012f4a:	2b00      	cmp	r3, #0
 8012f4c:	bfc2      	ittt	gt
 8012f4e:	1aed      	subgt	r5, r5, r3
 8012f50:	1af6      	subgt	r6, r6, r3
 8012f52:	1aff      	subgt	r7, r7, r3
 8012f54:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8012f56:	2b00      	cmp	r3, #0
 8012f58:	dd16      	ble.n	8012f88 <_strtod_l+0x738>
 8012f5a:	4641      	mov	r1, r8
 8012f5c:	9805      	ldr	r0, [sp, #20]
 8012f5e:	461a      	mov	r2, r3
 8012f60:	f7ff f9a2 	bl	80122a8 <__pow5mult>
 8012f64:	4680      	mov	r8, r0
 8012f66:	2800      	cmp	r0, #0
 8012f68:	d0ba      	beq.n	8012ee0 <_strtod_l+0x690>
 8012f6a:	4601      	mov	r1, r0
 8012f6c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8012f6e:	9805      	ldr	r0, [sp, #20]
 8012f70:	f7ff f8f8 	bl	8012164 <__multiply>
 8012f74:	900a      	str	r0, [sp, #40]	@ 0x28
 8012f76:	2800      	cmp	r0, #0
 8012f78:	f43f ae8d 	beq.w	8012c96 <_strtod_l+0x446>
 8012f7c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8012f7e:	9805      	ldr	r0, [sp, #20]
 8012f80:	f7fe ffdc 	bl	8011f3c <_Bfree>
 8012f84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012f86:	931a      	str	r3, [sp, #104]	@ 0x68
 8012f88:	2d00      	cmp	r5, #0
 8012f8a:	dc1d      	bgt.n	8012fc8 <_strtod_l+0x778>
 8012f8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012f8e:	2b00      	cmp	r3, #0
 8012f90:	dd23      	ble.n	8012fda <_strtod_l+0x78a>
 8012f92:	4649      	mov	r1, r9
 8012f94:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8012f96:	9805      	ldr	r0, [sp, #20]
 8012f98:	f7ff f986 	bl	80122a8 <__pow5mult>
 8012f9c:	4681      	mov	r9, r0
 8012f9e:	b9e0      	cbnz	r0, 8012fda <_strtod_l+0x78a>
 8012fa0:	f04f 0900 	mov.w	r9, #0
 8012fa4:	e677      	b.n	8012c96 <_strtod_l+0x446>
 8012fa6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8012faa:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8012fae:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8012fb2:	35e2      	adds	r5, #226	@ 0xe2
 8012fb4:	fa01 f305 	lsl.w	r3, r1, r5
 8012fb8:	9310      	str	r3, [sp, #64]	@ 0x40
 8012fba:	9113      	str	r1, [sp, #76]	@ 0x4c
 8012fbc:	e7ba      	b.n	8012f34 <_strtod_l+0x6e4>
 8012fbe:	2300      	movs	r3, #0
 8012fc0:	9310      	str	r3, [sp, #64]	@ 0x40
 8012fc2:	2301      	movs	r3, #1
 8012fc4:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012fc6:	e7b5      	b.n	8012f34 <_strtod_l+0x6e4>
 8012fc8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8012fca:	9805      	ldr	r0, [sp, #20]
 8012fcc:	462a      	mov	r2, r5
 8012fce:	f7ff f9c5 	bl	801235c <__lshift>
 8012fd2:	901a      	str	r0, [sp, #104]	@ 0x68
 8012fd4:	2800      	cmp	r0, #0
 8012fd6:	d1d9      	bne.n	8012f8c <_strtod_l+0x73c>
 8012fd8:	e65d      	b.n	8012c96 <_strtod_l+0x446>
 8012fda:	2e00      	cmp	r6, #0
 8012fdc:	dd07      	ble.n	8012fee <_strtod_l+0x79e>
 8012fde:	4649      	mov	r1, r9
 8012fe0:	9805      	ldr	r0, [sp, #20]
 8012fe2:	4632      	mov	r2, r6
 8012fe4:	f7ff f9ba 	bl	801235c <__lshift>
 8012fe8:	4681      	mov	r9, r0
 8012fea:	2800      	cmp	r0, #0
 8012fec:	d0d8      	beq.n	8012fa0 <_strtod_l+0x750>
 8012fee:	2f00      	cmp	r7, #0
 8012ff0:	dd08      	ble.n	8013004 <_strtod_l+0x7b4>
 8012ff2:	4641      	mov	r1, r8
 8012ff4:	9805      	ldr	r0, [sp, #20]
 8012ff6:	463a      	mov	r2, r7
 8012ff8:	f7ff f9b0 	bl	801235c <__lshift>
 8012ffc:	4680      	mov	r8, r0
 8012ffe:	2800      	cmp	r0, #0
 8013000:	f43f ae49 	beq.w	8012c96 <_strtod_l+0x446>
 8013004:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8013006:	9805      	ldr	r0, [sp, #20]
 8013008:	464a      	mov	r2, r9
 801300a:	f7ff fa2f 	bl	801246c <__mdiff>
 801300e:	4604      	mov	r4, r0
 8013010:	2800      	cmp	r0, #0
 8013012:	f43f ae40 	beq.w	8012c96 <_strtod_l+0x446>
 8013016:	68c3      	ldr	r3, [r0, #12]
 8013018:	930f      	str	r3, [sp, #60]	@ 0x3c
 801301a:	2300      	movs	r3, #0
 801301c:	60c3      	str	r3, [r0, #12]
 801301e:	4641      	mov	r1, r8
 8013020:	f7ff fa08 	bl	8012434 <__mcmp>
 8013024:	2800      	cmp	r0, #0
 8013026:	da45      	bge.n	80130b4 <_strtod_l+0x864>
 8013028:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801302a:	ea53 030a 	orrs.w	r3, r3, sl
 801302e:	d16b      	bne.n	8013108 <_strtod_l+0x8b8>
 8013030:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013034:	2b00      	cmp	r3, #0
 8013036:	d167      	bne.n	8013108 <_strtod_l+0x8b8>
 8013038:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801303c:	0d1b      	lsrs	r3, r3, #20
 801303e:	051b      	lsls	r3, r3, #20
 8013040:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8013044:	d960      	bls.n	8013108 <_strtod_l+0x8b8>
 8013046:	6963      	ldr	r3, [r4, #20]
 8013048:	b913      	cbnz	r3, 8013050 <_strtod_l+0x800>
 801304a:	6923      	ldr	r3, [r4, #16]
 801304c:	2b01      	cmp	r3, #1
 801304e:	dd5b      	ble.n	8013108 <_strtod_l+0x8b8>
 8013050:	4621      	mov	r1, r4
 8013052:	2201      	movs	r2, #1
 8013054:	9805      	ldr	r0, [sp, #20]
 8013056:	f7ff f981 	bl	801235c <__lshift>
 801305a:	4641      	mov	r1, r8
 801305c:	4604      	mov	r4, r0
 801305e:	f7ff f9e9 	bl	8012434 <__mcmp>
 8013062:	2800      	cmp	r0, #0
 8013064:	dd50      	ble.n	8013108 <_strtod_l+0x8b8>
 8013066:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801306a:	9a08      	ldr	r2, [sp, #32]
 801306c:	0d1b      	lsrs	r3, r3, #20
 801306e:	051b      	lsls	r3, r3, #20
 8013070:	2a00      	cmp	r2, #0
 8013072:	d06a      	beq.n	801314a <_strtod_l+0x8fa>
 8013074:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8013078:	d867      	bhi.n	801314a <_strtod_l+0x8fa>
 801307a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 801307e:	f67f ae9d 	bls.w	8012dbc <_strtod_l+0x56c>
 8013082:	4b0a      	ldr	r3, [pc, #40]	@ (80130ac <_strtod_l+0x85c>)
 8013084:	4650      	mov	r0, sl
 8013086:	4659      	mov	r1, fp
 8013088:	2200      	movs	r2, #0
 801308a:	f7ed fabd 	bl	8000608 <__aeabi_dmul>
 801308e:	4b08      	ldr	r3, [pc, #32]	@ (80130b0 <_strtod_l+0x860>)
 8013090:	400b      	ands	r3, r1
 8013092:	4682      	mov	sl, r0
 8013094:	468b      	mov	fp, r1
 8013096:	2b00      	cmp	r3, #0
 8013098:	f47f ae08 	bne.w	8012cac <_strtod_l+0x45c>
 801309c:	9a05      	ldr	r2, [sp, #20]
 801309e:	2322      	movs	r3, #34	@ 0x22
 80130a0:	6013      	str	r3, [r2, #0]
 80130a2:	e603      	b.n	8012cac <_strtod_l+0x45c>
 80130a4:	08015ae8 	.word	0x08015ae8
 80130a8:	fffffc02 	.word	0xfffffc02
 80130ac:	39500000 	.word	0x39500000
 80130b0:	7ff00000 	.word	0x7ff00000
 80130b4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80130b8:	d165      	bne.n	8013186 <_strtod_l+0x936>
 80130ba:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80130bc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80130c0:	b35a      	cbz	r2, 801311a <_strtod_l+0x8ca>
 80130c2:	4a9f      	ldr	r2, [pc, #636]	@ (8013340 <_strtod_l+0xaf0>)
 80130c4:	4293      	cmp	r3, r2
 80130c6:	d12b      	bne.n	8013120 <_strtod_l+0x8d0>
 80130c8:	9b08      	ldr	r3, [sp, #32]
 80130ca:	4651      	mov	r1, sl
 80130cc:	b303      	cbz	r3, 8013110 <_strtod_l+0x8c0>
 80130ce:	4b9d      	ldr	r3, [pc, #628]	@ (8013344 <_strtod_l+0xaf4>)
 80130d0:	465a      	mov	r2, fp
 80130d2:	4013      	ands	r3, r2
 80130d4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80130d8:	f04f 32ff 	mov.w	r2, #4294967295
 80130dc:	d81b      	bhi.n	8013116 <_strtod_l+0x8c6>
 80130de:	0d1b      	lsrs	r3, r3, #20
 80130e0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80130e4:	fa02 f303 	lsl.w	r3, r2, r3
 80130e8:	4299      	cmp	r1, r3
 80130ea:	d119      	bne.n	8013120 <_strtod_l+0x8d0>
 80130ec:	4b96      	ldr	r3, [pc, #600]	@ (8013348 <_strtod_l+0xaf8>)
 80130ee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80130f0:	429a      	cmp	r2, r3
 80130f2:	d102      	bne.n	80130fa <_strtod_l+0x8aa>
 80130f4:	3101      	adds	r1, #1
 80130f6:	f43f adce 	beq.w	8012c96 <_strtod_l+0x446>
 80130fa:	4b92      	ldr	r3, [pc, #584]	@ (8013344 <_strtod_l+0xaf4>)
 80130fc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80130fe:	401a      	ands	r2, r3
 8013100:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8013104:	f04f 0a00 	mov.w	sl, #0
 8013108:	9b08      	ldr	r3, [sp, #32]
 801310a:	2b00      	cmp	r3, #0
 801310c:	d1b9      	bne.n	8013082 <_strtod_l+0x832>
 801310e:	e5cd      	b.n	8012cac <_strtod_l+0x45c>
 8013110:	f04f 33ff 	mov.w	r3, #4294967295
 8013114:	e7e8      	b.n	80130e8 <_strtod_l+0x898>
 8013116:	4613      	mov	r3, r2
 8013118:	e7e6      	b.n	80130e8 <_strtod_l+0x898>
 801311a:	ea53 030a 	orrs.w	r3, r3, sl
 801311e:	d0a2      	beq.n	8013066 <_strtod_l+0x816>
 8013120:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013122:	b1db      	cbz	r3, 801315c <_strtod_l+0x90c>
 8013124:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013126:	4213      	tst	r3, r2
 8013128:	d0ee      	beq.n	8013108 <_strtod_l+0x8b8>
 801312a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801312c:	9a08      	ldr	r2, [sp, #32]
 801312e:	4650      	mov	r0, sl
 8013130:	4659      	mov	r1, fp
 8013132:	b1bb      	cbz	r3, 8013164 <_strtod_l+0x914>
 8013134:	f7ff fb6c 	bl	8012810 <sulp>
 8013138:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801313c:	ec53 2b10 	vmov	r2, r3, d0
 8013140:	f7ed f8ac 	bl	800029c <__adddf3>
 8013144:	4682      	mov	sl, r0
 8013146:	468b      	mov	fp, r1
 8013148:	e7de      	b.n	8013108 <_strtod_l+0x8b8>
 801314a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801314e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8013152:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8013156:	f04f 3aff 	mov.w	sl, #4294967295
 801315a:	e7d5      	b.n	8013108 <_strtod_l+0x8b8>
 801315c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801315e:	ea13 0f0a 	tst.w	r3, sl
 8013162:	e7e1      	b.n	8013128 <_strtod_l+0x8d8>
 8013164:	f7ff fb54 	bl	8012810 <sulp>
 8013168:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801316c:	ec53 2b10 	vmov	r2, r3, d0
 8013170:	f7ed f892 	bl	8000298 <__aeabi_dsub>
 8013174:	2200      	movs	r2, #0
 8013176:	2300      	movs	r3, #0
 8013178:	4682      	mov	sl, r0
 801317a:	468b      	mov	fp, r1
 801317c:	f7ed fcac 	bl	8000ad8 <__aeabi_dcmpeq>
 8013180:	2800      	cmp	r0, #0
 8013182:	d0c1      	beq.n	8013108 <_strtod_l+0x8b8>
 8013184:	e61a      	b.n	8012dbc <_strtod_l+0x56c>
 8013186:	4641      	mov	r1, r8
 8013188:	4620      	mov	r0, r4
 801318a:	f7ff facb 	bl	8012724 <__ratio>
 801318e:	ec57 6b10 	vmov	r6, r7, d0
 8013192:	2200      	movs	r2, #0
 8013194:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8013198:	4630      	mov	r0, r6
 801319a:	4639      	mov	r1, r7
 801319c:	f7ed fcb0 	bl	8000b00 <__aeabi_dcmple>
 80131a0:	2800      	cmp	r0, #0
 80131a2:	d06f      	beq.n	8013284 <_strtod_l+0xa34>
 80131a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80131a6:	2b00      	cmp	r3, #0
 80131a8:	d17a      	bne.n	80132a0 <_strtod_l+0xa50>
 80131aa:	f1ba 0f00 	cmp.w	sl, #0
 80131ae:	d158      	bne.n	8013262 <_strtod_l+0xa12>
 80131b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80131b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80131b6:	2b00      	cmp	r3, #0
 80131b8:	d15a      	bne.n	8013270 <_strtod_l+0xa20>
 80131ba:	4b64      	ldr	r3, [pc, #400]	@ (801334c <_strtod_l+0xafc>)
 80131bc:	2200      	movs	r2, #0
 80131be:	4630      	mov	r0, r6
 80131c0:	4639      	mov	r1, r7
 80131c2:	f7ed fc93 	bl	8000aec <__aeabi_dcmplt>
 80131c6:	2800      	cmp	r0, #0
 80131c8:	d159      	bne.n	801327e <_strtod_l+0xa2e>
 80131ca:	4630      	mov	r0, r6
 80131cc:	4639      	mov	r1, r7
 80131ce:	4b60      	ldr	r3, [pc, #384]	@ (8013350 <_strtod_l+0xb00>)
 80131d0:	2200      	movs	r2, #0
 80131d2:	f7ed fa19 	bl	8000608 <__aeabi_dmul>
 80131d6:	4606      	mov	r6, r0
 80131d8:	460f      	mov	r7, r1
 80131da:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80131de:	9606      	str	r6, [sp, #24]
 80131e0:	9307      	str	r3, [sp, #28]
 80131e2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80131e6:	4d57      	ldr	r5, [pc, #348]	@ (8013344 <_strtod_l+0xaf4>)
 80131e8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80131ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80131ee:	401d      	ands	r5, r3
 80131f0:	4b58      	ldr	r3, [pc, #352]	@ (8013354 <_strtod_l+0xb04>)
 80131f2:	429d      	cmp	r5, r3
 80131f4:	f040 80b2 	bne.w	801335c <_strtod_l+0xb0c>
 80131f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80131fa:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80131fe:	ec4b ab10 	vmov	d0, sl, fp
 8013202:	f7ff f9c7 	bl	8012594 <__ulp>
 8013206:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801320a:	ec51 0b10 	vmov	r0, r1, d0
 801320e:	f7ed f9fb 	bl	8000608 <__aeabi_dmul>
 8013212:	4652      	mov	r2, sl
 8013214:	465b      	mov	r3, fp
 8013216:	f7ed f841 	bl	800029c <__adddf3>
 801321a:	460b      	mov	r3, r1
 801321c:	4949      	ldr	r1, [pc, #292]	@ (8013344 <_strtod_l+0xaf4>)
 801321e:	4a4e      	ldr	r2, [pc, #312]	@ (8013358 <_strtod_l+0xb08>)
 8013220:	4019      	ands	r1, r3
 8013222:	4291      	cmp	r1, r2
 8013224:	4682      	mov	sl, r0
 8013226:	d942      	bls.n	80132ae <_strtod_l+0xa5e>
 8013228:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801322a:	4b47      	ldr	r3, [pc, #284]	@ (8013348 <_strtod_l+0xaf8>)
 801322c:	429a      	cmp	r2, r3
 801322e:	d103      	bne.n	8013238 <_strtod_l+0x9e8>
 8013230:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013232:	3301      	adds	r3, #1
 8013234:	f43f ad2f 	beq.w	8012c96 <_strtod_l+0x446>
 8013238:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8013348 <_strtod_l+0xaf8>
 801323c:	f04f 3aff 	mov.w	sl, #4294967295
 8013240:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8013242:	9805      	ldr	r0, [sp, #20]
 8013244:	f7fe fe7a 	bl	8011f3c <_Bfree>
 8013248:	9805      	ldr	r0, [sp, #20]
 801324a:	4649      	mov	r1, r9
 801324c:	f7fe fe76 	bl	8011f3c <_Bfree>
 8013250:	9805      	ldr	r0, [sp, #20]
 8013252:	4641      	mov	r1, r8
 8013254:	f7fe fe72 	bl	8011f3c <_Bfree>
 8013258:	9805      	ldr	r0, [sp, #20]
 801325a:	4621      	mov	r1, r4
 801325c:	f7fe fe6e 	bl	8011f3c <_Bfree>
 8013260:	e619      	b.n	8012e96 <_strtod_l+0x646>
 8013262:	f1ba 0f01 	cmp.w	sl, #1
 8013266:	d103      	bne.n	8013270 <_strtod_l+0xa20>
 8013268:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801326a:	2b00      	cmp	r3, #0
 801326c:	f43f ada6 	beq.w	8012dbc <_strtod_l+0x56c>
 8013270:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8013320 <_strtod_l+0xad0>
 8013274:	4f35      	ldr	r7, [pc, #212]	@ (801334c <_strtod_l+0xafc>)
 8013276:	ed8d 7b06 	vstr	d7, [sp, #24]
 801327a:	2600      	movs	r6, #0
 801327c:	e7b1      	b.n	80131e2 <_strtod_l+0x992>
 801327e:	4f34      	ldr	r7, [pc, #208]	@ (8013350 <_strtod_l+0xb00>)
 8013280:	2600      	movs	r6, #0
 8013282:	e7aa      	b.n	80131da <_strtod_l+0x98a>
 8013284:	4b32      	ldr	r3, [pc, #200]	@ (8013350 <_strtod_l+0xb00>)
 8013286:	4630      	mov	r0, r6
 8013288:	4639      	mov	r1, r7
 801328a:	2200      	movs	r2, #0
 801328c:	f7ed f9bc 	bl	8000608 <__aeabi_dmul>
 8013290:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013292:	4606      	mov	r6, r0
 8013294:	460f      	mov	r7, r1
 8013296:	2b00      	cmp	r3, #0
 8013298:	d09f      	beq.n	80131da <_strtod_l+0x98a>
 801329a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 801329e:	e7a0      	b.n	80131e2 <_strtod_l+0x992>
 80132a0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8013328 <_strtod_l+0xad8>
 80132a4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80132a8:	ec57 6b17 	vmov	r6, r7, d7
 80132ac:	e799      	b.n	80131e2 <_strtod_l+0x992>
 80132ae:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80132b2:	9b08      	ldr	r3, [sp, #32]
 80132b4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80132b8:	2b00      	cmp	r3, #0
 80132ba:	d1c1      	bne.n	8013240 <_strtod_l+0x9f0>
 80132bc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80132c0:	0d1b      	lsrs	r3, r3, #20
 80132c2:	051b      	lsls	r3, r3, #20
 80132c4:	429d      	cmp	r5, r3
 80132c6:	d1bb      	bne.n	8013240 <_strtod_l+0x9f0>
 80132c8:	4630      	mov	r0, r6
 80132ca:	4639      	mov	r1, r7
 80132cc:	f7ed fcfc 	bl	8000cc8 <__aeabi_d2lz>
 80132d0:	f7ed f96c 	bl	80005ac <__aeabi_l2d>
 80132d4:	4602      	mov	r2, r0
 80132d6:	460b      	mov	r3, r1
 80132d8:	4630      	mov	r0, r6
 80132da:	4639      	mov	r1, r7
 80132dc:	f7ec ffdc 	bl	8000298 <__aeabi_dsub>
 80132e0:	460b      	mov	r3, r1
 80132e2:	4602      	mov	r2, r0
 80132e4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80132e8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80132ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80132ee:	ea46 060a 	orr.w	r6, r6, sl
 80132f2:	431e      	orrs	r6, r3
 80132f4:	d06f      	beq.n	80133d6 <_strtod_l+0xb86>
 80132f6:	a30e      	add	r3, pc, #56	@ (adr r3, 8013330 <_strtod_l+0xae0>)
 80132f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132fc:	f7ed fbf6 	bl	8000aec <__aeabi_dcmplt>
 8013300:	2800      	cmp	r0, #0
 8013302:	f47f acd3 	bne.w	8012cac <_strtod_l+0x45c>
 8013306:	a30c      	add	r3, pc, #48	@ (adr r3, 8013338 <_strtod_l+0xae8>)
 8013308:	e9d3 2300 	ldrd	r2, r3, [r3]
 801330c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8013310:	f7ed fc0a 	bl	8000b28 <__aeabi_dcmpgt>
 8013314:	2800      	cmp	r0, #0
 8013316:	d093      	beq.n	8013240 <_strtod_l+0x9f0>
 8013318:	e4c8      	b.n	8012cac <_strtod_l+0x45c>
 801331a:	bf00      	nop
 801331c:	f3af 8000 	nop.w
 8013320:	00000000 	.word	0x00000000
 8013324:	bff00000 	.word	0xbff00000
 8013328:	00000000 	.word	0x00000000
 801332c:	3ff00000 	.word	0x3ff00000
 8013330:	94a03595 	.word	0x94a03595
 8013334:	3fdfffff 	.word	0x3fdfffff
 8013338:	35afe535 	.word	0x35afe535
 801333c:	3fe00000 	.word	0x3fe00000
 8013340:	000fffff 	.word	0x000fffff
 8013344:	7ff00000 	.word	0x7ff00000
 8013348:	7fefffff 	.word	0x7fefffff
 801334c:	3ff00000 	.word	0x3ff00000
 8013350:	3fe00000 	.word	0x3fe00000
 8013354:	7fe00000 	.word	0x7fe00000
 8013358:	7c9fffff 	.word	0x7c9fffff
 801335c:	9b08      	ldr	r3, [sp, #32]
 801335e:	b323      	cbz	r3, 80133aa <_strtod_l+0xb5a>
 8013360:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8013364:	d821      	bhi.n	80133aa <_strtod_l+0xb5a>
 8013366:	a328      	add	r3, pc, #160	@ (adr r3, 8013408 <_strtod_l+0xbb8>)
 8013368:	e9d3 2300 	ldrd	r2, r3, [r3]
 801336c:	4630      	mov	r0, r6
 801336e:	4639      	mov	r1, r7
 8013370:	f7ed fbc6 	bl	8000b00 <__aeabi_dcmple>
 8013374:	b1a0      	cbz	r0, 80133a0 <_strtod_l+0xb50>
 8013376:	4639      	mov	r1, r7
 8013378:	4630      	mov	r0, r6
 801337a:	f7ed fc1d 	bl	8000bb8 <__aeabi_d2uiz>
 801337e:	2801      	cmp	r0, #1
 8013380:	bf38      	it	cc
 8013382:	2001      	movcc	r0, #1
 8013384:	f7ed f8c6 	bl	8000514 <__aeabi_ui2d>
 8013388:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801338a:	4606      	mov	r6, r0
 801338c:	460f      	mov	r7, r1
 801338e:	b9fb      	cbnz	r3, 80133d0 <_strtod_l+0xb80>
 8013390:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8013394:	9014      	str	r0, [sp, #80]	@ 0x50
 8013396:	9315      	str	r3, [sp, #84]	@ 0x54
 8013398:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 801339c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80133a0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80133a2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80133a6:	1b5b      	subs	r3, r3, r5
 80133a8:	9311      	str	r3, [sp, #68]	@ 0x44
 80133aa:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80133ae:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80133b2:	f7ff f8ef 	bl	8012594 <__ulp>
 80133b6:	4650      	mov	r0, sl
 80133b8:	ec53 2b10 	vmov	r2, r3, d0
 80133bc:	4659      	mov	r1, fp
 80133be:	f7ed f923 	bl	8000608 <__aeabi_dmul>
 80133c2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80133c6:	f7ec ff69 	bl	800029c <__adddf3>
 80133ca:	4682      	mov	sl, r0
 80133cc:	468b      	mov	fp, r1
 80133ce:	e770      	b.n	80132b2 <_strtod_l+0xa62>
 80133d0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80133d4:	e7e0      	b.n	8013398 <_strtod_l+0xb48>
 80133d6:	a30e      	add	r3, pc, #56	@ (adr r3, 8013410 <_strtod_l+0xbc0>)
 80133d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133dc:	f7ed fb86 	bl	8000aec <__aeabi_dcmplt>
 80133e0:	e798      	b.n	8013314 <_strtod_l+0xac4>
 80133e2:	2300      	movs	r3, #0
 80133e4:	930e      	str	r3, [sp, #56]	@ 0x38
 80133e6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80133e8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80133ea:	6013      	str	r3, [r2, #0]
 80133ec:	f7ff ba6d 	b.w	80128ca <_strtod_l+0x7a>
 80133f0:	2a65      	cmp	r2, #101	@ 0x65
 80133f2:	f43f ab68 	beq.w	8012ac6 <_strtod_l+0x276>
 80133f6:	2a45      	cmp	r2, #69	@ 0x45
 80133f8:	f43f ab65 	beq.w	8012ac6 <_strtod_l+0x276>
 80133fc:	2301      	movs	r3, #1
 80133fe:	f7ff bba0 	b.w	8012b42 <_strtod_l+0x2f2>
 8013402:	bf00      	nop
 8013404:	f3af 8000 	nop.w
 8013408:	ffc00000 	.word	0xffc00000
 801340c:	41dfffff 	.word	0x41dfffff
 8013410:	94a03595 	.word	0x94a03595
 8013414:	3fcfffff 	.word	0x3fcfffff

08013418 <_strtod_r>:
 8013418:	4b01      	ldr	r3, [pc, #4]	@ (8013420 <_strtod_r+0x8>)
 801341a:	f7ff ba19 	b.w	8012850 <_strtod_l>
 801341e:	bf00      	nop
 8013420:	20000128 	.word	0x20000128

08013424 <_strtol_l.isra.0>:
 8013424:	2b24      	cmp	r3, #36	@ 0x24
 8013426:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801342a:	4686      	mov	lr, r0
 801342c:	4690      	mov	r8, r2
 801342e:	d801      	bhi.n	8013434 <_strtol_l.isra.0+0x10>
 8013430:	2b01      	cmp	r3, #1
 8013432:	d106      	bne.n	8013442 <_strtol_l.isra.0+0x1e>
 8013434:	f7fd fe5e 	bl	80110f4 <__errno>
 8013438:	2316      	movs	r3, #22
 801343a:	6003      	str	r3, [r0, #0]
 801343c:	2000      	movs	r0, #0
 801343e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013442:	4834      	ldr	r0, [pc, #208]	@ (8013514 <_strtol_l.isra.0+0xf0>)
 8013444:	460d      	mov	r5, r1
 8013446:	462a      	mov	r2, r5
 8013448:	f815 4b01 	ldrb.w	r4, [r5], #1
 801344c:	5d06      	ldrb	r6, [r0, r4]
 801344e:	f016 0608 	ands.w	r6, r6, #8
 8013452:	d1f8      	bne.n	8013446 <_strtol_l.isra.0+0x22>
 8013454:	2c2d      	cmp	r4, #45	@ 0x2d
 8013456:	d110      	bne.n	801347a <_strtol_l.isra.0+0x56>
 8013458:	782c      	ldrb	r4, [r5, #0]
 801345a:	2601      	movs	r6, #1
 801345c:	1c95      	adds	r5, r2, #2
 801345e:	f033 0210 	bics.w	r2, r3, #16
 8013462:	d115      	bne.n	8013490 <_strtol_l.isra.0+0x6c>
 8013464:	2c30      	cmp	r4, #48	@ 0x30
 8013466:	d10d      	bne.n	8013484 <_strtol_l.isra.0+0x60>
 8013468:	782a      	ldrb	r2, [r5, #0]
 801346a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801346e:	2a58      	cmp	r2, #88	@ 0x58
 8013470:	d108      	bne.n	8013484 <_strtol_l.isra.0+0x60>
 8013472:	786c      	ldrb	r4, [r5, #1]
 8013474:	3502      	adds	r5, #2
 8013476:	2310      	movs	r3, #16
 8013478:	e00a      	b.n	8013490 <_strtol_l.isra.0+0x6c>
 801347a:	2c2b      	cmp	r4, #43	@ 0x2b
 801347c:	bf04      	itt	eq
 801347e:	782c      	ldrbeq	r4, [r5, #0]
 8013480:	1c95      	addeq	r5, r2, #2
 8013482:	e7ec      	b.n	801345e <_strtol_l.isra.0+0x3a>
 8013484:	2b00      	cmp	r3, #0
 8013486:	d1f6      	bne.n	8013476 <_strtol_l.isra.0+0x52>
 8013488:	2c30      	cmp	r4, #48	@ 0x30
 801348a:	bf14      	ite	ne
 801348c:	230a      	movne	r3, #10
 801348e:	2308      	moveq	r3, #8
 8013490:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8013494:	f10c 3cff 	add.w	ip, ip, #4294967295
 8013498:	2200      	movs	r2, #0
 801349a:	fbbc f9f3 	udiv	r9, ip, r3
 801349e:	4610      	mov	r0, r2
 80134a0:	fb03 ca19 	mls	sl, r3, r9, ip
 80134a4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80134a8:	2f09      	cmp	r7, #9
 80134aa:	d80f      	bhi.n	80134cc <_strtol_l.isra.0+0xa8>
 80134ac:	463c      	mov	r4, r7
 80134ae:	42a3      	cmp	r3, r4
 80134b0:	dd1b      	ble.n	80134ea <_strtol_l.isra.0+0xc6>
 80134b2:	1c57      	adds	r7, r2, #1
 80134b4:	d007      	beq.n	80134c6 <_strtol_l.isra.0+0xa2>
 80134b6:	4581      	cmp	r9, r0
 80134b8:	d314      	bcc.n	80134e4 <_strtol_l.isra.0+0xc0>
 80134ba:	d101      	bne.n	80134c0 <_strtol_l.isra.0+0x9c>
 80134bc:	45a2      	cmp	sl, r4
 80134be:	db11      	blt.n	80134e4 <_strtol_l.isra.0+0xc0>
 80134c0:	fb00 4003 	mla	r0, r0, r3, r4
 80134c4:	2201      	movs	r2, #1
 80134c6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80134ca:	e7eb      	b.n	80134a4 <_strtol_l.isra.0+0x80>
 80134cc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80134d0:	2f19      	cmp	r7, #25
 80134d2:	d801      	bhi.n	80134d8 <_strtol_l.isra.0+0xb4>
 80134d4:	3c37      	subs	r4, #55	@ 0x37
 80134d6:	e7ea      	b.n	80134ae <_strtol_l.isra.0+0x8a>
 80134d8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80134dc:	2f19      	cmp	r7, #25
 80134de:	d804      	bhi.n	80134ea <_strtol_l.isra.0+0xc6>
 80134e0:	3c57      	subs	r4, #87	@ 0x57
 80134e2:	e7e4      	b.n	80134ae <_strtol_l.isra.0+0x8a>
 80134e4:	f04f 32ff 	mov.w	r2, #4294967295
 80134e8:	e7ed      	b.n	80134c6 <_strtol_l.isra.0+0xa2>
 80134ea:	1c53      	adds	r3, r2, #1
 80134ec:	d108      	bne.n	8013500 <_strtol_l.isra.0+0xdc>
 80134ee:	2322      	movs	r3, #34	@ 0x22
 80134f0:	f8ce 3000 	str.w	r3, [lr]
 80134f4:	4660      	mov	r0, ip
 80134f6:	f1b8 0f00 	cmp.w	r8, #0
 80134fa:	d0a0      	beq.n	801343e <_strtol_l.isra.0+0x1a>
 80134fc:	1e69      	subs	r1, r5, #1
 80134fe:	e006      	b.n	801350e <_strtol_l.isra.0+0xea>
 8013500:	b106      	cbz	r6, 8013504 <_strtol_l.isra.0+0xe0>
 8013502:	4240      	negs	r0, r0
 8013504:	f1b8 0f00 	cmp.w	r8, #0
 8013508:	d099      	beq.n	801343e <_strtol_l.isra.0+0x1a>
 801350a:	2a00      	cmp	r2, #0
 801350c:	d1f6      	bne.n	80134fc <_strtol_l.isra.0+0xd8>
 801350e:	f8c8 1000 	str.w	r1, [r8]
 8013512:	e794      	b.n	801343e <_strtol_l.isra.0+0x1a>
 8013514:	08015b11 	.word	0x08015b11

08013518 <_strtol_r>:
 8013518:	f7ff bf84 	b.w	8013424 <_strtol_l.isra.0>

0801351c <__ssputs_r>:
 801351c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013520:	688e      	ldr	r6, [r1, #8]
 8013522:	461f      	mov	r7, r3
 8013524:	42be      	cmp	r6, r7
 8013526:	680b      	ldr	r3, [r1, #0]
 8013528:	4682      	mov	sl, r0
 801352a:	460c      	mov	r4, r1
 801352c:	4690      	mov	r8, r2
 801352e:	d82d      	bhi.n	801358c <__ssputs_r+0x70>
 8013530:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013534:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8013538:	d026      	beq.n	8013588 <__ssputs_r+0x6c>
 801353a:	6965      	ldr	r5, [r4, #20]
 801353c:	6909      	ldr	r1, [r1, #16]
 801353e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013542:	eba3 0901 	sub.w	r9, r3, r1
 8013546:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801354a:	1c7b      	adds	r3, r7, #1
 801354c:	444b      	add	r3, r9
 801354e:	106d      	asrs	r5, r5, #1
 8013550:	429d      	cmp	r5, r3
 8013552:	bf38      	it	cc
 8013554:	461d      	movcc	r5, r3
 8013556:	0553      	lsls	r3, r2, #21
 8013558:	d527      	bpl.n	80135aa <__ssputs_r+0x8e>
 801355a:	4629      	mov	r1, r5
 801355c:	f7fc fc44 	bl	800fde8 <_malloc_r>
 8013560:	4606      	mov	r6, r0
 8013562:	b360      	cbz	r0, 80135be <__ssputs_r+0xa2>
 8013564:	6921      	ldr	r1, [r4, #16]
 8013566:	464a      	mov	r2, r9
 8013568:	f7fd fdf1 	bl	801114e <memcpy>
 801356c:	89a3      	ldrh	r3, [r4, #12]
 801356e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8013572:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013576:	81a3      	strh	r3, [r4, #12]
 8013578:	6126      	str	r6, [r4, #16]
 801357a:	6165      	str	r5, [r4, #20]
 801357c:	444e      	add	r6, r9
 801357e:	eba5 0509 	sub.w	r5, r5, r9
 8013582:	6026      	str	r6, [r4, #0]
 8013584:	60a5      	str	r5, [r4, #8]
 8013586:	463e      	mov	r6, r7
 8013588:	42be      	cmp	r6, r7
 801358a:	d900      	bls.n	801358e <__ssputs_r+0x72>
 801358c:	463e      	mov	r6, r7
 801358e:	6820      	ldr	r0, [r4, #0]
 8013590:	4632      	mov	r2, r6
 8013592:	4641      	mov	r1, r8
 8013594:	f000 fb9e 	bl	8013cd4 <memmove>
 8013598:	68a3      	ldr	r3, [r4, #8]
 801359a:	1b9b      	subs	r3, r3, r6
 801359c:	60a3      	str	r3, [r4, #8]
 801359e:	6823      	ldr	r3, [r4, #0]
 80135a0:	4433      	add	r3, r6
 80135a2:	6023      	str	r3, [r4, #0]
 80135a4:	2000      	movs	r0, #0
 80135a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80135aa:	462a      	mov	r2, r5
 80135ac:	f000 ff51 	bl	8014452 <_realloc_r>
 80135b0:	4606      	mov	r6, r0
 80135b2:	2800      	cmp	r0, #0
 80135b4:	d1e0      	bne.n	8013578 <__ssputs_r+0x5c>
 80135b6:	6921      	ldr	r1, [r4, #16]
 80135b8:	4650      	mov	r0, sl
 80135ba:	f7fe fc35 	bl	8011e28 <_free_r>
 80135be:	230c      	movs	r3, #12
 80135c0:	f8ca 3000 	str.w	r3, [sl]
 80135c4:	89a3      	ldrh	r3, [r4, #12]
 80135c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80135ca:	81a3      	strh	r3, [r4, #12]
 80135cc:	f04f 30ff 	mov.w	r0, #4294967295
 80135d0:	e7e9      	b.n	80135a6 <__ssputs_r+0x8a>
	...

080135d4 <_svfiprintf_r>:
 80135d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80135d8:	4698      	mov	r8, r3
 80135da:	898b      	ldrh	r3, [r1, #12]
 80135dc:	061b      	lsls	r3, r3, #24
 80135de:	b09d      	sub	sp, #116	@ 0x74
 80135e0:	4607      	mov	r7, r0
 80135e2:	460d      	mov	r5, r1
 80135e4:	4614      	mov	r4, r2
 80135e6:	d510      	bpl.n	801360a <_svfiprintf_r+0x36>
 80135e8:	690b      	ldr	r3, [r1, #16]
 80135ea:	b973      	cbnz	r3, 801360a <_svfiprintf_r+0x36>
 80135ec:	2140      	movs	r1, #64	@ 0x40
 80135ee:	f7fc fbfb 	bl	800fde8 <_malloc_r>
 80135f2:	6028      	str	r0, [r5, #0]
 80135f4:	6128      	str	r0, [r5, #16]
 80135f6:	b930      	cbnz	r0, 8013606 <_svfiprintf_r+0x32>
 80135f8:	230c      	movs	r3, #12
 80135fa:	603b      	str	r3, [r7, #0]
 80135fc:	f04f 30ff 	mov.w	r0, #4294967295
 8013600:	b01d      	add	sp, #116	@ 0x74
 8013602:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013606:	2340      	movs	r3, #64	@ 0x40
 8013608:	616b      	str	r3, [r5, #20]
 801360a:	2300      	movs	r3, #0
 801360c:	9309      	str	r3, [sp, #36]	@ 0x24
 801360e:	2320      	movs	r3, #32
 8013610:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013614:	f8cd 800c 	str.w	r8, [sp, #12]
 8013618:	2330      	movs	r3, #48	@ 0x30
 801361a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80137b8 <_svfiprintf_r+0x1e4>
 801361e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013622:	f04f 0901 	mov.w	r9, #1
 8013626:	4623      	mov	r3, r4
 8013628:	469a      	mov	sl, r3
 801362a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801362e:	b10a      	cbz	r2, 8013634 <_svfiprintf_r+0x60>
 8013630:	2a25      	cmp	r2, #37	@ 0x25
 8013632:	d1f9      	bne.n	8013628 <_svfiprintf_r+0x54>
 8013634:	ebba 0b04 	subs.w	fp, sl, r4
 8013638:	d00b      	beq.n	8013652 <_svfiprintf_r+0x7e>
 801363a:	465b      	mov	r3, fp
 801363c:	4622      	mov	r2, r4
 801363e:	4629      	mov	r1, r5
 8013640:	4638      	mov	r0, r7
 8013642:	f7ff ff6b 	bl	801351c <__ssputs_r>
 8013646:	3001      	adds	r0, #1
 8013648:	f000 80a7 	beq.w	801379a <_svfiprintf_r+0x1c6>
 801364c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801364e:	445a      	add	r2, fp
 8013650:	9209      	str	r2, [sp, #36]	@ 0x24
 8013652:	f89a 3000 	ldrb.w	r3, [sl]
 8013656:	2b00      	cmp	r3, #0
 8013658:	f000 809f 	beq.w	801379a <_svfiprintf_r+0x1c6>
 801365c:	2300      	movs	r3, #0
 801365e:	f04f 32ff 	mov.w	r2, #4294967295
 8013662:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013666:	f10a 0a01 	add.w	sl, sl, #1
 801366a:	9304      	str	r3, [sp, #16]
 801366c:	9307      	str	r3, [sp, #28]
 801366e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013672:	931a      	str	r3, [sp, #104]	@ 0x68
 8013674:	4654      	mov	r4, sl
 8013676:	2205      	movs	r2, #5
 8013678:	f814 1b01 	ldrb.w	r1, [r4], #1
 801367c:	484e      	ldr	r0, [pc, #312]	@ (80137b8 <_svfiprintf_r+0x1e4>)
 801367e:	f7ec fdaf 	bl	80001e0 <memchr>
 8013682:	9a04      	ldr	r2, [sp, #16]
 8013684:	b9d8      	cbnz	r0, 80136be <_svfiprintf_r+0xea>
 8013686:	06d0      	lsls	r0, r2, #27
 8013688:	bf44      	itt	mi
 801368a:	2320      	movmi	r3, #32
 801368c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013690:	0711      	lsls	r1, r2, #28
 8013692:	bf44      	itt	mi
 8013694:	232b      	movmi	r3, #43	@ 0x2b
 8013696:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801369a:	f89a 3000 	ldrb.w	r3, [sl]
 801369e:	2b2a      	cmp	r3, #42	@ 0x2a
 80136a0:	d015      	beq.n	80136ce <_svfiprintf_r+0xfa>
 80136a2:	9a07      	ldr	r2, [sp, #28]
 80136a4:	4654      	mov	r4, sl
 80136a6:	2000      	movs	r0, #0
 80136a8:	f04f 0c0a 	mov.w	ip, #10
 80136ac:	4621      	mov	r1, r4
 80136ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 80136b2:	3b30      	subs	r3, #48	@ 0x30
 80136b4:	2b09      	cmp	r3, #9
 80136b6:	d94b      	bls.n	8013750 <_svfiprintf_r+0x17c>
 80136b8:	b1b0      	cbz	r0, 80136e8 <_svfiprintf_r+0x114>
 80136ba:	9207      	str	r2, [sp, #28]
 80136bc:	e014      	b.n	80136e8 <_svfiprintf_r+0x114>
 80136be:	eba0 0308 	sub.w	r3, r0, r8
 80136c2:	fa09 f303 	lsl.w	r3, r9, r3
 80136c6:	4313      	orrs	r3, r2
 80136c8:	9304      	str	r3, [sp, #16]
 80136ca:	46a2      	mov	sl, r4
 80136cc:	e7d2      	b.n	8013674 <_svfiprintf_r+0xa0>
 80136ce:	9b03      	ldr	r3, [sp, #12]
 80136d0:	1d19      	adds	r1, r3, #4
 80136d2:	681b      	ldr	r3, [r3, #0]
 80136d4:	9103      	str	r1, [sp, #12]
 80136d6:	2b00      	cmp	r3, #0
 80136d8:	bfbb      	ittet	lt
 80136da:	425b      	neglt	r3, r3
 80136dc:	f042 0202 	orrlt.w	r2, r2, #2
 80136e0:	9307      	strge	r3, [sp, #28]
 80136e2:	9307      	strlt	r3, [sp, #28]
 80136e4:	bfb8      	it	lt
 80136e6:	9204      	strlt	r2, [sp, #16]
 80136e8:	7823      	ldrb	r3, [r4, #0]
 80136ea:	2b2e      	cmp	r3, #46	@ 0x2e
 80136ec:	d10a      	bne.n	8013704 <_svfiprintf_r+0x130>
 80136ee:	7863      	ldrb	r3, [r4, #1]
 80136f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80136f2:	d132      	bne.n	801375a <_svfiprintf_r+0x186>
 80136f4:	9b03      	ldr	r3, [sp, #12]
 80136f6:	1d1a      	adds	r2, r3, #4
 80136f8:	681b      	ldr	r3, [r3, #0]
 80136fa:	9203      	str	r2, [sp, #12]
 80136fc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013700:	3402      	adds	r4, #2
 8013702:	9305      	str	r3, [sp, #20]
 8013704:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80137c8 <_svfiprintf_r+0x1f4>
 8013708:	7821      	ldrb	r1, [r4, #0]
 801370a:	2203      	movs	r2, #3
 801370c:	4650      	mov	r0, sl
 801370e:	f7ec fd67 	bl	80001e0 <memchr>
 8013712:	b138      	cbz	r0, 8013724 <_svfiprintf_r+0x150>
 8013714:	9b04      	ldr	r3, [sp, #16]
 8013716:	eba0 000a 	sub.w	r0, r0, sl
 801371a:	2240      	movs	r2, #64	@ 0x40
 801371c:	4082      	lsls	r2, r0
 801371e:	4313      	orrs	r3, r2
 8013720:	3401      	adds	r4, #1
 8013722:	9304      	str	r3, [sp, #16]
 8013724:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013728:	4824      	ldr	r0, [pc, #144]	@ (80137bc <_svfiprintf_r+0x1e8>)
 801372a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801372e:	2206      	movs	r2, #6
 8013730:	f7ec fd56 	bl	80001e0 <memchr>
 8013734:	2800      	cmp	r0, #0
 8013736:	d036      	beq.n	80137a6 <_svfiprintf_r+0x1d2>
 8013738:	4b21      	ldr	r3, [pc, #132]	@ (80137c0 <_svfiprintf_r+0x1ec>)
 801373a:	bb1b      	cbnz	r3, 8013784 <_svfiprintf_r+0x1b0>
 801373c:	9b03      	ldr	r3, [sp, #12]
 801373e:	3307      	adds	r3, #7
 8013740:	f023 0307 	bic.w	r3, r3, #7
 8013744:	3308      	adds	r3, #8
 8013746:	9303      	str	r3, [sp, #12]
 8013748:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801374a:	4433      	add	r3, r6
 801374c:	9309      	str	r3, [sp, #36]	@ 0x24
 801374e:	e76a      	b.n	8013626 <_svfiprintf_r+0x52>
 8013750:	fb0c 3202 	mla	r2, ip, r2, r3
 8013754:	460c      	mov	r4, r1
 8013756:	2001      	movs	r0, #1
 8013758:	e7a8      	b.n	80136ac <_svfiprintf_r+0xd8>
 801375a:	2300      	movs	r3, #0
 801375c:	3401      	adds	r4, #1
 801375e:	9305      	str	r3, [sp, #20]
 8013760:	4619      	mov	r1, r3
 8013762:	f04f 0c0a 	mov.w	ip, #10
 8013766:	4620      	mov	r0, r4
 8013768:	f810 2b01 	ldrb.w	r2, [r0], #1
 801376c:	3a30      	subs	r2, #48	@ 0x30
 801376e:	2a09      	cmp	r2, #9
 8013770:	d903      	bls.n	801377a <_svfiprintf_r+0x1a6>
 8013772:	2b00      	cmp	r3, #0
 8013774:	d0c6      	beq.n	8013704 <_svfiprintf_r+0x130>
 8013776:	9105      	str	r1, [sp, #20]
 8013778:	e7c4      	b.n	8013704 <_svfiprintf_r+0x130>
 801377a:	fb0c 2101 	mla	r1, ip, r1, r2
 801377e:	4604      	mov	r4, r0
 8013780:	2301      	movs	r3, #1
 8013782:	e7f0      	b.n	8013766 <_svfiprintf_r+0x192>
 8013784:	ab03      	add	r3, sp, #12
 8013786:	9300      	str	r3, [sp, #0]
 8013788:	462a      	mov	r2, r5
 801378a:	4b0e      	ldr	r3, [pc, #56]	@ (80137c4 <_svfiprintf_r+0x1f0>)
 801378c:	a904      	add	r1, sp, #16
 801378e:	4638      	mov	r0, r7
 8013790:	f7fc fc56 	bl	8010040 <_printf_float>
 8013794:	1c42      	adds	r2, r0, #1
 8013796:	4606      	mov	r6, r0
 8013798:	d1d6      	bne.n	8013748 <_svfiprintf_r+0x174>
 801379a:	89ab      	ldrh	r3, [r5, #12]
 801379c:	065b      	lsls	r3, r3, #25
 801379e:	f53f af2d 	bmi.w	80135fc <_svfiprintf_r+0x28>
 80137a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80137a4:	e72c      	b.n	8013600 <_svfiprintf_r+0x2c>
 80137a6:	ab03      	add	r3, sp, #12
 80137a8:	9300      	str	r3, [sp, #0]
 80137aa:	462a      	mov	r2, r5
 80137ac:	4b05      	ldr	r3, [pc, #20]	@ (80137c4 <_svfiprintf_r+0x1f0>)
 80137ae:	a904      	add	r1, sp, #16
 80137b0:	4638      	mov	r0, r7
 80137b2:	f7fc fedd 	bl	8010570 <_printf_i>
 80137b6:	e7ed      	b.n	8013794 <_svfiprintf_r+0x1c0>
 80137b8:	08015909 	.word	0x08015909
 80137bc:	08015913 	.word	0x08015913
 80137c0:	08010041 	.word	0x08010041
 80137c4:	0801351d 	.word	0x0801351d
 80137c8:	0801590f 	.word	0x0801590f

080137cc <__sfputc_r>:
 80137cc:	6893      	ldr	r3, [r2, #8]
 80137ce:	3b01      	subs	r3, #1
 80137d0:	2b00      	cmp	r3, #0
 80137d2:	b410      	push	{r4}
 80137d4:	6093      	str	r3, [r2, #8]
 80137d6:	da08      	bge.n	80137ea <__sfputc_r+0x1e>
 80137d8:	6994      	ldr	r4, [r2, #24]
 80137da:	42a3      	cmp	r3, r4
 80137dc:	db01      	blt.n	80137e2 <__sfputc_r+0x16>
 80137de:	290a      	cmp	r1, #10
 80137e0:	d103      	bne.n	80137ea <__sfputc_r+0x1e>
 80137e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80137e6:	f7fd bb8e 	b.w	8010f06 <__swbuf_r>
 80137ea:	6813      	ldr	r3, [r2, #0]
 80137ec:	1c58      	adds	r0, r3, #1
 80137ee:	6010      	str	r0, [r2, #0]
 80137f0:	7019      	strb	r1, [r3, #0]
 80137f2:	4608      	mov	r0, r1
 80137f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80137f8:	4770      	bx	lr

080137fa <__sfputs_r>:
 80137fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80137fc:	4606      	mov	r6, r0
 80137fe:	460f      	mov	r7, r1
 8013800:	4614      	mov	r4, r2
 8013802:	18d5      	adds	r5, r2, r3
 8013804:	42ac      	cmp	r4, r5
 8013806:	d101      	bne.n	801380c <__sfputs_r+0x12>
 8013808:	2000      	movs	r0, #0
 801380a:	e007      	b.n	801381c <__sfputs_r+0x22>
 801380c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013810:	463a      	mov	r2, r7
 8013812:	4630      	mov	r0, r6
 8013814:	f7ff ffda 	bl	80137cc <__sfputc_r>
 8013818:	1c43      	adds	r3, r0, #1
 801381a:	d1f3      	bne.n	8013804 <__sfputs_r+0xa>
 801381c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013820 <_vfiprintf_r>:
 8013820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013824:	460d      	mov	r5, r1
 8013826:	b09d      	sub	sp, #116	@ 0x74
 8013828:	4614      	mov	r4, r2
 801382a:	4698      	mov	r8, r3
 801382c:	4606      	mov	r6, r0
 801382e:	b118      	cbz	r0, 8013838 <_vfiprintf_r+0x18>
 8013830:	6a03      	ldr	r3, [r0, #32]
 8013832:	b90b      	cbnz	r3, 8013838 <_vfiprintf_r+0x18>
 8013834:	f7fd fa54 	bl	8010ce0 <__sinit>
 8013838:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801383a:	07d9      	lsls	r1, r3, #31
 801383c:	d405      	bmi.n	801384a <_vfiprintf_r+0x2a>
 801383e:	89ab      	ldrh	r3, [r5, #12]
 8013840:	059a      	lsls	r2, r3, #22
 8013842:	d402      	bmi.n	801384a <_vfiprintf_r+0x2a>
 8013844:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013846:	f7fd fc80 	bl	801114a <__retarget_lock_acquire_recursive>
 801384a:	89ab      	ldrh	r3, [r5, #12]
 801384c:	071b      	lsls	r3, r3, #28
 801384e:	d501      	bpl.n	8013854 <_vfiprintf_r+0x34>
 8013850:	692b      	ldr	r3, [r5, #16]
 8013852:	b99b      	cbnz	r3, 801387c <_vfiprintf_r+0x5c>
 8013854:	4629      	mov	r1, r5
 8013856:	4630      	mov	r0, r6
 8013858:	f7fd fb94 	bl	8010f84 <__swsetup_r>
 801385c:	b170      	cbz	r0, 801387c <_vfiprintf_r+0x5c>
 801385e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013860:	07dc      	lsls	r4, r3, #31
 8013862:	d504      	bpl.n	801386e <_vfiprintf_r+0x4e>
 8013864:	f04f 30ff 	mov.w	r0, #4294967295
 8013868:	b01d      	add	sp, #116	@ 0x74
 801386a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801386e:	89ab      	ldrh	r3, [r5, #12]
 8013870:	0598      	lsls	r0, r3, #22
 8013872:	d4f7      	bmi.n	8013864 <_vfiprintf_r+0x44>
 8013874:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013876:	f7fd fc69 	bl	801114c <__retarget_lock_release_recursive>
 801387a:	e7f3      	b.n	8013864 <_vfiprintf_r+0x44>
 801387c:	2300      	movs	r3, #0
 801387e:	9309      	str	r3, [sp, #36]	@ 0x24
 8013880:	2320      	movs	r3, #32
 8013882:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013886:	f8cd 800c 	str.w	r8, [sp, #12]
 801388a:	2330      	movs	r3, #48	@ 0x30
 801388c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8013a3c <_vfiprintf_r+0x21c>
 8013890:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013894:	f04f 0901 	mov.w	r9, #1
 8013898:	4623      	mov	r3, r4
 801389a:	469a      	mov	sl, r3
 801389c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80138a0:	b10a      	cbz	r2, 80138a6 <_vfiprintf_r+0x86>
 80138a2:	2a25      	cmp	r2, #37	@ 0x25
 80138a4:	d1f9      	bne.n	801389a <_vfiprintf_r+0x7a>
 80138a6:	ebba 0b04 	subs.w	fp, sl, r4
 80138aa:	d00b      	beq.n	80138c4 <_vfiprintf_r+0xa4>
 80138ac:	465b      	mov	r3, fp
 80138ae:	4622      	mov	r2, r4
 80138b0:	4629      	mov	r1, r5
 80138b2:	4630      	mov	r0, r6
 80138b4:	f7ff ffa1 	bl	80137fa <__sfputs_r>
 80138b8:	3001      	adds	r0, #1
 80138ba:	f000 80a7 	beq.w	8013a0c <_vfiprintf_r+0x1ec>
 80138be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80138c0:	445a      	add	r2, fp
 80138c2:	9209      	str	r2, [sp, #36]	@ 0x24
 80138c4:	f89a 3000 	ldrb.w	r3, [sl]
 80138c8:	2b00      	cmp	r3, #0
 80138ca:	f000 809f 	beq.w	8013a0c <_vfiprintf_r+0x1ec>
 80138ce:	2300      	movs	r3, #0
 80138d0:	f04f 32ff 	mov.w	r2, #4294967295
 80138d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80138d8:	f10a 0a01 	add.w	sl, sl, #1
 80138dc:	9304      	str	r3, [sp, #16]
 80138de:	9307      	str	r3, [sp, #28]
 80138e0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80138e4:	931a      	str	r3, [sp, #104]	@ 0x68
 80138e6:	4654      	mov	r4, sl
 80138e8:	2205      	movs	r2, #5
 80138ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80138ee:	4853      	ldr	r0, [pc, #332]	@ (8013a3c <_vfiprintf_r+0x21c>)
 80138f0:	f7ec fc76 	bl	80001e0 <memchr>
 80138f4:	9a04      	ldr	r2, [sp, #16]
 80138f6:	b9d8      	cbnz	r0, 8013930 <_vfiprintf_r+0x110>
 80138f8:	06d1      	lsls	r1, r2, #27
 80138fa:	bf44      	itt	mi
 80138fc:	2320      	movmi	r3, #32
 80138fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013902:	0713      	lsls	r3, r2, #28
 8013904:	bf44      	itt	mi
 8013906:	232b      	movmi	r3, #43	@ 0x2b
 8013908:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801390c:	f89a 3000 	ldrb.w	r3, [sl]
 8013910:	2b2a      	cmp	r3, #42	@ 0x2a
 8013912:	d015      	beq.n	8013940 <_vfiprintf_r+0x120>
 8013914:	9a07      	ldr	r2, [sp, #28]
 8013916:	4654      	mov	r4, sl
 8013918:	2000      	movs	r0, #0
 801391a:	f04f 0c0a 	mov.w	ip, #10
 801391e:	4621      	mov	r1, r4
 8013920:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013924:	3b30      	subs	r3, #48	@ 0x30
 8013926:	2b09      	cmp	r3, #9
 8013928:	d94b      	bls.n	80139c2 <_vfiprintf_r+0x1a2>
 801392a:	b1b0      	cbz	r0, 801395a <_vfiprintf_r+0x13a>
 801392c:	9207      	str	r2, [sp, #28]
 801392e:	e014      	b.n	801395a <_vfiprintf_r+0x13a>
 8013930:	eba0 0308 	sub.w	r3, r0, r8
 8013934:	fa09 f303 	lsl.w	r3, r9, r3
 8013938:	4313      	orrs	r3, r2
 801393a:	9304      	str	r3, [sp, #16]
 801393c:	46a2      	mov	sl, r4
 801393e:	e7d2      	b.n	80138e6 <_vfiprintf_r+0xc6>
 8013940:	9b03      	ldr	r3, [sp, #12]
 8013942:	1d19      	adds	r1, r3, #4
 8013944:	681b      	ldr	r3, [r3, #0]
 8013946:	9103      	str	r1, [sp, #12]
 8013948:	2b00      	cmp	r3, #0
 801394a:	bfbb      	ittet	lt
 801394c:	425b      	neglt	r3, r3
 801394e:	f042 0202 	orrlt.w	r2, r2, #2
 8013952:	9307      	strge	r3, [sp, #28]
 8013954:	9307      	strlt	r3, [sp, #28]
 8013956:	bfb8      	it	lt
 8013958:	9204      	strlt	r2, [sp, #16]
 801395a:	7823      	ldrb	r3, [r4, #0]
 801395c:	2b2e      	cmp	r3, #46	@ 0x2e
 801395e:	d10a      	bne.n	8013976 <_vfiprintf_r+0x156>
 8013960:	7863      	ldrb	r3, [r4, #1]
 8013962:	2b2a      	cmp	r3, #42	@ 0x2a
 8013964:	d132      	bne.n	80139cc <_vfiprintf_r+0x1ac>
 8013966:	9b03      	ldr	r3, [sp, #12]
 8013968:	1d1a      	adds	r2, r3, #4
 801396a:	681b      	ldr	r3, [r3, #0]
 801396c:	9203      	str	r2, [sp, #12]
 801396e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013972:	3402      	adds	r4, #2
 8013974:	9305      	str	r3, [sp, #20]
 8013976:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8013a4c <_vfiprintf_r+0x22c>
 801397a:	7821      	ldrb	r1, [r4, #0]
 801397c:	2203      	movs	r2, #3
 801397e:	4650      	mov	r0, sl
 8013980:	f7ec fc2e 	bl	80001e0 <memchr>
 8013984:	b138      	cbz	r0, 8013996 <_vfiprintf_r+0x176>
 8013986:	9b04      	ldr	r3, [sp, #16]
 8013988:	eba0 000a 	sub.w	r0, r0, sl
 801398c:	2240      	movs	r2, #64	@ 0x40
 801398e:	4082      	lsls	r2, r0
 8013990:	4313      	orrs	r3, r2
 8013992:	3401      	adds	r4, #1
 8013994:	9304      	str	r3, [sp, #16]
 8013996:	f814 1b01 	ldrb.w	r1, [r4], #1
 801399a:	4829      	ldr	r0, [pc, #164]	@ (8013a40 <_vfiprintf_r+0x220>)
 801399c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80139a0:	2206      	movs	r2, #6
 80139a2:	f7ec fc1d 	bl	80001e0 <memchr>
 80139a6:	2800      	cmp	r0, #0
 80139a8:	d03f      	beq.n	8013a2a <_vfiprintf_r+0x20a>
 80139aa:	4b26      	ldr	r3, [pc, #152]	@ (8013a44 <_vfiprintf_r+0x224>)
 80139ac:	bb1b      	cbnz	r3, 80139f6 <_vfiprintf_r+0x1d6>
 80139ae:	9b03      	ldr	r3, [sp, #12]
 80139b0:	3307      	adds	r3, #7
 80139b2:	f023 0307 	bic.w	r3, r3, #7
 80139b6:	3308      	adds	r3, #8
 80139b8:	9303      	str	r3, [sp, #12]
 80139ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80139bc:	443b      	add	r3, r7
 80139be:	9309      	str	r3, [sp, #36]	@ 0x24
 80139c0:	e76a      	b.n	8013898 <_vfiprintf_r+0x78>
 80139c2:	fb0c 3202 	mla	r2, ip, r2, r3
 80139c6:	460c      	mov	r4, r1
 80139c8:	2001      	movs	r0, #1
 80139ca:	e7a8      	b.n	801391e <_vfiprintf_r+0xfe>
 80139cc:	2300      	movs	r3, #0
 80139ce:	3401      	adds	r4, #1
 80139d0:	9305      	str	r3, [sp, #20]
 80139d2:	4619      	mov	r1, r3
 80139d4:	f04f 0c0a 	mov.w	ip, #10
 80139d8:	4620      	mov	r0, r4
 80139da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80139de:	3a30      	subs	r2, #48	@ 0x30
 80139e0:	2a09      	cmp	r2, #9
 80139e2:	d903      	bls.n	80139ec <_vfiprintf_r+0x1cc>
 80139e4:	2b00      	cmp	r3, #0
 80139e6:	d0c6      	beq.n	8013976 <_vfiprintf_r+0x156>
 80139e8:	9105      	str	r1, [sp, #20]
 80139ea:	e7c4      	b.n	8013976 <_vfiprintf_r+0x156>
 80139ec:	fb0c 2101 	mla	r1, ip, r1, r2
 80139f0:	4604      	mov	r4, r0
 80139f2:	2301      	movs	r3, #1
 80139f4:	e7f0      	b.n	80139d8 <_vfiprintf_r+0x1b8>
 80139f6:	ab03      	add	r3, sp, #12
 80139f8:	9300      	str	r3, [sp, #0]
 80139fa:	462a      	mov	r2, r5
 80139fc:	4b12      	ldr	r3, [pc, #72]	@ (8013a48 <_vfiprintf_r+0x228>)
 80139fe:	a904      	add	r1, sp, #16
 8013a00:	4630      	mov	r0, r6
 8013a02:	f7fc fb1d 	bl	8010040 <_printf_float>
 8013a06:	4607      	mov	r7, r0
 8013a08:	1c78      	adds	r0, r7, #1
 8013a0a:	d1d6      	bne.n	80139ba <_vfiprintf_r+0x19a>
 8013a0c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013a0e:	07d9      	lsls	r1, r3, #31
 8013a10:	d405      	bmi.n	8013a1e <_vfiprintf_r+0x1fe>
 8013a12:	89ab      	ldrh	r3, [r5, #12]
 8013a14:	059a      	lsls	r2, r3, #22
 8013a16:	d402      	bmi.n	8013a1e <_vfiprintf_r+0x1fe>
 8013a18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013a1a:	f7fd fb97 	bl	801114c <__retarget_lock_release_recursive>
 8013a1e:	89ab      	ldrh	r3, [r5, #12]
 8013a20:	065b      	lsls	r3, r3, #25
 8013a22:	f53f af1f 	bmi.w	8013864 <_vfiprintf_r+0x44>
 8013a26:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013a28:	e71e      	b.n	8013868 <_vfiprintf_r+0x48>
 8013a2a:	ab03      	add	r3, sp, #12
 8013a2c:	9300      	str	r3, [sp, #0]
 8013a2e:	462a      	mov	r2, r5
 8013a30:	4b05      	ldr	r3, [pc, #20]	@ (8013a48 <_vfiprintf_r+0x228>)
 8013a32:	a904      	add	r1, sp, #16
 8013a34:	4630      	mov	r0, r6
 8013a36:	f7fc fd9b 	bl	8010570 <_printf_i>
 8013a3a:	e7e4      	b.n	8013a06 <_vfiprintf_r+0x1e6>
 8013a3c:	08015909 	.word	0x08015909
 8013a40:	08015913 	.word	0x08015913
 8013a44:	08010041 	.word	0x08010041
 8013a48:	080137fb 	.word	0x080137fb
 8013a4c:	0801590f 	.word	0x0801590f

08013a50 <__sflush_r>:
 8013a50:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013a54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013a58:	0716      	lsls	r6, r2, #28
 8013a5a:	4605      	mov	r5, r0
 8013a5c:	460c      	mov	r4, r1
 8013a5e:	d454      	bmi.n	8013b0a <__sflush_r+0xba>
 8013a60:	684b      	ldr	r3, [r1, #4]
 8013a62:	2b00      	cmp	r3, #0
 8013a64:	dc02      	bgt.n	8013a6c <__sflush_r+0x1c>
 8013a66:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8013a68:	2b00      	cmp	r3, #0
 8013a6a:	dd48      	ble.n	8013afe <__sflush_r+0xae>
 8013a6c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013a6e:	2e00      	cmp	r6, #0
 8013a70:	d045      	beq.n	8013afe <__sflush_r+0xae>
 8013a72:	2300      	movs	r3, #0
 8013a74:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8013a78:	682f      	ldr	r7, [r5, #0]
 8013a7a:	6a21      	ldr	r1, [r4, #32]
 8013a7c:	602b      	str	r3, [r5, #0]
 8013a7e:	d030      	beq.n	8013ae2 <__sflush_r+0x92>
 8013a80:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8013a82:	89a3      	ldrh	r3, [r4, #12]
 8013a84:	0759      	lsls	r1, r3, #29
 8013a86:	d505      	bpl.n	8013a94 <__sflush_r+0x44>
 8013a88:	6863      	ldr	r3, [r4, #4]
 8013a8a:	1ad2      	subs	r2, r2, r3
 8013a8c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8013a8e:	b10b      	cbz	r3, 8013a94 <__sflush_r+0x44>
 8013a90:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8013a92:	1ad2      	subs	r2, r2, r3
 8013a94:	2300      	movs	r3, #0
 8013a96:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013a98:	6a21      	ldr	r1, [r4, #32]
 8013a9a:	4628      	mov	r0, r5
 8013a9c:	47b0      	blx	r6
 8013a9e:	1c43      	adds	r3, r0, #1
 8013aa0:	89a3      	ldrh	r3, [r4, #12]
 8013aa2:	d106      	bne.n	8013ab2 <__sflush_r+0x62>
 8013aa4:	6829      	ldr	r1, [r5, #0]
 8013aa6:	291d      	cmp	r1, #29
 8013aa8:	d82b      	bhi.n	8013b02 <__sflush_r+0xb2>
 8013aaa:	4a2a      	ldr	r2, [pc, #168]	@ (8013b54 <__sflush_r+0x104>)
 8013aac:	40ca      	lsrs	r2, r1
 8013aae:	07d6      	lsls	r6, r2, #31
 8013ab0:	d527      	bpl.n	8013b02 <__sflush_r+0xb2>
 8013ab2:	2200      	movs	r2, #0
 8013ab4:	6062      	str	r2, [r4, #4]
 8013ab6:	04d9      	lsls	r1, r3, #19
 8013ab8:	6922      	ldr	r2, [r4, #16]
 8013aba:	6022      	str	r2, [r4, #0]
 8013abc:	d504      	bpl.n	8013ac8 <__sflush_r+0x78>
 8013abe:	1c42      	adds	r2, r0, #1
 8013ac0:	d101      	bne.n	8013ac6 <__sflush_r+0x76>
 8013ac2:	682b      	ldr	r3, [r5, #0]
 8013ac4:	b903      	cbnz	r3, 8013ac8 <__sflush_r+0x78>
 8013ac6:	6560      	str	r0, [r4, #84]	@ 0x54
 8013ac8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013aca:	602f      	str	r7, [r5, #0]
 8013acc:	b1b9      	cbz	r1, 8013afe <__sflush_r+0xae>
 8013ace:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013ad2:	4299      	cmp	r1, r3
 8013ad4:	d002      	beq.n	8013adc <__sflush_r+0x8c>
 8013ad6:	4628      	mov	r0, r5
 8013ad8:	f7fe f9a6 	bl	8011e28 <_free_r>
 8013adc:	2300      	movs	r3, #0
 8013ade:	6363      	str	r3, [r4, #52]	@ 0x34
 8013ae0:	e00d      	b.n	8013afe <__sflush_r+0xae>
 8013ae2:	2301      	movs	r3, #1
 8013ae4:	4628      	mov	r0, r5
 8013ae6:	47b0      	blx	r6
 8013ae8:	4602      	mov	r2, r0
 8013aea:	1c50      	adds	r0, r2, #1
 8013aec:	d1c9      	bne.n	8013a82 <__sflush_r+0x32>
 8013aee:	682b      	ldr	r3, [r5, #0]
 8013af0:	2b00      	cmp	r3, #0
 8013af2:	d0c6      	beq.n	8013a82 <__sflush_r+0x32>
 8013af4:	2b1d      	cmp	r3, #29
 8013af6:	d001      	beq.n	8013afc <__sflush_r+0xac>
 8013af8:	2b16      	cmp	r3, #22
 8013afa:	d11e      	bne.n	8013b3a <__sflush_r+0xea>
 8013afc:	602f      	str	r7, [r5, #0]
 8013afe:	2000      	movs	r0, #0
 8013b00:	e022      	b.n	8013b48 <__sflush_r+0xf8>
 8013b02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013b06:	b21b      	sxth	r3, r3
 8013b08:	e01b      	b.n	8013b42 <__sflush_r+0xf2>
 8013b0a:	690f      	ldr	r7, [r1, #16]
 8013b0c:	2f00      	cmp	r7, #0
 8013b0e:	d0f6      	beq.n	8013afe <__sflush_r+0xae>
 8013b10:	0793      	lsls	r3, r2, #30
 8013b12:	680e      	ldr	r6, [r1, #0]
 8013b14:	bf08      	it	eq
 8013b16:	694b      	ldreq	r3, [r1, #20]
 8013b18:	600f      	str	r7, [r1, #0]
 8013b1a:	bf18      	it	ne
 8013b1c:	2300      	movne	r3, #0
 8013b1e:	eba6 0807 	sub.w	r8, r6, r7
 8013b22:	608b      	str	r3, [r1, #8]
 8013b24:	f1b8 0f00 	cmp.w	r8, #0
 8013b28:	dde9      	ble.n	8013afe <__sflush_r+0xae>
 8013b2a:	6a21      	ldr	r1, [r4, #32]
 8013b2c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8013b2e:	4643      	mov	r3, r8
 8013b30:	463a      	mov	r2, r7
 8013b32:	4628      	mov	r0, r5
 8013b34:	47b0      	blx	r6
 8013b36:	2800      	cmp	r0, #0
 8013b38:	dc08      	bgt.n	8013b4c <__sflush_r+0xfc>
 8013b3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013b3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013b42:	81a3      	strh	r3, [r4, #12]
 8013b44:	f04f 30ff 	mov.w	r0, #4294967295
 8013b48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013b4c:	4407      	add	r7, r0
 8013b4e:	eba8 0800 	sub.w	r8, r8, r0
 8013b52:	e7e7      	b.n	8013b24 <__sflush_r+0xd4>
 8013b54:	20400001 	.word	0x20400001

08013b58 <_fflush_r>:
 8013b58:	b538      	push	{r3, r4, r5, lr}
 8013b5a:	690b      	ldr	r3, [r1, #16]
 8013b5c:	4605      	mov	r5, r0
 8013b5e:	460c      	mov	r4, r1
 8013b60:	b913      	cbnz	r3, 8013b68 <_fflush_r+0x10>
 8013b62:	2500      	movs	r5, #0
 8013b64:	4628      	mov	r0, r5
 8013b66:	bd38      	pop	{r3, r4, r5, pc}
 8013b68:	b118      	cbz	r0, 8013b72 <_fflush_r+0x1a>
 8013b6a:	6a03      	ldr	r3, [r0, #32]
 8013b6c:	b90b      	cbnz	r3, 8013b72 <_fflush_r+0x1a>
 8013b6e:	f7fd f8b7 	bl	8010ce0 <__sinit>
 8013b72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013b76:	2b00      	cmp	r3, #0
 8013b78:	d0f3      	beq.n	8013b62 <_fflush_r+0xa>
 8013b7a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8013b7c:	07d0      	lsls	r0, r2, #31
 8013b7e:	d404      	bmi.n	8013b8a <_fflush_r+0x32>
 8013b80:	0599      	lsls	r1, r3, #22
 8013b82:	d402      	bmi.n	8013b8a <_fflush_r+0x32>
 8013b84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013b86:	f7fd fae0 	bl	801114a <__retarget_lock_acquire_recursive>
 8013b8a:	4628      	mov	r0, r5
 8013b8c:	4621      	mov	r1, r4
 8013b8e:	f7ff ff5f 	bl	8013a50 <__sflush_r>
 8013b92:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013b94:	07da      	lsls	r2, r3, #31
 8013b96:	4605      	mov	r5, r0
 8013b98:	d4e4      	bmi.n	8013b64 <_fflush_r+0xc>
 8013b9a:	89a3      	ldrh	r3, [r4, #12]
 8013b9c:	059b      	lsls	r3, r3, #22
 8013b9e:	d4e1      	bmi.n	8013b64 <_fflush_r+0xc>
 8013ba0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013ba2:	f7fd fad3 	bl	801114c <__retarget_lock_release_recursive>
 8013ba6:	e7dd      	b.n	8013b64 <_fflush_r+0xc>

08013ba8 <__swhatbuf_r>:
 8013ba8:	b570      	push	{r4, r5, r6, lr}
 8013baa:	460c      	mov	r4, r1
 8013bac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013bb0:	2900      	cmp	r1, #0
 8013bb2:	b096      	sub	sp, #88	@ 0x58
 8013bb4:	4615      	mov	r5, r2
 8013bb6:	461e      	mov	r6, r3
 8013bb8:	da0d      	bge.n	8013bd6 <__swhatbuf_r+0x2e>
 8013bba:	89a3      	ldrh	r3, [r4, #12]
 8013bbc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8013bc0:	f04f 0100 	mov.w	r1, #0
 8013bc4:	bf14      	ite	ne
 8013bc6:	2340      	movne	r3, #64	@ 0x40
 8013bc8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013bcc:	2000      	movs	r0, #0
 8013bce:	6031      	str	r1, [r6, #0]
 8013bd0:	602b      	str	r3, [r5, #0]
 8013bd2:	b016      	add	sp, #88	@ 0x58
 8013bd4:	bd70      	pop	{r4, r5, r6, pc}
 8013bd6:	466a      	mov	r2, sp
 8013bd8:	f000 f8a8 	bl	8013d2c <_fstat_r>
 8013bdc:	2800      	cmp	r0, #0
 8013bde:	dbec      	blt.n	8013bba <__swhatbuf_r+0x12>
 8013be0:	9901      	ldr	r1, [sp, #4]
 8013be2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8013be6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013bea:	4259      	negs	r1, r3
 8013bec:	4159      	adcs	r1, r3
 8013bee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013bf2:	e7eb      	b.n	8013bcc <__swhatbuf_r+0x24>

08013bf4 <__smakebuf_r>:
 8013bf4:	898b      	ldrh	r3, [r1, #12]
 8013bf6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013bf8:	079d      	lsls	r5, r3, #30
 8013bfa:	4606      	mov	r6, r0
 8013bfc:	460c      	mov	r4, r1
 8013bfe:	d507      	bpl.n	8013c10 <__smakebuf_r+0x1c>
 8013c00:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013c04:	6023      	str	r3, [r4, #0]
 8013c06:	6123      	str	r3, [r4, #16]
 8013c08:	2301      	movs	r3, #1
 8013c0a:	6163      	str	r3, [r4, #20]
 8013c0c:	b003      	add	sp, #12
 8013c0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013c10:	ab01      	add	r3, sp, #4
 8013c12:	466a      	mov	r2, sp
 8013c14:	f7ff ffc8 	bl	8013ba8 <__swhatbuf_r>
 8013c18:	9f00      	ldr	r7, [sp, #0]
 8013c1a:	4605      	mov	r5, r0
 8013c1c:	4639      	mov	r1, r7
 8013c1e:	4630      	mov	r0, r6
 8013c20:	f7fc f8e2 	bl	800fde8 <_malloc_r>
 8013c24:	b948      	cbnz	r0, 8013c3a <__smakebuf_r+0x46>
 8013c26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013c2a:	059a      	lsls	r2, r3, #22
 8013c2c:	d4ee      	bmi.n	8013c0c <__smakebuf_r+0x18>
 8013c2e:	f023 0303 	bic.w	r3, r3, #3
 8013c32:	f043 0302 	orr.w	r3, r3, #2
 8013c36:	81a3      	strh	r3, [r4, #12]
 8013c38:	e7e2      	b.n	8013c00 <__smakebuf_r+0xc>
 8013c3a:	89a3      	ldrh	r3, [r4, #12]
 8013c3c:	6020      	str	r0, [r4, #0]
 8013c3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013c42:	81a3      	strh	r3, [r4, #12]
 8013c44:	9b01      	ldr	r3, [sp, #4]
 8013c46:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8013c4a:	b15b      	cbz	r3, 8013c64 <__smakebuf_r+0x70>
 8013c4c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013c50:	4630      	mov	r0, r6
 8013c52:	f000 f87d 	bl	8013d50 <_isatty_r>
 8013c56:	b128      	cbz	r0, 8013c64 <__smakebuf_r+0x70>
 8013c58:	89a3      	ldrh	r3, [r4, #12]
 8013c5a:	f023 0303 	bic.w	r3, r3, #3
 8013c5e:	f043 0301 	orr.w	r3, r3, #1
 8013c62:	81a3      	strh	r3, [r4, #12]
 8013c64:	89a3      	ldrh	r3, [r4, #12]
 8013c66:	431d      	orrs	r5, r3
 8013c68:	81a5      	strh	r5, [r4, #12]
 8013c6a:	e7cf      	b.n	8013c0c <__smakebuf_r+0x18>

08013c6c <_putc_r>:
 8013c6c:	b570      	push	{r4, r5, r6, lr}
 8013c6e:	460d      	mov	r5, r1
 8013c70:	4614      	mov	r4, r2
 8013c72:	4606      	mov	r6, r0
 8013c74:	b118      	cbz	r0, 8013c7e <_putc_r+0x12>
 8013c76:	6a03      	ldr	r3, [r0, #32]
 8013c78:	b90b      	cbnz	r3, 8013c7e <_putc_r+0x12>
 8013c7a:	f7fd f831 	bl	8010ce0 <__sinit>
 8013c7e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013c80:	07d8      	lsls	r0, r3, #31
 8013c82:	d405      	bmi.n	8013c90 <_putc_r+0x24>
 8013c84:	89a3      	ldrh	r3, [r4, #12]
 8013c86:	0599      	lsls	r1, r3, #22
 8013c88:	d402      	bmi.n	8013c90 <_putc_r+0x24>
 8013c8a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013c8c:	f7fd fa5d 	bl	801114a <__retarget_lock_acquire_recursive>
 8013c90:	68a3      	ldr	r3, [r4, #8]
 8013c92:	3b01      	subs	r3, #1
 8013c94:	2b00      	cmp	r3, #0
 8013c96:	60a3      	str	r3, [r4, #8]
 8013c98:	da05      	bge.n	8013ca6 <_putc_r+0x3a>
 8013c9a:	69a2      	ldr	r2, [r4, #24]
 8013c9c:	4293      	cmp	r3, r2
 8013c9e:	db12      	blt.n	8013cc6 <_putc_r+0x5a>
 8013ca0:	b2eb      	uxtb	r3, r5
 8013ca2:	2b0a      	cmp	r3, #10
 8013ca4:	d00f      	beq.n	8013cc6 <_putc_r+0x5a>
 8013ca6:	6823      	ldr	r3, [r4, #0]
 8013ca8:	1c5a      	adds	r2, r3, #1
 8013caa:	6022      	str	r2, [r4, #0]
 8013cac:	701d      	strb	r5, [r3, #0]
 8013cae:	b2ed      	uxtb	r5, r5
 8013cb0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013cb2:	07da      	lsls	r2, r3, #31
 8013cb4:	d405      	bmi.n	8013cc2 <_putc_r+0x56>
 8013cb6:	89a3      	ldrh	r3, [r4, #12]
 8013cb8:	059b      	lsls	r3, r3, #22
 8013cba:	d402      	bmi.n	8013cc2 <_putc_r+0x56>
 8013cbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013cbe:	f7fd fa45 	bl	801114c <__retarget_lock_release_recursive>
 8013cc2:	4628      	mov	r0, r5
 8013cc4:	bd70      	pop	{r4, r5, r6, pc}
 8013cc6:	4629      	mov	r1, r5
 8013cc8:	4622      	mov	r2, r4
 8013cca:	4630      	mov	r0, r6
 8013ccc:	f7fd f91b 	bl	8010f06 <__swbuf_r>
 8013cd0:	4605      	mov	r5, r0
 8013cd2:	e7ed      	b.n	8013cb0 <_putc_r+0x44>

08013cd4 <memmove>:
 8013cd4:	4288      	cmp	r0, r1
 8013cd6:	b510      	push	{r4, lr}
 8013cd8:	eb01 0402 	add.w	r4, r1, r2
 8013cdc:	d902      	bls.n	8013ce4 <memmove+0x10>
 8013cde:	4284      	cmp	r4, r0
 8013ce0:	4623      	mov	r3, r4
 8013ce2:	d807      	bhi.n	8013cf4 <memmove+0x20>
 8013ce4:	1e43      	subs	r3, r0, #1
 8013ce6:	42a1      	cmp	r1, r4
 8013ce8:	d008      	beq.n	8013cfc <memmove+0x28>
 8013cea:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013cee:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013cf2:	e7f8      	b.n	8013ce6 <memmove+0x12>
 8013cf4:	4402      	add	r2, r0
 8013cf6:	4601      	mov	r1, r0
 8013cf8:	428a      	cmp	r2, r1
 8013cfa:	d100      	bne.n	8013cfe <memmove+0x2a>
 8013cfc:	bd10      	pop	{r4, pc}
 8013cfe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013d02:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013d06:	e7f7      	b.n	8013cf8 <memmove+0x24>

08013d08 <strncmp>:
 8013d08:	b510      	push	{r4, lr}
 8013d0a:	b16a      	cbz	r2, 8013d28 <strncmp+0x20>
 8013d0c:	3901      	subs	r1, #1
 8013d0e:	1884      	adds	r4, r0, r2
 8013d10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013d14:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8013d18:	429a      	cmp	r2, r3
 8013d1a:	d103      	bne.n	8013d24 <strncmp+0x1c>
 8013d1c:	42a0      	cmp	r0, r4
 8013d1e:	d001      	beq.n	8013d24 <strncmp+0x1c>
 8013d20:	2a00      	cmp	r2, #0
 8013d22:	d1f5      	bne.n	8013d10 <strncmp+0x8>
 8013d24:	1ad0      	subs	r0, r2, r3
 8013d26:	bd10      	pop	{r4, pc}
 8013d28:	4610      	mov	r0, r2
 8013d2a:	e7fc      	b.n	8013d26 <strncmp+0x1e>

08013d2c <_fstat_r>:
 8013d2c:	b538      	push	{r3, r4, r5, lr}
 8013d2e:	4d07      	ldr	r5, [pc, #28]	@ (8013d4c <_fstat_r+0x20>)
 8013d30:	2300      	movs	r3, #0
 8013d32:	4604      	mov	r4, r0
 8013d34:	4608      	mov	r0, r1
 8013d36:	4611      	mov	r1, r2
 8013d38:	602b      	str	r3, [r5, #0]
 8013d3a:	f7f6 fe7c 	bl	800aa36 <_fstat>
 8013d3e:	1c43      	adds	r3, r0, #1
 8013d40:	d102      	bne.n	8013d48 <_fstat_r+0x1c>
 8013d42:	682b      	ldr	r3, [r5, #0]
 8013d44:	b103      	cbz	r3, 8013d48 <_fstat_r+0x1c>
 8013d46:	6023      	str	r3, [r4, #0]
 8013d48:	bd38      	pop	{r3, r4, r5, pc}
 8013d4a:	bf00      	nop
 8013d4c:	20000b58 	.word	0x20000b58

08013d50 <_isatty_r>:
 8013d50:	b538      	push	{r3, r4, r5, lr}
 8013d52:	4d06      	ldr	r5, [pc, #24]	@ (8013d6c <_isatty_r+0x1c>)
 8013d54:	2300      	movs	r3, #0
 8013d56:	4604      	mov	r4, r0
 8013d58:	4608      	mov	r0, r1
 8013d5a:	602b      	str	r3, [r5, #0]
 8013d5c:	f7f6 fe7b 	bl	800aa56 <_isatty>
 8013d60:	1c43      	adds	r3, r0, #1
 8013d62:	d102      	bne.n	8013d6a <_isatty_r+0x1a>
 8013d64:	682b      	ldr	r3, [r5, #0]
 8013d66:	b103      	cbz	r3, 8013d6a <_isatty_r+0x1a>
 8013d68:	6023      	str	r3, [r4, #0]
 8013d6a:	bd38      	pop	{r3, r4, r5, pc}
 8013d6c:	20000b58 	.word	0x20000b58

08013d70 <nan>:
 8013d70:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8013d78 <nan+0x8>
 8013d74:	4770      	bx	lr
 8013d76:	bf00      	nop
 8013d78:	00000000 	.word	0x00000000
 8013d7c:	7ff80000 	.word	0x7ff80000

08013d80 <__assert_func>:
 8013d80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013d82:	4614      	mov	r4, r2
 8013d84:	461a      	mov	r2, r3
 8013d86:	4b09      	ldr	r3, [pc, #36]	@ (8013dac <__assert_func+0x2c>)
 8013d88:	681b      	ldr	r3, [r3, #0]
 8013d8a:	4605      	mov	r5, r0
 8013d8c:	68d8      	ldr	r0, [r3, #12]
 8013d8e:	b14c      	cbz	r4, 8013da4 <__assert_func+0x24>
 8013d90:	4b07      	ldr	r3, [pc, #28]	@ (8013db0 <__assert_func+0x30>)
 8013d92:	9100      	str	r1, [sp, #0]
 8013d94:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013d98:	4906      	ldr	r1, [pc, #24]	@ (8013db4 <__assert_func+0x34>)
 8013d9a:	462b      	mov	r3, r5
 8013d9c:	f000 fb94 	bl	80144c8 <fiprintf>
 8013da0:	f000 fba4 	bl	80144ec <abort>
 8013da4:	4b04      	ldr	r3, [pc, #16]	@ (8013db8 <__assert_func+0x38>)
 8013da6:	461c      	mov	r4, r3
 8013da8:	e7f3      	b.n	8013d92 <__assert_func+0x12>
 8013daa:	bf00      	nop
 8013dac:	200000d8 	.word	0x200000d8
 8013db0:	08015922 	.word	0x08015922
 8013db4:	0801592f 	.word	0x0801592f
 8013db8:	0801595d 	.word	0x0801595d

08013dbc <rshift>:
 8013dbc:	6903      	ldr	r3, [r0, #16]
 8013dbe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8013dc2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013dc6:	ea4f 1261 	mov.w	r2, r1, asr #5
 8013dca:	f100 0414 	add.w	r4, r0, #20
 8013dce:	dd45      	ble.n	8013e5c <rshift+0xa0>
 8013dd0:	f011 011f 	ands.w	r1, r1, #31
 8013dd4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8013dd8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8013ddc:	d10c      	bne.n	8013df8 <rshift+0x3c>
 8013dde:	f100 0710 	add.w	r7, r0, #16
 8013de2:	4629      	mov	r1, r5
 8013de4:	42b1      	cmp	r1, r6
 8013de6:	d334      	bcc.n	8013e52 <rshift+0x96>
 8013de8:	1a9b      	subs	r3, r3, r2
 8013dea:	009b      	lsls	r3, r3, #2
 8013dec:	1eea      	subs	r2, r5, #3
 8013dee:	4296      	cmp	r6, r2
 8013df0:	bf38      	it	cc
 8013df2:	2300      	movcc	r3, #0
 8013df4:	4423      	add	r3, r4
 8013df6:	e015      	b.n	8013e24 <rshift+0x68>
 8013df8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8013dfc:	f1c1 0820 	rsb	r8, r1, #32
 8013e00:	40cf      	lsrs	r7, r1
 8013e02:	f105 0e04 	add.w	lr, r5, #4
 8013e06:	46a1      	mov	r9, r4
 8013e08:	4576      	cmp	r6, lr
 8013e0a:	46f4      	mov	ip, lr
 8013e0c:	d815      	bhi.n	8013e3a <rshift+0x7e>
 8013e0e:	1a9a      	subs	r2, r3, r2
 8013e10:	0092      	lsls	r2, r2, #2
 8013e12:	3a04      	subs	r2, #4
 8013e14:	3501      	adds	r5, #1
 8013e16:	42ae      	cmp	r6, r5
 8013e18:	bf38      	it	cc
 8013e1a:	2200      	movcc	r2, #0
 8013e1c:	18a3      	adds	r3, r4, r2
 8013e1e:	50a7      	str	r7, [r4, r2]
 8013e20:	b107      	cbz	r7, 8013e24 <rshift+0x68>
 8013e22:	3304      	adds	r3, #4
 8013e24:	1b1a      	subs	r2, r3, r4
 8013e26:	42a3      	cmp	r3, r4
 8013e28:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8013e2c:	bf08      	it	eq
 8013e2e:	2300      	moveq	r3, #0
 8013e30:	6102      	str	r2, [r0, #16]
 8013e32:	bf08      	it	eq
 8013e34:	6143      	streq	r3, [r0, #20]
 8013e36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013e3a:	f8dc c000 	ldr.w	ip, [ip]
 8013e3e:	fa0c fc08 	lsl.w	ip, ip, r8
 8013e42:	ea4c 0707 	orr.w	r7, ip, r7
 8013e46:	f849 7b04 	str.w	r7, [r9], #4
 8013e4a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8013e4e:	40cf      	lsrs	r7, r1
 8013e50:	e7da      	b.n	8013e08 <rshift+0x4c>
 8013e52:	f851 cb04 	ldr.w	ip, [r1], #4
 8013e56:	f847 cf04 	str.w	ip, [r7, #4]!
 8013e5a:	e7c3      	b.n	8013de4 <rshift+0x28>
 8013e5c:	4623      	mov	r3, r4
 8013e5e:	e7e1      	b.n	8013e24 <rshift+0x68>

08013e60 <__hexdig_fun>:
 8013e60:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8013e64:	2b09      	cmp	r3, #9
 8013e66:	d802      	bhi.n	8013e6e <__hexdig_fun+0xe>
 8013e68:	3820      	subs	r0, #32
 8013e6a:	b2c0      	uxtb	r0, r0
 8013e6c:	4770      	bx	lr
 8013e6e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8013e72:	2b05      	cmp	r3, #5
 8013e74:	d801      	bhi.n	8013e7a <__hexdig_fun+0x1a>
 8013e76:	3847      	subs	r0, #71	@ 0x47
 8013e78:	e7f7      	b.n	8013e6a <__hexdig_fun+0xa>
 8013e7a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8013e7e:	2b05      	cmp	r3, #5
 8013e80:	d801      	bhi.n	8013e86 <__hexdig_fun+0x26>
 8013e82:	3827      	subs	r0, #39	@ 0x27
 8013e84:	e7f1      	b.n	8013e6a <__hexdig_fun+0xa>
 8013e86:	2000      	movs	r0, #0
 8013e88:	4770      	bx	lr
	...

08013e8c <__gethex>:
 8013e8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013e90:	b085      	sub	sp, #20
 8013e92:	468a      	mov	sl, r1
 8013e94:	9302      	str	r3, [sp, #8]
 8013e96:	680b      	ldr	r3, [r1, #0]
 8013e98:	9001      	str	r0, [sp, #4]
 8013e9a:	4690      	mov	r8, r2
 8013e9c:	1c9c      	adds	r4, r3, #2
 8013e9e:	46a1      	mov	r9, r4
 8013ea0:	f814 0b01 	ldrb.w	r0, [r4], #1
 8013ea4:	2830      	cmp	r0, #48	@ 0x30
 8013ea6:	d0fa      	beq.n	8013e9e <__gethex+0x12>
 8013ea8:	eba9 0303 	sub.w	r3, r9, r3
 8013eac:	f1a3 0b02 	sub.w	fp, r3, #2
 8013eb0:	f7ff ffd6 	bl	8013e60 <__hexdig_fun>
 8013eb4:	4605      	mov	r5, r0
 8013eb6:	2800      	cmp	r0, #0
 8013eb8:	d168      	bne.n	8013f8c <__gethex+0x100>
 8013eba:	49a0      	ldr	r1, [pc, #640]	@ (801413c <__gethex+0x2b0>)
 8013ebc:	2201      	movs	r2, #1
 8013ebe:	4648      	mov	r0, r9
 8013ec0:	f7ff ff22 	bl	8013d08 <strncmp>
 8013ec4:	4607      	mov	r7, r0
 8013ec6:	2800      	cmp	r0, #0
 8013ec8:	d167      	bne.n	8013f9a <__gethex+0x10e>
 8013eca:	f899 0001 	ldrb.w	r0, [r9, #1]
 8013ece:	4626      	mov	r6, r4
 8013ed0:	f7ff ffc6 	bl	8013e60 <__hexdig_fun>
 8013ed4:	2800      	cmp	r0, #0
 8013ed6:	d062      	beq.n	8013f9e <__gethex+0x112>
 8013ed8:	4623      	mov	r3, r4
 8013eda:	7818      	ldrb	r0, [r3, #0]
 8013edc:	2830      	cmp	r0, #48	@ 0x30
 8013ede:	4699      	mov	r9, r3
 8013ee0:	f103 0301 	add.w	r3, r3, #1
 8013ee4:	d0f9      	beq.n	8013eda <__gethex+0x4e>
 8013ee6:	f7ff ffbb 	bl	8013e60 <__hexdig_fun>
 8013eea:	fab0 f580 	clz	r5, r0
 8013eee:	096d      	lsrs	r5, r5, #5
 8013ef0:	f04f 0b01 	mov.w	fp, #1
 8013ef4:	464a      	mov	r2, r9
 8013ef6:	4616      	mov	r6, r2
 8013ef8:	3201      	adds	r2, #1
 8013efa:	7830      	ldrb	r0, [r6, #0]
 8013efc:	f7ff ffb0 	bl	8013e60 <__hexdig_fun>
 8013f00:	2800      	cmp	r0, #0
 8013f02:	d1f8      	bne.n	8013ef6 <__gethex+0x6a>
 8013f04:	498d      	ldr	r1, [pc, #564]	@ (801413c <__gethex+0x2b0>)
 8013f06:	2201      	movs	r2, #1
 8013f08:	4630      	mov	r0, r6
 8013f0a:	f7ff fefd 	bl	8013d08 <strncmp>
 8013f0e:	2800      	cmp	r0, #0
 8013f10:	d13f      	bne.n	8013f92 <__gethex+0x106>
 8013f12:	b944      	cbnz	r4, 8013f26 <__gethex+0x9a>
 8013f14:	1c74      	adds	r4, r6, #1
 8013f16:	4622      	mov	r2, r4
 8013f18:	4616      	mov	r6, r2
 8013f1a:	3201      	adds	r2, #1
 8013f1c:	7830      	ldrb	r0, [r6, #0]
 8013f1e:	f7ff ff9f 	bl	8013e60 <__hexdig_fun>
 8013f22:	2800      	cmp	r0, #0
 8013f24:	d1f8      	bne.n	8013f18 <__gethex+0x8c>
 8013f26:	1ba4      	subs	r4, r4, r6
 8013f28:	00a7      	lsls	r7, r4, #2
 8013f2a:	7833      	ldrb	r3, [r6, #0]
 8013f2c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8013f30:	2b50      	cmp	r3, #80	@ 0x50
 8013f32:	d13e      	bne.n	8013fb2 <__gethex+0x126>
 8013f34:	7873      	ldrb	r3, [r6, #1]
 8013f36:	2b2b      	cmp	r3, #43	@ 0x2b
 8013f38:	d033      	beq.n	8013fa2 <__gethex+0x116>
 8013f3a:	2b2d      	cmp	r3, #45	@ 0x2d
 8013f3c:	d034      	beq.n	8013fa8 <__gethex+0x11c>
 8013f3e:	1c71      	adds	r1, r6, #1
 8013f40:	2400      	movs	r4, #0
 8013f42:	7808      	ldrb	r0, [r1, #0]
 8013f44:	f7ff ff8c 	bl	8013e60 <__hexdig_fun>
 8013f48:	1e43      	subs	r3, r0, #1
 8013f4a:	b2db      	uxtb	r3, r3
 8013f4c:	2b18      	cmp	r3, #24
 8013f4e:	d830      	bhi.n	8013fb2 <__gethex+0x126>
 8013f50:	f1a0 0210 	sub.w	r2, r0, #16
 8013f54:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8013f58:	f7ff ff82 	bl	8013e60 <__hexdig_fun>
 8013f5c:	f100 3cff 	add.w	ip, r0, #4294967295
 8013f60:	fa5f fc8c 	uxtb.w	ip, ip
 8013f64:	f1bc 0f18 	cmp.w	ip, #24
 8013f68:	f04f 030a 	mov.w	r3, #10
 8013f6c:	d91e      	bls.n	8013fac <__gethex+0x120>
 8013f6e:	b104      	cbz	r4, 8013f72 <__gethex+0xe6>
 8013f70:	4252      	negs	r2, r2
 8013f72:	4417      	add	r7, r2
 8013f74:	f8ca 1000 	str.w	r1, [sl]
 8013f78:	b1ed      	cbz	r5, 8013fb6 <__gethex+0x12a>
 8013f7a:	f1bb 0f00 	cmp.w	fp, #0
 8013f7e:	bf0c      	ite	eq
 8013f80:	2506      	moveq	r5, #6
 8013f82:	2500      	movne	r5, #0
 8013f84:	4628      	mov	r0, r5
 8013f86:	b005      	add	sp, #20
 8013f88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013f8c:	2500      	movs	r5, #0
 8013f8e:	462c      	mov	r4, r5
 8013f90:	e7b0      	b.n	8013ef4 <__gethex+0x68>
 8013f92:	2c00      	cmp	r4, #0
 8013f94:	d1c7      	bne.n	8013f26 <__gethex+0x9a>
 8013f96:	4627      	mov	r7, r4
 8013f98:	e7c7      	b.n	8013f2a <__gethex+0x9e>
 8013f9a:	464e      	mov	r6, r9
 8013f9c:	462f      	mov	r7, r5
 8013f9e:	2501      	movs	r5, #1
 8013fa0:	e7c3      	b.n	8013f2a <__gethex+0x9e>
 8013fa2:	2400      	movs	r4, #0
 8013fa4:	1cb1      	adds	r1, r6, #2
 8013fa6:	e7cc      	b.n	8013f42 <__gethex+0xb6>
 8013fa8:	2401      	movs	r4, #1
 8013faa:	e7fb      	b.n	8013fa4 <__gethex+0x118>
 8013fac:	fb03 0002 	mla	r0, r3, r2, r0
 8013fb0:	e7ce      	b.n	8013f50 <__gethex+0xc4>
 8013fb2:	4631      	mov	r1, r6
 8013fb4:	e7de      	b.n	8013f74 <__gethex+0xe8>
 8013fb6:	eba6 0309 	sub.w	r3, r6, r9
 8013fba:	3b01      	subs	r3, #1
 8013fbc:	4629      	mov	r1, r5
 8013fbe:	2b07      	cmp	r3, #7
 8013fc0:	dc0a      	bgt.n	8013fd8 <__gethex+0x14c>
 8013fc2:	9801      	ldr	r0, [sp, #4]
 8013fc4:	f7fd ff7a 	bl	8011ebc <_Balloc>
 8013fc8:	4604      	mov	r4, r0
 8013fca:	b940      	cbnz	r0, 8013fde <__gethex+0x152>
 8013fcc:	4b5c      	ldr	r3, [pc, #368]	@ (8014140 <__gethex+0x2b4>)
 8013fce:	4602      	mov	r2, r0
 8013fd0:	21e4      	movs	r1, #228	@ 0xe4
 8013fd2:	485c      	ldr	r0, [pc, #368]	@ (8014144 <__gethex+0x2b8>)
 8013fd4:	f7ff fed4 	bl	8013d80 <__assert_func>
 8013fd8:	3101      	adds	r1, #1
 8013fda:	105b      	asrs	r3, r3, #1
 8013fdc:	e7ef      	b.n	8013fbe <__gethex+0x132>
 8013fde:	f100 0a14 	add.w	sl, r0, #20
 8013fe2:	2300      	movs	r3, #0
 8013fe4:	4655      	mov	r5, sl
 8013fe6:	469b      	mov	fp, r3
 8013fe8:	45b1      	cmp	r9, r6
 8013fea:	d337      	bcc.n	801405c <__gethex+0x1d0>
 8013fec:	f845 bb04 	str.w	fp, [r5], #4
 8013ff0:	eba5 050a 	sub.w	r5, r5, sl
 8013ff4:	10ad      	asrs	r5, r5, #2
 8013ff6:	6125      	str	r5, [r4, #16]
 8013ff8:	4658      	mov	r0, fp
 8013ffa:	f7fe f851 	bl	80120a0 <__hi0bits>
 8013ffe:	016d      	lsls	r5, r5, #5
 8014000:	f8d8 6000 	ldr.w	r6, [r8]
 8014004:	1a2d      	subs	r5, r5, r0
 8014006:	42b5      	cmp	r5, r6
 8014008:	dd54      	ble.n	80140b4 <__gethex+0x228>
 801400a:	1bad      	subs	r5, r5, r6
 801400c:	4629      	mov	r1, r5
 801400e:	4620      	mov	r0, r4
 8014010:	f7fe fbdd 	bl	80127ce <__any_on>
 8014014:	4681      	mov	r9, r0
 8014016:	b178      	cbz	r0, 8014038 <__gethex+0x1ac>
 8014018:	1e6b      	subs	r3, r5, #1
 801401a:	1159      	asrs	r1, r3, #5
 801401c:	f003 021f 	and.w	r2, r3, #31
 8014020:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8014024:	f04f 0901 	mov.w	r9, #1
 8014028:	fa09 f202 	lsl.w	r2, r9, r2
 801402c:	420a      	tst	r2, r1
 801402e:	d003      	beq.n	8014038 <__gethex+0x1ac>
 8014030:	454b      	cmp	r3, r9
 8014032:	dc36      	bgt.n	80140a2 <__gethex+0x216>
 8014034:	f04f 0902 	mov.w	r9, #2
 8014038:	4629      	mov	r1, r5
 801403a:	4620      	mov	r0, r4
 801403c:	f7ff febe 	bl	8013dbc <rshift>
 8014040:	442f      	add	r7, r5
 8014042:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014046:	42bb      	cmp	r3, r7
 8014048:	da42      	bge.n	80140d0 <__gethex+0x244>
 801404a:	9801      	ldr	r0, [sp, #4]
 801404c:	4621      	mov	r1, r4
 801404e:	f7fd ff75 	bl	8011f3c <_Bfree>
 8014052:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014054:	2300      	movs	r3, #0
 8014056:	6013      	str	r3, [r2, #0]
 8014058:	25a3      	movs	r5, #163	@ 0xa3
 801405a:	e793      	b.n	8013f84 <__gethex+0xf8>
 801405c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8014060:	2a2e      	cmp	r2, #46	@ 0x2e
 8014062:	d012      	beq.n	801408a <__gethex+0x1fe>
 8014064:	2b20      	cmp	r3, #32
 8014066:	d104      	bne.n	8014072 <__gethex+0x1e6>
 8014068:	f845 bb04 	str.w	fp, [r5], #4
 801406c:	f04f 0b00 	mov.w	fp, #0
 8014070:	465b      	mov	r3, fp
 8014072:	7830      	ldrb	r0, [r6, #0]
 8014074:	9303      	str	r3, [sp, #12]
 8014076:	f7ff fef3 	bl	8013e60 <__hexdig_fun>
 801407a:	9b03      	ldr	r3, [sp, #12]
 801407c:	f000 000f 	and.w	r0, r0, #15
 8014080:	4098      	lsls	r0, r3
 8014082:	ea4b 0b00 	orr.w	fp, fp, r0
 8014086:	3304      	adds	r3, #4
 8014088:	e7ae      	b.n	8013fe8 <__gethex+0x15c>
 801408a:	45b1      	cmp	r9, r6
 801408c:	d8ea      	bhi.n	8014064 <__gethex+0x1d8>
 801408e:	492b      	ldr	r1, [pc, #172]	@ (801413c <__gethex+0x2b0>)
 8014090:	9303      	str	r3, [sp, #12]
 8014092:	2201      	movs	r2, #1
 8014094:	4630      	mov	r0, r6
 8014096:	f7ff fe37 	bl	8013d08 <strncmp>
 801409a:	9b03      	ldr	r3, [sp, #12]
 801409c:	2800      	cmp	r0, #0
 801409e:	d1e1      	bne.n	8014064 <__gethex+0x1d8>
 80140a0:	e7a2      	b.n	8013fe8 <__gethex+0x15c>
 80140a2:	1ea9      	subs	r1, r5, #2
 80140a4:	4620      	mov	r0, r4
 80140a6:	f7fe fb92 	bl	80127ce <__any_on>
 80140aa:	2800      	cmp	r0, #0
 80140ac:	d0c2      	beq.n	8014034 <__gethex+0x1a8>
 80140ae:	f04f 0903 	mov.w	r9, #3
 80140b2:	e7c1      	b.n	8014038 <__gethex+0x1ac>
 80140b4:	da09      	bge.n	80140ca <__gethex+0x23e>
 80140b6:	1b75      	subs	r5, r6, r5
 80140b8:	4621      	mov	r1, r4
 80140ba:	9801      	ldr	r0, [sp, #4]
 80140bc:	462a      	mov	r2, r5
 80140be:	f7fe f94d 	bl	801235c <__lshift>
 80140c2:	1b7f      	subs	r7, r7, r5
 80140c4:	4604      	mov	r4, r0
 80140c6:	f100 0a14 	add.w	sl, r0, #20
 80140ca:	f04f 0900 	mov.w	r9, #0
 80140ce:	e7b8      	b.n	8014042 <__gethex+0x1b6>
 80140d0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80140d4:	42bd      	cmp	r5, r7
 80140d6:	dd6f      	ble.n	80141b8 <__gethex+0x32c>
 80140d8:	1bed      	subs	r5, r5, r7
 80140da:	42ae      	cmp	r6, r5
 80140dc:	dc34      	bgt.n	8014148 <__gethex+0x2bc>
 80140de:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80140e2:	2b02      	cmp	r3, #2
 80140e4:	d022      	beq.n	801412c <__gethex+0x2a0>
 80140e6:	2b03      	cmp	r3, #3
 80140e8:	d024      	beq.n	8014134 <__gethex+0x2a8>
 80140ea:	2b01      	cmp	r3, #1
 80140ec:	d115      	bne.n	801411a <__gethex+0x28e>
 80140ee:	42ae      	cmp	r6, r5
 80140f0:	d113      	bne.n	801411a <__gethex+0x28e>
 80140f2:	2e01      	cmp	r6, #1
 80140f4:	d10b      	bne.n	801410e <__gethex+0x282>
 80140f6:	9a02      	ldr	r2, [sp, #8]
 80140f8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80140fc:	6013      	str	r3, [r2, #0]
 80140fe:	2301      	movs	r3, #1
 8014100:	6123      	str	r3, [r4, #16]
 8014102:	f8ca 3000 	str.w	r3, [sl]
 8014106:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014108:	2562      	movs	r5, #98	@ 0x62
 801410a:	601c      	str	r4, [r3, #0]
 801410c:	e73a      	b.n	8013f84 <__gethex+0xf8>
 801410e:	1e71      	subs	r1, r6, #1
 8014110:	4620      	mov	r0, r4
 8014112:	f7fe fb5c 	bl	80127ce <__any_on>
 8014116:	2800      	cmp	r0, #0
 8014118:	d1ed      	bne.n	80140f6 <__gethex+0x26a>
 801411a:	9801      	ldr	r0, [sp, #4]
 801411c:	4621      	mov	r1, r4
 801411e:	f7fd ff0d 	bl	8011f3c <_Bfree>
 8014122:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014124:	2300      	movs	r3, #0
 8014126:	6013      	str	r3, [r2, #0]
 8014128:	2550      	movs	r5, #80	@ 0x50
 801412a:	e72b      	b.n	8013f84 <__gethex+0xf8>
 801412c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801412e:	2b00      	cmp	r3, #0
 8014130:	d1f3      	bne.n	801411a <__gethex+0x28e>
 8014132:	e7e0      	b.n	80140f6 <__gethex+0x26a>
 8014134:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014136:	2b00      	cmp	r3, #0
 8014138:	d1dd      	bne.n	80140f6 <__gethex+0x26a>
 801413a:	e7ee      	b.n	801411a <__gethex+0x28e>
 801413c:	08015907 	.word	0x08015907
 8014140:	0801589d 	.word	0x0801589d
 8014144:	0801595e 	.word	0x0801595e
 8014148:	1e6f      	subs	r7, r5, #1
 801414a:	f1b9 0f00 	cmp.w	r9, #0
 801414e:	d130      	bne.n	80141b2 <__gethex+0x326>
 8014150:	b127      	cbz	r7, 801415c <__gethex+0x2d0>
 8014152:	4639      	mov	r1, r7
 8014154:	4620      	mov	r0, r4
 8014156:	f7fe fb3a 	bl	80127ce <__any_on>
 801415a:	4681      	mov	r9, r0
 801415c:	117a      	asrs	r2, r7, #5
 801415e:	2301      	movs	r3, #1
 8014160:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8014164:	f007 071f 	and.w	r7, r7, #31
 8014168:	40bb      	lsls	r3, r7
 801416a:	4213      	tst	r3, r2
 801416c:	4629      	mov	r1, r5
 801416e:	4620      	mov	r0, r4
 8014170:	bf18      	it	ne
 8014172:	f049 0902 	orrne.w	r9, r9, #2
 8014176:	f7ff fe21 	bl	8013dbc <rshift>
 801417a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801417e:	1b76      	subs	r6, r6, r5
 8014180:	2502      	movs	r5, #2
 8014182:	f1b9 0f00 	cmp.w	r9, #0
 8014186:	d047      	beq.n	8014218 <__gethex+0x38c>
 8014188:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801418c:	2b02      	cmp	r3, #2
 801418e:	d015      	beq.n	80141bc <__gethex+0x330>
 8014190:	2b03      	cmp	r3, #3
 8014192:	d017      	beq.n	80141c4 <__gethex+0x338>
 8014194:	2b01      	cmp	r3, #1
 8014196:	d109      	bne.n	80141ac <__gethex+0x320>
 8014198:	f019 0f02 	tst.w	r9, #2
 801419c:	d006      	beq.n	80141ac <__gethex+0x320>
 801419e:	f8da 3000 	ldr.w	r3, [sl]
 80141a2:	ea49 0903 	orr.w	r9, r9, r3
 80141a6:	f019 0f01 	tst.w	r9, #1
 80141aa:	d10e      	bne.n	80141ca <__gethex+0x33e>
 80141ac:	f045 0510 	orr.w	r5, r5, #16
 80141b0:	e032      	b.n	8014218 <__gethex+0x38c>
 80141b2:	f04f 0901 	mov.w	r9, #1
 80141b6:	e7d1      	b.n	801415c <__gethex+0x2d0>
 80141b8:	2501      	movs	r5, #1
 80141ba:	e7e2      	b.n	8014182 <__gethex+0x2f6>
 80141bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80141be:	f1c3 0301 	rsb	r3, r3, #1
 80141c2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80141c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80141c6:	2b00      	cmp	r3, #0
 80141c8:	d0f0      	beq.n	80141ac <__gethex+0x320>
 80141ca:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80141ce:	f104 0314 	add.w	r3, r4, #20
 80141d2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80141d6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80141da:	f04f 0c00 	mov.w	ip, #0
 80141de:	4618      	mov	r0, r3
 80141e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80141e4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80141e8:	d01b      	beq.n	8014222 <__gethex+0x396>
 80141ea:	3201      	adds	r2, #1
 80141ec:	6002      	str	r2, [r0, #0]
 80141ee:	2d02      	cmp	r5, #2
 80141f0:	f104 0314 	add.w	r3, r4, #20
 80141f4:	d13c      	bne.n	8014270 <__gethex+0x3e4>
 80141f6:	f8d8 2000 	ldr.w	r2, [r8]
 80141fa:	3a01      	subs	r2, #1
 80141fc:	42b2      	cmp	r2, r6
 80141fe:	d109      	bne.n	8014214 <__gethex+0x388>
 8014200:	1171      	asrs	r1, r6, #5
 8014202:	2201      	movs	r2, #1
 8014204:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014208:	f006 061f 	and.w	r6, r6, #31
 801420c:	fa02 f606 	lsl.w	r6, r2, r6
 8014210:	421e      	tst	r6, r3
 8014212:	d13a      	bne.n	801428a <__gethex+0x3fe>
 8014214:	f045 0520 	orr.w	r5, r5, #32
 8014218:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801421a:	601c      	str	r4, [r3, #0]
 801421c:	9b02      	ldr	r3, [sp, #8]
 801421e:	601f      	str	r7, [r3, #0]
 8014220:	e6b0      	b.n	8013f84 <__gethex+0xf8>
 8014222:	4299      	cmp	r1, r3
 8014224:	f843 cc04 	str.w	ip, [r3, #-4]
 8014228:	d8d9      	bhi.n	80141de <__gethex+0x352>
 801422a:	68a3      	ldr	r3, [r4, #8]
 801422c:	459b      	cmp	fp, r3
 801422e:	db17      	blt.n	8014260 <__gethex+0x3d4>
 8014230:	6861      	ldr	r1, [r4, #4]
 8014232:	9801      	ldr	r0, [sp, #4]
 8014234:	3101      	adds	r1, #1
 8014236:	f7fd fe41 	bl	8011ebc <_Balloc>
 801423a:	4681      	mov	r9, r0
 801423c:	b918      	cbnz	r0, 8014246 <__gethex+0x3ba>
 801423e:	4b1a      	ldr	r3, [pc, #104]	@ (80142a8 <__gethex+0x41c>)
 8014240:	4602      	mov	r2, r0
 8014242:	2184      	movs	r1, #132	@ 0x84
 8014244:	e6c5      	b.n	8013fd2 <__gethex+0x146>
 8014246:	6922      	ldr	r2, [r4, #16]
 8014248:	3202      	adds	r2, #2
 801424a:	f104 010c 	add.w	r1, r4, #12
 801424e:	0092      	lsls	r2, r2, #2
 8014250:	300c      	adds	r0, #12
 8014252:	f7fc ff7c 	bl	801114e <memcpy>
 8014256:	4621      	mov	r1, r4
 8014258:	9801      	ldr	r0, [sp, #4]
 801425a:	f7fd fe6f 	bl	8011f3c <_Bfree>
 801425e:	464c      	mov	r4, r9
 8014260:	6923      	ldr	r3, [r4, #16]
 8014262:	1c5a      	adds	r2, r3, #1
 8014264:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8014268:	6122      	str	r2, [r4, #16]
 801426a:	2201      	movs	r2, #1
 801426c:	615a      	str	r2, [r3, #20]
 801426e:	e7be      	b.n	80141ee <__gethex+0x362>
 8014270:	6922      	ldr	r2, [r4, #16]
 8014272:	455a      	cmp	r2, fp
 8014274:	dd0b      	ble.n	801428e <__gethex+0x402>
 8014276:	2101      	movs	r1, #1
 8014278:	4620      	mov	r0, r4
 801427a:	f7ff fd9f 	bl	8013dbc <rshift>
 801427e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014282:	3701      	adds	r7, #1
 8014284:	42bb      	cmp	r3, r7
 8014286:	f6ff aee0 	blt.w	801404a <__gethex+0x1be>
 801428a:	2501      	movs	r5, #1
 801428c:	e7c2      	b.n	8014214 <__gethex+0x388>
 801428e:	f016 061f 	ands.w	r6, r6, #31
 8014292:	d0fa      	beq.n	801428a <__gethex+0x3fe>
 8014294:	4453      	add	r3, sl
 8014296:	f1c6 0620 	rsb	r6, r6, #32
 801429a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801429e:	f7fd feff 	bl	80120a0 <__hi0bits>
 80142a2:	42b0      	cmp	r0, r6
 80142a4:	dbe7      	blt.n	8014276 <__gethex+0x3ea>
 80142a6:	e7f0      	b.n	801428a <__gethex+0x3fe>
 80142a8:	0801589d 	.word	0x0801589d

080142ac <L_shift>:
 80142ac:	f1c2 0208 	rsb	r2, r2, #8
 80142b0:	0092      	lsls	r2, r2, #2
 80142b2:	b570      	push	{r4, r5, r6, lr}
 80142b4:	f1c2 0620 	rsb	r6, r2, #32
 80142b8:	6843      	ldr	r3, [r0, #4]
 80142ba:	6804      	ldr	r4, [r0, #0]
 80142bc:	fa03 f506 	lsl.w	r5, r3, r6
 80142c0:	432c      	orrs	r4, r5
 80142c2:	40d3      	lsrs	r3, r2
 80142c4:	6004      	str	r4, [r0, #0]
 80142c6:	f840 3f04 	str.w	r3, [r0, #4]!
 80142ca:	4288      	cmp	r0, r1
 80142cc:	d3f4      	bcc.n	80142b8 <L_shift+0xc>
 80142ce:	bd70      	pop	{r4, r5, r6, pc}

080142d0 <__match>:
 80142d0:	b530      	push	{r4, r5, lr}
 80142d2:	6803      	ldr	r3, [r0, #0]
 80142d4:	3301      	adds	r3, #1
 80142d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80142da:	b914      	cbnz	r4, 80142e2 <__match+0x12>
 80142dc:	6003      	str	r3, [r0, #0]
 80142de:	2001      	movs	r0, #1
 80142e0:	bd30      	pop	{r4, r5, pc}
 80142e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80142e6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80142ea:	2d19      	cmp	r5, #25
 80142ec:	bf98      	it	ls
 80142ee:	3220      	addls	r2, #32
 80142f0:	42a2      	cmp	r2, r4
 80142f2:	d0f0      	beq.n	80142d6 <__match+0x6>
 80142f4:	2000      	movs	r0, #0
 80142f6:	e7f3      	b.n	80142e0 <__match+0x10>

080142f8 <__hexnan>:
 80142f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80142fc:	680b      	ldr	r3, [r1, #0]
 80142fe:	6801      	ldr	r1, [r0, #0]
 8014300:	115e      	asrs	r6, r3, #5
 8014302:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8014306:	f013 031f 	ands.w	r3, r3, #31
 801430a:	b087      	sub	sp, #28
 801430c:	bf18      	it	ne
 801430e:	3604      	addne	r6, #4
 8014310:	2500      	movs	r5, #0
 8014312:	1f37      	subs	r7, r6, #4
 8014314:	4682      	mov	sl, r0
 8014316:	4690      	mov	r8, r2
 8014318:	9301      	str	r3, [sp, #4]
 801431a:	f846 5c04 	str.w	r5, [r6, #-4]
 801431e:	46b9      	mov	r9, r7
 8014320:	463c      	mov	r4, r7
 8014322:	9502      	str	r5, [sp, #8]
 8014324:	46ab      	mov	fp, r5
 8014326:	784a      	ldrb	r2, [r1, #1]
 8014328:	1c4b      	adds	r3, r1, #1
 801432a:	9303      	str	r3, [sp, #12]
 801432c:	b342      	cbz	r2, 8014380 <__hexnan+0x88>
 801432e:	4610      	mov	r0, r2
 8014330:	9105      	str	r1, [sp, #20]
 8014332:	9204      	str	r2, [sp, #16]
 8014334:	f7ff fd94 	bl	8013e60 <__hexdig_fun>
 8014338:	2800      	cmp	r0, #0
 801433a:	d151      	bne.n	80143e0 <__hexnan+0xe8>
 801433c:	9a04      	ldr	r2, [sp, #16]
 801433e:	9905      	ldr	r1, [sp, #20]
 8014340:	2a20      	cmp	r2, #32
 8014342:	d818      	bhi.n	8014376 <__hexnan+0x7e>
 8014344:	9b02      	ldr	r3, [sp, #8]
 8014346:	459b      	cmp	fp, r3
 8014348:	dd13      	ble.n	8014372 <__hexnan+0x7a>
 801434a:	454c      	cmp	r4, r9
 801434c:	d206      	bcs.n	801435c <__hexnan+0x64>
 801434e:	2d07      	cmp	r5, #7
 8014350:	dc04      	bgt.n	801435c <__hexnan+0x64>
 8014352:	462a      	mov	r2, r5
 8014354:	4649      	mov	r1, r9
 8014356:	4620      	mov	r0, r4
 8014358:	f7ff ffa8 	bl	80142ac <L_shift>
 801435c:	4544      	cmp	r4, r8
 801435e:	d952      	bls.n	8014406 <__hexnan+0x10e>
 8014360:	2300      	movs	r3, #0
 8014362:	f1a4 0904 	sub.w	r9, r4, #4
 8014366:	f844 3c04 	str.w	r3, [r4, #-4]
 801436a:	f8cd b008 	str.w	fp, [sp, #8]
 801436e:	464c      	mov	r4, r9
 8014370:	461d      	mov	r5, r3
 8014372:	9903      	ldr	r1, [sp, #12]
 8014374:	e7d7      	b.n	8014326 <__hexnan+0x2e>
 8014376:	2a29      	cmp	r2, #41	@ 0x29
 8014378:	d157      	bne.n	801442a <__hexnan+0x132>
 801437a:	3102      	adds	r1, #2
 801437c:	f8ca 1000 	str.w	r1, [sl]
 8014380:	f1bb 0f00 	cmp.w	fp, #0
 8014384:	d051      	beq.n	801442a <__hexnan+0x132>
 8014386:	454c      	cmp	r4, r9
 8014388:	d206      	bcs.n	8014398 <__hexnan+0xa0>
 801438a:	2d07      	cmp	r5, #7
 801438c:	dc04      	bgt.n	8014398 <__hexnan+0xa0>
 801438e:	462a      	mov	r2, r5
 8014390:	4649      	mov	r1, r9
 8014392:	4620      	mov	r0, r4
 8014394:	f7ff ff8a 	bl	80142ac <L_shift>
 8014398:	4544      	cmp	r4, r8
 801439a:	d936      	bls.n	801440a <__hexnan+0x112>
 801439c:	f1a8 0204 	sub.w	r2, r8, #4
 80143a0:	4623      	mov	r3, r4
 80143a2:	f853 1b04 	ldr.w	r1, [r3], #4
 80143a6:	f842 1f04 	str.w	r1, [r2, #4]!
 80143aa:	429f      	cmp	r7, r3
 80143ac:	d2f9      	bcs.n	80143a2 <__hexnan+0xaa>
 80143ae:	1b3b      	subs	r3, r7, r4
 80143b0:	f023 0303 	bic.w	r3, r3, #3
 80143b4:	3304      	adds	r3, #4
 80143b6:	3401      	adds	r4, #1
 80143b8:	3e03      	subs	r6, #3
 80143ba:	42b4      	cmp	r4, r6
 80143bc:	bf88      	it	hi
 80143be:	2304      	movhi	r3, #4
 80143c0:	4443      	add	r3, r8
 80143c2:	2200      	movs	r2, #0
 80143c4:	f843 2b04 	str.w	r2, [r3], #4
 80143c8:	429f      	cmp	r7, r3
 80143ca:	d2fb      	bcs.n	80143c4 <__hexnan+0xcc>
 80143cc:	683b      	ldr	r3, [r7, #0]
 80143ce:	b91b      	cbnz	r3, 80143d8 <__hexnan+0xe0>
 80143d0:	4547      	cmp	r7, r8
 80143d2:	d128      	bne.n	8014426 <__hexnan+0x12e>
 80143d4:	2301      	movs	r3, #1
 80143d6:	603b      	str	r3, [r7, #0]
 80143d8:	2005      	movs	r0, #5
 80143da:	b007      	add	sp, #28
 80143dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80143e0:	3501      	adds	r5, #1
 80143e2:	2d08      	cmp	r5, #8
 80143e4:	f10b 0b01 	add.w	fp, fp, #1
 80143e8:	dd06      	ble.n	80143f8 <__hexnan+0x100>
 80143ea:	4544      	cmp	r4, r8
 80143ec:	d9c1      	bls.n	8014372 <__hexnan+0x7a>
 80143ee:	2300      	movs	r3, #0
 80143f0:	f844 3c04 	str.w	r3, [r4, #-4]
 80143f4:	2501      	movs	r5, #1
 80143f6:	3c04      	subs	r4, #4
 80143f8:	6822      	ldr	r2, [r4, #0]
 80143fa:	f000 000f 	and.w	r0, r0, #15
 80143fe:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8014402:	6020      	str	r0, [r4, #0]
 8014404:	e7b5      	b.n	8014372 <__hexnan+0x7a>
 8014406:	2508      	movs	r5, #8
 8014408:	e7b3      	b.n	8014372 <__hexnan+0x7a>
 801440a:	9b01      	ldr	r3, [sp, #4]
 801440c:	2b00      	cmp	r3, #0
 801440e:	d0dd      	beq.n	80143cc <__hexnan+0xd4>
 8014410:	f1c3 0320 	rsb	r3, r3, #32
 8014414:	f04f 32ff 	mov.w	r2, #4294967295
 8014418:	40da      	lsrs	r2, r3
 801441a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801441e:	4013      	ands	r3, r2
 8014420:	f846 3c04 	str.w	r3, [r6, #-4]
 8014424:	e7d2      	b.n	80143cc <__hexnan+0xd4>
 8014426:	3f04      	subs	r7, #4
 8014428:	e7d0      	b.n	80143cc <__hexnan+0xd4>
 801442a:	2004      	movs	r0, #4
 801442c:	e7d5      	b.n	80143da <__hexnan+0xe2>

0801442e <__ascii_mbtowc>:
 801442e:	b082      	sub	sp, #8
 8014430:	b901      	cbnz	r1, 8014434 <__ascii_mbtowc+0x6>
 8014432:	a901      	add	r1, sp, #4
 8014434:	b142      	cbz	r2, 8014448 <__ascii_mbtowc+0x1a>
 8014436:	b14b      	cbz	r3, 801444c <__ascii_mbtowc+0x1e>
 8014438:	7813      	ldrb	r3, [r2, #0]
 801443a:	600b      	str	r3, [r1, #0]
 801443c:	7812      	ldrb	r2, [r2, #0]
 801443e:	1e10      	subs	r0, r2, #0
 8014440:	bf18      	it	ne
 8014442:	2001      	movne	r0, #1
 8014444:	b002      	add	sp, #8
 8014446:	4770      	bx	lr
 8014448:	4610      	mov	r0, r2
 801444a:	e7fb      	b.n	8014444 <__ascii_mbtowc+0x16>
 801444c:	f06f 0001 	mvn.w	r0, #1
 8014450:	e7f8      	b.n	8014444 <__ascii_mbtowc+0x16>

08014452 <_realloc_r>:
 8014452:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014456:	4607      	mov	r7, r0
 8014458:	4614      	mov	r4, r2
 801445a:	460d      	mov	r5, r1
 801445c:	b921      	cbnz	r1, 8014468 <_realloc_r+0x16>
 801445e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014462:	4611      	mov	r1, r2
 8014464:	f7fb bcc0 	b.w	800fde8 <_malloc_r>
 8014468:	b92a      	cbnz	r2, 8014476 <_realloc_r+0x24>
 801446a:	f7fd fcdd 	bl	8011e28 <_free_r>
 801446e:	4625      	mov	r5, r4
 8014470:	4628      	mov	r0, r5
 8014472:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014476:	f000 f840 	bl	80144fa <_malloc_usable_size_r>
 801447a:	4284      	cmp	r4, r0
 801447c:	4606      	mov	r6, r0
 801447e:	d802      	bhi.n	8014486 <_realloc_r+0x34>
 8014480:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8014484:	d8f4      	bhi.n	8014470 <_realloc_r+0x1e>
 8014486:	4621      	mov	r1, r4
 8014488:	4638      	mov	r0, r7
 801448a:	f7fb fcad 	bl	800fde8 <_malloc_r>
 801448e:	4680      	mov	r8, r0
 8014490:	b908      	cbnz	r0, 8014496 <_realloc_r+0x44>
 8014492:	4645      	mov	r5, r8
 8014494:	e7ec      	b.n	8014470 <_realloc_r+0x1e>
 8014496:	42b4      	cmp	r4, r6
 8014498:	4622      	mov	r2, r4
 801449a:	4629      	mov	r1, r5
 801449c:	bf28      	it	cs
 801449e:	4632      	movcs	r2, r6
 80144a0:	f7fc fe55 	bl	801114e <memcpy>
 80144a4:	4629      	mov	r1, r5
 80144a6:	4638      	mov	r0, r7
 80144a8:	f7fd fcbe 	bl	8011e28 <_free_r>
 80144ac:	e7f1      	b.n	8014492 <_realloc_r+0x40>

080144ae <__ascii_wctomb>:
 80144ae:	4603      	mov	r3, r0
 80144b0:	4608      	mov	r0, r1
 80144b2:	b141      	cbz	r1, 80144c6 <__ascii_wctomb+0x18>
 80144b4:	2aff      	cmp	r2, #255	@ 0xff
 80144b6:	d904      	bls.n	80144c2 <__ascii_wctomb+0x14>
 80144b8:	228a      	movs	r2, #138	@ 0x8a
 80144ba:	601a      	str	r2, [r3, #0]
 80144bc:	f04f 30ff 	mov.w	r0, #4294967295
 80144c0:	4770      	bx	lr
 80144c2:	700a      	strb	r2, [r1, #0]
 80144c4:	2001      	movs	r0, #1
 80144c6:	4770      	bx	lr

080144c8 <fiprintf>:
 80144c8:	b40e      	push	{r1, r2, r3}
 80144ca:	b503      	push	{r0, r1, lr}
 80144cc:	4601      	mov	r1, r0
 80144ce:	ab03      	add	r3, sp, #12
 80144d0:	4805      	ldr	r0, [pc, #20]	@ (80144e8 <fiprintf+0x20>)
 80144d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80144d6:	6800      	ldr	r0, [r0, #0]
 80144d8:	9301      	str	r3, [sp, #4]
 80144da:	f7ff f9a1 	bl	8013820 <_vfiprintf_r>
 80144de:	b002      	add	sp, #8
 80144e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80144e4:	b003      	add	sp, #12
 80144e6:	4770      	bx	lr
 80144e8:	200000d8 	.word	0x200000d8

080144ec <abort>:
 80144ec:	b508      	push	{r3, lr}
 80144ee:	2006      	movs	r0, #6
 80144f0:	f000 f834 	bl	801455c <raise>
 80144f4:	2001      	movs	r0, #1
 80144f6:	f7f6 fa4e 	bl	800a996 <_exit>

080144fa <_malloc_usable_size_r>:
 80144fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80144fe:	1f18      	subs	r0, r3, #4
 8014500:	2b00      	cmp	r3, #0
 8014502:	bfbc      	itt	lt
 8014504:	580b      	ldrlt	r3, [r1, r0]
 8014506:	18c0      	addlt	r0, r0, r3
 8014508:	4770      	bx	lr

0801450a <_raise_r>:
 801450a:	291f      	cmp	r1, #31
 801450c:	b538      	push	{r3, r4, r5, lr}
 801450e:	4605      	mov	r5, r0
 8014510:	460c      	mov	r4, r1
 8014512:	d904      	bls.n	801451e <_raise_r+0x14>
 8014514:	2316      	movs	r3, #22
 8014516:	6003      	str	r3, [r0, #0]
 8014518:	f04f 30ff 	mov.w	r0, #4294967295
 801451c:	bd38      	pop	{r3, r4, r5, pc}
 801451e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8014520:	b112      	cbz	r2, 8014528 <_raise_r+0x1e>
 8014522:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014526:	b94b      	cbnz	r3, 801453c <_raise_r+0x32>
 8014528:	4628      	mov	r0, r5
 801452a:	f000 f831 	bl	8014590 <_getpid_r>
 801452e:	4622      	mov	r2, r4
 8014530:	4601      	mov	r1, r0
 8014532:	4628      	mov	r0, r5
 8014534:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014538:	f000 b818 	b.w	801456c <_kill_r>
 801453c:	2b01      	cmp	r3, #1
 801453e:	d00a      	beq.n	8014556 <_raise_r+0x4c>
 8014540:	1c59      	adds	r1, r3, #1
 8014542:	d103      	bne.n	801454c <_raise_r+0x42>
 8014544:	2316      	movs	r3, #22
 8014546:	6003      	str	r3, [r0, #0]
 8014548:	2001      	movs	r0, #1
 801454a:	e7e7      	b.n	801451c <_raise_r+0x12>
 801454c:	2100      	movs	r1, #0
 801454e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8014552:	4620      	mov	r0, r4
 8014554:	4798      	blx	r3
 8014556:	2000      	movs	r0, #0
 8014558:	e7e0      	b.n	801451c <_raise_r+0x12>
	...

0801455c <raise>:
 801455c:	4b02      	ldr	r3, [pc, #8]	@ (8014568 <raise+0xc>)
 801455e:	4601      	mov	r1, r0
 8014560:	6818      	ldr	r0, [r3, #0]
 8014562:	f7ff bfd2 	b.w	801450a <_raise_r>
 8014566:	bf00      	nop
 8014568:	200000d8 	.word	0x200000d8

0801456c <_kill_r>:
 801456c:	b538      	push	{r3, r4, r5, lr}
 801456e:	4d07      	ldr	r5, [pc, #28]	@ (801458c <_kill_r+0x20>)
 8014570:	2300      	movs	r3, #0
 8014572:	4604      	mov	r4, r0
 8014574:	4608      	mov	r0, r1
 8014576:	4611      	mov	r1, r2
 8014578:	602b      	str	r3, [r5, #0]
 801457a:	f7f6 f9fc 	bl	800a976 <_kill>
 801457e:	1c43      	adds	r3, r0, #1
 8014580:	d102      	bne.n	8014588 <_kill_r+0x1c>
 8014582:	682b      	ldr	r3, [r5, #0]
 8014584:	b103      	cbz	r3, 8014588 <_kill_r+0x1c>
 8014586:	6023      	str	r3, [r4, #0]
 8014588:	bd38      	pop	{r3, r4, r5, pc}
 801458a:	bf00      	nop
 801458c:	20000b58 	.word	0x20000b58

08014590 <_getpid_r>:
 8014590:	f7f6 b9e9 	b.w	800a966 <_getpid>

08014594 <_init>:
 8014594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014596:	bf00      	nop
 8014598:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801459a:	bc08      	pop	{r3}
 801459c:	469e      	mov	lr, r3
 801459e:	4770      	bx	lr

080145a0 <_fini>:
 80145a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80145a2:	bf00      	nop
 80145a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80145a6:	bc08      	pop	{r3}
 80145a8:	469e      	mov	lr, r3
 80145aa:	4770      	bx	lr
