Analysis & Synthesis report for lab4
Thu Mar 03 19:13:27 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |lab4|\controller_state:state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated
 17. Source assignments for vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1
 18. Parameter Settings for User Entity Instance: vga_adapter:vga_u0
 19. Parameter Settings for User Entity Instance: vga_adapter:vga_u0|vga_address_translator:user_input_translator
 20. Parameter Settings for User Entity Instance: vga_adapter:vga_u0|altsyncram:VideoMemory
 21. Parameter Settings for User Entity Instance: vga_adapter:vga_u0|vga_pll:mypll|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: vga_adapter:vga_u0|vga_controller:controller
 23. Parameter Settings for User Entity Instance: vga_adapter:vga_u0|vga_controller:controller|vga_address_translator:controller_translator
 24. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 25. altsyncram Parameter Settings by Entity Instance
 26. altpll Parameter Settings by Entity Instance
 27. SignalTap II Logic Analyzer Settings
 28. Elapsed Time Per Partition
 29. Connections to In-System Debugging Instance "auto_signaltap_0"
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 03 19:13:27 2016           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; lab4                                            ;
; Top-level Entity Name              ; lab4                                            ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 3,122                                           ;
;     Total combinational functions  ; 1,974                                           ;
;     Dedicated logic registers      ; 1,989                                           ;
; Total registers                    ; 1989                                            ;
; Total pins                         ; 58                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 71,296                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; lab4               ; lab4               ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                   ;
+-------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                      ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                ; Library ;
+-------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; vga_pll.v                                             ; yes             ; User Wizard-Generated File             ; C:/Users/RHB/Dropbox/engineering/cpen311/lab4/quartus/vga_pll.v                                             ;         ;
; vga_controller.v                                      ; yes             ; User Verilog HDL File                  ; C:/Users/RHB/Dropbox/engineering/cpen311/lab4/quartus/vga_controller.v                                      ;         ;
; vga_address_translator.v                              ; yes             ; User Verilog HDL File                  ; C:/Users/RHB/Dropbox/engineering/cpen311/lab4/quartus/vga_address_translator.v                              ;         ;
; vga_adapter.v                                         ; yes             ; User Verilog HDL File                  ; C:/Users/RHB/Dropbox/engineering/cpen311/lab4/quartus/vga_adapter.v                                         ;         ;
; lab4_pkg.vhd                                          ; yes             ; User VHDL File                         ; C:/Users/RHB/Dropbox/engineering/cpen311/lab4/quartus/lab4_pkg.vhd                                          ;         ;
; lab4.vhd                                              ; yes             ; User VHDL File                         ; C:/Users/RHB/Dropbox/engineering/cpen311/lab4/quartus/lab4.vhd                                              ;         ;
; altsyncram.tdf                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                            ;         ;
; stratix_ram_block.inc                                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                     ;         ;
; lpm_mux.inc                                           ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                               ;         ;
; lpm_decode.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                            ;         ;
; aglobal130.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                            ;         ;
; a_rdenreg.inc                                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                             ;         ;
; altrom.inc                                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                ;         ;
; altram.inc                                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                ;         ;
; altdpram.inc                                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                              ;         ;
; db/altsyncram_ncg1.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/RHB/Dropbox/engineering/cpen311/lab4/quartus/db/altsyncram_ncg1.tdf                                ;         ;
; db/altsyncram_n6r1.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/RHB/Dropbox/engineering/cpen311/lab4/quartus/db/altsyncram_n6r1.tdf                                ;         ;
; db/decode_6oa.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/RHB/Dropbox/engineering/cpen311/lab4/quartus/db/decode_6oa.tdf                                     ;         ;
; db/mux_hib.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/RHB/Dropbox/engineering/cpen311/lab4/quartus/db/mux_hib.tdf                                        ;         ;
; altpll.tdf                                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                                                ;         ;
; stratix_pll.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                                           ;         ;
; stratixii_pll.inc                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                                         ;         ;
; cycloneii_pll.inc                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                                         ;         ;
; sld_signaltap.vhd                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd                                         ;         ;
; sld_signaltap_impl.vhd                                ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                    ;         ;
; sld_ela_control.vhd                                   ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd                                       ;         ;
; lpm_shiftreg.tdf                                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                          ;         ;
; lpm_constant.inc                                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                                          ;         ;
; dffeea.inc                                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                                                ;         ;
; sld_mbpmg.vhd                                         ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                             ;         ;
; sld_transition_detector.vhd                           ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_transition_detector.vhd                               ;         ;
; sld_ela_trigger_flow_sel.tdf                          ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_sel.tdf                              ;         ;
; db/sld_ela_trigger_flow_sel_2831.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/RHB/Dropbox/engineering/cpen311/lab4/quartus/db/sld_ela_trigger_flow_sel_2831.tdf                  ;         ;
; db/sld_reserved_lab4_auto_signaltap_0_flow_mgr_c90c.v ; yes             ; Encrypted Auto-Generated Megafunction  ; C:/Users/RHB/Dropbox/engineering/cpen311/lab4/quartus/db/sld_reserved_lab4_auto_signaltap_0_flow_mgr_c90c.v ;         ;
; sld_buffer_manager.vhd                                ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                    ;         ;
; sld_gap_detector.vhd                                  ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_gap_detector.vhd                                      ;         ;
; db/altsyncram_us14.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/RHB/Dropbox/engineering/cpen311/lab4/quartus/db/altsyncram_us14.tdf                                ;         ;
; altdpram.tdf                                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                                              ;         ;
; memmodes.inc                                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc                                            ;         ;
; a_hdffe.inc                                           ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                                               ;         ;
; alt_le_rden_reg.inc                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                       ;         ;
; altsyncram.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc                                            ;         ;
; lpm_mux.tdf                                           ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                                               ;         ;
; muxlut.inc                                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                                                ;         ;
; bypassff.inc                                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                                              ;         ;
; altshift.inc                                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                              ;         ;
; db/mux_aoc.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/RHB/Dropbox/engineering/cpen311/lab4/quartus/db/mux_aoc.tdf                                        ;         ;
; lpm_decode.tdf                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf                                            ;         ;
; declut.inc                                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                                                ;         ;
; lpm_compare.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                                           ;         ;
; db/decode_rqf.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/RHB/Dropbox/engineering/cpen311/lab4/quartus/db/decode_rqf.tdf                                     ;         ;
; lpm_counter.tdf                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf                                           ;         ;
; lpm_add_sub.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                           ;         ;
; cmpconst.inc                                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                                              ;         ;
; lpm_counter.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                                           ;         ;
; alt_counter_stratix.inc                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                   ;         ;
; db/cntr_hdi.tdf                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/RHB/Dropbox/engineering/cpen311/lab4/quartus/db/cntr_hdi.tdf                                       ;         ;
; db/cmpr_bcc.tdf                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/RHB/Dropbox/engineering/cpen311/lab4/quartus/db/cmpr_bcc.tdf                                       ;         ;
; db/cntr_02j.tdf                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/RHB/Dropbox/engineering/cpen311/lab4/quartus/db/cntr_02j.tdf                                       ;         ;
; db/cntr_sbi.tdf                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/RHB/Dropbox/engineering/cpen311/lab4/quartus/db/cntr_sbi.tdf                                       ;         ;
; db/cmpr_8cc.tdf                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/RHB/Dropbox/engineering/cpen311/lab4/quartus/db/cmpr_8cc.tdf                                       ;         ;
; db/cntr_gui.tdf                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/RHB/Dropbox/engineering/cpen311/lab4/quartus/db/cntr_gui.tdf                                       ;         ;
; db/cmpr_5cc.tdf                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/RHB/Dropbox/engineering/cpen311/lab4/quartus/db/cmpr_5cc.tdf                                       ;         ;
; sld_rom_sr.vhd                                        ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                            ;         ;
; sld_hub.vhd                                           ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                                               ;         ;
; sld_jtag_hub.vhd                                      ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                          ;         ;
+-------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 3,122    ;
;                                             ;          ;
; Total combinational functions               ; 1974     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 732      ;
;     -- 3 input functions                    ; 674      ;
;     -- <=2 input functions                  ; 568      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 1382     ;
;     -- arithmetic mode                      ; 592      ;
;                                             ;          ;
; Total registers                             ; 1989     ;
;     -- Dedicated logic registers            ; 1989     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 58       ;
; Total memory bits                           ; 71296    ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Total PLLs                                  ; 1        ;
;     -- PLLs                                 ; 1        ;
;                                             ;          ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 1369     ;
; Total fan-out                               ; 14201    ;
; Average fan-out                             ; 3.42     ;
+---------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                   ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |lab4                                                                                                   ; 1974 (1191)       ; 1989 (290)   ; 71296       ; 0            ; 0       ; 0         ; 58   ; 0            ; |lab4                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 119 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 118 (80)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                   ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                           ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                         ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 552 (1)           ; 1581 (212)   ; 13696       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                  ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 551 (0)           ; 1369 (0)     ; 13696       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                            ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 551 (18)          ; 1369 (450)   ; 13696       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                     ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                      ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                  ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                        ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                          ; work         ;
;                   |mux_aoc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                   ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 13696       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                     ; work         ;
;                |altsyncram_us14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 13696       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_us14:auto_generated                                                                                                                      ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                      ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                        ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 63 (63)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                          ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 252 (2)           ; 648 (4)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                         ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                       ; work         ;
;                |lpm_shiftreg:\storage_transition:transition_detector_setup_bits|                        ; 0 (0)             ; 106 (106)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits                                                                                                         ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                 ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 0 (0)             ; 318 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                  ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 318 (318)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                       ; work         ;
;                |sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|                        ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity                                                                                                         ; work         ;
;                   |sld_ela_trigger_flow_sel_2831:auto_generated|                                        ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_2831:auto_generated                                                            ; work         ;
;                      |sld_reserved_lab4_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|                       ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_2831:auto_generated|sld_reserved_lab4_auto_signaltap_0_flow_mgr_c90c:mgl_prim1 ; work         ;
;                |sld_transition_detector:\storage_transition:transition_detector|                        ; 247 (35)          ; 212 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector                                                                                                         ; work         ;
;                   |sld_transition_detect:\td:0:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td                                                                          ; work         ;
;                   |sld_transition_detect:\td:100:td|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:100:td                                                                        ; work         ;
;                   |sld_transition_detect:\td:101:td|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:101:td                                                                        ; work         ;
;                   |sld_transition_detect:\td:102:td|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:102:td                                                                        ; work         ;
;                   |sld_transition_detect:\td:103:td|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:103:td                                                                        ; work         ;
;                   |sld_transition_detect:\td:104:td|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:104:td                                                                        ; work         ;
;                   |sld_transition_detect:\td:105:td|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:105:td                                                                        ; work         ;
;                   |sld_transition_detect:\td:10:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:11:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:11:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:12:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:13:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:14:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:15:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:16:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:17:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:18:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:19:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:1:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td                                                                          ; work         ;
;                   |sld_transition_detect:\td:20:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:21:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:22:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:23:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:24:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:25:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:26:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:27:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:28:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:29:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:2:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td                                                                          ; work         ;
;                   |sld_transition_detect:\td:30:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:30:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:31:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:31:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:32:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:32:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:33:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:33:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:34:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:34:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:35:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:35:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:36:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:36:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:37:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:37:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:38:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:38:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:39:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:39:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:3:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td                                                                          ; work         ;
;                   |sld_transition_detect:\td:40:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:40:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:41:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:41:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:42:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:42:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:43:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:43:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:44:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:44:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:45:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:45:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:46:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:46:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:47:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:47:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:48:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:48:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:49:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:49:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:4:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td                                                                          ; work         ;
;                   |sld_transition_detect:\td:50:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:50:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:51:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:51:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:52:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:52:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:53:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:53:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:54:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:54:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:55:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:55:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:56:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:56:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:57:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:57:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:58:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:58:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:59:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:59:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:5:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td                                                                          ; work         ;
;                   |sld_transition_detect:\td:60:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:60:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:61:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:61:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:62:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:62:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:63:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:63:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:64:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:64:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:65:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:65:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:66:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:66:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:67:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:67:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:68:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:68:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:69:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:69:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:6:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td                                                                          ; work         ;
;                   |sld_transition_detect:\td:70:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:70:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:71:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:71:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:72:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:72:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:73:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:73:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:74:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:74:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:75:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:75:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:76:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:76:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:77:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:77:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:78:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:78:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:79:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:79:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:7:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td                                                                          ; work         ;
;                   |sld_transition_detect:\td:80:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:80:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:81:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:81:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:82:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:82:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:83:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:83:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:84:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:84:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:85:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:85:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:86:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:86:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:87:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:87:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:88:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:88:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:89:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:89:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:8:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td                                                                          ; work         ;
;                   |sld_transition_detect:\td:90:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:90:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:91:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:91:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:92:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:92:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:93:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:93:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:94:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:94:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:95:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:95:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:96:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:96:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:97:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:97:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:98:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:98:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:99:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:99:td                                                                         ; work         ;
;                   |sld_transition_detect:\td:9:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td                                                                          ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                         ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                   ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 173 (11)          ; 156 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                    ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                          ; work         ;
;                   |cntr_hdi:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hdi:auto_generated                                  ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                   ; work         ;
;                   |cntr_02j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                           ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                         ; work         ;
;                   |cntr_sbi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                 ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                            ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                    ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                   ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 107 (107)         ; 107 (107)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                    ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                 ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                               ; work         ;
;    |vga_adapter:vga_u0|                                                                                 ; 112 (2)           ; 32 (0)       ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|vga_adapter:vga_u0                                                                                                                                                                                                                                                                                              ; work         ;
;       |altsyncram:VideoMemory|                                                                          ; 21 (0)            ; 6 (0)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|vga_adapter:vga_u0|altsyncram:VideoMemory                                                                                                                                                                                                                                                                       ; work         ;
;          |altsyncram_ncg1:auto_generated|                                                               ; 21 (0)            ; 6 (0)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated                                                                                                                                                                                                                                        ; work         ;
;             |altsyncram_n6r1:altsyncram1|                                                               ; 21 (0)            ; 6 (6)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1                                                                                                                                                                                                            ; work         ;
;                |decode_6oa:decode4|                                                                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|decode_6oa:decode4                                                                                                                                                                                         ; work         ;
;                |decode_6oa:decode_a|                                                                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|decode_6oa:decode_a                                                                                                                                                                                        ; work         ;
;                |decode_6oa:decode_b|                                                                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|decode_6oa:decode_b                                                                                                                                                                                        ; work         ;
;                |mux_hib:mux5|                                                                           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|mux_hib:mux5                                                                                                                                                                                               ; work         ;
;       |vga_address_translator:user_input_translator|                                                    ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|vga_adapter:vga_u0|vga_address_translator:user_input_translator                                                                                                                                                                                                                                                 ; work         ;
;       |vga_controller:controller|                                                                       ; 71 (53)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|vga_adapter:vga_u0|vga_controller:controller                                                                                                                                                                                                                                                                    ; work         ;
;          |vga_address_translator:controller_translator|                                                 ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|vga_adapter:vga_u0|vga_controller:controller|vga_address_translator:controller_translator                                                                                                                                                                                                                       ; work         ;
;       |vga_pll:mypll|                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|vga_adapter:vga_u0|vga_pll:mypll                                                                                                                                                                                                                                                                                ; work         ;
;          |altpll:altpll_component|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|vga_adapter:vga_u0|vga_pll:mypll|altpll:altpll_component                                                                                                                                                                                                                                                        ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_us14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 107          ; 128          ; 107          ; 13696 ; None ;
; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM                                                                                       ; AUTO ; True Dual Port   ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                       ; IP Include File                                                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_2831:auto_generated|sld_reserved_lab4_auto_signaltap_0_flow_mgr_c90c:mgl_prim1 ; C:/Users/RHB/Dropbox/engineering/cpen311/lab4/quartus/db/sld_reserved_lab4_auto_signaltap_0_flow_mgr_c90c.v ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |lab4|vga_adapter:vga_u0|vga_pll:mypll                                                                                                                                                                                                                                                                                ; C:/Users/RHB/Dropbox/engineering/cpen311/lab4/quartus/vga_pll.v                                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab4|\controller_state:state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------+-----------------------------------+------------------------------------+--------------------------------------------+---------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------+-------------------------------------------+-------------------------------------------+--------------------------------------------+------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------------+---------------------------------------+----------------------------------------+-------------------------------+------------------------------+
; Name                                         ; \controller_state:state.DRAW_PUCK ; \controller_state:state.ERASE_PUCK ; \controller_state:state.DRAW_PADDLE_LOOP_2 ; \controller_state:state.DRAW_PADDLE_ENTER_2 ; \controller_state:state.ERASE_PADDLE_LOOP_2 ; \controller_state:state.ERASE_PADDLE_ENTER_2 ; \controller_state:state.DRAW_PADDLE_LOOP ; \controller_state:state.DRAW_PADDLE_ENTER ; \controller_state:state.ERASE_PADDLE_LOOP ; \controller_state:state.ERASE_PADDLE_ENTER ; \controller_state:state.IDLE ; \controller_state:state.DRAW_LEFT_LOOP ; \controller_state:state.DRAW_LEFT_ENTER ; \controller_state:state.DRAW_RIGHT_LOOP ; \controller_state:state.DRAW_RIGHT_ENTER ; \controller_state:state.DRAW_TOP_LOOP ; \controller_state:state.DRAW_TOP_ENTER ; \controller_state:state.START ; \controller_state:state.INIT ;
+----------------------------------------------+-----------------------------------+------------------------------------+--------------------------------------------+---------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------+-------------------------------------------+-------------------------------------------+--------------------------------------------+------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------------+---------------------------------------+----------------------------------------+-------------------------------+------------------------------+
; \controller_state:state.INIT                 ; 0                                 ; 0                                  ; 0                                          ; 0                                           ; 0                                           ; 0                                            ; 0                                        ; 0                                         ; 0                                         ; 0                                          ; 0                            ; 0                                      ; 0                                       ; 0                                       ; 0                                        ; 0                                     ; 0                                      ; 0                             ; 0                            ;
; \controller_state:state.START                ; 0                                 ; 0                                  ; 0                                          ; 0                                           ; 0                                           ; 0                                            ; 0                                        ; 0                                         ; 0                                         ; 0                                          ; 0                            ; 0                                      ; 0                                       ; 0                                       ; 0                                        ; 0                                     ; 0                                      ; 1                             ; 1                            ;
; \controller_state:state.DRAW_TOP_ENTER       ; 0                                 ; 0                                  ; 0                                          ; 0                                           ; 0                                           ; 0                                            ; 0                                        ; 0                                         ; 0                                         ; 0                                          ; 0                            ; 0                                      ; 0                                       ; 0                                       ; 0                                        ; 0                                     ; 1                                      ; 0                             ; 1                            ;
; \controller_state:state.DRAW_TOP_LOOP        ; 0                                 ; 0                                  ; 0                                          ; 0                                           ; 0                                           ; 0                                            ; 0                                        ; 0                                         ; 0                                         ; 0                                          ; 0                            ; 0                                      ; 0                                       ; 0                                       ; 0                                        ; 1                                     ; 0                                      ; 0                             ; 1                            ;
; \controller_state:state.DRAW_RIGHT_ENTER     ; 0                                 ; 0                                  ; 0                                          ; 0                                           ; 0                                           ; 0                                            ; 0                                        ; 0                                         ; 0                                         ; 0                                          ; 0                            ; 0                                      ; 0                                       ; 0                                       ; 1                                        ; 0                                     ; 0                                      ; 0                             ; 1                            ;
; \controller_state:state.DRAW_RIGHT_LOOP      ; 0                                 ; 0                                  ; 0                                          ; 0                                           ; 0                                           ; 0                                            ; 0                                        ; 0                                         ; 0                                         ; 0                                          ; 0                            ; 0                                      ; 0                                       ; 1                                       ; 0                                        ; 0                                     ; 0                                      ; 0                             ; 1                            ;
; \controller_state:state.DRAW_LEFT_ENTER      ; 0                                 ; 0                                  ; 0                                          ; 0                                           ; 0                                           ; 0                                            ; 0                                        ; 0                                         ; 0                                         ; 0                                          ; 0                            ; 0                                      ; 1                                       ; 0                                       ; 0                                        ; 0                                     ; 0                                      ; 0                             ; 1                            ;
; \controller_state:state.DRAW_LEFT_LOOP       ; 0                                 ; 0                                  ; 0                                          ; 0                                           ; 0                                           ; 0                                            ; 0                                        ; 0                                         ; 0                                         ; 0                                          ; 0                            ; 1                                      ; 0                                       ; 0                                       ; 0                                        ; 0                                     ; 0                                      ; 0                             ; 1                            ;
; \controller_state:state.IDLE                 ; 0                                 ; 0                                  ; 0                                          ; 0                                           ; 0                                           ; 0                                            ; 0                                        ; 0                                         ; 0                                         ; 0                                          ; 1                            ; 0                                      ; 0                                       ; 0                                       ; 0                                        ; 0                                     ; 0                                      ; 0                             ; 1                            ;
; \controller_state:state.ERASE_PADDLE_ENTER   ; 0                                 ; 0                                  ; 0                                          ; 0                                           ; 0                                           ; 0                                            ; 0                                        ; 0                                         ; 0                                         ; 1                                          ; 0                            ; 0                                      ; 0                                       ; 0                                       ; 0                                        ; 0                                     ; 0                                      ; 0                             ; 1                            ;
; \controller_state:state.ERASE_PADDLE_LOOP    ; 0                                 ; 0                                  ; 0                                          ; 0                                           ; 0                                           ; 0                                            ; 0                                        ; 0                                         ; 1                                         ; 0                                          ; 0                            ; 0                                      ; 0                                       ; 0                                       ; 0                                        ; 0                                     ; 0                                      ; 0                             ; 1                            ;
; \controller_state:state.DRAW_PADDLE_ENTER    ; 0                                 ; 0                                  ; 0                                          ; 0                                           ; 0                                           ; 0                                            ; 0                                        ; 1                                         ; 0                                         ; 0                                          ; 0                            ; 0                                      ; 0                                       ; 0                                       ; 0                                        ; 0                                     ; 0                                      ; 0                             ; 1                            ;
; \controller_state:state.DRAW_PADDLE_LOOP     ; 0                                 ; 0                                  ; 0                                          ; 0                                           ; 0                                           ; 0                                            ; 1                                        ; 0                                         ; 0                                         ; 0                                          ; 0                            ; 0                                      ; 0                                       ; 0                                       ; 0                                        ; 0                                     ; 0                                      ; 0                             ; 1                            ;
; \controller_state:state.ERASE_PADDLE_ENTER_2 ; 0                                 ; 0                                  ; 0                                          ; 0                                           ; 0                                           ; 1                                            ; 0                                        ; 0                                         ; 0                                         ; 0                                          ; 0                            ; 0                                      ; 0                                       ; 0                                       ; 0                                        ; 0                                     ; 0                                      ; 0                             ; 1                            ;
; \controller_state:state.ERASE_PADDLE_LOOP_2  ; 0                                 ; 0                                  ; 0                                          ; 0                                           ; 1                                           ; 0                                            ; 0                                        ; 0                                         ; 0                                         ; 0                                          ; 0                            ; 0                                      ; 0                                       ; 0                                       ; 0                                        ; 0                                     ; 0                                      ; 0                             ; 1                            ;
; \controller_state:state.DRAW_PADDLE_ENTER_2  ; 0                                 ; 0                                  ; 0                                          ; 1                                           ; 0                                           ; 0                                            ; 0                                        ; 0                                         ; 0                                         ; 0                                          ; 0                            ; 0                                      ; 0                                       ; 0                                       ; 0                                        ; 0                                     ; 0                                      ; 0                             ; 1                            ;
; \controller_state:state.DRAW_PADDLE_LOOP_2   ; 0                                 ; 0                                  ; 1                                          ; 0                                           ; 0                                           ; 0                                            ; 0                                        ; 0                                         ; 0                                         ; 0                                          ; 0                            ; 0                                      ; 0                                       ; 0                                       ; 0                                        ; 0                                     ; 0                                      ; 0                             ; 1                            ;
; \controller_state:state.ERASE_PUCK           ; 0                                 ; 1                                  ; 0                                          ; 0                                           ; 0                                           ; 0                                            ; 0                                        ; 0                                         ; 0                                         ; 0                                          ; 0                            ; 0                                      ; 0                                       ; 0                                       ; 0                                        ; 0                                     ; 0                                      ; 0                             ; 1                            ;
; \controller_state:state.DRAW_PUCK            ; 1                                 ; 0                                  ; 0                                          ; 0                                           ; 0                                           ; 0                                            ; 0                                        ; 0                                         ; 0                                         ; 0                                          ; 0                            ; 0                                      ; 0                                       ; 0                                       ; 0                                        ; 0                                     ; 0                                      ; 0                             ; 1                            ;
+----------------------------------------------+-----------------------------------+------------------------------------+--------------------------------------------+---------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------+-------------------------------------------+-------------------------------------------+--------------------------------------------+------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------------+---------------------------------------+----------------------------------------+-------------------------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                              ; Reason for Removal                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; \controller_state:player_turn[0]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; \controller_state:puck_velocity.x[0]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; \controller_state:puck.x[0]                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                          ;
; Total Number of Removed Registers = 3                                                                                                                                                                                                                                                                                                      ;                                                                                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_2831:auto_generated|sld_reserved_lab4_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|post_fill_count_reg[0..6]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_2831:auto_generated|sld_reserved_lab4_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|segment_trigger_reg[0]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_2831:auto_generated|sld_reserved_lab4_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|use_post_fill_count_reg[0] ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_trigger_processed                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[0]                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[1]                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[2]                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[3]                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[4]                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[5]                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[6]                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                              ;
; Total Number of Removed Registers = 25                                                                                                                                                                                                                                                                                                     ;                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_2831:auto_generated|sld_reserved_lab4_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|segment_trigger_reg[0] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_trigger_processed ;
;                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1989  ;
; Number of registers using Synchronous Clear  ; 43    ;
; Number of registers using Synchronous Load   ; 29    ;
; Number of registers using Asynchronous Clear ; 827   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 791   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; \controller_state:paddle_x[4]                                                                                                                                                 ; 12      ;
; \controller_state:paddle_x[6]                                                                                                                                                 ; 12      ;
; \controller_state:paddle_x_2[4]                                                                                                                                               ; 12      ;
; \controller_state:paddle_x_2[6]                                                                                                                                               ; 12      ;
; \controller_state:player_turn[1]                                                                                                                                              ; 9       ;
; \controller_state:puck_velocity.x[3]                                                                                                                                          ; 3       ;
; \controller_state:puck_velocity.x[4]                                                                                                                                          ; 3       ;
; \controller_state:puck_velocity.x[5]                                                                                                                                          ; 3       ;
; \controller_state:puck_velocity.x[6]                                                                                                                                          ; 3       ;
; \controller_state:puck_velocity.x[7]                                                                                                                                          ; 3       ;
; \controller_state:puck_velocity.y[10]                                                                                                                                         ; 4       ;
; \controller_state:puck_velocity.y[11]                                                                                                                                         ; 4       ;
; \controller_state:puck_velocity.y[12]                                                                                                                                         ; 4       ;
; \controller_state:puck_velocity.y[13]                                                                                                                                         ; 4       ;
; \controller_state:puck_velocity.y[14]                                                                                                                                         ; 4       ;
; \controller_state:puck_velocity.y[15]                                                                                                                                         ; 4       ;
; \controller_state:puck_velocity.y[3]                                                                                                                                          ; 4       ;
; \controller_state:puck_velocity.y[4]                                                                                                                                          ; 4       ;
; \controller_state:puck_velocity.y[6]                                                                                                                                          ; 4       ;
; \controller_state:puck_velocity.y[7]                                                                                                                                          ; 4       ;
; \controller_state:puck_velocity.y[8]                                                                                                                                          ; 4       ;
; \controller_state:puck_velocity.y[9]                                                                                                                                          ; 4       ;
; plot                                                                                                                                                                          ; 2       ;
; \controller_state:puck.y[5]                                                                                                                                                   ; 6       ;
; \controller_state:puck.y[4]                                                                                                                                                   ; 6       ;
; \controller_state:puck.y[3]                                                                                                                                                   ; 6       ;
; \controller_state:puck.y[2]                                                                                                                                                   ; 6       ;
; \controller_state:puck.x[6]                                                                                                                                                   ; 6       ;
; \controller_state:puck.x[4]                                                                                                                                                   ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; Total number of inverted registers = 41                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab4|vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |lab4|\controller_state:paddle_y[6]                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab4|\controller_state:paddle_y_2[5]                                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab4|\controller_state:puck.x[12]                                                                                                                                        ;
; 5:1                ; 31 bits   ; 93 LEs        ; 31 LEs               ; 62 LEs                 ; Yes        ; |lab4|\controller_state:clock_counter[1]                                                                                                                                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |lab4|\controller_state:puck_velocity.y[1]                                                                                                                                ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |lab4|draw.x[5]                                                                                                                                                           ;
; 16:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; Yes        ; |lab4|draw.y[0]                                                                                                                                                           ;
; 19:1               ; 4 bits    ; 48 LEs        ; 28 LEs               ; 20 LEs                 ; Yes        ; |lab4|draw.x[1]                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab4|\controller_state:paddle_x[4]                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab4|\controller_state:paddle_x_2[4]                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |lab4|\controller_state:puck_velocity.x[6]                                                                                                                                ;
; 7:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |lab4|\controller_state:puck_velocity.y[3]                                                                                                                                ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |lab4|timer_smaller                                                                                                                                                       ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |lab4|timer_smaller_2                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |lab4|puck_velocity                                                                                                                                                       ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; No         ; |lab4|smaller_paddles                                                                                                                                                     ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; No         ; |lab4|smaller_paddles_2                                                                                                                                                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |lab4|paddle_y                                                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |lab4|paddle_y_2                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |lab4|player_turn                                                                                                                                                         ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; No         ; |lab4|paddle_x                                                                                                                                                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; No         ; |lab4|paddle_x_2                                                                                                                                                          ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |lab4|Selector123                                                                                                                                                         ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; No         ; |lab4|Selector132                                                                                                                                                         ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; No         ; |lab4|Selector134                                                                                                                                                         ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |lab4|Selector119                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |lab4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |lab4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |lab4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |lab4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |lab4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:vga_u0 ;
+-------------------------+----------------+----------------------+
; Parameter Name          ; Value          ; Type                 ;
+-------------------------+----------------+----------------------+
; BITS_PER_COLOUR_CHANNEL ; 1              ; Signed Integer       ;
; MONOCHROME              ; FALSE          ; String               ;
; RESOLUTION              ; 160x120        ; String               ;
; BACKGROUND_IMAGE        ; background.mif ; String               ;
; USING_DE1               ; FALSE          ; String               ;
+-------------------------+----------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:vga_u0|vga_address_translator:user_input_translator ;
+----------------+---------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                              ;
+----------------+---------+-----------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                            ;
+----------------+---------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:vga_u0|altsyncram:VideoMemory ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 3                    ; Signed Integer             ;
; WIDTHAD_A                          ; 15                   ; Signed Integer             ;
; NUMWORDS_A                         ; 19200                ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 3                    ; Signed Integer             ;
; WIDTHAD_B                          ; 15                   ; Signed Integer             ;
; NUMWORDS_B                         ; 19200                ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; background.mif       ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_ncg1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:vga_u0|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------------------------+
; Parameter Name                ; Value             ; Type                                              ;
+-------------------------------+-------------------+---------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                           ;
; PLL_TYPE                      ; FAST              ; Untyped                                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                                           ;
; LOCK_LOW                      ; 1                 ; Untyped                                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                           ;
; SKIP_VCO                      ; OFF               ; Untyped                                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                           ;
; BANDWIDTH                     ; 0                 ; Untyped                                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                           ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                           ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                           ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                           ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                           ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                           ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                           ;
; VCO_MIN                       ; 0                 ; Untyped                                           ;
; VCO_MAX                       ; 0                 ; Untyped                                           ;
; VCO_CENTER                    ; 0                 ; Untyped                                           ;
; PFD_MIN                       ; 0                 ; Untyped                                           ;
; PFD_MAX                       ; 0                 ; Untyped                                           ;
; M_INITIAL                     ; 0                 ; Untyped                                           ;
; M                             ; 0                 ; Untyped                                           ;
; N                             ; 1                 ; Untyped                                           ;
; M2                            ; 1                 ; Untyped                                           ;
; N2                            ; 1                 ; Untyped                                           ;
; SS                            ; 1                 ; Untyped                                           ;
; C0_HIGH                       ; 0                 ; Untyped                                           ;
; C1_HIGH                       ; 0                 ; Untyped                                           ;
; C2_HIGH                       ; 0                 ; Untyped                                           ;
; C3_HIGH                       ; 0                 ; Untyped                                           ;
; C4_HIGH                       ; 0                 ; Untyped                                           ;
; C5_HIGH                       ; 0                 ; Untyped                                           ;
; C6_HIGH                       ; 0                 ; Untyped                                           ;
; C7_HIGH                       ; 0                 ; Untyped                                           ;
; C8_HIGH                       ; 0                 ; Untyped                                           ;
; C9_HIGH                       ; 0                 ; Untyped                                           ;
; C0_LOW                        ; 0                 ; Untyped                                           ;
; C1_LOW                        ; 0                 ; Untyped                                           ;
; C2_LOW                        ; 0                 ; Untyped                                           ;
; C3_LOW                        ; 0                 ; Untyped                                           ;
; C4_LOW                        ; 0                 ; Untyped                                           ;
; C5_LOW                        ; 0                 ; Untyped                                           ;
; C6_LOW                        ; 0                 ; Untyped                                           ;
; C7_LOW                        ; 0                 ; Untyped                                           ;
; C8_LOW                        ; 0                 ; Untyped                                           ;
; C9_LOW                        ; 0                 ; Untyped                                           ;
; C0_INITIAL                    ; 0                 ; Untyped                                           ;
; C1_INITIAL                    ; 0                 ; Untyped                                           ;
; C2_INITIAL                    ; 0                 ; Untyped                                           ;
; C3_INITIAL                    ; 0                 ; Untyped                                           ;
; C4_INITIAL                    ; 0                 ; Untyped                                           ;
; C5_INITIAL                    ; 0                 ; Untyped                                           ;
; C6_INITIAL                    ; 0                 ; Untyped                                           ;
; C7_INITIAL                    ; 0                 ; Untyped                                           ;
; C8_INITIAL                    ; 0                 ; Untyped                                           ;
; C9_INITIAL                    ; 0                 ; Untyped                                           ;
; C0_MODE                       ; BYPASS            ; Untyped                                           ;
; C1_MODE                       ; BYPASS            ; Untyped                                           ;
; C2_MODE                       ; BYPASS            ; Untyped                                           ;
; C3_MODE                       ; BYPASS            ; Untyped                                           ;
; C4_MODE                       ; BYPASS            ; Untyped                                           ;
; C5_MODE                       ; BYPASS            ; Untyped                                           ;
; C6_MODE                       ; BYPASS            ; Untyped                                           ;
; C7_MODE                       ; BYPASS            ; Untyped                                           ;
; C8_MODE                       ; BYPASS            ; Untyped                                           ;
; C9_MODE                       ; BYPASS            ; Untyped                                           ;
; C0_PH                         ; 0                 ; Untyped                                           ;
; C1_PH                         ; 0                 ; Untyped                                           ;
; C2_PH                         ; 0                 ; Untyped                                           ;
; C3_PH                         ; 0                 ; Untyped                                           ;
; C4_PH                         ; 0                 ; Untyped                                           ;
; C5_PH                         ; 0                 ; Untyped                                           ;
; C6_PH                         ; 0                 ; Untyped                                           ;
; C7_PH                         ; 0                 ; Untyped                                           ;
; C8_PH                         ; 0                 ; Untyped                                           ;
; C9_PH                         ; 0                 ; Untyped                                           ;
; L0_HIGH                       ; 1                 ; Untyped                                           ;
; L1_HIGH                       ; 1                 ; Untyped                                           ;
; G0_HIGH                       ; 1                 ; Untyped                                           ;
; G1_HIGH                       ; 1                 ; Untyped                                           ;
; G2_HIGH                       ; 1                 ; Untyped                                           ;
; G3_HIGH                       ; 1                 ; Untyped                                           ;
; E0_HIGH                       ; 1                 ; Untyped                                           ;
; E1_HIGH                       ; 1                 ; Untyped                                           ;
; E2_HIGH                       ; 1                 ; Untyped                                           ;
; E3_HIGH                       ; 1                 ; Untyped                                           ;
; L0_LOW                        ; 1                 ; Untyped                                           ;
; L1_LOW                        ; 1                 ; Untyped                                           ;
; G0_LOW                        ; 1                 ; Untyped                                           ;
; G1_LOW                        ; 1                 ; Untyped                                           ;
; G2_LOW                        ; 1                 ; Untyped                                           ;
; G3_LOW                        ; 1                 ; Untyped                                           ;
; E0_LOW                        ; 1                 ; Untyped                                           ;
; E1_LOW                        ; 1                 ; Untyped                                           ;
; E2_LOW                        ; 1                 ; Untyped                                           ;
; E3_LOW                        ; 1                 ; Untyped                                           ;
; L0_INITIAL                    ; 1                 ; Untyped                                           ;
; L1_INITIAL                    ; 1                 ; Untyped                                           ;
; G0_INITIAL                    ; 1                 ; Untyped                                           ;
; G1_INITIAL                    ; 1                 ; Untyped                                           ;
; G2_INITIAL                    ; 1                 ; Untyped                                           ;
; G3_INITIAL                    ; 1                 ; Untyped                                           ;
; E0_INITIAL                    ; 1                 ; Untyped                                           ;
; E1_INITIAL                    ; 1                 ; Untyped                                           ;
; E2_INITIAL                    ; 1                 ; Untyped                                           ;
; E3_INITIAL                    ; 1                 ; Untyped                                           ;
; L0_MODE                       ; BYPASS            ; Untyped                                           ;
; L1_MODE                       ; BYPASS            ; Untyped                                           ;
; G0_MODE                       ; BYPASS            ; Untyped                                           ;
; G1_MODE                       ; BYPASS            ; Untyped                                           ;
; G2_MODE                       ; BYPASS            ; Untyped                                           ;
; G3_MODE                       ; BYPASS            ; Untyped                                           ;
; E0_MODE                       ; BYPASS            ; Untyped                                           ;
; E1_MODE                       ; BYPASS            ; Untyped                                           ;
; E2_MODE                       ; BYPASS            ; Untyped                                           ;
; E3_MODE                       ; BYPASS            ; Untyped                                           ;
; L0_PH                         ; 0                 ; Untyped                                           ;
; L1_PH                         ; 0                 ; Untyped                                           ;
; G0_PH                         ; 0                 ; Untyped                                           ;
; G1_PH                         ; 0                 ; Untyped                                           ;
; G2_PH                         ; 0                 ; Untyped                                           ;
; G3_PH                         ; 0                 ; Untyped                                           ;
; E0_PH                         ; 0                 ; Untyped                                           ;
; E1_PH                         ; 0                 ; Untyped                                           ;
; E2_PH                         ; 0                 ; Untyped                                           ;
; E3_PH                         ; 0                 ; Untyped                                           ;
; M_PH                          ; 0                 ; Untyped                                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                           ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                           ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                           ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                    ;
+-------------------------------+-------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:vga_u0|vga_controller:controller ;
+-------------------------+-------------+---------------------------------------------------+
; Parameter Name          ; Value       ; Type                                              ;
+-------------------------+-------------+---------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1           ; Signed Integer                                    ;
; MONOCHROME              ; FALSE       ; String                                            ;
; RESOLUTION              ; 160x120     ; String                                            ;
; USING_DE1               ; FALSE       ; String                                            ;
; C_VERT_NUM_PIXELS       ; 00111100000 ; Unsigned Binary                                   ;
; C_VERT_SYNC_START       ; 00111101101 ; Unsigned Binary                                   ;
; C_VERT_SYNC_END         ; 00111101110 ; Unsigned Binary                                   ;
; C_VERT_TOTAL_COUNT      ; 01000001101 ; Unsigned Binary                                   ;
; C_HORZ_NUM_PIXELS       ; 01010000000 ; Unsigned Binary                                   ;
; C_HORZ_SYNC_START       ; 01010010011 ; Unsigned Binary                                   ;
; C_HORZ_SYNC_END         ; 01011110010 ; Unsigned Binary                                   ;
; C_HORZ_TOTAL_COUNT      ; 01100100000 ; Unsigned Binary                                   ;
+-------------------------+-------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:vga_u0|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                        ;
+----------------+---------+-------------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                      ;
+----------------+---------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_data_bits                                   ; 106                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 106                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_node_crc_hiword                             ; 1220                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_node_crc_loword                             ; 34131                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_state_bits                                  ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_inversion_mask_length                       ; 436                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_state_flow_mgr_entity                       ; sld_reserved_lab4_auto_signaltap_0_flow_mgr_c90c                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_state_flow_use_generated                    ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_current_resource_width                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_storage_qualifier_bits                      ; 106                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_storage_qualifier_mode                      ; TRANSITIONAL                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 107                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; vga_adapter:vga_u0|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 3                                         ;
;     -- NUMWORDS_A                         ; 19200                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 3                                         ;
;     -- NUMWORDS_B                         ; 19200                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                             ;
+-------------------------------+----------------------------------------------------------+
; Name                          ; Value                                                    ;
+-------------------------------+----------------------------------------------------------+
; Number of entity instances    ; 1                                                        ;
; Entity Instance               ; vga_adapter:vga_u0|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                   ;
;     -- PLL_TYPE               ; FAST                                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                                        ;
+-------------------------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 106                 ; 106              ; 128          ; 1        ; continuous             ; state-based          ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; Top                            ; 00:00:02     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                             ;
+----------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                         ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                               ; Details                                                                                  ;
+----------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------+------------------------------------------------------------------------------------------+
; CLOCK_50                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50                                        ; N/A                                                                                      ;
; \controller_state:paddle_x[0]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x[0]                   ; N/A                                                                                      ;
; \controller_state:paddle_x[0]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x[0]                   ; N/A                                                                                      ;
; \controller_state:paddle_x[0]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x[0]                   ; N/A                                                                                      ;
; \controller_state:paddle_x[1]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x[1]                   ; N/A                                                                                      ;
; \controller_state:paddle_x[1]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x[1]                   ; N/A                                                                                      ;
; \controller_state:paddle_x[1]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x[1]                   ; N/A                                                                                      ;
; \controller_state:paddle_x[2]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x[2]                   ; N/A                                                                                      ;
; \controller_state:paddle_x[2]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x[2]                   ; N/A                                                                                      ;
; \controller_state:paddle_x[2]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x[2]                   ; N/A                                                                                      ;
; \controller_state:paddle_x[3]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x[3]                   ; N/A                                                                                      ;
; \controller_state:paddle_x[3]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x[3]                   ; N/A                                                                                      ;
; \controller_state:paddle_x[3]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x[3]                   ; N/A                                                                                      ;
; \controller_state:paddle_x[4]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x[4]~_wirecell         ; N/A                                                                                      ;
; \controller_state:paddle_x[4]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x[4]~_wirecell         ; N/A                                                                                      ;
; \controller_state:paddle_x[4]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x[4]~_wirecell         ; N/A                                                                                      ;
; \controller_state:paddle_x[5]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x[5]                   ; N/A                                                                                      ;
; \controller_state:paddle_x[5]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x[5]                   ; N/A                                                                                      ;
; \controller_state:paddle_x[5]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x[5]                   ; N/A                                                                                      ;
; \controller_state:paddle_x[6]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x[6]~_wirecell         ; N/A                                                                                      ;
; \controller_state:paddle_x[6]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x[6]~_wirecell         ; N/A                                                                                      ;
; \controller_state:paddle_x[6]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x[6]~_wirecell         ; N/A                                                                                      ;
; \controller_state:paddle_x[7]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x[7]                   ; N/A                                                                                      ;
; \controller_state:paddle_x[7]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x[7]                   ; N/A                                                                                      ;
; \controller_state:paddle_x[7]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x[7]                   ; N/A                                                                                      ;
; \controller_state:paddle_x_2[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x_2[0]                 ; N/A                                                                                      ;
; \controller_state:paddle_x_2[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x_2[0]                 ; N/A                                                                                      ;
; \controller_state:paddle_x_2[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x_2[0]                 ; N/A                                                                                      ;
; \controller_state:paddle_x_2[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x_2[1]                 ; N/A                                                                                      ;
; \controller_state:paddle_x_2[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x_2[1]                 ; N/A                                                                                      ;
; \controller_state:paddle_x_2[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x_2[1]                 ; N/A                                                                                      ;
; \controller_state:paddle_x_2[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x_2[2]                 ; N/A                                                                                      ;
; \controller_state:paddle_x_2[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x_2[2]                 ; N/A                                                                                      ;
; \controller_state:paddle_x_2[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x_2[2]                 ; N/A                                                                                      ;
; \controller_state:paddle_x_2[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x_2[3]                 ; N/A                                                                                      ;
; \controller_state:paddle_x_2[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x_2[3]                 ; N/A                                                                                      ;
; \controller_state:paddle_x_2[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x_2[3]                 ; N/A                                                                                      ;
; \controller_state:paddle_x_2[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x_2[4]~_wirecell       ; N/A                                                                                      ;
; \controller_state:paddle_x_2[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x_2[4]~_wirecell       ; N/A                                                                                      ;
; \controller_state:paddle_x_2[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x_2[4]~_wirecell       ; N/A                                                                                      ;
; \controller_state:paddle_x_2[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x_2[5]                 ; N/A                                                                                      ;
; \controller_state:paddle_x_2[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x_2[5]                 ; N/A                                                                                      ;
; \controller_state:paddle_x_2[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x_2[5]                 ; N/A                                                                                      ;
; \controller_state:paddle_x_2[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x_2[6]~_wirecell       ; N/A                                                                                      ;
; \controller_state:paddle_x_2[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x_2[6]~_wirecell       ; N/A                                                                                      ;
; \controller_state:paddle_x_2[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x_2[6]~_wirecell       ; N/A                                                                                      ;
; \controller_state:paddle_x_2[7]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x_2[7]                 ; N/A                                                                                      ;
; \controller_state:paddle_x_2[7]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x_2[7]                 ; N/A                                                                                      ;
; \controller_state:paddle_x_2[7]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:paddle_x_2[7]                 ; N/A                                                                                      ;
; \controller_state:player_turn[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                             ; N/A                                                                                      ;
; \controller_state:player_turn[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                             ; N/A                                                                                      ;
; \controller_state:player_turn[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                             ; N/A                                                                                      ;
; \controller_state:player_turn[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:player_turn[1]~_wirecell      ; N/A                                                                                      ;
; \controller_state:player_turn[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:player_turn[1]~_wirecell      ; N/A                                                                                      ;
; \controller_state:player_turn[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:player_turn[1]~_wirecell      ; N/A                                                                                      ;
; \controller_state:player_turn[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:player_turn[2]                ; N/A                                                                                      ;
; \controller_state:player_turn[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:player_turn[2]                ; N/A                                                                                      ;
; \controller_state:player_turn[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:player_turn[2]                ; N/A                                                                                      ;
; \controller_state:puck.x[10]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[10]                    ; N/A                                                                                      ;
; \controller_state:puck.x[10]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[10]                    ; N/A                                                                                      ;
; \controller_state:puck.x[10]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[10]                    ; N/A                                                                                      ;
; \controller_state:puck.x[11]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[11]                    ; N/A                                                                                      ;
; \controller_state:puck.x[11]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[11]                    ; N/A                                                                                      ;
; \controller_state:puck.x[11]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[11]                    ; N/A                                                                                      ;
; \controller_state:puck.x[12]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[12]                    ; N/A                                                                                      ;
; \controller_state:puck.x[12]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[12]                    ; N/A                                                                                      ;
; \controller_state:puck.x[12]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[12]                    ; N/A                                                                                      ;
; \controller_state:puck.x[13]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[13]                    ; N/A                                                                                      ;
; \controller_state:puck.x[13]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[13]                    ; N/A                                                                                      ;
; \controller_state:puck.x[13]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[13]                    ; N/A                                                                                      ;
; \controller_state:puck.x[14]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[14]                    ; N/A                                                                                      ;
; \controller_state:puck.x[14]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[14]                    ; N/A                                                                                      ;
; \controller_state:puck.x[14]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[14]                    ; N/A                                                                                      ;
; \controller_state:puck.x[15]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[15]                    ; N/A                                                                                      ;
; \controller_state:puck.x[15]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[15]                    ; N/A                                                                                      ;
; \controller_state:puck.x[15]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[15]                    ; N/A                                                                                      ;
; \controller_state:puck.x[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[8]                     ; N/A                                                                                      ;
; \controller_state:puck.x[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[8]                     ; N/A                                                                                      ;
; \controller_state:puck.x[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[8]                     ; N/A                                                                                      ;
; \controller_state:puck.x[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[9]                     ; N/A                                                                                      ;
; \controller_state:puck.x[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[9]                     ; N/A                                                                                      ;
; \controller_state:puck.x[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[9]                     ; N/A                                                                                      ;
; \controller_state:puck.y[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[0]                     ; N/A                                                                                      ;
; \controller_state:puck.y[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[0]                     ; N/A                                                                                      ;
; \controller_state:puck.y[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[0]                     ; N/A                                                                                      ;
; \controller_state:puck.y[10]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[10]                    ; N/A                                                                                      ;
; \controller_state:puck.y[10]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[10]                    ; N/A                                                                                      ;
; \controller_state:puck.y[10]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[10]                    ; N/A                                                                                      ;
; \controller_state:puck.y[11]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[11]                    ; N/A                                                                                      ;
; \controller_state:puck.y[11]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[11]                    ; N/A                                                                                      ;
; \controller_state:puck.y[11]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[11]                    ; N/A                                                                                      ;
; \controller_state:puck.y[12]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[12]                    ; N/A                                                                                      ;
; \controller_state:puck.y[12]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[12]                    ; N/A                                                                                      ;
; \controller_state:puck.y[12]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[12]                    ; N/A                                                                                      ;
; \controller_state:puck.y[13]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[13]                    ; N/A                                                                                      ;
; \controller_state:puck.y[13]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[13]                    ; N/A                                                                                      ;
; \controller_state:puck.y[13]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[13]                    ; N/A                                                                                      ;
; \controller_state:puck.y[14]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[14]                    ; N/A                                                                                      ;
; \controller_state:puck.y[14]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[14]                    ; N/A                                                                                      ;
; \controller_state:puck.y[14]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[14]                    ; N/A                                                                                      ;
; \controller_state:puck.y[15]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[15]                    ; N/A                                                                                      ;
; \controller_state:puck.y[15]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[15]                    ; N/A                                                                                      ;
; \controller_state:puck.y[15]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[15]                    ; N/A                                                                                      ;
; \controller_state:puck.y[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[8]                     ; N/A                                                                                      ;
; \controller_state:puck.y[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[8]                     ; N/A                                                                                      ;
; \controller_state:puck.y[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[8]                     ; N/A                                                                                      ;
; \controller_state:puck.y[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[9]                     ; N/A                                                                                      ;
; \controller_state:puck.y[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[9]                     ; N/A                                                                                      ;
; \controller_state:puck.y[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[9]                     ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                             ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                             ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                             ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[10]           ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[10]           ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[10]           ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[11]           ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[11]           ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[11]           ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[12]           ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[12]           ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[12]           ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[13]           ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[13]           ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[13]           ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[14]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[14]           ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[14]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[14]           ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[14]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[14]           ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[15]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[15]           ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[15]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[15]           ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[15]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[15]           ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[1]            ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[1]            ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[1]            ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[2]            ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[2]            ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[2]            ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[3]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[3]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[3]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[4]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[4]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[4]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[5]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[5]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[5]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[6]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[6]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[6]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[7]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[7]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[7]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[8]            ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[8]            ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[8]            ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[9]            ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[9]            ; N/A                                                                                      ;
; \controller_state:puck_velocity.x[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.x[9]            ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[0]            ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[0]            ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[0]            ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[10]~_wirecell ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[10]~_wirecell ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[10]~_wirecell ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[11]~_wirecell ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[11]~_wirecell ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[11]~_wirecell ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[12]~_wirecell ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[12]~_wirecell ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[12]~_wirecell ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[13]~_wirecell ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[13]~_wirecell ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[13]~_wirecell ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[14]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[14]~_wirecell ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[14]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[14]~_wirecell ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[14]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[14]~_wirecell ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[15]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[15]~_wirecell ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[15]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[15]~_wirecell ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[15]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[15]~_wirecell ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[1]            ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[1]            ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[1]            ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[2]            ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[2]            ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[2]            ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[3]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[3]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[3]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[4]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[4]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[4]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[5]            ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[5]            ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[5]            ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[6]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[6]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[6]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[7]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[7]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[7]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[8]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[8]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[8]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[9]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[9]~_wirecell  ; N/A                                                                                      ;
; \controller_state:puck_velocity.y[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:puck_velocity.y[9]~_wirecell  ; N/A                                                                                      ;
; \controller_state:state.DRAW_PADDLE_ENTER_2  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_PADDLE_ENTER_2     ; N/A                                                                                      ;
; \controller_state:state.DRAW_PADDLE_ENTER_2  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_PADDLE_ENTER_2     ; N/A                                                                                      ;
; \controller_state:state.DRAW_PADDLE_ENTER_2  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_PADDLE_ENTER_2     ; N/A                                                                                      ;
; \controller_state:state.DRAW_PADDLE_LOOP_2   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_PADDLE_LOOP_2      ; N/A                                                                                      ;
; \controller_state:state.DRAW_PADDLE_LOOP_2   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_PADDLE_LOOP_2      ; N/A                                                                                      ;
; \controller_state:state.DRAW_PADDLE_LOOP_2   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_PADDLE_LOOP_2      ; N/A                                                                                      ;
; \controller_state:state.ERASE_PADDLE_ENTER_2 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:state.ERASE_PADDLE_ENTER_2    ; N/A                                                                                      ;
; \controller_state:state.ERASE_PADDLE_ENTER_2 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:state.ERASE_PADDLE_ENTER_2    ; N/A                                                                                      ;
; \controller_state:state.ERASE_PADDLE_ENTER_2 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:state.ERASE_PADDLE_ENTER_2    ; N/A                                                                                      ;
; \controller_state:state.ERASE_PADDLE_LOOP_2  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:state.ERASE_PADDLE_LOOP_2     ; N/A                                                                                      ;
; \controller_state:state.ERASE_PADDLE_LOOP_2  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:state.ERASE_PADDLE_LOOP_2     ; N/A                                                                                      ;
; \controller_state:state.ERASE_PADDLE_LOOP_2  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; \controller_state:state.ERASE_PADDLE_LOOP_2     ; N/A                                                                                      ;
; \controller_state:puck.x[0]                  ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND                                             ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; \controller_state:puck.x[0]                  ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND                                             ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; \controller_state:puck.x[0]                  ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND                                             ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; \controller_state:puck.x[1]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[1]                     ; N/A                                                                                      ;
; \controller_state:puck.x[1]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[1]                     ; N/A                                                                                      ;
; \controller_state:puck.x[1]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[1]                     ; N/A                                                                                      ;
; \controller_state:puck.x[2]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[2]                     ; N/A                                                                                      ;
; \controller_state:puck.x[2]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[2]                     ; N/A                                                                                      ;
; \controller_state:puck.x[2]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[2]                     ; N/A                                                                                      ;
; \controller_state:puck.x[3]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[3]                     ; N/A                                                                                      ;
; \controller_state:puck.x[3]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[3]                     ; N/A                                                                                      ;
; \controller_state:puck.x[3]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[3]                     ; N/A                                                                                      ;
; \controller_state:puck.x[4]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[4]                     ; N/A                                                                                      ;
; \controller_state:puck.x[4]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[4]                     ; N/A                                                                                      ;
; \controller_state:puck.x[4]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[4]                     ; N/A                                                                                      ;
; \controller_state:puck.x[5]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[5]                     ; N/A                                                                                      ;
; \controller_state:puck.x[5]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[5]                     ; N/A                                                                                      ;
; \controller_state:puck.x[5]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[5]                     ; N/A                                                                                      ;
; \controller_state:puck.x[6]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[6]                     ; N/A                                                                                      ;
; \controller_state:puck.x[6]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[6]                     ; N/A                                                                                      ;
; \controller_state:puck.x[6]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[6]                     ; N/A                                                                                      ;
; \controller_state:puck.x[7]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[7]                     ; N/A                                                                                      ;
; \controller_state:puck.x[7]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[7]                     ; N/A                                                                                      ;
; \controller_state:puck.x[7]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.x[7]                     ; N/A                                                                                      ;
; \controller_state:puck.y[1]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[1]                     ; N/A                                                                                      ;
; \controller_state:puck.y[1]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[1]                     ; N/A                                                                                      ;
; \controller_state:puck.y[1]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[1]                     ; N/A                                                                                      ;
; \controller_state:puck.y[2]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[2]                     ; N/A                                                                                      ;
; \controller_state:puck.y[2]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[2]                     ; N/A                                                                                      ;
; \controller_state:puck.y[2]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[2]                     ; N/A                                                                                      ;
; \controller_state:puck.y[3]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[3]                     ; N/A                                                                                      ;
; \controller_state:puck.y[3]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[3]                     ; N/A                                                                                      ;
; \controller_state:puck.y[3]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[3]                     ; N/A                                                                                      ;
; \controller_state:puck.y[4]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[4]                     ; N/A                                                                                      ;
; \controller_state:puck.y[4]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[4]                     ; N/A                                                                                      ;
; \controller_state:puck.y[4]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[4]                     ; N/A                                                                                      ;
; \controller_state:puck.y[5]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[5]                     ; N/A                                                                                      ;
; \controller_state:puck.y[5]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[5]                     ; N/A                                                                                      ;
; \controller_state:puck.y[5]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[5]                     ; N/A                                                                                      ;
; \controller_state:puck.y[6]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[6]                     ; N/A                                                                                      ;
; \controller_state:puck.y[6]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[6]                     ; N/A                                                                                      ;
; \controller_state:puck.y[6]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[6]                     ; N/A                                                                                      ;
; \controller_state:puck.y[7]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[7]                     ; N/A                                                                                      ;
; \controller_state:puck.y[7]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[7]                     ; N/A                                                                                      ;
; \controller_state:puck.y[7]                  ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:puck.y[7]                     ; N/A                                                                                      ;
; \controller_state:state.DRAW_LEFT_ENTER      ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_LEFT_ENTER         ; N/A                                                                                      ;
; \controller_state:state.DRAW_LEFT_ENTER      ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_LEFT_ENTER         ; N/A                                                                                      ;
; \controller_state:state.DRAW_LEFT_ENTER      ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_LEFT_ENTER         ; N/A                                                                                      ;
; \controller_state:state.DRAW_LEFT_LOOP       ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_LEFT_LOOP          ; N/A                                                                                      ;
; \controller_state:state.DRAW_LEFT_LOOP       ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_LEFT_LOOP          ; N/A                                                                                      ;
; \controller_state:state.DRAW_LEFT_LOOP       ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_LEFT_LOOP          ; N/A                                                                                      ;
; \controller_state:state.DRAW_PADDLE_ENTER    ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_PADDLE_ENTER       ; N/A                                                                                      ;
; \controller_state:state.DRAW_PADDLE_ENTER    ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_PADDLE_ENTER       ; N/A                                                                                      ;
; \controller_state:state.DRAW_PADDLE_ENTER    ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_PADDLE_ENTER       ; N/A                                                                                      ;
; \controller_state:state.DRAW_PADDLE_LOOP     ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_PADDLE_LOOP        ; N/A                                                                                      ;
; \controller_state:state.DRAW_PADDLE_LOOP     ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_PADDLE_LOOP        ; N/A                                                                                      ;
; \controller_state:state.DRAW_PADDLE_LOOP     ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_PADDLE_LOOP        ; N/A                                                                                      ;
; \controller_state:state.DRAW_PUCK            ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_PUCK               ; N/A                                                                                      ;
; \controller_state:state.DRAW_PUCK            ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_PUCK               ; N/A                                                                                      ;
; \controller_state:state.DRAW_PUCK            ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_PUCK               ; N/A                                                                                      ;
; \controller_state:state.DRAW_RIGHT_ENTER     ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_RIGHT_ENTER        ; N/A                                                                                      ;
; \controller_state:state.DRAW_RIGHT_ENTER     ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_RIGHT_ENTER        ; N/A                                                                                      ;
; \controller_state:state.DRAW_RIGHT_ENTER     ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_RIGHT_ENTER        ; N/A                                                                                      ;
; \controller_state:state.DRAW_RIGHT_LOOP      ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_RIGHT_LOOP         ; N/A                                                                                      ;
; \controller_state:state.DRAW_RIGHT_LOOP      ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_RIGHT_LOOP         ; N/A                                                                                      ;
; \controller_state:state.DRAW_RIGHT_LOOP      ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_RIGHT_LOOP         ; N/A                                                                                      ;
; \controller_state:state.DRAW_TOP_ENTER       ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_TOP_ENTER          ; N/A                                                                                      ;
; \controller_state:state.DRAW_TOP_ENTER       ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_TOP_ENTER          ; N/A                                                                                      ;
; \controller_state:state.DRAW_TOP_ENTER       ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_TOP_ENTER          ; N/A                                                                                      ;
; \controller_state:state.DRAW_TOP_LOOP        ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_TOP_LOOP           ; N/A                                                                                      ;
; \controller_state:state.DRAW_TOP_LOOP        ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_TOP_LOOP           ; N/A                                                                                      ;
; \controller_state:state.DRAW_TOP_LOOP        ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.DRAW_TOP_LOOP           ; N/A                                                                                      ;
; \controller_state:state.ERASE_PADDLE_ENTER   ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.ERASE_PADDLE_ENTER      ; N/A                                                                                      ;
; \controller_state:state.ERASE_PADDLE_ENTER   ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.ERASE_PADDLE_ENTER      ; N/A                                                                                      ;
; \controller_state:state.ERASE_PADDLE_ENTER   ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.ERASE_PADDLE_ENTER      ; N/A                                                                                      ;
; \controller_state:state.ERASE_PADDLE_ENTER~0 ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND                                             ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; \controller_state:state.ERASE_PADDLE_ENTER~0 ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND                                             ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; \controller_state:state.ERASE_PADDLE_ENTER~0 ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND                                             ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; \controller_state:state.ERASE_PADDLE_ENTER~1 ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND                                             ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; \controller_state:state.ERASE_PADDLE_ENTER~1 ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND                                             ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; \controller_state:state.ERASE_PADDLE_ENTER~1 ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND                                             ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; \controller_state:state.ERASE_PADDLE_LOOP    ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.ERASE_PADDLE_LOOP       ; N/A                                                                                      ;
; \controller_state:state.ERASE_PADDLE_LOOP    ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.ERASE_PADDLE_LOOP       ; N/A                                                                                      ;
; \controller_state:state.ERASE_PADDLE_LOOP    ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.ERASE_PADDLE_LOOP       ; N/A                                                                                      ;
; \controller_state:state.ERASE_PUCK           ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.ERASE_PUCK              ; N/A                                                                                      ;
; \controller_state:state.ERASE_PUCK           ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.ERASE_PUCK              ; N/A                                                                                      ;
; \controller_state:state.ERASE_PUCK           ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.ERASE_PUCK              ; N/A                                                                                      ;
; \controller_state:state.ERASE_PUCK~0         ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND                                             ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; \controller_state:state.ERASE_PUCK~0         ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND                                             ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; \controller_state:state.ERASE_PUCK~0         ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND                                             ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; \controller_state:state.ERASE_PUCK~1         ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND                                             ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; \controller_state:state.ERASE_PUCK~1         ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND                                             ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; \controller_state:state.ERASE_PUCK~1         ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND                                             ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; \controller_state:state.IDLE                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.IDLE                    ; N/A                                                                                      ;
; \controller_state:state.IDLE                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.IDLE                    ; N/A                                                                                      ;
; \controller_state:state.IDLE                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.IDLE                    ; N/A                                                                                      ;
; \controller_state:state.INIT                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.INIT                    ; N/A                                                                                      ;
; \controller_state:state.INIT                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.INIT                    ; N/A                                                                                      ;
; \controller_state:state.INIT                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.INIT                    ; N/A                                                                                      ;
; \controller_state:state.START                ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.START                   ; N/A                                                                                      ;
; \controller_state:state.START                ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.START                   ; N/A                                                                                      ;
; \controller_state:state.START                ; post-fitting  ; connected ; Top            ; post-synthesis    ; \controller_state:state.START                   ; N/A                                                                                      ;
+----------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Mar 03 19:13:11 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller
Info (12021): Found 1 design units, including 1 entities, in source file vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter.v
    Info (12023): Found entity 1: vga_adapter
Info (12021): Found 2 design units, including 0 entities, in source file lab4_pkg.vhd
    Info (12022): Found design unit 1: lab4_pkg
    Info (12022): Found design unit 2: lab4_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file lab4.vhd
    Info (12022): Found design unit 1: lab4-rtl
    Info (12023): Found entity 1: lab4
Info (12127): Elaborating entity "lab4" for the top level hierarchy
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:vga_u0"
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:vga_u0|vga_address_translator:user_input_translator"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:vga_u0|altsyncram:VideoMemory"
Info (12130): Elaborated megafunction instantiation "vga_adapter:vga_u0|altsyncram:VideoMemory"
Info (12133): Instantiated megafunction "vga_adapter:vga_u0|altsyncram:VideoMemory" with the following parameter:
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "background.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ncg1.tdf
    Info (12023): Found entity 1: altsyncram_ncg1
Info (12128): Elaborating entity "altsyncram_ncg1" for hierarchy "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n6r1.tdf
    Info (12023): Found entity 1: altsyncram_n6r1
Info (12128): Elaborating entity "altsyncram_n6r1" for hierarchy "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1"
Warning (287013): Variable or input pin "clocken1" is defined but never used.
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf
    Info (12023): Found entity 1: decode_6oa
Info (12128): Elaborating entity "decode_6oa" for hierarchy "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|decode_6oa:decode3"
Info (12128): Elaborating entity "decode_6oa" for hierarchy "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|decode_6oa:decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hib.tdf
    Info (12023): Found entity 1: mux_hib
Info (12128): Elaborating entity "mux_hib" for hierarchy "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|mux_hib:mux5"
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:vga_u0|vga_pll:mypll"
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:vga_u0|vga_pll:mypll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "vga_adapter:vga_u0|vga_pll:mypll|altpll:altpll_component"
Info (12133): Instantiated megafunction "vga_adapter:vga_u0|vga_pll:mypll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:vga_u0|vga_controller:controller"
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_2831.tdf
    Info (12023): Found entity 1: sld_ela_trigger_flow_sel_2831
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_lab4_auto_signaltap_0_flow_mgr_c90c.v
    Info (12023): Found entity 1: sld_reserved_lab4_auto_signaltap_0_flow_mgr_c90c
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_us14.tdf
    Info (12023): Found entity 1: altsyncram_us14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info (12023): Found entity 1: mux_aoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hdi.tdf
    Info (12023): Found entity 1: cntr_hdi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_bcc.tdf
    Info (12023): Found entity 1: cmpr_bcc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info (12023): Found entity 1: cntr_02j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info (12023): Found entity 1: cntr_sbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info (12023): Found entity 1: cmpr_8cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC" is stuck at VCC
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 304 of its 319 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 15 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
Info (21057): Implemented 3348 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 36 output pins
    Info (21061): Implemented 3162 logic cells
    Info (21064): Implemented 122 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 595 megabytes
    Info: Processing ended: Thu Mar 03 19:13:27 2016
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:16


