

================================================================
== Vitis HLS Report for 'ByteCpy_120'
================================================================
* Date:           Wed Dec  7 16:29:39 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.576 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ByteCpy_label1  |       16|       16|         2|          -|          -|     8|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 4 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%src_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %src_offset"   --->   Operation 5 'read' 'src_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%dst_offset_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %dst_offset"   --->   Operation 6 'read' 'dst_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln116 = store i4 0, i4 %idx" [clefia.c:116]   --->   Operation 7 'store' 'store_ln116' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln116 = br void %while.body" [clefia.c:116]   --->   Operation 8 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.05>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%idx_load = load i4 %idx" [clefia.c:117]   --->   Operation 9 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.30ns)   --->   "%icmp_ln116 = icmp_eq  i4 %idx_load, i4 8" [clefia.c:116]   --->   Operation 11 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (1.73ns)   --->   "%add_ln117 = add i4 %idx_load, i4 1" [clefia.c:117]   --->   Operation 12 'add' 'add_ln117' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %while.body.split, void %while.end.loopexit" [clefia.c:116]   --->   Operation 13 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i4 %idx_load" [clefia.c:117]   --->   Operation 14 'zext' 'zext_ln117' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.73ns)   --->   "%add_ln117_1 = add i4 %idx_load, i4 %src_offset_read" [clefia.c:117]   --->   Operation 15 'add' 'add_ln117_1' <Predicate = (!icmp_ln116)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln117_1 = zext i4 %add_ln117_1" [clefia.c:117]   --->   Operation 16 'zext' 'zext_ln117_1' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%skey_addr = getelementptr i8 %skey, i64 0, i64 %zext_ln117_1" [clefia.c:117]   --->   Operation 17 'getelementptr' 'skey_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.91ns)   --->   "%add_ln117_2 = add i8 %zext_ln117, i8 %dst_offset_read" [clefia.c:117]   --->   Operation 18 'add' 'add_ln117_2' <Predicate = (!icmp_ln116)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [2/2] (2.32ns)   --->   "%skey_load = load i5 %skey_addr" [clefia.c:117]   --->   Operation 19 'load' 'skey_load' <Predicate = (!icmp_ln116)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_2 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln116 = store i4 %add_ln117, i4 %idx" [clefia.c:116]   --->   Operation 20 'store' 'store_ln116' <Predicate = (!icmp_ln116)> <Delay = 1.58>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln119 = ret" [clefia.c:119]   --->   Operation 21 'ret' 'ret_ln119' <Predicate = (icmp_ln116)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [clefia.c:117]   --->   Operation 22 'specloopname' 'specloopname_ln117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln117_2 = zext i8 %add_ln117_2" [clefia.c:117]   --->   Operation 23 'zext' 'zext_ln117_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i8 %dst, i64 0, i64 %zext_ln117_2" [clefia.c:117]   --->   Operation 24 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (2.32ns)   --->   "%skey_load = load i5 %skey_addr" [clefia.c:117]   --->   Operation 25 'load' 'skey_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_3 : Operation 26 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %skey_load, i8 %dst_addr" [clefia.c:117]   --->   Operation 26 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln116 = br void %while.body" [clefia.c:116]   --->   Operation 27 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dst_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ skey]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                (alloca           ) [ 0111]
src_offset_read    (read             ) [ 0011]
dst_offset_read    (read             ) [ 0011]
store_ln116        (store            ) [ 0000]
br_ln116           (br               ) [ 0000]
idx_load           (load             ) [ 0000]
empty              (speclooptripcount) [ 0000]
icmp_ln116         (icmp             ) [ 0011]
add_ln117          (add              ) [ 0000]
br_ln116           (br               ) [ 0000]
zext_ln117         (zext             ) [ 0000]
add_ln117_1        (add              ) [ 0000]
zext_ln117_1       (zext             ) [ 0000]
skey_addr          (getelementptr    ) [ 0001]
add_ln117_2        (add              ) [ 0001]
store_ln116        (store            ) [ 0000]
ret_ln119          (ret              ) [ 0000]
specloopname_ln117 (specloopname     ) [ 0000]
zext_ln117_2       (zext             ) [ 0000]
dst_addr           (getelementptr    ) [ 0000]
skey_load          (load             ) [ 0000]
store_ln117        (store            ) [ 0000]
br_ln116           (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="skey">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skey"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="idx_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="src_offset_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="4" slack="0"/>
<pin id="36" dir="0" index="1" bw="4" slack="0"/>
<pin id="37" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_offset_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="dst_offset_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="8" slack="0"/>
<pin id="42" dir="0" index="1" bw="8" slack="0"/>
<pin id="43" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_offset_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="skey_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="4" slack="0"/>
<pin id="50" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="skey_addr/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="5" slack="0"/>
<pin id="55" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="skey_load/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="dst_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="8" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="8" slack="0"/>
<pin id="63" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="store_ln117_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln116_store_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="0"/>
<pin id="75" dir="0" index="1" bw="4" slack="0"/>
<pin id="76" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="idx_load_load_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="1"/>
<pin id="80" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="icmp_ln116_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="0" index="1" bw="4" slack="0"/>
<pin id="84" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="add_ln117_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="zext_ln117_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="0"/>
<pin id="95" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="add_ln117_1_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="0"/>
<pin id="99" dir="0" index="1" bw="4" slack="1"/>
<pin id="100" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_1/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln117_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_1/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="add_ln117_2_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="0" index="1" bw="8" slack="1"/>
<pin id="110" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_2/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln116_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="4" slack="1"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="zext_ln117_2_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="1"/>
<pin id="119" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_2/3 "/>
</bind>
</comp>

<comp id="121" class="1005" name="idx_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="128" class="1005" name="src_offset_read_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="1"/>
<pin id="130" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_offset_read "/>
</bind>
</comp>

<comp id="133" class="1005" name="dst_offset_read_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="1"/>
<pin id="135" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dst_offset_read "/>
</bind>
</comp>

<comp id="141" class="1005" name="skey_addr_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="1"/>
<pin id="143" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="skey_addr "/>
</bind>
</comp>

<comp id="146" class="1005" name="add_ln117_2_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="1"/>
<pin id="148" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln117_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="8" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="38"><net_src comp="10" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="4" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="24" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="24" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="53" pin="3"/><net_sink comp="66" pin=1"/></net>

<net id="72"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="85"><net_src comp="78" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="78" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="96"><net_src comp="78" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="101"><net_src comp="78" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="97" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="111"><net_src comp="93" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="87" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="117" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="124"><net_src comp="30" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="126"><net_src comp="121" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="127"><net_src comp="121" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="131"><net_src comp="34" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="136"><net_src comp="40" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="144"><net_src comp="46" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="149"><net_src comp="107" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="117" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {3 }
 - Input state : 
	Port: ByteCpy.120 : dst_offset | {1 }
	Port: ByteCpy.120 : src_offset | {1 }
	Port: ByteCpy.120 : skey | {2 3 }
  - Chain level:
	State 1
		store_ln116 : 1
	State 2
		icmp_ln116 : 1
		add_ln117 : 1
		br_ln116 : 2
		zext_ln117 : 1
		add_ln117_1 : 1
		zext_ln117_1 : 2
		skey_addr : 3
		add_ln117_2 : 2
		skey_load : 4
		store_ln116 : 2
	State 3
		dst_addr : 1
		store_ln117 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       add_ln117_fu_87      |    0    |    13   |
|    add   |      add_ln117_1_fu_97     |    0    |    13   |
|          |     add_ln117_2_fu_107     |    0    |    15   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln116_fu_81      |    0    |    9    |
|----------|----------------------------|---------|---------|
|   read   | src_offset_read_read_fu_34 |    0    |    0    |
|          | dst_offset_read_read_fu_40 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln117_fu_93      |    0    |    0    |
|   zext   |     zext_ln117_1_fu_102    |    0    |    0    |
|          |     zext_ln117_2_fu_117    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    50   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln117_2_reg_146  |    8   |
|dst_offset_read_reg_133|    8   |
|      idx_reg_121      |    4   |
|   skey_addr_reg_141   |    5   |
|src_offset_read_reg_128|    4   |
+-----------------------+--------+
|         Total         |   29   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   10   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   50   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   29   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   29   |   59   |
+-----------+--------+--------+--------+
