#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561f2a9b9be0 .scope module, "video_stitcher_tb" "video_stitcher_tb" 2 4;
 .timescale -9 -9;
v0x561f2aa1e6f0_0 .net "Dout", 15 0, L_0x561f2aa33750;  1 drivers
v0x561f2aa1e7d0_0 .net "GS_data", 7 0, L_0x561f2aa31e20;  1 drivers
v0x561f2aa1e870_0 .net "GS_done", 0 0, v0x561f2aa15920_0;  1 drivers
v0x561f2aa1e960_0 .net "GS_enable", 0 0, L_0x561f2aa21500;  1 drivers
v0x561f2aa1ea50_0 .net "GS_valid", 0 0, L_0x561f2aa32270;  1 drivers
v0x561f2aa1eb90_0 .net "RWM_1_data", 7 0, L_0x561f2aa327a0;  1 drivers
v0x561f2aa1ec80_0 .net "RWM_1_done", 0 0, v0x561f2aa18090_0;  1 drivers
v0x561f2aa1ed70_0 .net "RWM_1_enable", 0 0, L_0x561f2aa201f0;  1 drivers
v0x561f2aa1ee60_0 .net "RWM_1_valid", 0 0, L_0x561f2aa32a20;  1 drivers
v0x561f2aa1ef90_0 .net "RWM_2_data", 7 0, L_0x561f2aa32d40;  1 drivers
v0x561f2aa1f0a0_0 .net "RWM_2_done", 0 0, v0x561f2aa19d30_0;  1 drivers
v0x561f2aa1f190_0 .net "RWM_2_enable", 0 0, L_0x561f2aa20b40;  1 drivers
v0x561f2aa1f280_0 .net "RWM_2_valid", 0 0, L_0x561f2aa32ff0;  1 drivers
v0x561f2aa1f370_0 .net "camera_data", 7 0, v0x561f2aa1e460_0;  1 drivers
v0x561f2aa1f480_0 .net "camera_enable", 0 0, L_0x561f2aa1fd40;  1 drivers
v0x561f2aa1f570_0 .var "clear", 0 0;
v0x561f2aa1f660_0 .var "clk", 0 0;
v0x561f2aa1f700_0 .net "data_valid", 0 0, v0x561f2aa1e530_0;  1 drivers
v0x561f2aa1f7a0_0 .net "fill_now", 0 0, L_0x561f2aa33450;  1 drivers
v0x561f2aa1f840_0 .net "pause", 0 0, L_0x561f2aa31b50;  1 drivers
v0x561f2aa1f930_0 .var "rst_n", 0 0;
v0x561f2aa1f9d0_0 .net "rw_1", 0 0, L_0x561f2aa20720;  1 drivers
v0x561f2aa1fac0_0 .net "rw_2", 0 0, L_0x561f2aa211f0;  1 drivers
v0x561f2aa1fbb0_0 .var "start", 0 0;
S_0x561f2a9b5b30 .scope module, "FILTER" "filter5x5" 2 44, 3 12 0, S_0x561f2a9b9be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "Din"
    .port_info 1 /INPUT 1 "data_valid"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 1 "fill_now"
    .port_info 5 /OUTPUT 16 "Dout"
P_0x561f2a956750 .param/l "CONVOLUTE" 0 3 31, C4<11>;
P_0x561f2a956790 .param/l "FIX" 0 3 31, C4<10>;
P_0x561f2a9567d0 .param/l "IDLE" 0 3 31, C4<00>;
P_0x561f2a956810 .param/l "M" 0 3 32, +C4<00000000000000000000000000000101>;
P_0x561f2a956850 .param/l "N" 0 3 32, +C4<00000000000000000000000000000101>;
P_0x561f2a956890 .param/l "STORE" 0 3 31, C4<01>;
L_0x561f2a95f8f0 .functor OR 1, L_0x561f2aa33180, L_0x561f2aa33270, C4<0>, C4<0>;
v0x561f2a9e5150_0 .net "Din", 7 0, L_0x561f2aa32d40;  alias, 1 drivers
v0x561f2a9dbe00_0 .net "Dout", 15 0, L_0x561f2aa33750;  alias, 1 drivers
v0x561f2a9d4550_0 .var "NS", 1 0;
v0x561f2a9ccea0_0 .var "PS", 1 0;
L_0x7f8eedf93b58 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x561f2a9b96c0_0 .net/2u *"_s0", 1 0, L_0x7f8eedf93b58;  1 drivers
L_0x7f8eedf93be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561f2a9b5610_0 .net/2u *"_s10", 0 0, L_0x7f8eedf93be8;  1 drivers
L_0x7f8eedf93c30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561f2aa13cb0_0 .net/2u *"_s12", 0 0, L_0x7f8eedf93c30;  1 drivers
L_0x7f8eedf93c78 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x561f2aa13d90_0 .net/2u *"_s16", 1 0, L_0x7f8eedf93c78;  1 drivers
v0x561f2aa13e70_0 .net *"_s18", 0 0, L_0x561f2aa33630;  1 drivers
v0x561f2aa13f30_0 .net *"_s2", 0 0, L_0x561f2aa33180;  1 drivers
o0x7f8eedfdc1f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x561f2aa13ff0_0 name=_s20
L_0x7f8eedf93ba0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x561f2aa140d0_0 .net/2u *"_s4", 1 0, L_0x7f8eedf93ba0;  1 drivers
v0x561f2aa141b0_0 .net *"_s6", 0 0, L_0x561f2aa33270;  1 drivers
v0x561f2aa14270_0 .net *"_s8", 0 0, L_0x561f2a95f8f0;  1 drivers
v0x561f2aa14330_0 .net "clk", 0 0, v0x561f2aa1f660_0;  1 drivers
v0x561f2aa143f0_0 .var/i "count", 31 0;
v0x561f2aa144d0_0 .net "data_valid", 0 0, L_0x561f2aa32ff0;  alias, 1 drivers
v0x561f2aa14590_0 .net "fill_now", 0 0, L_0x561f2aa33450;  alias, 1 drivers
v0x561f2aa14650_0 .var/i "i", 31 0;
v0x561f2aa14730 .array "image_kernal", 24 0, 7 0;
v0x561f2aa147f0_0 .var/i "j", 31 0;
v0x561f2aa148d0_0 .var/i "k", 31 0;
v0x561f2aa149b0_0 .var "result", 15 0;
v0x561f2aa14a90_0 .var "result0", 15 0;
v0x561f2aa14b70_0 .var "result1", 15 0;
v0x561f2aa14c50_0 .var "result2", 15 0;
v0x561f2aa14d30_0 .var "result3", 15 0;
v0x561f2aa14e10_0 .net "rst", 0 0, v0x561f2aa1f930_0;  1 drivers
v0x561f2aa14ed0 .array "storage", 24 0, 7 0;
E_0x561f2a95e4d0/0 .event edge, v0x561f2a9ccea0_0, v0x561f2aa148d0_0, v0x561f2aa143f0_0, v0x561f2aa14650_0;
E_0x561f2a95e4d0/1 .event edge, v0x561f2aa144d0_0, v0x561f2a9e5150_0;
E_0x561f2a95e4d0 .event/or E_0x561f2a95e4d0/0, E_0x561f2a95e4d0/1;
E_0x561f2a958490 .event posedge, v0x561f2aa14330_0;
E_0x561f2a959120 .event posedge, v0x561f2aa14e10_0, v0x561f2aa14330_0;
L_0x561f2aa33180 .cmp/eq 2, v0x561f2a9ccea0_0, L_0x7f8eedf93b58;
L_0x561f2aa33270 .cmp/eq 2, v0x561f2a9ccea0_0, L_0x7f8eedf93ba0;
L_0x561f2aa33450 .functor MUXZ 1, L_0x7f8eedf93c30, L_0x7f8eedf93be8, L_0x561f2a95f8f0, C4<>;
L_0x561f2aa33630 .cmp/eq 2, v0x561f2a9ccea0_0, L_0x7f8eedf93c78;
L_0x561f2aa33750 .functor MUXZ 16, o0x7f8eedfdc1f8, v0x561f2aa149b0_0, L_0x561f2aa33630, C4<>;
S_0x561f2aa15050 .scope module, "GS" "Grayscaler" 2 38, 4 21 0, S_0x561f2a9b9be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "GS_enable"
    .port_info 3 /INPUT 1 "RWM_valid"
    .port_info 4 /INPUT 8 "Din"
    .port_info 5 /OUTPUT 8 "Dout"
    .port_info 6 /OUTPUT 1 "GS_valid"
    .port_info 7 /OUTPUT 1 "pause"
    .port_info 8 /OUTPUT 1 "GS_done"
P_0x561f2aa151f0 .param/l "CALCULATE" 0 4 37, C4<10>;
P_0x561f2aa15230 .param/l "FILL" 0 4 37, C4<01>;
P_0x561f2aa15270 .param/l "IDLE" 0 4 37, C4<00>;
P_0x561f2aa152b0 .param/l "M" 0 4 33, +C4<00000000000000000000000000000101>;
P_0x561f2aa152f0 .param/l "N" 0 4 33, +C4<00000000000000000000000000000101>;
L_0x561f2aa20be0 .functor AND 1, L_0x561f2aa21730, L_0x561f2aa31830, C4<1>, C4<1>;
L_0x561f2a95fdb0 .functor AND 1, L_0x561f2aa20be0, L_0x561f2aa319c0, C4<1>, C4<1>;
L_0x561f2a95fb90 .functor AND 1, L_0x561f2aa31f50, L_0x561f2aa32040, C4<1>, C4<1>;
v0x561f2aa15680_0 .var "CS", 1 0;
v0x561f2aa15780_0 .net "Din", 7 0, L_0x561f2aa327a0;  alias, 1 drivers
v0x561f2aa15860_0 .net "Dout", 7 0, L_0x561f2aa31e20;  alias, 1 drivers
v0x561f2aa15920_0 .var "GS_done", 0 0;
v0x561f2aa159e0_0 .net "GS_enable", 0 0, L_0x561f2aa21500;  alias, 1 drivers
v0x561f2aa15af0_0 .net "GS_valid", 0 0, L_0x561f2aa32270;  alias, 1 drivers
v0x561f2aa15bb0_0 .var "NS", 1 0;
v0x561f2aa15c90_0 .net "RWM_valid", 0 0, L_0x561f2aa32a20;  alias, 1 drivers
L_0x7f8eedf93648 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x561f2aa15d50_0 .net/2u *"_s0", 1 0, L_0x7f8eedf93648;  1 drivers
L_0x7f8eedf936d8 .functor BUFT 1, C4<00000000000000000000000000011001>, C4<0>, C4<0>, C4<0>;
v0x561f2aa15e30_0 .net/2s *"_s10", 31 0, L_0x7f8eedf936d8;  1 drivers
v0x561f2aa15f10_0 .net *"_s12", 0 0, L_0x561f2aa319c0;  1 drivers
v0x561f2aa15fd0_0 .net *"_s14", 0 0, L_0x561f2a95fdb0;  1 drivers
L_0x7f8eedf93720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561f2aa16090_0 .net/2u *"_s16", 0 0, L_0x7f8eedf93720;  1 drivers
L_0x7f8eedf93768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561f2aa16170_0 .net/2u *"_s18", 0 0, L_0x7f8eedf93768;  1 drivers
v0x561f2aa16250_0 .net *"_s2", 0 0, L_0x561f2aa21730;  1 drivers
L_0x7f8eedf937b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x561f2aa16310_0 .net/2u *"_s22", 1 0, L_0x7f8eedf937b0;  1 drivers
v0x561f2aa163f0_0 .net *"_s24", 0 0, L_0x561f2aa31ce0;  1 drivers
o0x7f8eedfdc978 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x561f2aa164b0_0 name=_s26
L_0x7f8eedf937f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x561f2aa16590_0 .net/2u *"_s30", 1 0, L_0x7f8eedf937f8;  1 drivers
v0x561f2aa16670_0 .net *"_s32", 0 0, L_0x561f2aa31f50;  1 drivers
L_0x7f8eedf93840 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x561f2aa16730_0 .net/2s *"_s34", 31 0, L_0x7f8eedf93840;  1 drivers
v0x561f2aa16810_0 .net *"_s36", 0 0, L_0x561f2aa32040;  1 drivers
v0x561f2aa168d0_0 .net *"_s38", 0 0, L_0x561f2a95fb90;  1 drivers
L_0x7f8eedf93690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x561f2aa16990_0 .net/2s *"_s4", 31 0, L_0x7f8eedf93690;  1 drivers
L_0x7f8eedf93888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561f2aa16a70_0 .net/2u *"_s40", 0 0, L_0x7f8eedf93888;  1 drivers
L_0x7f8eedf938d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561f2aa16b50_0 .net/2u *"_s42", 0 0, L_0x7f8eedf938d0;  1 drivers
v0x561f2aa16c30_0 .net *"_s6", 0 0, L_0x561f2aa31830;  1 drivers
v0x561f2aa16cf0_0 .net *"_s8", 0 0, L_0x561f2aa20be0;  1 drivers
v0x561f2aa16db0_0 .var "blue", 7 0;
v0x561f2aa16e90_0 .var/i "c", 31 0;
v0x561f2aa16f70_0 .net "clk", 0 0, v0x561f2aa1f660_0;  alias, 1 drivers
v0x561f2aa17010_0 .var/i "d", 31 0;
v0x561f2aa170d0_0 .var "green", 7 0;
v0x561f2aa171b0_0 .net "pause", 0 0, L_0x561f2aa31b50;  alias, 1 drivers
v0x561f2aa17270_0 .var "red", 7 0;
v0x561f2aa17350_0 .var "result", 7 0;
v0x561f2aa17430_0 .net "rst_n", 0 0, v0x561f2aa1f930_0;  alias, 1 drivers
E_0x561f2a95e2c0/0 .event edge, v0x561f2aa15680_0, v0x561f2aa159e0_0, v0x561f2aa16e90_0, v0x561f2aa15780_0;
E_0x561f2a95e2c0/1 .event edge, v0x561f2aa17270_0, v0x561f2aa170d0_0, v0x561f2aa16db0_0, v0x561f2aa17010_0;
E_0x561f2a95e2c0 .event/or E_0x561f2a95e2c0/0, E_0x561f2a95e2c0/1;
E_0x561f2a95f0b0/0 .event negedge, v0x561f2aa14e10_0;
E_0x561f2a95f0b0/1 .event posedge, v0x561f2aa14330_0;
E_0x561f2a95f0b0 .event/or E_0x561f2a95f0b0/0, E_0x561f2a95f0b0/1;
L_0x561f2aa21730 .cmp/eq 2, v0x561f2aa15680_0, L_0x7f8eedf93648;
L_0x561f2aa31830 .cmp/eq 32, v0x561f2aa16e90_0, L_0x7f8eedf93690;
L_0x561f2aa319c0 .cmp/ne 32, v0x561f2aa17010_0, L_0x7f8eedf936d8;
L_0x561f2aa31b50 .functor MUXZ 1, L_0x7f8eedf93768, L_0x7f8eedf93720, L_0x561f2a95fdb0, C4<>;
L_0x561f2aa31ce0 .cmp/eq 2, v0x561f2aa15680_0, L_0x7f8eedf937b0;
L_0x561f2aa31e20 .functor MUXZ 8, o0x7f8eedfdc978, v0x561f2aa17350_0, L_0x561f2aa31ce0, C4<>;
L_0x561f2aa31f50 .cmp/eq 2, v0x561f2aa15680_0, L_0x7f8eedf937f8;
L_0x561f2aa32040 .cmp/eq 32, v0x561f2aa16e90_0, L_0x7f8eedf93840;
L_0x561f2aa32270 .functor MUXZ 1, L_0x7f8eedf938d0, L_0x7f8eedf93888, L_0x561f2a95fb90, C4<>;
S_0x561f2aa17600 .scope module, "Memory_1" "RWM_1" 2 40, 5 24 0, S_0x561f2a9b9be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "RWM_enable"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "clear"
    .port_info 5 /INPUT 1 "pause"
    .port_info 6 /INPUT 8 "data_in"
    .port_info 7 /OUTPUT 8 "data_out"
    .port_info 8 /OUTPUT 1 "RWM_valid"
    .port_info 9 /OUTPUT 1 "RWM_done"
P_0x561f2aa177b0 .param/l "CLEANUP" 0 5 43, C4<100>;
P_0x561f2aa177f0 .param/l "INACTIVE" 0 5 43, C4<000>;
P_0x561f2aa17830 .param/l "M" 0 5 37, +C4<00000000000000000000000000000101>;
P_0x561f2aa17870 .param/l "N" 0 5 37, +C4<00000000000000000000000000000101>;
P_0x561f2aa178b0 .param/l "READ" 0 5 43, C4<001>;
P_0x561f2aa178f0 .param/l "WAIT" 0 5 43, C4<011>;
P_0x561f2aa17930 .param/l "WRITE" 0 5 43, C4<010>;
v0x561f2aa17de0_0 .var "CS", 2 0;
v0x561f2aa17ee0 .array "DATA", 74 0, 7 0;
v0x561f2aa17fa0_0 .var "NS", 2 0;
v0x561f2aa18090_0 .var "RWM_done", 0 0;
v0x561f2aa18150_0 .net "RWM_enable", 0 0, L_0x561f2aa201f0;  alias, 1 drivers
v0x561f2aa18260_0 .net "RWM_valid", 0 0, L_0x561f2aa32a20;  alias, 1 drivers
L_0x7f8eedf93918 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x561f2aa18300_0 .net/2u *"_s0", 2 0, L_0x7f8eedf93918;  1 drivers
L_0x7f8eedf93960 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x561f2aa183c0_0 .net/2u *"_s10", 2 0, L_0x7f8eedf93960;  1 drivers
v0x561f2aa184a0_0 .net *"_s12", 0 0, L_0x561f2aa328e0;  1 drivers
L_0x7f8eedf939a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561f2aa18560_0 .net/2u *"_s14", 0 0, L_0x7f8eedf939a8;  1 drivers
L_0x7f8eedf939f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561f2aa18640_0 .net/2u *"_s16", 0 0, L_0x7f8eedf939f0;  1 drivers
v0x561f2aa18720_0 .net *"_s2", 0 0, L_0x561f2aa32610;  1 drivers
v0x561f2aa187e0_0 .net *"_s4", 7 0, L_0x561f2aa32700;  1 drivers
o0x7f8eedfdd098 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x561f2aa188c0_0 name=_s6
v0x561f2aa189a0_0 .net "clear", 0 0, v0x561f2aa1f570_0;  1 drivers
v0x561f2aa18a60_0 .net "clk", 0 0, v0x561f2aa1f660_0;  alias, 1 drivers
v0x561f2aa18b00_0 .net "data_in", 7 0, v0x561f2aa1e460_0;  alias, 1 drivers
v0x561f2aa18be0_0 .net "data_out", 7 0, L_0x561f2aa327a0;  alias, 1 drivers
v0x561f2aa18ca0_0 .var/i "i", 31 0;
v0x561f2aa18d60_0 .var/i "j", 31 0;
v0x561f2aa18e40_0 .net "pause", 0 0, L_0x561f2aa31b50;  alias, 1 drivers
v0x561f2aa18f10_0 .net "rst_n", 0 0, v0x561f2aa1f930_0;  alias, 1 drivers
v0x561f2aa19000_0 .net "rw", 0 0, L_0x561f2aa20720;  alias, 1 drivers
E_0x561f2a95f4b0 .event edge, v0x561f2aa171b0_0, v0x561f2aa18ca0_0, v0x561f2aa19000_0, v0x561f2aa18150_0;
L_0x561f2aa32610 .cmp/eq 3, v0x561f2aa17de0_0, L_0x7f8eedf93918;
L_0x561f2aa32700 .array/port v0x561f2aa17ee0, v0x561f2aa18ca0_0;
L_0x561f2aa327a0 .functor MUXZ 8, o0x7f8eedfdd098, L_0x561f2aa32700, L_0x561f2aa32610, C4<>;
L_0x561f2aa328e0 .cmp/eq 3, v0x561f2aa17de0_0, L_0x7f8eedf93960;
L_0x561f2aa32a20 .functor MUXZ 1, L_0x7f8eedf939f0, L_0x7f8eedf939a8, L_0x561f2aa328e0, C4<>;
S_0x561f2aa191e0 .scope module, "Memory_2" "RWM_2" 2 42, 6 24 0, S_0x561f2a9b9be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "RWM_enable"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "clear"
    .port_info 5 /INPUT 1 "GS_valid"
    .port_info 6 /INPUT 8 "data_in"
    .port_info 7 /OUTPUT 8 "data_out"
    .port_info 8 /OUTPUT 1 "RWM_valid"
    .port_info 9 /OUTPUT 1 "RWM_done"
P_0x561f2aa193b0 .param/l "CLEANUP" 0 6 43, C4<100>;
P_0x561f2aa193f0 .param/l "INACTIVE" 0 6 43, C4<000>;
P_0x561f2aa19430 .param/l "M" 0 6 37, +C4<00000000000000000000000000000101>;
P_0x561f2aa19470 .param/l "N" 0 6 37, +C4<00000000000000000000000000000101>;
P_0x561f2aa194b0 .param/l "READ" 0 6 43, C4<001>;
P_0x561f2aa194f0 .param/l "WAIT" 0 6 43, C4<011>;
P_0x561f2aa19530 .param/l "WRITE" 0 6 43, C4<010>;
v0x561f2aa199d0_0 .var "CS", 2 0;
v0x561f2aa19ad0 .array "DATA", 24 0, 7 0;
v0x561f2aa19b90_0 .net "GS_valid", 0 0, L_0x561f2aa32270;  alias, 1 drivers
v0x561f2aa19c90_0 .var "NS", 2 0;
v0x561f2aa19d30_0 .var "RWM_done", 0 0;
v0x561f2aa19e40_0 .net "RWM_enable", 0 0, L_0x561f2aa20b40;  alias, 1 drivers
v0x561f2aa19f00_0 .net "RWM_valid", 0 0, L_0x561f2aa32ff0;  alias, 1 drivers
L_0x7f8eedf93a38 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x561f2aa19fa0_0 .net/2u *"_s0", 2 0, L_0x7f8eedf93a38;  1 drivers
L_0x7f8eedf93a80 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x561f2aa1a060_0 .net/2u *"_s10", 2 0, L_0x7f8eedf93a80;  1 drivers
v0x561f2aa1a140_0 .net *"_s12", 0 0, L_0x561f2aa32e80;  1 drivers
L_0x7f8eedf93ac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561f2aa1a200_0 .net/2u *"_s14", 0 0, L_0x7f8eedf93ac8;  1 drivers
L_0x7f8eedf93b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561f2aa1a2e0_0 .net/2u *"_s16", 0 0, L_0x7f8eedf93b10;  1 drivers
v0x561f2aa1a3c0_0 .net *"_s2", 0 0, L_0x561f2aa32bb0;  1 drivers
v0x561f2aa1a480_0 .net *"_s4", 7 0, L_0x561f2aa32ca0;  1 drivers
o0x7f8eedfdd5a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x561f2aa1a560_0 name=_s6
v0x561f2aa1a640_0 .net "clear", 0 0, v0x561f2aa1f570_0;  alias, 1 drivers
v0x561f2aa1a710_0 .net "clk", 0 0, v0x561f2aa1f660_0;  alias, 1 drivers
v0x561f2aa1a7b0_0 .net "data_in", 7 0, L_0x561f2aa31e20;  alias, 1 drivers
v0x561f2aa1a880_0 .net "data_out", 7 0, L_0x561f2aa32d40;  alias, 1 drivers
v0x561f2aa1a950_0 .var/i "i", 31 0;
v0x561f2aa1aa10_0 .var/i "j", 31 0;
v0x561f2aa1aaf0_0 .net "rst_n", 0 0, v0x561f2aa1f930_0;  alias, 1 drivers
v0x561f2aa1ab90_0 .net "rw", 0 0, L_0x561f2aa211f0;  alias, 1 drivers
E_0x561f2a95ecb0 .event edge, v0x561f2aa15af0_0, v0x561f2aa1a950_0, v0x561f2aa1ab90_0, v0x561f2aa19e40_0;
L_0x561f2aa32bb0 .cmp/eq 3, v0x561f2aa199d0_0, L_0x7f8eedf93a38;
L_0x561f2aa32ca0 .array/port v0x561f2aa19ad0, v0x561f2aa1a950_0;
L_0x561f2aa32d40 .functor MUXZ 8, o0x7f8eedfdd5a8, L_0x561f2aa32ca0, L_0x561f2aa32bb0, C4<>;
L_0x561f2aa32e80 .cmp/eq 3, v0x561f2aa199d0_0, L_0x7f8eedf93a80;
L_0x561f2aa32ff0 .functor MUXZ 1, L_0x7f8eedf93b10, L_0x7f8eedf93ac8, L_0x561f2aa32e80, C4<>;
S_0x561f2aa1ad90 .scope module, "control" "Controller" 2 34, 7 4 0, S_0x561f2a9b9be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "RWM_1_done"
    .port_info 3 /INPUT 1 "RWM_2_done"
    .port_info 4 /INPUT 1 "GS_done"
    .port_info 5 /INPUT 1 "start"
    .port_info 6 /OUTPUT 1 "RWM_1_enable"
    .port_info 7 /OUTPUT 1 "rw_1"
    .port_info 8 /OUTPUT 1 "RWM_2_enable"
    .port_info 9 /OUTPUT 1 "rw_2"
    .port_info 10 /OUTPUT 1 "camera_enable"
    .port_info 11 /OUTPUT 1 "GS_enable"
P_0x561f2a9eab20 .param/l "CAMERA_READ" 0 7 19, C4<001>;
P_0x561f2a9eab60 .param/l "FILTER" 0 7 19, C4<011>;
P_0x561f2a9eaba0 .param/l "GRAYSCALE" 0 7 19, C4<010>;
P_0x561f2a9eabe0 .param/l "IDLE" 0 7 19, C4<000>;
L_0x561f2a95fca0 .functor OR 1, L_0x561f2aa1fed0, L_0x561f2aa20060, C4<0>, C4<0>;
L_0x561f2a95fec0 .functor OR 1, L_0x561f2aa208b0, L_0x561f2aa20a00, C4<0>, C4<0>;
v0x561f2aa1b2a0_0 .var "CS", 2 0;
v0x561f2aa1b3a0_0 .net "GS_done", 0 0, v0x561f2aa15920_0;  alias, 1 drivers
v0x561f2aa1b460_0 .net "GS_enable", 0 0, L_0x561f2aa21500;  alias, 1 drivers
v0x561f2aa1b560_0 .var "NS", 2 0;
v0x561f2aa1b600_0 .net "RWM_1_done", 0 0, v0x561f2aa18090_0;  alias, 1 drivers
v0x561f2aa1b6f0_0 .net "RWM_1_enable", 0 0, L_0x561f2aa201f0;  alias, 1 drivers
v0x561f2aa1b7c0_0 .net "RWM_2_done", 0 0, v0x561f2aa19d30_0;  alias, 1 drivers
v0x561f2aa1b890_0 .net "RWM_2_enable", 0 0, L_0x561f2aa20b40;  alias, 1 drivers
L_0x7f8eedf93018 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x561f2aa1b960_0 .net/2u *"_s0", 2 0, L_0x7f8eedf93018;  1 drivers
L_0x7f8eedf930f0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x561f2aa1ba00_0 .net/2u *"_s10", 2 0, L_0x7f8eedf930f0;  1 drivers
v0x561f2aa1baa0_0 .net *"_s12", 0 0, L_0x561f2aa1fed0;  1 drivers
L_0x7f8eedf93138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x561f2aa1bb40_0 .net/2u *"_s14", 2 0, L_0x7f8eedf93138;  1 drivers
v0x561f2aa1bc00_0 .net *"_s16", 0 0, L_0x561f2aa20060;  1 drivers
v0x561f2aa1bcc0_0 .net *"_s18", 0 0, L_0x561f2a95fca0;  1 drivers
v0x561f2aa1bd80_0 .net *"_s2", 0 0, L_0x561f2aa1fc50;  1 drivers
L_0x7f8eedf93180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561f2aa1be40_0 .net/2u *"_s20", 0 0, L_0x7f8eedf93180;  1 drivers
L_0x7f8eedf931c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561f2aa1bf20_0 .net/2u *"_s22", 0 0, L_0x7f8eedf931c8;  1 drivers
L_0x7f8eedf93210 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x561f2aa1c000_0 .net/2u *"_s26", 2 0, L_0x7f8eedf93210;  1 drivers
v0x561f2aa1c0e0_0 .net *"_s28", 0 0, L_0x561f2aa20380;  1 drivers
L_0x7f8eedf93258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561f2aa1c1a0_0 .net/2u *"_s30", 0 0, L_0x7f8eedf93258;  1 drivers
L_0x7f8eedf932a0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x561f2aa1c280_0 .net/2u *"_s32", 2 0, L_0x7f8eedf932a0;  1 drivers
v0x561f2aa1c360_0 .net *"_s34", 0 0, L_0x561f2aa204f0;  1 drivers
L_0x7f8eedf932e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561f2aa1c420_0 .net/2u *"_s36", 0 0, L_0x7f8eedf932e8;  1 drivers
o0x7f8eedfddb78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561f2aa1c500_0 name=_s38
L_0x7f8eedf93060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561f2aa1c5e0_0 .net/2u *"_s4", 0 0, L_0x7f8eedf93060;  1 drivers
v0x561f2aa1c6c0_0 .net *"_s40", 0 0, L_0x561f2aa20590;  1 drivers
L_0x7f8eedf93330 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x561f2aa1c7a0_0 .net/2u *"_s44", 2 0, L_0x7f8eedf93330;  1 drivers
v0x561f2aa1c880_0 .net *"_s46", 0 0, L_0x561f2aa208b0;  1 drivers
L_0x7f8eedf93378 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x561f2aa1c940_0 .net/2u *"_s48", 2 0, L_0x7f8eedf93378;  1 drivers
v0x561f2aa1ca20_0 .net *"_s50", 0 0, L_0x561f2aa20a00;  1 drivers
v0x561f2aa1cae0_0 .net *"_s52", 0 0, L_0x561f2a95fec0;  1 drivers
L_0x7f8eedf933c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561f2aa1cba0_0 .net/2u *"_s54", 0 0, L_0x7f8eedf933c0;  1 drivers
L_0x7f8eedf93408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561f2aa1cc80_0 .net/2u *"_s56", 0 0, L_0x7f8eedf93408;  1 drivers
L_0x7f8eedf930a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561f2aa1cf70_0 .net/2u *"_s6", 0 0, L_0x7f8eedf930a8;  1 drivers
L_0x7f8eedf93450 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x561f2aa1d050_0 .net/2u *"_s60", 2 0, L_0x7f8eedf93450;  1 drivers
v0x561f2aa1d130_0 .net *"_s62", 0 0, L_0x561f2aa20d40;  1 drivers
L_0x7f8eedf93498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561f2aa1d1f0_0 .net/2u *"_s64", 0 0, L_0x7f8eedf93498;  1 drivers
L_0x7f8eedf934e0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x561f2aa1d2d0_0 .net/2u *"_s66", 2 0, L_0x7f8eedf934e0;  1 drivers
v0x561f2aa1d3b0_0 .net *"_s68", 0 0, L_0x561f2aa20f40;  1 drivers
L_0x7f8eedf93528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561f2aa1d470_0 .net/2u *"_s70", 0 0, L_0x7f8eedf93528;  1 drivers
o0x7f8eedfddea8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561f2aa1d550_0 name=_s72
v0x561f2aa1d630_0 .net *"_s74", 0 0, L_0x561f2aa210b0;  1 drivers
L_0x7f8eedf93570 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x561f2aa1d710_0 .net/2u *"_s78", 2 0, L_0x7f8eedf93570;  1 drivers
v0x561f2aa1d7f0_0 .net *"_s80", 0 0, L_0x561f2aa21410;  1 drivers
L_0x7f8eedf935b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561f2aa1d8b0_0 .net/2u *"_s82", 0 0, L_0x7f8eedf935b8;  1 drivers
L_0x7f8eedf93600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561f2aa1d990_0 .net/2u *"_s84", 0 0, L_0x7f8eedf93600;  1 drivers
v0x561f2aa1da70_0 .net "camera_enable", 0 0, L_0x561f2aa1fd40;  alias, 1 drivers
v0x561f2aa1db30_0 .net "clk", 0 0, v0x561f2aa1f660_0;  alias, 1 drivers
v0x561f2aa1dbd0_0 .net "rst_n", 0 0, v0x561f2aa1f930_0;  alias, 1 drivers
v0x561f2aa1dc70_0 .net "rw_1", 0 0, L_0x561f2aa20720;  alias, 1 drivers
v0x561f2aa1dd40_0 .net "rw_2", 0 0, L_0x561f2aa211f0;  alias, 1 drivers
v0x561f2aa1de10_0 .net "start", 0 0, v0x561f2aa1fbb0_0;  1 drivers
E_0x561f2a9f8c30 .event edge, v0x561f2aa19d30_0, v0x561f2aa18090_0, v0x561f2aa15920_0, v0x561f2aa1de10_0;
L_0x561f2aa1fc50 .cmp/eq 3, v0x561f2aa1b2a0_0, L_0x7f8eedf93018;
L_0x561f2aa1fd40 .functor MUXZ 1, L_0x7f8eedf930a8, L_0x7f8eedf93060, L_0x561f2aa1fc50, C4<>;
L_0x561f2aa1fed0 .cmp/eq 3, v0x561f2aa1b2a0_0, L_0x7f8eedf930f0;
L_0x561f2aa20060 .cmp/eq 3, v0x561f2aa1b2a0_0, L_0x7f8eedf93138;
L_0x561f2aa201f0 .functor MUXZ 1, L_0x7f8eedf931c8, L_0x7f8eedf93180, L_0x561f2a95fca0, C4<>;
L_0x561f2aa20380 .cmp/eq 3, v0x561f2aa1b2a0_0, L_0x7f8eedf93210;
L_0x561f2aa204f0 .cmp/eq 3, v0x561f2aa1b2a0_0, L_0x7f8eedf932a0;
L_0x561f2aa20590 .functor MUXZ 1, o0x7f8eedfddb78, L_0x7f8eedf932e8, L_0x561f2aa204f0, C4<>;
L_0x561f2aa20720 .functor MUXZ 1, L_0x561f2aa20590, L_0x7f8eedf93258, L_0x561f2aa20380, C4<>;
L_0x561f2aa208b0 .cmp/eq 3, v0x561f2aa1b2a0_0, L_0x7f8eedf93330;
L_0x561f2aa20a00 .cmp/eq 3, v0x561f2aa1b2a0_0, L_0x7f8eedf93378;
L_0x561f2aa20b40 .functor MUXZ 1, L_0x7f8eedf93408, L_0x7f8eedf933c0, L_0x561f2a95fec0, C4<>;
L_0x561f2aa20d40 .cmp/eq 3, v0x561f2aa1b2a0_0, L_0x7f8eedf93450;
L_0x561f2aa20f40 .cmp/eq 3, v0x561f2aa1b2a0_0, L_0x7f8eedf934e0;
L_0x561f2aa210b0 .functor MUXZ 1, o0x7f8eedfddea8, L_0x7f8eedf93528, L_0x561f2aa20f40, C4<>;
L_0x561f2aa211f0 .functor MUXZ 1, L_0x561f2aa210b0, L_0x7f8eedf93498, L_0x561f2aa20d40, C4<>;
L_0x561f2aa21410 .cmp/eq 3, v0x561f2aa1b2a0_0, L_0x7f8eedf93570;
L_0x561f2aa21500 .functor MUXZ 1, L_0x7f8eedf93600, L_0x7f8eedf935b8, L_0x561f2aa21410, C4<>;
S_0x561f2aa1e010 .scope module, "interface" "camera" 2 36, 8 4 0, S_0x561f2a9b9be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "camera_en"
    .port_info 2 /OUTPUT 1 "data_valid"
    .port_info 3 /OUTPUT 8 "data_out"
v0x561f2aa1e1c0 .array "DATA", 74 0, 7 0;
v0x561f2aa1e2a0_0 .net "camera_en", 0 0, L_0x561f2aa1fd40;  alias, 1 drivers
v0x561f2aa1e390_0 .net "clk", 0 0, v0x561f2aa1f660_0;  alias, 1 drivers
v0x561f2aa1e460_0 .var "data_out", 7 0;
v0x561f2aa1e530_0 .var "data_valid", 0 0;
v0x561f2aa1e5d0_0 .var/i "ptr", 31 0;
    .scope S_0x561f2aa1ad90;
T_0 ;
    %wait E_0x561f2a95f0b0;
    %load/vec4 v0x561f2aa1dbd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561f2aa1b2a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x561f2aa1b560_0;
    %assign/vec4 v0x561f2aa1b2a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x561f2aa1ad90;
T_1 ;
    %wait E_0x561f2a9f8c30;
    %load/vec4 v0x561f2aa1b2a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561f2aa1b560_0, 0, 3;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x561f2aa1de10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561f2aa1b560_0, 0, 3;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561f2aa1b560_0, 0, 3;
T_1.7 ;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x561f2aa1b600_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x561f2aa1b560_0, 0, 3;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561f2aa1b560_0, 0, 3;
T_1.9 ;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x561f2aa1b600_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x561f2aa1b560_0, 0, 3;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x561f2aa1b560_0, 0, 3;
T_1.11 ;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x561f2aa1b3a0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x561f2aa1b7c0_0;
    %cmpi/e 0, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x561f2aa1b560_0, 0, 3;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561f2aa1b560_0, 0, 3;
T_1.13 ;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x561f2aa1e010;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561f2aa1e5d0_0, 0;
    %pushi/vec4 188, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 39, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 129, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 206, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 31, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 224, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 169, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 56, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 43, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 212, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 17, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 15, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 110, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 191, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 80, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 163, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 69, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 44, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 68, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 33, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 223, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 30, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 127, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 128, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 57, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 72, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 203, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 196, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 204, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 143, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 242, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 196, 0, 8;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 225, 0, 8;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 160, 0, 8;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 48, 0, 8;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 214, 0, 8;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 22, 0, 8;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 145, 0, 8;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 249, 0, 8;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 67, 0, 8;
    %ix/load 3, 44, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 19, 0, 8;
    %ix/load 3, 45, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 224, 0, 8;
    %ix/load 3, 46, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 162, 0, 8;
    %ix/load 3, 47, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 56, 0, 8;
    %ix/load 3, 48, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 47, 0, 8;
    %ix/load 3, 49, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 212, 0, 8;
    %ix/load 3, 50, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 21, 0, 8;
    %ix/load 3, 51, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 140, 0, 8;
    %ix/load 3, 52, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 53, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 193, 0, 8;
    %ix/load 3, 54, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 31, 0, 8;
    %ix/load 3, 55, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 229, 0, 8;
    %ix/load 3, 56, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 169, 0, 8;
    %ix/load 3, 57, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 59, 0, 8;
    %ix/load 3, 58, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 43, 0, 8;
    %ix/load 3, 59, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 221, 0, 8;
    %ix/load 3, 60, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 17, 0, 8;
    %ix/load 3, 61, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 142, 0, 8;
    %ix/load 3, 62, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 202, 0, 8;
    %ix/load 3, 64, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 31, 0, 8;
    %ix/load 3, 65, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 238, 0, 8;
    %ix/load 3, 66, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 169, 0, 8;
    %ix/load 3, 67, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 55, 0, 8;
    %ix/load 3, 68, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 43, 0, 8;
    %ix/load 3, 69, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 228, 0, 8;
    %ix/load 3, 70, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 17, 0, 8;
    %ix/load 3, 71, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 225, 0, 8;
    %ix/load 3, 72, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 73, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %pushi/vec4 222, 0, 8;
    %ix/load 3, 74, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa1e1c0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0x561f2aa1e010;
T_3 ;
    %wait E_0x561f2a958490;
    %load/vec4 v0x561f2aa1e2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f2aa1e530_0, 0;
    %ix/getv/s 4, v0x561f2aa1e5d0_0;
    %load/vec4a v0x561f2aa1e1c0, 4;
    %assign/vec4 v0x561f2aa1e460_0, 0;
    %load/vec4 v0x561f2aa1e5d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561f2aa1e5d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f2aa1e530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561f2aa1e5d0_0, 0;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v0x561f2aa1e460_0, 0;
T_3.1 ;
    %load/vec4 v0x561f2aa1e5d0_0;
    %cmpi/e 74, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561f2aa1e5d0_0, 0;
T_3.2 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561f2aa15050;
T_4 ;
    %wait E_0x561f2a95f0b0;
    %load/vec4 v0x561f2aa17430_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561f2aa15680_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x561f2aa15bb0_0;
    %assign/vec4 v0x561f2aa15680_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x561f2aa15050;
T_5 ;
    %wait E_0x561f2a95e2c0;
    %load/vec4 v0x561f2aa15680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f2aa15bb0_0, 0, 2;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f2aa17010_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f2aa16e90_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561f2aa17270_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561f2aa170d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561f2aa16db0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2aa15920_0, 0, 1;
    %load/vec4 v0x561f2aa159e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561f2aa15bb0_0, 0, 2;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f2aa15bb0_0, 0, 2;
T_5.6 ;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2aa15920_0, 0, 1;
    %load/vec4 v0x561f2aa16e90_0;
    %cmpi/ne 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.7, 8;
    %load/vec4 v0x561f2aa16e90_0;
    %addi 1, 0, 32;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %store/vec4 v0x561f2aa16e90_0, 0, 32;
    %load/vec4 v0x561f2aa16e90_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.9, 8;
    %load/vec4 v0x561f2aa15780_0;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %load/vec4 v0x561f2aa17270_0;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %store/vec4 v0x561f2aa17270_0, 0, 8;
    %load/vec4 v0x561f2aa16e90_0;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.11, 8;
    %load/vec4 v0x561f2aa15780_0;
    %jmp/1 T_5.12, 8;
T_5.11 ; End of true expr.
    %load/vec4 v0x561f2aa170d0_0;
    %jmp/0 T_5.12, 8;
 ; End of false expr.
    %blend;
T_5.12;
    %store/vec4 v0x561f2aa170d0_0, 0, 8;
    %load/vec4 v0x561f2aa16e90_0;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.13, 8;
    %load/vec4 v0x561f2aa15780_0;
    %jmp/1 T_5.14, 8;
T_5.13 ; End of true expr.
    %load/vec4 v0x561f2aa16db0_0;
    %jmp/0 T_5.14, 8;
 ; End of false expr.
    %blend;
T_5.14;
    %store/vec4 v0x561f2aa16db0_0, 0, 8;
    %load/vec4 v0x561f2aa16e90_0;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.15, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_5.16, 8;
T_5.15 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_5.16, 8;
 ; End of false expr.
    %blend;
T_5.16;
    %store/vec4 v0x561f2aa15bb0_0, 0, 2;
    %load/vec4 v0x561f2aa16e90_0;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.17, 8;
    %load/vec4 v0x561f2aa17010_0;
    %addi 1, 0, 32;
    %jmp/1 T_5.18, 8;
T_5.17 ; End of true expr.
    %load/vec4 v0x561f2aa17010_0;
    %jmp/0 T_5.18, 8;
 ; End of false expr.
    %blend;
T_5.18;
    %store/vec4 v0x561f2aa17010_0, 0, 32;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x561f2aa17270_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x561f2aa17270_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %load/vec4 v0x561f2aa170d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %load/vec4 v0x561f2aa170d0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %load/vec4 v0x561f2aa16db0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %load/vec4 v0x561f2aa16db0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %store/vec4 v0x561f2aa17350_0, 0, 8;
    %load/vec4 v0x561f2aa17010_0;
    %cmpi/e 25, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %store/vec4 v0x561f2aa15bb0_0, 0, 2;
    %load/vec4 v0x561f2aa17010_0;
    %cmpi/e 25, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %store/vec4 v0x561f2aa15920_0, 0, 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x561f2aa17600;
T_6 ;
    %wait E_0x561f2a95f0b0;
    %load/vec4 v0x561f2aa18f10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561f2aa17de0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x561f2aa17fa0_0;
    %assign/vec4 v0x561f2aa17de0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x561f2aa17600;
T_7 ;
    %wait E_0x561f2a958490;
    %load/vec4 v0x561f2aa17de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561f2aa18ca0_0, 0;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0x561f2aa18b00_0;
    %ix/getv/s 3, v0x561f2aa18ca0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa17ee0, 0, 4;
    %load/vec4 v0x561f2aa18ca0_0;
    %cmpi/e 74, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %load/vec4 v0x561f2aa18ca0_0;
    %addi 1, 0, 32;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %assign/vec4 v0x561f2aa18ca0_0, 0;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x561f2aa18ca0_0;
    %cmpi/e 74, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %load/vec4 v0x561f2aa18ca0_0;
    %addi 1, 0, 32;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %assign/vec4 v0x561f2aa18ca0_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x561f2aa18ca0_0;
    %assign/vec4 v0x561f2aa18ca0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f2aa18d60_0, 0, 32;
T_7.10 ;
    %load/vec4 v0x561f2aa18d60_0;
    %cmpi/s 75, 0, 32;
    %jmp/0xz T_7.11, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x561f2aa18d60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa17ee0, 0, 4;
    %load/vec4 v0x561f2aa18d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f2aa18d60_0, 0, 32;
    %jmp T_7.10;
T_7.11 ;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x561f2aa17600;
T_8 ;
    %wait E_0x561f2a95f4b0;
    %load/vec4 v0x561f2aa17de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561f2aa17fa0_0, 0, 3;
    %jmp T_8.6;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2aa18090_0, 0, 1;
    %load/vec4 v0x561f2aa18150_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.7, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561f2aa17fa0_0, 0, 3;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x561f2aa189a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.9, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x561f2aa17fa0_0, 0, 3;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x561f2aa19000_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.11, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_8.12, 8;
T_8.11 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_8.12, 8;
 ; End of false expr.
    %blend;
T_8.12;
    %store/vec4 v0x561f2aa17fa0_0, 0, 3;
T_8.10 ;
T_8.8 ;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v0x561f2aa18ca0_0;
    %cmpi/e 74, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.13, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_8.14, 8;
T_8.13 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_8.14, 8;
 ; End of false expr.
    %blend;
T_8.14;
    %store/vec4 v0x561f2aa17fa0_0, 0, 3;
    %load/vec4 v0x561f2aa18ca0_0;
    %cmpi/e 74, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.15, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.16, 8;
T_8.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.16, 8;
 ; End of false expr.
    %blend;
T_8.16;
    %store/vec4 v0x561f2aa18090_0, 0, 1;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x561f2aa18e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.17, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x561f2aa17fa0_0, 0, 3;
    %jmp T_8.18;
T_8.17 ;
    %load/vec4 v0x561f2aa18ca0_0;
    %cmpi/e 74, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.19, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_8.20, 8;
T_8.19 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_8.20, 8;
 ; End of false expr.
    %blend;
T_8.20;
    %store/vec4 v0x561f2aa17fa0_0, 0, 3;
T_8.18 ;
    %load/vec4 v0x561f2aa18ca0_0;
    %cmpi/e 74, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.21, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.22, 8;
T_8.21 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.22, 8;
 ; End of false expr.
    %blend;
T_8.22;
    %store/vec4 v0x561f2aa18090_0, 0, 1;
    %jmp T_8.6;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2aa18090_0, 0, 1;
    %load/vec4 v0x561f2aa18e40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.23, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561f2aa17fa0_0, 0, 3;
    %jmp T_8.24;
T_8.23 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x561f2aa17fa0_0, 0, 3;
T_8.24 ;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x561f2aa18d60_0;
    %cmpi/e 74, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.25, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_8.26, 8;
T_8.25 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_8.26, 8;
 ; End of false expr.
    %blend;
T_8.26;
    %store/vec4 v0x561f2aa17fa0_0, 0, 3;
    %load/vec4 v0x561f2aa18d60_0;
    %cmpi/e 74, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.27, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.28, 8;
T_8.27 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.28, 8;
 ; End of false expr.
    %blend;
T_8.28;
    %store/vec4 v0x561f2aa18090_0, 0, 1;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x561f2aa191e0;
T_9 ;
    %wait E_0x561f2a95f0b0;
    %load/vec4 v0x561f2aa1aaf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561f2aa199d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x561f2aa19c90_0;
    %assign/vec4 v0x561f2aa199d0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x561f2aa191e0;
T_10 ;
    %wait E_0x561f2a958490;
    %load/vec4 v0x561f2aa199d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %jmp T_10.5;
T_10.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561f2aa1a950_0, 0;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v0x561f2aa1a7b0_0;
    %ix/getv/s 3, v0x561f2aa1a950_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa19ad0, 0, 4;
    %load/vec4 v0x561f2aa1a950_0;
    %cmpi/e 24, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.6, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.7, 8;
T_10.6 ; End of true expr.
    %load/vec4 v0x561f2aa1a950_0;
    %addi 1, 0, 32;
    %jmp/0 T_10.7, 8;
 ; End of false expr.
    %blend;
T_10.7;
    %assign/vec4 v0x561f2aa1a950_0, 0;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v0x561f2aa1a950_0;
    %cmpi/e 24, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.8, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.9, 8;
T_10.8 ; End of true expr.
    %load/vec4 v0x561f2aa1a950_0;
    %addi 1, 0, 32;
    %jmp/0 T_10.9, 8;
 ; End of false expr.
    %blend;
T_10.9;
    %assign/vec4 v0x561f2aa1a950_0, 0;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v0x561f2aa1a950_0;
    %assign/vec4 v0x561f2aa1a950_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f2aa1aa10_0, 0, 32;
T_10.10 ;
    %load/vec4 v0x561f2aa1aa10_0;
    %cmpi/s 25, 0, 32;
    %jmp/0xz T_10.11, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x561f2aa1aa10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa19ad0, 0, 4;
    %load/vec4 v0x561f2aa1aa10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f2aa1aa10_0, 0, 32;
    %jmp T_10.10;
T_10.11 ;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x561f2aa191e0;
T_11 ;
    %wait E_0x561f2a95ecb0;
    %load/vec4 v0x561f2aa199d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561f2aa19c90_0, 0, 3;
    %jmp T_11.6;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2aa19d30_0, 0, 1;
    %load/vec4 v0x561f2aa19e40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.7, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561f2aa19c90_0, 0, 3;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0x561f2aa1a640_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.9, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x561f2aa19c90_0, 0, 3;
    %jmp T_11.10;
T_11.9 ;
    %load/vec4 v0x561f2aa1ab90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.11, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561f2aa19c90_0, 0, 3;
    %jmp T_11.12;
T_11.11 ;
    %load/vec4 v0x561f2aa19b90_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_11.13, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_11.14, 8;
T_11.13 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_11.14, 8;
 ; End of false expr.
    %blend;
T_11.14;
    %store/vec4 v0x561f2aa19c90_0, 0, 3;
T_11.12 ;
T_11.10 ;
T_11.8 ;
    %jmp T_11.6;
T_11.1 ;
    %load/vec4 v0x561f2aa1a950_0;
    %cmpi/e 24, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.15, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_11.16, 8;
T_11.15 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_11.16, 8;
 ; End of false expr.
    %blend;
T_11.16;
    %store/vec4 v0x561f2aa19c90_0, 0, 3;
    %load/vec4 v0x561f2aa1a950_0;
    %cmpi/e 24, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.17, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.18, 8;
T_11.17 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.18, 8;
 ; End of false expr.
    %blend;
T_11.18;
    %store/vec4 v0x561f2aa19d30_0, 0, 1;
    %jmp T_11.6;
T_11.2 ;
    %load/vec4 v0x561f2aa19b90_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561f2aa1a950_0;
    %pushi/vec4 24, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.19, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x561f2aa19c90_0, 0, 3;
    %jmp T_11.20;
T_11.19 ;
    %load/vec4 v0x561f2aa1a950_0;
    %cmpi/e 24, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.21, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_11.22, 8;
T_11.21 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_11.22, 8;
 ; End of false expr.
    %blend;
T_11.22;
    %store/vec4 v0x561f2aa19c90_0, 0, 3;
T_11.20 ;
    %load/vec4 v0x561f2aa1a950_0;
    %cmpi/e 24, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.23, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.24, 8;
T_11.23 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.24, 8;
 ; End of false expr.
    %blend;
T_11.24;
    %store/vec4 v0x561f2aa19d30_0, 0, 1;
    %jmp T_11.6;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2aa19d30_0, 0, 1;
    %load/vec4 v0x561f2aa19b90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.25, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x561f2aa19c90_0, 0, 3;
    %jmp T_11.26;
T_11.25 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x561f2aa19c90_0, 0, 3;
T_11.26 ;
    %jmp T_11.6;
T_11.4 ;
    %load/vec4 v0x561f2aa1aa10_0;
    %cmpi/e 25, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.27, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_11.28, 8;
T_11.27 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_11.28, 8;
 ; End of false expr.
    %blend;
T_11.28;
    %store/vec4 v0x561f2aa19c90_0, 0, 3;
    %load/vec4 v0x561f2aa1aa10_0;
    %cmpi/e 25, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.29, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.30, 8;
T_11.29 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.30, 8;
 ; End of false expr.
    %blend;
T_11.30;
    %store/vec4 v0x561f2aa19d30_0, 0, 1;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x561f2a9b5b30;
T_12 ;
    %wait E_0x561f2a959120;
    %load/vec4 v0x561f2aa14e10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561f2a9ccea0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x561f2a9d4550_0;
    %assign/vec4 v0x561f2a9ccea0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x561f2a9b5b30;
T_13 ;
    %wait E_0x561f2a958490;
    %load/vec4 v0x561f2aa144d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x561f2a9e5150_0;
    %ix/getv/s 3, v0x561f2aa14650_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f2aa14ed0, 0, 4;
    %load/vec4 v0x561f2aa14650_0;
    %cmpi/e 24, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_13.3, 8;
T_13.2 ; End of true expr.
    %load/vec4 v0x561f2aa14650_0;
    %addi 1, 0, 32;
    %jmp/0 T_13.3, 8;
 ; End of false expr.
    %blend;
T_13.3;
    %assign/vec4 v0x561f2aa14650_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561f2aa14650_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x561f2a9b5b30;
T_14 ;
    %wait E_0x561f2a95e4d0;
    %load/vec4 v0x561f2a9ccea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x561f2aa149b0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x561f2aa14a90_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x561f2aa14b70_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x561f2aa14c50_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x561f2aa14d30_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f2aa143f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f2aa147f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f2aa148d0_0, 0, 32;
    %load/vec4 v0x561f2aa144d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561f2a9d4550_0, 0, 2;
    %jmp T_14.6;
T_14.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f2a9d4550_0, 0, 2;
T_14.6 ;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x561f2aa14650_0;
    %cmpi/e 24, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.7, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_14.8, 8;
T_14.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_14.8, 8;
 ; End of false expr.
    %blend;
T_14.8;
    %store/vec4 v0x561f2a9d4550_0, 0, 2;
    %jmp T_14.4;
T_14.2 ;
    %ix/getv/s 4, v0x561f2aa147f0_0;
    %load/vec4a v0x561f2aa14ed0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561f2aa14730, 4, 0;
    %load/vec4 v0x561f2aa147f0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x561f2aa14ed0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561f2aa14730, 4, 0;
    %load/vec4 v0x561f2aa147f0_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x561f2aa14ed0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561f2aa14730, 4, 0;
    %load/vec4 v0x561f2aa147f0_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x561f2aa14ed0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561f2aa14730, 4, 0;
    %load/vec4 v0x561f2aa147f0_0;
    %pad/s 33;
    %addi 4, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x561f2aa14ed0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561f2aa14730, 4, 0;
    %load/vec4 v0x561f2aa147f0_0;
    %pad/s 33;
    %addi 5, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x561f2aa14ed0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561f2aa14730, 4, 0;
    %load/vec4 v0x561f2aa147f0_0;
    %pad/s 34;
    %addi 6, 0, 34;
    %ix/vec4/s 4;
    %load/vec4a v0x561f2aa14ed0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561f2aa14730, 4, 0;
    %load/vec4 v0x561f2aa147f0_0;
    %pad/s 34;
    %addi 7, 0, 34;
    %ix/vec4/s 4;
    %load/vec4a v0x561f2aa14ed0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561f2aa14730, 4, 0;
    %load/vec4 v0x561f2aa147f0_0;
    %pad/s 34;
    %addi 8, 0, 34;
    %ix/vec4/s 4;
    %load/vec4a v0x561f2aa14ed0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561f2aa14730, 4, 0;
    %load/vec4 v0x561f2aa147f0_0;
    %pad/s 34;
    %addi 9, 0, 34;
    %ix/vec4/s 4;
    %load/vec4a v0x561f2aa14ed0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561f2aa14730, 4, 0;
    %load/vec4 v0x561f2aa147f0_0;
    %pad/s 65;
    %addi 10, 0, 65;
    %ix/vec4/s 4;
    %load/vec4a v0x561f2aa14ed0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561f2aa14730, 4, 0;
    %load/vec4 v0x561f2aa147f0_0;
    %pad/s 66;
    %addi 11, 0, 66;
    %ix/vec4/s 4;
    %load/vec4a v0x561f2aa14ed0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561f2aa14730, 4, 0;
    %load/vec4 v0x561f2aa147f0_0;
    %pad/s 66;
    %addi 12, 0, 66;
    %ix/vec4/s 4;
    %load/vec4a v0x561f2aa14ed0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561f2aa14730, 4, 0;
    %load/vec4 v0x561f2aa147f0_0;
    %pad/s 66;
    %addi 13, 0, 66;
    %ix/vec4/s 4;
    %load/vec4a v0x561f2aa14ed0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561f2aa14730, 4, 0;
    %load/vec4 v0x561f2aa147f0_0;
    %pad/s 66;
    %addi 14, 0, 66;
    %ix/vec4/s 4;
    %load/vec4a v0x561f2aa14ed0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561f2aa14730, 4, 0;
    %load/vec4 v0x561f2aa147f0_0;
    %pad/s 65;
    %addi 15, 0, 65;
    %ix/vec4/s 4;
    %load/vec4a v0x561f2aa14ed0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561f2aa14730, 4, 0;
    %load/vec4 v0x561f2aa147f0_0;
    %pad/s 66;
    %addi 16, 0, 66;
    %ix/vec4/s 4;
    %load/vec4a v0x561f2aa14ed0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561f2aa14730, 4, 0;
    %load/vec4 v0x561f2aa147f0_0;
    %pad/s 66;
    %addi 17, 0, 66;
    %ix/vec4/s 4;
    %load/vec4a v0x561f2aa14ed0, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561f2aa14730, 4, 0;
    %load/vec4 v0x561f2aa147f0_0;
    %pad/s 66;
    %addi 18, 0, 66;
    %ix/vec4/s 4;
    %load/vec4a v0x561f2aa14ed0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561f2aa14730, 4, 0;
    %load/vec4 v0x561f2aa147f0_0;
    %pad/s 66;
    %addi 19, 0, 66;
    %ix/vec4/s 4;
    %load/vec4a v0x561f2aa14ed0, 4;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561f2aa14730, 4, 0;
    %load/vec4 v0x561f2aa147f0_0;
    %pad/s 65;
    %addi 20, 0, 65;
    %ix/vec4/s 4;
    %load/vec4a v0x561f2aa14ed0, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561f2aa14730, 4, 0;
    %load/vec4 v0x561f2aa147f0_0;
    %pad/s 66;
    %addi 21, 0, 66;
    %ix/vec4/s 4;
    %load/vec4a v0x561f2aa14ed0, 4;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561f2aa14730, 4, 0;
    %load/vec4 v0x561f2aa147f0_0;
    %pad/s 66;
    %addi 22, 0, 66;
    %ix/vec4/s 4;
    %load/vec4a v0x561f2aa14ed0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561f2aa14730, 4, 0;
    %load/vec4 v0x561f2aa147f0_0;
    %pad/s 66;
    %addi 23, 0, 66;
    %ix/vec4/s 4;
    %load/vec4a v0x561f2aa14ed0, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561f2aa14730, 4, 0;
    %load/vec4 v0x561f2aa147f0_0;
    %pad/s 66;
    %addi 24, 0, 66;
    %ix/vec4/s 4;
    %load/vec4a v0x561f2aa14ed0, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561f2aa14730, 4, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x561f2a9d4550_0, 0, 2;
    %jmp T_14.4;
T_14.3 ;
    %pushi/real 1553060174, 4059; load=0.0113000
    %pushi/real 979789, 4037; load=0.0113000
    %add/wr;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %pushi/real 1841681976, 4059; load=0.0134000
    %pushi/real 2201171, 4037; load=0.0134000
    %add/wr;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1951633139, 4059; load=0.0142000
    %pushi/real 1268358, 4037; load=0.0142000
    %add/wr;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1841681976, 4059; load=0.0134000
    %pushi/real 2201171, 4037; load=0.0134000
    %add/wr;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1553060174, 4059; load=0.0113000
    %pushi/real 979789, 4037; load=0.0113000
    %add/wr;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1841681976, 4059; load=0.0134000
    %pushi/real 2201171, 4037; load=0.0134000
    %add/wr;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1085767732, 4060; load=0.0158000
    %pushi/real 1798518, 4038; load=0.0158000
    %add/wr;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1147615261, 4060; load=0.0167000
    %pushi/real 2060242, 4038; load=0.0167000
    %add/wr;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1085767732, 4060; load=0.0158000
    %pushi/real 1798518, 4038; load=0.0158000
    %add/wr;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1841681976, 4059; load=0.0134000
    %pushi/real 2201171, 4037; load=0.0134000
    %add/wr;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1951633139, 4059; load=0.0142000
    %pushi/real 1268358, 4037; load=0.0142000
    %add/wr;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1147615261, 4060; load=0.0167000
    %pushi/real 2060242, 4038; load=0.0167000
    %add/wr;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1216334738, 4060; load=0.0177000
    %pushi/real 952946, 4038; load=0.0177000
    %add/wr;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1147615261, 4060; load=0.0167000
    %pushi/real 2060242, 4038; load=0.0167000
    %add/wr;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1951633139, 4059; load=0.0142000
    %pushi/real 1268358, 4037; load=0.0142000
    %add/wr;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1841681976, 4059; load=0.0134000
    %pushi/real 2201171, 4037; load=0.0134000
    %add/wr;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1085767732, 4060; load=0.0158000
    %pushi/real 1798518, 4038; load=0.0158000
    %add/wr;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1147615261, 4060; load=0.0167000
    %pushi/real 2060242, 4038; load=0.0167000
    %add/wr;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1085767732, 4060; load=0.0158000
    %pushi/real 1798518, 4038; load=0.0158000
    %add/wr;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1841681976, 4059; load=0.0134000
    %pushi/real 2201171, 4037; load=0.0134000
    %add/wr;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1553060174, 4059; load=0.0113000
    %pushi/real 979789, 4037; load=0.0113000
    %add/wr;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1841681976, 4059; load=0.0134000
    %pushi/real 2201171, 4037; load=0.0134000
    %add/wr;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1951633139, 4059; load=0.0142000
    %pushi/real 1268358, 4037; load=0.0142000
    %add/wr;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1841681976, 4059; load=0.0134000
    %pushi/real 2201171, 4037; load=0.0134000
    %add/wr;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1553060174, 4059; load=0.0113000
    %pushi/real 979789, 4037; load=0.0113000
    %add/wr;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %cvt/vr 16;
    %store/vec4 v0x561f2aa14a90_0, 0, 16;
    %pushi/real 1484340697, 4058; load=0.00540000
    %pushi/real 2087086, 4036; load=0.00540000
    %add/wr;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %pushi/real 1594291860, 4058; load=0.00580000
    %pushi/real 1154272, 4036; load=0.00580000
    %add/wr;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1621779650, 4058; load=0.00590000
    %pushi/real 4066797, 4036; load=0.00590000
    %add/wr;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1275433488, 4055; load=0.000580000
    %pushi/real 923418, 4033; load=0.000580000
    %add/wr;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1484340697, 4058; load=0.00540000
    %pushi/real 2087086, 4036; load=0.00540000
    %add/wr;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1594291860, 4058; load=0.00580000
    %pushi/real 1154272, 4036; load=0.00580000
    %add/wr;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1676755232, 4058; load=0.00610000
    %pushi/real 1503239, 4036; load=0.00610000
    %add/wr;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1704243023, 4058; load=0.00620000
    %pushi/real 221459, 4036; load=0.00620000
    %add/wr;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1676755232, 4058; load=0.00610000
    %pushi/real 1503239, 4036; load=0.00610000
    %add/wr;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1594291860, 4058; load=0.00580000
    %pushi/real 1154272, 4036; load=0.00580000
    %add/wr;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1621779650, 4058; load=0.00590000
    %pushi/real 4066797, 4036; load=0.00590000
    %add/wr;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1704243023, 4058; load=0.00620000
    %pushi/real 221459, 4036; load=0.00620000
    %add/wr;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1759218604, 4058; load=0.00640000
    %pushi/real 1852205, 4036; load=0.00640000
    %add/wr;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1704243023, 4058; load=0.00620000
    %pushi/real 221459, 4036; load=0.00620000
    %add/wr;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1621779650, 4058; load=0.00590000
    %pushi/real 4066797, 4036; load=0.00590000
    %add/wr;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1594291860, 4058; load=0.00580000
    %pushi/real 1154272, 4036; load=0.00580000
    %add/wr;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1676755232, 4058; load=0.00610000
    %pushi/real 1503239, 4036; load=0.00610000
    %add/wr;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1704243023, 4058; load=0.00620000
    %pushi/real 221459, 4036; load=0.00620000
    %add/wr;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1676755232, 4058; load=0.00610000
    %pushi/real 1503239, 4036; load=0.00610000
    %add/wr;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1594291860, 4058; load=0.00580000
    %pushi/real 1154272, 4036; load=0.00580000
    %add/wr;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1484340697, 4058; load=0.00540000
    %pushi/real 2087086, 4036; load=0.00540000
    %add/wr;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1594291860, 4058; load=0.00580000
    %pushi/real 1154272, 4036; load=0.00580000
    %add/wr;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1621779650, 4058; load=0.00590000
    %pushi/real 4066797, 4036; load=0.00590000
    %add/wr;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1594291860, 4058; load=0.00580000
    %pushi/real 1154272, 4036; load=0.00580000
    %add/wr;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %pushi/real 1484340697, 4058; load=0.00540000
    %pushi/real 2087086, 4036; load=0.00540000
    %add/wr;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561f2aa14730, 4;
    %ix/vec4 4;
    %cvt/ru 4;
    %mul/wr;
    %add/wr;
    %cvt/vr 16;
    %store/vec4 v0x561f2aa14b70_0, 0, 16;
    %load/vec4 v0x561f2aa14a90_0;
    %load/vec4 v0x561f2aa14b70_0;
    %sub;
    %store/vec4 v0x561f2aa149b0_0, 0, 16;
    %load/vec4 v0x561f2aa143f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f2aa143f0_0, 0, 32;
    %load/vec4 v0x561f2aa143f0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_14.9, 4;
    %load/vec4 v0x561f2aa148d0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_14.11, 4;
    %load/vec4 v0x561f2aa147f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f2aa147f0_0, 0, 32;
    %load/vec4 v0x561f2aa148d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f2aa148d0_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561f2a9d4550_0, 0, 2;
    %jmp T_14.12;
T_14.11 ;
    %load/vec4 v0x561f2aa147f0_0;
    %addi 5, 0, 32;
    %store/vec4 v0x561f2aa147f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f2aa148d0_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561f2a9d4550_0, 0, 2;
T_14.12 ;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f2a9d4550_0, 0, 2;
T_14.10 ;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x561f2a9b9be0;
T_15 ;
    %vpi_call 2 48 "$dumpfile", "../vcd/video_stitcher_tb.vcd" {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x561f2a9b9be0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2aa1f930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2aa1f570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2aa1fbb0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f2aa1f930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f2aa1fbb0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2aa1fbb0_0, 0, 1;
    %delay 130, 0;
    %delay 150, 0;
    %delay 1500, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x561f2a9b9be0;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f2aa1f660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f2aa1f660_0, 0, 1;
    %delay 1, 0;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "../testbenches/video_stitcher_tb.v";
    "../design/filter5x5.v";
    "../design/Grayscaler.v";
    "../design/RWM_1.v";
    "../design/RWM_2.v";
    "../design/Controller.v";
    "../design/camera.v";
