
test07.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064b8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  08006648  08006648  00016648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006770  08006770  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08006770  08006770  00016770  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006778  08006778  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006778  08006778  00016778  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800677c  0800677c  0001677c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006780  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
 10 .bss          000040dc  20000074  20000074  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004150  20004150  00020074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016d80  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003461  00000000  00000000  00036e24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001308  00000000  00000000  0003a288  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000011b0  00000000  00000000  0003b590  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002460c  00000000  00000000  0003c740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019350  00000000  00000000  00060d4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d7a1a  00000000  00000000  0007a09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00151ab6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005514  00000000  00000000  00151b08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006630 	.word	0x08006630

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08006630 	.word	0x08006630

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b974 	b.w	80004d0 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	4604      	mov	r4, r0
 8000208:	468e      	mov	lr, r1
 800020a:	2b00      	cmp	r3, #0
 800020c:	d14d      	bne.n	80002aa <__udivmoddi4+0xaa>
 800020e:	428a      	cmp	r2, r1
 8000210:	4694      	mov	ip, r2
 8000212:	d969      	bls.n	80002e8 <__udivmoddi4+0xe8>
 8000214:	fab2 f282 	clz	r2, r2
 8000218:	b152      	cbz	r2, 8000230 <__udivmoddi4+0x30>
 800021a:	fa01 f302 	lsl.w	r3, r1, r2
 800021e:	f1c2 0120 	rsb	r1, r2, #32
 8000222:	fa20 f101 	lsr.w	r1, r0, r1
 8000226:	fa0c fc02 	lsl.w	ip, ip, r2
 800022a:	ea41 0e03 	orr.w	lr, r1, r3
 800022e:	4094      	lsls	r4, r2
 8000230:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000234:	0c21      	lsrs	r1, r4, #16
 8000236:	fbbe f6f8 	udiv	r6, lr, r8
 800023a:	fa1f f78c 	uxth.w	r7, ip
 800023e:	fb08 e316 	mls	r3, r8, r6, lr
 8000242:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000246:	fb06 f107 	mul.w	r1, r6, r7
 800024a:	4299      	cmp	r1, r3
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x64>
 800024e:	eb1c 0303 	adds.w	r3, ip, r3
 8000252:	f106 30ff 	add.w	r0, r6, #4294967295
 8000256:	f080 811f 	bcs.w	8000498 <__udivmoddi4+0x298>
 800025a:	4299      	cmp	r1, r3
 800025c:	f240 811c 	bls.w	8000498 <__udivmoddi4+0x298>
 8000260:	3e02      	subs	r6, #2
 8000262:	4463      	add	r3, ip
 8000264:	1a5b      	subs	r3, r3, r1
 8000266:	b2a4      	uxth	r4, r4
 8000268:	fbb3 f0f8 	udiv	r0, r3, r8
 800026c:	fb08 3310 	mls	r3, r8, r0, r3
 8000270:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000274:	fb00 f707 	mul.w	r7, r0, r7
 8000278:	42a7      	cmp	r7, r4
 800027a:	d90a      	bls.n	8000292 <__udivmoddi4+0x92>
 800027c:	eb1c 0404 	adds.w	r4, ip, r4
 8000280:	f100 33ff 	add.w	r3, r0, #4294967295
 8000284:	f080 810a 	bcs.w	800049c <__udivmoddi4+0x29c>
 8000288:	42a7      	cmp	r7, r4
 800028a:	f240 8107 	bls.w	800049c <__udivmoddi4+0x29c>
 800028e:	4464      	add	r4, ip
 8000290:	3802      	subs	r0, #2
 8000292:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000296:	1be4      	subs	r4, r4, r7
 8000298:	2600      	movs	r6, #0
 800029a:	b11d      	cbz	r5, 80002a4 <__udivmoddi4+0xa4>
 800029c:	40d4      	lsrs	r4, r2
 800029e:	2300      	movs	r3, #0
 80002a0:	e9c5 4300 	strd	r4, r3, [r5]
 80002a4:	4631      	mov	r1, r6
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0xc2>
 80002ae:	2d00      	cmp	r5, #0
 80002b0:	f000 80ef 	beq.w	8000492 <__udivmoddi4+0x292>
 80002b4:	2600      	movs	r6, #0
 80002b6:	e9c5 0100 	strd	r0, r1, [r5]
 80002ba:	4630      	mov	r0, r6
 80002bc:	4631      	mov	r1, r6
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	fab3 f683 	clz	r6, r3
 80002c6:	2e00      	cmp	r6, #0
 80002c8:	d14a      	bne.n	8000360 <__udivmoddi4+0x160>
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xd4>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 80f9 	bhi.w	80004c6 <__udivmoddi4+0x2c6>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb61 0303 	sbc.w	r3, r1, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	469e      	mov	lr, r3
 80002de:	2d00      	cmp	r5, #0
 80002e0:	d0e0      	beq.n	80002a4 <__udivmoddi4+0xa4>
 80002e2:	e9c5 4e00 	strd	r4, lr, [r5]
 80002e6:	e7dd      	b.n	80002a4 <__udivmoddi4+0xa4>
 80002e8:	b902      	cbnz	r2, 80002ec <__udivmoddi4+0xec>
 80002ea:	deff      	udf	#255	; 0xff
 80002ec:	fab2 f282 	clz	r2, r2
 80002f0:	2a00      	cmp	r2, #0
 80002f2:	f040 8092 	bne.w	800041a <__udivmoddi4+0x21a>
 80002f6:	eba1 010c 	sub.w	r1, r1, ip
 80002fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002fe:	fa1f fe8c 	uxth.w	lr, ip
 8000302:	2601      	movs	r6, #1
 8000304:	0c20      	lsrs	r0, r4, #16
 8000306:	fbb1 f3f7 	udiv	r3, r1, r7
 800030a:	fb07 1113 	mls	r1, r7, r3, r1
 800030e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000312:	fb0e f003 	mul.w	r0, lr, r3
 8000316:	4288      	cmp	r0, r1
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x12c>
 800031a:	eb1c 0101 	adds.w	r1, ip, r1
 800031e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x12a>
 8000324:	4288      	cmp	r0, r1
 8000326:	f200 80cb 	bhi.w	80004c0 <__udivmoddi4+0x2c0>
 800032a:	4643      	mov	r3, r8
 800032c:	1a09      	subs	r1, r1, r0
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb1 f0f7 	udiv	r0, r1, r7
 8000334:	fb07 1110 	mls	r1, r7, r0, r1
 8000338:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800033c:	fb0e fe00 	mul.w	lr, lr, r0
 8000340:	45a6      	cmp	lr, r4
 8000342:	d908      	bls.n	8000356 <__udivmoddi4+0x156>
 8000344:	eb1c 0404 	adds.w	r4, ip, r4
 8000348:	f100 31ff 	add.w	r1, r0, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x154>
 800034e:	45a6      	cmp	lr, r4
 8000350:	f200 80bb 	bhi.w	80004ca <__udivmoddi4+0x2ca>
 8000354:	4608      	mov	r0, r1
 8000356:	eba4 040e 	sub.w	r4, r4, lr
 800035a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800035e:	e79c      	b.n	800029a <__udivmoddi4+0x9a>
 8000360:	f1c6 0720 	rsb	r7, r6, #32
 8000364:	40b3      	lsls	r3, r6
 8000366:	fa22 fc07 	lsr.w	ip, r2, r7
 800036a:	ea4c 0c03 	orr.w	ip, ip, r3
 800036e:	fa20 f407 	lsr.w	r4, r0, r7
 8000372:	fa01 f306 	lsl.w	r3, r1, r6
 8000376:	431c      	orrs	r4, r3
 8000378:	40f9      	lsrs	r1, r7
 800037a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800037e:	fa00 f306 	lsl.w	r3, r0, r6
 8000382:	fbb1 f8f9 	udiv	r8, r1, r9
 8000386:	0c20      	lsrs	r0, r4, #16
 8000388:	fa1f fe8c 	uxth.w	lr, ip
 800038c:	fb09 1118 	mls	r1, r9, r8, r1
 8000390:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000394:	fb08 f00e 	mul.w	r0, r8, lr
 8000398:	4288      	cmp	r0, r1
 800039a:	fa02 f206 	lsl.w	r2, r2, r6
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x1b8>
 80003a0:	eb1c 0101 	adds.w	r1, ip, r1
 80003a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a8:	f080 8088 	bcs.w	80004bc <__udivmoddi4+0x2bc>
 80003ac:	4288      	cmp	r0, r1
 80003ae:	f240 8085 	bls.w	80004bc <__udivmoddi4+0x2bc>
 80003b2:	f1a8 0802 	sub.w	r8, r8, #2
 80003b6:	4461      	add	r1, ip
 80003b8:	1a09      	subs	r1, r1, r0
 80003ba:	b2a4      	uxth	r4, r4
 80003bc:	fbb1 f0f9 	udiv	r0, r1, r9
 80003c0:	fb09 1110 	mls	r1, r9, r0, r1
 80003c4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c8:	fb00 fe0e 	mul.w	lr, r0, lr
 80003cc:	458e      	cmp	lr, r1
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x1e2>
 80003d0:	eb1c 0101 	adds.w	r1, ip, r1
 80003d4:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d8:	d26c      	bcs.n	80004b4 <__udivmoddi4+0x2b4>
 80003da:	458e      	cmp	lr, r1
 80003dc:	d96a      	bls.n	80004b4 <__udivmoddi4+0x2b4>
 80003de:	3802      	subs	r0, #2
 80003e0:	4461      	add	r1, ip
 80003e2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003e6:	fba0 9402 	umull	r9, r4, r0, r2
 80003ea:	eba1 010e 	sub.w	r1, r1, lr
 80003ee:	42a1      	cmp	r1, r4
 80003f0:	46c8      	mov	r8, r9
 80003f2:	46a6      	mov	lr, r4
 80003f4:	d356      	bcc.n	80004a4 <__udivmoddi4+0x2a4>
 80003f6:	d053      	beq.n	80004a0 <__udivmoddi4+0x2a0>
 80003f8:	b15d      	cbz	r5, 8000412 <__udivmoddi4+0x212>
 80003fa:	ebb3 0208 	subs.w	r2, r3, r8
 80003fe:	eb61 010e 	sbc.w	r1, r1, lr
 8000402:	fa01 f707 	lsl.w	r7, r1, r7
 8000406:	fa22 f306 	lsr.w	r3, r2, r6
 800040a:	40f1      	lsrs	r1, r6
 800040c:	431f      	orrs	r7, r3
 800040e:	e9c5 7100 	strd	r7, r1, [r5]
 8000412:	2600      	movs	r6, #0
 8000414:	4631      	mov	r1, r6
 8000416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041a:	f1c2 0320 	rsb	r3, r2, #32
 800041e:	40d8      	lsrs	r0, r3
 8000420:	fa0c fc02 	lsl.w	ip, ip, r2
 8000424:	fa21 f303 	lsr.w	r3, r1, r3
 8000428:	4091      	lsls	r1, r2
 800042a:	4301      	orrs	r1, r0
 800042c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000430:	fa1f fe8c 	uxth.w	lr, ip
 8000434:	fbb3 f0f7 	udiv	r0, r3, r7
 8000438:	fb07 3610 	mls	r6, r7, r0, r3
 800043c:	0c0b      	lsrs	r3, r1, #16
 800043e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000442:	fb00 f60e 	mul.w	r6, r0, lr
 8000446:	429e      	cmp	r6, r3
 8000448:	fa04 f402 	lsl.w	r4, r4, r2
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x260>
 800044e:	eb1c 0303 	adds.w	r3, ip, r3
 8000452:	f100 38ff 	add.w	r8, r0, #4294967295
 8000456:	d22f      	bcs.n	80004b8 <__udivmoddi4+0x2b8>
 8000458:	429e      	cmp	r6, r3
 800045a:	d92d      	bls.n	80004b8 <__udivmoddi4+0x2b8>
 800045c:	3802      	subs	r0, #2
 800045e:	4463      	add	r3, ip
 8000460:	1b9b      	subs	r3, r3, r6
 8000462:	b289      	uxth	r1, r1
 8000464:	fbb3 f6f7 	udiv	r6, r3, r7
 8000468:	fb07 3316 	mls	r3, r7, r6, r3
 800046c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000470:	fb06 f30e 	mul.w	r3, r6, lr
 8000474:	428b      	cmp	r3, r1
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x28a>
 8000478:	eb1c 0101 	adds.w	r1, ip, r1
 800047c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000480:	d216      	bcs.n	80004b0 <__udivmoddi4+0x2b0>
 8000482:	428b      	cmp	r3, r1
 8000484:	d914      	bls.n	80004b0 <__udivmoddi4+0x2b0>
 8000486:	3e02      	subs	r6, #2
 8000488:	4461      	add	r1, ip
 800048a:	1ac9      	subs	r1, r1, r3
 800048c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000490:	e738      	b.n	8000304 <__udivmoddi4+0x104>
 8000492:	462e      	mov	r6, r5
 8000494:	4628      	mov	r0, r5
 8000496:	e705      	b.n	80002a4 <__udivmoddi4+0xa4>
 8000498:	4606      	mov	r6, r0
 800049a:	e6e3      	b.n	8000264 <__udivmoddi4+0x64>
 800049c:	4618      	mov	r0, r3
 800049e:	e6f8      	b.n	8000292 <__udivmoddi4+0x92>
 80004a0:	454b      	cmp	r3, r9
 80004a2:	d2a9      	bcs.n	80003f8 <__udivmoddi4+0x1f8>
 80004a4:	ebb9 0802 	subs.w	r8, r9, r2
 80004a8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004ac:	3801      	subs	r0, #1
 80004ae:	e7a3      	b.n	80003f8 <__udivmoddi4+0x1f8>
 80004b0:	4646      	mov	r6, r8
 80004b2:	e7ea      	b.n	800048a <__udivmoddi4+0x28a>
 80004b4:	4620      	mov	r0, r4
 80004b6:	e794      	b.n	80003e2 <__udivmoddi4+0x1e2>
 80004b8:	4640      	mov	r0, r8
 80004ba:	e7d1      	b.n	8000460 <__udivmoddi4+0x260>
 80004bc:	46d0      	mov	r8, sl
 80004be:	e77b      	b.n	80003b8 <__udivmoddi4+0x1b8>
 80004c0:	3b02      	subs	r3, #2
 80004c2:	4461      	add	r1, ip
 80004c4:	e732      	b.n	800032c <__udivmoddi4+0x12c>
 80004c6:	4630      	mov	r0, r6
 80004c8:	e709      	b.n	80002de <__udivmoddi4+0xde>
 80004ca:	4464      	add	r4, ip
 80004cc:	3802      	subs	r0, #2
 80004ce:	e742      	b.n	8000356 <__udivmoddi4+0x156>

080004d0 <__aeabi_idiv0>:
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop

080004d4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80004d4:	b480      	push	{r7}
 80004d6:	b085      	sub	sp, #20
 80004d8:	af00      	add	r7, sp, #0
 80004da:	60f8      	str	r0, [r7, #12]
 80004dc:	60b9      	str	r1, [r7, #8]
 80004de:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80004e0:	68fb      	ldr	r3, [r7, #12]
 80004e2:	4a07      	ldr	r2, [pc, #28]	; (8000500 <vApplicationGetIdleTaskMemory+0x2c>)
 80004e4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80004e6:	68bb      	ldr	r3, [r7, #8]
 80004e8:	4a06      	ldr	r2, [pc, #24]	; (8000504 <vApplicationGetIdleTaskMemory+0x30>)
 80004ea:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	2280      	movs	r2, #128	; 0x80
 80004f0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80004f2:	bf00      	nop
 80004f4:	3714      	adds	r7, #20
 80004f6:	46bd      	mov	sp, r7
 80004f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop
 8000500:	200000a4 	.word	0x200000a4
 8000504:	20000158 	.word	0x20000158

08000508 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000508:	b5b0      	push	{r4, r5, r7, lr}
 800050a:	b09a      	sub	sp, #104	; 0x68
 800050c:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of BinarySem */
  osSemaphoreDef(BinarySem);
 800050e:	2300      	movs	r3, #0
 8000510:	663b      	str	r3, [r7, #96]	; 0x60
 8000512:	2300      	movs	r3, #0
 8000514:	667b      	str	r3, [r7, #100]	; 0x64
  BinarySemHandle = osSemaphoreCreate(osSemaphore(BinarySem), 1);
 8000516:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800051a:	2101      	movs	r1, #1
 800051c:	4618      	mov	r0, r3
 800051e:	f002 ff3a 	bl	8003396 <osSemaphoreCreate>
 8000522:	4603      	mov	r3, r0
 8000524:	4a24      	ldr	r2, [pc, #144]	; (80005b8 <MX_FREERTOS_Init+0xb0>)
 8000526:	6013      	str	r3, [r2, #0]

  /* definition and creation of CountingSem */
  osSemaphoreDef(CountingSem);
 8000528:	2300      	movs	r3, #0
 800052a:	65bb      	str	r3, [r7, #88]	; 0x58
 800052c:	2300      	movs	r3, #0
 800052e:	65fb      	str	r3, [r7, #92]	; 0x5c
  CountingSemHandle = osSemaphoreCreate(osSemaphore(CountingSem), 5);
 8000530:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000534:	2105      	movs	r1, #5
 8000536:	4618      	mov	r0, r3
 8000538:	f002 ff2d 	bl	8003396 <osSemaphoreCreate>
 800053c:	4603      	mov	r3, r0
 800053e:	4a1f      	ldr	r2, [pc, #124]	; (80005bc <MX_FREERTOS_Init+0xb4>)
 8000540:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of LEDTask */
  osThreadDef(LEDTask, StartLEDTask, osPriorityNormal, 0, 128);
 8000542:	4b1f      	ldr	r3, [pc, #124]	; (80005c0 <MX_FREERTOS_Init+0xb8>)
 8000544:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000548:	461d      	mov	r5, r3
 800054a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800054c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800054e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000552:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LEDTaskHandle = osThreadCreate(osThread(LEDTask), NULL);
 8000556:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800055a:	2100      	movs	r1, #0
 800055c:	4618      	mov	r0, r3
 800055e:	f002 feba 	bl	80032d6 <osThreadCreate>
 8000562:	4603      	mov	r3, r0
 8000564:	4a17      	ldr	r2, [pc, #92]	; (80005c4 <MX_FREERTOS_Init+0xbc>)
 8000566:	6013      	str	r3, [r2, #0]

  /* definition and creation of Receive */
  osThreadDef(Receive, ReceiveTask, osPriorityIdle, 0, 128);
 8000568:	4b17      	ldr	r3, [pc, #92]	; (80005c8 <MX_FREERTOS_Init+0xc0>)
 800056a:	f107 0420 	add.w	r4, r7, #32
 800056e:	461d      	mov	r5, r3
 8000570:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000572:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000574:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000578:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ReceiveHandle = osThreadCreate(osThread(Receive), NULL);
 800057c:	f107 0320 	add.w	r3, r7, #32
 8000580:	2100      	movs	r1, #0
 8000582:	4618      	mov	r0, r3
 8000584:	f002 fea7 	bl	80032d6 <osThreadCreate>
 8000588:	4603      	mov	r3, r0
 800058a:	4a10      	ldr	r2, [pc, #64]	; (80005cc <MX_FREERTOS_Init+0xc4>)
 800058c:	6013      	str	r3, [r2, #0]

  /* definition and creation of Send */
  osThreadDef(Send, SendTask, osPriorityIdle, 0, 128);
 800058e:	4b10      	ldr	r3, [pc, #64]	; (80005d0 <MX_FREERTOS_Init+0xc8>)
 8000590:	1d3c      	adds	r4, r7, #4
 8000592:	461d      	mov	r5, r3
 8000594:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000596:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000598:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800059c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SendHandle = osThreadCreate(osThread(Send), NULL);
 80005a0:	1d3b      	adds	r3, r7, #4
 80005a2:	2100      	movs	r1, #0
 80005a4:	4618      	mov	r0, r3
 80005a6:	f002 fe96 	bl	80032d6 <osThreadCreate>
 80005aa:	4603      	mov	r3, r0
 80005ac:	4a09      	ldr	r2, [pc, #36]	; (80005d4 <MX_FREERTOS_Init+0xcc>)
 80005ae:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80005b0:	bf00      	nop
 80005b2:	3768      	adds	r7, #104	; 0x68
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bdb0      	pop	{r4, r5, r7, pc}
 80005b8:	2000009c 	.word	0x2000009c
 80005bc:	200000a0 	.word	0x200000a0
 80005c0:	08006660 	.word	0x08006660
 80005c4:	20000090 	.word	0x20000090
 80005c8:	0800667c 	.word	0x0800667c
 80005cc:	20000094 	.word	0x20000094
 80005d0:	08006698 	.word	0x08006698
 80005d4:	20000098 	.word	0x20000098

080005d8 <StartLEDTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartLEDTask */
__weak void StartLEDTask(void const * argument)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLEDTask */
  /* Infinite loop */
  for(;;)
  {
	//printf("LED Task!\r\n");
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 80005e0:	2200      	movs	r2, #0
 80005e2:	2110      	movs	r1, #16
 80005e4:	4808      	ldr	r0, [pc, #32]	; (8000608 <StartLEDTask+0x30>)
 80005e6:	f000 fedf 	bl	80013a8 <HAL_GPIO_WritePin>
    osDelay(1000);
 80005ea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005ee:	f002 febe 	bl	800336e <osDelay>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 80005f2:	2201      	movs	r2, #1
 80005f4:	2110      	movs	r1, #16
 80005f6:	4804      	ldr	r0, [pc, #16]	; (8000608 <StartLEDTask+0x30>)
 80005f8:	f000 fed6 	bl	80013a8 <HAL_GPIO_WritePin>
    osDelay(1000);
 80005fc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000600:	f002 feb5 	bl	800336e <osDelay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8000604:	e7ec      	b.n	80005e0 <StartLEDTask+0x8>
 8000606:	bf00      	nop
 8000608:	40020800 	.word	0x40020800

0800060c <ReceiveTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ReceiveTask */
void ReceiveTask(void const * argument)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b084      	sub	sp, #16
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ReceiveTask */
  osStatus xReturn = osErrorValue;  //定义一个创建信息返回值，默认为osErrorValue - value of a parameter is out of range.
 8000614:	2386      	movs	r3, #134	; 0x86
 8000616:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  //二值信号量
	xReturn = osSemaphoreWait(BinarySemHandle, osWaitForever);
 8000618:	4b09      	ldr	r3, [pc, #36]	; (8000640 <ReceiveTask+0x34>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	f04f 31ff 	mov.w	r1, #4294967295
 8000620:	4618      	mov	r0, r3
 8000622:	f002 fef7 	bl	8003414 <osSemaphoreWait>
 8000626:	4603      	mov	r3, r0
 8000628:	60fb      	str	r3, [r7, #12]
	if(osOK == xReturn)
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	2b00      	cmp	r3, #0
 800062e:	d102      	bne.n	8000636 <ReceiveTask+0x2a>
	{
		printf("BinarySem get!\r\n");
 8000630:	4804      	ldr	r0, [pc, #16]	; (8000644 <ReceiveTask+0x38>)
 8000632:	f005 fc8f 	bl	8005f54 <puts>
//	  else
//	  {
//		  printf("Sorry, the parking lot is full now!\r\n");
//	  }

    osDelay(1000);
 8000636:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800063a:	f002 fe98 	bl	800336e <osDelay>
	xReturn = osSemaphoreWait(BinarySemHandle, osWaitForever);
 800063e:	e7eb      	b.n	8000618 <ReceiveTask+0xc>
 8000640:	2000009c 	.word	0x2000009c
 8000644:	080066b4 	.word	0x080066b4

08000648 <SendTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_SendTask */
void SendTask(void const * argument)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b084      	sub	sp, #16
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SendTask */
  osStatus xReturn;
  uint8_t count=0;
 8000650:	2300      	movs	r3, #0
 8000652:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	if(count==10)
 8000654:	7bfb      	ldrb	r3, [r7, #15]
 8000656:	2b0a      	cmp	r3, #10
 8000658:	d111      	bne.n	800067e <SendTask+0x36>
	{
		count = 0;
 800065a:	2300      	movs	r3, #0
 800065c:	73fb      	strb	r3, [r7, #15]
		//二值信号量
		xReturn = osSemaphoreRelease(BinarySemHandle);
 800065e:	4b0c      	ldr	r3, [pc, #48]	; (8000690 <SendTask+0x48>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	4618      	mov	r0, r3
 8000664:	f002 ff24 	bl	80034b0 <osSemaphoreRelease>
 8000668:	60b8      	str	r0, [r7, #8]
		if(osOK == xReturn)
 800066a:	68bb      	ldr	r3, [r7, #8]
 800066c:	2b00      	cmp	r3, #0
 800066e:	d103      	bne.n	8000678 <SendTask+0x30>
		{
			printf("Release!\r\n");
 8000670:	4808      	ldr	r0, [pc, #32]	; (8000694 <SendTask+0x4c>)
 8000672:	f005 fc6f 	bl	8005f54 <puts>
 8000676:	e002      	b.n	800067e <SendTask+0x36>
		}
		else
		{
			printf("BinarySem release failed!\r\n");
 8000678:	4807      	ldr	r0, [pc, #28]	; (8000698 <SendTask+0x50>)
 800067a:	f005 fc6b 	bl	8005f54 <puts>
//		else
//		{
//			printf("There is no parking space to release!\r\n");
//		}
	}
	count++;
 800067e:	7bfb      	ldrb	r3, [r7, #15]
 8000680:	3301      	adds	r3, #1
 8000682:	73fb      	strb	r3, [r7, #15]
    osDelay(500);
 8000684:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000688:	f002 fe71 	bl	800336e <osDelay>
	if(count==10)
 800068c:	e7e2      	b.n	8000654 <SendTask+0xc>
 800068e:	bf00      	nop
 8000690:	2000009c 	.word	0x2000009c
 8000694:	080066c4 	.word	0x080066c4
 8000698:	080066d0 	.word	0x080066d0

0800069c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b08a      	sub	sp, #40	; 0x28
 80006a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006a2:	f107 0314 	add.w	r3, r7, #20
 80006a6:	2200      	movs	r2, #0
 80006a8:	601a      	str	r2, [r3, #0]
 80006aa:	605a      	str	r2, [r3, #4]
 80006ac:	609a      	str	r2, [r3, #8]
 80006ae:	60da      	str	r2, [r3, #12]
 80006b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80006b2:	2300      	movs	r3, #0
 80006b4:	613b      	str	r3, [r7, #16]
 80006b6:	4b2d      	ldr	r3, [pc, #180]	; (800076c <MX_GPIO_Init+0xd0>)
 80006b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ba:	4a2c      	ldr	r2, [pc, #176]	; (800076c <MX_GPIO_Init+0xd0>)
 80006bc:	f043 0310 	orr.w	r3, r3, #16
 80006c0:	6313      	str	r3, [r2, #48]	; 0x30
 80006c2:	4b2a      	ldr	r3, [pc, #168]	; (800076c <MX_GPIO_Init+0xd0>)
 80006c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006c6:	f003 0310 	and.w	r3, r3, #16
 80006ca:	613b      	str	r3, [r7, #16]
 80006cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006ce:	2300      	movs	r3, #0
 80006d0:	60fb      	str	r3, [r7, #12]
 80006d2:	4b26      	ldr	r3, [pc, #152]	; (800076c <MX_GPIO_Init+0xd0>)
 80006d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006d6:	4a25      	ldr	r2, [pc, #148]	; (800076c <MX_GPIO_Init+0xd0>)
 80006d8:	f043 0304 	orr.w	r3, r3, #4
 80006dc:	6313      	str	r3, [r2, #48]	; 0x30
 80006de:	4b23      	ldr	r3, [pc, #140]	; (800076c <MX_GPIO_Init+0xd0>)
 80006e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006e2:	f003 0304 	and.w	r3, r3, #4
 80006e6:	60fb      	str	r3, [r7, #12]
 80006e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006ea:	2300      	movs	r3, #0
 80006ec:	60bb      	str	r3, [r7, #8]
 80006ee:	4b1f      	ldr	r3, [pc, #124]	; (800076c <MX_GPIO_Init+0xd0>)
 80006f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006f2:	4a1e      	ldr	r2, [pc, #120]	; (800076c <MX_GPIO_Init+0xd0>)
 80006f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006f8:	6313      	str	r3, [r2, #48]	; 0x30
 80006fa:	4b1c      	ldr	r3, [pc, #112]	; (800076c <MX_GPIO_Init+0xd0>)
 80006fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000702:	60bb      	str	r3, [r7, #8]
 8000704:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000706:	2300      	movs	r3, #0
 8000708:	607b      	str	r3, [r7, #4]
 800070a:	4b18      	ldr	r3, [pc, #96]	; (800076c <MX_GPIO_Init+0xd0>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070e:	4a17      	ldr	r2, [pc, #92]	; (800076c <MX_GPIO_Init+0xd0>)
 8000710:	f043 0301 	orr.w	r3, r3, #1
 8000714:	6313      	str	r3, [r2, #48]	; 0x30
 8000716:	4b15      	ldr	r3, [pc, #84]	; (800076c <MX_GPIO_Init+0xd0>)
 8000718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800071a:	f003 0301 	and.w	r3, r3, #1
 800071e:	607b      	str	r3, [r7, #4]
 8000720:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000722:	2300      	movs	r3, #0
 8000724:	603b      	str	r3, [r7, #0]
 8000726:	4b11      	ldr	r3, [pc, #68]	; (800076c <MX_GPIO_Init+0xd0>)
 8000728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800072a:	4a10      	ldr	r2, [pc, #64]	; (800076c <MX_GPIO_Init+0xd0>)
 800072c:	f043 0302 	orr.w	r3, r3, #2
 8000730:	6313      	str	r3, [r2, #48]	; 0x30
 8000732:	4b0e      	ldr	r3, [pc, #56]	; (800076c <MX_GPIO_Init+0xd0>)
 8000734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000736:	f003 0302 	and.w	r3, r3, #2
 800073a:	603b      	str	r3, [r7, #0]
 800073c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_SET);
 800073e:	2201      	movs	r2, #1
 8000740:	2130      	movs	r1, #48	; 0x30
 8000742:	480b      	ldr	r0, [pc, #44]	; (8000770 <MX_GPIO_Init+0xd4>)
 8000744:	f000 fe30 	bl	80013a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000748:	2330      	movs	r3, #48	; 0x30
 800074a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800074c:	2301      	movs	r3, #1
 800074e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000750:	2301      	movs	r3, #1
 8000752:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000754:	2302      	movs	r3, #2
 8000756:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000758:	f107 0314 	add.w	r3, r7, #20
 800075c:	4619      	mov	r1, r3
 800075e:	4804      	ldr	r0, [pc, #16]	; (8000770 <MX_GPIO_Init+0xd4>)
 8000760:	f000 fc86 	bl	8001070 <HAL_GPIO_Init>

}
 8000764:	bf00      	nop
 8000766:	3728      	adds	r7, #40	; 0x28
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	40023800 	.word	0x40023800
 8000770:	40020800 	.word	0x40020800

08000774 <__io_putchar>:

#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)  //Keil

#endif
PUTCHAR_PROTOTYPE
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b082      	sub	sp, #8
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 800077c:	1d39      	adds	r1, r7, #4
 800077e:	f04f 33ff 	mov.w	r3, #4294967295
 8000782:	2201      	movs	r2, #1
 8000784:	4803      	ldr	r0, [pc, #12]	; (8000794 <__io_putchar+0x20>)
 8000786:	f001 fdae 	bl	80022e6 <HAL_UART_Transmit>
	return ch;
 800078a:	687b      	ldr	r3, [r7, #4]
}
 800078c:	4618      	mov	r0, r3
 800078e:	3708      	adds	r7, #8
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	200003a4 	.word	0x200003a4

08000798 <_write>:

int _write(int file, char *ptr, int len)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b086      	sub	sp, #24
 800079c:	af00      	add	r7, sp, #0
 800079e:	60f8      	str	r0, [r7, #12]
 80007a0:	60b9      	str	r1, [r7, #8]
 80007a2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for(DataIdx=0; DataIdx<len; DataIdx++)
 80007a4:	2300      	movs	r3, #0
 80007a6:	617b      	str	r3, [r7, #20]
 80007a8:	e009      	b.n	80007be <_write+0x26>
	{
		__io_putchar(*ptr++);
 80007aa:	68bb      	ldr	r3, [r7, #8]
 80007ac:	1c5a      	adds	r2, r3, #1
 80007ae:	60ba      	str	r2, [r7, #8]
 80007b0:	781b      	ldrb	r3, [r3, #0]
 80007b2:	4618      	mov	r0, r3
 80007b4:	f7ff ffde 	bl	8000774 <__io_putchar>
	for(DataIdx=0; DataIdx<len; DataIdx++)
 80007b8:	697b      	ldr	r3, [r7, #20]
 80007ba:	3301      	adds	r3, #1
 80007bc:	617b      	str	r3, [r7, #20]
 80007be:	697a      	ldr	r2, [r7, #20]
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	429a      	cmp	r2, r3
 80007c4:	dbf1      	blt.n	80007aa <_write+0x12>
	}

	return len;
 80007c6:	687b      	ldr	r3, [r7, #4]
}
 80007c8:	4618      	mov	r0, r3
 80007ca:	3718      	adds	r7, #24
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}

080007d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007d4:	f000 fa96 	bl	8000d04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007d8:	f000 f80a 	bl	80007f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007dc:	f7ff ff5e 	bl	800069c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80007e0:	f000 f9ec 	bl	8000bbc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 80007e4:	f7ff fe90 	bl	8000508 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80007e8:	f002 fd6e 	bl	80032c8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007ec:	e7fe      	b.n	80007ec <main+0x1c>
	...

080007f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b094      	sub	sp, #80	; 0x50
 80007f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007f6:	f107 0320 	add.w	r3, r7, #32
 80007fa:	2230      	movs	r2, #48	; 0x30
 80007fc:	2100      	movs	r1, #0
 80007fe:	4618      	mov	r0, r3
 8000800:	f005 fa9d 	bl	8005d3e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000804:	f107 030c 	add.w	r3, r7, #12
 8000808:	2200      	movs	r2, #0
 800080a:	601a      	str	r2, [r3, #0]
 800080c:	605a      	str	r2, [r3, #4]
 800080e:	609a      	str	r2, [r3, #8]
 8000810:	60da      	str	r2, [r3, #12]
 8000812:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000814:	2300      	movs	r3, #0
 8000816:	60bb      	str	r3, [r7, #8]
 8000818:	4b28      	ldr	r3, [pc, #160]	; (80008bc <SystemClock_Config+0xcc>)
 800081a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800081c:	4a27      	ldr	r2, [pc, #156]	; (80008bc <SystemClock_Config+0xcc>)
 800081e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000822:	6413      	str	r3, [r2, #64]	; 0x40
 8000824:	4b25      	ldr	r3, [pc, #148]	; (80008bc <SystemClock_Config+0xcc>)
 8000826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000828:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800082c:	60bb      	str	r3, [r7, #8]
 800082e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000830:	2300      	movs	r3, #0
 8000832:	607b      	str	r3, [r7, #4]
 8000834:	4b22      	ldr	r3, [pc, #136]	; (80008c0 <SystemClock_Config+0xd0>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	4a21      	ldr	r2, [pc, #132]	; (80008c0 <SystemClock_Config+0xd0>)
 800083a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800083e:	6013      	str	r3, [r2, #0]
 8000840:	4b1f      	ldr	r3, [pc, #124]	; (80008c0 <SystemClock_Config+0xd0>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000848:	607b      	str	r3, [r7, #4]
 800084a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800084c:	2301      	movs	r3, #1
 800084e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000850:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000854:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000856:	2302      	movs	r3, #2
 8000858:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800085a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800085e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 8000860:	230c      	movs	r3, #12
 8000862:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000864:	23a8      	movs	r3, #168	; 0xa8
 8000866:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000868:	2302      	movs	r3, #2
 800086a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800086c:	2304      	movs	r3, #4
 800086e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000870:	f107 0320 	add.w	r3, r7, #32
 8000874:	4618      	mov	r0, r3
 8000876:	f000 fdb1 	bl	80013dc <HAL_RCC_OscConfig>
 800087a:	4603      	mov	r3, r0
 800087c:	2b00      	cmp	r3, #0
 800087e:	d001      	beq.n	8000884 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000880:	f000 f832 	bl	80008e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000884:	230f      	movs	r3, #15
 8000886:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000888:	2302      	movs	r3, #2
 800088a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800088c:	2300      	movs	r3, #0
 800088e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000890:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000894:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000896:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800089a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800089c:	f107 030c 	add.w	r3, r7, #12
 80008a0:	2105      	movs	r1, #5
 80008a2:	4618      	mov	r0, r3
 80008a4:	f001 f812 	bl	80018cc <HAL_RCC_ClockConfig>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80008ae:	f000 f81b 	bl	80008e8 <Error_Handler>
  }
}
 80008b2:	bf00      	nop
 80008b4:	3750      	adds	r7, #80	; 0x50
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	40023800 	.word	0x40023800
 80008c0:	40007000 	.word	0x40007000

080008c4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	4a04      	ldr	r2, [pc, #16]	; (80008e4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80008d2:	4293      	cmp	r3, r2
 80008d4:	d101      	bne.n	80008da <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80008d6:	f000 fa37 	bl	8000d48 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80008da:	bf00      	nop
 80008dc:	3708      	adds	r7, #8
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	40010000 	.word	0x40010000

080008e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008e8:	b480      	push	{r7}
 80008ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008ec:	b672      	cpsid	i
}
 80008ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008f0:	e7fe      	b.n	80008f0 <Error_Handler+0x8>
	...

080008f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b082      	sub	sp, #8
 80008f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008fa:	2300      	movs	r3, #0
 80008fc:	607b      	str	r3, [r7, #4]
 80008fe:	4b12      	ldr	r3, [pc, #72]	; (8000948 <HAL_MspInit+0x54>)
 8000900:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000902:	4a11      	ldr	r2, [pc, #68]	; (8000948 <HAL_MspInit+0x54>)
 8000904:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000908:	6453      	str	r3, [r2, #68]	; 0x44
 800090a:	4b0f      	ldr	r3, [pc, #60]	; (8000948 <HAL_MspInit+0x54>)
 800090c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800090e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000912:	607b      	str	r3, [r7, #4]
 8000914:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000916:	2300      	movs	r3, #0
 8000918:	603b      	str	r3, [r7, #0]
 800091a:	4b0b      	ldr	r3, [pc, #44]	; (8000948 <HAL_MspInit+0x54>)
 800091c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800091e:	4a0a      	ldr	r2, [pc, #40]	; (8000948 <HAL_MspInit+0x54>)
 8000920:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000924:	6413      	str	r3, [r2, #64]	; 0x40
 8000926:	4b08      	ldr	r3, [pc, #32]	; (8000948 <HAL_MspInit+0x54>)
 8000928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800092a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800092e:	603b      	str	r3, [r7, #0]
 8000930:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000932:	2200      	movs	r2, #0
 8000934:	210f      	movs	r1, #15
 8000936:	f06f 0001 	mvn.w	r0, #1
 800093a:	f000 fadd 	bl	8000ef8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800093e:	bf00      	nop
 8000940:	3708      	adds	r7, #8
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	40023800 	.word	0x40023800

0800094c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b08c      	sub	sp, #48	; 0x30
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000954:	2300      	movs	r3, #0
 8000956:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000958:	2300      	movs	r3, #0
 800095a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800095c:	2300      	movs	r3, #0
 800095e:	60bb      	str	r3, [r7, #8]
 8000960:	4b2f      	ldr	r3, [pc, #188]	; (8000a20 <HAL_InitTick+0xd4>)
 8000962:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000964:	4a2e      	ldr	r2, [pc, #184]	; (8000a20 <HAL_InitTick+0xd4>)
 8000966:	f043 0301 	orr.w	r3, r3, #1
 800096a:	6453      	str	r3, [r2, #68]	; 0x44
 800096c:	4b2c      	ldr	r3, [pc, #176]	; (8000a20 <HAL_InitTick+0xd4>)
 800096e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000970:	f003 0301 	and.w	r3, r3, #1
 8000974:	60bb      	str	r3, [r7, #8]
 8000976:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000978:	f107 020c 	add.w	r2, r7, #12
 800097c:	f107 0310 	add.w	r3, r7, #16
 8000980:	4611      	mov	r1, r2
 8000982:	4618      	mov	r0, r3
 8000984:	f001 f982 	bl	8001c8c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000988:	f001 f96c 	bl	8001c64 <HAL_RCC_GetPCLK2Freq>
 800098c:	4603      	mov	r3, r0
 800098e:	005b      	lsls	r3, r3, #1
 8000990:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000992:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000994:	4a23      	ldr	r2, [pc, #140]	; (8000a24 <HAL_InitTick+0xd8>)
 8000996:	fba2 2303 	umull	r2, r3, r2, r3
 800099a:	0c9b      	lsrs	r3, r3, #18
 800099c:	3b01      	subs	r3, #1
 800099e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80009a0:	4b21      	ldr	r3, [pc, #132]	; (8000a28 <HAL_InitTick+0xdc>)
 80009a2:	4a22      	ldr	r2, [pc, #136]	; (8000a2c <HAL_InitTick+0xe0>)
 80009a4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80009a6:	4b20      	ldr	r3, [pc, #128]	; (8000a28 <HAL_InitTick+0xdc>)
 80009a8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80009ac:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80009ae:	4a1e      	ldr	r2, [pc, #120]	; (8000a28 <HAL_InitTick+0xdc>)
 80009b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009b2:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80009b4:	4b1c      	ldr	r3, [pc, #112]	; (8000a28 <HAL_InitTick+0xdc>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009ba:	4b1b      	ldr	r3, [pc, #108]	; (8000a28 <HAL_InitTick+0xdc>)
 80009bc:	2200      	movs	r2, #0
 80009be:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009c0:	4b19      	ldr	r3, [pc, #100]	; (8000a28 <HAL_InitTick+0xdc>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80009c6:	4818      	ldr	r0, [pc, #96]	; (8000a28 <HAL_InitTick+0xdc>)
 80009c8:	f001 f992 	bl	8001cf0 <HAL_TIM_Base_Init>
 80009cc:	4603      	mov	r3, r0
 80009ce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 80009d2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d11b      	bne.n	8000a12 <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80009da:	4813      	ldr	r0, [pc, #76]	; (8000a28 <HAL_InitTick+0xdc>)
 80009dc:	f001 f9e2 	bl	8001da4 <HAL_TIM_Base_Start_IT>
 80009e0:	4603      	mov	r3, r0
 80009e2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 80009e6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d111      	bne.n	8000a12 <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80009ee:	2019      	movs	r0, #25
 80009f0:	f000 fa9e 	bl	8000f30 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	2b0f      	cmp	r3, #15
 80009f8:	d808      	bhi.n	8000a0c <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80009fa:	2200      	movs	r2, #0
 80009fc:	6879      	ldr	r1, [r7, #4]
 80009fe:	2019      	movs	r0, #25
 8000a00:	f000 fa7a 	bl	8000ef8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a04:	4a0a      	ldr	r2, [pc, #40]	; (8000a30 <HAL_InitTick+0xe4>)
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	6013      	str	r3, [r2, #0]
 8000a0a:	e002      	b.n	8000a12 <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000a12:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	3730      	adds	r7, #48	; 0x30
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	40023800 	.word	0x40023800
 8000a24:	431bde83 	.word	0x431bde83
 8000a28:	20000358 	.word	0x20000358
 8000a2c:	40010000 	.word	0x40010000
 8000a30:	20000004 	.word	0x20000004

08000a34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a38:	e7fe      	b.n	8000a38 <NMI_Handler+0x4>

08000a3a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a3a:	b480      	push	{r7}
 8000a3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a3e:	e7fe      	b.n	8000a3e <HardFault_Handler+0x4>

08000a40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a44:	e7fe      	b.n	8000a44 <MemManage_Handler+0x4>

08000a46 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a46:	b480      	push	{r7}
 8000a48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a4a:	e7fe      	b.n	8000a4a <BusFault_Handler+0x4>

08000a4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a50:	e7fe      	b.n	8000a50 <UsageFault_Handler+0x4>

08000a52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a52:	b480      	push	{r7}
 8000a54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a56:	bf00      	nop
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5e:	4770      	bx	lr

08000a60 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000a64:	4802      	ldr	r0, [pc, #8]	; (8000a70 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000a66:	f001 fa0d 	bl	8001e84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000a6a:	bf00      	nop
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	20000358 	.word	0x20000358

08000a74 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000a78:	4802      	ldr	r0, [pc, #8]	; (8000a84 <USART1_IRQHandler+0x10>)
 8000a7a:	f001 fcc7 	bl	800240c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000a7e:	bf00      	nop
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	200003a4 	.word	0x200003a4

08000a88 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b086      	sub	sp, #24
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	60f8      	str	r0, [r7, #12]
 8000a90:	60b9      	str	r1, [r7, #8]
 8000a92:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a94:	2300      	movs	r3, #0
 8000a96:	617b      	str	r3, [r7, #20]
 8000a98:	e00a      	b.n	8000ab0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000a9a:	f3af 8000 	nop.w
 8000a9e:	4601      	mov	r1, r0
 8000aa0:	68bb      	ldr	r3, [r7, #8]
 8000aa2:	1c5a      	adds	r2, r3, #1
 8000aa4:	60ba      	str	r2, [r7, #8]
 8000aa6:	b2ca      	uxtb	r2, r1
 8000aa8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aaa:	697b      	ldr	r3, [r7, #20]
 8000aac:	3301      	adds	r3, #1
 8000aae:	617b      	str	r3, [r7, #20]
 8000ab0:	697a      	ldr	r2, [r7, #20]
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	429a      	cmp	r2, r3
 8000ab6:	dbf0      	blt.n	8000a9a <_read+0x12>
	}

return len;
 8000ab8:	687b      	ldr	r3, [r7, #4]
}
 8000aba:	4618      	mov	r0, r3
 8000abc:	3718      	adds	r7, #24
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}

08000ac2 <_close>:
	}
	return len;
}

int _close(int file)
{
 8000ac2:	b480      	push	{r7}
 8000ac4:	b083      	sub	sp, #12
 8000ac6:	af00      	add	r7, sp, #0
 8000ac8:	6078      	str	r0, [r7, #4]
	return -1;
 8000aca:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ace:	4618      	mov	r0, r3
 8000ad0:	370c      	adds	r7, #12
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr

08000ada <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ada:	b480      	push	{r7}
 8000adc:	b083      	sub	sp, #12
 8000ade:	af00      	add	r7, sp, #0
 8000ae0:	6078      	str	r0, [r7, #4]
 8000ae2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000aea:	605a      	str	r2, [r3, #4]
	return 0;
 8000aec:	2300      	movs	r3, #0
}
 8000aee:	4618      	mov	r0, r3
 8000af0:	370c      	adds	r7, #12
 8000af2:	46bd      	mov	sp, r7
 8000af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af8:	4770      	bx	lr

08000afa <_isatty>:

int _isatty(int file)
{
 8000afa:	b480      	push	{r7}
 8000afc:	b083      	sub	sp, #12
 8000afe:	af00      	add	r7, sp, #0
 8000b00:	6078      	str	r0, [r7, #4]
	return 1;
 8000b02:	2301      	movs	r3, #1
}
 8000b04:	4618      	mov	r0, r3
 8000b06:	370c      	adds	r7, #12
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0e:	4770      	bx	lr

08000b10 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b085      	sub	sp, #20
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	60f8      	str	r0, [r7, #12]
 8000b18:	60b9      	str	r1, [r7, #8]
 8000b1a:	607a      	str	r2, [r7, #4]
	return 0;
 8000b1c:	2300      	movs	r3, #0
}
 8000b1e:	4618      	mov	r0, r3
 8000b20:	3714      	adds	r7, #20
 8000b22:	46bd      	mov	sp, r7
 8000b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b28:	4770      	bx	lr
	...

08000b2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b086      	sub	sp, #24
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b34:	4a14      	ldr	r2, [pc, #80]	; (8000b88 <_sbrk+0x5c>)
 8000b36:	4b15      	ldr	r3, [pc, #84]	; (8000b8c <_sbrk+0x60>)
 8000b38:	1ad3      	subs	r3, r2, r3
 8000b3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b3c:	697b      	ldr	r3, [r7, #20]
 8000b3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b40:	4b13      	ldr	r3, [pc, #76]	; (8000b90 <_sbrk+0x64>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d102      	bne.n	8000b4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b48:	4b11      	ldr	r3, [pc, #68]	; (8000b90 <_sbrk+0x64>)
 8000b4a:	4a12      	ldr	r2, [pc, #72]	; (8000b94 <_sbrk+0x68>)
 8000b4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b4e:	4b10      	ldr	r3, [pc, #64]	; (8000b90 <_sbrk+0x64>)
 8000b50:	681a      	ldr	r2, [r3, #0]
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	4413      	add	r3, r2
 8000b56:	693a      	ldr	r2, [r7, #16]
 8000b58:	429a      	cmp	r2, r3
 8000b5a:	d207      	bcs.n	8000b6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b5c:	f004 ffbe 	bl	8005adc <__errno>
 8000b60:	4603      	mov	r3, r0
 8000b62:	220c      	movs	r2, #12
 8000b64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b66:	f04f 33ff 	mov.w	r3, #4294967295
 8000b6a:	e009      	b.n	8000b80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b6c:	4b08      	ldr	r3, [pc, #32]	; (8000b90 <_sbrk+0x64>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b72:	4b07      	ldr	r3, [pc, #28]	; (8000b90 <_sbrk+0x64>)
 8000b74:	681a      	ldr	r2, [r3, #0]
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	4413      	add	r3, r2
 8000b7a:	4a05      	ldr	r2, [pc, #20]	; (8000b90 <_sbrk+0x64>)
 8000b7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b7e:	68fb      	ldr	r3, [r7, #12]
}
 8000b80:	4618      	mov	r0, r3
 8000b82:	3718      	adds	r7, #24
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	20020000 	.word	0x20020000
 8000b8c:	00000400 	.word	0x00000400
 8000b90:	200003a0 	.word	0x200003a0
 8000b94:	20004150 	.word	0x20004150

08000b98 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b9c:	4b06      	ldr	r3, [pc, #24]	; (8000bb8 <SystemInit+0x20>)
 8000b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ba2:	4a05      	ldr	r2, [pc, #20]	; (8000bb8 <SystemInit+0x20>)
 8000ba4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ba8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bac:	bf00      	nop
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	e000ed00 	.word	0xe000ed00

08000bbc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000bc0:	4b11      	ldr	r3, [pc, #68]	; (8000c08 <MX_USART1_UART_Init+0x4c>)
 8000bc2:	4a12      	ldr	r2, [pc, #72]	; (8000c0c <MX_USART1_UART_Init+0x50>)
 8000bc4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000bc6:	4b10      	ldr	r3, [pc, #64]	; (8000c08 <MX_USART1_UART_Init+0x4c>)
 8000bc8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000bcc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000bce:	4b0e      	ldr	r3, [pc, #56]	; (8000c08 <MX_USART1_UART_Init+0x4c>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000bd4:	4b0c      	ldr	r3, [pc, #48]	; (8000c08 <MX_USART1_UART_Init+0x4c>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000bda:	4b0b      	ldr	r3, [pc, #44]	; (8000c08 <MX_USART1_UART_Init+0x4c>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000be0:	4b09      	ldr	r3, [pc, #36]	; (8000c08 <MX_USART1_UART_Init+0x4c>)
 8000be2:	220c      	movs	r2, #12
 8000be4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000be6:	4b08      	ldr	r3, [pc, #32]	; (8000c08 <MX_USART1_UART_Init+0x4c>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bec:	4b06      	ldr	r3, [pc, #24]	; (8000c08 <MX_USART1_UART_Init+0x4c>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000bf2:	4805      	ldr	r0, [pc, #20]	; (8000c08 <MX_USART1_UART_Init+0x4c>)
 8000bf4:	f001 fb2a 	bl	800224c <HAL_UART_Init>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d001      	beq.n	8000c02 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000bfe:	f7ff fe73 	bl	80008e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c02:	bf00      	nop
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	200003a4 	.word	0x200003a4
 8000c0c:	40011000 	.word	0x40011000

08000c10 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b08a      	sub	sp, #40	; 0x28
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c18:	f107 0314 	add.w	r3, r7, #20
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	601a      	str	r2, [r3, #0]
 8000c20:	605a      	str	r2, [r3, #4]
 8000c22:	609a      	str	r2, [r3, #8]
 8000c24:	60da      	str	r2, [r3, #12]
 8000c26:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	4a1d      	ldr	r2, [pc, #116]	; (8000ca4 <HAL_UART_MspInit+0x94>)
 8000c2e:	4293      	cmp	r3, r2
 8000c30:	d134      	bne.n	8000c9c <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c32:	2300      	movs	r3, #0
 8000c34:	613b      	str	r3, [r7, #16]
 8000c36:	4b1c      	ldr	r3, [pc, #112]	; (8000ca8 <HAL_UART_MspInit+0x98>)
 8000c38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c3a:	4a1b      	ldr	r2, [pc, #108]	; (8000ca8 <HAL_UART_MspInit+0x98>)
 8000c3c:	f043 0310 	orr.w	r3, r3, #16
 8000c40:	6453      	str	r3, [r2, #68]	; 0x44
 8000c42:	4b19      	ldr	r3, [pc, #100]	; (8000ca8 <HAL_UART_MspInit+0x98>)
 8000c44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c46:	f003 0310 	and.w	r3, r3, #16
 8000c4a:	613b      	str	r3, [r7, #16]
 8000c4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c4e:	2300      	movs	r3, #0
 8000c50:	60fb      	str	r3, [r7, #12]
 8000c52:	4b15      	ldr	r3, [pc, #84]	; (8000ca8 <HAL_UART_MspInit+0x98>)
 8000c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c56:	4a14      	ldr	r2, [pc, #80]	; (8000ca8 <HAL_UART_MspInit+0x98>)
 8000c58:	f043 0301 	orr.w	r3, r3, #1
 8000c5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c5e:	4b12      	ldr	r3, [pc, #72]	; (8000ca8 <HAL_UART_MspInit+0x98>)
 8000c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c62:	f003 0301 	and.w	r3, r3, #1
 8000c66:	60fb      	str	r3, [r7, #12]
 8000c68:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000c6a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000c6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c70:	2302      	movs	r3, #2
 8000c72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c74:	2301      	movs	r3, #1
 8000c76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c78:	2302      	movs	r3, #2
 8000c7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c7c:	2307      	movs	r3, #7
 8000c7e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c80:	f107 0314 	add.w	r3, r7, #20
 8000c84:	4619      	mov	r1, r3
 8000c86:	4809      	ldr	r0, [pc, #36]	; (8000cac <HAL_UART_MspInit+0x9c>)
 8000c88:	f000 f9f2 	bl	8001070 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	2105      	movs	r1, #5
 8000c90:	2025      	movs	r0, #37	; 0x25
 8000c92:	f000 f931 	bl	8000ef8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000c96:	2025      	movs	r0, #37	; 0x25
 8000c98:	f000 f94a 	bl	8000f30 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000c9c:	bf00      	nop
 8000c9e:	3728      	adds	r7, #40	; 0x28
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	40011000 	.word	0x40011000
 8000ca8:	40023800 	.word	0x40023800
 8000cac:	40020000 	.word	0x40020000

08000cb0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000cb0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ce8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000cb4:	480d      	ldr	r0, [pc, #52]	; (8000cec <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000cb6:	490e      	ldr	r1, [pc, #56]	; (8000cf0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000cb8:	4a0e      	ldr	r2, [pc, #56]	; (8000cf4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000cba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cbc:	e002      	b.n	8000cc4 <LoopCopyDataInit>

08000cbe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cbe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cc0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cc2:	3304      	adds	r3, #4

08000cc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cc4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cc6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cc8:	d3f9      	bcc.n	8000cbe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cca:	4a0b      	ldr	r2, [pc, #44]	; (8000cf8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000ccc:	4c0b      	ldr	r4, [pc, #44]	; (8000cfc <LoopFillZerobss+0x26>)
  movs r3, #0
 8000cce:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cd0:	e001      	b.n	8000cd6 <LoopFillZerobss>

08000cd2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cd2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cd4:	3204      	adds	r2, #4

08000cd6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cd6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cd8:	d3fb      	bcc.n	8000cd2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000cda:	f7ff ff5d 	bl	8000b98 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000cde:	f004 fff9 	bl	8005cd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ce2:	f7ff fd75 	bl	80007d0 <main>
  bx  lr    
 8000ce6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000ce8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000cec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cf0:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000cf4:	08006780 	.word	0x08006780
  ldr r2, =_sbss
 8000cf8:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000cfc:	20004150 	.word	0x20004150

08000d00 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d00:	e7fe      	b.n	8000d00 <ADC_IRQHandler>
	...

08000d04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d08:	4b0e      	ldr	r3, [pc, #56]	; (8000d44 <HAL_Init+0x40>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4a0d      	ldr	r2, [pc, #52]	; (8000d44 <HAL_Init+0x40>)
 8000d0e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d12:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d14:	4b0b      	ldr	r3, [pc, #44]	; (8000d44 <HAL_Init+0x40>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	4a0a      	ldr	r2, [pc, #40]	; (8000d44 <HAL_Init+0x40>)
 8000d1a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d1e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d20:	4b08      	ldr	r3, [pc, #32]	; (8000d44 <HAL_Init+0x40>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4a07      	ldr	r2, [pc, #28]	; (8000d44 <HAL_Init+0x40>)
 8000d26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d2a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d2c:	2003      	movs	r0, #3
 8000d2e:	f000 f8d8 	bl	8000ee2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d32:	200f      	movs	r0, #15
 8000d34:	f7ff fe0a 	bl	800094c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d38:	f7ff fddc 	bl	80008f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d3c:	2300      	movs	r3, #0
}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	40023c00 	.word	0x40023c00

08000d48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d4c:	4b06      	ldr	r3, [pc, #24]	; (8000d68 <HAL_IncTick+0x20>)
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	461a      	mov	r2, r3
 8000d52:	4b06      	ldr	r3, [pc, #24]	; (8000d6c <HAL_IncTick+0x24>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4413      	add	r3, r2
 8000d58:	4a04      	ldr	r2, [pc, #16]	; (8000d6c <HAL_IncTick+0x24>)
 8000d5a:	6013      	str	r3, [r2, #0]
}
 8000d5c:	bf00      	nop
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop
 8000d68:	20000008 	.word	0x20000008
 8000d6c:	200003e8 	.word	0x200003e8

08000d70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
  return uwTick;
 8000d74:	4b03      	ldr	r3, [pc, #12]	; (8000d84 <HAL_GetTick+0x14>)
 8000d76:	681b      	ldr	r3, [r3, #0]
}
 8000d78:	4618      	mov	r0, r3
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop
 8000d84:	200003e8 	.word	0x200003e8

08000d88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b085      	sub	sp, #20
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	f003 0307 	and.w	r3, r3, #7
 8000d96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d98:	4b0c      	ldr	r3, [pc, #48]	; (8000dcc <__NVIC_SetPriorityGrouping+0x44>)
 8000d9a:	68db      	ldr	r3, [r3, #12]
 8000d9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d9e:	68ba      	ldr	r2, [r7, #8]
 8000da0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000da4:	4013      	ands	r3, r2
 8000da6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dac:	68bb      	ldr	r3, [r7, #8]
 8000dae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000db0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000db4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000db8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dba:	4a04      	ldr	r2, [pc, #16]	; (8000dcc <__NVIC_SetPriorityGrouping+0x44>)
 8000dbc:	68bb      	ldr	r3, [r7, #8]
 8000dbe:	60d3      	str	r3, [r2, #12]
}
 8000dc0:	bf00      	nop
 8000dc2:	3714      	adds	r7, #20
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dca:	4770      	bx	lr
 8000dcc:	e000ed00 	.word	0xe000ed00

08000dd0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dd4:	4b04      	ldr	r3, [pc, #16]	; (8000de8 <__NVIC_GetPriorityGrouping+0x18>)
 8000dd6:	68db      	ldr	r3, [r3, #12]
 8000dd8:	0a1b      	lsrs	r3, r3, #8
 8000dda:	f003 0307 	and.w	r3, r3, #7
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	46bd      	mov	sp, r7
 8000de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de6:	4770      	bx	lr
 8000de8:	e000ed00 	.word	0xe000ed00

08000dec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b083      	sub	sp, #12
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	4603      	mov	r3, r0
 8000df4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000df6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	db0b      	blt.n	8000e16 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dfe:	79fb      	ldrb	r3, [r7, #7]
 8000e00:	f003 021f 	and.w	r2, r3, #31
 8000e04:	4907      	ldr	r1, [pc, #28]	; (8000e24 <__NVIC_EnableIRQ+0x38>)
 8000e06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e0a:	095b      	lsrs	r3, r3, #5
 8000e0c:	2001      	movs	r0, #1
 8000e0e:	fa00 f202 	lsl.w	r2, r0, r2
 8000e12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e16:	bf00      	nop
 8000e18:	370c      	adds	r7, #12
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop
 8000e24:	e000e100 	.word	0xe000e100

08000e28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b083      	sub	sp, #12
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	4603      	mov	r3, r0
 8000e30:	6039      	str	r1, [r7, #0]
 8000e32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	db0a      	blt.n	8000e52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e3c:	683b      	ldr	r3, [r7, #0]
 8000e3e:	b2da      	uxtb	r2, r3
 8000e40:	490c      	ldr	r1, [pc, #48]	; (8000e74 <__NVIC_SetPriority+0x4c>)
 8000e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e46:	0112      	lsls	r2, r2, #4
 8000e48:	b2d2      	uxtb	r2, r2
 8000e4a:	440b      	add	r3, r1
 8000e4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e50:	e00a      	b.n	8000e68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	b2da      	uxtb	r2, r3
 8000e56:	4908      	ldr	r1, [pc, #32]	; (8000e78 <__NVIC_SetPriority+0x50>)
 8000e58:	79fb      	ldrb	r3, [r7, #7]
 8000e5a:	f003 030f 	and.w	r3, r3, #15
 8000e5e:	3b04      	subs	r3, #4
 8000e60:	0112      	lsls	r2, r2, #4
 8000e62:	b2d2      	uxtb	r2, r2
 8000e64:	440b      	add	r3, r1
 8000e66:	761a      	strb	r2, [r3, #24]
}
 8000e68:	bf00      	nop
 8000e6a:	370c      	adds	r7, #12
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e72:	4770      	bx	lr
 8000e74:	e000e100 	.word	0xe000e100
 8000e78:	e000ed00 	.word	0xe000ed00

08000e7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b089      	sub	sp, #36	; 0x24
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	60f8      	str	r0, [r7, #12]
 8000e84:	60b9      	str	r1, [r7, #8]
 8000e86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	f003 0307 	and.w	r3, r3, #7
 8000e8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e90:	69fb      	ldr	r3, [r7, #28]
 8000e92:	f1c3 0307 	rsb	r3, r3, #7
 8000e96:	2b04      	cmp	r3, #4
 8000e98:	bf28      	it	cs
 8000e9a:	2304      	movcs	r3, #4
 8000e9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e9e:	69fb      	ldr	r3, [r7, #28]
 8000ea0:	3304      	adds	r3, #4
 8000ea2:	2b06      	cmp	r3, #6
 8000ea4:	d902      	bls.n	8000eac <NVIC_EncodePriority+0x30>
 8000ea6:	69fb      	ldr	r3, [r7, #28]
 8000ea8:	3b03      	subs	r3, #3
 8000eaa:	e000      	b.n	8000eae <NVIC_EncodePriority+0x32>
 8000eac:	2300      	movs	r3, #0
 8000eae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000eb0:	f04f 32ff 	mov.w	r2, #4294967295
 8000eb4:	69bb      	ldr	r3, [r7, #24]
 8000eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eba:	43da      	mvns	r2, r3
 8000ebc:	68bb      	ldr	r3, [r7, #8]
 8000ebe:	401a      	ands	r2, r3
 8000ec0:	697b      	ldr	r3, [r7, #20]
 8000ec2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ec4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ec8:	697b      	ldr	r3, [r7, #20]
 8000eca:	fa01 f303 	lsl.w	r3, r1, r3
 8000ece:	43d9      	mvns	r1, r3
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ed4:	4313      	orrs	r3, r2
         );
}
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	3724      	adds	r7, #36	; 0x24
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr

08000ee2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ee2:	b580      	push	{r7, lr}
 8000ee4:	b082      	sub	sp, #8
 8000ee6:	af00      	add	r7, sp, #0
 8000ee8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000eea:	6878      	ldr	r0, [r7, #4]
 8000eec:	f7ff ff4c 	bl	8000d88 <__NVIC_SetPriorityGrouping>
}
 8000ef0:	bf00      	nop
 8000ef2:	3708      	adds	r7, #8
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b086      	sub	sp, #24
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	4603      	mov	r3, r0
 8000f00:	60b9      	str	r1, [r7, #8]
 8000f02:	607a      	str	r2, [r7, #4]
 8000f04:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f06:	2300      	movs	r3, #0
 8000f08:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f0a:	f7ff ff61 	bl	8000dd0 <__NVIC_GetPriorityGrouping>
 8000f0e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f10:	687a      	ldr	r2, [r7, #4]
 8000f12:	68b9      	ldr	r1, [r7, #8]
 8000f14:	6978      	ldr	r0, [r7, #20]
 8000f16:	f7ff ffb1 	bl	8000e7c <NVIC_EncodePriority>
 8000f1a:	4602      	mov	r2, r0
 8000f1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f20:	4611      	mov	r1, r2
 8000f22:	4618      	mov	r0, r3
 8000f24:	f7ff ff80 	bl	8000e28 <__NVIC_SetPriority>
}
 8000f28:	bf00      	nop
 8000f2a:	3718      	adds	r7, #24
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}

08000f30 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	4603      	mov	r3, r0
 8000f38:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f7ff ff54 	bl	8000dec <__NVIC_EnableIRQ>
}
 8000f44:	bf00      	nop
 8000f46:	3708      	adds	r7, #8
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}

08000f4c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b084      	sub	sp, #16
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f58:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000f5a:	f7ff ff09 	bl	8000d70 <HAL_GetTick>
 8000f5e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000f66:	b2db      	uxtb	r3, r3
 8000f68:	2b02      	cmp	r3, #2
 8000f6a:	d008      	beq.n	8000f7e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	2280      	movs	r2, #128	; 0x80
 8000f70:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	2200      	movs	r2, #0
 8000f76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	e052      	b.n	8001024 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	681a      	ldr	r2, [r3, #0]
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	f022 0216 	bic.w	r2, r2, #22
 8000f8c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	695a      	ldr	r2, [r3, #20]
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000f9c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d103      	bne.n	8000fae <HAL_DMA_Abort+0x62>
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d007      	beq.n	8000fbe <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	681a      	ldr	r2, [r3, #0]
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	f022 0208 	bic.w	r2, r2, #8
 8000fbc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	681a      	ldr	r2, [r3, #0]
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f022 0201 	bic.w	r2, r2, #1
 8000fcc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000fce:	e013      	b.n	8000ff8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000fd0:	f7ff fece 	bl	8000d70 <HAL_GetTick>
 8000fd4:	4602      	mov	r2, r0
 8000fd6:	68bb      	ldr	r3, [r7, #8]
 8000fd8:	1ad3      	subs	r3, r2, r3
 8000fda:	2b05      	cmp	r3, #5
 8000fdc:	d90c      	bls.n	8000ff8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	2220      	movs	r2, #32
 8000fe2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	2203      	movs	r2, #3
 8000fe8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	2200      	movs	r2, #0
 8000ff0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8000ff4:	2303      	movs	r3, #3
 8000ff6:	e015      	b.n	8001024 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f003 0301 	and.w	r3, r3, #1
 8001002:	2b00      	cmp	r3, #0
 8001004:	d1e4      	bne.n	8000fd0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800100a:	223f      	movs	r2, #63	; 0x3f
 800100c:	409a      	lsls	r2, r3
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	2201      	movs	r2, #1
 8001016:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	2200      	movs	r2, #0
 800101e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001022:	2300      	movs	r3, #0
}
 8001024:	4618      	mov	r0, r3
 8001026:	3710      	adds	r7, #16
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}

0800102c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800103a:	b2db      	uxtb	r3, r3
 800103c:	2b02      	cmp	r3, #2
 800103e:	d004      	beq.n	800104a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	2280      	movs	r2, #128	; 0x80
 8001044:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001046:	2301      	movs	r3, #1
 8001048:	e00c      	b.n	8001064 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	2205      	movs	r2, #5
 800104e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	681a      	ldr	r2, [r3, #0]
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f022 0201 	bic.w	r2, r2, #1
 8001060:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001062:	2300      	movs	r3, #0
}
 8001064:	4618      	mov	r0, r3
 8001066:	370c      	adds	r7, #12
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr

08001070 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001070:	b480      	push	{r7}
 8001072:	b089      	sub	sp, #36	; 0x24
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800107a:	2300      	movs	r3, #0
 800107c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800107e:	2300      	movs	r3, #0
 8001080:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001082:	2300      	movs	r3, #0
 8001084:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001086:	2300      	movs	r3, #0
 8001088:	61fb      	str	r3, [r7, #28]
 800108a:	e16b      	b.n	8001364 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800108c:	2201      	movs	r2, #1
 800108e:	69fb      	ldr	r3, [r7, #28]
 8001090:	fa02 f303 	lsl.w	r3, r2, r3
 8001094:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	697a      	ldr	r2, [r7, #20]
 800109c:	4013      	ands	r3, r2
 800109e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80010a0:	693a      	ldr	r2, [r7, #16]
 80010a2:	697b      	ldr	r3, [r7, #20]
 80010a4:	429a      	cmp	r2, r3
 80010a6:	f040 815a 	bne.w	800135e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	f003 0303 	and.w	r3, r3, #3
 80010b2:	2b01      	cmp	r3, #1
 80010b4:	d005      	beq.n	80010c2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010be:	2b02      	cmp	r3, #2
 80010c0:	d130      	bne.n	8001124 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	689b      	ldr	r3, [r3, #8]
 80010c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80010c8:	69fb      	ldr	r3, [r7, #28]
 80010ca:	005b      	lsls	r3, r3, #1
 80010cc:	2203      	movs	r2, #3
 80010ce:	fa02 f303 	lsl.w	r3, r2, r3
 80010d2:	43db      	mvns	r3, r3
 80010d4:	69ba      	ldr	r2, [r7, #24]
 80010d6:	4013      	ands	r3, r2
 80010d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	68da      	ldr	r2, [r3, #12]
 80010de:	69fb      	ldr	r3, [r7, #28]
 80010e0:	005b      	lsls	r3, r3, #1
 80010e2:	fa02 f303 	lsl.w	r3, r2, r3
 80010e6:	69ba      	ldr	r2, [r7, #24]
 80010e8:	4313      	orrs	r3, r2
 80010ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	69ba      	ldr	r2, [r7, #24]
 80010f0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010f8:	2201      	movs	r2, #1
 80010fa:	69fb      	ldr	r3, [r7, #28]
 80010fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001100:	43db      	mvns	r3, r3
 8001102:	69ba      	ldr	r2, [r7, #24]
 8001104:	4013      	ands	r3, r2
 8001106:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	091b      	lsrs	r3, r3, #4
 800110e:	f003 0201 	and.w	r2, r3, #1
 8001112:	69fb      	ldr	r3, [r7, #28]
 8001114:	fa02 f303 	lsl.w	r3, r2, r3
 8001118:	69ba      	ldr	r2, [r7, #24]
 800111a:	4313      	orrs	r3, r2
 800111c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	69ba      	ldr	r2, [r7, #24]
 8001122:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	f003 0303 	and.w	r3, r3, #3
 800112c:	2b03      	cmp	r3, #3
 800112e:	d017      	beq.n	8001160 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	68db      	ldr	r3, [r3, #12]
 8001134:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001136:	69fb      	ldr	r3, [r7, #28]
 8001138:	005b      	lsls	r3, r3, #1
 800113a:	2203      	movs	r2, #3
 800113c:	fa02 f303 	lsl.w	r3, r2, r3
 8001140:	43db      	mvns	r3, r3
 8001142:	69ba      	ldr	r2, [r7, #24]
 8001144:	4013      	ands	r3, r2
 8001146:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	689a      	ldr	r2, [r3, #8]
 800114c:	69fb      	ldr	r3, [r7, #28]
 800114e:	005b      	lsls	r3, r3, #1
 8001150:	fa02 f303 	lsl.w	r3, r2, r3
 8001154:	69ba      	ldr	r2, [r7, #24]
 8001156:	4313      	orrs	r3, r2
 8001158:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	69ba      	ldr	r2, [r7, #24]
 800115e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	f003 0303 	and.w	r3, r3, #3
 8001168:	2b02      	cmp	r3, #2
 800116a:	d123      	bne.n	80011b4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800116c:	69fb      	ldr	r3, [r7, #28]
 800116e:	08da      	lsrs	r2, r3, #3
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	3208      	adds	r2, #8
 8001174:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001178:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	f003 0307 	and.w	r3, r3, #7
 8001180:	009b      	lsls	r3, r3, #2
 8001182:	220f      	movs	r2, #15
 8001184:	fa02 f303 	lsl.w	r3, r2, r3
 8001188:	43db      	mvns	r3, r3
 800118a:	69ba      	ldr	r2, [r7, #24]
 800118c:	4013      	ands	r3, r2
 800118e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	691a      	ldr	r2, [r3, #16]
 8001194:	69fb      	ldr	r3, [r7, #28]
 8001196:	f003 0307 	and.w	r3, r3, #7
 800119a:	009b      	lsls	r3, r3, #2
 800119c:	fa02 f303 	lsl.w	r3, r2, r3
 80011a0:	69ba      	ldr	r2, [r7, #24]
 80011a2:	4313      	orrs	r3, r2
 80011a4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80011a6:	69fb      	ldr	r3, [r7, #28]
 80011a8:	08da      	lsrs	r2, r3, #3
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	3208      	adds	r2, #8
 80011ae:	69b9      	ldr	r1, [r7, #24]
 80011b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80011ba:	69fb      	ldr	r3, [r7, #28]
 80011bc:	005b      	lsls	r3, r3, #1
 80011be:	2203      	movs	r2, #3
 80011c0:	fa02 f303 	lsl.w	r3, r2, r3
 80011c4:	43db      	mvns	r3, r3
 80011c6:	69ba      	ldr	r2, [r7, #24]
 80011c8:	4013      	ands	r3, r2
 80011ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	f003 0203 	and.w	r2, r3, #3
 80011d4:	69fb      	ldr	r3, [r7, #28]
 80011d6:	005b      	lsls	r3, r3, #1
 80011d8:	fa02 f303 	lsl.w	r3, r2, r3
 80011dc:	69ba      	ldr	r2, [r7, #24]
 80011de:	4313      	orrs	r3, r2
 80011e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	69ba      	ldr	r2, [r7, #24]
 80011e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	f000 80b4 	beq.w	800135e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011f6:	2300      	movs	r3, #0
 80011f8:	60fb      	str	r3, [r7, #12]
 80011fa:	4b60      	ldr	r3, [pc, #384]	; (800137c <HAL_GPIO_Init+0x30c>)
 80011fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011fe:	4a5f      	ldr	r2, [pc, #380]	; (800137c <HAL_GPIO_Init+0x30c>)
 8001200:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001204:	6453      	str	r3, [r2, #68]	; 0x44
 8001206:	4b5d      	ldr	r3, [pc, #372]	; (800137c <HAL_GPIO_Init+0x30c>)
 8001208:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800120a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800120e:	60fb      	str	r3, [r7, #12]
 8001210:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001212:	4a5b      	ldr	r2, [pc, #364]	; (8001380 <HAL_GPIO_Init+0x310>)
 8001214:	69fb      	ldr	r3, [r7, #28]
 8001216:	089b      	lsrs	r3, r3, #2
 8001218:	3302      	adds	r3, #2
 800121a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800121e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001220:	69fb      	ldr	r3, [r7, #28]
 8001222:	f003 0303 	and.w	r3, r3, #3
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	220f      	movs	r2, #15
 800122a:	fa02 f303 	lsl.w	r3, r2, r3
 800122e:	43db      	mvns	r3, r3
 8001230:	69ba      	ldr	r2, [r7, #24]
 8001232:	4013      	ands	r3, r2
 8001234:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	4a52      	ldr	r2, [pc, #328]	; (8001384 <HAL_GPIO_Init+0x314>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d02b      	beq.n	8001296 <HAL_GPIO_Init+0x226>
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4a51      	ldr	r2, [pc, #324]	; (8001388 <HAL_GPIO_Init+0x318>)
 8001242:	4293      	cmp	r3, r2
 8001244:	d025      	beq.n	8001292 <HAL_GPIO_Init+0x222>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4a50      	ldr	r2, [pc, #320]	; (800138c <HAL_GPIO_Init+0x31c>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d01f      	beq.n	800128e <HAL_GPIO_Init+0x21e>
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4a4f      	ldr	r2, [pc, #316]	; (8001390 <HAL_GPIO_Init+0x320>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d019      	beq.n	800128a <HAL_GPIO_Init+0x21a>
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	4a4e      	ldr	r2, [pc, #312]	; (8001394 <HAL_GPIO_Init+0x324>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d013      	beq.n	8001286 <HAL_GPIO_Init+0x216>
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	4a4d      	ldr	r2, [pc, #308]	; (8001398 <HAL_GPIO_Init+0x328>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d00d      	beq.n	8001282 <HAL_GPIO_Init+0x212>
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	4a4c      	ldr	r2, [pc, #304]	; (800139c <HAL_GPIO_Init+0x32c>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d007      	beq.n	800127e <HAL_GPIO_Init+0x20e>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	4a4b      	ldr	r2, [pc, #300]	; (80013a0 <HAL_GPIO_Init+0x330>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d101      	bne.n	800127a <HAL_GPIO_Init+0x20a>
 8001276:	2307      	movs	r3, #7
 8001278:	e00e      	b.n	8001298 <HAL_GPIO_Init+0x228>
 800127a:	2308      	movs	r3, #8
 800127c:	e00c      	b.n	8001298 <HAL_GPIO_Init+0x228>
 800127e:	2306      	movs	r3, #6
 8001280:	e00a      	b.n	8001298 <HAL_GPIO_Init+0x228>
 8001282:	2305      	movs	r3, #5
 8001284:	e008      	b.n	8001298 <HAL_GPIO_Init+0x228>
 8001286:	2304      	movs	r3, #4
 8001288:	e006      	b.n	8001298 <HAL_GPIO_Init+0x228>
 800128a:	2303      	movs	r3, #3
 800128c:	e004      	b.n	8001298 <HAL_GPIO_Init+0x228>
 800128e:	2302      	movs	r3, #2
 8001290:	e002      	b.n	8001298 <HAL_GPIO_Init+0x228>
 8001292:	2301      	movs	r3, #1
 8001294:	e000      	b.n	8001298 <HAL_GPIO_Init+0x228>
 8001296:	2300      	movs	r3, #0
 8001298:	69fa      	ldr	r2, [r7, #28]
 800129a:	f002 0203 	and.w	r2, r2, #3
 800129e:	0092      	lsls	r2, r2, #2
 80012a0:	4093      	lsls	r3, r2
 80012a2:	69ba      	ldr	r2, [r7, #24]
 80012a4:	4313      	orrs	r3, r2
 80012a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80012a8:	4935      	ldr	r1, [pc, #212]	; (8001380 <HAL_GPIO_Init+0x310>)
 80012aa:	69fb      	ldr	r3, [r7, #28]
 80012ac:	089b      	lsrs	r3, r3, #2
 80012ae:	3302      	adds	r3, #2
 80012b0:	69ba      	ldr	r2, [r7, #24]
 80012b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012b6:	4b3b      	ldr	r3, [pc, #236]	; (80013a4 <HAL_GPIO_Init+0x334>)
 80012b8:	689b      	ldr	r3, [r3, #8]
 80012ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012bc:	693b      	ldr	r3, [r7, #16]
 80012be:	43db      	mvns	r3, r3
 80012c0:	69ba      	ldr	r2, [r7, #24]
 80012c2:	4013      	ands	r3, r2
 80012c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d003      	beq.n	80012da <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80012d2:	69ba      	ldr	r2, [r7, #24]
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	4313      	orrs	r3, r2
 80012d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012da:	4a32      	ldr	r2, [pc, #200]	; (80013a4 <HAL_GPIO_Init+0x334>)
 80012dc:	69bb      	ldr	r3, [r7, #24]
 80012de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012e0:	4b30      	ldr	r3, [pc, #192]	; (80013a4 <HAL_GPIO_Init+0x334>)
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	43db      	mvns	r3, r3
 80012ea:	69ba      	ldr	r2, [r7, #24]
 80012ec:	4013      	ands	r3, r2
 80012ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d003      	beq.n	8001304 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80012fc:	69ba      	ldr	r2, [r7, #24]
 80012fe:	693b      	ldr	r3, [r7, #16]
 8001300:	4313      	orrs	r3, r2
 8001302:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001304:	4a27      	ldr	r2, [pc, #156]	; (80013a4 <HAL_GPIO_Init+0x334>)
 8001306:	69bb      	ldr	r3, [r7, #24]
 8001308:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800130a:	4b26      	ldr	r3, [pc, #152]	; (80013a4 <HAL_GPIO_Init+0x334>)
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001310:	693b      	ldr	r3, [r7, #16]
 8001312:	43db      	mvns	r3, r3
 8001314:	69ba      	ldr	r2, [r7, #24]
 8001316:	4013      	ands	r3, r2
 8001318:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001322:	2b00      	cmp	r3, #0
 8001324:	d003      	beq.n	800132e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001326:	69ba      	ldr	r2, [r7, #24]
 8001328:	693b      	ldr	r3, [r7, #16]
 800132a:	4313      	orrs	r3, r2
 800132c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800132e:	4a1d      	ldr	r2, [pc, #116]	; (80013a4 <HAL_GPIO_Init+0x334>)
 8001330:	69bb      	ldr	r3, [r7, #24]
 8001332:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001334:	4b1b      	ldr	r3, [pc, #108]	; (80013a4 <HAL_GPIO_Init+0x334>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800133a:	693b      	ldr	r3, [r7, #16]
 800133c:	43db      	mvns	r3, r3
 800133e:	69ba      	ldr	r2, [r7, #24]
 8001340:	4013      	ands	r3, r2
 8001342:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800134c:	2b00      	cmp	r3, #0
 800134e:	d003      	beq.n	8001358 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001350:	69ba      	ldr	r2, [r7, #24]
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	4313      	orrs	r3, r2
 8001356:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001358:	4a12      	ldr	r2, [pc, #72]	; (80013a4 <HAL_GPIO_Init+0x334>)
 800135a:	69bb      	ldr	r3, [r7, #24]
 800135c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800135e:	69fb      	ldr	r3, [r7, #28]
 8001360:	3301      	adds	r3, #1
 8001362:	61fb      	str	r3, [r7, #28]
 8001364:	69fb      	ldr	r3, [r7, #28]
 8001366:	2b0f      	cmp	r3, #15
 8001368:	f67f ae90 	bls.w	800108c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800136c:	bf00      	nop
 800136e:	bf00      	nop
 8001370:	3724      	adds	r7, #36	; 0x24
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr
 800137a:	bf00      	nop
 800137c:	40023800 	.word	0x40023800
 8001380:	40013800 	.word	0x40013800
 8001384:	40020000 	.word	0x40020000
 8001388:	40020400 	.word	0x40020400
 800138c:	40020800 	.word	0x40020800
 8001390:	40020c00 	.word	0x40020c00
 8001394:	40021000 	.word	0x40021000
 8001398:	40021400 	.word	0x40021400
 800139c:	40021800 	.word	0x40021800
 80013a0:	40021c00 	.word	0x40021c00
 80013a4:	40013c00 	.word	0x40013c00

080013a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
 80013b0:	460b      	mov	r3, r1
 80013b2:	807b      	strh	r3, [r7, #2]
 80013b4:	4613      	mov	r3, r2
 80013b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013b8:	787b      	ldrb	r3, [r7, #1]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d003      	beq.n	80013c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013be:	887a      	ldrh	r2, [r7, #2]
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80013c4:	e003      	b.n	80013ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80013c6:	887b      	ldrh	r3, [r7, #2]
 80013c8:	041a      	lsls	r2, r3, #16
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	619a      	str	r2, [r3, #24]
}
 80013ce:	bf00      	nop
 80013d0:	370c      	adds	r7, #12
 80013d2:	46bd      	mov	sp, r7
 80013d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d8:	4770      	bx	lr
	...

080013dc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b086      	sub	sp, #24
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d101      	bne.n	80013ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	e267      	b.n	80018be <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f003 0301 	and.w	r3, r3, #1
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d075      	beq.n	80014e6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80013fa:	4b88      	ldr	r3, [pc, #544]	; (800161c <HAL_RCC_OscConfig+0x240>)
 80013fc:	689b      	ldr	r3, [r3, #8]
 80013fe:	f003 030c 	and.w	r3, r3, #12
 8001402:	2b04      	cmp	r3, #4
 8001404:	d00c      	beq.n	8001420 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001406:	4b85      	ldr	r3, [pc, #532]	; (800161c <HAL_RCC_OscConfig+0x240>)
 8001408:	689b      	ldr	r3, [r3, #8]
 800140a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800140e:	2b08      	cmp	r3, #8
 8001410:	d112      	bne.n	8001438 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001412:	4b82      	ldr	r3, [pc, #520]	; (800161c <HAL_RCC_OscConfig+0x240>)
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800141a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800141e:	d10b      	bne.n	8001438 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001420:	4b7e      	ldr	r3, [pc, #504]	; (800161c <HAL_RCC_OscConfig+0x240>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001428:	2b00      	cmp	r3, #0
 800142a:	d05b      	beq.n	80014e4 <HAL_RCC_OscConfig+0x108>
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d157      	bne.n	80014e4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001434:	2301      	movs	r3, #1
 8001436:	e242      	b.n	80018be <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001440:	d106      	bne.n	8001450 <HAL_RCC_OscConfig+0x74>
 8001442:	4b76      	ldr	r3, [pc, #472]	; (800161c <HAL_RCC_OscConfig+0x240>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4a75      	ldr	r2, [pc, #468]	; (800161c <HAL_RCC_OscConfig+0x240>)
 8001448:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800144c:	6013      	str	r3, [r2, #0]
 800144e:	e01d      	b.n	800148c <HAL_RCC_OscConfig+0xb0>
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001458:	d10c      	bne.n	8001474 <HAL_RCC_OscConfig+0x98>
 800145a:	4b70      	ldr	r3, [pc, #448]	; (800161c <HAL_RCC_OscConfig+0x240>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4a6f      	ldr	r2, [pc, #444]	; (800161c <HAL_RCC_OscConfig+0x240>)
 8001460:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001464:	6013      	str	r3, [r2, #0]
 8001466:	4b6d      	ldr	r3, [pc, #436]	; (800161c <HAL_RCC_OscConfig+0x240>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4a6c      	ldr	r2, [pc, #432]	; (800161c <HAL_RCC_OscConfig+0x240>)
 800146c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001470:	6013      	str	r3, [r2, #0]
 8001472:	e00b      	b.n	800148c <HAL_RCC_OscConfig+0xb0>
 8001474:	4b69      	ldr	r3, [pc, #420]	; (800161c <HAL_RCC_OscConfig+0x240>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a68      	ldr	r2, [pc, #416]	; (800161c <HAL_RCC_OscConfig+0x240>)
 800147a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800147e:	6013      	str	r3, [r2, #0]
 8001480:	4b66      	ldr	r3, [pc, #408]	; (800161c <HAL_RCC_OscConfig+0x240>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4a65      	ldr	r2, [pc, #404]	; (800161c <HAL_RCC_OscConfig+0x240>)
 8001486:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800148a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d013      	beq.n	80014bc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001494:	f7ff fc6c 	bl	8000d70 <HAL_GetTick>
 8001498:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800149a:	e008      	b.n	80014ae <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800149c:	f7ff fc68 	bl	8000d70 <HAL_GetTick>
 80014a0:	4602      	mov	r2, r0
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	2b64      	cmp	r3, #100	; 0x64
 80014a8:	d901      	bls.n	80014ae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80014aa:	2303      	movs	r3, #3
 80014ac:	e207      	b.n	80018be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014ae:	4b5b      	ldr	r3, [pc, #364]	; (800161c <HAL_RCC_OscConfig+0x240>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d0f0      	beq.n	800149c <HAL_RCC_OscConfig+0xc0>
 80014ba:	e014      	b.n	80014e6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014bc:	f7ff fc58 	bl	8000d70 <HAL_GetTick>
 80014c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014c2:	e008      	b.n	80014d6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014c4:	f7ff fc54 	bl	8000d70 <HAL_GetTick>
 80014c8:	4602      	mov	r2, r0
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	2b64      	cmp	r3, #100	; 0x64
 80014d0:	d901      	bls.n	80014d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80014d2:	2303      	movs	r3, #3
 80014d4:	e1f3      	b.n	80018be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014d6:	4b51      	ldr	r3, [pc, #324]	; (800161c <HAL_RCC_OscConfig+0x240>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d1f0      	bne.n	80014c4 <HAL_RCC_OscConfig+0xe8>
 80014e2:	e000      	b.n	80014e6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f003 0302 	and.w	r3, r3, #2
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d063      	beq.n	80015ba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80014f2:	4b4a      	ldr	r3, [pc, #296]	; (800161c <HAL_RCC_OscConfig+0x240>)
 80014f4:	689b      	ldr	r3, [r3, #8]
 80014f6:	f003 030c 	and.w	r3, r3, #12
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d00b      	beq.n	8001516 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80014fe:	4b47      	ldr	r3, [pc, #284]	; (800161c <HAL_RCC_OscConfig+0x240>)
 8001500:	689b      	ldr	r3, [r3, #8]
 8001502:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001506:	2b08      	cmp	r3, #8
 8001508:	d11c      	bne.n	8001544 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800150a:	4b44      	ldr	r3, [pc, #272]	; (800161c <HAL_RCC_OscConfig+0x240>)
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001512:	2b00      	cmp	r3, #0
 8001514:	d116      	bne.n	8001544 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001516:	4b41      	ldr	r3, [pc, #260]	; (800161c <HAL_RCC_OscConfig+0x240>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f003 0302 	and.w	r3, r3, #2
 800151e:	2b00      	cmp	r3, #0
 8001520:	d005      	beq.n	800152e <HAL_RCC_OscConfig+0x152>
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	68db      	ldr	r3, [r3, #12]
 8001526:	2b01      	cmp	r3, #1
 8001528:	d001      	beq.n	800152e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800152a:	2301      	movs	r3, #1
 800152c:	e1c7      	b.n	80018be <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800152e:	4b3b      	ldr	r3, [pc, #236]	; (800161c <HAL_RCC_OscConfig+0x240>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	691b      	ldr	r3, [r3, #16]
 800153a:	00db      	lsls	r3, r3, #3
 800153c:	4937      	ldr	r1, [pc, #220]	; (800161c <HAL_RCC_OscConfig+0x240>)
 800153e:	4313      	orrs	r3, r2
 8001540:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001542:	e03a      	b.n	80015ba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d020      	beq.n	800158e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800154c:	4b34      	ldr	r3, [pc, #208]	; (8001620 <HAL_RCC_OscConfig+0x244>)
 800154e:	2201      	movs	r2, #1
 8001550:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001552:	f7ff fc0d 	bl	8000d70 <HAL_GetTick>
 8001556:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001558:	e008      	b.n	800156c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800155a:	f7ff fc09 	bl	8000d70 <HAL_GetTick>
 800155e:	4602      	mov	r2, r0
 8001560:	693b      	ldr	r3, [r7, #16]
 8001562:	1ad3      	subs	r3, r2, r3
 8001564:	2b02      	cmp	r3, #2
 8001566:	d901      	bls.n	800156c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001568:	2303      	movs	r3, #3
 800156a:	e1a8      	b.n	80018be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800156c:	4b2b      	ldr	r3, [pc, #172]	; (800161c <HAL_RCC_OscConfig+0x240>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f003 0302 	and.w	r3, r3, #2
 8001574:	2b00      	cmp	r3, #0
 8001576:	d0f0      	beq.n	800155a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001578:	4b28      	ldr	r3, [pc, #160]	; (800161c <HAL_RCC_OscConfig+0x240>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	691b      	ldr	r3, [r3, #16]
 8001584:	00db      	lsls	r3, r3, #3
 8001586:	4925      	ldr	r1, [pc, #148]	; (800161c <HAL_RCC_OscConfig+0x240>)
 8001588:	4313      	orrs	r3, r2
 800158a:	600b      	str	r3, [r1, #0]
 800158c:	e015      	b.n	80015ba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800158e:	4b24      	ldr	r3, [pc, #144]	; (8001620 <HAL_RCC_OscConfig+0x244>)
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001594:	f7ff fbec 	bl	8000d70 <HAL_GetTick>
 8001598:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800159a:	e008      	b.n	80015ae <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800159c:	f7ff fbe8 	bl	8000d70 <HAL_GetTick>
 80015a0:	4602      	mov	r2, r0
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	2b02      	cmp	r3, #2
 80015a8:	d901      	bls.n	80015ae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80015aa:	2303      	movs	r3, #3
 80015ac:	e187      	b.n	80018be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015ae:	4b1b      	ldr	r3, [pc, #108]	; (800161c <HAL_RCC_OscConfig+0x240>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f003 0302 	and.w	r3, r3, #2
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d1f0      	bne.n	800159c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f003 0308 	and.w	r3, r3, #8
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d036      	beq.n	8001634 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	695b      	ldr	r3, [r3, #20]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d016      	beq.n	80015fc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015ce:	4b15      	ldr	r3, [pc, #84]	; (8001624 <HAL_RCC_OscConfig+0x248>)
 80015d0:	2201      	movs	r2, #1
 80015d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015d4:	f7ff fbcc 	bl	8000d70 <HAL_GetTick>
 80015d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015da:	e008      	b.n	80015ee <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015dc:	f7ff fbc8 	bl	8000d70 <HAL_GetTick>
 80015e0:	4602      	mov	r2, r0
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	1ad3      	subs	r3, r2, r3
 80015e6:	2b02      	cmp	r3, #2
 80015e8:	d901      	bls.n	80015ee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80015ea:	2303      	movs	r3, #3
 80015ec:	e167      	b.n	80018be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015ee:	4b0b      	ldr	r3, [pc, #44]	; (800161c <HAL_RCC_OscConfig+0x240>)
 80015f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80015f2:	f003 0302 	and.w	r3, r3, #2
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d0f0      	beq.n	80015dc <HAL_RCC_OscConfig+0x200>
 80015fa:	e01b      	b.n	8001634 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015fc:	4b09      	ldr	r3, [pc, #36]	; (8001624 <HAL_RCC_OscConfig+0x248>)
 80015fe:	2200      	movs	r2, #0
 8001600:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001602:	f7ff fbb5 	bl	8000d70 <HAL_GetTick>
 8001606:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001608:	e00e      	b.n	8001628 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800160a:	f7ff fbb1 	bl	8000d70 <HAL_GetTick>
 800160e:	4602      	mov	r2, r0
 8001610:	693b      	ldr	r3, [r7, #16]
 8001612:	1ad3      	subs	r3, r2, r3
 8001614:	2b02      	cmp	r3, #2
 8001616:	d907      	bls.n	8001628 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001618:	2303      	movs	r3, #3
 800161a:	e150      	b.n	80018be <HAL_RCC_OscConfig+0x4e2>
 800161c:	40023800 	.word	0x40023800
 8001620:	42470000 	.word	0x42470000
 8001624:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001628:	4b88      	ldr	r3, [pc, #544]	; (800184c <HAL_RCC_OscConfig+0x470>)
 800162a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800162c:	f003 0302 	and.w	r3, r3, #2
 8001630:	2b00      	cmp	r3, #0
 8001632:	d1ea      	bne.n	800160a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f003 0304 	and.w	r3, r3, #4
 800163c:	2b00      	cmp	r3, #0
 800163e:	f000 8097 	beq.w	8001770 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001642:	2300      	movs	r3, #0
 8001644:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001646:	4b81      	ldr	r3, [pc, #516]	; (800184c <HAL_RCC_OscConfig+0x470>)
 8001648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800164e:	2b00      	cmp	r3, #0
 8001650:	d10f      	bne.n	8001672 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001652:	2300      	movs	r3, #0
 8001654:	60bb      	str	r3, [r7, #8]
 8001656:	4b7d      	ldr	r3, [pc, #500]	; (800184c <HAL_RCC_OscConfig+0x470>)
 8001658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800165a:	4a7c      	ldr	r2, [pc, #496]	; (800184c <HAL_RCC_OscConfig+0x470>)
 800165c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001660:	6413      	str	r3, [r2, #64]	; 0x40
 8001662:	4b7a      	ldr	r3, [pc, #488]	; (800184c <HAL_RCC_OscConfig+0x470>)
 8001664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800166a:	60bb      	str	r3, [r7, #8]
 800166c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800166e:	2301      	movs	r3, #1
 8001670:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001672:	4b77      	ldr	r3, [pc, #476]	; (8001850 <HAL_RCC_OscConfig+0x474>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800167a:	2b00      	cmp	r3, #0
 800167c:	d118      	bne.n	80016b0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800167e:	4b74      	ldr	r3, [pc, #464]	; (8001850 <HAL_RCC_OscConfig+0x474>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a73      	ldr	r2, [pc, #460]	; (8001850 <HAL_RCC_OscConfig+0x474>)
 8001684:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001688:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800168a:	f7ff fb71 	bl	8000d70 <HAL_GetTick>
 800168e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001690:	e008      	b.n	80016a4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001692:	f7ff fb6d 	bl	8000d70 <HAL_GetTick>
 8001696:	4602      	mov	r2, r0
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	1ad3      	subs	r3, r2, r3
 800169c:	2b02      	cmp	r3, #2
 800169e:	d901      	bls.n	80016a4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80016a0:	2303      	movs	r3, #3
 80016a2:	e10c      	b.n	80018be <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016a4:	4b6a      	ldr	r3, [pc, #424]	; (8001850 <HAL_RCC_OscConfig+0x474>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d0f0      	beq.n	8001692 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d106      	bne.n	80016c6 <HAL_RCC_OscConfig+0x2ea>
 80016b8:	4b64      	ldr	r3, [pc, #400]	; (800184c <HAL_RCC_OscConfig+0x470>)
 80016ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016bc:	4a63      	ldr	r2, [pc, #396]	; (800184c <HAL_RCC_OscConfig+0x470>)
 80016be:	f043 0301 	orr.w	r3, r3, #1
 80016c2:	6713      	str	r3, [r2, #112]	; 0x70
 80016c4:	e01c      	b.n	8001700 <HAL_RCC_OscConfig+0x324>
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	689b      	ldr	r3, [r3, #8]
 80016ca:	2b05      	cmp	r3, #5
 80016cc:	d10c      	bne.n	80016e8 <HAL_RCC_OscConfig+0x30c>
 80016ce:	4b5f      	ldr	r3, [pc, #380]	; (800184c <HAL_RCC_OscConfig+0x470>)
 80016d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016d2:	4a5e      	ldr	r2, [pc, #376]	; (800184c <HAL_RCC_OscConfig+0x470>)
 80016d4:	f043 0304 	orr.w	r3, r3, #4
 80016d8:	6713      	str	r3, [r2, #112]	; 0x70
 80016da:	4b5c      	ldr	r3, [pc, #368]	; (800184c <HAL_RCC_OscConfig+0x470>)
 80016dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016de:	4a5b      	ldr	r2, [pc, #364]	; (800184c <HAL_RCC_OscConfig+0x470>)
 80016e0:	f043 0301 	orr.w	r3, r3, #1
 80016e4:	6713      	str	r3, [r2, #112]	; 0x70
 80016e6:	e00b      	b.n	8001700 <HAL_RCC_OscConfig+0x324>
 80016e8:	4b58      	ldr	r3, [pc, #352]	; (800184c <HAL_RCC_OscConfig+0x470>)
 80016ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016ec:	4a57      	ldr	r2, [pc, #348]	; (800184c <HAL_RCC_OscConfig+0x470>)
 80016ee:	f023 0301 	bic.w	r3, r3, #1
 80016f2:	6713      	str	r3, [r2, #112]	; 0x70
 80016f4:	4b55      	ldr	r3, [pc, #340]	; (800184c <HAL_RCC_OscConfig+0x470>)
 80016f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016f8:	4a54      	ldr	r2, [pc, #336]	; (800184c <HAL_RCC_OscConfig+0x470>)
 80016fa:	f023 0304 	bic.w	r3, r3, #4
 80016fe:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	689b      	ldr	r3, [r3, #8]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d015      	beq.n	8001734 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001708:	f7ff fb32 	bl	8000d70 <HAL_GetTick>
 800170c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800170e:	e00a      	b.n	8001726 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001710:	f7ff fb2e 	bl	8000d70 <HAL_GetTick>
 8001714:	4602      	mov	r2, r0
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	1ad3      	subs	r3, r2, r3
 800171a:	f241 3288 	movw	r2, #5000	; 0x1388
 800171e:	4293      	cmp	r3, r2
 8001720:	d901      	bls.n	8001726 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001722:	2303      	movs	r3, #3
 8001724:	e0cb      	b.n	80018be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001726:	4b49      	ldr	r3, [pc, #292]	; (800184c <HAL_RCC_OscConfig+0x470>)
 8001728:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800172a:	f003 0302 	and.w	r3, r3, #2
 800172e:	2b00      	cmp	r3, #0
 8001730:	d0ee      	beq.n	8001710 <HAL_RCC_OscConfig+0x334>
 8001732:	e014      	b.n	800175e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001734:	f7ff fb1c 	bl	8000d70 <HAL_GetTick>
 8001738:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800173a:	e00a      	b.n	8001752 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800173c:	f7ff fb18 	bl	8000d70 <HAL_GetTick>
 8001740:	4602      	mov	r2, r0
 8001742:	693b      	ldr	r3, [r7, #16]
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	f241 3288 	movw	r2, #5000	; 0x1388
 800174a:	4293      	cmp	r3, r2
 800174c:	d901      	bls.n	8001752 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800174e:	2303      	movs	r3, #3
 8001750:	e0b5      	b.n	80018be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001752:	4b3e      	ldr	r3, [pc, #248]	; (800184c <HAL_RCC_OscConfig+0x470>)
 8001754:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001756:	f003 0302 	and.w	r3, r3, #2
 800175a:	2b00      	cmp	r3, #0
 800175c:	d1ee      	bne.n	800173c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800175e:	7dfb      	ldrb	r3, [r7, #23]
 8001760:	2b01      	cmp	r3, #1
 8001762:	d105      	bne.n	8001770 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001764:	4b39      	ldr	r3, [pc, #228]	; (800184c <HAL_RCC_OscConfig+0x470>)
 8001766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001768:	4a38      	ldr	r2, [pc, #224]	; (800184c <HAL_RCC_OscConfig+0x470>)
 800176a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800176e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	699b      	ldr	r3, [r3, #24]
 8001774:	2b00      	cmp	r3, #0
 8001776:	f000 80a1 	beq.w	80018bc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800177a:	4b34      	ldr	r3, [pc, #208]	; (800184c <HAL_RCC_OscConfig+0x470>)
 800177c:	689b      	ldr	r3, [r3, #8]
 800177e:	f003 030c 	and.w	r3, r3, #12
 8001782:	2b08      	cmp	r3, #8
 8001784:	d05c      	beq.n	8001840 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	699b      	ldr	r3, [r3, #24]
 800178a:	2b02      	cmp	r3, #2
 800178c:	d141      	bne.n	8001812 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800178e:	4b31      	ldr	r3, [pc, #196]	; (8001854 <HAL_RCC_OscConfig+0x478>)
 8001790:	2200      	movs	r2, #0
 8001792:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001794:	f7ff faec 	bl	8000d70 <HAL_GetTick>
 8001798:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800179a:	e008      	b.n	80017ae <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800179c:	f7ff fae8 	bl	8000d70 <HAL_GetTick>
 80017a0:	4602      	mov	r2, r0
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	1ad3      	subs	r3, r2, r3
 80017a6:	2b02      	cmp	r3, #2
 80017a8:	d901      	bls.n	80017ae <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80017aa:	2303      	movs	r3, #3
 80017ac:	e087      	b.n	80018be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017ae:	4b27      	ldr	r3, [pc, #156]	; (800184c <HAL_RCC_OscConfig+0x470>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d1f0      	bne.n	800179c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	69da      	ldr	r2, [r3, #28]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6a1b      	ldr	r3, [r3, #32]
 80017c2:	431a      	orrs	r2, r3
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017c8:	019b      	lsls	r3, r3, #6
 80017ca:	431a      	orrs	r2, r3
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017d0:	085b      	lsrs	r3, r3, #1
 80017d2:	3b01      	subs	r3, #1
 80017d4:	041b      	lsls	r3, r3, #16
 80017d6:	431a      	orrs	r2, r3
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017dc:	061b      	lsls	r3, r3, #24
 80017de:	491b      	ldr	r1, [pc, #108]	; (800184c <HAL_RCC_OscConfig+0x470>)
 80017e0:	4313      	orrs	r3, r2
 80017e2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017e4:	4b1b      	ldr	r3, [pc, #108]	; (8001854 <HAL_RCC_OscConfig+0x478>)
 80017e6:	2201      	movs	r2, #1
 80017e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017ea:	f7ff fac1 	bl	8000d70 <HAL_GetTick>
 80017ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017f0:	e008      	b.n	8001804 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017f2:	f7ff fabd 	bl	8000d70 <HAL_GetTick>
 80017f6:	4602      	mov	r2, r0
 80017f8:	693b      	ldr	r3, [r7, #16]
 80017fa:	1ad3      	subs	r3, r2, r3
 80017fc:	2b02      	cmp	r3, #2
 80017fe:	d901      	bls.n	8001804 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001800:	2303      	movs	r3, #3
 8001802:	e05c      	b.n	80018be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001804:	4b11      	ldr	r3, [pc, #68]	; (800184c <HAL_RCC_OscConfig+0x470>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800180c:	2b00      	cmp	r3, #0
 800180e:	d0f0      	beq.n	80017f2 <HAL_RCC_OscConfig+0x416>
 8001810:	e054      	b.n	80018bc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001812:	4b10      	ldr	r3, [pc, #64]	; (8001854 <HAL_RCC_OscConfig+0x478>)
 8001814:	2200      	movs	r2, #0
 8001816:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001818:	f7ff faaa 	bl	8000d70 <HAL_GetTick>
 800181c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800181e:	e008      	b.n	8001832 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001820:	f7ff faa6 	bl	8000d70 <HAL_GetTick>
 8001824:	4602      	mov	r2, r0
 8001826:	693b      	ldr	r3, [r7, #16]
 8001828:	1ad3      	subs	r3, r2, r3
 800182a:	2b02      	cmp	r3, #2
 800182c:	d901      	bls.n	8001832 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800182e:	2303      	movs	r3, #3
 8001830:	e045      	b.n	80018be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001832:	4b06      	ldr	r3, [pc, #24]	; (800184c <HAL_RCC_OscConfig+0x470>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800183a:	2b00      	cmp	r3, #0
 800183c:	d1f0      	bne.n	8001820 <HAL_RCC_OscConfig+0x444>
 800183e:	e03d      	b.n	80018bc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	699b      	ldr	r3, [r3, #24]
 8001844:	2b01      	cmp	r3, #1
 8001846:	d107      	bne.n	8001858 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001848:	2301      	movs	r3, #1
 800184a:	e038      	b.n	80018be <HAL_RCC_OscConfig+0x4e2>
 800184c:	40023800 	.word	0x40023800
 8001850:	40007000 	.word	0x40007000
 8001854:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001858:	4b1b      	ldr	r3, [pc, #108]	; (80018c8 <HAL_RCC_OscConfig+0x4ec>)
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	699b      	ldr	r3, [r3, #24]
 8001862:	2b01      	cmp	r3, #1
 8001864:	d028      	beq.n	80018b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001870:	429a      	cmp	r2, r3
 8001872:	d121      	bne.n	80018b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800187e:	429a      	cmp	r2, r3
 8001880:	d11a      	bne.n	80018b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001882:	68fa      	ldr	r2, [r7, #12]
 8001884:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001888:	4013      	ands	r3, r2
 800188a:	687a      	ldr	r2, [r7, #4]
 800188c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800188e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001890:	4293      	cmp	r3, r2
 8001892:	d111      	bne.n	80018b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800189e:	085b      	lsrs	r3, r3, #1
 80018a0:	3b01      	subs	r3, #1
 80018a2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80018a4:	429a      	cmp	r2, r3
 80018a6:	d107      	bne.n	80018b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018b2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d001      	beq.n	80018bc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80018b8:	2301      	movs	r3, #1
 80018ba:	e000      	b.n	80018be <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80018bc:	2300      	movs	r3, #0
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3718      	adds	r7, #24
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	40023800 	.word	0x40023800

080018cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b084      	sub	sp, #16
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
 80018d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d101      	bne.n	80018e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018dc:	2301      	movs	r3, #1
 80018de:	e0cc      	b.n	8001a7a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80018e0:	4b68      	ldr	r3, [pc, #416]	; (8001a84 <HAL_RCC_ClockConfig+0x1b8>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f003 0307 	and.w	r3, r3, #7
 80018e8:	683a      	ldr	r2, [r7, #0]
 80018ea:	429a      	cmp	r2, r3
 80018ec:	d90c      	bls.n	8001908 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018ee:	4b65      	ldr	r3, [pc, #404]	; (8001a84 <HAL_RCC_ClockConfig+0x1b8>)
 80018f0:	683a      	ldr	r2, [r7, #0]
 80018f2:	b2d2      	uxtb	r2, r2
 80018f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018f6:	4b63      	ldr	r3, [pc, #396]	; (8001a84 <HAL_RCC_ClockConfig+0x1b8>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 0307 	and.w	r3, r3, #7
 80018fe:	683a      	ldr	r2, [r7, #0]
 8001900:	429a      	cmp	r2, r3
 8001902:	d001      	beq.n	8001908 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001904:	2301      	movs	r3, #1
 8001906:	e0b8      	b.n	8001a7a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f003 0302 	and.w	r3, r3, #2
 8001910:	2b00      	cmp	r3, #0
 8001912:	d020      	beq.n	8001956 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f003 0304 	and.w	r3, r3, #4
 800191c:	2b00      	cmp	r3, #0
 800191e:	d005      	beq.n	800192c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001920:	4b59      	ldr	r3, [pc, #356]	; (8001a88 <HAL_RCC_ClockConfig+0x1bc>)
 8001922:	689b      	ldr	r3, [r3, #8]
 8001924:	4a58      	ldr	r2, [pc, #352]	; (8001a88 <HAL_RCC_ClockConfig+0x1bc>)
 8001926:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800192a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f003 0308 	and.w	r3, r3, #8
 8001934:	2b00      	cmp	r3, #0
 8001936:	d005      	beq.n	8001944 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001938:	4b53      	ldr	r3, [pc, #332]	; (8001a88 <HAL_RCC_ClockConfig+0x1bc>)
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	4a52      	ldr	r2, [pc, #328]	; (8001a88 <HAL_RCC_ClockConfig+0x1bc>)
 800193e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001942:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001944:	4b50      	ldr	r3, [pc, #320]	; (8001a88 <HAL_RCC_ClockConfig+0x1bc>)
 8001946:	689b      	ldr	r3, [r3, #8]
 8001948:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	494d      	ldr	r1, [pc, #308]	; (8001a88 <HAL_RCC_ClockConfig+0x1bc>)
 8001952:	4313      	orrs	r3, r2
 8001954:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f003 0301 	and.w	r3, r3, #1
 800195e:	2b00      	cmp	r3, #0
 8001960:	d044      	beq.n	80019ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	2b01      	cmp	r3, #1
 8001968:	d107      	bne.n	800197a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800196a:	4b47      	ldr	r3, [pc, #284]	; (8001a88 <HAL_RCC_ClockConfig+0x1bc>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001972:	2b00      	cmp	r3, #0
 8001974:	d119      	bne.n	80019aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001976:	2301      	movs	r3, #1
 8001978:	e07f      	b.n	8001a7a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	2b02      	cmp	r3, #2
 8001980:	d003      	beq.n	800198a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001986:	2b03      	cmp	r3, #3
 8001988:	d107      	bne.n	800199a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800198a:	4b3f      	ldr	r3, [pc, #252]	; (8001a88 <HAL_RCC_ClockConfig+0x1bc>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001992:	2b00      	cmp	r3, #0
 8001994:	d109      	bne.n	80019aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	e06f      	b.n	8001a7a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800199a:	4b3b      	ldr	r3, [pc, #236]	; (8001a88 <HAL_RCC_ClockConfig+0x1bc>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f003 0302 	and.w	r3, r3, #2
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d101      	bne.n	80019aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019a6:	2301      	movs	r3, #1
 80019a8:	e067      	b.n	8001a7a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019aa:	4b37      	ldr	r3, [pc, #220]	; (8001a88 <HAL_RCC_ClockConfig+0x1bc>)
 80019ac:	689b      	ldr	r3, [r3, #8]
 80019ae:	f023 0203 	bic.w	r2, r3, #3
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	4934      	ldr	r1, [pc, #208]	; (8001a88 <HAL_RCC_ClockConfig+0x1bc>)
 80019b8:	4313      	orrs	r3, r2
 80019ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80019bc:	f7ff f9d8 	bl	8000d70 <HAL_GetTick>
 80019c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019c2:	e00a      	b.n	80019da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019c4:	f7ff f9d4 	bl	8000d70 <HAL_GetTick>
 80019c8:	4602      	mov	r2, r0
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	1ad3      	subs	r3, r2, r3
 80019ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d901      	bls.n	80019da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80019d6:	2303      	movs	r3, #3
 80019d8:	e04f      	b.n	8001a7a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019da:	4b2b      	ldr	r3, [pc, #172]	; (8001a88 <HAL_RCC_ClockConfig+0x1bc>)
 80019dc:	689b      	ldr	r3, [r3, #8]
 80019de:	f003 020c 	and.w	r2, r3, #12
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	009b      	lsls	r3, r3, #2
 80019e8:	429a      	cmp	r2, r3
 80019ea:	d1eb      	bne.n	80019c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80019ec:	4b25      	ldr	r3, [pc, #148]	; (8001a84 <HAL_RCC_ClockConfig+0x1b8>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f003 0307 	and.w	r3, r3, #7
 80019f4:	683a      	ldr	r2, [r7, #0]
 80019f6:	429a      	cmp	r2, r3
 80019f8:	d20c      	bcs.n	8001a14 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019fa:	4b22      	ldr	r3, [pc, #136]	; (8001a84 <HAL_RCC_ClockConfig+0x1b8>)
 80019fc:	683a      	ldr	r2, [r7, #0]
 80019fe:	b2d2      	uxtb	r2, r2
 8001a00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a02:	4b20      	ldr	r3, [pc, #128]	; (8001a84 <HAL_RCC_ClockConfig+0x1b8>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f003 0307 	and.w	r3, r3, #7
 8001a0a:	683a      	ldr	r2, [r7, #0]
 8001a0c:	429a      	cmp	r2, r3
 8001a0e:	d001      	beq.n	8001a14 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001a10:	2301      	movs	r3, #1
 8001a12:	e032      	b.n	8001a7a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f003 0304 	and.w	r3, r3, #4
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d008      	beq.n	8001a32 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a20:	4b19      	ldr	r3, [pc, #100]	; (8001a88 <HAL_RCC_ClockConfig+0x1bc>)
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	68db      	ldr	r3, [r3, #12]
 8001a2c:	4916      	ldr	r1, [pc, #88]	; (8001a88 <HAL_RCC_ClockConfig+0x1bc>)
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 0308 	and.w	r3, r3, #8
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d009      	beq.n	8001a52 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a3e:	4b12      	ldr	r3, [pc, #72]	; (8001a88 <HAL_RCC_ClockConfig+0x1bc>)
 8001a40:	689b      	ldr	r3, [r3, #8]
 8001a42:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	691b      	ldr	r3, [r3, #16]
 8001a4a:	00db      	lsls	r3, r3, #3
 8001a4c:	490e      	ldr	r1, [pc, #56]	; (8001a88 <HAL_RCC_ClockConfig+0x1bc>)
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001a52:	f000 f821 	bl	8001a98 <HAL_RCC_GetSysClockFreq>
 8001a56:	4602      	mov	r2, r0
 8001a58:	4b0b      	ldr	r3, [pc, #44]	; (8001a88 <HAL_RCC_ClockConfig+0x1bc>)
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	091b      	lsrs	r3, r3, #4
 8001a5e:	f003 030f 	and.w	r3, r3, #15
 8001a62:	490a      	ldr	r1, [pc, #40]	; (8001a8c <HAL_RCC_ClockConfig+0x1c0>)
 8001a64:	5ccb      	ldrb	r3, [r1, r3]
 8001a66:	fa22 f303 	lsr.w	r3, r2, r3
 8001a6a:	4a09      	ldr	r2, [pc, #36]	; (8001a90 <HAL_RCC_ClockConfig+0x1c4>)
 8001a6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001a6e:	4b09      	ldr	r3, [pc, #36]	; (8001a94 <HAL_RCC_ClockConfig+0x1c8>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4618      	mov	r0, r3
 8001a74:	f7fe ff6a 	bl	800094c <HAL_InitTick>

  return HAL_OK;
 8001a78:	2300      	movs	r3, #0
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3710      	adds	r7, #16
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	40023c00 	.word	0x40023c00
 8001a88:	40023800 	.word	0x40023800
 8001a8c:	080066f4 	.word	0x080066f4
 8001a90:	20000000 	.word	0x20000000
 8001a94:	20000004 	.word	0x20000004

08001a98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a9c:	b090      	sub	sp, #64	; 0x40
 8001a9e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	637b      	str	r3, [r7, #52]	; 0x34
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001aac:	2300      	movs	r3, #0
 8001aae:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ab0:	4b59      	ldr	r3, [pc, #356]	; (8001c18 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ab2:	689b      	ldr	r3, [r3, #8]
 8001ab4:	f003 030c 	and.w	r3, r3, #12
 8001ab8:	2b08      	cmp	r3, #8
 8001aba:	d00d      	beq.n	8001ad8 <HAL_RCC_GetSysClockFreq+0x40>
 8001abc:	2b08      	cmp	r3, #8
 8001abe:	f200 80a1 	bhi.w	8001c04 <HAL_RCC_GetSysClockFreq+0x16c>
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d002      	beq.n	8001acc <HAL_RCC_GetSysClockFreq+0x34>
 8001ac6:	2b04      	cmp	r3, #4
 8001ac8:	d003      	beq.n	8001ad2 <HAL_RCC_GetSysClockFreq+0x3a>
 8001aca:	e09b      	b.n	8001c04 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001acc:	4b53      	ldr	r3, [pc, #332]	; (8001c1c <HAL_RCC_GetSysClockFreq+0x184>)
 8001ace:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8001ad0:	e09b      	b.n	8001c0a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001ad2:	4b53      	ldr	r3, [pc, #332]	; (8001c20 <HAL_RCC_GetSysClockFreq+0x188>)
 8001ad4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001ad6:	e098      	b.n	8001c0a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ad8:	4b4f      	ldr	r3, [pc, #316]	; (8001c18 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001ae0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001ae2:	4b4d      	ldr	r3, [pc, #308]	; (8001c18 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d028      	beq.n	8001b40 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001aee:	4b4a      	ldr	r3, [pc, #296]	; (8001c18 <HAL_RCC_GetSysClockFreq+0x180>)
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	099b      	lsrs	r3, r3, #6
 8001af4:	2200      	movs	r2, #0
 8001af6:	623b      	str	r3, [r7, #32]
 8001af8:	627a      	str	r2, [r7, #36]	; 0x24
 8001afa:	6a3b      	ldr	r3, [r7, #32]
 8001afc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001b00:	2100      	movs	r1, #0
 8001b02:	4b47      	ldr	r3, [pc, #284]	; (8001c20 <HAL_RCC_GetSysClockFreq+0x188>)
 8001b04:	fb03 f201 	mul.w	r2, r3, r1
 8001b08:	2300      	movs	r3, #0
 8001b0a:	fb00 f303 	mul.w	r3, r0, r3
 8001b0e:	4413      	add	r3, r2
 8001b10:	4a43      	ldr	r2, [pc, #268]	; (8001c20 <HAL_RCC_GetSysClockFreq+0x188>)
 8001b12:	fba0 1202 	umull	r1, r2, r0, r2
 8001b16:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001b18:	460a      	mov	r2, r1
 8001b1a:	62ba      	str	r2, [r7, #40]	; 0x28
 8001b1c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001b1e:	4413      	add	r3, r2
 8001b20:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b24:	2200      	movs	r2, #0
 8001b26:	61bb      	str	r3, [r7, #24]
 8001b28:	61fa      	str	r2, [r7, #28]
 8001b2a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b2e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001b32:	f7fe fb4d 	bl	80001d0 <__aeabi_uldivmod>
 8001b36:	4602      	mov	r2, r0
 8001b38:	460b      	mov	r3, r1
 8001b3a:	4613      	mov	r3, r2
 8001b3c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001b3e:	e053      	b.n	8001be8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b40:	4b35      	ldr	r3, [pc, #212]	; (8001c18 <HAL_RCC_GetSysClockFreq+0x180>)
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	099b      	lsrs	r3, r3, #6
 8001b46:	2200      	movs	r2, #0
 8001b48:	613b      	str	r3, [r7, #16]
 8001b4a:	617a      	str	r2, [r7, #20]
 8001b4c:	693b      	ldr	r3, [r7, #16]
 8001b4e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001b52:	f04f 0b00 	mov.w	fp, #0
 8001b56:	4652      	mov	r2, sl
 8001b58:	465b      	mov	r3, fp
 8001b5a:	f04f 0000 	mov.w	r0, #0
 8001b5e:	f04f 0100 	mov.w	r1, #0
 8001b62:	0159      	lsls	r1, r3, #5
 8001b64:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b68:	0150      	lsls	r0, r2, #5
 8001b6a:	4602      	mov	r2, r0
 8001b6c:	460b      	mov	r3, r1
 8001b6e:	ebb2 080a 	subs.w	r8, r2, sl
 8001b72:	eb63 090b 	sbc.w	r9, r3, fp
 8001b76:	f04f 0200 	mov.w	r2, #0
 8001b7a:	f04f 0300 	mov.w	r3, #0
 8001b7e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001b82:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001b86:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001b8a:	ebb2 0408 	subs.w	r4, r2, r8
 8001b8e:	eb63 0509 	sbc.w	r5, r3, r9
 8001b92:	f04f 0200 	mov.w	r2, #0
 8001b96:	f04f 0300 	mov.w	r3, #0
 8001b9a:	00eb      	lsls	r3, r5, #3
 8001b9c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001ba0:	00e2      	lsls	r2, r4, #3
 8001ba2:	4614      	mov	r4, r2
 8001ba4:	461d      	mov	r5, r3
 8001ba6:	eb14 030a 	adds.w	r3, r4, sl
 8001baa:	603b      	str	r3, [r7, #0]
 8001bac:	eb45 030b 	adc.w	r3, r5, fp
 8001bb0:	607b      	str	r3, [r7, #4]
 8001bb2:	f04f 0200 	mov.w	r2, #0
 8001bb6:	f04f 0300 	mov.w	r3, #0
 8001bba:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001bbe:	4629      	mov	r1, r5
 8001bc0:	028b      	lsls	r3, r1, #10
 8001bc2:	4621      	mov	r1, r4
 8001bc4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001bc8:	4621      	mov	r1, r4
 8001bca:	028a      	lsls	r2, r1, #10
 8001bcc:	4610      	mov	r0, r2
 8001bce:	4619      	mov	r1, r3
 8001bd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	60bb      	str	r3, [r7, #8]
 8001bd6:	60fa      	str	r2, [r7, #12]
 8001bd8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001bdc:	f7fe faf8 	bl	80001d0 <__aeabi_uldivmod>
 8001be0:	4602      	mov	r2, r0
 8001be2:	460b      	mov	r3, r1
 8001be4:	4613      	mov	r3, r2
 8001be6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001be8:	4b0b      	ldr	r3, [pc, #44]	; (8001c18 <HAL_RCC_GetSysClockFreq+0x180>)
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	0c1b      	lsrs	r3, r3, #16
 8001bee:	f003 0303 	and.w	r3, r3, #3
 8001bf2:	3301      	adds	r3, #1
 8001bf4:	005b      	lsls	r3, r3, #1
 8001bf6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001bf8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001bfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c00:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001c02:	e002      	b.n	8001c0a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001c04:	4b05      	ldr	r3, [pc, #20]	; (8001c1c <HAL_RCC_GetSysClockFreq+0x184>)
 8001c06:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001c08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	3740      	adds	r7, #64	; 0x40
 8001c10:	46bd      	mov	sp, r7
 8001c12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c16:	bf00      	nop
 8001c18:	40023800 	.word	0x40023800
 8001c1c:	00f42400 	.word	0x00f42400
 8001c20:	016e3600 	.word	0x016e3600

08001c24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c28:	4b03      	ldr	r3, [pc, #12]	; (8001c38 <HAL_RCC_GetHCLKFreq+0x14>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop
 8001c38:	20000000 	.word	0x20000000

08001c3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001c40:	f7ff fff0 	bl	8001c24 <HAL_RCC_GetHCLKFreq>
 8001c44:	4602      	mov	r2, r0
 8001c46:	4b05      	ldr	r3, [pc, #20]	; (8001c5c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c48:	689b      	ldr	r3, [r3, #8]
 8001c4a:	0a9b      	lsrs	r3, r3, #10
 8001c4c:	f003 0307 	and.w	r3, r3, #7
 8001c50:	4903      	ldr	r1, [pc, #12]	; (8001c60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c52:	5ccb      	ldrb	r3, [r1, r3]
 8001c54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	40023800 	.word	0x40023800
 8001c60:	08006704 	.word	0x08006704

08001c64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001c68:	f7ff ffdc 	bl	8001c24 <HAL_RCC_GetHCLKFreq>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	4b05      	ldr	r3, [pc, #20]	; (8001c84 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	0b5b      	lsrs	r3, r3, #13
 8001c74:	f003 0307 	and.w	r3, r3, #7
 8001c78:	4903      	ldr	r1, [pc, #12]	; (8001c88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c7a:	5ccb      	ldrb	r3, [r1, r3]
 8001c7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	40023800 	.word	0x40023800
 8001c88:	08006704 	.word	0x08006704

08001c8c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
 8001c94:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	220f      	movs	r2, #15
 8001c9a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001c9c:	4b12      	ldr	r3, [pc, #72]	; (8001ce8 <HAL_RCC_GetClockConfig+0x5c>)
 8001c9e:	689b      	ldr	r3, [r3, #8]
 8001ca0:	f003 0203 	and.w	r2, r3, #3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001ca8:	4b0f      	ldr	r3, [pc, #60]	; (8001ce8 <HAL_RCC_GetClockConfig+0x5c>)
 8001caa:	689b      	ldr	r3, [r3, #8]
 8001cac:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001cb4:	4b0c      	ldr	r3, [pc, #48]	; (8001ce8 <HAL_RCC_GetClockConfig+0x5c>)
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001cc0:	4b09      	ldr	r3, [pc, #36]	; (8001ce8 <HAL_RCC_GetClockConfig+0x5c>)
 8001cc2:	689b      	ldr	r3, [r3, #8]
 8001cc4:	08db      	lsrs	r3, r3, #3
 8001cc6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001cce:	4b07      	ldr	r3, [pc, #28]	; (8001cec <HAL_RCC_GetClockConfig+0x60>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f003 0207 	and.w	r2, r3, #7
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	601a      	str	r2, [r3, #0]
}
 8001cda:	bf00      	nop
 8001cdc:	370c      	adds	r7, #12
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	40023800 	.word	0x40023800
 8001cec:	40023c00 	.word	0x40023c00

08001cf0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d101      	bne.n	8001d02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e041      	b.n	8001d86 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d08:	b2db      	uxtb	r3, r3
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d106      	bne.n	8001d1c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2200      	movs	r2, #0
 8001d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001d16:	6878      	ldr	r0, [r7, #4]
 8001d18:	f000 f839 	bl	8001d8e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2202      	movs	r2, #2
 8001d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	3304      	adds	r3, #4
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	4610      	mov	r0, r2
 8001d30:	f000 f9d8 	bl	80020e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2201      	movs	r2, #1
 8001d38:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2201      	movs	r2, #1
 8001d40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2201      	movs	r2, #1
 8001d48:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2201      	movs	r2, #1
 8001d50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2201      	movs	r2, #1
 8001d58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2201      	movs	r2, #1
 8001d60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2201      	movs	r2, #1
 8001d68:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2201      	movs	r2, #1
 8001d70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2201      	movs	r2, #1
 8001d78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2201      	movs	r2, #1
 8001d80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001d84:	2300      	movs	r3, #0
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3708      	adds	r7, #8
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}

08001d8e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001d8e:	b480      	push	{r7}
 8001d90:	b083      	sub	sp, #12
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001d96:	bf00      	nop
 8001d98:	370c      	adds	r7, #12
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
	...

08001da4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b085      	sub	sp, #20
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d001      	beq.n	8001dbc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001db8:	2301      	movs	r3, #1
 8001dba:	e04e      	b.n	8001e5a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2202      	movs	r2, #2
 8001dc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	68da      	ldr	r2, [r3, #12]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f042 0201 	orr.w	r2, r2, #1
 8001dd2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a23      	ldr	r2, [pc, #140]	; (8001e68 <HAL_TIM_Base_Start_IT+0xc4>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d022      	beq.n	8001e24 <HAL_TIM_Base_Start_IT+0x80>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001de6:	d01d      	beq.n	8001e24 <HAL_TIM_Base_Start_IT+0x80>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a1f      	ldr	r2, [pc, #124]	; (8001e6c <HAL_TIM_Base_Start_IT+0xc8>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d018      	beq.n	8001e24 <HAL_TIM_Base_Start_IT+0x80>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a1e      	ldr	r2, [pc, #120]	; (8001e70 <HAL_TIM_Base_Start_IT+0xcc>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d013      	beq.n	8001e24 <HAL_TIM_Base_Start_IT+0x80>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a1c      	ldr	r2, [pc, #112]	; (8001e74 <HAL_TIM_Base_Start_IT+0xd0>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d00e      	beq.n	8001e24 <HAL_TIM_Base_Start_IT+0x80>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a1b      	ldr	r2, [pc, #108]	; (8001e78 <HAL_TIM_Base_Start_IT+0xd4>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d009      	beq.n	8001e24 <HAL_TIM_Base_Start_IT+0x80>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a19      	ldr	r2, [pc, #100]	; (8001e7c <HAL_TIM_Base_Start_IT+0xd8>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d004      	beq.n	8001e24 <HAL_TIM_Base_Start_IT+0x80>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a18      	ldr	r2, [pc, #96]	; (8001e80 <HAL_TIM_Base_Start_IT+0xdc>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d111      	bne.n	8001e48 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	689b      	ldr	r3, [r3, #8]
 8001e2a:	f003 0307 	and.w	r3, r3, #7
 8001e2e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	2b06      	cmp	r3, #6
 8001e34:	d010      	beq.n	8001e58 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f042 0201 	orr.w	r2, r2, #1
 8001e44:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e46:	e007      	b.n	8001e58 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f042 0201 	orr.w	r2, r2, #1
 8001e56:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001e58:	2300      	movs	r3, #0
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3714      	adds	r7, #20
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr
 8001e66:	bf00      	nop
 8001e68:	40010000 	.word	0x40010000
 8001e6c:	40000400 	.word	0x40000400
 8001e70:	40000800 	.word	0x40000800
 8001e74:	40000c00 	.word	0x40000c00
 8001e78:	40010400 	.word	0x40010400
 8001e7c:	40014000 	.word	0x40014000
 8001e80:	40001800 	.word	0x40001800

08001e84 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	691b      	ldr	r3, [r3, #16]
 8001e92:	f003 0302 	and.w	r3, r3, #2
 8001e96:	2b02      	cmp	r3, #2
 8001e98:	d122      	bne.n	8001ee0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	f003 0302 	and.w	r3, r3, #2
 8001ea4:	2b02      	cmp	r3, #2
 8001ea6:	d11b      	bne.n	8001ee0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f06f 0202 	mvn.w	r2, #2
 8001eb0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	699b      	ldr	r3, [r3, #24]
 8001ebe:	f003 0303 	and.w	r3, r3, #3
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d003      	beq.n	8001ece <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001ec6:	6878      	ldr	r0, [r7, #4]
 8001ec8:	f000 f8ee 	bl	80020a8 <HAL_TIM_IC_CaptureCallback>
 8001ecc:	e005      	b.n	8001eda <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f000 f8e0 	bl	8002094 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f000 f8f1 	bl	80020bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2200      	movs	r2, #0
 8001ede:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	691b      	ldr	r3, [r3, #16]
 8001ee6:	f003 0304 	and.w	r3, r3, #4
 8001eea:	2b04      	cmp	r3, #4
 8001eec:	d122      	bne.n	8001f34 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	68db      	ldr	r3, [r3, #12]
 8001ef4:	f003 0304 	and.w	r3, r3, #4
 8001ef8:	2b04      	cmp	r3, #4
 8001efa:	d11b      	bne.n	8001f34 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f06f 0204 	mvn.w	r2, #4
 8001f04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2202      	movs	r2, #2
 8001f0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	699b      	ldr	r3, [r3, #24]
 8001f12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d003      	beq.n	8001f22 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f000 f8c4 	bl	80020a8 <HAL_TIM_IC_CaptureCallback>
 8001f20:	e005      	b.n	8001f2e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f000 f8b6 	bl	8002094 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f28:	6878      	ldr	r0, [r7, #4]
 8001f2a:	f000 f8c7 	bl	80020bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2200      	movs	r2, #0
 8001f32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	691b      	ldr	r3, [r3, #16]
 8001f3a:	f003 0308 	and.w	r3, r3, #8
 8001f3e:	2b08      	cmp	r3, #8
 8001f40:	d122      	bne.n	8001f88 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	f003 0308 	and.w	r3, r3, #8
 8001f4c:	2b08      	cmp	r3, #8
 8001f4e:	d11b      	bne.n	8001f88 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f06f 0208 	mvn.w	r2, #8
 8001f58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2204      	movs	r2, #4
 8001f5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	69db      	ldr	r3, [r3, #28]
 8001f66:	f003 0303 	and.w	r3, r3, #3
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d003      	beq.n	8001f76 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f6e:	6878      	ldr	r0, [r7, #4]
 8001f70:	f000 f89a 	bl	80020a8 <HAL_TIM_IC_CaptureCallback>
 8001f74:	e005      	b.n	8001f82 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f76:	6878      	ldr	r0, [r7, #4]
 8001f78:	f000 f88c 	bl	8002094 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f7c:	6878      	ldr	r0, [r7, #4]
 8001f7e:	f000 f89d 	bl	80020bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2200      	movs	r2, #0
 8001f86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	691b      	ldr	r3, [r3, #16]
 8001f8e:	f003 0310 	and.w	r3, r3, #16
 8001f92:	2b10      	cmp	r3, #16
 8001f94:	d122      	bne.n	8001fdc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	68db      	ldr	r3, [r3, #12]
 8001f9c:	f003 0310 	and.w	r3, r3, #16
 8001fa0:	2b10      	cmp	r3, #16
 8001fa2:	d11b      	bne.n	8001fdc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f06f 0210 	mvn.w	r2, #16
 8001fac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2208      	movs	r2, #8
 8001fb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	69db      	ldr	r3, [r3, #28]
 8001fba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d003      	beq.n	8001fca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fc2:	6878      	ldr	r0, [r7, #4]
 8001fc4:	f000 f870 	bl	80020a8 <HAL_TIM_IC_CaptureCallback>
 8001fc8:	e005      	b.n	8001fd6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	f000 f862 	bl	8002094 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fd0:	6878      	ldr	r0, [r7, #4]
 8001fd2:	f000 f873 	bl	80020bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	691b      	ldr	r3, [r3, #16]
 8001fe2:	f003 0301 	and.w	r3, r3, #1
 8001fe6:	2b01      	cmp	r3, #1
 8001fe8:	d10e      	bne.n	8002008 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	f003 0301 	and.w	r3, r3, #1
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d107      	bne.n	8002008 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f06f 0201 	mvn.w	r2, #1
 8002000:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002002:	6878      	ldr	r0, [r7, #4]
 8002004:	f7fe fc5e 	bl	80008c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	691b      	ldr	r3, [r3, #16]
 800200e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002012:	2b80      	cmp	r3, #128	; 0x80
 8002014:	d10e      	bne.n	8002034 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	68db      	ldr	r3, [r3, #12]
 800201c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002020:	2b80      	cmp	r3, #128	; 0x80
 8002022:	d107      	bne.n	8002034 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800202c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800202e:	6878      	ldr	r0, [r7, #4]
 8002030:	f000 f902 	bl	8002238 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	691b      	ldr	r3, [r3, #16]
 800203a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800203e:	2b40      	cmp	r3, #64	; 0x40
 8002040:	d10e      	bne.n	8002060 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800204c:	2b40      	cmp	r3, #64	; 0x40
 800204e:	d107      	bne.n	8002060 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002058:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f000 f838 	bl	80020d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	691b      	ldr	r3, [r3, #16]
 8002066:	f003 0320 	and.w	r3, r3, #32
 800206a:	2b20      	cmp	r3, #32
 800206c:	d10e      	bne.n	800208c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	68db      	ldr	r3, [r3, #12]
 8002074:	f003 0320 	and.w	r3, r3, #32
 8002078:	2b20      	cmp	r3, #32
 800207a:	d107      	bne.n	800208c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f06f 0220 	mvn.w	r2, #32
 8002084:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f000 f8cc 	bl	8002224 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800208c:	bf00      	nop
 800208e:	3708      	adds	r7, #8
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}

08002094 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800209c:	bf00      	nop
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80020b0:	bf00      	nop
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80020c4:	bf00      	nop
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr

080020d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b083      	sub	sp, #12
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80020d8:	bf00      	nop
 80020da:	370c      	adds	r7, #12
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr

080020e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b085      	sub	sp, #20
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
 80020ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	4a40      	ldr	r2, [pc, #256]	; (80021f8 <TIM_Base_SetConfig+0x114>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d013      	beq.n	8002124 <TIM_Base_SetConfig+0x40>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002102:	d00f      	beq.n	8002124 <TIM_Base_SetConfig+0x40>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	4a3d      	ldr	r2, [pc, #244]	; (80021fc <TIM_Base_SetConfig+0x118>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d00b      	beq.n	8002124 <TIM_Base_SetConfig+0x40>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	4a3c      	ldr	r2, [pc, #240]	; (8002200 <TIM_Base_SetConfig+0x11c>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d007      	beq.n	8002124 <TIM_Base_SetConfig+0x40>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	4a3b      	ldr	r2, [pc, #236]	; (8002204 <TIM_Base_SetConfig+0x120>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d003      	beq.n	8002124 <TIM_Base_SetConfig+0x40>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	4a3a      	ldr	r2, [pc, #232]	; (8002208 <TIM_Base_SetConfig+0x124>)
 8002120:	4293      	cmp	r3, r2
 8002122:	d108      	bne.n	8002136 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800212a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	68fa      	ldr	r2, [r7, #12]
 8002132:	4313      	orrs	r3, r2
 8002134:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4a2f      	ldr	r2, [pc, #188]	; (80021f8 <TIM_Base_SetConfig+0x114>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d02b      	beq.n	8002196 <TIM_Base_SetConfig+0xb2>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002144:	d027      	beq.n	8002196 <TIM_Base_SetConfig+0xb2>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	4a2c      	ldr	r2, [pc, #176]	; (80021fc <TIM_Base_SetConfig+0x118>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d023      	beq.n	8002196 <TIM_Base_SetConfig+0xb2>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4a2b      	ldr	r2, [pc, #172]	; (8002200 <TIM_Base_SetConfig+0x11c>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d01f      	beq.n	8002196 <TIM_Base_SetConfig+0xb2>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4a2a      	ldr	r2, [pc, #168]	; (8002204 <TIM_Base_SetConfig+0x120>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d01b      	beq.n	8002196 <TIM_Base_SetConfig+0xb2>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	4a29      	ldr	r2, [pc, #164]	; (8002208 <TIM_Base_SetConfig+0x124>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d017      	beq.n	8002196 <TIM_Base_SetConfig+0xb2>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4a28      	ldr	r2, [pc, #160]	; (800220c <TIM_Base_SetConfig+0x128>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d013      	beq.n	8002196 <TIM_Base_SetConfig+0xb2>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4a27      	ldr	r2, [pc, #156]	; (8002210 <TIM_Base_SetConfig+0x12c>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d00f      	beq.n	8002196 <TIM_Base_SetConfig+0xb2>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4a26      	ldr	r2, [pc, #152]	; (8002214 <TIM_Base_SetConfig+0x130>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d00b      	beq.n	8002196 <TIM_Base_SetConfig+0xb2>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	4a25      	ldr	r2, [pc, #148]	; (8002218 <TIM_Base_SetConfig+0x134>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d007      	beq.n	8002196 <TIM_Base_SetConfig+0xb2>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4a24      	ldr	r2, [pc, #144]	; (800221c <TIM_Base_SetConfig+0x138>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d003      	beq.n	8002196 <TIM_Base_SetConfig+0xb2>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4a23      	ldr	r2, [pc, #140]	; (8002220 <TIM_Base_SetConfig+0x13c>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d108      	bne.n	80021a8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800219c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	68db      	ldr	r3, [r3, #12]
 80021a2:	68fa      	ldr	r2, [r7, #12]
 80021a4:	4313      	orrs	r3, r2
 80021a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	695b      	ldr	r3, [r3, #20]
 80021b2:	4313      	orrs	r3, r2
 80021b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	68fa      	ldr	r2, [r7, #12]
 80021ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	689a      	ldr	r2, [r3, #8]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	4a0a      	ldr	r2, [pc, #40]	; (80021f8 <TIM_Base_SetConfig+0x114>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d003      	beq.n	80021dc <TIM_Base_SetConfig+0xf8>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	4a0c      	ldr	r2, [pc, #48]	; (8002208 <TIM_Base_SetConfig+0x124>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d103      	bne.n	80021e4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	691a      	ldr	r2, [r3, #16]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2201      	movs	r2, #1
 80021e8:	615a      	str	r2, [r3, #20]
}
 80021ea:	bf00      	nop
 80021ec:	3714      	adds	r7, #20
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop
 80021f8:	40010000 	.word	0x40010000
 80021fc:	40000400 	.word	0x40000400
 8002200:	40000800 	.word	0x40000800
 8002204:	40000c00 	.word	0x40000c00
 8002208:	40010400 	.word	0x40010400
 800220c:	40014000 	.word	0x40014000
 8002210:	40014400 	.word	0x40014400
 8002214:	40014800 	.word	0x40014800
 8002218:	40001800 	.word	0x40001800
 800221c:	40001c00 	.word	0x40001c00
 8002220:	40002000 	.word	0x40002000

08002224 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800222c:	bf00      	nop
 800222e:	370c      	adds	r7, #12
 8002230:	46bd      	mov	sp, r7
 8002232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002236:	4770      	bx	lr

08002238 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002240:	bf00      	nop
 8002242:	370c      	adds	r7, #12
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr

0800224c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d101      	bne.n	800225e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e03f      	b.n	80022de <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002264:	b2db      	uxtb	r3, r3
 8002266:	2b00      	cmp	r3, #0
 8002268:	d106      	bne.n	8002278 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2200      	movs	r2, #0
 800226e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002272:	6878      	ldr	r0, [r7, #4]
 8002274:	f7fe fccc 	bl	8000c10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2224      	movs	r2, #36	; 0x24
 800227c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	68da      	ldr	r2, [r3, #12]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800228e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002290:	6878      	ldr	r0, [r7, #4]
 8002292:	f000 fd7b 	bl	8002d8c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	691a      	ldr	r2, [r3, #16]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80022a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	695a      	ldr	r2, [r3, #20]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80022b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	68da      	ldr	r2, [r3, #12]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80022c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2220      	movs	r2, #32
 80022d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2220      	movs	r2, #32
 80022d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80022dc:	2300      	movs	r3, #0
}
 80022de:	4618      	mov	r0, r3
 80022e0:	3708      	adds	r7, #8
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}

080022e6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022e6:	b580      	push	{r7, lr}
 80022e8:	b08a      	sub	sp, #40	; 0x28
 80022ea:	af02      	add	r7, sp, #8
 80022ec:	60f8      	str	r0, [r7, #12]
 80022ee:	60b9      	str	r1, [r7, #8]
 80022f0:	603b      	str	r3, [r7, #0]
 80022f2:	4613      	mov	r3, r2
 80022f4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80022f6:	2300      	movs	r3, #0
 80022f8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002300:	b2db      	uxtb	r3, r3
 8002302:	2b20      	cmp	r3, #32
 8002304:	d17c      	bne.n	8002400 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002306:	68bb      	ldr	r3, [r7, #8]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d002      	beq.n	8002312 <HAL_UART_Transmit+0x2c>
 800230c:	88fb      	ldrh	r3, [r7, #6]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d101      	bne.n	8002316 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	e075      	b.n	8002402 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800231c:	2b01      	cmp	r3, #1
 800231e:	d101      	bne.n	8002324 <HAL_UART_Transmit+0x3e>
 8002320:	2302      	movs	r3, #2
 8002322:	e06e      	b.n	8002402 <HAL_UART_Transmit+0x11c>
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2201      	movs	r2, #1
 8002328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	2200      	movs	r2, #0
 8002330:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	2221      	movs	r2, #33	; 0x21
 8002336:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800233a:	f7fe fd19 	bl	8000d70 <HAL_GetTick>
 800233e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	88fa      	ldrh	r2, [r7, #6]
 8002344:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	88fa      	ldrh	r2, [r7, #6]
 800234a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002354:	d108      	bne.n	8002368 <HAL_UART_Transmit+0x82>
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	691b      	ldr	r3, [r3, #16]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d104      	bne.n	8002368 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800235e:	2300      	movs	r3, #0
 8002360:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	61bb      	str	r3, [r7, #24]
 8002366:	e003      	b.n	8002370 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800236c:	2300      	movs	r3, #0
 800236e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	2200      	movs	r2, #0
 8002374:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002378:	e02a      	b.n	80023d0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	9300      	str	r3, [sp, #0]
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	2200      	movs	r2, #0
 8002382:	2180      	movs	r1, #128	; 0x80
 8002384:	68f8      	ldr	r0, [r7, #12]
 8002386:	f000 faf9 	bl	800297c <UART_WaitOnFlagUntilTimeout>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d001      	beq.n	8002394 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002390:	2303      	movs	r3, #3
 8002392:	e036      	b.n	8002402 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002394:	69fb      	ldr	r3, [r7, #28]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d10b      	bne.n	80023b2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800239a:	69bb      	ldr	r3, [r7, #24]
 800239c:	881b      	ldrh	r3, [r3, #0]
 800239e:	461a      	mov	r2, r3
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80023a8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80023aa:	69bb      	ldr	r3, [r7, #24]
 80023ac:	3302      	adds	r3, #2
 80023ae:	61bb      	str	r3, [r7, #24]
 80023b0:	e007      	b.n	80023c2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	781a      	ldrb	r2, [r3, #0]
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80023bc:	69fb      	ldr	r3, [r7, #28]
 80023be:	3301      	adds	r3, #1
 80023c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80023c6:	b29b      	uxth	r3, r3
 80023c8:	3b01      	subs	r3, #1
 80023ca:	b29a      	uxth	r2, r3
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80023d4:	b29b      	uxth	r3, r3
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d1cf      	bne.n	800237a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	9300      	str	r3, [sp, #0]
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	2200      	movs	r2, #0
 80023e2:	2140      	movs	r1, #64	; 0x40
 80023e4:	68f8      	ldr	r0, [r7, #12]
 80023e6:	f000 fac9 	bl	800297c <UART_WaitOnFlagUntilTimeout>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d001      	beq.n	80023f4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80023f0:	2303      	movs	r3, #3
 80023f2:	e006      	b.n	8002402 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	2220      	movs	r2, #32
 80023f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80023fc:	2300      	movs	r3, #0
 80023fe:	e000      	b.n	8002402 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002400:	2302      	movs	r3, #2
  }
}
 8002402:	4618      	mov	r0, r3
 8002404:	3720      	adds	r7, #32
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
	...

0800240c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b0ba      	sub	sp, #232	; 0xe8
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	695b      	ldr	r3, [r3, #20]
 800242e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002432:	2300      	movs	r3, #0
 8002434:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002438:	2300      	movs	r3, #0
 800243a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800243e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002442:	f003 030f 	and.w	r3, r3, #15
 8002446:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800244a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800244e:	2b00      	cmp	r3, #0
 8002450:	d10f      	bne.n	8002472 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002452:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002456:	f003 0320 	and.w	r3, r3, #32
 800245a:	2b00      	cmp	r3, #0
 800245c:	d009      	beq.n	8002472 <HAL_UART_IRQHandler+0x66>
 800245e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002462:	f003 0320 	and.w	r3, r3, #32
 8002466:	2b00      	cmp	r3, #0
 8002468:	d003      	beq.n	8002472 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800246a:	6878      	ldr	r0, [r7, #4]
 800246c:	f000 fbd3 	bl	8002c16 <UART_Receive_IT>
      return;
 8002470:	e256      	b.n	8002920 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002472:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002476:	2b00      	cmp	r3, #0
 8002478:	f000 80de 	beq.w	8002638 <HAL_UART_IRQHandler+0x22c>
 800247c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002480:	f003 0301 	and.w	r3, r3, #1
 8002484:	2b00      	cmp	r3, #0
 8002486:	d106      	bne.n	8002496 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002488:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800248c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002490:	2b00      	cmp	r3, #0
 8002492:	f000 80d1 	beq.w	8002638 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002496:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800249a:	f003 0301 	and.w	r3, r3, #1
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d00b      	beq.n	80024ba <HAL_UART_IRQHandler+0xae>
 80024a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80024a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d005      	beq.n	80024ba <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b2:	f043 0201 	orr.w	r2, r3, #1
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80024ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80024be:	f003 0304 	and.w	r3, r3, #4
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d00b      	beq.n	80024de <HAL_UART_IRQHandler+0xd2>
 80024c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80024ca:	f003 0301 	and.w	r3, r3, #1
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d005      	beq.n	80024de <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d6:	f043 0202 	orr.w	r2, r3, #2
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80024de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80024e2:	f003 0302 	and.w	r3, r3, #2
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d00b      	beq.n	8002502 <HAL_UART_IRQHandler+0xf6>
 80024ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80024ee:	f003 0301 	and.w	r3, r3, #1
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d005      	beq.n	8002502 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024fa:	f043 0204 	orr.w	r2, r3, #4
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002502:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002506:	f003 0308 	and.w	r3, r3, #8
 800250a:	2b00      	cmp	r3, #0
 800250c:	d011      	beq.n	8002532 <HAL_UART_IRQHandler+0x126>
 800250e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002512:	f003 0320 	and.w	r3, r3, #32
 8002516:	2b00      	cmp	r3, #0
 8002518:	d105      	bne.n	8002526 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800251a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800251e:	f003 0301 	and.w	r3, r3, #1
 8002522:	2b00      	cmp	r3, #0
 8002524:	d005      	beq.n	8002532 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252a:	f043 0208 	orr.w	r2, r3, #8
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002536:	2b00      	cmp	r3, #0
 8002538:	f000 81ed 	beq.w	8002916 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800253c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002540:	f003 0320 	and.w	r3, r3, #32
 8002544:	2b00      	cmp	r3, #0
 8002546:	d008      	beq.n	800255a <HAL_UART_IRQHandler+0x14e>
 8002548:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800254c:	f003 0320 	and.w	r3, r3, #32
 8002550:	2b00      	cmp	r3, #0
 8002552:	d002      	beq.n	800255a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002554:	6878      	ldr	r0, [r7, #4]
 8002556:	f000 fb5e 	bl	8002c16 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	695b      	ldr	r3, [r3, #20]
 8002560:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002564:	2b40      	cmp	r3, #64	; 0x40
 8002566:	bf0c      	ite	eq
 8002568:	2301      	moveq	r3, #1
 800256a:	2300      	movne	r3, #0
 800256c:	b2db      	uxtb	r3, r3
 800256e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002576:	f003 0308 	and.w	r3, r3, #8
 800257a:	2b00      	cmp	r3, #0
 800257c:	d103      	bne.n	8002586 <HAL_UART_IRQHandler+0x17a>
 800257e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002582:	2b00      	cmp	r3, #0
 8002584:	d04f      	beq.n	8002626 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	f000 fa66 	bl	8002a58 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	695b      	ldr	r3, [r3, #20]
 8002592:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002596:	2b40      	cmp	r3, #64	; 0x40
 8002598:	d141      	bne.n	800261e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	3314      	adds	r3, #20
 80025a0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80025a8:	e853 3f00 	ldrex	r3, [r3]
 80025ac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80025b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80025b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80025b8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	3314      	adds	r3, #20
 80025c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80025c6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80025ca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025ce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80025d2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80025d6:	e841 2300 	strex	r3, r2, [r1]
 80025da:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80025de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d1d9      	bne.n	800259a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d013      	beq.n	8002616 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025f2:	4a7d      	ldr	r2, [pc, #500]	; (80027e8 <HAL_UART_IRQHandler+0x3dc>)
 80025f4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7fe fd16 	bl	800102c <HAL_DMA_Abort_IT>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d016      	beq.n	8002634 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800260a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800260c:	687a      	ldr	r2, [r7, #4]
 800260e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002610:	4610      	mov	r0, r2
 8002612:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002614:	e00e      	b.n	8002634 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002616:	6878      	ldr	r0, [r7, #4]
 8002618:	f000 f99a 	bl	8002950 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800261c:	e00a      	b.n	8002634 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800261e:	6878      	ldr	r0, [r7, #4]
 8002620:	f000 f996 	bl	8002950 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002624:	e006      	b.n	8002634 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002626:	6878      	ldr	r0, [r7, #4]
 8002628:	f000 f992 	bl	8002950 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2200      	movs	r2, #0
 8002630:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002632:	e170      	b.n	8002916 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002634:	bf00      	nop
    return;
 8002636:	e16e      	b.n	8002916 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800263c:	2b01      	cmp	r3, #1
 800263e:	f040 814a 	bne.w	80028d6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002642:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002646:	f003 0310 	and.w	r3, r3, #16
 800264a:	2b00      	cmp	r3, #0
 800264c:	f000 8143 	beq.w	80028d6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002650:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002654:	f003 0310 	and.w	r3, r3, #16
 8002658:	2b00      	cmp	r3, #0
 800265a:	f000 813c 	beq.w	80028d6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800265e:	2300      	movs	r3, #0
 8002660:	60bb      	str	r3, [r7, #8]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	60bb      	str	r3, [r7, #8]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	60bb      	str	r3, [r7, #8]
 8002672:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	695b      	ldr	r3, [r3, #20]
 800267a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800267e:	2b40      	cmp	r3, #64	; 0x40
 8002680:	f040 80b4 	bne.w	80027ec <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002690:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002694:	2b00      	cmp	r3, #0
 8002696:	f000 8140 	beq.w	800291a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800269e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80026a2:	429a      	cmp	r2, r3
 80026a4:	f080 8139 	bcs.w	800291a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80026ae:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026b4:	69db      	ldr	r3, [r3, #28]
 80026b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026ba:	f000 8088 	beq.w	80027ce <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	330c      	adds	r3, #12
 80026c4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80026cc:	e853 3f00 	ldrex	r3, [r3]
 80026d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80026d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80026d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80026dc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	330c      	adds	r3, #12
 80026e6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80026ea:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80026ee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026f2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80026f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80026fa:	e841 2300 	strex	r3, r2, [r1]
 80026fe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002702:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002706:	2b00      	cmp	r3, #0
 8002708:	d1d9      	bne.n	80026be <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	3314      	adds	r3, #20
 8002710:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002712:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002714:	e853 3f00 	ldrex	r3, [r3]
 8002718:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800271a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800271c:	f023 0301 	bic.w	r3, r3, #1
 8002720:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	3314      	adds	r3, #20
 800272a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800272e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002732:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002734:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002736:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800273a:	e841 2300 	strex	r3, r2, [r1]
 800273e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002740:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002742:	2b00      	cmp	r3, #0
 8002744:	d1e1      	bne.n	800270a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	3314      	adds	r3, #20
 800274c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800274e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002750:	e853 3f00 	ldrex	r3, [r3]
 8002754:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002756:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002758:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800275c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	3314      	adds	r3, #20
 8002766:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800276a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800276c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800276e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002770:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002772:	e841 2300 	strex	r3, r2, [r1]
 8002776:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002778:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800277a:	2b00      	cmp	r3, #0
 800277c:	d1e3      	bne.n	8002746 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2220      	movs	r2, #32
 8002782:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2200      	movs	r2, #0
 800278a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	330c      	adds	r3, #12
 8002792:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002794:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002796:	e853 3f00 	ldrex	r3, [r3]
 800279a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800279c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800279e:	f023 0310 	bic.w	r3, r3, #16
 80027a2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	330c      	adds	r3, #12
 80027ac:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80027b0:	65ba      	str	r2, [r7, #88]	; 0x58
 80027b2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027b4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80027b6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80027b8:	e841 2300 	strex	r3, r2, [r1]
 80027bc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80027be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d1e3      	bne.n	800278c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027c8:	4618      	mov	r0, r3
 80027ca:	f7fe fbbf 	bl	8000f4c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80027d6:	b29b      	uxth	r3, r3
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	b29b      	uxth	r3, r3
 80027dc:	4619      	mov	r1, r3
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f000 f8c0 	bl	8002964 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80027e4:	e099      	b.n	800291a <HAL_UART_IRQHandler+0x50e>
 80027e6:	bf00      	nop
 80027e8:	08002b1f 	.word	0x08002b1f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80027f4:	b29b      	uxth	r3, r3
 80027f6:	1ad3      	subs	r3, r2, r3
 80027f8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002800:	b29b      	uxth	r3, r3
 8002802:	2b00      	cmp	r3, #0
 8002804:	f000 808b 	beq.w	800291e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8002808:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800280c:	2b00      	cmp	r3, #0
 800280e:	f000 8086 	beq.w	800291e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	330c      	adds	r3, #12
 8002818:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800281a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800281c:	e853 3f00 	ldrex	r3, [r3]
 8002820:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002822:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002824:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002828:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	330c      	adds	r3, #12
 8002832:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002836:	647a      	str	r2, [r7, #68]	; 0x44
 8002838:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800283a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800283c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800283e:	e841 2300 	strex	r3, r2, [r1]
 8002842:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002844:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002846:	2b00      	cmp	r3, #0
 8002848:	d1e3      	bne.n	8002812 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	3314      	adds	r3, #20
 8002850:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002854:	e853 3f00 	ldrex	r3, [r3]
 8002858:	623b      	str	r3, [r7, #32]
   return(result);
 800285a:	6a3b      	ldr	r3, [r7, #32]
 800285c:	f023 0301 	bic.w	r3, r3, #1
 8002860:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	3314      	adds	r3, #20
 800286a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800286e:	633a      	str	r2, [r7, #48]	; 0x30
 8002870:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002872:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002874:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002876:	e841 2300 	strex	r3, r2, [r1]
 800287a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800287c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800287e:	2b00      	cmp	r3, #0
 8002880:	d1e3      	bne.n	800284a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2220      	movs	r2, #32
 8002886:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2200      	movs	r2, #0
 800288e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	330c      	adds	r3, #12
 8002896:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	e853 3f00 	ldrex	r3, [r3]
 800289e:	60fb      	str	r3, [r7, #12]
   return(result);
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	f023 0310 	bic.w	r3, r3, #16
 80028a6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	330c      	adds	r3, #12
 80028b0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80028b4:	61fa      	str	r2, [r7, #28]
 80028b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028b8:	69b9      	ldr	r1, [r7, #24]
 80028ba:	69fa      	ldr	r2, [r7, #28]
 80028bc:	e841 2300 	strex	r3, r2, [r1]
 80028c0:	617b      	str	r3, [r7, #20]
   return(result);
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d1e3      	bne.n	8002890 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80028c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80028cc:	4619      	mov	r1, r3
 80028ce:	6878      	ldr	r0, [r7, #4]
 80028d0:	f000 f848 	bl	8002964 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80028d4:	e023      	b.n	800291e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80028d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80028da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d009      	beq.n	80028f6 <HAL_UART_IRQHandler+0x4ea>
 80028e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80028e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d003      	beq.n	80028f6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80028ee:	6878      	ldr	r0, [r7, #4]
 80028f0:	f000 f929 	bl	8002b46 <UART_Transmit_IT>
    return;
 80028f4:	e014      	b.n	8002920 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80028f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80028fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d00e      	beq.n	8002920 <HAL_UART_IRQHandler+0x514>
 8002902:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002906:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800290a:	2b00      	cmp	r3, #0
 800290c:	d008      	beq.n	8002920 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f000 f969 	bl	8002be6 <UART_EndTransmit_IT>
    return;
 8002914:	e004      	b.n	8002920 <HAL_UART_IRQHandler+0x514>
    return;
 8002916:	bf00      	nop
 8002918:	e002      	b.n	8002920 <HAL_UART_IRQHandler+0x514>
      return;
 800291a:	bf00      	nop
 800291c:	e000      	b.n	8002920 <HAL_UART_IRQHandler+0x514>
      return;
 800291e:	bf00      	nop
  }
}
 8002920:	37e8      	adds	r7, #232	; 0xe8
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop

08002928 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002928:	b480      	push	{r7}
 800292a:	b083      	sub	sp, #12
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002930:	bf00      	nop
 8002932:	370c      	adds	r7, #12
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr

0800293c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800293c:	b480      	push	{r7}
 800293e:	b083      	sub	sp, #12
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002944:	bf00      	nop
 8002946:	370c      	adds	r7, #12
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr

08002950 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002958:	bf00      	nop
 800295a:	370c      	adds	r7, #12
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr

08002964 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
 800296c:	460b      	mov	r3, r1
 800296e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002970:	bf00      	nop
 8002972:	370c      	adds	r7, #12
 8002974:	46bd      	mov	sp, r7
 8002976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297a:	4770      	bx	lr

0800297c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b090      	sub	sp, #64	; 0x40
 8002980:	af00      	add	r7, sp, #0
 8002982:	60f8      	str	r0, [r7, #12]
 8002984:	60b9      	str	r1, [r7, #8]
 8002986:	603b      	str	r3, [r7, #0]
 8002988:	4613      	mov	r3, r2
 800298a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800298c:	e050      	b.n	8002a30 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800298e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002994:	d04c      	beq.n	8002a30 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002996:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002998:	2b00      	cmp	r3, #0
 800299a:	d007      	beq.n	80029ac <UART_WaitOnFlagUntilTimeout+0x30>
 800299c:	f7fe f9e8 	bl	8000d70 <HAL_GetTick>
 80029a0:	4602      	mov	r2, r0
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	1ad3      	subs	r3, r2, r3
 80029a6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80029a8:	429a      	cmp	r2, r3
 80029aa:	d241      	bcs.n	8002a30 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	330c      	adds	r3, #12
 80029b2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029b6:	e853 3f00 	ldrex	r3, [r3]
 80029ba:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80029bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029be:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80029c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	330c      	adds	r3, #12
 80029ca:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80029cc:	637a      	str	r2, [r7, #52]	; 0x34
 80029ce:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029d0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80029d2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80029d4:	e841 2300 	strex	r3, r2, [r1]
 80029d8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80029da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d1e5      	bne.n	80029ac <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	3314      	adds	r3, #20
 80029e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	e853 3f00 	ldrex	r3, [r3]
 80029ee:	613b      	str	r3, [r7, #16]
   return(result);
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	f023 0301 	bic.w	r3, r3, #1
 80029f6:	63bb      	str	r3, [r7, #56]	; 0x38
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	3314      	adds	r3, #20
 80029fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002a00:	623a      	str	r2, [r7, #32]
 8002a02:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a04:	69f9      	ldr	r1, [r7, #28]
 8002a06:	6a3a      	ldr	r2, [r7, #32]
 8002a08:	e841 2300 	strex	r3, r2, [r1]
 8002a0c:	61bb      	str	r3, [r7, #24]
   return(result);
 8002a0e:	69bb      	ldr	r3, [r7, #24]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d1e5      	bne.n	80029e0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	2220      	movs	r2, #32
 8002a18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	2220      	movs	r2, #32
 8002a20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	2200      	movs	r2, #0
 8002a28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002a2c:	2303      	movs	r3, #3
 8002a2e:	e00f      	b.n	8002a50 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	4013      	ands	r3, r2
 8002a3a:	68ba      	ldr	r2, [r7, #8]
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	bf0c      	ite	eq
 8002a40:	2301      	moveq	r3, #1
 8002a42:	2300      	movne	r3, #0
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	461a      	mov	r2, r3
 8002a48:	79fb      	ldrb	r3, [r7, #7]
 8002a4a:	429a      	cmp	r2, r3
 8002a4c:	d09f      	beq.n	800298e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002a4e:	2300      	movs	r3, #0
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	3740      	adds	r7, #64	; 0x40
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}

08002a58 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b095      	sub	sp, #84	; 0x54
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	330c      	adds	r3, #12
 8002a66:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a6a:	e853 3f00 	ldrex	r3, [r3]
 8002a6e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002a70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a72:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002a76:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	330c      	adds	r3, #12
 8002a7e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002a80:	643a      	str	r2, [r7, #64]	; 0x40
 8002a82:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a84:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002a86:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002a88:	e841 2300 	strex	r3, r2, [r1]
 8002a8c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002a8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d1e5      	bne.n	8002a60 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	3314      	adds	r3, #20
 8002a9a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a9c:	6a3b      	ldr	r3, [r7, #32]
 8002a9e:	e853 3f00 	ldrex	r3, [r3]
 8002aa2:	61fb      	str	r3, [r7, #28]
   return(result);
 8002aa4:	69fb      	ldr	r3, [r7, #28]
 8002aa6:	f023 0301 	bic.w	r3, r3, #1
 8002aaa:	64bb      	str	r3, [r7, #72]	; 0x48
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	3314      	adds	r3, #20
 8002ab2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002ab4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002ab6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ab8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002aba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002abc:	e841 2300 	strex	r3, r2, [r1]
 8002ac0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d1e5      	bne.n	8002a94 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d119      	bne.n	8002b04 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	330c      	adds	r3, #12
 8002ad6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	e853 3f00 	ldrex	r3, [r3]
 8002ade:	60bb      	str	r3, [r7, #8]
   return(result);
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	f023 0310 	bic.w	r3, r3, #16
 8002ae6:	647b      	str	r3, [r7, #68]	; 0x44
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	330c      	adds	r3, #12
 8002aee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002af0:	61ba      	str	r2, [r7, #24]
 8002af2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002af4:	6979      	ldr	r1, [r7, #20]
 8002af6:	69ba      	ldr	r2, [r7, #24]
 8002af8:	e841 2300 	strex	r3, r2, [r1]
 8002afc:	613b      	str	r3, [r7, #16]
   return(result);
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d1e5      	bne.n	8002ad0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2220      	movs	r2, #32
 8002b08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002b12:	bf00      	nop
 8002b14:	3754      	adds	r7, #84	; 0x54
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr

08002b1e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002b1e:	b580      	push	{r7, lr}
 8002b20:	b084      	sub	sp, #16
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b2a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	2200      	movs	r2, #0
 8002b36:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002b38:	68f8      	ldr	r0, [r7, #12]
 8002b3a:	f7ff ff09 	bl	8002950 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002b3e:	bf00      	nop
 8002b40:	3710      	adds	r7, #16
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}

08002b46 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002b46:	b480      	push	{r7}
 8002b48:	b085      	sub	sp, #20
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	2b21      	cmp	r3, #33	; 0x21
 8002b58:	d13e      	bne.n	8002bd8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b62:	d114      	bne.n	8002b8e <UART_Transmit_IT+0x48>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	691b      	ldr	r3, [r3, #16]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d110      	bne.n	8002b8e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6a1b      	ldr	r3, [r3, #32]
 8002b70:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	881b      	ldrh	r3, [r3, #0]
 8002b76:	461a      	mov	r2, r3
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b80:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6a1b      	ldr	r3, [r3, #32]
 8002b86:	1c9a      	adds	r2, r3, #2
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	621a      	str	r2, [r3, #32]
 8002b8c:	e008      	b.n	8002ba0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6a1b      	ldr	r3, [r3, #32]
 8002b92:	1c59      	adds	r1, r3, #1
 8002b94:	687a      	ldr	r2, [r7, #4]
 8002b96:	6211      	str	r1, [r2, #32]
 8002b98:	781a      	ldrb	r2, [r3, #0]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002ba4:	b29b      	uxth	r3, r3
 8002ba6:	3b01      	subs	r3, #1
 8002ba8:	b29b      	uxth	r3, r3
 8002baa:	687a      	ldr	r2, [r7, #4]
 8002bac:	4619      	mov	r1, r3
 8002bae:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d10f      	bne.n	8002bd4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	68da      	ldr	r2, [r3, #12]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002bc2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	68da      	ldr	r2, [r3, #12]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002bd2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	e000      	b.n	8002bda <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002bd8:	2302      	movs	r3, #2
  }
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	3714      	adds	r7, #20
 8002bde:	46bd      	mov	sp, r7
 8002be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be4:	4770      	bx	lr

08002be6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002be6:	b580      	push	{r7, lr}
 8002be8:	b082      	sub	sp, #8
 8002bea:	af00      	add	r7, sp, #0
 8002bec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	68da      	ldr	r2, [r3, #12]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002bfc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2220      	movs	r2, #32
 8002c02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f7ff fe8e 	bl	8002928 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002c0c:	2300      	movs	r3, #0
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3708      	adds	r7, #8
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}

08002c16 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002c16:	b580      	push	{r7, lr}
 8002c18:	b08c      	sub	sp, #48	; 0x30
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002c24:	b2db      	uxtb	r3, r3
 8002c26:	2b22      	cmp	r3, #34	; 0x22
 8002c28:	f040 80ab 	bne.w	8002d82 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c34:	d117      	bne.n	8002c66 <UART_Receive_IT+0x50>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	691b      	ldr	r3, [r3, #16]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d113      	bne.n	8002c66 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c46:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	b29b      	uxth	r3, r3
 8002c50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c54:	b29a      	uxth	r2, r3
 8002c56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c58:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c5e:	1c9a      	adds	r2, r3, #2
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	629a      	str	r2, [r3, #40]	; 0x28
 8002c64:	e026      	b.n	8002cb4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c6a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c78:	d007      	beq.n	8002c8a <UART_Receive_IT+0x74>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d10a      	bne.n	8002c98 <UART_Receive_IT+0x82>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	691b      	ldr	r3, [r3, #16]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d106      	bne.n	8002c98 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	b2da      	uxtb	r2, r3
 8002c92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c94:	701a      	strb	r2, [r3, #0]
 8002c96:	e008      	b.n	8002caa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	b2db      	uxtb	r3, r3
 8002ca0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002ca4:	b2da      	uxtb	r2, r3
 8002ca6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ca8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cae:	1c5a      	adds	r2, r3, #1
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002cb8:	b29b      	uxth	r3, r3
 8002cba:	3b01      	subs	r3, #1
 8002cbc:	b29b      	uxth	r3, r3
 8002cbe:	687a      	ldr	r2, [r7, #4]
 8002cc0:	4619      	mov	r1, r3
 8002cc2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d15a      	bne.n	8002d7e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	68da      	ldr	r2, [r3, #12]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f022 0220 	bic.w	r2, r2, #32
 8002cd6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	68da      	ldr	r2, [r3, #12]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ce6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	695a      	ldr	r2, [r3, #20]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f022 0201 	bic.w	r2, r2, #1
 8002cf6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2220      	movs	r2, #32
 8002cfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d135      	bne.n	8002d74 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	330c      	adds	r3, #12
 8002d14:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d16:	697b      	ldr	r3, [r7, #20]
 8002d18:	e853 3f00 	ldrex	r3, [r3]
 8002d1c:	613b      	str	r3, [r7, #16]
   return(result);
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	f023 0310 	bic.w	r3, r3, #16
 8002d24:	627b      	str	r3, [r7, #36]	; 0x24
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	330c      	adds	r3, #12
 8002d2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d2e:	623a      	str	r2, [r7, #32]
 8002d30:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d32:	69f9      	ldr	r1, [r7, #28]
 8002d34:	6a3a      	ldr	r2, [r7, #32]
 8002d36:	e841 2300 	strex	r3, r2, [r1]
 8002d3a:	61bb      	str	r3, [r7, #24]
   return(result);
 8002d3c:	69bb      	ldr	r3, [r7, #24]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d1e5      	bne.n	8002d0e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 0310 	and.w	r3, r3, #16
 8002d4c:	2b10      	cmp	r3, #16
 8002d4e:	d10a      	bne.n	8002d66 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002d50:	2300      	movs	r3, #0
 8002d52:	60fb      	str	r3, [r7, #12]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	60fb      	str	r3, [r7, #12]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	60fb      	str	r3, [r7, #12]
 8002d64:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002d6a:	4619      	mov	r1, r3
 8002d6c:	6878      	ldr	r0, [r7, #4]
 8002d6e:	f7ff fdf9 	bl	8002964 <HAL_UARTEx_RxEventCallback>
 8002d72:	e002      	b.n	8002d7a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002d74:	6878      	ldr	r0, [r7, #4]
 8002d76:	f7ff fde1 	bl	800293c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	e002      	b.n	8002d84 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	e000      	b.n	8002d84 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8002d82:	2302      	movs	r3, #2
  }
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	3730      	adds	r7, #48	; 0x30
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}

08002d8c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d90:	b0c0      	sub	sp, #256	; 0x100
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	691b      	ldr	r3, [r3, #16]
 8002da0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002da4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002da8:	68d9      	ldr	r1, [r3, #12]
 8002daa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	ea40 0301 	orr.w	r3, r0, r1
 8002db4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002db6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dba:	689a      	ldr	r2, [r3, #8]
 8002dbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dc0:	691b      	ldr	r3, [r3, #16]
 8002dc2:	431a      	orrs	r2, r3
 8002dc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dc8:	695b      	ldr	r3, [r3, #20]
 8002dca:	431a      	orrs	r2, r3
 8002dcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dd0:	69db      	ldr	r3, [r3, #28]
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002dd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002de4:	f021 010c 	bic.w	r1, r1, #12
 8002de8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002df2:	430b      	orrs	r3, r1
 8002df4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002df6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	695b      	ldr	r3, [r3, #20]
 8002dfe:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002e02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e06:	6999      	ldr	r1, [r3, #24]
 8002e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	ea40 0301 	orr.w	r3, r0, r1
 8002e12:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	4b8f      	ldr	r3, [pc, #572]	; (8003058 <UART_SetConfig+0x2cc>)
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d005      	beq.n	8002e2c <UART_SetConfig+0xa0>
 8002e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e24:	681a      	ldr	r2, [r3, #0]
 8002e26:	4b8d      	ldr	r3, [pc, #564]	; (800305c <UART_SetConfig+0x2d0>)
 8002e28:	429a      	cmp	r2, r3
 8002e2a:	d104      	bne.n	8002e36 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002e2c:	f7fe ff1a 	bl	8001c64 <HAL_RCC_GetPCLK2Freq>
 8002e30:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002e34:	e003      	b.n	8002e3e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002e36:	f7fe ff01 	bl	8001c3c <HAL_RCC_GetPCLK1Freq>
 8002e3a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e42:	69db      	ldr	r3, [r3, #28]
 8002e44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e48:	f040 810c 	bne.w	8003064 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002e4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002e50:	2200      	movs	r2, #0
 8002e52:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002e56:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002e5a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002e5e:	4622      	mov	r2, r4
 8002e60:	462b      	mov	r3, r5
 8002e62:	1891      	adds	r1, r2, r2
 8002e64:	65b9      	str	r1, [r7, #88]	; 0x58
 8002e66:	415b      	adcs	r3, r3
 8002e68:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002e6a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002e6e:	4621      	mov	r1, r4
 8002e70:	eb12 0801 	adds.w	r8, r2, r1
 8002e74:	4629      	mov	r1, r5
 8002e76:	eb43 0901 	adc.w	r9, r3, r1
 8002e7a:	f04f 0200 	mov.w	r2, #0
 8002e7e:	f04f 0300 	mov.w	r3, #0
 8002e82:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e86:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002e8a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002e8e:	4690      	mov	r8, r2
 8002e90:	4699      	mov	r9, r3
 8002e92:	4623      	mov	r3, r4
 8002e94:	eb18 0303 	adds.w	r3, r8, r3
 8002e98:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002e9c:	462b      	mov	r3, r5
 8002e9e:	eb49 0303 	adc.w	r3, r9, r3
 8002ea2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002ea6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	2200      	movs	r2, #0
 8002eae:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002eb2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002eb6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002eba:	460b      	mov	r3, r1
 8002ebc:	18db      	adds	r3, r3, r3
 8002ebe:	653b      	str	r3, [r7, #80]	; 0x50
 8002ec0:	4613      	mov	r3, r2
 8002ec2:	eb42 0303 	adc.w	r3, r2, r3
 8002ec6:	657b      	str	r3, [r7, #84]	; 0x54
 8002ec8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002ecc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002ed0:	f7fd f97e 	bl	80001d0 <__aeabi_uldivmod>
 8002ed4:	4602      	mov	r2, r0
 8002ed6:	460b      	mov	r3, r1
 8002ed8:	4b61      	ldr	r3, [pc, #388]	; (8003060 <UART_SetConfig+0x2d4>)
 8002eda:	fba3 2302 	umull	r2, r3, r3, r2
 8002ede:	095b      	lsrs	r3, r3, #5
 8002ee0:	011c      	lsls	r4, r3, #4
 8002ee2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002eec:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002ef0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002ef4:	4642      	mov	r2, r8
 8002ef6:	464b      	mov	r3, r9
 8002ef8:	1891      	adds	r1, r2, r2
 8002efa:	64b9      	str	r1, [r7, #72]	; 0x48
 8002efc:	415b      	adcs	r3, r3
 8002efe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002f00:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002f04:	4641      	mov	r1, r8
 8002f06:	eb12 0a01 	adds.w	sl, r2, r1
 8002f0a:	4649      	mov	r1, r9
 8002f0c:	eb43 0b01 	adc.w	fp, r3, r1
 8002f10:	f04f 0200 	mov.w	r2, #0
 8002f14:	f04f 0300 	mov.w	r3, #0
 8002f18:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002f1c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002f20:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002f24:	4692      	mov	sl, r2
 8002f26:	469b      	mov	fp, r3
 8002f28:	4643      	mov	r3, r8
 8002f2a:	eb1a 0303 	adds.w	r3, sl, r3
 8002f2e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002f32:	464b      	mov	r3, r9
 8002f34:	eb4b 0303 	adc.w	r3, fp, r3
 8002f38:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	2200      	movs	r2, #0
 8002f44:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002f48:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002f4c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002f50:	460b      	mov	r3, r1
 8002f52:	18db      	adds	r3, r3, r3
 8002f54:	643b      	str	r3, [r7, #64]	; 0x40
 8002f56:	4613      	mov	r3, r2
 8002f58:	eb42 0303 	adc.w	r3, r2, r3
 8002f5c:	647b      	str	r3, [r7, #68]	; 0x44
 8002f5e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002f62:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002f66:	f7fd f933 	bl	80001d0 <__aeabi_uldivmod>
 8002f6a:	4602      	mov	r2, r0
 8002f6c:	460b      	mov	r3, r1
 8002f6e:	4611      	mov	r1, r2
 8002f70:	4b3b      	ldr	r3, [pc, #236]	; (8003060 <UART_SetConfig+0x2d4>)
 8002f72:	fba3 2301 	umull	r2, r3, r3, r1
 8002f76:	095b      	lsrs	r3, r3, #5
 8002f78:	2264      	movs	r2, #100	; 0x64
 8002f7a:	fb02 f303 	mul.w	r3, r2, r3
 8002f7e:	1acb      	subs	r3, r1, r3
 8002f80:	00db      	lsls	r3, r3, #3
 8002f82:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002f86:	4b36      	ldr	r3, [pc, #216]	; (8003060 <UART_SetConfig+0x2d4>)
 8002f88:	fba3 2302 	umull	r2, r3, r3, r2
 8002f8c:	095b      	lsrs	r3, r3, #5
 8002f8e:	005b      	lsls	r3, r3, #1
 8002f90:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002f94:	441c      	add	r4, r3
 8002f96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002fa0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002fa4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002fa8:	4642      	mov	r2, r8
 8002faa:	464b      	mov	r3, r9
 8002fac:	1891      	adds	r1, r2, r2
 8002fae:	63b9      	str	r1, [r7, #56]	; 0x38
 8002fb0:	415b      	adcs	r3, r3
 8002fb2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002fb4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002fb8:	4641      	mov	r1, r8
 8002fba:	1851      	adds	r1, r2, r1
 8002fbc:	6339      	str	r1, [r7, #48]	; 0x30
 8002fbe:	4649      	mov	r1, r9
 8002fc0:	414b      	adcs	r3, r1
 8002fc2:	637b      	str	r3, [r7, #52]	; 0x34
 8002fc4:	f04f 0200 	mov.w	r2, #0
 8002fc8:	f04f 0300 	mov.w	r3, #0
 8002fcc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002fd0:	4659      	mov	r1, fp
 8002fd2:	00cb      	lsls	r3, r1, #3
 8002fd4:	4651      	mov	r1, sl
 8002fd6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002fda:	4651      	mov	r1, sl
 8002fdc:	00ca      	lsls	r2, r1, #3
 8002fde:	4610      	mov	r0, r2
 8002fe0:	4619      	mov	r1, r3
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	4642      	mov	r2, r8
 8002fe6:	189b      	adds	r3, r3, r2
 8002fe8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002fec:	464b      	mov	r3, r9
 8002fee:	460a      	mov	r2, r1
 8002ff0:	eb42 0303 	adc.w	r3, r2, r3
 8002ff4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002ff8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	2200      	movs	r2, #0
 8003000:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003004:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003008:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800300c:	460b      	mov	r3, r1
 800300e:	18db      	adds	r3, r3, r3
 8003010:	62bb      	str	r3, [r7, #40]	; 0x28
 8003012:	4613      	mov	r3, r2
 8003014:	eb42 0303 	adc.w	r3, r2, r3
 8003018:	62fb      	str	r3, [r7, #44]	; 0x2c
 800301a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800301e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003022:	f7fd f8d5 	bl	80001d0 <__aeabi_uldivmod>
 8003026:	4602      	mov	r2, r0
 8003028:	460b      	mov	r3, r1
 800302a:	4b0d      	ldr	r3, [pc, #52]	; (8003060 <UART_SetConfig+0x2d4>)
 800302c:	fba3 1302 	umull	r1, r3, r3, r2
 8003030:	095b      	lsrs	r3, r3, #5
 8003032:	2164      	movs	r1, #100	; 0x64
 8003034:	fb01 f303 	mul.w	r3, r1, r3
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	00db      	lsls	r3, r3, #3
 800303c:	3332      	adds	r3, #50	; 0x32
 800303e:	4a08      	ldr	r2, [pc, #32]	; (8003060 <UART_SetConfig+0x2d4>)
 8003040:	fba2 2303 	umull	r2, r3, r2, r3
 8003044:	095b      	lsrs	r3, r3, #5
 8003046:	f003 0207 	and.w	r2, r3, #7
 800304a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4422      	add	r2, r4
 8003052:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003054:	e105      	b.n	8003262 <UART_SetConfig+0x4d6>
 8003056:	bf00      	nop
 8003058:	40011000 	.word	0x40011000
 800305c:	40011400 	.word	0x40011400
 8003060:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003064:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003068:	2200      	movs	r2, #0
 800306a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800306e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003072:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003076:	4642      	mov	r2, r8
 8003078:	464b      	mov	r3, r9
 800307a:	1891      	adds	r1, r2, r2
 800307c:	6239      	str	r1, [r7, #32]
 800307e:	415b      	adcs	r3, r3
 8003080:	627b      	str	r3, [r7, #36]	; 0x24
 8003082:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003086:	4641      	mov	r1, r8
 8003088:	1854      	adds	r4, r2, r1
 800308a:	4649      	mov	r1, r9
 800308c:	eb43 0501 	adc.w	r5, r3, r1
 8003090:	f04f 0200 	mov.w	r2, #0
 8003094:	f04f 0300 	mov.w	r3, #0
 8003098:	00eb      	lsls	r3, r5, #3
 800309a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800309e:	00e2      	lsls	r2, r4, #3
 80030a0:	4614      	mov	r4, r2
 80030a2:	461d      	mov	r5, r3
 80030a4:	4643      	mov	r3, r8
 80030a6:	18e3      	adds	r3, r4, r3
 80030a8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80030ac:	464b      	mov	r3, r9
 80030ae:	eb45 0303 	adc.w	r3, r5, r3
 80030b2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80030b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	2200      	movs	r2, #0
 80030be:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80030c2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80030c6:	f04f 0200 	mov.w	r2, #0
 80030ca:	f04f 0300 	mov.w	r3, #0
 80030ce:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80030d2:	4629      	mov	r1, r5
 80030d4:	008b      	lsls	r3, r1, #2
 80030d6:	4621      	mov	r1, r4
 80030d8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80030dc:	4621      	mov	r1, r4
 80030de:	008a      	lsls	r2, r1, #2
 80030e0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80030e4:	f7fd f874 	bl	80001d0 <__aeabi_uldivmod>
 80030e8:	4602      	mov	r2, r0
 80030ea:	460b      	mov	r3, r1
 80030ec:	4b60      	ldr	r3, [pc, #384]	; (8003270 <UART_SetConfig+0x4e4>)
 80030ee:	fba3 2302 	umull	r2, r3, r3, r2
 80030f2:	095b      	lsrs	r3, r3, #5
 80030f4:	011c      	lsls	r4, r3, #4
 80030f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80030fa:	2200      	movs	r2, #0
 80030fc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003100:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003104:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003108:	4642      	mov	r2, r8
 800310a:	464b      	mov	r3, r9
 800310c:	1891      	adds	r1, r2, r2
 800310e:	61b9      	str	r1, [r7, #24]
 8003110:	415b      	adcs	r3, r3
 8003112:	61fb      	str	r3, [r7, #28]
 8003114:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003118:	4641      	mov	r1, r8
 800311a:	1851      	adds	r1, r2, r1
 800311c:	6139      	str	r1, [r7, #16]
 800311e:	4649      	mov	r1, r9
 8003120:	414b      	adcs	r3, r1
 8003122:	617b      	str	r3, [r7, #20]
 8003124:	f04f 0200 	mov.w	r2, #0
 8003128:	f04f 0300 	mov.w	r3, #0
 800312c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003130:	4659      	mov	r1, fp
 8003132:	00cb      	lsls	r3, r1, #3
 8003134:	4651      	mov	r1, sl
 8003136:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800313a:	4651      	mov	r1, sl
 800313c:	00ca      	lsls	r2, r1, #3
 800313e:	4610      	mov	r0, r2
 8003140:	4619      	mov	r1, r3
 8003142:	4603      	mov	r3, r0
 8003144:	4642      	mov	r2, r8
 8003146:	189b      	adds	r3, r3, r2
 8003148:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800314c:	464b      	mov	r3, r9
 800314e:	460a      	mov	r2, r1
 8003150:	eb42 0303 	adc.w	r3, r2, r3
 8003154:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003158:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	2200      	movs	r2, #0
 8003160:	67bb      	str	r3, [r7, #120]	; 0x78
 8003162:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003164:	f04f 0200 	mov.w	r2, #0
 8003168:	f04f 0300 	mov.w	r3, #0
 800316c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003170:	4649      	mov	r1, r9
 8003172:	008b      	lsls	r3, r1, #2
 8003174:	4641      	mov	r1, r8
 8003176:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800317a:	4641      	mov	r1, r8
 800317c:	008a      	lsls	r2, r1, #2
 800317e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003182:	f7fd f825 	bl	80001d0 <__aeabi_uldivmod>
 8003186:	4602      	mov	r2, r0
 8003188:	460b      	mov	r3, r1
 800318a:	4b39      	ldr	r3, [pc, #228]	; (8003270 <UART_SetConfig+0x4e4>)
 800318c:	fba3 1302 	umull	r1, r3, r3, r2
 8003190:	095b      	lsrs	r3, r3, #5
 8003192:	2164      	movs	r1, #100	; 0x64
 8003194:	fb01 f303 	mul.w	r3, r1, r3
 8003198:	1ad3      	subs	r3, r2, r3
 800319a:	011b      	lsls	r3, r3, #4
 800319c:	3332      	adds	r3, #50	; 0x32
 800319e:	4a34      	ldr	r2, [pc, #208]	; (8003270 <UART_SetConfig+0x4e4>)
 80031a0:	fba2 2303 	umull	r2, r3, r2, r3
 80031a4:	095b      	lsrs	r3, r3, #5
 80031a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80031aa:	441c      	add	r4, r3
 80031ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80031b0:	2200      	movs	r2, #0
 80031b2:	673b      	str	r3, [r7, #112]	; 0x70
 80031b4:	677a      	str	r2, [r7, #116]	; 0x74
 80031b6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80031ba:	4642      	mov	r2, r8
 80031bc:	464b      	mov	r3, r9
 80031be:	1891      	adds	r1, r2, r2
 80031c0:	60b9      	str	r1, [r7, #8]
 80031c2:	415b      	adcs	r3, r3
 80031c4:	60fb      	str	r3, [r7, #12]
 80031c6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80031ca:	4641      	mov	r1, r8
 80031cc:	1851      	adds	r1, r2, r1
 80031ce:	6039      	str	r1, [r7, #0]
 80031d0:	4649      	mov	r1, r9
 80031d2:	414b      	adcs	r3, r1
 80031d4:	607b      	str	r3, [r7, #4]
 80031d6:	f04f 0200 	mov.w	r2, #0
 80031da:	f04f 0300 	mov.w	r3, #0
 80031de:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80031e2:	4659      	mov	r1, fp
 80031e4:	00cb      	lsls	r3, r1, #3
 80031e6:	4651      	mov	r1, sl
 80031e8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80031ec:	4651      	mov	r1, sl
 80031ee:	00ca      	lsls	r2, r1, #3
 80031f0:	4610      	mov	r0, r2
 80031f2:	4619      	mov	r1, r3
 80031f4:	4603      	mov	r3, r0
 80031f6:	4642      	mov	r2, r8
 80031f8:	189b      	adds	r3, r3, r2
 80031fa:	66bb      	str	r3, [r7, #104]	; 0x68
 80031fc:	464b      	mov	r3, r9
 80031fe:	460a      	mov	r2, r1
 8003200:	eb42 0303 	adc.w	r3, r2, r3
 8003204:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003206:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	2200      	movs	r2, #0
 800320e:	663b      	str	r3, [r7, #96]	; 0x60
 8003210:	667a      	str	r2, [r7, #100]	; 0x64
 8003212:	f04f 0200 	mov.w	r2, #0
 8003216:	f04f 0300 	mov.w	r3, #0
 800321a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800321e:	4649      	mov	r1, r9
 8003220:	008b      	lsls	r3, r1, #2
 8003222:	4641      	mov	r1, r8
 8003224:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003228:	4641      	mov	r1, r8
 800322a:	008a      	lsls	r2, r1, #2
 800322c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003230:	f7fc ffce 	bl	80001d0 <__aeabi_uldivmod>
 8003234:	4602      	mov	r2, r0
 8003236:	460b      	mov	r3, r1
 8003238:	4b0d      	ldr	r3, [pc, #52]	; (8003270 <UART_SetConfig+0x4e4>)
 800323a:	fba3 1302 	umull	r1, r3, r3, r2
 800323e:	095b      	lsrs	r3, r3, #5
 8003240:	2164      	movs	r1, #100	; 0x64
 8003242:	fb01 f303 	mul.w	r3, r1, r3
 8003246:	1ad3      	subs	r3, r2, r3
 8003248:	011b      	lsls	r3, r3, #4
 800324a:	3332      	adds	r3, #50	; 0x32
 800324c:	4a08      	ldr	r2, [pc, #32]	; (8003270 <UART_SetConfig+0x4e4>)
 800324e:	fba2 2303 	umull	r2, r3, r2, r3
 8003252:	095b      	lsrs	r3, r3, #5
 8003254:	f003 020f 	and.w	r2, r3, #15
 8003258:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4422      	add	r2, r4
 8003260:	609a      	str	r2, [r3, #8]
}
 8003262:	bf00      	nop
 8003264:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003268:	46bd      	mov	sp, r7
 800326a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800326e:	bf00      	nop
 8003270:	51eb851f 	.word	0x51eb851f

08003274 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003274:	b480      	push	{r7}
 8003276:	b085      	sub	sp, #20
 8003278:	af00      	add	r7, sp, #0
 800327a:	4603      	mov	r3, r0
 800327c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800327e:	2300      	movs	r3, #0
 8003280:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003282:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003286:	2b84      	cmp	r3, #132	; 0x84
 8003288:	d005      	beq.n	8003296 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800328a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	4413      	add	r3, r2
 8003292:	3303      	adds	r3, #3
 8003294:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003296:	68fb      	ldr	r3, [r7, #12]
}
 8003298:	4618      	mov	r0, r3
 800329a:	3714      	adds	r7, #20
 800329c:	46bd      	mov	sp, r7
 800329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a2:	4770      	bx	lr

080032a4 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80032aa:	f3ef 8305 	mrs	r3, IPSR
 80032ae:	607b      	str	r3, [r7, #4]
  return(result);
 80032b0:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	bf14      	ite	ne
 80032b6:	2301      	movne	r3, #1
 80032b8:	2300      	moveq	r3, #0
 80032ba:	b2db      	uxtb	r3, r3
}
 80032bc:	4618      	mov	r0, r3
 80032be:	370c      	adds	r7, #12
 80032c0:	46bd      	mov	sp, r7
 80032c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c6:	4770      	bx	lr

080032c8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80032cc:	f001 f99c 	bl	8004608 <vTaskStartScheduler>
  
  return osOK;
 80032d0:	2300      	movs	r3, #0
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	bd80      	pop	{r7, pc}

080032d6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80032d6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80032d8:	b089      	sub	sp, #36	; 0x24
 80032da:	af04      	add	r7, sp, #16
 80032dc:	6078      	str	r0, [r7, #4]
 80032de:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	695b      	ldr	r3, [r3, #20]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d020      	beq.n	800332a <osThreadCreate+0x54>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	699b      	ldr	r3, [r3, #24]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d01c      	beq.n	800332a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	685c      	ldr	r4, [r3, #4]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681d      	ldr	r5, [r3, #0]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	691e      	ldr	r6, [r3, #16]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003302:	4618      	mov	r0, r3
 8003304:	f7ff ffb6 	bl	8003274 <makeFreeRtosPriority>
 8003308:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	695b      	ldr	r3, [r3, #20]
 800330e:	687a      	ldr	r2, [r7, #4]
 8003310:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003312:	9202      	str	r2, [sp, #8]
 8003314:	9301      	str	r3, [sp, #4]
 8003316:	9100      	str	r1, [sp, #0]
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	4632      	mov	r2, r6
 800331c:	4629      	mov	r1, r5
 800331e:	4620      	mov	r0, r4
 8003320:	f000 ff94 	bl	800424c <xTaskCreateStatic>
 8003324:	4603      	mov	r3, r0
 8003326:	60fb      	str	r3, [r7, #12]
 8003328:	e01c      	b.n	8003364 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	685c      	ldr	r4, [r3, #4]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003336:	b29e      	uxth	r6, r3
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800333e:	4618      	mov	r0, r3
 8003340:	f7ff ff98 	bl	8003274 <makeFreeRtosPriority>
 8003344:	4602      	mov	r2, r0
 8003346:	f107 030c 	add.w	r3, r7, #12
 800334a:	9301      	str	r3, [sp, #4]
 800334c:	9200      	str	r2, [sp, #0]
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	4632      	mov	r2, r6
 8003352:	4629      	mov	r1, r5
 8003354:	4620      	mov	r0, r4
 8003356:	f000 ffd6 	bl	8004306 <xTaskCreate>
 800335a:	4603      	mov	r3, r0
 800335c:	2b01      	cmp	r3, #1
 800335e:	d001      	beq.n	8003364 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003360:	2300      	movs	r3, #0
 8003362:	e000      	b.n	8003366 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003364:	68fb      	ldr	r3, [r7, #12]
}
 8003366:	4618      	mov	r0, r3
 8003368:	3714      	adds	r7, #20
 800336a:	46bd      	mov	sp, r7
 800336c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800336e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800336e:	b580      	push	{r7, lr}
 8003370:	b084      	sub	sp, #16
 8003372:	af00      	add	r7, sp, #0
 8003374:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d001      	beq.n	8003384 <osDelay+0x16>
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	e000      	b.n	8003386 <osDelay+0x18>
 8003384:	2301      	movs	r3, #1
 8003386:	4618      	mov	r0, r3
 8003388:	f001 f90a 	bl	80045a0 <vTaskDelay>
  
  return osOK;
 800338c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800338e:	4618      	mov	r0, r3
 8003390:	3710      	adds	r7, #16
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}

08003396 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8003396:	b580      	push	{r7, lr}
 8003398:	b086      	sub	sp, #24
 800339a:	af02      	add	r7, sp, #8
 800339c:	6078      	str	r0, [r7, #4]
 800339e:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d016      	beq.n	80033d6 <osSemaphoreCreate+0x40>
    if (count == 1) {
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	d10a      	bne.n	80033c4 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	2203      	movs	r2, #3
 80033b4:	9200      	str	r2, [sp, #0]
 80033b6:	2200      	movs	r2, #0
 80033b8:	2100      	movs	r1, #0
 80033ba:	2001      	movs	r0, #1
 80033bc:	f000 f9ca 	bl	8003754 <xQueueGenericCreateStatic>
 80033c0:	4603      	mov	r3, r0
 80033c2:	e023      	b.n	800340c <osSemaphoreCreate+0x76>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
 80033c4:	6838      	ldr	r0, [r7, #0]
 80033c6:	6839      	ldr	r1, [r7, #0]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	461a      	mov	r2, r3
 80033ce:	f000 fa92 	bl	80038f6 <xQueueCreateCountingSemaphoreStatic>
 80033d2:	4603      	mov	r3, r0
 80033d4:	e01a      	b.n	800340c <osSemaphoreCreate+0x76>
      return NULL;
#endif
    }
  }
  else {
    if (count == 1) {
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	2b01      	cmp	r3, #1
 80033da:	d110      	bne.n	80033fe <osSemaphoreCreate+0x68>
      vSemaphoreCreateBinary(sema);
 80033dc:	2203      	movs	r2, #3
 80033de:	2100      	movs	r1, #0
 80033e0:	2001      	movs	r0, #1
 80033e2:	f000 fa2f 	bl	8003844 <xQueueGenericCreate>
 80033e6:	60f8      	str	r0, [r7, #12]
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d005      	beq.n	80033fa <osSemaphoreCreate+0x64>
 80033ee:	2300      	movs	r3, #0
 80033f0:	2200      	movs	r2, #0
 80033f2:	2100      	movs	r1, #0
 80033f4:	68f8      	ldr	r0, [r7, #12]
 80033f6:	f000 fae9 	bl	80039cc <xQueueGenericSend>
      return sema;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	e006      	b.n	800340c <osSemaphoreCreate+0x76>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	683a      	ldr	r2, [r7, #0]
 8003402:	4611      	mov	r1, r2
 8003404:	4618      	mov	r0, r3
 8003406:	f000 faad 	bl	8003964 <xQueueCreateCountingSemaphore>
 800340a:	4603      	mov	r3, r0
#else
    return NULL;
#endif
  }
#endif
}
 800340c:	4618      	mov	r0, r3
 800340e:	3710      	adds	r7, #16
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}

08003414 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b084      	sub	sp, #16
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
 800341c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800341e:	2300      	movs	r3, #0
 8003420:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d101      	bne.n	800342c <osSemaphoreWait+0x18>
    return osErrorParameter;
 8003428:	2380      	movs	r3, #128	; 0x80
 800342a:	e03a      	b.n	80034a2 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800342c:	2300      	movs	r3, #0
 800342e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003436:	d103      	bne.n	8003440 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8003438:	f04f 33ff 	mov.w	r3, #4294967295
 800343c:	60fb      	str	r3, [r7, #12]
 800343e:	e009      	b.n	8003454 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d006      	beq.n	8003454 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d101      	bne.n	8003454 <osSemaphoreWait+0x40>
      ticks = 1;
 8003450:	2301      	movs	r3, #1
 8003452:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8003454:	f7ff ff26 	bl	80032a4 <inHandlerMode>
 8003458:	4603      	mov	r3, r0
 800345a:	2b00      	cmp	r3, #0
 800345c:	d017      	beq.n	800348e <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800345e:	f107 0308 	add.w	r3, r7, #8
 8003462:	461a      	mov	r2, r3
 8003464:	2100      	movs	r1, #0
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f000 fd48 	bl	8003efc <xQueueReceiveFromISR>
 800346c:	4603      	mov	r3, r0
 800346e:	2b01      	cmp	r3, #1
 8003470:	d001      	beq.n	8003476 <osSemaphoreWait+0x62>
      return osErrorOS;
 8003472:	23ff      	movs	r3, #255	; 0xff
 8003474:	e015      	b.n	80034a2 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8003476:	68bb      	ldr	r3, [r7, #8]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d011      	beq.n	80034a0 <osSemaphoreWait+0x8c>
 800347c:	4b0b      	ldr	r3, [pc, #44]	; (80034ac <osSemaphoreWait+0x98>)
 800347e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003482:	601a      	str	r2, [r3, #0]
 8003484:	f3bf 8f4f 	dsb	sy
 8003488:	f3bf 8f6f 	isb	sy
 800348c:	e008      	b.n	80034a0 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800348e:	68f9      	ldr	r1, [r7, #12]
 8003490:	6878      	ldr	r0, [r7, #4]
 8003492:	f000 fc27 	bl	8003ce4 <xQueueSemaphoreTake>
 8003496:	4603      	mov	r3, r0
 8003498:	2b01      	cmp	r3, #1
 800349a:	d001      	beq.n	80034a0 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800349c:	23ff      	movs	r3, #255	; 0xff
 800349e:	e000      	b.n	80034a2 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 80034a0:	2300      	movs	r3, #0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3710      	adds	r7, #16
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
 80034aa:	bf00      	nop
 80034ac:	e000ed04 	.word	0xe000ed04

080034b0 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80034b8:	2300      	movs	r3, #0
 80034ba:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80034bc:	2300      	movs	r3, #0
 80034be:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 80034c0:	f7ff fef0 	bl	80032a4 <inHandlerMode>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d016      	beq.n	80034f8 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80034ca:	f107 0308 	add.w	r3, r7, #8
 80034ce:	4619      	mov	r1, r3
 80034d0:	6878      	ldr	r0, [r7, #4]
 80034d2:	f000 fb79 	bl	8003bc8 <xQueueGiveFromISR>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d001      	beq.n	80034e0 <osSemaphoreRelease+0x30>
      return osErrorOS;
 80034dc:	23ff      	movs	r3, #255	; 0xff
 80034de:	e017      	b.n	8003510 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d013      	beq.n	800350e <osSemaphoreRelease+0x5e>
 80034e6:	4b0c      	ldr	r3, [pc, #48]	; (8003518 <osSemaphoreRelease+0x68>)
 80034e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034ec:	601a      	str	r2, [r3, #0]
 80034ee:	f3bf 8f4f 	dsb	sy
 80034f2:	f3bf 8f6f 	isb	sy
 80034f6:	e00a      	b.n	800350e <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 80034f8:	2300      	movs	r3, #0
 80034fa:	2200      	movs	r2, #0
 80034fc:	2100      	movs	r1, #0
 80034fe:	6878      	ldr	r0, [r7, #4]
 8003500:	f000 fa64 	bl	80039cc <xQueueGenericSend>
 8003504:	4603      	mov	r3, r0
 8003506:	2b01      	cmp	r3, #1
 8003508:	d001      	beq.n	800350e <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800350a:	23ff      	movs	r3, #255	; 0xff
 800350c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800350e:	68fb      	ldr	r3, [r7, #12]
}
 8003510:	4618      	mov	r0, r3
 8003512:	3710      	adds	r7, #16
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}
 8003518:	e000ed04 	.word	0xe000ed04

0800351c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800351c:	b480      	push	{r7}
 800351e:	b083      	sub	sp, #12
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	f103 0208 	add.w	r2, r3, #8
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	f04f 32ff 	mov.w	r2, #4294967295
 8003534:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	f103 0208 	add.w	r2, r3, #8
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	f103 0208 	add.w	r2, r3, #8
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2200      	movs	r2, #0
 800354e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003550:	bf00      	nop
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr

0800355c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2200      	movs	r2, #0
 8003568:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800356a:	bf00      	nop
 800356c:	370c      	adds	r7, #12
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr

08003576 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003576:	b480      	push	{r7}
 8003578:	b085      	sub	sp, #20
 800357a:	af00      	add	r7, sp, #0
 800357c:	6078      	str	r0, [r7, #4]
 800357e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	68fa      	ldr	r2, [r7, #12]
 800358a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	689a      	ldr	r2, [r3, #8]
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	683a      	ldr	r2, [r7, #0]
 800359a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	683a      	ldr	r2, [r7, #0]
 80035a0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	687a      	ldr	r2, [r7, #4]
 80035a6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	1c5a      	adds	r2, r3, #1
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	601a      	str	r2, [r3, #0]
}
 80035b2:	bf00      	nop
 80035b4:	3714      	adds	r7, #20
 80035b6:	46bd      	mov	sp, r7
 80035b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035bc:	4770      	bx	lr

080035be <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80035be:	b480      	push	{r7}
 80035c0:	b085      	sub	sp, #20
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	6078      	str	r0, [r7, #4]
 80035c6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035d4:	d103      	bne.n	80035de <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	691b      	ldr	r3, [r3, #16]
 80035da:	60fb      	str	r3, [r7, #12]
 80035dc:	e00c      	b.n	80035f8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	3308      	adds	r3, #8
 80035e2:	60fb      	str	r3, [r7, #12]
 80035e4:	e002      	b.n	80035ec <vListInsert+0x2e>
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	60fb      	str	r3, [r7, #12]
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	68ba      	ldr	r2, [r7, #8]
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d2f6      	bcs.n	80035e6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	685a      	ldr	r2, [r3, #4]
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	683a      	ldr	r2, [r7, #0]
 8003606:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	68fa      	ldr	r2, [r7, #12]
 800360c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	683a      	ldr	r2, [r7, #0]
 8003612:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	1c5a      	adds	r2, r3, #1
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	601a      	str	r2, [r3, #0]
}
 8003624:	bf00      	nop
 8003626:	3714      	adds	r7, #20
 8003628:	46bd      	mov	sp, r7
 800362a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362e:	4770      	bx	lr

08003630 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003630:	b480      	push	{r7}
 8003632:	b085      	sub	sp, #20
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	691b      	ldr	r3, [r3, #16]
 800363c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	687a      	ldr	r2, [r7, #4]
 8003644:	6892      	ldr	r2, [r2, #8]
 8003646:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	687a      	ldr	r2, [r7, #4]
 800364e:	6852      	ldr	r2, [r2, #4]
 8003650:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	687a      	ldr	r2, [r7, #4]
 8003658:	429a      	cmp	r2, r3
 800365a:	d103      	bne.n	8003664 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	689a      	ldr	r2, [r3, #8]
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2200      	movs	r2, #0
 8003668:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	1e5a      	subs	r2, r3, #1
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
}
 8003678:	4618      	mov	r0, r3
 800367a:	3714      	adds	r7, #20
 800367c:	46bd      	mov	sp, r7
 800367e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003682:	4770      	bx	lr

08003684 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b084      	sub	sp, #16
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
 800368c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d10a      	bne.n	80036ae <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800369c:	f383 8811 	msr	BASEPRI, r3
 80036a0:	f3bf 8f6f 	isb	sy
 80036a4:	f3bf 8f4f 	dsb	sy
 80036a8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80036aa:	bf00      	nop
 80036ac:	e7fe      	b.n	80036ac <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80036ae:	f001 ff09 	bl	80054c4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036ba:	68f9      	ldr	r1, [r7, #12]
 80036bc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80036be:	fb01 f303 	mul.w	r3, r1, r3
 80036c2:	441a      	add	r2, r3
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2200      	movs	r2, #0
 80036cc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036de:	3b01      	subs	r3, #1
 80036e0:	68f9      	ldr	r1, [r7, #12]
 80036e2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80036e4:	fb01 f303 	mul.w	r3, r1, r3
 80036e8:	441a      	add	r2, r3
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	22ff      	movs	r2, #255	; 0xff
 80036f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	22ff      	movs	r2, #255	; 0xff
 80036fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d114      	bne.n	800372e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	691b      	ldr	r3, [r3, #16]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d01a      	beq.n	8003742 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	3310      	adds	r3, #16
 8003710:	4618      	mov	r0, r3
 8003712:	f001 f9cb 	bl	8004aac <xTaskRemoveFromEventList>
 8003716:	4603      	mov	r3, r0
 8003718:	2b00      	cmp	r3, #0
 800371a:	d012      	beq.n	8003742 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800371c:	4b0c      	ldr	r3, [pc, #48]	; (8003750 <xQueueGenericReset+0xcc>)
 800371e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003722:	601a      	str	r2, [r3, #0]
 8003724:	f3bf 8f4f 	dsb	sy
 8003728:	f3bf 8f6f 	isb	sy
 800372c:	e009      	b.n	8003742 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	3310      	adds	r3, #16
 8003732:	4618      	mov	r0, r3
 8003734:	f7ff fef2 	bl	800351c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	3324      	adds	r3, #36	; 0x24
 800373c:	4618      	mov	r0, r3
 800373e:	f7ff feed 	bl	800351c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003742:	f001 feef 	bl	8005524 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003746:	2301      	movs	r3, #1
}
 8003748:	4618      	mov	r0, r3
 800374a:	3710      	adds	r7, #16
 800374c:	46bd      	mov	sp, r7
 800374e:	bd80      	pop	{r7, pc}
 8003750:	e000ed04 	.word	0xe000ed04

08003754 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003754:	b580      	push	{r7, lr}
 8003756:	b08e      	sub	sp, #56	; 0x38
 8003758:	af02      	add	r7, sp, #8
 800375a:	60f8      	str	r0, [r7, #12]
 800375c:	60b9      	str	r1, [r7, #8]
 800375e:	607a      	str	r2, [r7, #4]
 8003760:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d10a      	bne.n	800377e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8003768:	f04f 0350 	mov.w	r3, #80	; 0x50
 800376c:	f383 8811 	msr	BASEPRI, r3
 8003770:	f3bf 8f6f 	isb	sy
 8003774:	f3bf 8f4f 	dsb	sy
 8003778:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800377a:	bf00      	nop
 800377c:	e7fe      	b.n	800377c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d10a      	bne.n	800379a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8003784:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003788:	f383 8811 	msr	BASEPRI, r3
 800378c:	f3bf 8f6f 	isb	sy
 8003790:	f3bf 8f4f 	dsb	sy
 8003794:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003796:	bf00      	nop
 8003798:	e7fe      	b.n	8003798 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d002      	beq.n	80037a6 <xQueueGenericCreateStatic+0x52>
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d001      	beq.n	80037aa <xQueueGenericCreateStatic+0x56>
 80037a6:	2301      	movs	r3, #1
 80037a8:	e000      	b.n	80037ac <xQueueGenericCreateStatic+0x58>
 80037aa:	2300      	movs	r3, #0
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d10a      	bne.n	80037c6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80037b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037b4:	f383 8811 	msr	BASEPRI, r3
 80037b8:	f3bf 8f6f 	isb	sy
 80037bc:	f3bf 8f4f 	dsb	sy
 80037c0:	623b      	str	r3, [r7, #32]
}
 80037c2:	bf00      	nop
 80037c4:	e7fe      	b.n	80037c4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d102      	bne.n	80037d2 <xQueueGenericCreateStatic+0x7e>
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d101      	bne.n	80037d6 <xQueueGenericCreateStatic+0x82>
 80037d2:	2301      	movs	r3, #1
 80037d4:	e000      	b.n	80037d8 <xQueueGenericCreateStatic+0x84>
 80037d6:	2300      	movs	r3, #0
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d10a      	bne.n	80037f2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80037dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037e0:	f383 8811 	msr	BASEPRI, r3
 80037e4:	f3bf 8f6f 	isb	sy
 80037e8:	f3bf 8f4f 	dsb	sy
 80037ec:	61fb      	str	r3, [r7, #28]
}
 80037ee:	bf00      	nop
 80037f0:	e7fe      	b.n	80037f0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80037f2:	2348      	movs	r3, #72	; 0x48
 80037f4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	2b48      	cmp	r3, #72	; 0x48
 80037fa:	d00a      	beq.n	8003812 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80037fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003800:	f383 8811 	msr	BASEPRI, r3
 8003804:	f3bf 8f6f 	isb	sy
 8003808:	f3bf 8f4f 	dsb	sy
 800380c:	61bb      	str	r3, [r7, #24]
}
 800380e:	bf00      	nop
 8003810:	e7fe      	b.n	8003810 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003812:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8003818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800381a:	2b00      	cmp	r3, #0
 800381c:	d00d      	beq.n	800383a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800381e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003820:	2201      	movs	r2, #1
 8003822:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003826:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800382a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800382c:	9300      	str	r3, [sp, #0]
 800382e:	4613      	mov	r3, r2
 8003830:	687a      	ldr	r2, [r7, #4]
 8003832:	68b9      	ldr	r1, [r7, #8]
 8003834:	68f8      	ldr	r0, [r7, #12]
 8003836:	f000 f83f 	bl	80038b8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800383a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800383c:	4618      	mov	r0, r3
 800383e:	3730      	adds	r7, #48	; 0x30
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}

08003844 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003844:	b580      	push	{r7, lr}
 8003846:	b08a      	sub	sp, #40	; 0x28
 8003848:	af02      	add	r7, sp, #8
 800384a:	60f8      	str	r0, [r7, #12]
 800384c:	60b9      	str	r1, [r7, #8]
 800384e:	4613      	mov	r3, r2
 8003850:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d10a      	bne.n	800386e <xQueueGenericCreate+0x2a>
	__asm volatile
 8003858:	f04f 0350 	mov.w	r3, #80	; 0x50
 800385c:	f383 8811 	msr	BASEPRI, r3
 8003860:	f3bf 8f6f 	isb	sy
 8003864:	f3bf 8f4f 	dsb	sy
 8003868:	613b      	str	r3, [r7, #16]
}
 800386a:	bf00      	nop
 800386c:	e7fe      	b.n	800386c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	68ba      	ldr	r2, [r7, #8]
 8003872:	fb02 f303 	mul.w	r3, r2, r3
 8003876:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003878:	69fb      	ldr	r3, [r7, #28]
 800387a:	3348      	adds	r3, #72	; 0x48
 800387c:	4618      	mov	r0, r3
 800387e:	f001 ff43 	bl	8005708 <pvPortMalloc>
 8003882:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003884:	69bb      	ldr	r3, [r7, #24]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d011      	beq.n	80038ae <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800388a:	69bb      	ldr	r3, [r7, #24]
 800388c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	3348      	adds	r3, #72	; 0x48
 8003892:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003894:	69bb      	ldr	r3, [r7, #24]
 8003896:	2200      	movs	r2, #0
 8003898:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800389c:	79fa      	ldrb	r2, [r7, #7]
 800389e:	69bb      	ldr	r3, [r7, #24]
 80038a0:	9300      	str	r3, [sp, #0]
 80038a2:	4613      	mov	r3, r2
 80038a4:	697a      	ldr	r2, [r7, #20]
 80038a6:	68b9      	ldr	r1, [r7, #8]
 80038a8:	68f8      	ldr	r0, [r7, #12]
 80038aa:	f000 f805 	bl	80038b8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80038ae:	69bb      	ldr	r3, [r7, #24]
	}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3720      	adds	r7, #32
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}

080038b8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b084      	sub	sp, #16
 80038bc:	af00      	add	r7, sp, #0
 80038be:	60f8      	str	r0, [r7, #12]
 80038c0:	60b9      	str	r1, [r7, #8]
 80038c2:	607a      	str	r2, [r7, #4]
 80038c4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80038c6:	68bb      	ldr	r3, [r7, #8]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d103      	bne.n	80038d4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80038cc:	69bb      	ldr	r3, [r7, #24]
 80038ce:	69ba      	ldr	r2, [r7, #24]
 80038d0:	601a      	str	r2, [r3, #0]
 80038d2:	e002      	b.n	80038da <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80038d4:	69bb      	ldr	r3, [r7, #24]
 80038d6:	687a      	ldr	r2, [r7, #4]
 80038d8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80038da:	69bb      	ldr	r3, [r7, #24]
 80038dc:	68fa      	ldr	r2, [r7, #12]
 80038de:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80038e0:	69bb      	ldr	r3, [r7, #24]
 80038e2:	68ba      	ldr	r2, [r7, #8]
 80038e4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80038e6:	2101      	movs	r1, #1
 80038e8:	69b8      	ldr	r0, [r7, #24]
 80038ea:	f7ff fecb 	bl	8003684 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80038ee:	bf00      	nop
 80038f0:	3710      	adds	r7, #16
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}

080038f6 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80038f6:	b580      	push	{r7, lr}
 80038f8:	b08a      	sub	sp, #40	; 0x28
 80038fa:	af02      	add	r7, sp, #8
 80038fc:	60f8      	str	r0, [r7, #12]
 80038fe:	60b9      	str	r1, [r7, #8]
 8003900:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d10a      	bne.n	800391e <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8003908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800390c:	f383 8811 	msr	BASEPRI, r3
 8003910:	f3bf 8f6f 	isb	sy
 8003914:	f3bf 8f4f 	dsb	sy
 8003918:	61bb      	str	r3, [r7, #24]
}
 800391a:	bf00      	nop
 800391c:	e7fe      	b.n	800391c <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800391e:	68ba      	ldr	r2, [r7, #8]
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	429a      	cmp	r2, r3
 8003924:	d90a      	bls.n	800393c <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8003926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800392a:	f383 8811 	msr	BASEPRI, r3
 800392e:	f3bf 8f6f 	isb	sy
 8003932:	f3bf 8f4f 	dsb	sy
 8003936:	617b      	str	r3, [r7, #20]
}
 8003938:	bf00      	nop
 800393a:	e7fe      	b.n	800393a <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800393c:	2302      	movs	r3, #2
 800393e:	9300      	str	r3, [sp, #0]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2200      	movs	r2, #0
 8003944:	2100      	movs	r1, #0
 8003946:	68f8      	ldr	r0, [r7, #12]
 8003948:	f7ff ff04 	bl	8003754 <xQueueGenericCreateStatic>
 800394c:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800394e:	69fb      	ldr	r3, [r7, #28]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d002      	beq.n	800395a <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8003954:	69fb      	ldr	r3, [r7, #28]
 8003956:	68ba      	ldr	r2, [r7, #8]
 8003958:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800395a:	69fb      	ldr	r3, [r7, #28]
	}
 800395c:	4618      	mov	r0, r3
 800395e:	3720      	adds	r7, #32
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}

08003964 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8003964:	b580      	push	{r7, lr}
 8003966:	b086      	sub	sp, #24
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
 800396c:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d10a      	bne.n	800398a <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8003974:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003978:	f383 8811 	msr	BASEPRI, r3
 800397c:	f3bf 8f6f 	isb	sy
 8003980:	f3bf 8f4f 	dsb	sy
 8003984:	613b      	str	r3, [r7, #16]
}
 8003986:	bf00      	nop
 8003988:	e7fe      	b.n	8003988 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800398a:	683a      	ldr	r2, [r7, #0]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	429a      	cmp	r2, r3
 8003990:	d90a      	bls.n	80039a8 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8003992:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003996:	f383 8811 	msr	BASEPRI, r3
 800399a:	f3bf 8f6f 	isb	sy
 800399e:	f3bf 8f4f 	dsb	sy
 80039a2:	60fb      	str	r3, [r7, #12]
}
 80039a4:	bf00      	nop
 80039a6:	e7fe      	b.n	80039a6 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80039a8:	2202      	movs	r2, #2
 80039aa:	2100      	movs	r1, #0
 80039ac:	6878      	ldr	r0, [r7, #4]
 80039ae:	f7ff ff49 	bl	8003844 <xQueueGenericCreate>
 80039b2:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80039b4:	697b      	ldr	r3, [r7, #20]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d002      	beq.n	80039c0 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	683a      	ldr	r2, [r7, #0]
 80039be:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80039c0:	697b      	ldr	r3, [r7, #20]
	}
 80039c2:	4618      	mov	r0, r3
 80039c4:	3718      	adds	r7, #24
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}
	...

080039cc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b08e      	sub	sp, #56	; 0x38
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	60f8      	str	r0, [r7, #12]
 80039d4:	60b9      	str	r1, [r7, #8]
 80039d6:	607a      	str	r2, [r7, #4]
 80039d8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80039da:	2300      	movs	r3, #0
 80039dc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80039e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d10a      	bne.n	80039fe <xQueueGenericSend+0x32>
	__asm volatile
 80039e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039ec:	f383 8811 	msr	BASEPRI, r3
 80039f0:	f3bf 8f6f 	isb	sy
 80039f4:	f3bf 8f4f 	dsb	sy
 80039f8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80039fa:	bf00      	nop
 80039fc:	e7fe      	b.n	80039fc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d103      	bne.n	8003a0c <xQueueGenericSend+0x40>
 8003a04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d101      	bne.n	8003a10 <xQueueGenericSend+0x44>
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	e000      	b.n	8003a12 <xQueueGenericSend+0x46>
 8003a10:	2300      	movs	r3, #0
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d10a      	bne.n	8003a2c <xQueueGenericSend+0x60>
	__asm volatile
 8003a16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a1a:	f383 8811 	msr	BASEPRI, r3
 8003a1e:	f3bf 8f6f 	isb	sy
 8003a22:	f3bf 8f4f 	dsb	sy
 8003a26:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003a28:	bf00      	nop
 8003a2a:	e7fe      	b.n	8003a2a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	2b02      	cmp	r3, #2
 8003a30:	d103      	bne.n	8003a3a <xQueueGenericSend+0x6e>
 8003a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a36:	2b01      	cmp	r3, #1
 8003a38:	d101      	bne.n	8003a3e <xQueueGenericSend+0x72>
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e000      	b.n	8003a40 <xQueueGenericSend+0x74>
 8003a3e:	2300      	movs	r3, #0
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d10a      	bne.n	8003a5a <xQueueGenericSend+0x8e>
	__asm volatile
 8003a44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a48:	f383 8811 	msr	BASEPRI, r3
 8003a4c:	f3bf 8f6f 	isb	sy
 8003a50:	f3bf 8f4f 	dsb	sy
 8003a54:	623b      	str	r3, [r7, #32]
}
 8003a56:	bf00      	nop
 8003a58:	e7fe      	b.n	8003a58 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003a5a:	f001 f9e7 	bl	8004e2c <xTaskGetSchedulerState>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d102      	bne.n	8003a6a <xQueueGenericSend+0x9e>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d101      	bne.n	8003a6e <xQueueGenericSend+0xa2>
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e000      	b.n	8003a70 <xQueueGenericSend+0xa4>
 8003a6e:	2300      	movs	r3, #0
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d10a      	bne.n	8003a8a <xQueueGenericSend+0xbe>
	__asm volatile
 8003a74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a78:	f383 8811 	msr	BASEPRI, r3
 8003a7c:	f3bf 8f6f 	isb	sy
 8003a80:	f3bf 8f4f 	dsb	sy
 8003a84:	61fb      	str	r3, [r7, #28]
}
 8003a86:	bf00      	nop
 8003a88:	e7fe      	b.n	8003a88 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003a8a:	f001 fd1b 	bl	80054c4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003a8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a96:	429a      	cmp	r2, r3
 8003a98:	d302      	bcc.n	8003aa0 <xQueueGenericSend+0xd4>
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	2b02      	cmp	r3, #2
 8003a9e:	d129      	bne.n	8003af4 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003aa0:	683a      	ldr	r2, [r7, #0]
 8003aa2:	68b9      	ldr	r1, [r7, #8]
 8003aa4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003aa6:	f000 fac1 	bl	800402c <prvCopyDataToQueue>
 8003aaa:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003aac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d010      	beq.n	8003ad6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003ab4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ab6:	3324      	adds	r3, #36	; 0x24
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f000 fff7 	bl	8004aac <xTaskRemoveFromEventList>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d013      	beq.n	8003aec <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003ac4:	4b3f      	ldr	r3, [pc, #252]	; (8003bc4 <xQueueGenericSend+0x1f8>)
 8003ac6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003aca:	601a      	str	r2, [r3, #0]
 8003acc:	f3bf 8f4f 	dsb	sy
 8003ad0:	f3bf 8f6f 	isb	sy
 8003ad4:	e00a      	b.n	8003aec <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003ad6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d007      	beq.n	8003aec <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003adc:	4b39      	ldr	r3, [pc, #228]	; (8003bc4 <xQueueGenericSend+0x1f8>)
 8003ade:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ae2:	601a      	str	r2, [r3, #0]
 8003ae4:	f3bf 8f4f 	dsb	sy
 8003ae8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003aec:	f001 fd1a 	bl	8005524 <vPortExitCritical>
				return pdPASS;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e063      	b.n	8003bbc <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d103      	bne.n	8003b02 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003afa:	f001 fd13 	bl	8005524 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003afe:	2300      	movs	r3, #0
 8003b00:	e05c      	b.n	8003bbc <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003b02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d106      	bne.n	8003b16 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003b08:	f107 0314 	add.w	r3, r7, #20
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f001 f82f 	bl	8004b70 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003b12:	2301      	movs	r3, #1
 8003b14:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003b16:	f001 fd05 	bl	8005524 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003b1a:	f000 fddf 	bl	80046dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003b1e:	f001 fcd1 	bl	80054c4 <vPortEnterCritical>
 8003b22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b24:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003b28:	b25b      	sxtb	r3, r3
 8003b2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b2e:	d103      	bne.n	8003b38 <xQueueGenericSend+0x16c>
 8003b30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b32:	2200      	movs	r2, #0
 8003b34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b3a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003b3e:	b25b      	sxtb	r3, r3
 8003b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b44:	d103      	bne.n	8003b4e <xQueueGenericSend+0x182>
 8003b46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b48:	2200      	movs	r2, #0
 8003b4a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003b4e:	f001 fce9 	bl	8005524 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003b52:	1d3a      	adds	r2, r7, #4
 8003b54:	f107 0314 	add.w	r3, r7, #20
 8003b58:	4611      	mov	r1, r2
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f001 f81e 	bl	8004b9c <xTaskCheckForTimeOut>
 8003b60:	4603      	mov	r3, r0
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d124      	bne.n	8003bb0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003b66:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003b68:	f000 fb58 	bl	800421c <prvIsQueueFull>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d018      	beq.n	8003ba4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003b72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b74:	3310      	adds	r3, #16
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	4611      	mov	r1, r2
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f000 ff72 	bl	8004a64 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003b80:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003b82:	f000 fae3 	bl	800414c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003b86:	f000 fdb7 	bl	80046f8 <xTaskResumeAll>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	f47f af7c 	bne.w	8003a8a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8003b92:	4b0c      	ldr	r3, [pc, #48]	; (8003bc4 <xQueueGenericSend+0x1f8>)
 8003b94:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b98:	601a      	str	r2, [r3, #0]
 8003b9a:	f3bf 8f4f 	dsb	sy
 8003b9e:	f3bf 8f6f 	isb	sy
 8003ba2:	e772      	b.n	8003a8a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003ba4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003ba6:	f000 fad1 	bl	800414c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003baa:	f000 fda5 	bl	80046f8 <xTaskResumeAll>
 8003bae:	e76c      	b.n	8003a8a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003bb0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003bb2:	f000 facb 	bl	800414c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003bb6:	f000 fd9f 	bl	80046f8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003bba:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	3738      	adds	r7, #56	; 0x38
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	e000ed04 	.word	0xe000ed04

08003bc8 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b08e      	sub	sp, #56	; 0x38
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
 8003bd0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8003bd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d10a      	bne.n	8003bf2 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8003bdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003be0:	f383 8811 	msr	BASEPRI, r3
 8003be4:	f3bf 8f6f 	isb	sy
 8003be8:	f3bf 8f4f 	dsb	sy
 8003bec:	623b      	str	r3, [r7, #32]
}
 8003bee:	bf00      	nop
 8003bf0:	e7fe      	b.n	8003bf0 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003bf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d00a      	beq.n	8003c10 <xQueueGiveFromISR+0x48>
	__asm volatile
 8003bfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bfe:	f383 8811 	msr	BASEPRI, r3
 8003c02:	f3bf 8f6f 	isb	sy
 8003c06:	f3bf 8f4f 	dsb	sy
 8003c0a:	61fb      	str	r3, [r7, #28]
}
 8003c0c:	bf00      	nop
 8003c0e:	e7fe      	b.n	8003c0e <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8003c10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d103      	bne.n	8003c20 <xQueueGiveFromISR+0x58>
 8003c18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d101      	bne.n	8003c24 <xQueueGiveFromISR+0x5c>
 8003c20:	2301      	movs	r3, #1
 8003c22:	e000      	b.n	8003c26 <xQueueGiveFromISR+0x5e>
 8003c24:	2300      	movs	r3, #0
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d10a      	bne.n	8003c40 <xQueueGiveFromISR+0x78>
	__asm volatile
 8003c2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c2e:	f383 8811 	msr	BASEPRI, r3
 8003c32:	f3bf 8f6f 	isb	sy
 8003c36:	f3bf 8f4f 	dsb	sy
 8003c3a:	61bb      	str	r3, [r7, #24]
}
 8003c3c:	bf00      	nop
 8003c3e:	e7fe      	b.n	8003c3e <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003c40:	f001 fd22 	bl	8005688 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003c44:	f3ef 8211 	mrs	r2, BASEPRI
 8003c48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c4c:	f383 8811 	msr	BASEPRI, r3
 8003c50:	f3bf 8f6f 	isb	sy
 8003c54:	f3bf 8f4f 	dsb	sy
 8003c58:	617a      	str	r2, [r7, #20]
 8003c5a:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003c5c:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003c5e:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003c60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c64:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8003c66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c6a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c6c:	429a      	cmp	r2, r3
 8003c6e:	d22b      	bcs.n	8003cc8 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003c70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c72:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003c76:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003c7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c7c:	1c5a      	adds	r2, r3, #1
 8003c7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c80:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003c82:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003c86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c8a:	d112      	bne.n	8003cb2 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003c8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d016      	beq.n	8003cc2 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003c94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c96:	3324      	adds	r3, #36	; 0x24
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f000 ff07 	bl	8004aac <xTaskRemoveFromEventList>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d00e      	beq.n	8003cc2 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d00b      	beq.n	8003cc2 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	2201      	movs	r2, #1
 8003cae:	601a      	str	r2, [r3, #0]
 8003cb0:	e007      	b.n	8003cc2 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003cb2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003cb6:	3301      	adds	r3, #1
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	b25a      	sxtb	r2, r3
 8003cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cbe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	637b      	str	r3, [r7, #52]	; 0x34
 8003cc6:	e001      	b.n	8003ccc <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	637b      	str	r3, [r7, #52]	; 0x34
 8003ccc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cce:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003cd6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003cd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003cda:	4618      	mov	r0, r3
 8003cdc:	3738      	adds	r7, #56	; 0x38
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}
	...

08003ce4 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b08e      	sub	sp, #56	; 0x38
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
 8003cec:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003cfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d10a      	bne.n	8003d16 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8003d00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d04:	f383 8811 	msr	BASEPRI, r3
 8003d08:	f3bf 8f6f 	isb	sy
 8003d0c:	f3bf 8f4f 	dsb	sy
 8003d10:	623b      	str	r3, [r7, #32]
}
 8003d12:	bf00      	nop
 8003d14:	e7fe      	b.n	8003d14 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003d16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d00a      	beq.n	8003d34 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8003d1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d22:	f383 8811 	msr	BASEPRI, r3
 8003d26:	f3bf 8f6f 	isb	sy
 8003d2a:	f3bf 8f4f 	dsb	sy
 8003d2e:	61fb      	str	r3, [r7, #28]
}
 8003d30:	bf00      	nop
 8003d32:	e7fe      	b.n	8003d32 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003d34:	f001 f87a 	bl	8004e2c <xTaskGetSchedulerState>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d102      	bne.n	8003d44 <xQueueSemaphoreTake+0x60>
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d101      	bne.n	8003d48 <xQueueSemaphoreTake+0x64>
 8003d44:	2301      	movs	r3, #1
 8003d46:	e000      	b.n	8003d4a <xQueueSemaphoreTake+0x66>
 8003d48:	2300      	movs	r3, #0
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d10a      	bne.n	8003d64 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8003d4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d52:	f383 8811 	msr	BASEPRI, r3
 8003d56:	f3bf 8f6f 	isb	sy
 8003d5a:	f3bf 8f4f 	dsb	sy
 8003d5e:	61bb      	str	r3, [r7, #24]
}
 8003d60:	bf00      	nop
 8003d62:	e7fe      	b.n	8003d62 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003d64:	f001 fbae 	bl	80054c4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8003d68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d6c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8003d6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d024      	beq.n	8003dbe <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8003d74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d76:	1e5a      	subs	r2, r3, #1
 8003d78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d7a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003d7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d104      	bne.n	8003d8e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8003d84:	f001 f9fa 	bl	800517c <pvTaskIncrementMutexHeldCount>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d8c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003d8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d90:	691b      	ldr	r3, [r3, #16]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d00f      	beq.n	8003db6 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003d96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d98:	3310      	adds	r3, #16
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f000 fe86 	bl	8004aac <xTaskRemoveFromEventList>
 8003da0:	4603      	mov	r3, r0
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d007      	beq.n	8003db6 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003da6:	4b54      	ldr	r3, [pc, #336]	; (8003ef8 <xQueueSemaphoreTake+0x214>)
 8003da8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003dac:	601a      	str	r2, [r3, #0]
 8003dae:	f3bf 8f4f 	dsb	sy
 8003db2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003db6:	f001 fbb5 	bl	8005524 <vPortExitCritical>
				return pdPASS;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e097      	b.n	8003eee <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d111      	bne.n	8003de8 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8003dc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d00a      	beq.n	8003de0 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8003dca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dce:	f383 8811 	msr	BASEPRI, r3
 8003dd2:	f3bf 8f6f 	isb	sy
 8003dd6:	f3bf 8f4f 	dsb	sy
 8003dda:	617b      	str	r3, [r7, #20]
}
 8003ddc:	bf00      	nop
 8003dde:	e7fe      	b.n	8003dde <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8003de0:	f001 fba0 	bl	8005524 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003de4:	2300      	movs	r3, #0
 8003de6:	e082      	b.n	8003eee <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003de8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d106      	bne.n	8003dfc <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003dee:	f107 030c 	add.w	r3, r7, #12
 8003df2:	4618      	mov	r0, r3
 8003df4:	f000 febc 	bl	8004b70 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003df8:	2301      	movs	r3, #1
 8003dfa:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003dfc:	f001 fb92 	bl	8005524 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003e00:	f000 fc6c 	bl	80046dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003e04:	f001 fb5e 	bl	80054c4 <vPortEnterCritical>
 8003e08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e0a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003e0e:	b25b      	sxtb	r3, r3
 8003e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e14:	d103      	bne.n	8003e1e <xQueueSemaphoreTake+0x13a>
 8003e16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e18:	2200      	movs	r2, #0
 8003e1a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003e1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e20:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003e24:	b25b      	sxtb	r3, r3
 8003e26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e2a:	d103      	bne.n	8003e34 <xQueueSemaphoreTake+0x150>
 8003e2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e2e:	2200      	movs	r2, #0
 8003e30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003e34:	f001 fb76 	bl	8005524 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003e38:	463a      	mov	r2, r7
 8003e3a:	f107 030c 	add.w	r3, r7, #12
 8003e3e:	4611      	mov	r1, r2
 8003e40:	4618      	mov	r0, r3
 8003e42:	f000 feab 	bl	8004b9c <xTaskCheckForTimeOut>
 8003e46:	4603      	mov	r3, r0
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d132      	bne.n	8003eb2 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003e4c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003e4e:	f000 f9cf 	bl	80041f0 <prvIsQueueEmpty>
 8003e52:	4603      	mov	r3, r0
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d026      	beq.n	8003ea6 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003e58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d109      	bne.n	8003e74 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8003e60:	f001 fb30 	bl	80054c4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003e64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f000 fffd 	bl	8004e68 <xTaskPriorityInherit>
 8003e6e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8003e70:	f001 fb58 	bl	8005524 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003e74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e76:	3324      	adds	r3, #36	; 0x24
 8003e78:	683a      	ldr	r2, [r7, #0]
 8003e7a:	4611      	mov	r1, r2
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	f000 fdf1 	bl	8004a64 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003e82:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003e84:	f000 f962 	bl	800414c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003e88:	f000 fc36 	bl	80046f8 <xTaskResumeAll>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	f47f af68 	bne.w	8003d64 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8003e94:	4b18      	ldr	r3, [pc, #96]	; (8003ef8 <xQueueSemaphoreTake+0x214>)
 8003e96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e9a:	601a      	str	r2, [r3, #0]
 8003e9c:	f3bf 8f4f 	dsb	sy
 8003ea0:	f3bf 8f6f 	isb	sy
 8003ea4:	e75e      	b.n	8003d64 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8003ea6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003ea8:	f000 f950 	bl	800414c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003eac:	f000 fc24 	bl	80046f8 <xTaskResumeAll>
 8003eb0:	e758      	b.n	8003d64 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8003eb2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003eb4:	f000 f94a 	bl	800414c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003eb8:	f000 fc1e 	bl	80046f8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003ebc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003ebe:	f000 f997 	bl	80041f0 <prvIsQueueEmpty>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	f43f af4d 	beq.w	8003d64 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8003eca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d00d      	beq.n	8003eec <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8003ed0:	f001 faf8 	bl	80054c4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8003ed4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003ed6:	f000 f891 	bl	8003ffc <prvGetDisinheritPriorityAfterTimeout>
 8003eda:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8003edc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f001 f8bc 	bl	8005060 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8003ee8:	f001 fb1c 	bl	8005524 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003eec:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3738      	adds	r7, #56	; 0x38
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}
 8003ef6:	bf00      	nop
 8003ef8:	e000ed04 	.word	0xe000ed04

08003efc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b08e      	sub	sp, #56	; 0x38
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	60f8      	str	r0, [r7, #12]
 8003f04:	60b9      	str	r1, [r7, #8]
 8003f06:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003f0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d10a      	bne.n	8003f28 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8003f12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f16:	f383 8811 	msr	BASEPRI, r3
 8003f1a:	f3bf 8f6f 	isb	sy
 8003f1e:	f3bf 8f4f 	dsb	sy
 8003f22:	623b      	str	r3, [r7, #32]
}
 8003f24:	bf00      	nop
 8003f26:	e7fe      	b.n	8003f26 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d103      	bne.n	8003f36 <xQueueReceiveFromISR+0x3a>
 8003f2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d101      	bne.n	8003f3a <xQueueReceiveFromISR+0x3e>
 8003f36:	2301      	movs	r3, #1
 8003f38:	e000      	b.n	8003f3c <xQueueReceiveFromISR+0x40>
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d10a      	bne.n	8003f56 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8003f40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f44:	f383 8811 	msr	BASEPRI, r3
 8003f48:	f3bf 8f6f 	isb	sy
 8003f4c:	f3bf 8f4f 	dsb	sy
 8003f50:	61fb      	str	r3, [r7, #28]
}
 8003f52:	bf00      	nop
 8003f54:	e7fe      	b.n	8003f54 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003f56:	f001 fb97 	bl	8005688 <vPortValidateInterruptPriority>
	__asm volatile
 8003f5a:	f3ef 8211 	mrs	r2, BASEPRI
 8003f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f62:	f383 8811 	msr	BASEPRI, r3
 8003f66:	f3bf 8f6f 	isb	sy
 8003f6a:	f3bf 8f4f 	dsb	sy
 8003f6e:	61ba      	str	r2, [r7, #24]
 8003f70:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8003f72:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003f74:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003f76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f7a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003f7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d02f      	beq.n	8003fe2 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8003f82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f84:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003f88:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003f8c:	68b9      	ldr	r1, [r7, #8]
 8003f8e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003f90:	f000 f8b6 	bl	8004100 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f96:	1e5a      	subs	r2, r3, #1
 8003f98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f9a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8003f9c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003fa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fa4:	d112      	bne.n	8003fcc <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003fa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fa8:	691b      	ldr	r3, [r3, #16]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d016      	beq.n	8003fdc <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003fae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fb0:	3310      	adds	r3, #16
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	f000 fd7a 	bl	8004aac <xTaskRemoveFromEventList>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d00e      	beq.n	8003fdc <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d00b      	beq.n	8003fdc <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	601a      	str	r2, [r3, #0]
 8003fca:	e007      	b.n	8003fdc <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8003fcc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003fd0:	3301      	adds	r3, #1
 8003fd2:	b2db      	uxtb	r3, r3
 8003fd4:	b25a      	sxtb	r2, r3
 8003fd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	637b      	str	r3, [r7, #52]	; 0x34
 8003fe0:	e001      	b.n	8003fe6 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	637b      	str	r3, [r7, #52]	; 0x34
 8003fe6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fe8:	613b      	str	r3, [r7, #16]
	__asm volatile
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	f383 8811 	msr	BASEPRI, r3
}
 8003ff0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003ff2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	3738      	adds	r7, #56	; 0x38
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}

08003ffc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b085      	sub	sp, #20
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004008:	2b00      	cmp	r3, #0
 800400a:	d006      	beq.n	800401a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f1c3 0307 	rsb	r3, r3, #7
 8004016:	60fb      	str	r3, [r7, #12]
 8004018:	e001      	b.n	800401e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800401a:	2300      	movs	r3, #0
 800401c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800401e:	68fb      	ldr	r3, [r7, #12]
	}
 8004020:	4618      	mov	r0, r3
 8004022:	3714      	adds	r7, #20
 8004024:	46bd      	mov	sp, r7
 8004026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402a:	4770      	bx	lr

0800402c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b086      	sub	sp, #24
 8004030:	af00      	add	r7, sp, #0
 8004032:	60f8      	str	r0, [r7, #12]
 8004034:	60b9      	str	r1, [r7, #8]
 8004036:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004038:	2300      	movs	r3, #0
 800403a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004040:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004046:	2b00      	cmp	r3, #0
 8004048:	d10d      	bne.n	8004066 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d14d      	bne.n	80040ee <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	4618      	mov	r0, r3
 8004058:	f000 ff7c 	bl	8004f54 <xTaskPriorityDisinherit>
 800405c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	2200      	movs	r2, #0
 8004062:	609a      	str	r2, [r3, #8]
 8004064:	e043      	b.n	80040ee <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d119      	bne.n	80040a0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	6858      	ldr	r0, [r3, #4]
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004074:	461a      	mov	r2, r3
 8004076:	68b9      	ldr	r1, [r7, #8]
 8004078:	f001 fe53 	bl	8005d22 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	685a      	ldr	r2, [r3, #4]
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004084:	441a      	add	r2, r3
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	685a      	ldr	r2, [r3, #4]
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	429a      	cmp	r2, r3
 8004094:	d32b      	bcc.n	80040ee <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	605a      	str	r2, [r3, #4]
 800409e:	e026      	b.n	80040ee <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	68d8      	ldr	r0, [r3, #12]
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040a8:	461a      	mov	r2, r3
 80040aa:	68b9      	ldr	r1, [r7, #8]
 80040ac:	f001 fe39 	bl	8005d22 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	68da      	ldr	r2, [r3, #12]
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040b8:	425b      	negs	r3, r3
 80040ba:	441a      	add	r2, r3
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	68da      	ldr	r2, [r3, #12]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d207      	bcs.n	80040dc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	689a      	ldr	r2, [r3, #8]
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d4:	425b      	negs	r3, r3
 80040d6:	441a      	add	r2, r3
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2b02      	cmp	r3, #2
 80040e0:	d105      	bne.n	80040ee <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d002      	beq.n	80040ee <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	3b01      	subs	r3, #1
 80040ec:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	1c5a      	adds	r2, r3, #1
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80040f6:	697b      	ldr	r3, [r7, #20]
}
 80040f8:	4618      	mov	r0, r3
 80040fa:	3718      	adds	r7, #24
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bd80      	pop	{r7, pc}

08004100 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b082      	sub	sp, #8
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
 8004108:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800410e:	2b00      	cmp	r3, #0
 8004110:	d018      	beq.n	8004144 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	68da      	ldr	r2, [r3, #12]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800411a:	441a      	add	r2, r3
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	68da      	ldr	r2, [r3, #12]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	689b      	ldr	r3, [r3, #8]
 8004128:	429a      	cmp	r2, r3
 800412a:	d303      	bcc.n	8004134 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681a      	ldr	r2, [r3, #0]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	68d9      	ldr	r1, [r3, #12]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800413c:	461a      	mov	r2, r3
 800413e:	6838      	ldr	r0, [r7, #0]
 8004140:	f001 fdef 	bl	8005d22 <memcpy>
	}
}
 8004144:	bf00      	nop
 8004146:	3708      	adds	r7, #8
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}

0800414c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b084      	sub	sp, #16
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004154:	f001 f9b6 	bl	80054c4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800415e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004160:	e011      	b.n	8004186 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004166:	2b00      	cmp	r3, #0
 8004168:	d012      	beq.n	8004190 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	3324      	adds	r3, #36	; 0x24
 800416e:	4618      	mov	r0, r3
 8004170:	f000 fc9c 	bl	8004aac <xTaskRemoveFromEventList>
 8004174:	4603      	mov	r3, r0
 8004176:	2b00      	cmp	r3, #0
 8004178:	d001      	beq.n	800417e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800417a:	f000 fd71 	bl	8004c60 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800417e:	7bfb      	ldrb	r3, [r7, #15]
 8004180:	3b01      	subs	r3, #1
 8004182:	b2db      	uxtb	r3, r3
 8004184:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004186:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800418a:	2b00      	cmp	r3, #0
 800418c:	dce9      	bgt.n	8004162 <prvUnlockQueue+0x16>
 800418e:	e000      	b.n	8004192 <prvUnlockQueue+0x46>
					break;
 8004190:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	22ff      	movs	r2, #255	; 0xff
 8004196:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800419a:	f001 f9c3 	bl	8005524 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800419e:	f001 f991 	bl	80054c4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80041a8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80041aa:	e011      	b.n	80041d0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	691b      	ldr	r3, [r3, #16]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d012      	beq.n	80041da <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	3310      	adds	r3, #16
 80041b8:	4618      	mov	r0, r3
 80041ba:	f000 fc77 	bl	8004aac <xTaskRemoveFromEventList>
 80041be:	4603      	mov	r3, r0
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d001      	beq.n	80041c8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80041c4:	f000 fd4c 	bl	8004c60 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80041c8:	7bbb      	ldrb	r3, [r7, #14]
 80041ca:	3b01      	subs	r3, #1
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80041d0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	dce9      	bgt.n	80041ac <prvUnlockQueue+0x60>
 80041d8:	e000      	b.n	80041dc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80041da:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	22ff      	movs	r2, #255	; 0xff
 80041e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80041e4:	f001 f99e 	bl	8005524 <vPortExitCritical>
}
 80041e8:	bf00      	nop
 80041ea:	3710      	adds	r7, #16
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}

080041f0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b084      	sub	sp, #16
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80041f8:	f001 f964 	bl	80054c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004200:	2b00      	cmp	r3, #0
 8004202:	d102      	bne.n	800420a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004204:	2301      	movs	r3, #1
 8004206:	60fb      	str	r3, [r7, #12]
 8004208:	e001      	b.n	800420e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800420a:	2300      	movs	r3, #0
 800420c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800420e:	f001 f989 	bl	8005524 <vPortExitCritical>

	return xReturn;
 8004212:	68fb      	ldr	r3, [r7, #12]
}
 8004214:	4618      	mov	r0, r3
 8004216:	3710      	adds	r7, #16
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}

0800421c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b084      	sub	sp, #16
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004224:	f001 f94e 	bl	80054c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004230:	429a      	cmp	r2, r3
 8004232:	d102      	bne.n	800423a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004234:	2301      	movs	r3, #1
 8004236:	60fb      	str	r3, [r7, #12]
 8004238:	e001      	b.n	800423e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800423a:	2300      	movs	r3, #0
 800423c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800423e:	f001 f971 	bl	8005524 <vPortExitCritical>

	return xReturn;
 8004242:	68fb      	ldr	r3, [r7, #12]
}
 8004244:	4618      	mov	r0, r3
 8004246:	3710      	adds	r7, #16
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}

0800424c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800424c:	b580      	push	{r7, lr}
 800424e:	b08e      	sub	sp, #56	; 0x38
 8004250:	af04      	add	r7, sp, #16
 8004252:	60f8      	str	r0, [r7, #12]
 8004254:	60b9      	str	r1, [r7, #8]
 8004256:	607a      	str	r2, [r7, #4]
 8004258:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800425a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800425c:	2b00      	cmp	r3, #0
 800425e:	d10a      	bne.n	8004276 <xTaskCreateStatic+0x2a>
	__asm volatile
 8004260:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004264:	f383 8811 	msr	BASEPRI, r3
 8004268:	f3bf 8f6f 	isb	sy
 800426c:	f3bf 8f4f 	dsb	sy
 8004270:	623b      	str	r3, [r7, #32]
}
 8004272:	bf00      	nop
 8004274:	e7fe      	b.n	8004274 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004276:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004278:	2b00      	cmp	r3, #0
 800427a:	d10a      	bne.n	8004292 <xTaskCreateStatic+0x46>
	__asm volatile
 800427c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004280:	f383 8811 	msr	BASEPRI, r3
 8004284:	f3bf 8f6f 	isb	sy
 8004288:	f3bf 8f4f 	dsb	sy
 800428c:	61fb      	str	r3, [r7, #28]
}
 800428e:	bf00      	nop
 8004290:	e7fe      	b.n	8004290 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004292:	23b4      	movs	r3, #180	; 0xb4
 8004294:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	2bb4      	cmp	r3, #180	; 0xb4
 800429a:	d00a      	beq.n	80042b2 <xTaskCreateStatic+0x66>
	__asm volatile
 800429c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042a0:	f383 8811 	msr	BASEPRI, r3
 80042a4:	f3bf 8f6f 	isb	sy
 80042a8:	f3bf 8f4f 	dsb	sy
 80042ac:	61bb      	str	r3, [r7, #24]
}
 80042ae:	bf00      	nop
 80042b0:	e7fe      	b.n	80042b0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80042b2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80042b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d01e      	beq.n	80042f8 <xTaskCreateStatic+0xac>
 80042ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d01b      	beq.n	80042f8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80042c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042c2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80042c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80042c8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80042ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042cc:	2202      	movs	r2, #2
 80042ce:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80042d2:	2300      	movs	r3, #0
 80042d4:	9303      	str	r3, [sp, #12]
 80042d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042d8:	9302      	str	r3, [sp, #8]
 80042da:	f107 0314 	add.w	r3, r7, #20
 80042de:	9301      	str	r3, [sp, #4]
 80042e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042e2:	9300      	str	r3, [sp, #0]
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	687a      	ldr	r2, [r7, #4]
 80042e8:	68b9      	ldr	r1, [r7, #8]
 80042ea:	68f8      	ldr	r0, [r7, #12]
 80042ec:	f000 f850 	bl	8004390 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80042f0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80042f2:	f000 f8eb 	bl	80044cc <prvAddNewTaskToReadyList>
 80042f6:	e001      	b.n	80042fc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80042f8:	2300      	movs	r3, #0
 80042fa:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80042fc:	697b      	ldr	r3, [r7, #20]
	}
 80042fe:	4618      	mov	r0, r3
 8004300:	3728      	adds	r7, #40	; 0x28
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}

08004306 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004306:	b580      	push	{r7, lr}
 8004308:	b08c      	sub	sp, #48	; 0x30
 800430a:	af04      	add	r7, sp, #16
 800430c:	60f8      	str	r0, [r7, #12]
 800430e:	60b9      	str	r1, [r7, #8]
 8004310:	603b      	str	r3, [r7, #0]
 8004312:	4613      	mov	r3, r2
 8004314:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004316:	88fb      	ldrh	r3, [r7, #6]
 8004318:	009b      	lsls	r3, r3, #2
 800431a:	4618      	mov	r0, r3
 800431c:	f001 f9f4 	bl	8005708 <pvPortMalloc>
 8004320:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d00e      	beq.n	8004346 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004328:	20b4      	movs	r0, #180	; 0xb4
 800432a:	f001 f9ed 	bl	8005708 <pvPortMalloc>
 800432e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004330:	69fb      	ldr	r3, [r7, #28]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d003      	beq.n	800433e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004336:	69fb      	ldr	r3, [r7, #28]
 8004338:	697a      	ldr	r2, [r7, #20]
 800433a:	631a      	str	r2, [r3, #48]	; 0x30
 800433c:	e005      	b.n	800434a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800433e:	6978      	ldr	r0, [r7, #20]
 8004340:	f001 faae 	bl	80058a0 <vPortFree>
 8004344:	e001      	b.n	800434a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004346:	2300      	movs	r3, #0
 8004348:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800434a:	69fb      	ldr	r3, [r7, #28]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d017      	beq.n	8004380 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004350:	69fb      	ldr	r3, [r7, #28]
 8004352:	2200      	movs	r2, #0
 8004354:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004358:	88fa      	ldrh	r2, [r7, #6]
 800435a:	2300      	movs	r3, #0
 800435c:	9303      	str	r3, [sp, #12]
 800435e:	69fb      	ldr	r3, [r7, #28]
 8004360:	9302      	str	r3, [sp, #8]
 8004362:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004364:	9301      	str	r3, [sp, #4]
 8004366:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004368:	9300      	str	r3, [sp, #0]
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	68b9      	ldr	r1, [r7, #8]
 800436e:	68f8      	ldr	r0, [r7, #12]
 8004370:	f000 f80e 	bl	8004390 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004374:	69f8      	ldr	r0, [r7, #28]
 8004376:	f000 f8a9 	bl	80044cc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800437a:	2301      	movs	r3, #1
 800437c:	61bb      	str	r3, [r7, #24]
 800437e:	e002      	b.n	8004386 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004380:	f04f 33ff 	mov.w	r3, #4294967295
 8004384:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004386:	69bb      	ldr	r3, [r7, #24]
	}
 8004388:	4618      	mov	r0, r3
 800438a:	3720      	adds	r7, #32
 800438c:	46bd      	mov	sp, r7
 800438e:	bd80      	pop	{r7, pc}

08004390 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b088      	sub	sp, #32
 8004394:	af00      	add	r7, sp, #0
 8004396:	60f8      	str	r0, [r7, #12]
 8004398:	60b9      	str	r1, [r7, #8]
 800439a:	607a      	str	r2, [r7, #4]
 800439c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800439e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80043a8:	3b01      	subs	r3, #1
 80043aa:	009b      	lsls	r3, r3, #2
 80043ac:	4413      	add	r3, r2
 80043ae:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80043b0:	69bb      	ldr	r3, [r7, #24]
 80043b2:	f023 0307 	bic.w	r3, r3, #7
 80043b6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80043b8:	69bb      	ldr	r3, [r7, #24]
 80043ba:	f003 0307 	and.w	r3, r3, #7
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d00a      	beq.n	80043d8 <prvInitialiseNewTask+0x48>
	__asm volatile
 80043c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043c6:	f383 8811 	msr	BASEPRI, r3
 80043ca:	f3bf 8f6f 	isb	sy
 80043ce:	f3bf 8f4f 	dsb	sy
 80043d2:	617b      	str	r3, [r7, #20]
}
 80043d4:	bf00      	nop
 80043d6:	e7fe      	b.n	80043d6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d01f      	beq.n	800441e <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80043de:	2300      	movs	r3, #0
 80043e0:	61fb      	str	r3, [r7, #28]
 80043e2:	e012      	b.n	800440a <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80043e4:	68ba      	ldr	r2, [r7, #8]
 80043e6:	69fb      	ldr	r3, [r7, #28]
 80043e8:	4413      	add	r3, r2
 80043ea:	7819      	ldrb	r1, [r3, #0]
 80043ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043ee:	69fb      	ldr	r3, [r7, #28]
 80043f0:	4413      	add	r3, r2
 80043f2:	3334      	adds	r3, #52	; 0x34
 80043f4:	460a      	mov	r2, r1
 80043f6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80043f8:	68ba      	ldr	r2, [r7, #8]
 80043fa:	69fb      	ldr	r3, [r7, #28]
 80043fc:	4413      	add	r3, r2
 80043fe:	781b      	ldrb	r3, [r3, #0]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d006      	beq.n	8004412 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004404:	69fb      	ldr	r3, [r7, #28]
 8004406:	3301      	adds	r3, #1
 8004408:	61fb      	str	r3, [r7, #28]
 800440a:	69fb      	ldr	r3, [r7, #28]
 800440c:	2b0f      	cmp	r3, #15
 800440e:	d9e9      	bls.n	80043e4 <prvInitialiseNewTask+0x54>
 8004410:	e000      	b.n	8004414 <prvInitialiseNewTask+0x84>
			{
				break;
 8004412:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004414:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004416:	2200      	movs	r2, #0
 8004418:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800441c:	e003      	b.n	8004426 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800441e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004420:	2200      	movs	r2, #0
 8004422:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004428:	2b06      	cmp	r3, #6
 800442a:	d901      	bls.n	8004430 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800442c:	2306      	movs	r3, #6
 800442e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004430:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004432:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004434:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004436:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004438:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800443a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800443c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800443e:	2200      	movs	r2, #0
 8004440:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004442:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004444:	3304      	adds	r3, #4
 8004446:	4618      	mov	r0, r3
 8004448:	f7ff f888 	bl	800355c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800444c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800444e:	3318      	adds	r3, #24
 8004450:	4618      	mov	r0, r3
 8004452:	f7ff f883 	bl	800355c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004458:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800445a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800445c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800445e:	f1c3 0207 	rsb	r2, r3, #7
 8004462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004464:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004468:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800446a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800446c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800446e:	2200      	movs	r2, #0
 8004470:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004476:	2200      	movs	r2, #0
 8004478:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800447c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800447e:	334c      	adds	r3, #76	; 0x4c
 8004480:	2260      	movs	r2, #96	; 0x60
 8004482:	2100      	movs	r1, #0
 8004484:	4618      	mov	r0, r3
 8004486:	f001 fc5a 	bl	8005d3e <memset>
 800448a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800448c:	4a0c      	ldr	r2, [pc, #48]	; (80044c0 <prvInitialiseNewTask+0x130>)
 800448e:	651a      	str	r2, [r3, #80]	; 0x50
 8004490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004492:	4a0c      	ldr	r2, [pc, #48]	; (80044c4 <prvInitialiseNewTask+0x134>)
 8004494:	655a      	str	r2, [r3, #84]	; 0x54
 8004496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004498:	4a0b      	ldr	r2, [pc, #44]	; (80044c8 <prvInitialiseNewTask+0x138>)
 800449a:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800449c:	683a      	ldr	r2, [r7, #0]
 800449e:	68f9      	ldr	r1, [r7, #12]
 80044a0:	69b8      	ldr	r0, [r7, #24]
 80044a2:	f000 fee5 	bl	8005270 <pxPortInitialiseStack>
 80044a6:	4602      	mov	r2, r0
 80044a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044aa:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80044ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d002      	beq.n	80044b8 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80044b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80044b6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80044b8:	bf00      	nop
 80044ba:	3720      	adds	r7, #32
 80044bc:	46bd      	mov	sp, r7
 80044be:	bd80      	pop	{r7, pc}
 80044c0:	0800672c 	.word	0x0800672c
 80044c4:	0800674c 	.word	0x0800674c
 80044c8:	0800670c 	.word	0x0800670c

080044cc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b082      	sub	sp, #8
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80044d4:	f000 fff6 	bl	80054c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80044d8:	4b2a      	ldr	r3, [pc, #168]	; (8004584 <prvAddNewTaskToReadyList+0xb8>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	3301      	adds	r3, #1
 80044de:	4a29      	ldr	r2, [pc, #164]	; (8004584 <prvAddNewTaskToReadyList+0xb8>)
 80044e0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80044e2:	4b29      	ldr	r3, [pc, #164]	; (8004588 <prvAddNewTaskToReadyList+0xbc>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d109      	bne.n	80044fe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80044ea:	4a27      	ldr	r2, [pc, #156]	; (8004588 <prvAddNewTaskToReadyList+0xbc>)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80044f0:	4b24      	ldr	r3, [pc, #144]	; (8004584 <prvAddNewTaskToReadyList+0xb8>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	2b01      	cmp	r3, #1
 80044f6:	d110      	bne.n	800451a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80044f8:	f000 fbd6 	bl	8004ca8 <prvInitialiseTaskLists>
 80044fc:	e00d      	b.n	800451a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80044fe:	4b23      	ldr	r3, [pc, #140]	; (800458c <prvAddNewTaskToReadyList+0xc0>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d109      	bne.n	800451a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004506:	4b20      	ldr	r3, [pc, #128]	; (8004588 <prvAddNewTaskToReadyList+0xbc>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004510:	429a      	cmp	r2, r3
 8004512:	d802      	bhi.n	800451a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004514:	4a1c      	ldr	r2, [pc, #112]	; (8004588 <prvAddNewTaskToReadyList+0xbc>)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800451a:	4b1d      	ldr	r3, [pc, #116]	; (8004590 <prvAddNewTaskToReadyList+0xc4>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	3301      	adds	r3, #1
 8004520:	4a1b      	ldr	r2, [pc, #108]	; (8004590 <prvAddNewTaskToReadyList+0xc4>)
 8004522:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004528:	2201      	movs	r2, #1
 800452a:	409a      	lsls	r2, r3
 800452c:	4b19      	ldr	r3, [pc, #100]	; (8004594 <prvAddNewTaskToReadyList+0xc8>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4313      	orrs	r3, r2
 8004532:	4a18      	ldr	r2, [pc, #96]	; (8004594 <prvAddNewTaskToReadyList+0xc8>)
 8004534:	6013      	str	r3, [r2, #0]
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800453a:	4613      	mov	r3, r2
 800453c:	009b      	lsls	r3, r3, #2
 800453e:	4413      	add	r3, r2
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	4a15      	ldr	r2, [pc, #84]	; (8004598 <prvAddNewTaskToReadyList+0xcc>)
 8004544:	441a      	add	r2, r3
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	3304      	adds	r3, #4
 800454a:	4619      	mov	r1, r3
 800454c:	4610      	mov	r0, r2
 800454e:	f7ff f812 	bl	8003576 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004552:	f000 ffe7 	bl	8005524 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004556:	4b0d      	ldr	r3, [pc, #52]	; (800458c <prvAddNewTaskToReadyList+0xc0>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d00e      	beq.n	800457c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800455e:	4b0a      	ldr	r3, [pc, #40]	; (8004588 <prvAddNewTaskToReadyList+0xbc>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004568:	429a      	cmp	r2, r3
 800456a:	d207      	bcs.n	800457c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800456c:	4b0b      	ldr	r3, [pc, #44]	; (800459c <prvAddNewTaskToReadyList+0xd0>)
 800456e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004572:	601a      	str	r2, [r3, #0]
 8004574:	f3bf 8f4f 	dsb	sy
 8004578:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800457c:	bf00      	nop
 800457e:	3708      	adds	r7, #8
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}
 8004584:	200004ec 	.word	0x200004ec
 8004588:	200003ec 	.word	0x200003ec
 800458c:	200004f8 	.word	0x200004f8
 8004590:	20000508 	.word	0x20000508
 8004594:	200004f4 	.word	0x200004f4
 8004598:	200003f0 	.word	0x200003f0
 800459c:	e000ed04 	.word	0xe000ed04

080045a0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b084      	sub	sp, #16
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80045a8:	2300      	movs	r3, #0
 80045aa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d017      	beq.n	80045e2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80045b2:	4b13      	ldr	r3, [pc, #76]	; (8004600 <vTaskDelay+0x60>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d00a      	beq.n	80045d0 <vTaskDelay+0x30>
	__asm volatile
 80045ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045be:	f383 8811 	msr	BASEPRI, r3
 80045c2:	f3bf 8f6f 	isb	sy
 80045c6:	f3bf 8f4f 	dsb	sy
 80045ca:	60bb      	str	r3, [r7, #8]
}
 80045cc:	bf00      	nop
 80045ce:	e7fe      	b.n	80045ce <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80045d0:	f000 f884 	bl	80046dc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80045d4:	2100      	movs	r1, #0
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f000 fde4 	bl	80051a4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80045dc:	f000 f88c 	bl	80046f8 <xTaskResumeAll>
 80045e0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d107      	bne.n	80045f8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80045e8:	4b06      	ldr	r3, [pc, #24]	; (8004604 <vTaskDelay+0x64>)
 80045ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80045ee:	601a      	str	r2, [r3, #0]
 80045f0:	f3bf 8f4f 	dsb	sy
 80045f4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80045f8:	bf00      	nop
 80045fa:	3710      	adds	r7, #16
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}
 8004600:	20000514 	.word	0x20000514
 8004604:	e000ed04 	.word	0xe000ed04

08004608 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b08a      	sub	sp, #40	; 0x28
 800460c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800460e:	2300      	movs	r3, #0
 8004610:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004612:	2300      	movs	r3, #0
 8004614:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004616:	463a      	mov	r2, r7
 8004618:	1d39      	adds	r1, r7, #4
 800461a:	f107 0308 	add.w	r3, r7, #8
 800461e:	4618      	mov	r0, r3
 8004620:	f7fb ff58 	bl	80004d4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004624:	6839      	ldr	r1, [r7, #0]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	68ba      	ldr	r2, [r7, #8]
 800462a:	9202      	str	r2, [sp, #8]
 800462c:	9301      	str	r3, [sp, #4]
 800462e:	2300      	movs	r3, #0
 8004630:	9300      	str	r3, [sp, #0]
 8004632:	2300      	movs	r3, #0
 8004634:	460a      	mov	r2, r1
 8004636:	4921      	ldr	r1, [pc, #132]	; (80046bc <vTaskStartScheduler+0xb4>)
 8004638:	4821      	ldr	r0, [pc, #132]	; (80046c0 <vTaskStartScheduler+0xb8>)
 800463a:	f7ff fe07 	bl	800424c <xTaskCreateStatic>
 800463e:	4603      	mov	r3, r0
 8004640:	4a20      	ldr	r2, [pc, #128]	; (80046c4 <vTaskStartScheduler+0xbc>)
 8004642:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004644:	4b1f      	ldr	r3, [pc, #124]	; (80046c4 <vTaskStartScheduler+0xbc>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d002      	beq.n	8004652 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800464c:	2301      	movs	r3, #1
 800464e:	617b      	str	r3, [r7, #20]
 8004650:	e001      	b.n	8004656 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004652:	2300      	movs	r3, #0
 8004654:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	2b01      	cmp	r3, #1
 800465a:	d11b      	bne.n	8004694 <vTaskStartScheduler+0x8c>
	__asm volatile
 800465c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004660:	f383 8811 	msr	BASEPRI, r3
 8004664:	f3bf 8f6f 	isb	sy
 8004668:	f3bf 8f4f 	dsb	sy
 800466c:	613b      	str	r3, [r7, #16]
}
 800466e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004670:	4b15      	ldr	r3, [pc, #84]	; (80046c8 <vTaskStartScheduler+0xc0>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	334c      	adds	r3, #76	; 0x4c
 8004676:	4a15      	ldr	r2, [pc, #84]	; (80046cc <vTaskStartScheduler+0xc4>)
 8004678:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800467a:	4b15      	ldr	r3, [pc, #84]	; (80046d0 <vTaskStartScheduler+0xc8>)
 800467c:	f04f 32ff 	mov.w	r2, #4294967295
 8004680:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004682:	4b14      	ldr	r3, [pc, #80]	; (80046d4 <vTaskStartScheduler+0xcc>)
 8004684:	2201      	movs	r2, #1
 8004686:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004688:	4b13      	ldr	r3, [pc, #76]	; (80046d8 <vTaskStartScheduler+0xd0>)
 800468a:	2200      	movs	r2, #0
 800468c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800468e:	f000 fe77 	bl	8005380 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004692:	e00e      	b.n	80046b2 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	f1b3 3fff 	cmp.w	r3, #4294967295
 800469a:	d10a      	bne.n	80046b2 <vTaskStartScheduler+0xaa>
	__asm volatile
 800469c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046a0:	f383 8811 	msr	BASEPRI, r3
 80046a4:	f3bf 8f6f 	isb	sy
 80046a8:	f3bf 8f4f 	dsb	sy
 80046ac:	60fb      	str	r3, [r7, #12]
}
 80046ae:	bf00      	nop
 80046b0:	e7fe      	b.n	80046b0 <vTaskStartScheduler+0xa8>
}
 80046b2:	bf00      	nop
 80046b4:	3718      	adds	r7, #24
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bd80      	pop	{r7, pc}
 80046ba:	bf00      	nop
 80046bc:	080066ec 	.word	0x080066ec
 80046c0:	08004c79 	.word	0x08004c79
 80046c4:	20000510 	.word	0x20000510
 80046c8:	200003ec 	.word	0x200003ec
 80046cc:	20000010 	.word	0x20000010
 80046d0:	2000050c 	.word	0x2000050c
 80046d4:	200004f8 	.word	0x200004f8
 80046d8:	200004f0 	.word	0x200004f0

080046dc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80046dc:	b480      	push	{r7}
 80046de:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80046e0:	4b04      	ldr	r3, [pc, #16]	; (80046f4 <vTaskSuspendAll+0x18>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	3301      	adds	r3, #1
 80046e6:	4a03      	ldr	r2, [pc, #12]	; (80046f4 <vTaskSuspendAll+0x18>)
 80046e8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80046ea:	bf00      	nop
 80046ec:	46bd      	mov	sp, r7
 80046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f2:	4770      	bx	lr
 80046f4:	20000514 	.word	0x20000514

080046f8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b084      	sub	sp, #16
 80046fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80046fe:	2300      	movs	r3, #0
 8004700:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004702:	2300      	movs	r3, #0
 8004704:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004706:	4b41      	ldr	r3, [pc, #260]	; (800480c <xTaskResumeAll+0x114>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d10a      	bne.n	8004724 <xTaskResumeAll+0x2c>
	__asm volatile
 800470e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004712:	f383 8811 	msr	BASEPRI, r3
 8004716:	f3bf 8f6f 	isb	sy
 800471a:	f3bf 8f4f 	dsb	sy
 800471e:	603b      	str	r3, [r7, #0]
}
 8004720:	bf00      	nop
 8004722:	e7fe      	b.n	8004722 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004724:	f000 fece 	bl	80054c4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004728:	4b38      	ldr	r3, [pc, #224]	; (800480c <xTaskResumeAll+0x114>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	3b01      	subs	r3, #1
 800472e:	4a37      	ldr	r2, [pc, #220]	; (800480c <xTaskResumeAll+0x114>)
 8004730:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004732:	4b36      	ldr	r3, [pc, #216]	; (800480c <xTaskResumeAll+0x114>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d161      	bne.n	80047fe <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800473a:	4b35      	ldr	r3, [pc, #212]	; (8004810 <xTaskResumeAll+0x118>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d05d      	beq.n	80047fe <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004742:	e02e      	b.n	80047a2 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004744:	4b33      	ldr	r3, [pc, #204]	; (8004814 <xTaskResumeAll+0x11c>)
 8004746:	68db      	ldr	r3, [r3, #12]
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	3318      	adds	r3, #24
 8004750:	4618      	mov	r0, r3
 8004752:	f7fe ff6d 	bl	8003630 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	3304      	adds	r3, #4
 800475a:	4618      	mov	r0, r3
 800475c:	f7fe ff68 	bl	8003630 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004764:	2201      	movs	r2, #1
 8004766:	409a      	lsls	r2, r3
 8004768:	4b2b      	ldr	r3, [pc, #172]	; (8004818 <xTaskResumeAll+0x120>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4313      	orrs	r3, r2
 800476e:	4a2a      	ldr	r2, [pc, #168]	; (8004818 <xTaskResumeAll+0x120>)
 8004770:	6013      	str	r3, [r2, #0]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004776:	4613      	mov	r3, r2
 8004778:	009b      	lsls	r3, r3, #2
 800477a:	4413      	add	r3, r2
 800477c:	009b      	lsls	r3, r3, #2
 800477e:	4a27      	ldr	r2, [pc, #156]	; (800481c <xTaskResumeAll+0x124>)
 8004780:	441a      	add	r2, r3
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	3304      	adds	r3, #4
 8004786:	4619      	mov	r1, r3
 8004788:	4610      	mov	r0, r2
 800478a:	f7fe fef4 	bl	8003576 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004792:	4b23      	ldr	r3, [pc, #140]	; (8004820 <xTaskResumeAll+0x128>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004798:	429a      	cmp	r2, r3
 800479a:	d302      	bcc.n	80047a2 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800479c:	4b21      	ldr	r3, [pc, #132]	; (8004824 <xTaskResumeAll+0x12c>)
 800479e:	2201      	movs	r2, #1
 80047a0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80047a2:	4b1c      	ldr	r3, [pc, #112]	; (8004814 <xTaskResumeAll+0x11c>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d1cc      	bne.n	8004744 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d001      	beq.n	80047b4 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80047b0:	f000 fb1c 	bl	8004dec <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80047b4:	4b1c      	ldr	r3, [pc, #112]	; (8004828 <xTaskResumeAll+0x130>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d010      	beq.n	80047e2 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80047c0:	f000 f836 	bl	8004830 <xTaskIncrementTick>
 80047c4:	4603      	mov	r3, r0
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d002      	beq.n	80047d0 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80047ca:	4b16      	ldr	r3, [pc, #88]	; (8004824 <xTaskResumeAll+0x12c>)
 80047cc:	2201      	movs	r2, #1
 80047ce:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	3b01      	subs	r3, #1
 80047d4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d1f1      	bne.n	80047c0 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 80047dc:	4b12      	ldr	r3, [pc, #72]	; (8004828 <xTaskResumeAll+0x130>)
 80047de:	2200      	movs	r2, #0
 80047e0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80047e2:	4b10      	ldr	r3, [pc, #64]	; (8004824 <xTaskResumeAll+0x12c>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d009      	beq.n	80047fe <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80047ea:	2301      	movs	r3, #1
 80047ec:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80047ee:	4b0f      	ldr	r3, [pc, #60]	; (800482c <xTaskResumeAll+0x134>)
 80047f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80047f4:	601a      	str	r2, [r3, #0]
 80047f6:	f3bf 8f4f 	dsb	sy
 80047fa:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80047fe:	f000 fe91 	bl	8005524 <vPortExitCritical>

	return xAlreadyYielded;
 8004802:	68bb      	ldr	r3, [r7, #8]
}
 8004804:	4618      	mov	r0, r3
 8004806:	3710      	adds	r7, #16
 8004808:	46bd      	mov	sp, r7
 800480a:	bd80      	pop	{r7, pc}
 800480c:	20000514 	.word	0x20000514
 8004810:	200004ec 	.word	0x200004ec
 8004814:	200004ac 	.word	0x200004ac
 8004818:	200004f4 	.word	0x200004f4
 800481c:	200003f0 	.word	0x200003f0
 8004820:	200003ec 	.word	0x200003ec
 8004824:	20000500 	.word	0x20000500
 8004828:	200004fc 	.word	0x200004fc
 800482c:	e000ed04 	.word	0xe000ed04

08004830 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b086      	sub	sp, #24
 8004834:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004836:	2300      	movs	r3, #0
 8004838:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800483a:	4b4e      	ldr	r3, [pc, #312]	; (8004974 <xTaskIncrementTick+0x144>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	2b00      	cmp	r3, #0
 8004840:	f040 808e 	bne.w	8004960 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004844:	4b4c      	ldr	r3, [pc, #304]	; (8004978 <xTaskIncrementTick+0x148>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	3301      	adds	r3, #1
 800484a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800484c:	4a4a      	ldr	r2, [pc, #296]	; (8004978 <xTaskIncrementTick+0x148>)
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d120      	bne.n	800489a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004858:	4b48      	ldr	r3, [pc, #288]	; (800497c <xTaskIncrementTick+0x14c>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d00a      	beq.n	8004878 <xTaskIncrementTick+0x48>
	__asm volatile
 8004862:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004866:	f383 8811 	msr	BASEPRI, r3
 800486a:	f3bf 8f6f 	isb	sy
 800486e:	f3bf 8f4f 	dsb	sy
 8004872:	603b      	str	r3, [r7, #0]
}
 8004874:	bf00      	nop
 8004876:	e7fe      	b.n	8004876 <xTaskIncrementTick+0x46>
 8004878:	4b40      	ldr	r3, [pc, #256]	; (800497c <xTaskIncrementTick+0x14c>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	60fb      	str	r3, [r7, #12]
 800487e:	4b40      	ldr	r3, [pc, #256]	; (8004980 <xTaskIncrementTick+0x150>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a3e      	ldr	r2, [pc, #248]	; (800497c <xTaskIncrementTick+0x14c>)
 8004884:	6013      	str	r3, [r2, #0]
 8004886:	4a3e      	ldr	r2, [pc, #248]	; (8004980 <xTaskIncrementTick+0x150>)
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	6013      	str	r3, [r2, #0]
 800488c:	4b3d      	ldr	r3, [pc, #244]	; (8004984 <xTaskIncrementTick+0x154>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	3301      	adds	r3, #1
 8004892:	4a3c      	ldr	r2, [pc, #240]	; (8004984 <xTaskIncrementTick+0x154>)
 8004894:	6013      	str	r3, [r2, #0]
 8004896:	f000 faa9 	bl	8004dec <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800489a:	4b3b      	ldr	r3, [pc, #236]	; (8004988 <xTaskIncrementTick+0x158>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	693a      	ldr	r2, [r7, #16]
 80048a0:	429a      	cmp	r2, r3
 80048a2:	d348      	bcc.n	8004936 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80048a4:	4b35      	ldr	r3, [pc, #212]	; (800497c <xTaskIncrementTick+0x14c>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d104      	bne.n	80048b8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80048ae:	4b36      	ldr	r3, [pc, #216]	; (8004988 <xTaskIncrementTick+0x158>)
 80048b0:	f04f 32ff 	mov.w	r2, #4294967295
 80048b4:	601a      	str	r2, [r3, #0]
					break;
 80048b6:	e03e      	b.n	8004936 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80048b8:	4b30      	ldr	r3, [pc, #192]	; (800497c <xTaskIncrementTick+0x14c>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	68db      	ldr	r3, [r3, #12]
 80048be:	68db      	ldr	r3, [r3, #12]
 80048c0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80048c8:	693a      	ldr	r2, [r7, #16]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d203      	bcs.n	80048d8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80048d0:	4a2d      	ldr	r2, [pc, #180]	; (8004988 <xTaskIncrementTick+0x158>)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80048d6:	e02e      	b.n	8004936 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	3304      	adds	r3, #4
 80048dc:	4618      	mov	r0, r3
 80048de:	f7fe fea7 	bl	8003630 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d004      	beq.n	80048f4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80048ea:	68bb      	ldr	r3, [r7, #8]
 80048ec:	3318      	adds	r3, #24
 80048ee:	4618      	mov	r0, r3
 80048f0:	f7fe fe9e 	bl	8003630 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048f8:	2201      	movs	r2, #1
 80048fa:	409a      	lsls	r2, r3
 80048fc:	4b23      	ldr	r3, [pc, #140]	; (800498c <xTaskIncrementTick+0x15c>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4313      	orrs	r3, r2
 8004902:	4a22      	ldr	r2, [pc, #136]	; (800498c <xTaskIncrementTick+0x15c>)
 8004904:	6013      	str	r3, [r2, #0]
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800490a:	4613      	mov	r3, r2
 800490c:	009b      	lsls	r3, r3, #2
 800490e:	4413      	add	r3, r2
 8004910:	009b      	lsls	r3, r3, #2
 8004912:	4a1f      	ldr	r2, [pc, #124]	; (8004990 <xTaskIncrementTick+0x160>)
 8004914:	441a      	add	r2, r3
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	3304      	adds	r3, #4
 800491a:	4619      	mov	r1, r3
 800491c:	4610      	mov	r0, r2
 800491e:	f7fe fe2a 	bl	8003576 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004926:	4b1b      	ldr	r3, [pc, #108]	; (8004994 <xTaskIncrementTick+0x164>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800492c:	429a      	cmp	r2, r3
 800492e:	d3b9      	bcc.n	80048a4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004930:	2301      	movs	r3, #1
 8004932:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004934:	e7b6      	b.n	80048a4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004936:	4b17      	ldr	r3, [pc, #92]	; (8004994 <xTaskIncrementTick+0x164>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800493c:	4914      	ldr	r1, [pc, #80]	; (8004990 <xTaskIncrementTick+0x160>)
 800493e:	4613      	mov	r3, r2
 8004940:	009b      	lsls	r3, r3, #2
 8004942:	4413      	add	r3, r2
 8004944:	009b      	lsls	r3, r3, #2
 8004946:	440b      	add	r3, r1
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	2b01      	cmp	r3, #1
 800494c:	d901      	bls.n	8004952 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800494e:	2301      	movs	r3, #1
 8004950:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004952:	4b11      	ldr	r3, [pc, #68]	; (8004998 <xTaskIncrementTick+0x168>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d007      	beq.n	800496a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800495a:	2301      	movs	r3, #1
 800495c:	617b      	str	r3, [r7, #20]
 800495e:	e004      	b.n	800496a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004960:	4b0e      	ldr	r3, [pc, #56]	; (800499c <xTaskIncrementTick+0x16c>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	3301      	adds	r3, #1
 8004966:	4a0d      	ldr	r2, [pc, #52]	; (800499c <xTaskIncrementTick+0x16c>)
 8004968:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800496a:	697b      	ldr	r3, [r7, #20]
}
 800496c:	4618      	mov	r0, r3
 800496e:	3718      	adds	r7, #24
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}
 8004974:	20000514 	.word	0x20000514
 8004978:	200004f0 	.word	0x200004f0
 800497c:	200004a4 	.word	0x200004a4
 8004980:	200004a8 	.word	0x200004a8
 8004984:	20000504 	.word	0x20000504
 8004988:	2000050c 	.word	0x2000050c
 800498c:	200004f4 	.word	0x200004f4
 8004990:	200003f0 	.word	0x200003f0
 8004994:	200003ec 	.word	0x200003ec
 8004998:	20000500 	.word	0x20000500
 800499c:	200004fc 	.word	0x200004fc

080049a0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80049a0:	b480      	push	{r7}
 80049a2:	b087      	sub	sp, #28
 80049a4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80049a6:	4b29      	ldr	r3, [pc, #164]	; (8004a4c <vTaskSwitchContext+0xac>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d003      	beq.n	80049b6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80049ae:	4b28      	ldr	r3, [pc, #160]	; (8004a50 <vTaskSwitchContext+0xb0>)
 80049b0:	2201      	movs	r2, #1
 80049b2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80049b4:	e044      	b.n	8004a40 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 80049b6:	4b26      	ldr	r3, [pc, #152]	; (8004a50 <vTaskSwitchContext+0xb0>)
 80049b8:	2200      	movs	r2, #0
 80049ba:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80049bc:	4b25      	ldr	r3, [pc, #148]	; (8004a54 <vTaskSwitchContext+0xb4>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	fab3 f383 	clz	r3, r3
 80049c8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80049ca:	7afb      	ldrb	r3, [r7, #11]
 80049cc:	f1c3 031f 	rsb	r3, r3, #31
 80049d0:	617b      	str	r3, [r7, #20]
 80049d2:	4921      	ldr	r1, [pc, #132]	; (8004a58 <vTaskSwitchContext+0xb8>)
 80049d4:	697a      	ldr	r2, [r7, #20]
 80049d6:	4613      	mov	r3, r2
 80049d8:	009b      	lsls	r3, r3, #2
 80049da:	4413      	add	r3, r2
 80049dc:	009b      	lsls	r3, r3, #2
 80049de:	440b      	add	r3, r1
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d10a      	bne.n	80049fc <vTaskSwitchContext+0x5c>
	__asm volatile
 80049e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049ea:	f383 8811 	msr	BASEPRI, r3
 80049ee:	f3bf 8f6f 	isb	sy
 80049f2:	f3bf 8f4f 	dsb	sy
 80049f6:	607b      	str	r3, [r7, #4]
}
 80049f8:	bf00      	nop
 80049fa:	e7fe      	b.n	80049fa <vTaskSwitchContext+0x5a>
 80049fc:	697a      	ldr	r2, [r7, #20]
 80049fe:	4613      	mov	r3, r2
 8004a00:	009b      	lsls	r3, r3, #2
 8004a02:	4413      	add	r3, r2
 8004a04:	009b      	lsls	r3, r3, #2
 8004a06:	4a14      	ldr	r2, [pc, #80]	; (8004a58 <vTaskSwitchContext+0xb8>)
 8004a08:	4413      	add	r3, r2
 8004a0a:	613b      	str	r3, [r7, #16]
 8004a0c:	693b      	ldr	r3, [r7, #16]
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	685a      	ldr	r2, [r3, #4]
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	605a      	str	r2, [r3, #4]
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	685a      	ldr	r2, [r3, #4]
 8004a1a:	693b      	ldr	r3, [r7, #16]
 8004a1c:	3308      	adds	r3, #8
 8004a1e:	429a      	cmp	r2, r3
 8004a20:	d104      	bne.n	8004a2c <vTaskSwitchContext+0x8c>
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	685a      	ldr	r2, [r3, #4]
 8004a28:	693b      	ldr	r3, [r7, #16]
 8004a2a:	605a      	str	r2, [r3, #4]
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	68db      	ldr	r3, [r3, #12]
 8004a32:	4a0a      	ldr	r2, [pc, #40]	; (8004a5c <vTaskSwitchContext+0xbc>)
 8004a34:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004a36:	4b09      	ldr	r3, [pc, #36]	; (8004a5c <vTaskSwitchContext+0xbc>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	334c      	adds	r3, #76	; 0x4c
 8004a3c:	4a08      	ldr	r2, [pc, #32]	; (8004a60 <vTaskSwitchContext+0xc0>)
 8004a3e:	6013      	str	r3, [r2, #0]
}
 8004a40:	bf00      	nop
 8004a42:	371c      	adds	r7, #28
 8004a44:	46bd      	mov	sp, r7
 8004a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4a:	4770      	bx	lr
 8004a4c:	20000514 	.word	0x20000514
 8004a50:	20000500 	.word	0x20000500
 8004a54:	200004f4 	.word	0x200004f4
 8004a58:	200003f0 	.word	0x200003f0
 8004a5c:	200003ec 	.word	0x200003ec
 8004a60:	20000010 	.word	0x20000010

08004a64 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b084      	sub	sp, #16
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
 8004a6c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d10a      	bne.n	8004a8a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8004a74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a78:	f383 8811 	msr	BASEPRI, r3
 8004a7c:	f3bf 8f6f 	isb	sy
 8004a80:	f3bf 8f4f 	dsb	sy
 8004a84:	60fb      	str	r3, [r7, #12]
}
 8004a86:	bf00      	nop
 8004a88:	e7fe      	b.n	8004a88 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004a8a:	4b07      	ldr	r3, [pc, #28]	; (8004aa8 <vTaskPlaceOnEventList+0x44>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	3318      	adds	r3, #24
 8004a90:	4619      	mov	r1, r3
 8004a92:	6878      	ldr	r0, [r7, #4]
 8004a94:	f7fe fd93 	bl	80035be <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004a98:	2101      	movs	r1, #1
 8004a9a:	6838      	ldr	r0, [r7, #0]
 8004a9c:	f000 fb82 	bl	80051a4 <prvAddCurrentTaskToDelayedList>
}
 8004aa0:	bf00      	nop
 8004aa2:	3710      	adds	r7, #16
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}
 8004aa8:	200003ec 	.word	0x200003ec

08004aac <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b086      	sub	sp, #24
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	68db      	ldr	r3, [r3, #12]
 8004ab8:	68db      	ldr	r3, [r3, #12]
 8004aba:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d10a      	bne.n	8004ad8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8004ac2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ac6:	f383 8811 	msr	BASEPRI, r3
 8004aca:	f3bf 8f6f 	isb	sy
 8004ace:	f3bf 8f4f 	dsb	sy
 8004ad2:	60fb      	str	r3, [r7, #12]
}
 8004ad4:	bf00      	nop
 8004ad6:	e7fe      	b.n	8004ad6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	3318      	adds	r3, #24
 8004adc:	4618      	mov	r0, r3
 8004ade:	f7fe fda7 	bl	8003630 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004ae2:	4b1d      	ldr	r3, [pc, #116]	; (8004b58 <xTaskRemoveFromEventList+0xac>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d11c      	bne.n	8004b24 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	3304      	adds	r3, #4
 8004aee:	4618      	mov	r0, r3
 8004af0:	f7fe fd9e 	bl	8003630 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004af8:	2201      	movs	r2, #1
 8004afa:	409a      	lsls	r2, r3
 8004afc:	4b17      	ldr	r3, [pc, #92]	; (8004b5c <xTaskRemoveFromEventList+0xb0>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4313      	orrs	r3, r2
 8004b02:	4a16      	ldr	r2, [pc, #88]	; (8004b5c <xTaskRemoveFromEventList+0xb0>)
 8004b04:	6013      	str	r3, [r2, #0]
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b0a:	4613      	mov	r3, r2
 8004b0c:	009b      	lsls	r3, r3, #2
 8004b0e:	4413      	add	r3, r2
 8004b10:	009b      	lsls	r3, r3, #2
 8004b12:	4a13      	ldr	r2, [pc, #76]	; (8004b60 <xTaskRemoveFromEventList+0xb4>)
 8004b14:	441a      	add	r2, r3
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	3304      	adds	r3, #4
 8004b1a:	4619      	mov	r1, r3
 8004b1c:	4610      	mov	r0, r2
 8004b1e:	f7fe fd2a 	bl	8003576 <vListInsertEnd>
 8004b22:	e005      	b.n	8004b30 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004b24:	693b      	ldr	r3, [r7, #16]
 8004b26:	3318      	adds	r3, #24
 8004b28:	4619      	mov	r1, r3
 8004b2a:	480e      	ldr	r0, [pc, #56]	; (8004b64 <xTaskRemoveFromEventList+0xb8>)
 8004b2c:	f7fe fd23 	bl	8003576 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004b30:	693b      	ldr	r3, [r7, #16]
 8004b32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b34:	4b0c      	ldr	r3, [pc, #48]	; (8004b68 <xTaskRemoveFromEventList+0xbc>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b3a:	429a      	cmp	r2, r3
 8004b3c:	d905      	bls.n	8004b4a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004b42:	4b0a      	ldr	r3, [pc, #40]	; (8004b6c <xTaskRemoveFromEventList+0xc0>)
 8004b44:	2201      	movs	r2, #1
 8004b46:	601a      	str	r2, [r3, #0]
 8004b48:	e001      	b.n	8004b4e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004b4e:	697b      	ldr	r3, [r7, #20]
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	3718      	adds	r7, #24
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}
 8004b58:	20000514 	.word	0x20000514
 8004b5c:	200004f4 	.word	0x200004f4
 8004b60:	200003f0 	.word	0x200003f0
 8004b64:	200004ac 	.word	0x200004ac
 8004b68:	200003ec 	.word	0x200003ec
 8004b6c:	20000500 	.word	0x20000500

08004b70 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004b70:	b480      	push	{r7}
 8004b72:	b083      	sub	sp, #12
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004b78:	4b06      	ldr	r3, [pc, #24]	; (8004b94 <vTaskInternalSetTimeOutState+0x24>)
 8004b7a:	681a      	ldr	r2, [r3, #0]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004b80:	4b05      	ldr	r3, [pc, #20]	; (8004b98 <vTaskInternalSetTimeOutState+0x28>)
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	605a      	str	r2, [r3, #4]
}
 8004b88:	bf00      	nop
 8004b8a:	370c      	adds	r7, #12
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b92:	4770      	bx	lr
 8004b94:	20000504 	.word	0x20000504
 8004b98:	200004f0 	.word	0x200004f0

08004b9c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b088      	sub	sp, #32
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
 8004ba4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d10a      	bne.n	8004bc2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8004bac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bb0:	f383 8811 	msr	BASEPRI, r3
 8004bb4:	f3bf 8f6f 	isb	sy
 8004bb8:	f3bf 8f4f 	dsb	sy
 8004bbc:	613b      	str	r3, [r7, #16]
}
 8004bbe:	bf00      	nop
 8004bc0:	e7fe      	b.n	8004bc0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d10a      	bne.n	8004bde <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8004bc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bcc:	f383 8811 	msr	BASEPRI, r3
 8004bd0:	f3bf 8f6f 	isb	sy
 8004bd4:	f3bf 8f4f 	dsb	sy
 8004bd8:	60fb      	str	r3, [r7, #12]
}
 8004bda:	bf00      	nop
 8004bdc:	e7fe      	b.n	8004bdc <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8004bde:	f000 fc71 	bl	80054c4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004be2:	4b1d      	ldr	r3, [pc, #116]	; (8004c58 <xTaskCheckForTimeOut+0xbc>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	69ba      	ldr	r2, [r7, #24]
 8004bee:	1ad3      	subs	r3, r2, r3
 8004bf0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bfa:	d102      	bne.n	8004c02 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	61fb      	str	r3, [r7, #28]
 8004c00:	e023      	b.n	8004c4a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	4b15      	ldr	r3, [pc, #84]	; (8004c5c <xTaskCheckForTimeOut+0xc0>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	429a      	cmp	r2, r3
 8004c0c:	d007      	beq.n	8004c1e <xTaskCheckForTimeOut+0x82>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	69ba      	ldr	r2, [r7, #24]
 8004c14:	429a      	cmp	r2, r3
 8004c16:	d302      	bcc.n	8004c1e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	61fb      	str	r3, [r7, #28]
 8004c1c:	e015      	b.n	8004c4a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	697a      	ldr	r2, [r7, #20]
 8004c24:	429a      	cmp	r2, r3
 8004c26:	d20b      	bcs.n	8004c40 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	681a      	ldr	r2, [r3, #0]
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	1ad2      	subs	r2, r2, r3
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004c34:	6878      	ldr	r0, [r7, #4]
 8004c36:	f7ff ff9b 	bl	8004b70 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	61fb      	str	r3, [r7, #28]
 8004c3e:	e004      	b.n	8004c4a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	2200      	movs	r2, #0
 8004c44:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004c46:	2301      	movs	r3, #1
 8004c48:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004c4a:	f000 fc6b 	bl	8005524 <vPortExitCritical>

	return xReturn;
 8004c4e:	69fb      	ldr	r3, [r7, #28]
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	3720      	adds	r7, #32
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}
 8004c58:	200004f0 	.word	0x200004f0
 8004c5c:	20000504 	.word	0x20000504

08004c60 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004c60:	b480      	push	{r7}
 8004c62:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004c64:	4b03      	ldr	r3, [pc, #12]	; (8004c74 <vTaskMissedYield+0x14>)
 8004c66:	2201      	movs	r2, #1
 8004c68:	601a      	str	r2, [r3, #0]
}
 8004c6a:	bf00      	nop
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr
 8004c74:	20000500 	.word	0x20000500

08004c78 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b082      	sub	sp, #8
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004c80:	f000 f852 	bl	8004d28 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004c84:	4b06      	ldr	r3, [pc, #24]	; (8004ca0 <prvIdleTask+0x28>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	2b01      	cmp	r3, #1
 8004c8a:	d9f9      	bls.n	8004c80 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004c8c:	4b05      	ldr	r3, [pc, #20]	; (8004ca4 <prvIdleTask+0x2c>)
 8004c8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c92:	601a      	str	r2, [r3, #0]
 8004c94:	f3bf 8f4f 	dsb	sy
 8004c98:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004c9c:	e7f0      	b.n	8004c80 <prvIdleTask+0x8>
 8004c9e:	bf00      	nop
 8004ca0:	200003f0 	.word	0x200003f0
 8004ca4:	e000ed04 	.word	0xe000ed04

08004ca8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b082      	sub	sp, #8
 8004cac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004cae:	2300      	movs	r3, #0
 8004cb0:	607b      	str	r3, [r7, #4]
 8004cb2:	e00c      	b.n	8004cce <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004cb4:	687a      	ldr	r2, [r7, #4]
 8004cb6:	4613      	mov	r3, r2
 8004cb8:	009b      	lsls	r3, r3, #2
 8004cba:	4413      	add	r3, r2
 8004cbc:	009b      	lsls	r3, r3, #2
 8004cbe:	4a12      	ldr	r2, [pc, #72]	; (8004d08 <prvInitialiseTaskLists+0x60>)
 8004cc0:	4413      	add	r3, r2
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	f7fe fc2a 	bl	800351c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	3301      	adds	r3, #1
 8004ccc:	607b      	str	r3, [r7, #4]
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2b06      	cmp	r3, #6
 8004cd2:	d9ef      	bls.n	8004cb4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004cd4:	480d      	ldr	r0, [pc, #52]	; (8004d0c <prvInitialiseTaskLists+0x64>)
 8004cd6:	f7fe fc21 	bl	800351c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004cda:	480d      	ldr	r0, [pc, #52]	; (8004d10 <prvInitialiseTaskLists+0x68>)
 8004cdc:	f7fe fc1e 	bl	800351c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004ce0:	480c      	ldr	r0, [pc, #48]	; (8004d14 <prvInitialiseTaskLists+0x6c>)
 8004ce2:	f7fe fc1b 	bl	800351c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004ce6:	480c      	ldr	r0, [pc, #48]	; (8004d18 <prvInitialiseTaskLists+0x70>)
 8004ce8:	f7fe fc18 	bl	800351c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004cec:	480b      	ldr	r0, [pc, #44]	; (8004d1c <prvInitialiseTaskLists+0x74>)
 8004cee:	f7fe fc15 	bl	800351c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004cf2:	4b0b      	ldr	r3, [pc, #44]	; (8004d20 <prvInitialiseTaskLists+0x78>)
 8004cf4:	4a05      	ldr	r2, [pc, #20]	; (8004d0c <prvInitialiseTaskLists+0x64>)
 8004cf6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004cf8:	4b0a      	ldr	r3, [pc, #40]	; (8004d24 <prvInitialiseTaskLists+0x7c>)
 8004cfa:	4a05      	ldr	r2, [pc, #20]	; (8004d10 <prvInitialiseTaskLists+0x68>)
 8004cfc:	601a      	str	r2, [r3, #0]
}
 8004cfe:	bf00      	nop
 8004d00:	3708      	adds	r7, #8
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}
 8004d06:	bf00      	nop
 8004d08:	200003f0 	.word	0x200003f0
 8004d0c:	2000047c 	.word	0x2000047c
 8004d10:	20000490 	.word	0x20000490
 8004d14:	200004ac 	.word	0x200004ac
 8004d18:	200004c0 	.word	0x200004c0
 8004d1c:	200004d8 	.word	0x200004d8
 8004d20:	200004a4 	.word	0x200004a4
 8004d24:	200004a8 	.word	0x200004a8

08004d28 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b082      	sub	sp, #8
 8004d2c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004d2e:	e019      	b.n	8004d64 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004d30:	f000 fbc8 	bl	80054c4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d34:	4b10      	ldr	r3, [pc, #64]	; (8004d78 <prvCheckTasksWaitingTermination+0x50>)
 8004d36:	68db      	ldr	r3, [r3, #12]
 8004d38:	68db      	ldr	r3, [r3, #12]
 8004d3a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	3304      	adds	r3, #4
 8004d40:	4618      	mov	r0, r3
 8004d42:	f7fe fc75 	bl	8003630 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004d46:	4b0d      	ldr	r3, [pc, #52]	; (8004d7c <prvCheckTasksWaitingTermination+0x54>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	3b01      	subs	r3, #1
 8004d4c:	4a0b      	ldr	r2, [pc, #44]	; (8004d7c <prvCheckTasksWaitingTermination+0x54>)
 8004d4e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004d50:	4b0b      	ldr	r3, [pc, #44]	; (8004d80 <prvCheckTasksWaitingTermination+0x58>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	3b01      	subs	r3, #1
 8004d56:	4a0a      	ldr	r2, [pc, #40]	; (8004d80 <prvCheckTasksWaitingTermination+0x58>)
 8004d58:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004d5a:	f000 fbe3 	bl	8005524 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004d5e:	6878      	ldr	r0, [r7, #4]
 8004d60:	f000 f810 	bl	8004d84 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004d64:	4b06      	ldr	r3, [pc, #24]	; (8004d80 <prvCheckTasksWaitingTermination+0x58>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d1e1      	bne.n	8004d30 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004d6c:	bf00      	nop
 8004d6e:	bf00      	nop
 8004d70:	3708      	adds	r7, #8
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bd80      	pop	{r7, pc}
 8004d76:	bf00      	nop
 8004d78:	200004c0 	.word	0x200004c0
 8004d7c:	200004ec 	.word	0x200004ec
 8004d80:	200004d4 	.word	0x200004d4

08004d84 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b084      	sub	sp, #16
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	334c      	adds	r3, #76	; 0x4c
 8004d90:	4618      	mov	r0, r3
 8004d92:	f001 f8f5 	bl	8005f80 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d108      	bne.n	8004db2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004da4:	4618      	mov	r0, r3
 8004da6:	f000 fd7b 	bl	80058a0 <vPortFree>
				vPortFree( pxTCB );
 8004daa:	6878      	ldr	r0, [r7, #4]
 8004dac:	f000 fd78 	bl	80058a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004db0:	e018      	b.n	8004de4 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8004db8:	2b01      	cmp	r3, #1
 8004dba:	d103      	bne.n	8004dc4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004dbc:	6878      	ldr	r0, [r7, #4]
 8004dbe:	f000 fd6f 	bl	80058a0 <vPortFree>
	}
 8004dc2:	e00f      	b.n	8004de4 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8004dca:	2b02      	cmp	r3, #2
 8004dcc:	d00a      	beq.n	8004de4 <prvDeleteTCB+0x60>
	__asm volatile
 8004dce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dd2:	f383 8811 	msr	BASEPRI, r3
 8004dd6:	f3bf 8f6f 	isb	sy
 8004dda:	f3bf 8f4f 	dsb	sy
 8004dde:	60fb      	str	r3, [r7, #12]
}
 8004de0:	bf00      	nop
 8004de2:	e7fe      	b.n	8004de2 <prvDeleteTCB+0x5e>
	}
 8004de4:	bf00      	nop
 8004de6:	3710      	adds	r7, #16
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bd80      	pop	{r7, pc}

08004dec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004dec:	b480      	push	{r7}
 8004dee:	b083      	sub	sp, #12
 8004df0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004df2:	4b0c      	ldr	r3, [pc, #48]	; (8004e24 <prvResetNextTaskUnblockTime+0x38>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d104      	bne.n	8004e06 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004dfc:	4b0a      	ldr	r3, [pc, #40]	; (8004e28 <prvResetNextTaskUnblockTime+0x3c>)
 8004dfe:	f04f 32ff 	mov.w	r2, #4294967295
 8004e02:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004e04:	e008      	b.n	8004e18 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e06:	4b07      	ldr	r3, [pc, #28]	; (8004e24 <prvResetNextTaskUnblockTime+0x38>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	68db      	ldr	r3, [r3, #12]
 8004e0c:	68db      	ldr	r3, [r3, #12]
 8004e0e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	4a04      	ldr	r2, [pc, #16]	; (8004e28 <prvResetNextTaskUnblockTime+0x3c>)
 8004e16:	6013      	str	r3, [r2, #0]
}
 8004e18:	bf00      	nop
 8004e1a:	370c      	adds	r7, #12
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e22:	4770      	bx	lr
 8004e24:	200004a4 	.word	0x200004a4
 8004e28:	2000050c 	.word	0x2000050c

08004e2c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b083      	sub	sp, #12
 8004e30:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004e32:	4b0b      	ldr	r3, [pc, #44]	; (8004e60 <xTaskGetSchedulerState+0x34>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d102      	bne.n	8004e40 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	607b      	str	r3, [r7, #4]
 8004e3e:	e008      	b.n	8004e52 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004e40:	4b08      	ldr	r3, [pc, #32]	; (8004e64 <xTaskGetSchedulerState+0x38>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d102      	bne.n	8004e4e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004e48:	2302      	movs	r3, #2
 8004e4a:	607b      	str	r3, [r7, #4]
 8004e4c:	e001      	b.n	8004e52 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004e4e:	2300      	movs	r3, #0
 8004e50:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004e52:	687b      	ldr	r3, [r7, #4]
	}
 8004e54:	4618      	mov	r0, r3
 8004e56:	370c      	adds	r7, #12
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr
 8004e60:	200004f8 	.word	0x200004f8
 8004e64:	20000514 	.word	0x20000514

08004e68 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b084      	sub	sp, #16
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8004e74:	2300      	movs	r3, #0
 8004e76:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d05e      	beq.n	8004f3c <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e82:	4b31      	ldr	r3, [pc, #196]	; (8004f48 <xTaskPriorityInherit+0xe0>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e88:	429a      	cmp	r2, r3
 8004e8a:	d24e      	bcs.n	8004f2a <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	699b      	ldr	r3, [r3, #24]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	db06      	blt.n	8004ea2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e94:	4b2c      	ldr	r3, [pc, #176]	; (8004f48 <xTaskPriorityInherit+0xe0>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e9a:	f1c3 0207 	rsb	r2, r3, #7
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8004ea2:	68bb      	ldr	r3, [r7, #8]
 8004ea4:	6959      	ldr	r1, [r3, #20]
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004eaa:	4613      	mov	r3, r2
 8004eac:	009b      	lsls	r3, r3, #2
 8004eae:	4413      	add	r3, r2
 8004eb0:	009b      	lsls	r3, r3, #2
 8004eb2:	4a26      	ldr	r2, [pc, #152]	; (8004f4c <xTaskPriorityInherit+0xe4>)
 8004eb4:	4413      	add	r3, r2
 8004eb6:	4299      	cmp	r1, r3
 8004eb8:	d12f      	bne.n	8004f1a <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004eba:	68bb      	ldr	r3, [r7, #8]
 8004ebc:	3304      	adds	r3, #4
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	f7fe fbb6 	bl	8003630 <uxListRemove>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d10a      	bne.n	8004ee0 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ece:	2201      	movs	r2, #1
 8004ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ed4:	43da      	mvns	r2, r3
 8004ed6:	4b1e      	ldr	r3, [pc, #120]	; (8004f50 <xTaskPriorityInherit+0xe8>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4013      	ands	r3, r2
 8004edc:	4a1c      	ldr	r2, [pc, #112]	; (8004f50 <xTaskPriorityInherit+0xe8>)
 8004ede:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004ee0:	4b19      	ldr	r3, [pc, #100]	; (8004f48 <xTaskPriorityInherit+0xe0>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eee:	2201      	movs	r2, #1
 8004ef0:	409a      	lsls	r2, r3
 8004ef2:	4b17      	ldr	r3, [pc, #92]	; (8004f50 <xTaskPriorityInherit+0xe8>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	4a15      	ldr	r2, [pc, #84]	; (8004f50 <xTaskPriorityInherit+0xe8>)
 8004efa:	6013      	str	r3, [r2, #0]
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f00:	4613      	mov	r3, r2
 8004f02:	009b      	lsls	r3, r3, #2
 8004f04:	4413      	add	r3, r2
 8004f06:	009b      	lsls	r3, r3, #2
 8004f08:	4a10      	ldr	r2, [pc, #64]	; (8004f4c <xTaskPriorityInherit+0xe4>)
 8004f0a:	441a      	add	r2, r3
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	3304      	adds	r3, #4
 8004f10:	4619      	mov	r1, r3
 8004f12:	4610      	mov	r0, r2
 8004f14:	f7fe fb2f 	bl	8003576 <vListInsertEnd>
 8004f18:	e004      	b.n	8004f24 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004f1a:	4b0b      	ldr	r3, [pc, #44]	; (8004f48 <xTaskPriorityInherit+0xe0>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8004f24:	2301      	movs	r3, #1
 8004f26:	60fb      	str	r3, [r7, #12]
 8004f28:	e008      	b.n	8004f3c <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f2e:	4b06      	ldr	r3, [pc, #24]	; (8004f48 <xTaskPriorityInherit+0xe0>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f34:	429a      	cmp	r2, r3
 8004f36:	d201      	bcs.n	8004f3c <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
	}
 8004f3e:	4618      	mov	r0, r3
 8004f40:	3710      	adds	r7, #16
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bd80      	pop	{r7, pc}
 8004f46:	bf00      	nop
 8004f48:	200003ec 	.word	0x200003ec
 8004f4c:	200003f0 	.word	0x200003f0
 8004f50:	200004f4 	.word	0x200004f4

08004f54 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b086      	sub	sp, #24
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004f60:	2300      	movs	r3, #0
 8004f62:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d06e      	beq.n	8005048 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004f6a:	4b3a      	ldr	r3, [pc, #232]	; (8005054 <xTaskPriorityDisinherit+0x100>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	693a      	ldr	r2, [r7, #16]
 8004f70:	429a      	cmp	r2, r3
 8004f72:	d00a      	beq.n	8004f8a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8004f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f78:	f383 8811 	msr	BASEPRI, r3
 8004f7c:	f3bf 8f6f 	isb	sy
 8004f80:	f3bf 8f4f 	dsb	sy
 8004f84:	60fb      	str	r3, [r7, #12]
}
 8004f86:	bf00      	nop
 8004f88:	e7fe      	b.n	8004f88 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d10a      	bne.n	8004fa8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8004f92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f96:	f383 8811 	msr	BASEPRI, r3
 8004f9a:	f3bf 8f6f 	isb	sy
 8004f9e:	f3bf 8f4f 	dsb	sy
 8004fa2:	60bb      	str	r3, [r7, #8]
}
 8004fa4:	bf00      	nop
 8004fa6:	e7fe      	b.n	8004fa6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8004fa8:	693b      	ldr	r3, [r7, #16]
 8004faa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fac:	1e5a      	subs	r2, r3, #1
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004fb2:	693b      	ldr	r3, [r7, #16]
 8004fb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fb6:	693b      	ldr	r3, [r7, #16]
 8004fb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fba:	429a      	cmp	r2, r3
 8004fbc:	d044      	beq.n	8005048 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004fbe:	693b      	ldr	r3, [r7, #16]
 8004fc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d140      	bne.n	8005048 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004fc6:	693b      	ldr	r3, [r7, #16]
 8004fc8:	3304      	adds	r3, #4
 8004fca:	4618      	mov	r0, r3
 8004fcc:	f7fe fb30 	bl	8003630 <uxListRemove>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d115      	bne.n	8005002 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fda:	491f      	ldr	r1, [pc, #124]	; (8005058 <xTaskPriorityDisinherit+0x104>)
 8004fdc:	4613      	mov	r3, r2
 8004fde:	009b      	lsls	r3, r3, #2
 8004fe0:	4413      	add	r3, r2
 8004fe2:	009b      	lsls	r3, r3, #2
 8004fe4:	440b      	add	r3, r1
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d10a      	bne.n	8005002 <xTaskPriorityDisinherit+0xae>
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ff0:	2201      	movs	r2, #1
 8004ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ff6:	43da      	mvns	r2, r3
 8004ff8:	4b18      	ldr	r3, [pc, #96]	; (800505c <xTaskPriorityDisinherit+0x108>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4013      	ands	r3, r2
 8004ffe:	4a17      	ldr	r2, [pc, #92]	; (800505c <xTaskPriorityDisinherit+0x108>)
 8005000:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005002:	693b      	ldr	r3, [r7, #16]
 8005004:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005006:	693b      	ldr	r3, [r7, #16]
 8005008:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800500a:	693b      	ldr	r3, [r7, #16]
 800500c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800500e:	f1c3 0207 	rsb	r2, r3, #7
 8005012:	693b      	ldr	r3, [r7, #16]
 8005014:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800501a:	2201      	movs	r2, #1
 800501c:	409a      	lsls	r2, r3
 800501e:	4b0f      	ldr	r3, [pc, #60]	; (800505c <xTaskPriorityDisinherit+0x108>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4313      	orrs	r3, r2
 8005024:	4a0d      	ldr	r2, [pc, #52]	; (800505c <xTaskPriorityDisinherit+0x108>)
 8005026:	6013      	str	r3, [r2, #0]
 8005028:	693b      	ldr	r3, [r7, #16]
 800502a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800502c:	4613      	mov	r3, r2
 800502e:	009b      	lsls	r3, r3, #2
 8005030:	4413      	add	r3, r2
 8005032:	009b      	lsls	r3, r3, #2
 8005034:	4a08      	ldr	r2, [pc, #32]	; (8005058 <xTaskPriorityDisinherit+0x104>)
 8005036:	441a      	add	r2, r3
 8005038:	693b      	ldr	r3, [r7, #16]
 800503a:	3304      	adds	r3, #4
 800503c:	4619      	mov	r1, r3
 800503e:	4610      	mov	r0, r2
 8005040:	f7fe fa99 	bl	8003576 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005044:	2301      	movs	r3, #1
 8005046:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005048:	697b      	ldr	r3, [r7, #20]
	}
 800504a:	4618      	mov	r0, r3
 800504c:	3718      	adds	r7, #24
 800504e:	46bd      	mov	sp, r7
 8005050:	bd80      	pop	{r7, pc}
 8005052:	bf00      	nop
 8005054:	200003ec 	.word	0x200003ec
 8005058:	200003f0 	.word	0x200003f0
 800505c:	200004f4 	.word	0x200004f4

08005060 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005060:	b580      	push	{r7, lr}
 8005062:	b088      	sub	sp, #32
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800506e:	2301      	movs	r3, #1
 8005070:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d077      	beq.n	8005168 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8005078:	69bb      	ldr	r3, [r7, #24]
 800507a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800507c:	2b00      	cmp	r3, #0
 800507e:	d10a      	bne.n	8005096 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8005080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005084:	f383 8811 	msr	BASEPRI, r3
 8005088:	f3bf 8f6f 	isb	sy
 800508c:	f3bf 8f4f 	dsb	sy
 8005090:	60fb      	str	r3, [r7, #12]
}
 8005092:	bf00      	nop
 8005094:	e7fe      	b.n	8005094 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005096:	69bb      	ldr	r3, [r7, #24]
 8005098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800509a:	683a      	ldr	r2, [r7, #0]
 800509c:	429a      	cmp	r2, r3
 800509e:	d902      	bls.n	80050a6 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	61fb      	str	r3, [r7, #28]
 80050a4:	e002      	b.n	80050ac <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80050a6:	69bb      	ldr	r3, [r7, #24]
 80050a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050aa:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80050ac:	69bb      	ldr	r3, [r7, #24]
 80050ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050b0:	69fa      	ldr	r2, [r7, #28]
 80050b2:	429a      	cmp	r2, r3
 80050b4:	d058      	beq.n	8005168 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80050b6:	69bb      	ldr	r3, [r7, #24]
 80050b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050ba:	697a      	ldr	r2, [r7, #20]
 80050bc:	429a      	cmp	r2, r3
 80050be:	d153      	bne.n	8005168 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80050c0:	4b2b      	ldr	r3, [pc, #172]	; (8005170 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	69ba      	ldr	r2, [r7, #24]
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d10a      	bne.n	80050e0 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80050ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050ce:	f383 8811 	msr	BASEPRI, r3
 80050d2:	f3bf 8f6f 	isb	sy
 80050d6:	f3bf 8f4f 	dsb	sy
 80050da:	60bb      	str	r3, [r7, #8]
}
 80050dc:	bf00      	nop
 80050de:	e7fe      	b.n	80050de <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80050e0:	69bb      	ldr	r3, [r7, #24]
 80050e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050e4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80050e6:	69bb      	ldr	r3, [r7, #24]
 80050e8:	69fa      	ldr	r2, [r7, #28]
 80050ea:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80050ec:	69bb      	ldr	r3, [r7, #24]
 80050ee:	699b      	ldr	r3, [r3, #24]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	db04      	blt.n	80050fe <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80050f4:	69fb      	ldr	r3, [r7, #28]
 80050f6:	f1c3 0207 	rsb	r2, r3, #7
 80050fa:	69bb      	ldr	r3, [r7, #24]
 80050fc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80050fe:	69bb      	ldr	r3, [r7, #24]
 8005100:	6959      	ldr	r1, [r3, #20]
 8005102:	693a      	ldr	r2, [r7, #16]
 8005104:	4613      	mov	r3, r2
 8005106:	009b      	lsls	r3, r3, #2
 8005108:	4413      	add	r3, r2
 800510a:	009b      	lsls	r3, r3, #2
 800510c:	4a19      	ldr	r2, [pc, #100]	; (8005174 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800510e:	4413      	add	r3, r2
 8005110:	4299      	cmp	r1, r3
 8005112:	d129      	bne.n	8005168 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005114:	69bb      	ldr	r3, [r7, #24]
 8005116:	3304      	adds	r3, #4
 8005118:	4618      	mov	r0, r3
 800511a:	f7fe fa89 	bl	8003630 <uxListRemove>
 800511e:	4603      	mov	r3, r0
 8005120:	2b00      	cmp	r3, #0
 8005122:	d10a      	bne.n	800513a <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8005124:	69bb      	ldr	r3, [r7, #24]
 8005126:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005128:	2201      	movs	r2, #1
 800512a:	fa02 f303 	lsl.w	r3, r2, r3
 800512e:	43da      	mvns	r2, r3
 8005130:	4b11      	ldr	r3, [pc, #68]	; (8005178 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4013      	ands	r3, r2
 8005136:	4a10      	ldr	r2, [pc, #64]	; (8005178 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005138:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800513a:	69bb      	ldr	r3, [r7, #24]
 800513c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800513e:	2201      	movs	r2, #1
 8005140:	409a      	lsls	r2, r3
 8005142:	4b0d      	ldr	r3, [pc, #52]	; (8005178 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4313      	orrs	r3, r2
 8005148:	4a0b      	ldr	r2, [pc, #44]	; (8005178 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800514a:	6013      	str	r3, [r2, #0]
 800514c:	69bb      	ldr	r3, [r7, #24]
 800514e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005150:	4613      	mov	r3, r2
 8005152:	009b      	lsls	r3, r3, #2
 8005154:	4413      	add	r3, r2
 8005156:	009b      	lsls	r3, r3, #2
 8005158:	4a06      	ldr	r2, [pc, #24]	; (8005174 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800515a:	441a      	add	r2, r3
 800515c:	69bb      	ldr	r3, [r7, #24]
 800515e:	3304      	adds	r3, #4
 8005160:	4619      	mov	r1, r3
 8005162:	4610      	mov	r0, r2
 8005164:	f7fe fa07 	bl	8003576 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005168:	bf00      	nop
 800516a:	3720      	adds	r7, #32
 800516c:	46bd      	mov	sp, r7
 800516e:	bd80      	pop	{r7, pc}
 8005170:	200003ec 	.word	0x200003ec
 8005174:	200003f0 	.word	0x200003f0
 8005178:	200004f4 	.word	0x200004f4

0800517c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800517c:	b480      	push	{r7}
 800517e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005180:	4b07      	ldr	r3, [pc, #28]	; (80051a0 <pvTaskIncrementMutexHeldCount+0x24>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d004      	beq.n	8005192 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8005188:	4b05      	ldr	r3, [pc, #20]	; (80051a0 <pvTaskIncrementMutexHeldCount+0x24>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800518e:	3201      	adds	r2, #1
 8005190:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8005192:	4b03      	ldr	r3, [pc, #12]	; (80051a0 <pvTaskIncrementMutexHeldCount+0x24>)
 8005194:	681b      	ldr	r3, [r3, #0]
	}
 8005196:	4618      	mov	r0, r3
 8005198:	46bd      	mov	sp, r7
 800519a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519e:	4770      	bx	lr
 80051a0:	200003ec 	.word	0x200003ec

080051a4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b084      	sub	sp, #16
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
 80051ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80051ae:	4b29      	ldr	r3, [pc, #164]	; (8005254 <prvAddCurrentTaskToDelayedList+0xb0>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80051b4:	4b28      	ldr	r3, [pc, #160]	; (8005258 <prvAddCurrentTaskToDelayedList+0xb4>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	3304      	adds	r3, #4
 80051ba:	4618      	mov	r0, r3
 80051bc:	f7fe fa38 	bl	8003630 <uxListRemove>
 80051c0:	4603      	mov	r3, r0
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d10b      	bne.n	80051de <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80051c6:	4b24      	ldr	r3, [pc, #144]	; (8005258 <prvAddCurrentTaskToDelayedList+0xb4>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051cc:	2201      	movs	r2, #1
 80051ce:	fa02 f303 	lsl.w	r3, r2, r3
 80051d2:	43da      	mvns	r2, r3
 80051d4:	4b21      	ldr	r3, [pc, #132]	; (800525c <prvAddCurrentTaskToDelayedList+0xb8>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4013      	ands	r3, r2
 80051da:	4a20      	ldr	r2, [pc, #128]	; (800525c <prvAddCurrentTaskToDelayedList+0xb8>)
 80051dc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051e4:	d10a      	bne.n	80051fc <prvAddCurrentTaskToDelayedList+0x58>
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d007      	beq.n	80051fc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80051ec:	4b1a      	ldr	r3, [pc, #104]	; (8005258 <prvAddCurrentTaskToDelayedList+0xb4>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	3304      	adds	r3, #4
 80051f2:	4619      	mov	r1, r3
 80051f4:	481a      	ldr	r0, [pc, #104]	; (8005260 <prvAddCurrentTaskToDelayedList+0xbc>)
 80051f6:	f7fe f9be 	bl	8003576 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80051fa:	e026      	b.n	800524a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80051fc:	68fa      	ldr	r2, [r7, #12]
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	4413      	add	r3, r2
 8005202:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005204:	4b14      	ldr	r3, [pc, #80]	; (8005258 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	68ba      	ldr	r2, [r7, #8]
 800520a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800520c:	68ba      	ldr	r2, [r7, #8]
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	429a      	cmp	r2, r3
 8005212:	d209      	bcs.n	8005228 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005214:	4b13      	ldr	r3, [pc, #76]	; (8005264 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	4b0f      	ldr	r3, [pc, #60]	; (8005258 <prvAddCurrentTaskToDelayedList+0xb4>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	3304      	adds	r3, #4
 800521e:	4619      	mov	r1, r3
 8005220:	4610      	mov	r0, r2
 8005222:	f7fe f9cc 	bl	80035be <vListInsert>
}
 8005226:	e010      	b.n	800524a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005228:	4b0f      	ldr	r3, [pc, #60]	; (8005268 <prvAddCurrentTaskToDelayedList+0xc4>)
 800522a:	681a      	ldr	r2, [r3, #0]
 800522c:	4b0a      	ldr	r3, [pc, #40]	; (8005258 <prvAddCurrentTaskToDelayedList+0xb4>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	3304      	adds	r3, #4
 8005232:	4619      	mov	r1, r3
 8005234:	4610      	mov	r0, r2
 8005236:	f7fe f9c2 	bl	80035be <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800523a:	4b0c      	ldr	r3, [pc, #48]	; (800526c <prvAddCurrentTaskToDelayedList+0xc8>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	68ba      	ldr	r2, [r7, #8]
 8005240:	429a      	cmp	r2, r3
 8005242:	d202      	bcs.n	800524a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005244:	4a09      	ldr	r2, [pc, #36]	; (800526c <prvAddCurrentTaskToDelayedList+0xc8>)
 8005246:	68bb      	ldr	r3, [r7, #8]
 8005248:	6013      	str	r3, [r2, #0]
}
 800524a:	bf00      	nop
 800524c:	3710      	adds	r7, #16
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}
 8005252:	bf00      	nop
 8005254:	200004f0 	.word	0x200004f0
 8005258:	200003ec 	.word	0x200003ec
 800525c:	200004f4 	.word	0x200004f4
 8005260:	200004d8 	.word	0x200004d8
 8005264:	200004a8 	.word	0x200004a8
 8005268:	200004a4 	.word	0x200004a4
 800526c:	2000050c 	.word	0x2000050c

08005270 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005270:	b480      	push	{r7}
 8005272:	b085      	sub	sp, #20
 8005274:	af00      	add	r7, sp, #0
 8005276:	60f8      	str	r0, [r7, #12]
 8005278:	60b9      	str	r1, [r7, #8]
 800527a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	3b04      	subs	r3, #4
 8005280:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005288:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	3b04      	subs	r3, #4
 800528e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	f023 0201 	bic.w	r2, r3, #1
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	3b04      	subs	r3, #4
 800529e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80052a0:	4a0c      	ldr	r2, [pc, #48]	; (80052d4 <pxPortInitialiseStack+0x64>)
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	3b14      	subs	r3, #20
 80052aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80052ac:	687a      	ldr	r2, [r7, #4]
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	3b04      	subs	r3, #4
 80052b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	f06f 0202 	mvn.w	r2, #2
 80052be:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	3b20      	subs	r3, #32
 80052c4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80052c6:	68fb      	ldr	r3, [r7, #12]
}
 80052c8:	4618      	mov	r0, r3
 80052ca:	3714      	adds	r7, #20
 80052cc:	46bd      	mov	sp, r7
 80052ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d2:	4770      	bx	lr
 80052d4:	080052d9 	.word	0x080052d9

080052d8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80052d8:	b480      	push	{r7}
 80052da:	b085      	sub	sp, #20
 80052dc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80052de:	2300      	movs	r3, #0
 80052e0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80052e2:	4b12      	ldr	r3, [pc, #72]	; (800532c <prvTaskExitError+0x54>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052ea:	d00a      	beq.n	8005302 <prvTaskExitError+0x2a>
	__asm volatile
 80052ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052f0:	f383 8811 	msr	BASEPRI, r3
 80052f4:	f3bf 8f6f 	isb	sy
 80052f8:	f3bf 8f4f 	dsb	sy
 80052fc:	60fb      	str	r3, [r7, #12]
}
 80052fe:	bf00      	nop
 8005300:	e7fe      	b.n	8005300 <prvTaskExitError+0x28>
	__asm volatile
 8005302:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005306:	f383 8811 	msr	BASEPRI, r3
 800530a:	f3bf 8f6f 	isb	sy
 800530e:	f3bf 8f4f 	dsb	sy
 8005312:	60bb      	str	r3, [r7, #8]
}
 8005314:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005316:	bf00      	nop
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d0fc      	beq.n	8005318 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800531e:	bf00      	nop
 8005320:	bf00      	nop
 8005322:	3714      	adds	r7, #20
 8005324:	46bd      	mov	sp, r7
 8005326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532a:	4770      	bx	lr
 800532c:	2000000c 	.word	0x2000000c

08005330 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005330:	4b07      	ldr	r3, [pc, #28]	; (8005350 <pxCurrentTCBConst2>)
 8005332:	6819      	ldr	r1, [r3, #0]
 8005334:	6808      	ldr	r0, [r1, #0]
 8005336:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800533a:	f380 8809 	msr	PSP, r0
 800533e:	f3bf 8f6f 	isb	sy
 8005342:	f04f 0000 	mov.w	r0, #0
 8005346:	f380 8811 	msr	BASEPRI, r0
 800534a:	4770      	bx	lr
 800534c:	f3af 8000 	nop.w

08005350 <pxCurrentTCBConst2>:
 8005350:	200003ec 	.word	0x200003ec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005354:	bf00      	nop
 8005356:	bf00      	nop

08005358 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005358:	4808      	ldr	r0, [pc, #32]	; (800537c <prvPortStartFirstTask+0x24>)
 800535a:	6800      	ldr	r0, [r0, #0]
 800535c:	6800      	ldr	r0, [r0, #0]
 800535e:	f380 8808 	msr	MSP, r0
 8005362:	f04f 0000 	mov.w	r0, #0
 8005366:	f380 8814 	msr	CONTROL, r0
 800536a:	b662      	cpsie	i
 800536c:	b661      	cpsie	f
 800536e:	f3bf 8f4f 	dsb	sy
 8005372:	f3bf 8f6f 	isb	sy
 8005376:	df00      	svc	0
 8005378:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800537a:	bf00      	nop
 800537c:	e000ed08 	.word	0xe000ed08

08005380 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b086      	sub	sp, #24
 8005384:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005386:	4b46      	ldr	r3, [pc, #280]	; (80054a0 <xPortStartScheduler+0x120>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4a46      	ldr	r2, [pc, #280]	; (80054a4 <xPortStartScheduler+0x124>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d10a      	bne.n	80053a6 <xPortStartScheduler+0x26>
	__asm volatile
 8005390:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005394:	f383 8811 	msr	BASEPRI, r3
 8005398:	f3bf 8f6f 	isb	sy
 800539c:	f3bf 8f4f 	dsb	sy
 80053a0:	613b      	str	r3, [r7, #16]
}
 80053a2:	bf00      	nop
 80053a4:	e7fe      	b.n	80053a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80053a6:	4b3e      	ldr	r3, [pc, #248]	; (80054a0 <xPortStartScheduler+0x120>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4a3f      	ldr	r2, [pc, #252]	; (80054a8 <xPortStartScheduler+0x128>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d10a      	bne.n	80053c6 <xPortStartScheduler+0x46>
	__asm volatile
 80053b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053b4:	f383 8811 	msr	BASEPRI, r3
 80053b8:	f3bf 8f6f 	isb	sy
 80053bc:	f3bf 8f4f 	dsb	sy
 80053c0:	60fb      	str	r3, [r7, #12]
}
 80053c2:	bf00      	nop
 80053c4:	e7fe      	b.n	80053c4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80053c6:	4b39      	ldr	r3, [pc, #228]	; (80054ac <xPortStartScheduler+0x12c>)
 80053c8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80053ca:	697b      	ldr	r3, [r7, #20]
 80053cc:	781b      	ldrb	r3, [r3, #0]
 80053ce:	b2db      	uxtb	r3, r3
 80053d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	22ff      	movs	r2, #255	; 0xff
 80053d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	781b      	ldrb	r3, [r3, #0]
 80053dc:	b2db      	uxtb	r3, r3
 80053de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80053e0:	78fb      	ldrb	r3, [r7, #3]
 80053e2:	b2db      	uxtb	r3, r3
 80053e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80053e8:	b2da      	uxtb	r2, r3
 80053ea:	4b31      	ldr	r3, [pc, #196]	; (80054b0 <xPortStartScheduler+0x130>)
 80053ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80053ee:	4b31      	ldr	r3, [pc, #196]	; (80054b4 <xPortStartScheduler+0x134>)
 80053f0:	2207      	movs	r2, #7
 80053f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80053f4:	e009      	b.n	800540a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80053f6:	4b2f      	ldr	r3, [pc, #188]	; (80054b4 <xPortStartScheduler+0x134>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	3b01      	subs	r3, #1
 80053fc:	4a2d      	ldr	r2, [pc, #180]	; (80054b4 <xPortStartScheduler+0x134>)
 80053fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005400:	78fb      	ldrb	r3, [r7, #3]
 8005402:	b2db      	uxtb	r3, r3
 8005404:	005b      	lsls	r3, r3, #1
 8005406:	b2db      	uxtb	r3, r3
 8005408:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800540a:	78fb      	ldrb	r3, [r7, #3]
 800540c:	b2db      	uxtb	r3, r3
 800540e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005412:	2b80      	cmp	r3, #128	; 0x80
 8005414:	d0ef      	beq.n	80053f6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005416:	4b27      	ldr	r3, [pc, #156]	; (80054b4 <xPortStartScheduler+0x134>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f1c3 0307 	rsb	r3, r3, #7
 800541e:	2b04      	cmp	r3, #4
 8005420:	d00a      	beq.n	8005438 <xPortStartScheduler+0xb8>
	__asm volatile
 8005422:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005426:	f383 8811 	msr	BASEPRI, r3
 800542a:	f3bf 8f6f 	isb	sy
 800542e:	f3bf 8f4f 	dsb	sy
 8005432:	60bb      	str	r3, [r7, #8]
}
 8005434:	bf00      	nop
 8005436:	e7fe      	b.n	8005436 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005438:	4b1e      	ldr	r3, [pc, #120]	; (80054b4 <xPortStartScheduler+0x134>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	021b      	lsls	r3, r3, #8
 800543e:	4a1d      	ldr	r2, [pc, #116]	; (80054b4 <xPortStartScheduler+0x134>)
 8005440:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005442:	4b1c      	ldr	r3, [pc, #112]	; (80054b4 <xPortStartScheduler+0x134>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800544a:	4a1a      	ldr	r2, [pc, #104]	; (80054b4 <xPortStartScheduler+0x134>)
 800544c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	b2da      	uxtb	r2, r3
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005456:	4b18      	ldr	r3, [pc, #96]	; (80054b8 <xPortStartScheduler+0x138>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a17      	ldr	r2, [pc, #92]	; (80054b8 <xPortStartScheduler+0x138>)
 800545c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005460:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005462:	4b15      	ldr	r3, [pc, #84]	; (80054b8 <xPortStartScheduler+0x138>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4a14      	ldr	r2, [pc, #80]	; (80054b8 <xPortStartScheduler+0x138>)
 8005468:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800546c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800546e:	f000 f8dd 	bl	800562c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005472:	4b12      	ldr	r3, [pc, #72]	; (80054bc <xPortStartScheduler+0x13c>)
 8005474:	2200      	movs	r2, #0
 8005476:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005478:	f000 f8fc 	bl	8005674 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800547c:	4b10      	ldr	r3, [pc, #64]	; (80054c0 <xPortStartScheduler+0x140>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a0f      	ldr	r2, [pc, #60]	; (80054c0 <xPortStartScheduler+0x140>)
 8005482:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005486:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005488:	f7ff ff66 	bl	8005358 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800548c:	f7ff fa88 	bl	80049a0 <vTaskSwitchContext>
	prvTaskExitError();
 8005490:	f7ff ff22 	bl	80052d8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005494:	2300      	movs	r3, #0
}
 8005496:	4618      	mov	r0, r3
 8005498:	3718      	adds	r7, #24
 800549a:	46bd      	mov	sp, r7
 800549c:	bd80      	pop	{r7, pc}
 800549e:	bf00      	nop
 80054a0:	e000ed00 	.word	0xe000ed00
 80054a4:	410fc271 	.word	0x410fc271
 80054a8:	410fc270 	.word	0x410fc270
 80054ac:	e000e400 	.word	0xe000e400
 80054b0:	20000518 	.word	0x20000518
 80054b4:	2000051c 	.word	0x2000051c
 80054b8:	e000ed20 	.word	0xe000ed20
 80054bc:	2000000c 	.word	0x2000000c
 80054c0:	e000ef34 	.word	0xe000ef34

080054c4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80054c4:	b480      	push	{r7}
 80054c6:	b083      	sub	sp, #12
 80054c8:	af00      	add	r7, sp, #0
	__asm volatile
 80054ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054ce:	f383 8811 	msr	BASEPRI, r3
 80054d2:	f3bf 8f6f 	isb	sy
 80054d6:	f3bf 8f4f 	dsb	sy
 80054da:	607b      	str	r3, [r7, #4]
}
 80054dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80054de:	4b0f      	ldr	r3, [pc, #60]	; (800551c <vPortEnterCritical+0x58>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	3301      	adds	r3, #1
 80054e4:	4a0d      	ldr	r2, [pc, #52]	; (800551c <vPortEnterCritical+0x58>)
 80054e6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80054e8:	4b0c      	ldr	r3, [pc, #48]	; (800551c <vPortEnterCritical+0x58>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	2b01      	cmp	r3, #1
 80054ee:	d10f      	bne.n	8005510 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80054f0:	4b0b      	ldr	r3, [pc, #44]	; (8005520 <vPortEnterCritical+0x5c>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	b2db      	uxtb	r3, r3
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d00a      	beq.n	8005510 <vPortEnterCritical+0x4c>
	__asm volatile
 80054fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054fe:	f383 8811 	msr	BASEPRI, r3
 8005502:	f3bf 8f6f 	isb	sy
 8005506:	f3bf 8f4f 	dsb	sy
 800550a:	603b      	str	r3, [r7, #0]
}
 800550c:	bf00      	nop
 800550e:	e7fe      	b.n	800550e <vPortEnterCritical+0x4a>
	}
}
 8005510:	bf00      	nop
 8005512:	370c      	adds	r7, #12
 8005514:	46bd      	mov	sp, r7
 8005516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551a:	4770      	bx	lr
 800551c:	2000000c 	.word	0x2000000c
 8005520:	e000ed04 	.word	0xe000ed04

08005524 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005524:	b480      	push	{r7}
 8005526:	b083      	sub	sp, #12
 8005528:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800552a:	4b12      	ldr	r3, [pc, #72]	; (8005574 <vPortExitCritical+0x50>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d10a      	bne.n	8005548 <vPortExitCritical+0x24>
	__asm volatile
 8005532:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005536:	f383 8811 	msr	BASEPRI, r3
 800553a:	f3bf 8f6f 	isb	sy
 800553e:	f3bf 8f4f 	dsb	sy
 8005542:	607b      	str	r3, [r7, #4]
}
 8005544:	bf00      	nop
 8005546:	e7fe      	b.n	8005546 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005548:	4b0a      	ldr	r3, [pc, #40]	; (8005574 <vPortExitCritical+0x50>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	3b01      	subs	r3, #1
 800554e:	4a09      	ldr	r2, [pc, #36]	; (8005574 <vPortExitCritical+0x50>)
 8005550:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005552:	4b08      	ldr	r3, [pc, #32]	; (8005574 <vPortExitCritical+0x50>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d105      	bne.n	8005566 <vPortExitCritical+0x42>
 800555a:	2300      	movs	r3, #0
 800555c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	f383 8811 	msr	BASEPRI, r3
}
 8005564:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005566:	bf00      	nop
 8005568:	370c      	adds	r7, #12
 800556a:	46bd      	mov	sp, r7
 800556c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005570:	4770      	bx	lr
 8005572:	bf00      	nop
 8005574:	2000000c 	.word	0x2000000c
	...

08005580 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005580:	f3ef 8009 	mrs	r0, PSP
 8005584:	f3bf 8f6f 	isb	sy
 8005588:	4b15      	ldr	r3, [pc, #84]	; (80055e0 <pxCurrentTCBConst>)
 800558a:	681a      	ldr	r2, [r3, #0]
 800558c:	f01e 0f10 	tst.w	lr, #16
 8005590:	bf08      	it	eq
 8005592:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005596:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800559a:	6010      	str	r0, [r2, #0]
 800559c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80055a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80055a4:	f380 8811 	msr	BASEPRI, r0
 80055a8:	f3bf 8f4f 	dsb	sy
 80055ac:	f3bf 8f6f 	isb	sy
 80055b0:	f7ff f9f6 	bl	80049a0 <vTaskSwitchContext>
 80055b4:	f04f 0000 	mov.w	r0, #0
 80055b8:	f380 8811 	msr	BASEPRI, r0
 80055bc:	bc09      	pop	{r0, r3}
 80055be:	6819      	ldr	r1, [r3, #0]
 80055c0:	6808      	ldr	r0, [r1, #0]
 80055c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055c6:	f01e 0f10 	tst.w	lr, #16
 80055ca:	bf08      	it	eq
 80055cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80055d0:	f380 8809 	msr	PSP, r0
 80055d4:	f3bf 8f6f 	isb	sy
 80055d8:	4770      	bx	lr
 80055da:	bf00      	nop
 80055dc:	f3af 8000 	nop.w

080055e0 <pxCurrentTCBConst>:
 80055e0:	200003ec 	.word	0x200003ec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80055e4:	bf00      	nop
 80055e6:	bf00      	nop

080055e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b082      	sub	sp, #8
 80055ec:	af00      	add	r7, sp, #0
	__asm volatile
 80055ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055f2:	f383 8811 	msr	BASEPRI, r3
 80055f6:	f3bf 8f6f 	isb	sy
 80055fa:	f3bf 8f4f 	dsb	sy
 80055fe:	607b      	str	r3, [r7, #4]
}
 8005600:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005602:	f7ff f915 	bl	8004830 <xTaskIncrementTick>
 8005606:	4603      	mov	r3, r0
 8005608:	2b00      	cmp	r3, #0
 800560a:	d003      	beq.n	8005614 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800560c:	4b06      	ldr	r3, [pc, #24]	; (8005628 <SysTick_Handler+0x40>)
 800560e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005612:	601a      	str	r2, [r3, #0]
 8005614:	2300      	movs	r3, #0
 8005616:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	f383 8811 	msr	BASEPRI, r3
}
 800561e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005620:	bf00      	nop
 8005622:	3708      	adds	r7, #8
 8005624:	46bd      	mov	sp, r7
 8005626:	bd80      	pop	{r7, pc}
 8005628:	e000ed04 	.word	0xe000ed04

0800562c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800562c:	b480      	push	{r7}
 800562e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005630:	4b0b      	ldr	r3, [pc, #44]	; (8005660 <vPortSetupTimerInterrupt+0x34>)
 8005632:	2200      	movs	r2, #0
 8005634:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005636:	4b0b      	ldr	r3, [pc, #44]	; (8005664 <vPortSetupTimerInterrupt+0x38>)
 8005638:	2200      	movs	r2, #0
 800563a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800563c:	4b0a      	ldr	r3, [pc, #40]	; (8005668 <vPortSetupTimerInterrupt+0x3c>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a0a      	ldr	r2, [pc, #40]	; (800566c <vPortSetupTimerInterrupt+0x40>)
 8005642:	fba2 2303 	umull	r2, r3, r2, r3
 8005646:	099b      	lsrs	r3, r3, #6
 8005648:	4a09      	ldr	r2, [pc, #36]	; (8005670 <vPortSetupTimerInterrupt+0x44>)
 800564a:	3b01      	subs	r3, #1
 800564c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800564e:	4b04      	ldr	r3, [pc, #16]	; (8005660 <vPortSetupTimerInterrupt+0x34>)
 8005650:	2207      	movs	r2, #7
 8005652:	601a      	str	r2, [r3, #0]
}
 8005654:	bf00      	nop
 8005656:	46bd      	mov	sp, r7
 8005658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565c:	4770      	bx	lr
 800565e:	bf00      	nop
 8005660:	e000e010 	.word	0xe000e010
 8005664:	e000e018 	.word	0xe000e018
 8005668:	20000000 	.word	0x20000000
 800566c:	10624dd3 	.word	0x10624dd3
 8005670:	e000e014 	.word	0xe000e014

08005674 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005674:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005684 <vPortEnableVFP+0x10>
 8005678:	6801      	ldr	r1, [r0, #0]
 800567a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800567e:	6001      	str	r1, [r0, #0]
 8005680:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005682:	bf00      	nop
 8005684:	e000ed88 	.word	0xe000ed88

08005688 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005688:	b480      	push	{r7}
 800568a:	b085      	sub	sp, #20
 800568c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800568e:	f3ef 8305 	mrs	r3, IPSR
 8005692:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	2b0f      	cmp	r3, #15
 8005698:	d914      	bls.n	80056c4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800569a:	4a17      	ldr	r2, [pc, #92]	; (80056f8 <vPortValidateInterruptPriority+0x70>)
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	4413      	add	r3, r2
 80056a0:	781b      	ldrb	r3, [r3, #0]
 80056a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80056a4:	4b15      	ldr	r3, [pc, #84]	; (80056fc <vPortValidateInterruptPriority+0x74>)
 80056a6:	781b      	ldrb	r3, [r3, #0]
 80056a8:	7afa      	ldrb	r2, [r7, #11]
 80056aa:	429a      	cmp	r2, r3
 80056ac:	d20a      	bcs.n	80056c4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80056ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056b2:	f383 8811 	msr	BASEPRI, r3
 80056b6:	f3bf 8f6f 	isb	sy
 80056ba:	f3bf 8f4f 	dsb	sy
 80056be:	607b      	str	r3, [r7, #4]
}
 80056c0:	bf00      	nop
 80056c2:	e7fe      	b.n	80056c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80056c4:	4b0e      	ldr	r3, [pc, #56]	; (8005700 <vPortValidateInterruptPriority+0x78>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80056cc:	4b0d      	ldr	r3, [pc, #52]	; (8005704 <vPortValidateInterruptPriority+0x7c>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	429a      	cmp	r2, r3
 80056d2:	d90a      	bls.n	80056ea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80056d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056d8:	f383 8811 	msr	BASEPRI, r3
 80056dc:	f3bf 8f6f 	isb	sy
 80056e0:	f3bf 8f4f 	dsb	sy
 80056e4:	603b      	str	r3, [r7, #0]
}
 80056e6:	bf00      	nop
 80056e8:	e7fe      	b.n	80056e8 <vPortValidateInterruptPriority+0x60>
	}
 80056ea:	bf00      	nop
 80056ec:	3714      	adds	r7, #20
 80056ee:	46bd      	mov	sp, r7
 80056f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f4:	4770      	bx	lr
 80056f6:	bf00      	nop
 80056f8:	e000e3f0 	.word	0xe000e3f0
 80056fc:	20000518 	.word	0x20000518
 8005700:	e000ed0c 	.word	0xe000ed0c
 8005704:	2000051c 	.word	0x2000051c

08005708 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b08a      	sub	sp, #40	; 0x28
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005710:	2300      	movs	r3, #0
 8005712:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005714:	f7fe ffe2 	bl	80046dc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005718:	4b5b      	ldr	r3, [pc, #364]	; (8005888 <pvPortMalloc+0x180>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d101      	bne.n	8005724 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005720:	f000 f920 	bl	8005964 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005724:	4b59      	ldr	r3, [pc, #356]	; (800588c <pvPortMalloc+0x184>)
 8005726:	681a      	ldr	r2, [r3, #0]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	4013      	ands	r3, r2
 800572c:	2b00      	cmp	r3, #0
 800572e:	f040 8093 	bne.w	8005858 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d01d      	beq.n	8005774 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005738:	2208      	movs	r2, #8
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	4413      	add	r3, r2
 800573e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	f003 0307 	and.w	r3, r3, #7
 8005746:	2b00      	cmp	r3, #0
 8005748:	d014      	beq.n	8005774 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	f023 0307 	bic.w	r3, r3, #7
 8005750:	3308      	adds	r3, #8
 8005752:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	f003 0307 	and.w	r3, r3, #7
 800575a:	2b00      	cmp	r3, #0
 800575c:	d00a      	beq.n	8005774 <pvPortMalloc+0x6c>
	__asm volatile
 800575e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005762:	f383 8811 	msr	BASEPRI, r3
 8005766:	f3bf 8f6f 	isb	sy
 800576a:	f3bf 8f4f 	dsb	sy
 800576e:	617b      	str	r3, [r7, #20]
}
 8005770:	bf00      	nop
 8005772:	e7fe      	b.n	8005772 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d06e      	beq.n	8005858 <pvPortMalloc+0x150>
 800577a:	4b45      	ldr	r3, [pc, #276]	; (8005890 <pvPortMalloc+0x188>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	687a      	ldr	r2, [r7, #4]
 8005780:	429a      	cmp	r2, r3
 8005782:	d869      	bhi.n	8005858 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005784:	4b43      	ldr	r3, [pc, #268]	; (8005894 <pvPortMalloc+0x18c>)
 8005786:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005788:	4b42      	ldr	r3, [pc, #264]	; (8005894 <pvPortMalloc+0x18c>)
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800578e:	e004      	b.n	800579a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005792:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800579a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	687a      	ldr	r2, [r7, #4]
 80057a0:	429a      	cmp	r2, r3
 80057a2:	d903      	bls.n	80057ac <pvPortMalloc+0xa4>
 80057a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d1f1      	bne.n	8005790 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80057ac:	4b36      	ldr	r3, [pc, #216]	; (8005888 <pvPortMalloc+0x180>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057b2:	429a      	cmp	r2, r3
 80057b4:	d050      	beq.n	8005858 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80057b6:	6a3b      	ldr	r3, [r7, #32]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	2208      	movs	r2, #8
 80057bc:	4413      	add	r3, r2
 80057be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80057c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057c2:	681a      	ldr	r2, [r3, #0]
 80057c4:	6a3b      	ldr	r3, [r7, #32]
 80057c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80057c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ca:	685a      	ldr	r2, [r3, #4]
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	1ad2      	subs	r2, r2, r3
 80057d0:	2308      	movs	r3, #8
 80057d2:	005b      	lsls	r3, r3, #1
 80057d4:	429a      	cmp	r2, r3
 80057d6:	d91f      	bls.n	8005818 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80057d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	4413      	add	r3, r2
 80057de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80057e0:	69bb      	ldr	r3, [r7, #24]
 80057e2:	f003 0307 	and.w	r3, r3, #7
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d00a      	beq.n	8005800 <pvPortMalloc+0xf8>
	__asm volatile
 80057ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057ee:	f383 8811 	msr	BASEPRI, r3
 80057f2:	f3bf 8f6f 	isb	sy
 80057f6:	f3bf 8f4f 	dsb	sy
 80057fa:	613b      	str	r3, [r7, #16]
}
 80057fc:	bf00      	nop
 80057fe:	e7fe      	b.n	80057fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005802:	685a      	ldr	r2, [r3, #4]
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	1ad2      	subs	r2, r2, r3
 8005808:	69bb      	ldr	r3, [r7, #24]
 800580a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800580c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800580e:	687a      	ldr	r2, [r7, #4]
 8005810:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005812:	69b8      	ldr	r0, [r7, #24]
 8005814:	f000 f908 	bl	8005a28 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005818:	4b1d      	ldr	r3, [pc, #116]	; (8005890 <pvPortMalloc+0x188>)
 800581a:	681a      	ldr	r2, [r3, #0]
 800581c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	1ad3      	subs	r3, r2, r3
 8005822:	4a1b      	ldr	r2, [pc, #108]	; (8005890 <pvPortMalloc+0x188>)
 8005824:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005826:	4b1a      	ldr	r3, [pc, #104]	; (8005890 <pvPortMalloc+0x188>)
 8005828:	681a      	ldr	r2, [r3, #0]
 800582a:	4b1b      	ldr	r3, [pc, #108]	; (8005898 <pvPortMalloc+0x190>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	429a      	cmp	r2, r3
 8005830:	d203      	bcs.n	800583a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005832:	4b17      	ldr	r3, [pc, #92]	; (8005890 <pvPortMalloc+0x188>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a18      	ldr	r2, [pc, #96]	; (8005898 <pvPortMalloc+0x190>)
 8005838:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800583a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800583c:	685a      	ldr	r2, [r3, #4]
 800583e:	4b13      	ldr	r3, [pc, #76]	; (800588c <pvPortMalloc+0x184>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	431a      	orrs	r2, r3
 8005844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005846:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800584a:	2200      	movs	r2, #0
 800584c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800584e:	4b13      	ldr	r3, [pc, #76]	; (800589c <pvPortMalloc+0x194>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	3301      	adds	r3, #1
 8005854:	4a11      	ldr	r2, [pc, #68]	; (800589c <pvPortMalloc+0x194>)
 8005856:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005858:	f7fe ff4e 	bl	80046f8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800585c:	69fb      	ldr	r3, [r7, #28]
 800585e:	f003 0307 	and.w	r3, r3, #7
 8005862:	2b00      	cmp	r3, #0
 8005864:	d00a      	beq.n	800587c <pvPortMalloc+0x174>
	__asm volatile
 8005866:	f04f 0350 	mov.w	r3, #80	; 0x50
 800586a:	f383 8811 	msr	BASEPRI, r3
 800586e:	f3bf 8f6f 	isb	sy
 8005872:	f3bf 8f4f 	dsb	sy
 8005876:	60fb      	str	r3, [r7, #12]
}
 8005878:	bf00      	nop
 800587a:	e7fe      	b.n	800587a <pvPortMalloc+0x172>
	return pvReturn;
 800587c:	69fb      	ldr	r3, [r7, #28]
}
 800587e:	4618      	mov	r0, r3
 8005880:	3728      	adds	r7, #40	; 0x28
 8005882:	46bd      	mov	sp, r7
 8005884:	bd80      	pop	{r7, pc}
 8005886:	bf00      	nop
 8005888:	20004128 	.word	0x20004128
 800588c:	2000413c 	.word	0x2000413c
 8005890:	2000412c 	.word	0x2000412c
 8005894:	20004120 	.word	0x20004120
 8005898:	20004130 	.word	0x20004130
 800589c:	20004134 	.word	0x20004134

080058a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b086      	sub	sp, #24
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d04d      	beq.n	800594e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80058b2:	2308      	movs	r3, #8
 80058b4:	425b      	negs	r3, r3
 80058b6:	697a      	ldr	r2, [r7, #20]
 80058b8:	4413      	add	r3, r2
 80058ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80058c0:	693b      	ldr	r3, [r7, #16]
 80058c2:	685a      	ldr	r2, [r3, #4]
 80058c4:	4b24      	ldr	r3, [pc, #144]	; (8005958 <vPortFree+0xb8>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4013      	ands	r3, r2
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d10a      	bne.n	80058e4 <vPortFree+0x44>
	__asm volatile
 80058ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058d2:	f383 8811 	msr	BASEPRI, r3
 80058d6:	f3bf 8f6f 	isb	sy
 80058da:	f3bf 8f4f 	dsb	sy
 80058de:	60fb      	str	r3, [r7, #12]
}
 80058e0:	bf00      	nop
 80058e2:	e7fe      	b.n	80058e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d00a      	beq.n	8005902 <vPortFree+0x62>
	__asm volatile
 80058ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058f0:	f383 8811 	msr	BASEPRI, r3
 80058f4:	f3bf 8f6f 	isb	sy
 80058f8:	f3bf 8f4f 	dsb	sy
 80058fc:	60bb      	str	r3, [r7, #8]
}
 80058fe:	bf00      	nop
 8005900:	e7fe      	b.n	8005900 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005902:	693b      	ldr	r3, [r7, #16]
 8005904:	685a      	ldr	r2, [r3, #4]
 8005906:	4b14      	ldr	r3, [pc, #80]	; (8005958 <vPortFree+0xb8>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4013      	ands	r3, r2
 800590c:	2b00      	cmp	r3, #0
 800590e:	d01e      	beq.n	800594e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005910:	693b      	ldr	r3, [r7, #16]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d11a      	bne.n	800594e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005918:	693b      	ldr	r3, [r7, #16]
 800591a:	685a      	ldr	r2, [r3, #4]
 800591c:	4b0e      	ldr	r3, [pc, #56]	; (8005958 <vPortFree+0xb8>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	43db      	mvns	r3, r3
 8005922:	401a      	ands	r2, r3
 8005924:	693b      	ldr	r3, [r7, #16]
 8005926:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005928:	f7fe fed8 	bl	80046dc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800592c:	693b      	ldr	r3, [r7, #16]
 800592e:	685a      	ldr	r2, [r3, #4]
 8005930:	4b0a      	ldr	r3, [pc, #40]	; (800595c <vPortFree+0xbc>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4413      	add	r3, r2
 8005936:	4a09      	ldr	r2, [pc, #36]	; (800595c <vPortFree+0xbc>)
 8005938:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800593a:	6938      	ldr	r0, [r7, #16]
 800593c:	f000 f874 	bl	8005a28 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005940:	4b07      	ldr	r3, [pc, #28]	; (8005960 <vPortFree+0xc0>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	3301      	adds	r3, #1
 8005946:	4a06      	ldr	r2, [pc, #24]	; (8005960 <vPortFree+0xc0>)
 8005948:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800594a:	f7fe fed5 	bl	80046f8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800594e:	bf00      	nop
 8005950:	3718      	adds	r7, #24
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}
 8005956:	bf00      	nop
 8005958:	2000413c 	.word	0x2000413c
 800595c:	2000412c 	.word	0x2000412c
 8005960:	20004138 	.word	0x20004138

08005964 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005964:	b480      	push	{r7}
 8005966:	b085      	sub	sp, #20
 8005968:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800596a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800596e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005970:	4b27      	ldr	r3, [pc, #156]	; (8005a10 <prvHeapInit+0xac>)
 8005972:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	f003 0307 	and.w	r3, r3, #7
 800597a:	2b00      	cmp	r3, #0
 800597c:	d00c      	beq.n	8005998 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	3307      	adds	r3, #7
 8005982:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	f023 0307 	bic.w	r3, r3, #7
 800598a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800598c:	68ba      	ldr	r2, [r7, #8]
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	1ad3      	subs	r3, r2, r3
 8005992:	4a1f      	ldr	r2, [pc, #124]	; (8005a10 <prvHeapInit+0xac>)
 8005994:	4413      	add	r3, r2
 8005996:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800599c:	4a1d      	ldr	r2, [pc, #116]	; (8005a14 <prvHeapInit+0xb0>)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80059a2:	4b1c      	ldr	r3, [pc, #112]	; (8005a14 <prvHeapInit+0xb0>)
 80059a4:	2200      	movs	r2, #0
 80059a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	68ba      	ldr	r2, [r7, #8]
 80059ac:	4413      	add	r3, r2
 80059ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80059b0:	2208      	movs	r2, #8
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	1a9b      	subs	r3, r3, r2
 80059b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	f023 0307 	bic.w	r3, r3, #7
 80059be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	4a15      	ldr	r2, [pc, #84]	; (8005a18 <prvHeapInit+0xb4>)
 80059c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80059c6:	4b14      	ldr	r3, [pc, #80]	; (8005a18 <prvHeapInit+0xb4>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	2200      	movs	r2, #0
 80059cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80059ce:	4b12      	ldr	r3, [pc, #72]	; (8005a18 <prvHeapInit+0xb4>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	2200      	movs	r2, #0
 80059d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	68fa      	ldr	r2, [r7, #12]
 80059de:	1ad2      	subs	r2, r2, r3
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80059e4:	4b0c      	ldr	r3, [pc, #48]	; (8005a18 <prvHeapInit+0xb4>)
 80059e6:	681a      	ldr	r2, [r3, #0]
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	4a0a      	ldr	r2, [pc, #40]	; (8005a1c <prvHeapInit+0xb8>)
 80059f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	4a09      	ldr	r2, [pc, #36]	; (8005a20 <prvHeapInit+0xbc>)
 80059fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80059fc:	4b09      	ldr	r3, [pc, #36]	; (8005a24 <prvHeapInit+0xc0>)
 80059fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005a02:	601a      	str	r2, [r3, #0]
}
 8005a04:	bf00      	nop
 8005a06:	3714      	adds	r7, #20
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0e:	4770      	bx	lr
 8005a10:	20000520 	.word	0x20000520
 8005a14:	20004120 	.word	0x20004120
 8005a18:	20004128 	.word	0x20004128
 8005a1c:	20004130 	.word	0x20004130
 8005a20:	2000412c 	.word	0x2000412c
 8005a24:	2000413c 	.word	0x2000413c

08005a28 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b085      	sub	sp, #20
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005a30:	4b28      	ldr	r3, [pc, #160]	; (8005ad4 <prvInsertBlockIntoFreeList+0xac>)
 8005a32:	60fb      	str	r3, [r7, #12]
 8005a34:	e002      	b.n	8005a3c <prvInsertBlockIntoFreeList+0x14>
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	60fb      	str	r3, [r7, #12]
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	687a      	ldr	r2, [r7, #4]
 8005a42:	429a      	cmp	r2, r3
 8005a44:	d8f7      	bhi.n	8005a36 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	68ba      	ldr	r2, [r7, #8]
 8005a50:	4413      	add	r3, r2
 8005a52:	687a      	ldr	r2, [r7, #4]
 8005a54:	429a      	cmp	r2, r3
 8005a56:	d108      	bne.n	8005a6a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	685a      	ldr	r2, [r3, #4]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	685b      	ldr	r3, [r3, #4]
 8005a60:	441a      	add	r2, r3
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	68ba      	ldr	r2, [r7, #8]
 8005a74:	441a      	add	r2, r3
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	429a      	cmp	r2, r3
 8005a7c:	d118      	bne.n	8005ab0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681a      	ldr	r2, [r3, #0]
 8005a82:	4b15      	ldr	r3, [pc, #84]	; (8005ad8 <prvInsertBlockIntoFreeList+0xb0>)
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	429a      	cmp	r2, r3
 8005a88:	d00d      	beq.n	8005aa6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	685a      	ldr	r2, [r3, #4]
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	441a      	add	r2, r3
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	681a      	ldr	r2, [r3, #0]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	601a      	str	r2, [r3, #0]
 8005aa4:	e008      	b.n	8005ab8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005aa6:	4b0c      	ldr	r3, [pc, #48]	; (8005ad8 <prvInsertBlockIntoFreeList+0xb0>)
 8005aa8:	681a      	ldr	r2, [r3, #0]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	601a      	str	r2, [r3, #0]
 8005aae:	e003      	b.n	8005ab8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681a      	ldr	r2, [r3, #0]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005ab8:	68fa      	ldr	r2, [r7, #12]
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	429a      	cmp	r2, r3
 8005abe:	d002      	beq.n	8005ac6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	687a      	ldr	r2, [r7, #4]
 8005ac4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005ac6:	bf00      	nop
 8005ac8:	3714      	adds	r7, #20
 8005aca:	46bd      	mov	sp, r7
 8005acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad0:	4770      	bx	lr
 8005ad2:	bf00      	nop
 8005ad4:	20004120 	.word	0x20004120
 8005ad8:	20004128 	.word	0x20004128

08005adc <__errno>:
 8005adc:	4b01      	ldr	r3, [pc, #4]	; (8005ae4 <__errno+0x8>)
 8005ade:	6818      	ldr	r0, [r3, #0]
 8005ae0:	4770      	bx	lr
 8005ae2:	bf00      	nop
 8005ae4:	20000010 	.word	0x20000010

08005ae8 <std>:
 8005ae8:	2300      	movs	r3, #0
 8005aea:	b510      	push	{r4, lr}
 8005aec:	4604      	mov	r4, r0
 8005aee:	e9c0 3300 	strd	r3, r3, [r0]
 8005af2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005af6:	6083      	str	r3, [r0, #8]
 8005af8:	8181      	strh	r1, [r0, #12]
 8005afa:	6643      	str	r3, [r0, #100]	; 0x64
 8005afc:	81c2      	strh	r2, [r0, #14]
 8005afe:	6183      	str	r3, [r0, #24]
 8005b00:	4619      	mov	r1, r3
 8005b02:	2208      	movs	r2, #8
 8005b04:	305c      	adds	r0, #92	; 0x5c
 8005b06:	f000 f91a 	bl	8005d3e <memset>
 8005b0a:	4b05      	ldr	r3, [pc, #20]	; (8005b20 <std+0x38>)
 8005b0c:	6263      	str	r3, [r4, #36]	; 0x24
 8005b0e:	4b05      	ldr	r3, [pc, #20]	; (8005b24 <std+0x3c>)
 8005b10:	62a3      	str	r3, [r4, #40]	; 0x28
 8005b12:	4b05      	ldr	r3, [pc, #20]	; (8005b28 <std+0x40>)
 8005b14:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005b16:	4b05      	ldr	r3, [pc, #20]	; (8005b2c <std+0x44>)
 8005b18:	6224      	str	r4, [r4, #32]
 8005b1a:	6323      	str	r3, [r4, #48]	; 0x30
 8005b1c:	bd10      	pop	{r4, pc}
 8005b1e:	bf00      	nop
 8005b20:	08006059 	.word	0x08006059
 8005b24:	0800607b 	.word	0x0800607b
 8005b28:	080060b3 	.word	0x080060b3
 8005b2c:	080060d7 	.word	0x080060d7

08005b30 <_cleanup_r>:
 8005b30:	4901      	ldr	r1, [pc, #4]	; (8005b38 <_cleanup_r+0x8>)
 8005b32:	f000 b8af 	b.w	8005c94 <_fwalk_reent>
 8005b36:	bf00      	nop
 8005b38:	080063b1 	.word	0x080063b1

08005b3c <__sfmoreglue>:
 8005b3c:	b570      	push	{r4, r5, r6, lr}
 8005b3e:	2268      	movs	r2, #104	; 0x68
 8005b40:	1e4d      	subs	r5, r1, #1
 8005b42:	4355      	muls	r5, r2
 8005b44:	460e      	mov	r6, r1
 8005b46:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005b4a:	f000 f921 	bl	8005d90 <_malloc_r>
 8005b4e:	4604      	mov	r4, r0
 8005b50:	b140      	cbz	r0, 8005b64 <__sfmoreglue+0x28>
 8005b52:	2100      	movs	r1, #0
 8005b54:	e9c0 1600 	strd	r1, r6, [r0]
 8005b58:	300c      	adds	r0, #12
 8005b5a:	60a0      	str	r0, [r4, #8]
 8005b5c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005b60:	f000 f8ed 	bl	8005d3e <memset>
 8005b64:	4620      	mov	r0, r4
 8005b66:	bd70      	pop	{r4, r5, r6, pc}

08005b68 <__sfp_lock_acquire>:
 8005b68:	4801      	ldr	r0, [pc, #4]	; (8005b70 <__sfp_lock_acquire+0x8>)
 8005b6a:	f000 b8d8 	b.w	8005d1e <__retarget_lock_acquire_recursive>
 8005b6e:	bf00      	nop
 8005b70:	20004141 	.word	0x20004141

08005b74 <__sfp_lock_release>:
 8005b74:	4801      	ldr	r0, [pc, #4]	; (8005b7c <__sfp_lock_release+0x8>)
 8005b76:	f000 b8d3 	b.w	8005d20 <__retarget_lock_release_recursive>
 8005b7a:	bf00      	nop
 8005b7c:	20004141 	.word	0x20004141

08005b80 <__sinit_lock_acquire>:
 8005b80:	4801      	ldr	r0, [pc, #4]	; (8005b88 <__sinit_lock_acquire+0x8>)
 8005b82:	f000 b8cc 	b.w	8005d1e <__retarget_lock_acquire_recursive>
 8005b86:	bf00      	nop
 8005b88:	20004142 	.word	0x20004142

08005b8c <__sinit_lock_release>:
 8005b8c:	4801      	ldr	r0, [pc, #4]	; (8005b94 <__sinit_lock_release+0x8>)
 8005b8e:	f000 b8c7 	b.w	8005d20 <__retarget_lock_release_recursive>
 8005b92:	bf00      	nop
 8005b94:	20004142 	.word	0x20004142

08005b98 <__sinit>:
 8005b98:	b510      	push	{r4, lr}
 8005b9a:	4604      	mov	r4, r0
 8005b9c:	f7ff fff0 	bl	8005b80 <__sinit_lock_acquire>
 8005ba0:	69a3      	ldr	r3, [r4, #24]
 8005ba2:	b11b      	cbz	r3, 8005bac <__sinit+0x14>
 8005ba4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ba8:	f7ff bff0 	b.w	8005b8c <__sinit_lock_release>
 8005bac:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005bb0:	6523      	str	r3, [r4, #80]	; 0x50
 8005bb2:	4b13      	ldr	r3, [pc, #76]	; (8005c00 <__sinit+0x68>)
 8005bb4:	4a13      	ldr	r2, [pc, #76]	; (8005c04 <__sinit+0x6c>)
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	62a2      	str	r2, [r4, #40]	; 0x28
 8005bba:	42a3      	cmp	r3, r4
 8005bbc:	bf04      	itt	eq
 8005bbe:	2301      	moveq	r3, #1
 8005bc0:	61a3      	streq	r3, [r4, #24]
 8005bc2:	4620      	mov	r0, r4
 8005bc4:	f000 f820 	bl	8005c08 <__sfp>
 8005bc8:	6060      	str	r0, [r4, #4]
 8005bca:	4620      	mov	r0, r4
 8005bcc:	f000 f81c 	bl	8005c08 <__sfp>
 8005bd0:	60a0      	str	r0, [r4, #8]
 8005bd2:	4620      	mov	r0, r4
 8005bd4:	f000 f818 	bl	8005c08 <__sfp>
 8005bd8:	2200      	movs	r2, #0
 8005bda:	60e0      	str	r0, [r4, #12]
 8005bdc:	2104      	movs	r1, #4
 8005bde:	6860      	ldr	r0, [r4, #4]
 8005be0:	f7ff ff82 	bl	8005ae8 <std>
 8005be4:	68a0      	ldr	r0, [r4, #8]
 8005be6:	2201      	movs	r2, #1
 8005be8:	2109      	movs	r1, #9
 8005bea:	f7ff ff7d 	bl	8005ae8 <std>
 8005bee:	68e0      	ldr	r0, [r4, #12]
 8005bf0:	2202      	movs	r2, #2
 8005bf2:	2112      	movs	r1, #18
 8005bf4:	f7ff ff78 	bl	8005ae8 <std>
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	61a3      	str	r3, [r4, #24]
 8005bfc:	e7d2      	b.n	8005ba4 <__sinit+0xc>
 8005bfe:	bf00      	nop
 8005c00:	0800676c 	.word	0x0800676c
 8005c04:	08005b31 	.word	0x08005b31

08005c08 <__sfp>:
 8005c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c0a:	4607      	mov	r7, r0
 8005c0c:	f7ff ffac 	bl	8005b68 <__sfp_lock_acquire>
 8005c10:	4b1e      	ldr	r3, [pc, #120]	; (8005c8c <__sfp+0x84>)
 8005c12:	681e      	ldr	r6, [r3, #0]
 8005c14:	69b3      	ldr	r3, [r6, #24]
 8005c16:	b913      	cbnz	r3, 8005c1e <__sfp+0x16>
 8005c18:	4630      	mov	r0, r6
 8005c1a:	f7ff ffbd 	bl	8005b98 <__sinit>
 8005c1e:	3648      	adds	r6, #72	; 0x48
 8005c20:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005c24:	3b01      	subs	r3, #1
 8005c26:	d503      	bpl.n	8005c30 <__sfp+0x28>
 8005c28:	6833      	ldr	r3, [r6, #0]
 8005c2a:	b30b      	cbz	r3, 8005c70 <__sfp+0x68>
 8005c2c:	6836      	ldr	r6, [r6, #0]
 8005c2e:	e7f7      	b.n	8005c20 <__sfp+0x18>
 8005c30:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005c34:	b9d5      	cbnz	r5, 8005c6c <__sfp+0x64>
 8005c36:	4b16      	ldr	r3, [pc, #88]	; (8005c90 <__sfp+0x88>)
 8005c38:	60e3      	str	r3, [r4, #12]
 8005c3a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005c3e:	6665      	str	r5, [r4, #100]	; 0x64
 8005c40:	f000 f86c 	bl	8005d1c <__retarget_lock_init_recursive>
 8005c44:	f7ff ff96 	bl	8005b74 <__sfp_lock_release>
 8005c48:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005c4c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005c50:	6025      	str	r5, [r4, #0]
 8005c52:	61a5      	str	r5, [r4, #24]
 8005c54:	2208      	movs	r2, #8
 8005c56:	4629      	mov	r1, r5
 8005c58:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005c5c:	f000 f86f 	bl	8005d3e <memset>
 8005c60:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005c64:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005c68:	4620      	mov	r0, r4
 8005c6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c6c:	3468      	adds	r4, #104	; 0x68
 8005c6e:	e7d9      	b.n	8005c24 <__sfp+0x1c>
 8005c70:	2104      	movs	r1, #4
 8005c72:	4638      	mov	r0, r7
 8005c74:	f7ff ff62 	bl	8005b3c <__sfmoreglue>
 8005c78:	4604      	mov	r4, r0
 8005c7a:	6030      	str	r0, [r6, #0]
 8005c7c:	2800      	cmp	r0, #0
 8005c7e:	d1d5      	bne.n	8005c2c <__sfp+0x24>
 8005c80:	f7ff ff78 	bl	8005b74 <__sfp_lock_release>
 8005c84:	230c      	movs	r3, #12
 8005c86:	603b      	str	r3, [r7, #0]
 8005c88:	e7ee      	b.n	8005c68 <__sfp+0x60>
 8005c8a:	bf00      	nop
 8005c8c:	0800676c 	.word	0x0800676c
 8005c90:	ffff0001 	.word	0xffff0001

08005c94 <_fwalk_reent>:
 8005c94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c98:	4606      	mov	r6, r0
 8005c9a:	4688      	mov	r8, r1
 8005c9c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005ca0:	2700      	movs	r7, #0
 8005ca2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005ca6:	f1b9 0901 	subs.w	r9, r9, #1
 8005caa:	d505      	bpl.n	8005cb8 <_fwalk_reent+0x24>
 8005cac:	6824      	ldr	r4, [r4, #0]
 8005cae:	2c00      	cmp	r4, #0
 8005cb0:	d1f7      	bne.n	8005ca2 <_fwalk_reent+0xe>
 8005cb2:	4638      	mov	r0, r7
 8005cb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005cb8:	89ab      	ldrh	r3, [r5, #12]
 8005cba:	2b01      	cmp	r3, #1
 8005cbc:	d907      	bls.n	8005cce <_fwalk_reent+0x3a>
 8005cbe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005cc2:	3301      	adds	r3, #1
 8005cc4:	d003      	beq.n	8005cce <_fwalk_reent+0x3a>
 8005cc6:	4629      	mov	r1, r5
 8005cc8:	4630      	mov	r0, r6
 8005cca:	47c0      	blx	r8
 8005ccc:	4307      	orrs	r7, r0
 8005cce:	3568      	adds	r5, #104	; 0x68
 8005cd0:	e7e9      	b.n	8005ca6 <_fwalk_reent+0x12>
	...

08005cd4 <__libc_init_array>:
 8005cd4:	b570      	push	{r4, r5, r6, lr}
 8005cd6:	4d0d      	ldr	r5, [pc, #52]	; (8005d0c <__libc_init_array+0x38>)
 8005cd8:	4c0d      	ldr	r4, [pc, #52]	; (8005d10 <__libc_init_array+0x3c>)
 8005cda:	1b64      	subs	r4, r4, r5
 8005cdc:	10a4      	asrs	r4, r4, #2
 8005cde:	2600      	movs	r6, #0
 8005ce0:	42a6      	cmp	r6, r4
 8005ce2:	d109      	bne.n	8005cf8 <__libc_init_array+0x24>
 8005ce4:	4d0b      	ldr	r5, [pc, #44]	; (8005d14 <__libc_init_array+0x40>)
 8005ce6:	4c0c      	ldr	r4, [pc, #48]	; (8005d18 <__libc_init_array+0x44>)
 8005ce8:	f000 fca2 	bl	8006630 <_init>
 8005cec:	1b64      	subs	r4, r4, r5
 8005cee:	10a4      	asrs	r4, r4, #2
 8005cf0:	2600      	movs	r6, #0
 8005cf2:	42a6      	cmp	r6, r4
 8005cf4:	d105      	bne.n	8005d02 <__libc_init_array+0x2e>
 8005cf6:	bd70      	pop	{r4, r5, r6, pc}
 8005cf8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cfc:	4798      	blx	r3
 8005cfe:	3601      	adds	r6, #1
 8005d00:	e7ee      	b.n	8005ce0 <__libc_init_array+0xc>
 8005d02:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d06:	4798      	blx	r3
 8005d08:	3601      	adds	r6, #1
 8005d0a:	e7f2      	b.n	8005cf2 <__libc_init_array+0x1e>
 8005d0c:	08006778 	.word	0x08006778
 8005d10:	08006778 	.word	0x08006778
 8005d14:	08006778 	.word	0x08006778
 8005d18:	0800677c 	.word	0x0800677c

08005d1c <__retarget_lock_init_recursive>:
 8005d1c:	4770      	bx	lr

08005d1e <__retarget_lock_acquire_recursive>:
 8005d1e:	4770      	bx	lr

08005d20 <__retarget_lock_release_recursive>:
 8005d20:	4770      	bx	lr

08005d22 <memcpy>:
 8005d22:	440a      	add	r2, r1
 8005d24:	4291      	cmp	r1, r2
 8005d26:	f100 33ff 	add.w	r3, r0, #4294967295
 8005d2a:	d100      	bne.n	8005d2e <memcpy+0xc>
 8005d2c:	4770      	bx	lr
 8005d2e:	b510      	push	{r4, lr}
 8005d30:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005d34:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005d38:	4291      	cmp	r1, r2
 8005d3a:	d1f9      	bne.n	8005d30 <memcpy+0xe>
 8005d3c:	bd10      	pop	{r4, pc}

08005d3e <memset>:
 8005d3e:	4402      	add	r2, r0
 8005d40:	4603      	mov	r3, r0
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d100      	bne.n	8005d48 <memset+0xa>
 8005d46:	4770      	bx	lr
 8005d48:	f803 1b01 	strb.w	r1, [r3], #1
 8005d4c:	e7f9      	b.n	8005d42 <memset+0x4>
	...

08005d50 <sbrk_aligned>:
 8005d50:	b570      	push	{r4, r5, r6, lr}
 8005d52:	4e0e      	ldr	r6, [pc, #56]	; (8005d8c <sbrk_aligned+0x3c>)
 8005d54:	460c      	mov	r4, r1
 8005d56:	6831      	ldr	r1, [r6, #0]
 8005d58:	4605      	mov	r5, r0
 8005d5a:	b911      	cbnz	r1, 8005d62 <sbrk_aligned+0x12>
 8005d5c:	f000 f96c 	bl	8006038 <_sbrk_r>
 8005d60:	6030      	str	r0, [r6, #0]
 8005d62:	4621      	mov	r1, r4
 8005d64:	4628      	mov	r0, r5
 8005d66:	f000 f967 	bl	8006038 <_sbrk_r>
 8005d6a:	1c43      	adds	r3, r0, #1
 8005d6c:	d00a      	beq.n	8005d84 <sbrk_aligned+0x34>
 8005d6e:	1cc4      	adds	r4, r0, #3
 8005d70:	f024 0403 	bic.w	r4, r4, #3
 8005d74:	42a0      	cmp	r0, r4
 8005d76:	d007      	beq.n	8005d88 <sbrk_aligned+0x38>
 8005d78:	1a21      	subs	r1, r4, r0
 8005d7a:	4628      	mov	r0, r5
 8005d7c:	f000 f95c 	bl	8006038 <_sbrk_r>
 8005d80:	3001      	adds	r0, #1
 8005d82:	d101      	bne.n	8005d88 <sbrk_aligned+0x38>
 8005d84:	f04f 34ff 	mov.w	r4, #4294967295
 8005d88:	4620      	mov	r0, r4
 8005d8a:	bd70      	pop	{r4, r5, r6, pc}
 8005d8c:	20004148 	.word	0x20004148

08005d90 <_malloc_r>:
 8005d90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d94:	1ccd      	adds	r5, r1, #3
 8005d96:	f025 0503 	bic.w	r5, r5, #3
 8005d9a:	3508      	adds	r5, #8
 8005d9c:	2d0c      	cmp	r5, #12
 8005d9e:	bf38      	it	cc
 8005da0:	250c      	movcc	r5, #12
 8005da2:	2d00      	cmp	r5, #0
 8005da4:	4607      	mov	r7, r0
 8005da6:	db01      	blt.n	8005dac <_malloc_r+0x1c>
 8005da8:	42a9      	cmp	r1, r5
 8005daa:	d905      	bls.n	8005db8 <_malloc_r+0x28>
 8005dac:	230c      	movs	r3, #12
 8005dae:	603b      	str	r3, [r7, #0]
 8005db0:	2600      	movs	r6, #0
 8005db2:	4630      	mov	r0, r6
 8005db4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005db8:	4e2e      	ldr	r6, [pc, #184]	; (8005e74 <_malloc_r+0xe4>)
 8005dba:	f000 fbad 	bl	8006518 <__malloc_lock>
 8005dbe:	6833      	ldr	r3, [r6, #0]
 8005dc0:	461c      	mov	r4, r3
 8005dc2:	bb34      	cbnz	r4, 8005e12 <_malloc_r+0x82>
 8005dc4:	4629      	mov	r1, r5
 8005dc6:	4638      	mov	r0, r7
 8005dc8:	f7ff ffc2 	bl	8005d50 <sbrk_aligned>
 8005dcc:	1c43      	adds	r3, r0, #1
 8005dce:	4604      	mov	r4, r0
 8005dd0:	d14d      	bne.n	8005e6e <_malloc_r+0xde>
 8005dd2:	6834      	ldr	r4, [r6, #0]
 8005dd4:	4626      	mov	r6, r4
 8005dd6:	2e00      	cmp	r6, #0
 8005dd8:	d140      	bne.n	8005e5c <_malloc_r+0xcc>
 8005dda:	6823      	ldr	r3, [r4, #0]
 8005ddc:	4631      	mov	r1, r6
 8005dde:	4638      	mov	r0, r7
 8005de0:	eb04 0803 	add.w	r8, r4, r3
 8005de4:	f000 f928 	bl	8006038 <_sbrk_r>
 8005de8:	4580      	cmp	r8, r0
 8005dea:	d13a      	bne.n	8005e62 <_malloc_r+0xd2>
 8005dec:	6821      	ldr	r1, [r4, #0]
 8005dee:	3503      	adds	r5, #3
 8005df0:	1a6d      	subs	r5, r5, r1
 8005df2:	f025 0503 	bic.w	r5, r5, #3
 8005df6:	3508      	adds	r5, #8
 8005df8:	2d0c      	cmp	r5, #12
 8005dfa:	bf38      	it	cc
 8005dfc:	250c      	movcc	r5, #12
 8005dfe:	4629      	mov	r1, r5
 8005e00:	4638      	mov	r0, r7
 8005e02:	f7ff ffa5 	bl	8005d50 <sbrk_aligned>
 8005e06:	3001      	adds	r0, #1
 8005e08:	d02b      	beq.n	8005e62 <_malloc_r+0xd2>
 8005e0a:	6823      	ldr	r3, [r4, #0]
 8005e0c:	442b      	add	r3, r5
 8005e0e:	6023      	str	r3, [r4, #0]
 8005e10:	e00e      	b.n	8005e30 <_malloc_r+0xa0>
 8005e12:	6822      	ldr	r2, [r4, #0]
 8005e14:	1b52      	subs	r2, r2, r5
 8005e16:	d41e      	bmi.n	8005e56 <_malloc_r+0xc6>
 8005e18:	2a0b      	cmp	r2, #11
 8005e1a:	d916      	bls.n	8005e4a <_malloc_r+0xba>
 8005e1c:	1961      	adds	r1, r4, r5
 8005e1e:	42a3      	cmp	r3, r4
 8005e20:	6025      	str	r5, [r4, #0]
 8005e22:	bf18      	it	ne
 8005e24:	6059      	strne	r1, [r3, #4]
 8005e26:	6863      	ldr	r3, [r4, #4]
 8005e28:	bf08      	it	eq
 8005e2a:	6031      	streq	r1, [r6, #0]
 8005e2c:	5162      	str	r2, [r4, r5]
 8005e2e:	604b      	str	r3, [r1, #4]
 8005e30:	4638      	mov	r0, r7
 8005e32:	f104 060b 	add.w	r6, r4, #11
 8005e36:	f000 fb75 	bl	8006524 <__malloc_unlock>
 8005e3a:	f026 0607 	bic.w	r6, r6, #7
 8005e3e:	1d23      	adds	r3, r4, #4
 8005e40:	1af2      	subs	r2, r6, r3
 8005e42:	d0b6      	beq.n	8005db2 <_malloc_r+0x22>
 8005e44:	1b9b      	subs	r3, r3, r6
 8005e46:	50a3      	str	r3, [r4, r2]
 8005e48:	e7b3      	b.n	8005db2 <_malloc_r+0x22>
 8005e4a:	6862      	ldr	r2, [r4, #4]
 8005e4c:	42a3      	cmp	r3, r4
 8005e4e:	bf0c      	ite	eq
 8005e50:	6032      	streq	r2, [r6, #0]
 8005e52:	605a      	strne	r2, [r3, #4]
 8005e54:	e7ec      	b.n	8005e30 <_malloc_r+0xa0>
 8005e56:	4623      	mov	r3, r4
 8005e58:	6864      	ldr	r4, [r4, #4]
 8005e5a:	e7b2      	b.n	8005dc2 <_malloc_r+0x32>
 8005e5c:	4634      	mov	r4, r6
 8005e5e:	6876      	ldr	r6, [r6, #4]
 8005e60:	e7b9      	b.n	8005dd6 <_malloc_r+0x46>
 8005e62:	230c      	movs	r3, #12
 8005e64:	603b      	str	r3, [r7, #0]
 8005e66:	4638      	mov	r0, r7
 8005e68:	f000 fb5c 	bl	8006524 <__malloc_unlock>
 8005e6c:	e7a1      	b.n	8005db2 <_malloc_r+0x22>
 8005e6e:	6025      	str	r5, [r4, #0]
 8005e70:	e7de      	b.n	8005e30 <_malloc_r+0xa0>
 8005e72:	bf00      	nop
 8005e74:	20004144 	.word	0x20004144

08005e78 <_puts_r>:
 8005e78:	b570      	push	{r4, r5, r6, lr}
 8005e7a:	460e      	mov	r6, r1
 8005e7c:	4605      	mov	r5, r0
 8005e7e:	b118      	cbz	r0, 8005e88 <_puts_r+0x10>
 8005e80:	6983      	ldr	r3, [r0, #24]
 8005e82:	b90b      	cbnz	r3, 8005e88 <_puts_r+0x10>
 8005e84:	f7ff fe88 	bl	8005b98 <__sinit>
 8005e88:	69ab      	ldr	r3, [r5, #24]
 8005e8a:	68ac      	ldr	r4, [r5, #8]
 8005e8c:	b913      	cbnz	r3, 8005e94 <_puts_r+0x1c>
 8005e8e:	4628      	mov	r0, r5
 8005e90:	f7ff fe82 	bl	8005b98 <__sinit>
 8005e94:	4b2c      	ldr	r3, [pc, #176]	; (8005f48 <_puts_r+0xd0>)
 8005e96:	429c      	cmp	r4, r3
 8005e98:	d120      	bne.n	8005edc <_puts_r+0x64>
 8005e9a:	686c      	ldr	r4, [r5, #4]
 8005e9c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005e9e:	07db      	lsls	r3, r3, #31
 8005ea0:	d405      	bmi.n	8005eae <_puts_r+0x36>
 8005ea2:	89a3      	ldrh	r3, [r4, #12]
 8005ea4:	0598      	lsls	r0, r3, #22
 8005ea6:	d402      	bmi.n	8005eae <_puts_r+0x36>
 8005ea8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005eaa:	f7ff ff38 	bl	8005d1e <__retarget_lock_acquire_recursive>
 8005eae:	89a3      	ldrh	r3, [r4, #12]
 8005eb0:	0719      	lsls	r1, r3, #28
 8005eb2:	d51d      	bpl.n	8005ef0 <_puts_r+0x78>
 8005eb4:	6923      	ldr	r3, [r4, #16]
 8005eb6:	b1db      	cbz	r3, 8005ef0 <_puts_r+0x78>
 8005eb8:	3e01      	subs	r6, #1
 8005eba:	68a3      	ldr	r3, [r4, #8]
 8005ebc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005ec0:	3b01      	subs	r3, #1
 8005ec2:	60a3      	str	r3, [r4, #8]
 8005ec4:	bb39      	cbnz	r1, 8005f16 <_puts_r+0x9e>
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	da38      	bge.n	8005f3c <_puts_r+0xc4>
 8005eca:	4622      	mov	r2, r4
 8005ecc:	210a      	movs	r1, #10
 8005ece:	4628      	mov	r0, r5
 8005ed0:	f000 f906 	bl	80060e0 <__swbuf_r>
 8005ed4:	3001      	adds	r0, #1
 8005ed6:	d011      	beq.n	8005efc <_puts_r+0x84>
 8005ed8:	250a      	movs	r5, #10
 8005eda:	e011      	b.n	8005f00 <_puts_r+0x88>
 8005edc:	4b1b      	ldr	r3, [pc, #108]	; (8005f4c <_puts_r+0xd4>)
 8005ede:	429c      	cmp	r4, r3
 8005ee0:	d101      	bne.n	8005ee6 <_puts_r+0x6e>
 8005ee2:	68ac      	ldr	r4, [r5, #8]
 8005ee4:	e7da      	b.n	8005e9c <_puts_r+0x24>
 8005ee6:	4b1a      	ldr	r3, [pc, #104]	; (8005f50 <_puts_r+0xd8>)
 8005ee8:	429c      	cmp	r4, r3
 8005eea:	bf08      	it	eq
 8005eec:	68ec      	ldreq	r4, [r5, #12]
 8005eee:	e7d5      	b.n	8005e9c <_puts_r+0x24>
 8005ef0:	4621      	mov	r1, r4
 8005ef2:	4628      	mov	r0, r5
 8005ef4:	f000 f958 	bl	80061a8 <__swsetup_r>
 8005ef8:	2800      	cmp	r0, #0
 8005efa:	d0dd      	beq.n	8005eb8 <_puts_r+0x40>
 8005efc:	f04f 35ff 	mov.w	r5, #4294967295
 8005f00:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005f02:	07da      	lsls	r2, r3, #31
 8005f04:	d405      	bmi.n	8005f12 <_puts_r+0x9a>
 8005f06:	89a3      	ldrh	r3, [r4, #12]
 8005f08:	059b      	lsls	r3, r3, #22
 8005f0a:	d402      	bmi.n	8005f12 <_puts_r+0x9a>
 8005f0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f0e:	f7ff ff07 	bl	8005d20 <__retarget_lock_release_recursive>
 8005f12:	4628      	mov	r0, r5
 8005f14:	bd70      	pop	{r4, r5, r6, pc}
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	da04      	bge.n	8005f24 <_puts_r+0xac>
 8005f1a:	69a2      	ldr	r2, [r4, #24]
 8005f1c:	429a      	cmp	r2, r3
 8005f1e:	dc06      	bgt.n	8005f2e <_puts_r+0xb6>
 8005f20:	290a      	cmp	r1, #10
 8005f22:	d004      	beq.n	8005f2e <_puts_r+0xb6>
 8005f24:	6823      	ldr	r3, [r4, #0]
 8005f26:	1c5a      	adds	r2, r3, #1
 8005f28:	6022      	str	r2, [r4, #0]
 8005f2a:	7019      	strb	r1, [r3, #0]
 8005f2c:	e7c5      	b.n	8005eba <_puts_r+0x42>
 8005f2e:	4622      	mov	r2, r4
 8005f30:	4628      	mov	r0, r5
 8005f32:	f000 f8d5 	bl	80060e0 <__swbuf_r>
 8005f36:	3001      	adds	r0, #1
 8005f38:	d1bf      	bne.n	8005eba <_puts_r+0x42>
 8005f3a:	e7df      	b.n	8005efc <_puts_r+0x84>
 8005f3c:	6823      	ldr	r3, [r4, #0]
 8005f3e:	250a      	movs	r5, #10
 8005f40:	1c5a      	adds	r2, r3, #1
 8005f42:	6022      	str	r2, [r4, #0]
 8005f44:	701d      	strb	r5, [r3, #0]
 8005f46:	e7db      	b.n	8005f00 <_puts_r+0x88>
 8005f48:	0800672c 	.word	0x0800672c
 8005f4c:	0800674c 	.word	0x0800674c
 8005f50:	0800670c 	.word	0x0800670c

08005f54 <puts>:
 8005f54:	4b02      	ldr	r3, [pc, #8]	; (8005f60 <puts+0xc>)
 8005f56:	4601      	mov	r1, r0
 8005f58:	6818      	ldr	r0, [r3, #0]
 8005f5a:	f7ff bf8d 	b.w	8005e78 <_puts_r>
 8005f5e:	bf00      	nop
 8005f60:	20000010 	.word	0x20000010

08005f64 <cleanup_glue>:
 8005f64:	b538      	push	{r3, r4, r5, lr}
 8005f66:	460c      	mov	r4, r1
 8005f68:	6809      	ldr	r1, [r1, #0]
 8005f6a:	4605      	mov	r5, r0
 8005f6c:	b109      	cbz	r1, 8005f72 <cleanup_glue+0xe>
 8005f6e:	f7ff fff9 	bl	8005f64 <cleanup_glue>
 8005f72:	4621      	mov	r1, r4
 8005f74:	4628      	mov	r0, r5
 8005f76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f7a:	f000 bad9 	b.w	8006530 <_free_r>
	...

08005f80 <_reclaim_reent>:
 8005f80:	4b2c      	ldr	r3, [pc, #176]	; (8006034 <_reclaim_reent+0xb4>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4283      	cmp	r3, r0
 8005f86:	b570      	push	{r4, r5, r6, lr}
 8005f88:	4604      	mov	r4, r0
 8005f8a:	d051      	beq.n	8006030 <_reclaim_reent+0xb0>
 8005f8c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005f8e:	b143      	cbz	r3, 8005fa2 <_reclaim_reent+0x22>
 8005f90:	68db      	ldr	r3, [r3, #12]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d14a      	bne.n	800602c <_reclaim_reent+0xac>
 8005f96:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005f98:	6819      	ldr	r1, [r3, #0]
 8005f9a:	b111      	cbz	r1, 8005fa2 <_reclaim_reent+0x22>
 8005f9c:	4620      	mov	r0, r4
 8005f9e:	f000 fac7 	bl	8006530 <_free_r>
 8005fa2:	6961      	ldr	r1, [r4, #20]
 8005fa4:	b111      	cbz	r1, 8005fac <_reclaim_reent+0x2c>
 8005fa6:	4620      	mov	r0, r4
 8005fa8:	f000 fac2 	bl	8006530 <_free_r>
 8005fac:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005fae:	b111      	cbz	r1, 8005fb6 <_reclaim_reent+0x36>
 8005fb0:	4620      	mov	r0, r4
 8005fb2:	f000 fabd 	bl	8006530 <_free_r>
 8005fb6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005fb8:	b111      	cbz	r1, 8005fc0 <_reclaim_reent+0x40>
 8005fba:	4620      	mov	r0, r4
 8005fbc:	f000 fab8 	bl	8006530 <_free_r>
 8005fc0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8005fc2:	b111      	cbz	r1, 8005fca <_reclaim_reent+0x4a>
 8005fc4:	4620      	mov	r0, r4
 8005fc6:	f000 fab3 	bl	8006530 <_free_r>
 8005fca:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8005fcc:	b111      	cbz	r1, 8005fd4 <_reclaim_reent+0x54>
 8005fce:	4620      	mov	r0, r4
 8005fd0:	f000 faae 	bl	8006530 <_free_r>
 8005fd4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8005fd6:	b111      	cbz	r1, 8005fde <_reclaim_reent+0x5e>
 8005fd8:	4620      	mov	r0, r4
 8005fda:	f000 faa9 	bl	8006530 <_free_r>
 8005fde:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8005fe0:	b111      	cbz	r1, 8005fe8 <_reclaim_reent+0x68>
 8005fe2:	4620      	mov	r0, r4
 8005fe4:	f000 faa4 	bl	8006530 <_free_r>
 8005fe8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005fea:	b111      	cbz	r1, 8005ff2 <_reclaim_reent+0x72>
 8005fec:	4620      	mov	r0, r4
 8005fee:	f000 fa9f 	bl	8006530 <_free_r>
 8005ff2:	69a3      	ldr	r3, [r4, #24]
 8005ff4:	b1e3      	cbz	r3, 8006030 <_reclaim_reent+0xb0>
 8005ff6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005ff8:	4620      	mov	r0, r4
 8005ffa:	4798      	blx	r3
 8005ffc:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8005ffe:	b1b9      	cbz	r1, 8006030 <_reclaim_reent+0xb0>
 8006000:	4620      	mov	r0, r4
 8006002:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006006:	f7ff bfad 	b.w	8005f64 <cleanup_glue>
 800600a:	5949      	ldr	r1, [r1, r5]
 800600c:	b941      	cbnz	r1, 8006020 <_reclaim_reent+0xa0>
 800600e:	3504      	adds	r5, #4
 8006010:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006012:	2d80      	cmp	r5, #128	; 0x80
 8006014:	68d9      	ldr	r1, [r3, #12]
 8006016:	d1f8      	bne.n	800600a <_reclaim_reent+0x8a>
 8006018:	4620      	mov	r0, r4
 800601a:	f000 fa89 	bl	8006530 <_free_r>
 800601e:	e7ba      	b.n	8005f96 <_reclaim_reent+0x16>
 8006020:	680e      	ldr	r6, [r1, #0]
 8006022:	4620      	mov	r0, r4
 8006024:	f000 fa84 	bl	8006530 <_free_r>
 8006028:	4631      	mov	r1, r6
 800602a:	e7ef      	b.n	800600c <_reclaim_reent+0x8c>
 800602c:	2500      	movs	r5, #0
 800602e:	e7ef      	b.n	8006010 <_reclaim_reent+0x90>
 8006030:	bd70      	pop	{r4, r5, r6, pc}
 8006032:	bf00      	nop
 8006034:	20000010 	.word	0x20000010

08006038 <_sbrk_r>:
 8006038:	b538      	push	{r3, r4, r5, lr}
 800603a:	4d06      	ldr	r5, [pc, #24]	; (8006054 <_sbrk_r+0x1c>)
 800603c:	2300      	movs	r3, #0
 800603e:	4604      	mov	r4, r0
 8006040:	4608      	mov	r0, r1
 8006042:	602b      	str	r3, [r5, #0]
 8006044:	f7fa fd72 	bl	8000b2c <_sbrk>
 8006048:	1c43      	adds	r3, r0, #1
 800604a:	d102      	bne.n	8006052 <_sbrk_r+0x1a>
 800604c:	682b      	ldr	r3, [r5, #0]
 800604e:	b103      	cbz	r3, 8006052 <_sbrk_r+0x1a>
 8006050:	6023      	str	r3, [r4, #0]
 8006052:	bd38      	pop	{r3, r4, r5, pc}
 8006054:	2000414c 	.word	0x2000414c

08006058 <__sread>:
 8006058:	b510      	push	{r4, lr}
 800605a:	460c      	mov	r4, r1
 800605c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006060:	f000 fab2 	bl	80065c8 <_read_r>
 8006064:	2800      	cmp	r0, #0
 8006066:	bfab      	itete	ge
 8006068:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800606a:	89a3      	ldrhlt	r3, [r4, #12]
 800606c:	181b      	addge	r3, r3, r0
 800606e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006072:	bfac      	ite	ge
 8006074:	6563      	strge	r3, [r4, #84]	; 0x54
 8006076:	81a3      	strhlt	r3, [r4, #12]
 8006078:	bd10      	pop	{r4, pc}

0800607a <__swrite>:
 800607a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800607e:	461f      	mov	r7, r3
 8006080:	898b      	ldrh	r3, [r1, #12]
 8006082:	05db      	lsls	r3, r3, #23
 8006084:	4605      	mov	r5, r0
 8006086:	460c      	mov	r4, r1
 8006088:	4616      	mov	r6, r2
 800608a:	d505      	bpl.n	8006098 <__swrite+0x1e>
 800608c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006090:	2302      	movs	r3, #2
 8006092:	2200      	movs	r2, #0
 8006094:	f000 f9c8 	bl	8006428 <_lseek_r>
 8006098:	89a3      	ldrh	r3, [r4, #12]
 800609a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800609e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80060a2:	81a3      	strh	r3, [r4, #12]
 80060a4:	4632      	mov	r2, r6
 80060a6:	463b      	mov	r3, r7
 80060a8:	4628      	mov	r0, r5
 80060aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80060ae:	f000 b869 	b.w	8006184 <_write_r>

080060b2 <__sseek>:
 80060b2:	b510      	push	{r4, lr}
 80060b4:	460c      	mov	r4, r1
 80060b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060ba:	f000 f9b5 	bl	8006428 <_lseek_r>
 80060be:	1c43      	adds	r3, r0, #1
 80060c0:	89a3      	ldrh	r3, [r4, #12]
 80060c2:	bf15      	itete	ne
 80060c4:	6560      	strne	r0, [r4, #84]	; 0x54
 80060c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80060ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80060ce:	81a3      	strheq	r3, [r4, #12]
 80060d0:	bf18      	it	ne
 80060d2:	81a3      	strhne	r3, [r4, #12]
 80060d4:	bd10      	pop	{r4, pc}

080060d6 <__sclose>:
 80060d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060da:	f000 b8d3 	b.w	8006284 <_close_r>
	...

080060e0 <__swbuf_r>:
 80060e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060e2:	460e      	mov	r6, r1
 80060e4:	4614      	mov	r4, r2
 80060e6:	4605      	mov	r5, r0
 80060e8:	b118      	cbz	r0, 80060f2 <__swbuf_r+0x12>
 80060ea:	6983      	ldr	r3, [r0, #24]
 80060ec:	b90b      	cbnz	r3, 80060f2 <__swbuf_r+0x12>
 80060ee:	f7ff fd53 	bl	8005b98 <__sinit>
 80060f2:	4b21      	ldr	r3, [pc, #132]	; (8006178 <__swbuf_r+0x98>)
 80060f4:	429c      	cmp	r4, r3
 80060f6:	d12b      	bne.n	8006150 <__swbuf_r+0x70>
 80060f8:	686c      	ldr	r4, [r5, #4]
 80060fa:	69a3      	ldr	r3, [r4, #24]
 80060fc:	60a3      	str	r3, [r4, #8]
 80060fe:	89a3      	ldrh	r3, [r4, #12]
 8006100:	071a      	lsls	r2, r3, #28
 8006102:	d52f      	bpl.n	8006164 <__swbuf_r+0x84>
 8006104:	6923      	ldr	r3, [r4, #16]
 8006106:	b36b      	cbz	r3, 8006164 <__swbuf_r+0x84>
 8006108:	6923      	ldr	r3, [r4, #16]
 800610a:	6820      	ldr	r0, [r4, #0]
 800610c:	1ac0      	subs	r0, r0, r3
 800610e:	6963      	ldr	r3, [r4, #20]
 8006110:	b2f6      	uxtb	r6, r6
 8006112:	4283      	cmp	r3, r0
 8006114:	4637      	mov	r7, r6
 8006116:	dc04      	bgt.n	8006122 <__swbuf_r+0x42>
 8006118:	4621      	mov	r1, r4
 800611a:	4628      	mov	r0, r5
 800611c:	f000 f948 	bl	80063b0 <_fflush_r>
 8006120:	bb30      	cbnz	r0, 8006170 <__swbuf_r+0x90>
 8006122:	68a3      	ldr	r3, [r4, #8]
 8006124:	3b01      	subs	r3, #1
 8006126:	60a3      	str	r3, [r4, #8]
 8006128:	6823      	ldr	r3, [r4, #0]
 800612a:	1c5a      	adds	r2, r3, #1
 800612c:	6022      	str	r2, [r4, #0]
 800612e:	701e      	strb	r6, [r3, #0]
 8006130:	6963      	ldr	r3, [r4, #20]
 8006132:	3001      	adds	r0, #1
 8006134:	4283      	cmp	r3, r0
 8006136:	d004      	beq.n	8006142 <__swbuf_r+0x62>
 8006138:	89a3      	ldrh	r3, [r4, #12]
 800613a:	07db      	lsls	r3, r3, #31
 800613c:	d506      	bpl.n	800614c <__swbuf_r+0x6c>
 800613e:	2e0a      	cmp	r6, #10
 8006140:	d104      	bne.n	800614c <__swbuf_r+0x6c>
 8006142:	4621      	mov	r1, r4
 8006144:	4628      	mov	r0, r5
 8006146:	f000 f933 	bl	80063b0 <_fflush_r>
 800614a:	b988      	cbnz	r0, 8006170 <__swbuf_r+0x90>
 800614c:	4638      	mov	r0, r7
 800614e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006150:	4b0a      	ldr	r3, [pc, #40]	; (800617c <__swbuf_r+0x9c>)
 8006152:	429c      	cmp	r4, r3
 8006154:	d101      	bne.n	800615a <__swbuf_r+0x7a>
 8006156:	68ac      	ldr	r4, [r5, #8]
 8006158:	e7cf      	b.n	80060fa <__swbuf_r+0x1a>
 800615a:	4b09      	ldr	r3, [pc, #36]	; (8006180 <__swbuf_r+0xa0>)
 800615c:	429c      	cmp	r4, r3
 800615e:	bf08      	it	eq
 8006160:	68ec      	ldreq	r4, [r5, #12]
 8006162:	e7ca      	b.n	80060fa <__swbuf_r+0x1a>
 8006164:	4621      	mov	r1, r4
 8006166:	4628      	mov	r0, r5
 8006168:	f000 f81e 	bl	80061a8 <__swsetup_r>
 800616c:	2800      	cmp	r0, #0
 800616e:	d0cb      	beq.n	8006108 <__swbuf_r+0x28>
 8006170:	f04f 37ff 	mov.w	r7, #4294967295
 8006174:	e7ea      	b.n	800614c <__swbuf_r+0x6c>
 8006176:	bf00      	nop
 8006178:	0800672c 	.word	0x0800672c
 800617c:	0800674c 	.word	0x0800674c
 8006180:	0800670c 	.word	0x0800670c

08006184 <_write_r>:
 8006184:	b538      	push	{r3, r4, r5, lr}
 8006186:	4d07      	ldr	r5, [pc, #28]	; (80061a4 <_write_r+0x20>)
 8006188:	4604      	mov	r4, r0
 800618a:	4608      	mov	r0, r1
 800618c:	4611      	mov	r1, r2
 800618e:	2200      	movs	r2, #0
 8006190:	602a      	str	r2, [r5, #0]
 8006192:	461a      	mov	r2, r3
 8006194:	f7fa fb00 	bl	8000798 <_write>
 8006198:	1c43      	adds	r3, r0, #1
 800619a:	d102      	bne.n	80061a2 <_write_r+0x1e>
 800619c:	682b      	ldr	r3, [r5, #0]
 800619e:	b103      	cbz	r3, 80061a2 <_write_r+0x1e>
 80061a0:	6023      	str	r3, [r4, #0]
 80061a2:	bd38      	pop	{r3, r4, r5, pc}
 80061a4:	2000414c 	.word	0x2000414c

080061a8 <__swsetup_r>:
 80061a8:	4b32      	ldr	r3, [pc, #200]	; (8006274 <__swsetup_r+0xcc>)
 80061aa:	b570      	push	{r4, r5, r6, lr}
 80061ac:	681d      	ldr	r5, [r3, #0]
 80061ae:	4606      	mov	r6, r0
 80061b0:	460c      	mov	r4, r1
 80061b2:	b125      	cbz	r5, 80061be <__swsetup_r+0x16>
 80061b4:	69ab      	ldr	r3, [r5, #24]
 80061b6:	b913      	cbnz	r3, 80061be <__swsetup_r+0x16>
 80061b8:	4628      	mov	r0, r5
 80061ba:	f7ff fced 	bl	8005b98 <__sinit>
 80061be:	4b2e      	ldr	r3, [pc, #184]	; (8006278 <__swsetup_r+0xd0>)
 80061c0:	429c      	cmp	r4, r3
 80061c2:	d10f      	bne.n	80061e4 <__swsetup_r+0x3c>
 80061c4:	686c      	ldr	r4, [r5, #4]
 80061c6:	89a3      	ldrh	r3, [r4, #12]
 80061c8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80061cc:	0719      	lsls	r1, r3, #28
 80061ce:	d42c      	bmi.n	800622a <__swsetup_r+0x82>
 80061d0:	06dd      	lsls	r5, r3, #27
 80061d2:	d411      	bmi.n	80061f8 <__swsetup_r+0x50>
 80061d4:	2309      	movs	r3, #9
 80061d6:	6033      	str	r3, [r6, #0]
 80061d8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80061dc:	81a3      	strh	r3, [r4, #12]
 80061de:	f04f 30ff 	mov.w	r0, #4294967295
 80061e2:	e03e      	b.n	8006262 <__swsetup_r+0xba>
 80061e4:	4b25      	ldr	r3, [pc, #148]	; (800627c <__swsetup_r+0xd4>)
 80061e6:	429c      	cmp	r4, r3
 80061e8:	d101      	bne.n	80061ee <__swsetup_r+0x46>
 80061ea:	68ac      	ldr	r4, [r5, #8]
 80061ec:	e7eb      	b.n	80061c6 <__swsetup_r+0x1e>
 80061ee:	4b24      	ldr	r3, [pc, #144]	; (8006280 <__swsetup_r+0xd8>)
 80061f0:	429c      	cmp	r4, r3
 80061f2:	bf08      	it	eq
 80061f4:	68ec      	ldreq	r4, [r5, #12]
 80061f6:	e7e6      	b.n	80061c6 <__swsetup_r+0x1e>
 80061f8:	0758      	lsls	r0, r3, #29
 80061fa:	d512      	bpl.n	8006222 <__swsetup_r+0x7a>
 80061fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80061fe:	b141      	cbz	r1, 8006212 <__swsetup_r+0x6a>
 8006200:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006204:	4299      	cmp	r1, r3
 8006206:	d002      	beq.n	800620e <__swsetup_r+0x66>
 8006208:	4630      	mov	r0, r6
 800620a:	f000 f991 	bl	8006530 <_free_r>
 800620e:	2300      	movs	r3, #0
 8006210:	6363      	str	r3, [r4, #52]	; 0x34
 8006212:	89a3      	ldrh	r3, [r4, #12]
 8006214:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006218:	81a3      	strh	r3, [r4, #12]
 800621a:	2300      	movs	r3, #0
 800621c:	6063      	str	r3, [r4, #4]
 800621e:	6923      	ldr	r3, [r4, #16]
 8006220:	6023      	str	r3, [r4, #0]
 8006222:	89a3      	ldrh	r3, [r4, #12]
 8006224:	f043 0308 	orr.w	r3, r3, #8
 8006228:	81a3      	strh	r3, [r4, #12]
 800622a:	6923      	ldr	r3, [r4, #16]
 800622c:	b94b      	cbnz	r3, 8006242 <__swsetup_r+0x9a>
 800622e:	89a3      	ldrh	r3, [r4, #12]
 8006230:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006234:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006238:	d003      	beq.n	8006242 <__swsetup_r+0x9a>
 800623a:	4621      	mov	r1, r4
 800623c:	4630      	mov	r0, r6
 800623e:	f000 f92b 	bl	8006498 <__smakebuf_r>
 8006242:	89a0      	ldrh	r0, [r4, #12]
 8006244:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006248:	f010 0301 	ands.w	r3, r0, #1
 800624c:	d00a      	beq.n	8006264 <__swsetup_r+0xbc>
 800624e:	2300      	movs	r3, #0
 8006250:	60a3      	str	r3, [r4, #8]
 8006252:	6963      	ldr	r3, [r4, #20]
 8006254:	425b      	negs	r3, r3
 8006256:	61a3      	str	r3, [r4, #24]
 8006258:	6923      	ldr	r3, [r4, #16]
 800625a:	b943      	cbnz	r3, 800626e <__swsetup_r+0xc6>
 800625c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006260:	d1ba      	bne.n	80061d8 <__swsetup_r+0x30>
 8006262:	bd70      	pop	{r4, r5, r6, pc}
 8006264:	0781      	lsls	r1, r0, #30
 8006266:	bf58      	it	pl
 8006268:	6963      	ldrpl	r3, [r4, #20]
 800626a:	60a3      	str	r3, [r4, #8]
 800626c:	e7f4      	b.n	8006258 <__swsetup_r+0xb0>
 800626e:	2000      	movs	r0, #0
 8006270:	e7f7      	b.n	8006262 <__swsetup_r+0xba>
 8006272:	bf00      	nop
 8006274:	20000010 	.word	0x20000010
 8006278:	0800672c 	.word	0x0800672c
 800627c:	0800674c 	.word	0x0800674c
 8006280:	0800670c 	.word	0x0800670c

08006284 <_close_r>:
 8006284:	b538      	push	{r3, r4, r5, lr}
 8006286:	4d06      	ldr	r5, [pc, #24]	; (80062a0 <_close_r+0x1c>)
 8006288:	2300      	movs	r3, #0
 800628a:	4604      	mov	r4, r0
 800628c:	4608      	mov	r0, r1
 800628e:	602b      	str	r3, [r5, #0]
 8006290:	f7fa fc17 	bl	8000ac2 <_close>
 8006294:	1c43      	adds	r3, r0, #1
 8006296:	d102      	bne.n	800629e <_close_r+0x1a>
 8006298:	682b      	ldr	r3, [r5, #0]
 800629a:	b103      	cbz	r3, 800629e <_close_r+0x1a>
 800629c:	6023      	str	r3, [r4, #0]
 800629e:	bd38      	pop	{r3, r4, r5, pc}
 80062a0:	2000414c 	.word	0x2000414c

080062a4 <__sflush_r>:
 80062a4:	898a      	ldrh	r2, [r1, #12]
 80062a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062aa:	4605      	mov	r5, r0
 80062ac:	0710      	lsls	r0, r2, #28
 80062ae:	460c      	mov	r4, r1
 80062b0:	d458      	bmi.n	8006364 <__sflush_r+0xc0>
 80062b2:	684b      	ldr	r3, [r1, #4]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	dc05      	bgt.n	80062c4 <__sflush_r+0x20>
 80062b8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	dc02      	bgt.n	80062c4 <__sflush_r+0x20>
 80062be:	2000      	movs	r0, #0
 80062c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80062c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80062c6:	2e00      	cmp	r6, #0
 80062c8:	d0f9      	beq.n	80062be <__sflush_r+0x1a>
 80062ca:	2300      	movs	r3, #0
 80062cc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80062d0:	682f      	ldr	r7, [r5, #0]
 80062d2:	602b      	str	r3, [r5, #0]
 80062d4:	d032      	beq.n	800633c <__sflush_r+0x98>
 80062d6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80062d8:	89a3      	ldrh	r3, [r4, #12]
 80062da:	075a      	lsls	r2, r3, #29
 80062dc:	d505      	bpl.n	80062ea <__sflush_r+0x46>
 80062de:	6863      	ldr	r3, [r4, #4]
 80062e0:	1ac0      	subs	r0, r0, r3
 80062e2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80062e4:	b10b      	cbz	r3, 80062ea <__sflush_r+0x46>
 80062e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80062e8:	1ac0      	subs	r0, r0, r3
 80062ea:	2300      	movs	r3, #0
 80062ec:	4602      	mov	r2, r0
 80062ee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80062f0:	6a21      	ldr	r1, [r4, #32]
 80062f2:	4628      	mov	r0, r5
 80062f4:	47b0      	blx	r6
 80062f6:	1c43      	adds	r3, r0, #1
 80062f8:	89a3      	ldrh	r3, [r4, #12]
 80062fa:	d106      	bne.n	800630a <__sflush_r+0x66>
 80062fc:	6829      	ldr	r1, [r5, #0]
 80062fe:	291d      	cmp	r1, #29
 8006300:	d82c      	bhi.n	800635c <__sflush_r+0xb8>
 8006302:	4a2a      	ldr	r2, [pc, #168]	; (80063ac <__sflush_r+0x108>)
 8006304:	40ca      	lsrs	r2, r1
 8006306:	07d6      	lsls	r6, r2, #31
 8006308:	d528      	bpl.n	800635c <__sflush_r+0xb8>
 800630a:	2200      	movs	r2, #0
 800630c:	6062      	str	r2, [r4, #4]
 800630e:	04d9      	lsls	r1, r3, #19
 8006310:	6922      	ldr	r2, [r4, #16]
 8006312:	6022      	str	r2, [r4, #0]
 8006314:	d504      	bpl.n	8006320 <__sflush_r+0x7c>
 8006316:	1c42      	adds	r2, r0, #1
 8006318:	d101      	bne.n	800631e <__sflush_r+0x7a>
 800631a:	682b      	ldr	r3, [r5, #0]
 800631c:	b903      	cbnz	r3, 8006320 <__sflush_r+0x7c>
 800631e:	6560      	str	r0, [r4, #84]	; 0x54
 8006320:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006322:	602f      	str	r7, [r5, #0]
 8006324:	2900      	cmp	r1, #0
 8006326:	d0ca      	beq.n	80062be <__sflush_r+0x1a>
 8006328:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800632c:	4299      	cmp	r1, r3
 800632e:	d002      	beq.n	8006336 <__sflush_r+0x92>
 8006330:	4628      	mov	r0, r5
 8006332:	f000 f8fd 	bl	8006530 <_free_r>
 8006336:	2000      	movs	r0, #0
 8006338:	6360      	str	r0, [r4, #52]	; 0x34
 800633a:	e7c1      	b.n	80062c0 <__sflush_r+0x1c>
 800633c:	6a21      	ldr	r1, [r4, #32]
 800633e:	2301      	movs	r3, #1
 8006340:	4628      	mov	r0, r5
 8006342:	47b0      	blx	r6
 8006344:	1c41      	adds	r1, r0, #1
 8006346:	d1c7      	bne.n	80062d8 <__sflush_r+0x34>
 8006348:	682b      	ldr	r3, [r5, #0]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d0c4      	beq.n	80062d8 <__sflush_r+0x34>
 800634e:	2b1d      	cmp	r3, #29
 8006350:	d001      	beq.n	8006356 <__sflush_r+0xb2>
 8006352:	2b16      	cmp	r3, #22
 8006354:	d101      	bne.n	800635a <__sflush_r+0xb6>
 8006356:	602f      	str	r7, [r5, #0]
 8006358:	e7b1      	b.n	80062be <__sflush_r+0x1a>
 800635a:	89a3      	ldrh	r3, [r4, #12]
 800635c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006360:	81a3      	strh	r3, [r4, #12]
 8006362:	e7ad      	b.n	80062c0 <__sflush_r+0x1c>
 8006364:	690f      	ldr	r7, [r1, #16]
 8006366:	2f00      	cmp	r7, #0
 8006368:	d0a9      	beq.n	80062be <__sflush_r+0x1a>
 800636a:	0793      	lsls	r3, r2, #30
 800636c:	680e      	ldr	r6, [r1, #0]
 800636e:	bf08      	it	eq
 8006370:	694b      	ldreq	r3, [r1, #20]
 8006372:	600f      	str	r7, [r1, #0]
 8006374:	bf18      	it	ne
 8006376:	2300      	movne	r3, #0
 8006378:	eba6 0807 	sub.w	r8, r6, r7
 800637c:	608b      	str	r3, [r1, #8]
 800637e:	f1b8 0f00 	cmp.w	r8, #0
 8006382:	dd9c      	ble.n	80062be <__sflush_r+0x1a>
 8006384:	6a21      	ldr	r1, [r4, #32]
 8006386:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006388:	4643      	mov	r3, r8
 800638a:	463a      	mov	r2, r7
 800638c:	4628      	mov	r0, r5
 800638e:	47b0      	blx	r6
 8006390:	2800      	cmp	r0, #0
 8006392:	dc06      	bgt.n	80063a2 <__sflush_r+0xfe>
 8006394:	89a3      	ldrh	r3, [r4, #12]
 8006396:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800639a:	81a3      	strh	r3, [r4, #12]
 800639c:	f04f 30ff 	mov.w	r0, #4294967295
 80063a0:	e78e      	b.n	80062c0 <__sflush_r+0x1c>
 80063a2:	4407      	add	r7, r0
 80063a4:	eba8 0800 	sub.w	r8, r8, r0
 80063a8:	e7e9      	b.n	800637e <__sflush_r+0xda>
 80063aa:	bf00      	nop
 80063ac:	20400001 	.word	0x20400001

080063b0 <_fflush_r>:
 80063b0:	b538      	push	{r3, r4, r5, lr}
 80063b2:	690b      	ldr	r3, [r1, #16]
 80063b4:	4605      	mov	r5, r0
 80063b6:	460c      	mov	r4, r1
 80063b8:	b913      	cbnz	r3, 80063c0 <_fflush_r+0x10>
 80063ba:	2500      	movs	r5, #0
 80063bc:	4628      	mov	r0, r5
 80063be:	bd38      	pop	{r3, r4, r5, pc}
 80063c0:	b118      	cbz	r0, 80063ca <_fflush_r+0x1a>
 80063c2:	6983      	ldr	r3, [r0, #24]
 80063c4:	b90b      	cbnz	r3, 80063ca <_fflush_r+0x1a>
 80063c6:	f7ff fbe7 	bl	8005b98 <__sinit>
 80063ca:	4b14      	ldr	r3, [pc, #80]	; (800641c <_fflush_r+0x6c>)
 80063cc:	429c      	cmp	r4, r3
 80063ce:	d11b      	bne.n	8006408 <_fflush_r+0x58>
 80063d0:	686c      	ldr	r4, [r5, #4]
 80063d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d0ef      	beq.n	80063ba <_fflush_r+0xa>
 80063da:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80063dc:	07d0      	lsls	r0, r2, #31
 80063de:	d404      	bmi.n	80063ea <_fflush_r+0x3a>
 80063e0:	0599      	lsls	r1, r3, #22
 80063e2:	d402      	bmi.n	80063ea <_fflush_r+0x3a>
 80063e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80063e6:	f7ff fc9a 	bl	8005d1e <__retarget_lock_acquire_recursive>
 80063ea:	4628      	mov	r0, r5
 80063ec:	4621      	mov	r1, r4
 80063ee:	f7ff ff59 	bl	80062a4 <__sflush_r>
 80063f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80063f4:	07da      	lsls	r2, r3, #31
 80063f6:	4605      	mov	r5, r0
 80063f8:	d4e0      	bmi.n	80063bc <_fflush_r+0xc>
 80063fa:	89a3      	ldrh	r3, [r4, #12]
 80063fc:	059b      	lsls	r3, r3, #22
 80063fe:	d4dd      	bmi.n	80063bc <_fflush_r+0xc>
 8006400:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006402:	f7ff fc8d 	bl	8005d20 <__retarget_lock_release_recursive>
 8006406:	e7d9      	b.n	80063bc <_fflush_r+0xc>
 8006408:	4b05      	ldr	r3, [pc, #20]	; (8006420 <_fflush_r+0x70>)
 800640a:	429c      	cmp	r4, r3
 800640c:	d101      	bne.n	8006412 <_fflush_r+0x62>
 800640e:	68ac      	ldr	r4, [r5, #8]
 8006410:	e7df      	b.n	80063d2 <_fflush_r+0x22>
 8006412:	4b04      	ldr	r3, [pc, #16]	; (8006424 <_fflush_r+0x74>)
 8006414:	429c      	cmp	r4, r3
 8006416:	bf08      	it	eq
 8006418:	68ec      	ldreq	r4, [r5, #12]
 800641a:	e7da      	b.n	80063d2 <_fflush_r+0x22>
 800641c:	0800672c 	.word	0x0800672c
 8006420:	0800674c 	.word	0x0800674c
 8006424:	0800670c 	.word	0x0800670c

08006428 <_lseek_r>:
 8006428:	b538      	push	{r3, r4, r5, lr}
 800642a:	4d07      	ldr	r5, [pc, #28]	; (8006448 <_lseek_r+0x20>)
 800642c:	4604      	mov	r4, r0
 800642e:	4608      	mov	r0, r1
 8006430:	4611      	mov	r1, r2
 8006432:	2200      	movs	r2, #0
 8006434:	602a      	str	r2, [r5, #0]
 8006436:	461a      	mov	r2, r3
 8006438:	f7fa fb6a 	bl	8000b10 <_lseek>
 800643c:	1c43      	adds	r3, r0, #1
 800643e:	d102      	bne.n	8006446 <_lseek_r+0x1e>
 8006440:	682b      	ldr	r3, [r5, #0]
 8006442:	b103      	cbz	r3, 8006446 <_lseek_r+0x1e>
 8006444:	6023      	str	r3, [r4, #0]
 8006446:	bd38      	pop	{r3, r4, r5, pc}
 8006448:	2000414c 	.word	0x2000414c

0800644c <__swhatbuf_r>:
 800644c:	b570      	push	{r4, r5, r6, lr}
 800644e:	460e      	mov	r6, r1
 8006450:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006454:	2900      	cmp	r1, #0
 8006456:	b096      	sub	sp, #88	; 0x58
 8006458:	4614      	mov	r4, r2
 800645a:	461d      	mov	r5, r3
 800645c:	da08      	bge.n	8006470 <__swhatbuf_r+0x24>
 800645e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006462:	2200      	movs	r2, #0
 8006464:	602a      	str	r2, [r5, #0]
 8006466:	061a      	lsls	r2, r3, #24
 8006468:	d410      	bmi.n	800648c <__swhatbuf_r+0x40>
 800646a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800646e:	e00e      	b.n	800648e <__swhatbuf_r+0x42>
 8006470:	466a      	mov	r2, sp
 8006472:	f000 f8bb 	bl	80065ec <_fstat_r>
 8006476:	2800      	cmp	r0, #0
 8006478:	dbf1      	blt.n	800645e <__swhatbuf_r+0x12>
 800647a:	9a01      	ldr	r2, [sp, #4]
 800647c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006480:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006484:	425a      	negs	r2, r3
 8006486:	415a      	adcs	r2, r3
 8006488:	602a      	str	r2, [r5, #0]
 800648a:	e7ee      	b.n	800646a <__swhatbuf_r+0x1e>
 800648c:	2340      	movs	r3, #64	; 0x40
 800648e:	2000      	movs	r0, #0
 8006490:	6023      	str	r3, [r4, #0]
 8006492:	b016      	add	sp, #88	; 0x58
 8006494:	bd70      	pop	{r4, r5, r6, pc}
	...

08006498 <__smakebuf_r>:
 8006498:	898b      	ldrh	r3, [r1, #12]
 800649a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800649c:	079d      	lsls	r5, r3, #30
 800649e:	4606      	mov	r6, r0
 80064a0:	460c      	mov	r4, r1
 80064a2:	d507      	bpl.n	80064b4 <__smakebuf_r+0x1c>
 80064a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80064a8:	6023      	str	r3, [r4, #0]
 80064aa:	6123      	str	r3, [r4, #16]
 80064ac:	2301      	movs	r3, #1
 80064ae:	6163      	str	r3, [r4, #20]
 80064b0:	b002      	add	sp, #8
 80064b2:	bd70      	pop	{r4, r5, r6, pc}
 80064b4:	ab01      	add	r3, sp, #4
 80064b6:	466a      	mov	r2, sp
 80064b8:	f7ff ffc8 	bl	800644c <__swhatbuf_r>
 80064bc:	9900      	ldr	r1, [sp, #0]
 80064be:	4605      	mov	r5, r0
 80064c0:	4630      	mov	r0, r6
 80064c2:	f7ff fc65 	bl	8005d90 <_malloc_r>
 80064c6:	b948      	cbnz	r0, 80064dc <__smakebuf_r+0x44>
 80064c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80064cc:	059a      	lsls	r2, r3, #22
 80064ce:	d4ef      	bmi.n	80064b0 <__smakebuf_r+0x18>
 80064d0:	f023 0303 	bic.w	r3, r3, #3
 80064d4:	f043 0302 	orr.w	r3, r3, #2
 80064d8:	81a3      	strh	r3, [r4, #12]
 80064da:	e7e3      	b.n	80064a4 <__smakebuf_r+0xc>
 80064dc:	4b0d      	ldr	r3, [pc, #52]	; (8006514 <__smakebuf_r+0x7c>)
 80064de:	62b3      	str	r3, [r6, #40]	; 0x28
 80064e0:	89a3      	ldrh	r3, [r4, #12]
 80064e2:	6020      	str	r0, [r4, #0]
 80064e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80064e8:	81a3      	strh	r3, [r4, #12]
 80064ea:	9b00      	ldr	r3, [sp, #0]
 80064ec:	6163      	str	r3, [r4, #20]
 80064ee:	9b01      	ldr	r3, [sp, #4]
 80064f0:	6120      	str	r0, [r4, #16]
 80064f2:	b15b      	cbz	r3, 800650c <__smakebuf_r+0x74>
 80064f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80064f8:	4630      	mov	r0, r6
 80064fa:	f000 f889 	bl	8006610 <_isatty_r>
 80064fe:	b128      	cbz	r0, 800650c <__smakebuf_r+0x74>
 8006500:	89a3      	ldrh	r3, [r4, #12]
 8006502:	f023 0303 	bic.w	r3, r3, #3
 8006506:	f043 0301 	orr.w	r3, r3, #1
 800650a:	81a3      	strh	r3, [r4, #12]
 800650c:	89a0      	ldrh	r0, [r4, #12]
 800650e:	4305      	orrs	r5, r0
 8006510:	81a5      	strh	r5, [r4, #12]
 8006512:	e7cd      	b.n	80064b0 <__smakebuf_r+0x18>
 8006514:	08005b31 	.word	0x08005b31

08006518 <__malloc_lock>:
 8006518:	4801      	ldr	r0, [pc, #4]	; (8006520 <__malloc_lock+0x8>)
 800651a:	f7ff bc00 	b.w	8005d1e <__retarget_lock_acquire_recursive>
 800651e:	bf00      	nop
 8006520:	20004140 	.word	0x20004140

08006524 <__malloc_unlock>:
 8006524:	4801      	ldr	r0, [pc, #4]	; (800652c <__malloc_unlock+0x8>)
 8006526:	f7ff bbfb 	b.w	8005d20 <__retarget_lock_release_recursive>
 800652a:	bf00      	nop
 800652c:	20004140 	.word	0x20004140

08006530 <_free_r>:
 8006530:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006532:	2900      	cmp	r1, #0
 8006534:	d044      	beq.n	80065c0 <_free_r+0x90>
 8006536:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800653a:	9001      	str	r0, [sp, #4]
 800653c:	2b00      	cmp	r3, #0
 800653e:	f1a1 0404 	sub.w	r4, r1, #4
 8006542:	bfb8      	it	lt
 8006544:	18e4      	addlt	r4, r4, r3
 8006546:	f7ff ffe7 	bl	8006518 <__malloc_lock>
 800654a:	4a1e      	ldr	r2, [pc, #120]	; (80065c4 <_free_r+0x94>)
 800654c:	9801      	ldr	r0, [sp, #4]
 800654e:	6813      	ldr	r3, [r2, #0]
 8006550:	b933      	cbnz	r3, 8006560 <_free_r+0x30>
 8006552:	6063      	str	r3, [r4, #4]
 8006554:	6014      	str	r4, [r2, #0]
 8006556:	b003      	add	sp, #12
 8006558:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800655c:	f7ff bfe2 	b.w	8006524 <__malloc_unlock>
 8006560:	42a3      	cmp	r3, r4
 8006562:	d908      	bls.n	8006576 <_free_r+0x46>
 8006564:	6825      	ldr	r5, [r4, #0]
 8006566:	1961      	adds	r1, r4, r5
 8006568:	428b      	cmp	r3, r1
 800656a:	bf01      	itttt	eq
 800656c:	6819      	ldreq	r1, [r3, #0]
 800656e:	685b      	ldreq	r3, [r3, #4]
 8006570:	1949      	addeq	r1, r1, r5
 8006572:	6021      	streq	r1, [r4, #0]
 8006574:	e7ed      	b.n	8006552 <_free_r+0x22>
 8006576:	461a      	mov	r2, r3
 8006578:	685b      	ldr	r3, [r3, #4]
 800657a:	b10b      	cbz	r3, 8006580 <_free_r+0x50>
 800657c:	42a3      	cmp	r3, r4
 800657e:	d9fa      	bls.n	8006576 <_free_r+0x46>
 8006580:	6811      	ldr	r1, [r2, #0]
 8006582:	1855      	adds	r5, r2, r1
 8006584:	42a5      	cmp	r5, r4
 8006586:	d10b      	bne.n	80065a0 <_free_r+0x70>
 8006588:	6824      	ldr	r4, [r4, #0]
 800658a:	4421      	add	r1, r4
 800658c:	1854      	adds	r4, r2, r1
 800658e:	42a3      	cmp	r3, r4
 8006590:	6011      	str	r1, [r2, #0]
 8006592:	d1e0      	bne.n	8006556 <_free_r+0x26>
 8006594:	681c      	ldr	r4, [r3, #0]
 8006596:	685b      	ldr	r3, [r3, #4]
 8006598:	6053      	str	r3, [r2, #4]
 800659a:	4421      	add	r1, r4
 800659c:	6011      	str	r1, [r2, #0]
 800659e:	e7da      	b.n	8006556 <_free_r+0x26>
 80065a0:	d902      	bls.n	80065a8 <_free_r+0x78>
 80065a2:	230c      	movs	r3, #12
 80065a4:	6003      	str	r3, [r0, #0]
 80065a6:	e7d6      	b.n	8006556 <_free_r+0x26>
 80065a8:	6825      	ldr	r5, [r4, #0]
 80065aa:	1961      	adds	r1, r4, r5
 80065ac:	428b      	cmp	r3, r1
 80065ae:	bf04      	itt	eq
 80065b0:	6819      	ldreq	r1, [r3, #0]
 80065b2:	685b      	ldreq	r3, [r3, #4]
 80065b4:	6063      	str	r3, [r4, #4]
 80065b6:	bf04      	itt	eq
 80065b8:	1949      	addeq	r1, r1, r5
 80065ba:	6021      	streq	r1, [r4, #0]
 80065bc:	6054      	str	r4, [r2, #4]
 80065be:	e7ca      	b.n	8006556 <_free_r+0x26>
 80065c0:	b003      	add	sp, #12
 80065c2:	bd30      	pop	{r4, r5, pc}
 80065c4:	20004144 	.word	0x20004144

080065c8 <_read_r>:
 80065c8:	b538      	push	{r3, r4, r5, lr}
 80065ca:	4d07      	ldr	r5, [pc, #28]	; (80065e8 <_read_r+0x20>)
 80065cc:	4604      	mov	r4, r0
 80065ce:	4608      	mov	r0, r1
 80065d0:	4611      	mov	r1, r2
 80065d2:	2200      	movs	r2, #0
 80065d4:	602a      	str	r2, [r5, #0]
 80065d6:	461a      	mov	r2, r3
 80065d8:	f7fa fa56 	bl	8000a88 <_read>
 80065dc:	1c43      	adds	r3, r0, #1
 80065de:	d102      	bne.n	80065e6 <_read_r+0x1e>
 80065e0:	682b      	ldr	r3, [r5, #0]
 80065e2:	b103      	cbz	r3, 80065e6 <_read_r+0x1e>
 80065e4:	6023      	str	r3, [r4, #0]
 80065e6:	bd38      	pop	{r3, r4, r5, pc}
 80065e8:	2000414c 	.word	0x2000414c

080065ec <_fstat_r>:
 80065ec:	b538      	push	{r3, r4, r5, lr}
 80065ee:	4d07      	ldr	r5, [pc, #28]	; (800660c <_fstat_r+0x20>)
 80065f0:	2300      	movs	r3, #0
 80065f2:	4604      	mov	r4, r0
 80065f4:	4608      	mov	r0, r1
 80065f6:	4611      	mov	r1, r2
 80065f8:	602b      	str	r3, [r5, #0]
 80065fa:	f7fa fa6e 	bl	8000ada <_fstat>
 80065fe:	1c43      	adds	r3, r0, #1
 8006600:	d102      	bne.n	8006608 <_fstat_r+0x1c>
 8006602:	682b      	ldr	r3, [r5, #0]
 8006604:	b103      	cbz	r3, 8006608 <_fstat_r+0x1c>
 8006606:	6023      	str	r3, [r4, #0]
 8006608:	bd38      	pop	{r3, r4, r5, pc}
 800660a:	bf00      	nop
 800660c:	2000414c 	.word	0x2000414c

08006610 <_isatty_r>:
 8006610:	b538      	push	{r3, r4, r5, lr}
 8006612:	4d06      	ldr	r5, [pc, #24]	; (800662c <_isatty_r+0x1c>)
 8006614:	2300      	movs	r3, #0
 8006616:	4604      	mov	r4, r0
 8006618:	4608      	mov	r0, r1
 800661a:	602b      	str	r3, [r5, #0]
 800661c:	f7fa fa6d 	bl	8000afa <_isatty>
 8006620:	1c43      	adds	r3, r0, #1
 8006622:	d102      	bne.n	800662a <_isatty_r+0x1a>
 8006624:	682b      	ldr	r3, [r5, #0]
 8006626:	b103      	cbz	r3, 800662a <_isatty_r+0x1a>
 8006628:	6023      	str	r3, [r4, #0]
 800662a:	bd38      	pop	{r3, r4, r5, pc}
 800662c:	2000414c 	.word	0x2000414c

08006630 <_init>:
 8006630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006632:	bf00      	nop
 8006634:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006636:	bc08      	pop	{r3}
 8006638:	469e      	mov	lr, r3
 800663a:	4770      	bx	lr

0800663c <_fini>:
 800663c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800663e:	bf00      	nop
 8006640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006642:	bc08      	pop	{r3}
 8006644:	469e      	mov	lr, r3
 8006646:	4770      	bx	lr
