#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Dec 17 11:28:47 2024
# Process ID: 10318
# Current directory: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top
# Command line: vivado
# Log file: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/vivado.log
# Journal file: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_dti_riscv'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_uart_dti_uart'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 6525.383 ; gain = 220.141 ; free physical = 151708 ; free virtual = 215827
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
Generating merged BMM file for the design top 'dti_riscv_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-2023.4/linux_x86_64/'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/data_sip/sip4/workspace/hautx0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_riscv_top'...
Generating merged BMM file for the design top 'dti_riscv_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_riscv_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-Questa-111] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa'
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:29:29 on Dec 17,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dti_riscv_0_0/sim/design_1_dti_riscv_0_0.sv 
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv(1379): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv(1405): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
-- Compiling module dti_riscv
-- Compiling module design_1_dti_riscv_0_0

Top level modules:
	design_1_dti_riscv_0_0
End time: 11:29:29 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 2
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:29:29 on Dec 17,2024
vcom -93 -work xil_defaultlib ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_axi_apb_bridge_0_0/sim/design_1_axi_apb_bridge_0_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_mdm_0_0/sim/design_1_mdm_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_1_axi_apb_bridge_0_0
-- Compiling architecture design_1_axi_apb_bridge_0_0_arch of design_1_axi_apb_bridge_0_0
-- Compiling entity design_1_microblaze_0_0
-- Compiling architecture design_1_microblaze_0_0_arch of design_1_microblaze_0_0
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_1_mdm_0_0
-- Compiling architecture design_1_mdm_0_0_arch of design_1_mdm_0_0
End time: 11:29:30 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:29:30 on Dec 17,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v 
-- Compiling module design_1_clk_wiz_0_0_clk_wiz
-- Compiling module design_1_clk_wiz_0_0

Top level modules:
	design_1_clk_wiz_0_0
End time: 11:29:30 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:29:30 on Dec 17,2024
vcom -93 -work xil_defaultlib ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/sim/design_1_rst_clk_wiz_0_100M_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_1_rst_clk_wiz_0_100M_0
-- Compiling architecture design_1_rst_clk_wiz_0_100M_0_arch of design_1_rst_clk_wiz_0_100M_0
End time: 11:29:30 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:29:30 on Dec 17,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/16bd/dti_uart_dti_uart/dti_uart_dti_uart.srcs/sources_1/imports/dti_riscv_lib/dti_uart.sv ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dti_uart_0_1/sim/design_1_dti_uart_0_1.sv 
-- Compiling module dti_uart
-- Compiling module design_1_dti_uart_0_1

Top level modules:
	design_1_dti_uart_0_1
End time: 11:29:31 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:29:31 on Dec 17,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v 
-- Compiling module design_1_xlconstant_0_0

Top level modules:
	design_1_xlconstant_0_0
End time: 11:29:31 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:29:31 on Dec 17,2024
vcom -93 -work xil_defaultlib ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity lmb_v10
-- Compiling entity design_1_dlmb_v10_0
-- Compiling architecture design_1_dlmb_v10_0_arch of design_1_dlmb_v10_0
-- Compiling entity design_1_ilmb_v10_0
-- Compiling architecture design_1_ilmb_v10_0_arch of design_1_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_1_dlmb_bram_if_cntlr_0
-- Compiling architecture design_1_dlmb_bram_if_cntlr_0_arch of design_1_dlmb_bram_if_cntlr_0
-- Compiling entity design_1_ilmb_bram_if_cntlr_0
-- Compiling architecture design_1_ilmb_bram_if_cntlr_0_arch of design_1_ilmb_bram_if_cntlr_0
End time: 11:29:31 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:29:31 on Dec 17,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v ../../../../dti_riscv_top.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v 
-- Compiling module design_1_lmb_bram_0
-- Compiling module design_1
-- Compiling module microblaze_0_local_memory_imp_1K0VQXK
-- Compiling module design_1_xlconstant_1_0
-- Compiling module design_1_wrapper

Top level modules:
	design_1_wrapper
End time: 11:29:31 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:29:31 on Dec 17,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.srcs/sim_1/new/dti_riscv_top.sv 
-- Compiling module dti_riscv_top

Top level modules:
	dti_riscv_top
End time: 11:29:31 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:29:31 on Dec 17,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.srcs/sim_1/imports/libs/uart_rx.v 
-- Compiling module uart_rx

Top level modules:
	uart_rx
End time: 11:29:32 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:29:32 on Dec 17,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 11:29:32 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '3' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa'
QuestaSim-64 vopt 2023.4 Compiler 2023.10 Oct  9 2023
** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
Start time: 11:29:32 on Dec 17,2024
vopt "+acc=npr" -L xil_defaultlib -L lib_pkg_v1_0_2 -L axi_apb_bridge_v3_0_14 -L microblaze_v10_0_6 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_13 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L xlconstant_v1_1_4 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_14 -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.dti_riscv_top xil_defaultlib.glbl -o dti_riscv_top_opt 

Top level modules:
	dti_riscv_top
	glbl

Analyzing design...
-- Loading module dti_riscv_top
-- Loading module glbl
-- Loading module design_1_wrapper
-- Loading module design_1
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Loading entity design_1_axi_apb_bridge_0_0
-- Loading architecture design_1_axi_apb_bridge_0_0_arch of design_1_axi_apb_bridge_0_0
-- Loading module design_1_clk_wiz_0_0
-- Loading module design_1_clk_wiz_0_0_clk_wiz
-- Loading module unisims_ver.IBUF
-- Loading module unisims_ver.MMCME2_ADV
-- Loading module unisims_ver.BUFG
-- Loading module design_1_dti_riscv_0_0
-- Loading module dti_riscv
-- Loading module design_1_dti_uart_0_1
-- Loading module dti_uart
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Loading entity design_1_mdm_0_0
-- Loading architecture design_1_mdm_0_0_arch of design_1_mdm_0_0
-- Loading entity design_1_microblaze_0_0
-- Loading architecture design_1_microblaze_0_0_arch of design_1_microblaze_0_0
-- Loading module microblaze_0_local_memory_imp_1K0VQXK
-- Loading entity lmb_bram_if_cntlr
-- Loading entity design_1_dlmb_bram_if_cntlr_0
-- Loading architecture design_1_dlmb_bram_if_cntlr_0_arch of design_1_dlmb_bram_if_cntlr_0
-- Loading entity lmb_v10
-- Loading entity design_1_dlmb_v10_0
-- Loading architecture design_1_dlmb_v10_0_arch of design_1_dlmb_v10_0
-- Loading entity design_1_ilmb_bram_if_cntlr_0
-- Loading architecture design_1_ilmb_bram_if_cntlr_0_arch of design_1_ilmb_bram_if_cntlr_0
-- Loading entity design_1_ilmb_v10_0
-- Loading architecture design_1_ilmb_v10_0_arch of design_1_ilmb_v10_0
-- Loading module design_1_lmb_bram_0
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1
-- Loading entity proc_sys_reset
-- Loading entity design_1_rst_clk_wiz_0_100M_0
-- Loading architecture design_1_rst_clk_wiz_0_100M_0_arch of design_1_rst_clk_wiz_0_100M_0
-- Loading module design_1_xlconstant_0_0
-- Loading module xlconstant_v1_1_4.xlconstant_v1_1_4_xlconstant
-- Loading module design_1_xlconstant_1_0
-- Loading module uart_rx
-- Loading architecture RTL of axi_apb_bridge
-- Loading entity pselect_f
-- Loading entity psel_decoder
-- Loading entity multiplexor
-- Loading package lib_pkg
-- Loading entity counter_f
-- Loading entity axilite_sif
-- Loading entity apb_mif
-- Loading package body lib_pkg
-- Loading architecture RTL of psel_decoder
-- Loading architecture RTL of multiplexor
-- Loading architecture RTL of axilite_sif
-- Loading architecture RTL of apb_mif
-- Loading package body ipif_pkg
-- Loading package mdm_funcs
-- Loading architecture IMP of MDM
-- Loading entity MB_BSCANE2
-- Loading entity MB_BUFGCTRL
-- Loading entity MB_BUFG
-- Loading entity MDM_Core
-- Loading entity bus_master
-- Loading package body mdm_funcs
-- Loading architecture IMP of MDM_CORE
-- Loading entity MB_FDRE
-- Loading entity SRL_FIFO
-- Loading entity Arbiter
-- Loading entity MB_PLLE2_BASE
-- Loading entity JTAG_CONTROL
-- Loading architecture IMP of JTAG_CONTROL
-- Loading entity MB_FDC_1
-- Loading entity MB_FDRE_1
-- Loading entity MB_SRL16E
-- Loading entity MB_FDRSE
-- Loading package lmb_bram_if_funcs
-- Loading architecture imp of lmb_bram_if_cntlr
-- Loading entity lmb_mux
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity axi_interface
-- Loading package body lmb_bram_if_funcs
-- Loading architecture imp of lmb_mux
-- Loading entity pselect_mask
-- Loading architecture IMP of lmb_v10
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Loading entity FDS
-- Loading architecture FDS_V of FDS
-- Loading entity FDSE
-- Loading package body VPKG
-- Loading architecture FDSE_V of FDSE
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage
-- Loading architecture imp of proc_sys_reset
-- Loading entity FDRE
-- Loading entity lpf
-- Loading entity sequence_psr
-- Loading architecture FDRE_V of FDRE
-- Loading architecture imp of lpf
-- Loading entity SRL16
-- Loading entity cdc_sync
-- Loading architecture SRL16_V of SRL16
-- Loading entity SRL16E
-- Loading architecture SRL16E_V of SRL16E
-- Loading architecture imp of sequence_psr
-- Loading entity upcnt_n
-- Loading architecture imp of upcnt_n
-- Loading architecture IMP of MB_BSCANE2
-- Loading entity BSCANE2
-- Loading architecture IMP of MB_BUFG
-- Loading entity BUFG
-- Loading architecture IMP of MB_FDC_1
-- Loading entity FDC_1
-- Loading architecture IMP of MB_FDRE_1
-- Loading entity FDRE_1
-- Loading architecture IMP of MB_SRL16E
-- Loading architecture imp of pselect_mask
-- Loading architecture implementation of cdc_sync
-- Loading architecture BSCANE2_V of BSCANE2
-- Loading architecture BUFG_V of BUFG
-- Loading architecture FDC_1_V of FDC_1
-- Loading entity FDCE
-- Loading architecture FDCE_V of FDCE
-- Loading architecture FDRE_1_V of FDRE_1
-- Loading architecture LUT6_V of LUT6
-- Loading architecture FDR_V of FDR
-- Loading architecture MUXCY_L_V of MUXCY_L
-- Loading entity MUXCY
-- Loading architecture MUXCY_V of MUXCY
-- Loading architecture MUXF7_V of MUXF7
-- Loading architecture LUT6_2_V of LUT6_2
-- Loading architecture XORCY_V of XORCY
-- Loading architecture FDE_V of FDE
-- Loading architecture RAM32M_V of RAM32M
-- Loading architecture AND2B1L_V of AND2B1L
-- Loading architecture LUT4_V of LUT4
-- Loading architecture MULT_AND_V of MULT_AND
-- Loading entity LUT2
-- Loading architecture LUT2_V of LUT2
-- Loading architecture SRLC16E_V of SRLC16E
Optimizing 194 design-units (inlining 0/22 module instances, 0/5 cell instances, 0/1873 architecture instances):
-- Optimizing module unisims_ver.MMCME2_ADV(fast)
-- Optimizing module dti_riscv(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(fast)
-- Optimizing module dti_uart(fast)
-- Optimizing module microblaze_0_local_memory_imp_1K0VQXK(fast)
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(494): (vopt-2685) [TFMPC] - Too few port connections for 'lmb_bram'.  Expected 16, found 14.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(494): (vopt-2718) [TFMPC] - Missing connection for port 'rstb_busy'.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(494): (vopt-2718) [TFMPC] - Missing connection for port 'rsta_busy'.
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(fast)
-- Optimizing module design_1(fast)
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(145): (vopt-2685) [TFMPC] - Too few port connections for 'dti_riscv_0'.  Expected 15, found 14.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(145): (vopt-2718) [TFMPC] - Missing connection for port 'test_context_out'.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(160): (vopt-2685) [TFMPC] - Too few port connections for 'dti_uart_0'.  Expected 18, found 17.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(160): (vopt-2718) [TFMPC] - Missing connection for port 'rts_n'.
-- Optimizing module uart_rx(fast)
-- Optimizing module design_1_lmb_bram_0(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage(fast)
-- Optimizing module design_1_clk_wiz_0_0_clk_wiz(fast)
-- Optimizing module glbl(fast)
-- Optimizing module dti_riscv_top(fast)
-- Optimizing module unisims_ver.IBUF(fast)
-- Optimizing module design_1_dti_uart_0_1(fast)
-- Optimizing module design_1_dti_riscv_0_0(fast)
-- Optimizing module design_1_wrapper(fast)
-- Optimizing module design_1_clk_wiz_0_0(fast)
-- Optimizing module unisims_ver.BUFG(fast)
-- Optimizing module unisims_ver.BUFG(fast__1)
-- Optimizing module xlconstant_v1_1_4.xlconstant_v1_1_4_xlconstant(fast)
-- Optimizing module xlconstant_v1_1_4.xlconstant_v1_1_4_xlconstant(fast__1)
-- Optimizing module design_1_xlconstant_0_0(fast)
-- Optimizing module design_1_xlconstant_1_0(fast)
-- Optimizing architecture design_1_mdm_0_0_arch of design_1_mdm_0_0
-- Optimizing architecture IMP of MDM_CORE
-- Optimizing architecture IMP of MDM
-- Optimizing architecture BSCANE2_V of BSCANE2
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture SRLC16E_V of SRLC16E
-- Optimizing architecture LUT2_V of LUT2
-- Optimizing architecture imp of pselect_mask
-- Optimizing architecture imp of pselect_mask
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing package mdm_funcs
-- Optimizing package body mdm_funcs
-- Optimizing architecture FDCE_V of FDCE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDSE_V of FDSE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture IMP of MB_BSCANE2
-- Optimizing architecture IMP of MB_FDRE_1
-- Optimizing architecture imp of upcnt_n
-- Optimizing architecture IMP of MB_FDC_1
-- Optimizing architecture SRL16_V of SRL16
-- Optimizing architecture FDRE_1_V of FDRE_1
-- Optimizing architecture FDC_1_V of FDC_1
-- Optimizing architecture FDE_V of FDE
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture AND2B1L_V of AND2B1L
-- Optimizing architecture IMP of MB_BUFG
-- Optimizing architecture MUXCY_L_V of MUXCY_L
-- Optimizing architecture MULT_AND_V of MULT_AND
-- Optimizing architecture MUXCY_V of MUXCY
-- Optimizing architecture MUXF7_V of MUXF7
-- Optimizing architecture XORCY_V of XORCY
-- Optimizing architecture BUFG_V of BUFG
-- Optimizing architecture RTL of multiplexor
-- Optimizing architecture imp of lmb_bram_if_cntlr
-- Optimizing architecture imp of lmb_bram_if_cntlr
-- Optimizing architecture imp of lmb_mux
-- Optimizing architecture imp of lmb_mux
-- Optimizing architecture implementation of cdc_sync
-- Optimizing package ipif_pkg
-- Optimizing package body ipif_pkg
-- Optimizing architecture RTL of axi_apb_bridge
-- Optimizing architecture design_1_axi_apb_bridge_0_0_arch of design_1_axi_apb_bridge_0_0
-- Optimizing architecture design_1_dlmb_bram_if_cntlr_0_arch of design_1_dlmb_bram_if_cntlr_0
-- Optimizing architecture design_1_ilmb_bram_if_cntlr_0_arch of design_1_ilmb_bram_if_cntlr_0
-- Optimizing architecture RTL of axilite_sif
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing package VPKG
-- Optimizing package body VPKG
-- Optimizing architecture IMP of JTAG_CONTROL
-- Optimizing architecture RTL of psel_decoder
-- Optimizing architecture design_1_microblaze_0_0_arch of design_1_microblaze_0_0
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture imp of lpf
-- Optimizing architecture imp of sequence_psr
-- Optimizing package lib_pkg
-- Optimizing package body lib_pkg
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture RTL of apb_mif
-- Optimizing architecture RAM32M_V of RAM32M
-- Optimizing architecture design_1_dlmb_v10_0_arch of design_1_dlmb_v10_0
-- Optimizing architecture design_1_ilmb_v10_0_arch of design_1_ilmb_v10_0
-- Optimizing architecture imp of proc_sys_reset
-- Optimizing architecture IMP of lmb_v10
-- Optimizing package lmb_bram_if_funcs
-- Optimizing package body lmb_bram_if_funcs
-- Optimizing architecture LUT4_V of LUT4
-- Optimizing architecture design_1_rst_clk_wiz_0_100M_0_arch of design_1_rst_clk_wiz_0_100M_0
Optimized design name is dti_riscv_top_opt
End time: 11:29:36 on Dec 17,2024, Elapsed time: 0:00:04
Errors: 0, Warnings: 8
INFO: [USF-Questa-69] 'elaborate' step finished in '4' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa'
Program launched (PID=11623)
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 6743.480 ; gain = 0.000 ; free physical = 151120 ; free virtual = 215290
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Generating merged BMM file for the design top 'dti_riscv_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-2023.4/linux_x86_64/'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/data_sip/sip4/workspace/hautx0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_riscv_top'...
Generating merged BMM file for the design top 'dti_riscv_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_riscv_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-Questa-111] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa'
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:35:06 on Dec 17,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dti_riscv_0_0/sim/design_1_dti_riscv_0_0.sv 
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv(1379): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv(1405): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
-- Compiling module dti_riscv
-- Compiling module design_1_dti_riscv_0_0

Top level modules:
	design_1_dti_riscv_0_0
End time: 11:35:06 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 2
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:35:06 on Dec 17,2024
vcom -93 -work xil_defaultlib ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_axi_apb_bridge_0_0/sim/design_1_axi_apb_bridge_0_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_mdm_0_0/sim/design_1_mdm_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_1_axi_apb_bridge_0_0
-- Compiling architecture design_1_axi_apb_bridge_0_0_arch of design_1_axi_apb_bridge_0_0
-- Compiling entity design_1_microblaze_0_0
-- Compiling architecture design_1_microblaze_0_0_arch of design_1_microblaze_0_0
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_1_mdm_0_0
-- Compiling architecture design_1_mdm_0_0_arch of design_1_mdm_0_0
End time: 11:35:06 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:35:06 on Dec 17,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v 
-- Compiling module design_1_clk_wiz_0_0_clk_wiz
-- Compiling module design_1_clk_wiz_0_0

Top level modules:
	design_1_clk_wiz_0_0
End time: 11:35:06 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:35:06 on Dec 17,2024
vcom -93 -work xil_defaultlib ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/sim/design_1_rst_clk_wiz_0_100M_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_1_rst_clk_wiz_0_100M_0
-- Compiling architecture design_1_rst_clk_wiz_0_100M_0_arch of design_1_rst_clk_wiz_0_100M_0
End time: 11:35:07 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:35:07 on Dec 17,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/16bd/dti_uart_dti_uart/dti_uart_dti_uart.srcs/sources_1/imports/dti_riscv_lib/dti_uart.sv ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dti_uart_0_1/sim/design_1_dti_uart_0_1.sv 
-- Compiling module dti_uart
-- Compiling module design_1_dti_uart_0_1

Top level modules:
	design_1_dti_uart_0_1
End time: 11:35:08 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:35:08 on Dec 17,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v 
-- Compiling module design_1_xlconstant_0_0

Top level modules:
	design_1_xlconstant_0_0
End time: 11:35:08 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:35:08 on Dec 17,2024
vcom -93 -work xil_defaultlib ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity lmb_v10
-- Compiling entity design_1_dlmb_v10_0
-- Compiling architecture design_1_dlmb_v10_0_arch of design_1_dlmb_v10_0
-- Compiling entity design_1_ilmb_v10_0
-- Compiling architecture design_1_ilmb_v10_0_arch of design_1_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_1_dlmb_bram_if_cntlr_0
-- Compiling architecture design_1_dlmb_bram_if_cntlr_0_arch of design_1_dlmb_bram_if_cntlr_0
-- Compiling entity design_1_ilmb_bram_if_cntlr_0
-- Compiling architecture design_1_ilmb_bram_if_cntlr_0_arch of design_1_ilmb_bram_if_cntlr_0
End time: 11:35:08 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:35:08 on Dec 17,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v ../../../../dti_riscv_top.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v 
-- Compiling module design_1_lmb_bram_0
-- Compiling module design_1
-- Compiling module microblaze_0_local_memory_imp_1K0VQXK
-- Compiling module design_1_xlconstant_1_0
-- Compiling module design_1_wrapper

Top level modules:
	design_1_wrapper
End time: 11:35:09 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:35:09 on Dec 17,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.srcs/sim_1/new/dti_riscv_top.sv 
-- Compiling module dti_riscv_top

Top level modules:
	dti_riscv_top
End time: 11:35:10 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:35:10 on Dec 17,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.srcs/sim_1/imports/libs/uart_rx.v 
-- Compiling module uart_rx

Top level modules:
	uart_rx
End time: 11:35:10 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:35:10 on Dec 17,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 11:35:10 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '5' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa'
QuestaSim-64 vopt 2023.4 Compiler 2023.10 Oct  9 2023
** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
Start time: 11:35:10 on Dec 17,2024
vopt "+acc=npr" -L xil_defaultlib -L lib_pkg_v1_0_2 -L axi_apb_bridge_v3_0_14 -L microblaze_v10_0_6 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_13 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L xlconstant_v1_1_4 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_14 -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.dti_riscv_top xil_defaultlib.glbl -o dti_riscv_top_opt 

Top level modules:
	dti_riscv_top
	glbl

Analyzing design...
-- Loading module dti_riscv_top
-- Loading module glbl
-- Loading module design_1_wrapper
-- Loading module design_1
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Loading entity design_1_axi_apb_bridge_0_0
-- Loading architecture design_1_axi_apb_bridge_0_0_arch of design_1_axi_apb_bridge_0_0
-- Loading module design_1_clk_wiz_0_0
-- Loading module design_1_clk_wiz_0_0_clk_wiz
-- Loading module unisims_ver.IBUF
-- Loading module unisims_ver.MMCME2_ADV
-- Loading module unisims_ver.BUFG
-- Loading module design_1_dti_riscv_0_0
-- Loading module dti_riscv
-- Loading module design_1_dti_uart_0_1
-- Loading module dti_uart
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Loading entity design_1_mdm_0_0
-- Loading architecture design_1_mdm_0_0_arch of design_1_mdm_0_0
-- Loading entity design_1_microblaze_0_0
-- Loading architecture design_1_microblaze_0_0_arch of design_1_microblaze_0_0
-- Loading module microblaze_0_local_memory_imp_1K0VQXK
-- Loading entity lmb_bram_if_cntlr
-- Loading entity design_1_dlmb_bram_if_cntlr_0
-- Loading architecture design_1_dlmb_bram_if_cntlr_0_arch of design_1_dlmb_bram_if_cntlr_0
-- Loading entity lmb_v10
-- Loading entity design_1_dlmb_v10_0
-- Loading architecture design_1_dlmb_v10_0_arch of design_1_dlmb_v10_0
-- Loading entity design_1_ilmb_bram_if_cntlr_0
-- Loading architecture design_1_ilmb_bram_if_cntlr_0_arch of design_1_ilmb_bram_if_cntlr_0
-- Loading entity design_1_ilmb_v10_0
-- Loading architecture design_1_ilmb_v10_0_arch of design_1_ilmb_v10_0
-- Loading module design_1_lmb_bram_0
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1
-- Loading entity proc_sys_reset
-- Loading entity design_1_rst_clk_wiz_0_100M_0
-- Loading architecture design_1_rst_clk_wiz_0_100M_0_arch of design_1_rst_clk_wiz_0_100M_0
-- Loading module design_1_xlconstant_0_0
-- Loading module xlconstant_v1_1_4.xlconstant_v1_1_4_xlconstant
-- Loading module design_1_xlconstant_1_0
-- Loading module uart_rx
-- Loading architecture RTL of axi_apb_bridge
-- Loading entity pselect_f
-- Loading entity psel_decoder
-- Loading entity multiplexor
-- Loading package lib_pkg
-- Loading entity counter_f
-- Loading entity axilite_sif
-- Loading entity apb_mif
-- Loading package body lib_pkg
-- Loading architecture RTL of psel_decoder
-- Loading architecture RTL of multiplexor
-- Loading architecture RTL of axilite_sif
-- Loading architecture RTL of apb_mif
-- Loading package body ipif_pkg
-- Loading package mdm_funcs
-- Loading architecture IMP of MDM
-- Loading entity MB_BSCANE2
-- Loading entity MB_BUFGCTRL
-- Loading entity MB_BUFG
-- Loading entity MDM_Core
-- Loading entity bus_master
-- Loading package body mdm_funcs
-- Loading architecture IMP of MDM_CORE
-- Loading entity MB_FDRE
-- Loading entity SRL_FIFO
-- Loading entity Arbiter
-- Loading entity MB_PLLE2_BASE
-- Loading entity JTAG_CONTROL
-- Loading architecture IMP of JTAG_CONTROL
-- Loading entity MB_FDC_1
-- Loading entity MB_FDRE_1
-- Loading entity MB_SRL16E
-- Loading entity MB_FDRSE
-- Loading package lmb_bram_if_funcs
-- Loading architecture imp of lmb_bram_if_cntlr
-- Loading entity lmb_mux
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity axi_interface
-- Loading package body lmb_bram_if_funcs
-- Loading architecture imp of lmb_mux
-- Loading entity pselect_mask
-- Loading architecture IMP of lmb_v10
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Loading entity FDS
-- Loading architecture FDS_V of FDS
-- Loading entity FDSE
-- Loading package body VPKG
-- Loading architecture FDSE_V of FDSE
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage
-- Loading architecture imp of proc_sys_reset
-- Loading entity FDRE
-- Loading entity lpf
-- Loading entity sequence_psr
-- Loading architecture FDRE_V of FDRE
-- Loading architecture imp of lpf
-- Loading entity SRL16
-- Loading entity cdc_sync
-- Loading architecture SRL16_V of SRL16
-- Loading entity SRL16E
-- Loading architecture SRL16E_V of SRL16E
-- Loading architecture imp of sequence_psr
-- Loading entity upcnt_n
-- Loading architecture imp of upcnt_n
-- Loading architecture IMP of MB_BSCANE2
-- Loading entity BSCANE2
-- Loading architecture IMP of MB_BUFG
-- Loading entity BUFG
-- Loading architecture IMP of MB_FDC_1
-- Loading entity FDC_1
-- Loading architecture IMP of MB_FDRE_1
-- Loading entity FDRE_1
-- Loading architecture IMP of MB_SRL16E
-- Loading architecture imp of pselect_mask
-- Loading architecture implementation of cdc_sync
-- Loading architecture BSCANE2_V of BSCANE2
-- Loading architecture BUFG_V of BUFG
-- Loading architecture FDC_1_V of FDC_1
-- Loading entity FDCE
-- Loading architecture FDCE_V of FDCE
-- Loading architecture FDRE_1_V of FDRE_1
-- Loading architecture LUT6_V of LUT6
-- Loading architecture FDR_V of FDR
-- Loading architecture MUXCY_L_V of MUXCY_L
-- Loading entity MUXCY
-- Loading architecture MUXCY_V of MUXCY
-- Loading architecture MUXF7_V of MUXF7
-- Loading architecture LUT6_2_V of LUT6_2
-- Loading architecture XORCY_V of XORCY
-- Loading architecture FDE_V of FDE
-- Loading architecture RAM32M_V of RAM32M
-- Loading architecture AND2B1L_V of AND2B1L
-- Loading architecture LUT4_V of LUT4
-- Loading architecture MULT_AND_V of MULT_AND
-- Loading entity LUT2
-- Loading architecture LUT2_V of LUT2
-- Loading architecture SRLC16E_V of SRLC16E
Optimizing 194 design-units (inlining 0/22 module instances, 0/5 cell instances, 0/1873 architecture instances):
-- Optimizing module unisims_ver.MMCME2_ADV(fast)
-- Optimizing module dti_riscv(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(fast)
-- Optimizing module dti_uart(fast)
-- Optimizing module microblaze_0_local_memory_imp_1K0VQXK(fast)
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(494): (vopt-2685) [TFMPC] - Too few port connections for 'lmb_bram'.  Expected 16, found 14.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(494): (vopt-2718) [TFMPC] - Missing connection for port 'rstb_busy'.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(494): (vopt-2718) [TFMPC] - Missing connection for port 'rsta_busy'.
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(fast)
-- Optimizing module design_1(fast)
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(145): (vopt-2685) [TFMPC] - Too few port connections for 'dti_riscv_0'.  Expected 15, found 14.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(145): (vopt-2718) [TFMPC] - Missing connection for port 'test_context_out'.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(160): (vopt-2685) [TFMPC] - Too few port connections for 'dti_uart_0'.  Expected 18, found 17.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(160): (vopt-2718) [TFMPC] - Missing connection for port 'rts_n'.
-- Optimizing module uart_rx(fast)
-- Optimizing module design_1_lmb_bram_0(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage(fast)
-- Optimizing module design_1_clk_wiz_0_0_clk_wiz(fast)
-- Optimizing module glbl(fast)
-- Optimizing module dti_riscv_top(fast)
-- Optimizing module unisims_ver.IBUF(fast)
-- Optimizing module design_1_dti_uart_0_1(fast)
-- Optimizing module design_1_dti_riscv_0_0(fast)
-- Optimizing module design_1_wrapper(fast)
-- Optimizing module design_1_clk_wiz_0_0(fast)
-- Optimizing module unisims_ver.BUFG(fast)
-- Optimizing module unisims_ver.BUFG(fast__1)
-- Optimizing module xlconstant_v1_1_4.xlconstant_v1_1_4_xlconstant(fast)
-- Optimizing module xlconstant_v1_1_4.xlconstant_v1_1_4_xlconstant(fast__1)
-- Optimizing module design_1_xlconstant_0_0(fast)
-- Optimizing module design_1_xlconstant_1_0(fast)
-- Optimizing architecture IMP of MDM_CORE
-- Optimizing architecture IMP of MDM
-- Optimizing architecture design_1_mdm_0_0_arch of design_1_mdm_0_0
-- Optimizing architecture BSCANE2_V of BSCANE2
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture SRLC16E_V of SRLC16E
-- Optimizing architecture LUT2_V of LUT2
-- Optimizing architecture imp of pselect_mask
-- Optimizing architecture imp of pselect_mask
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing package mdm_funcs
-- Optimizing package body mdm_funcs
-- Optimizing architecture FDCE_V of FDCE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDSE_V of FDSE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture IMP of MB_BSCANE2
-- Optimizing architecture IMP of MB_FDRE_1
-- Optimizing architecture imp of upcnt_n
-- Optimizing architecture IMP of MB_FDC_1
-- Optimizing architecture SRL16_V of SRL16
-- Optimizing architecture FDRE_1_V of FDRE_1
-- Optimizing architecture FDC_1_V of FDC_1
-- Optimizing architecture FDE_V of FDE
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture AND2B1L_V of AND2B1L
-- Optimizing architecture IMP of MB_BUFG
-- Optimizing architecture MUXCY_L_V of MUXCY_L
-- Optimizing architecture MULT_AND_V of MULT_AND
-- Optimizing architecture MUXCY_V of MUXCY
-- Optimizing architecture MUXF7_V of MUXF7
-- Optimizing architecture XORCY_V of XORCY
-- Optimizing architecture BUFG_V of BUFG
-- Optimizing architecture RTL of multiplexor
-- Optimizing architecture imp of lmb_bram_if_cntlr
-- Optimizing architecture imp of lmb_bram_if_cntlr
-- Optimizing architecture imp of lmb_mux
-- Optimizing architecture imp of lmb_mux
-- Optimizing architecture implementation of cdc_sync
-- Optimizing package ipif_pkg
-- Optimizing package body ipif_pkg
-- Optimizing architecture RTL of axi_apb_bridge
-- Optimizing architecture design_1_axi_apb_bridge_0_0_arch of design_1_axi_apb_bridge_0_0
-- Optimizing architecture design_1_dlmb_bram_if_cntlr_0_arch of design_1_dlmb_bram_if_cntlr_0
-- Optimizing architecture design_1_ilmb_bram_if_cntlr_0_arch of design_1_ilmb_bram_if_cntlr_0
-- Optimizing architecture RTL of axilite_sif
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing package VPKG
-- Optimizing package body VPKG
-- Optimizing architecture IMP of JTAG_CONTROL
-- Optimizing architecture RTL of psel_decoder
-- Optimizing architecture design_1_microblaze_0_0_arch of design_1_microblaze_0_0
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture imp of lpf
-- Optimizing architecture imp of sequence_psr
-- Optimizing package lib_pkg
-- Optimizing package body lib_pkg
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture RTL of apb_mif
-- Optimizing architecture RAM32M_V of RAM32M
-- Optimizing architecture design_1_dlmb_v10_0_arch of design_1_dlmb_v10_0
-- Optimizing architecture design_1_ilmb_v10_0_arch of design_1_ilmb_v10_0
-- Optimizing architecture imp of proc_sys_reset
-- Optimizing architecture IMP of lmb_v10
-- Optimizing package lmb_bram_if_funcs
-- Optimizing package body lmb_bram_if_funcs
-- Optimizing architecture LUT4_V of LUT4
-- Optimizing architecture design_1_rst_clk_wiz_0_100M_0_arch of design_1_rst_clk_wiz_0_100M_0
Optimized design name is dti_riscv_top_opt
End time: 11:35:14 on Dec 17,2024, Elapsed time: 0:00:04
Errors: 0, Warnings: 8
INFO: [USF-Questa-69] 'elaborate' step finished in '4' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa'
Program launched (PID=15975)
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 6767.352 ; gain = 0.000 ; free physical = 154277 ; free virtual = 218491
