chisel reimplementation of the serv RISC-V core.

We are fuzzing the instruction and data bus.
