#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23c8970 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23c8b00 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x23b92d0 .functor NOT 1, L_0x242c670, C4<0>, C4<0>, C4<0>;
L_0x242c450 .functor XOR 2, L_0x242c2f0, L_0x242c3b0, C4<00>, C4<00>;
L_0x242c560 .functor XOR 2, L_0x242c450, L_0x242c4c0, C4<00>, C4<00>;
v0x2421f30_0 .net *"_ivl_10", 1 0, L_0x242c4c0;  1 drivers
v0x2422030_0 .net *"_ivl_12", 1 0, L_0x242c560;  1 drivers
v0x2422110_0 .net *"_ivl_2", 1 0, L_0x2425250;  1 drivers
v0x24221d0_0 .net *"_ivl_4", 1 0, L_0x242c2f0;  1 drivers
v0x24222b0_0 .net *"_ivl_6", 1 0, L_0x242c3b0;  1 drivers
v0x24223e0_0 .net *"_ivl_8", 1 0, L_0x242c450;  1 drivers
v0x24224c0_0 .net "a", 0 0, v0x241bd10_0;  1 drivers
v0x2422560_0 .net "b", 0 0, v0x241bdb0_0;  1 drivers
v0x2422600_0 .net "c", 0 0, v0x241be50_0;  1 drivers
v0x24226a0_0 .var "clk", 0 0;
v0x2422740_0 .net "d", 0 0, v0x241bf90_0;  1 drivers
v0x24227e0_0 .net "out_pos_dut", 0 0, L_0x242c190;  1 drivers
v0x2422880_0 .net "out_pos_ref", 0 0, L_0x2423db0;  1 drivers
v0x2422920_0 .net "out_sop_dut", 0 0, L_0x2429370;  1 drivers
v0x24229c0_0 .net "out_sop_ref", 0 0, L_0x23f64c0;  1 drivers
v0x2422a60_0 .var/2u "stats1", 223 0;
v0x2422b00_0 .var/2u "strobe", 0 0;
v0x2422ba0_0 .net "tb_match", 0 0, L_0x242c670;  1 drivers
v0x2422c70_0 .net "tb_mismatch", 0 0, L_0x23b92d0;  1 drivers
v0x2422d10_0 .net "wavedrom_enable", 0 0, v0x241c260_0;  1 drivers
v0x2422de0_0 .net "wavedrom_title", 511 0, v0x241c300_0;  1 drivers
L_0x2425250 .concat [ 1 1 0 0], L_0x2423db0, L_0x23f64c0;
L_0x242c2f0 .concat [ 1 1 0 0], L_0x2423db0, L_0x23f64c0;
L_0x242c3b0 .concat [ 1 1 0 0], L_0x242c190, L_0x2429370;
L_0x242c4c0 .concat [ 1 1 0 0], L_0x2423db0, L_0x23f64c0;
L_0x242c670 .cmp/eeq 2, L_0x2425250, L_0x242c560;
S_0x23c8c90 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x23c8b00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x23b96b0 .functor AND 1, v0x241be50_0, v0x241bf90_0, C4<1>, C4<1>;
L_0x23b9a90 .functor NOT 1, v0x241bd10_0, C4<0>, C4<0>, C4<0>;
L_0x23b9e70 .functor NOT 1, v0x241bdb0_0, C4<0>, C4<0>, C4<0>;
L_0x23ba0f0 .functor AND 1, L_0x23b9a90, L_0x23b9e70, C4<1>, C4<1>;
L_0x23d3500 .functor AND 1, L_0x23ba0f0, v0x241be50_0, C4<1>, C4<1>;
L_0x23f64c0 .functor OR 1, L_0x23b96b0, L_0x23d3500, C4<0>, C4<0>;
L_0x2423230 .functor NOT 1, v0x241bdb0_0, C4<0>, C4<0>, C4<0>;
L_0x24232a0 .functor OR 1, L_0x2423230, v0x241bf90_0, C4<0>, C4<0>;
L_0x24233b0 .functor AND 1, v0x241be50_0, L_0x24232a0, C4<1>, C4<1>;
L_0x2423470 .functor NOT 1, v0x241bd10_0, C4<0>, C4<0>, C4<0>;
L_0x2423540 .functor OR 1, L_0x2423470, v0x241bdb0_0, C4<0>, C4<0>;
L_0x24235b0 .functor AND 1, L_0x24233b0, L_0x2423540, C4<1>, C4<1>;
L_0x2423730 .functor NOT 1, v0x241bdb0_0, C4<0>, C4<0>, C4<0>;
L_0x24237a0 .functor OR 1, L_0x2423730, v0x241bf90_0, C4<0>, C4<0>;
L_0x24236c0 .functor AND 1, v0x241be50_0, L_0x24237a0, C4<1>, C4<1>;
L_0x2423930 .functor NOT 1, v0x241bd10_0, C4<0>, C4<0>, C4<0>;
L_0x2423a30 .functor OR 1, L_0x2423930, v0x241bf90_0, C4<0>, C4<0>;
L_0x2423af0 .functor AND 1, L_0x24236c0, L_0x2423a30, C4<1>, C4<1>;
L_0x2423ca0 .functor XNOR 1, L_0x24235b0, L_0x2423af0, C4<0>, C4<0>;
v0x23b8c00_0 .net *"_ivl_0", 0 0, L_0x23b96b0;  1 drivers
v0x23b9000_0 .net *"_ivl_12", 0 0, L_0x2423230;  1 drivers
v0x23b93e0_0 .net *"_ivl_14", 0 0, L_0x24232a0;  1 drivers
v0x23b97c0_0 .net *"_ivl_16", 0 0, L_0x24233b0;  1 drivers
v0x23b9ba0_0 .net *"_ivl_18", 0 0, L_0x2423470;  1 drivers
v0x23b9f80_0 .net *"_ivl_2", 0 0, L_0x23b9a90;  1 drivers
v0x23ba200_0 .net *"_ivl_20", 0 0, L_0x2423540;  1 drivers
v0x241a280_0 .net *"_ivl_24", 0 0, L_0x2423730;  1 drivers
v0x241a360_0 .net *"_ivl_26", 0 0, L_0x24237a0;  1 drivers
v0x241a440_0 .net *"_ivl_28", 0 0, L_0x24236c0;  1 drivers
v0x241a520_0 .net *"_ivl_30", 0 0, L_0x2423930;  1 drivers
v0x241a600_0 .net *"_ivl_32", 0 0, L_0x2423a30;  1 drivers
v0x241a6e0_0 .net *"_ivl_36", 0 0, L_0x2423ca0;  1 drivers
L_0x7fe8cc32d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x241a7a0_0 .net *"_ivl_38", 0 0, L_0x7fe8cc32d018;  1 drivers
v0x241a880_0 .net *"_ivl_4", 0 0, L_0x23b9e70;  1 drivers
v0x241a960_0 .net *"_ivl_6", 0 0, L_0x23ba0f0;  1 drivers
v0x241aa40_0 .net *"_ivl_8", 0 0, L_0x23d3500;  1 drivers
v0x241ab20_0 .net "a", 0 0, v0x241bd10_0;  alias, 1 drivers
v0x241abe0_0 .net "b", 0 0, v0x241bdb0_0;  alias, 1 drivers
v0x241aca0_0 .net "c", 0 0, v0x241be50_0;  alias, 1 drivers
v0x241ad60_0 .net "d", 0 0, v0x241bf90_0;  alias, 1 drivers
v0x241ae20_0 .net "out_pos", 0 0, L_0x2423db0;  alias, 1 drivers
v0x241aee0_0 .net "out_sop", 0 0, L_0x23f64c0;  alias, 1 drivers
v0x241afa0_0 .net "pos0", 0 0, L_0x24235b0;  1 drivers
v0x241b060_0 .net "pos1", 0 0, L_0x2423af0;  1 drivers
L_0x2423db0 .functor MUXZ 1, L_0x7fe8cc32d018, L_0x24235b0, L_0x2423ca0, C4<>;
S_0x241b1e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x23c8b00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x241bd10_0 .var "a", 0 0;
v0x241bdb0_0 .var "b", 0 0;
v0x241be50_0 .var "c", 0 0;
v0x241bef0_0 .net "clk", 0 0, v0x24226a0_0;  1 drivers
v0x241bf90_0 .var "d", 0 0;
v0x241c080_0 .var/2u "fail", 0 0;
v0x241c120_0 .var/2u "fail1", 0 0;
v0x241c1c0_0 .net "tb_match", 0 0, L_0x242c670;  alias, 1 drivers
v0x241c260_0 .var "wavedrom_enable", 0 0;
v0x241c300_0 .var "wavedrom_title", 511 0;
E_0x23c72e0/0 .event negedge, v0x241bef0_0;
E_0x23c72e0/1 .event posedge, v0x241bef0_0;
E_0x23c72e0 .event/or E_0x23c72e0/0, E_0x23c72e0/1;
S_0x241b510 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x241b1e0;
 .timescale -12 -12;
v0x241b750_0 .var/2s "i", 31 0;
E_0x23c7180 .event posedge, v0x241bef0_0;
S_0x241b850 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x241b1e0;
 .timescale -12 -12;
v0x241ba50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x241bb30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x241b1e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x241c4e0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x23c8b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2423f60 .functor NOT 1, v0x241bdb0_0, C4<0>, C4<0>, C4<0>;
L_0x2424100 .functor AND 1, v0x241bd10_0, L_0x2423f60, C4<1>, C4<1>;
L_0x24241e0 .functor NOT 1, v0x241be50_0, C4<0>, C4<0>, C4<0>;
L_0x2424360 .functor AND 1, L_0x2424100, L_0x24241e0, C4<1>, C4<1>;
L_0x24244a0 .functor NOT 1, v0x241bf90_0, C4<0>, C4<0>, C4<0>;
L_0x2424620 .functor AND 1, L_0x2424360, L_0x24244a0, C4<1>, C4<1>;
L_0x2424770 .functor NOT 1, v0x241bd10_0, C4<0>, C4<0>, C4<0>;
L_0x24248f0 .functor AND 1, L_0x2424770, v0x241bdb0_0, C4<1>, C4<1>;
L_0x2424a00 .functor NOT 1, v0x241be50_0, C4<0>, C4<0>, C4<0>;
L_0x2424a70 .functor AND 1, L_0x24248f0, L_0x2424a00, C4<1>, C4<1>;
L_0x2424be0 .functor NOT 1, v0x241bf90_0, C4<0>, C4<0>, C4<0>;
L_0x2424c50 .functor AND 1, L_0x2424a70, L_0x2424be0, C4<1>, C4<1>;
L_0x2424d80 .functor OR 1, L_0x2424620, L_0x2424c50, C4<0>, C4<0>;
L_0x2424e90 .functor NOT 1, v0x241bd10_0, C4<0>, C4<0>, C4<0>;
L_0x2424d10 .functor NOT 1, v0x241bdb0_0, C4<0>, C4<0>, C4<0>;
L_0x2424f80 .functor AND 1, L_0x2424e90, L_0x2424d10, C4<1>, C4<1>;
L_0x2425120 .functor AND 1, L_0x2424f80, v0x241be50_0, C4<1>, C4<1>;
L_0x24251e0 .functor NOT 1, v0x241bf90_0, C4<0>, C4<0>, C4<0>;
L_0x24252f0 .functor AND 1, L_0x2425120, L_0x24251e0, C4<1>, C4<1>;
L_0x2425400 .functor OR 1, L_0x2424d80, L_0x24252f0, C4<0>, C4<0>;
L_0x24255c0 .functor NOT 1, v0x241bd10_0, C4<0>, C4<0>, C4<0>;
L_0x2425630 .functor NOT 1, v0x241bdb0_0, C4<0>, C4<0>, C4<0>;
L_0x2425760 .functor AND 1, L_0x24255c0, L_0x2425630, C4<1>, C4<1>;
L_0x2425870 .functor NOT 1, v0x241be50_0, C4<0>, C4<0>, C4<0>;
L_0x24259b0 .functor AND 1, L_0x2425760, L_0x2425870, C4<1>, C4<1>;
L_0x2425ac0 .functor AND 1, L_0x24259b0, v0x241bf90_0, C4<1>, C4<1>;
L_0x2425c60 .functor OR 1, L_0x2425400, L_0x2425ac0, C4<0>, C4<0>;
L_0x2425d70 .functor NOT 1, v0x241bd10_0, C4<0>, C4<0>, C4<0>;
L_0x2425ed0 .functor NOT 1, v0x241bdb0_0, C4<0>, C4<0>, C4<0>;
L_0x2425f40 .functor AND 1, L_0x2425d70, L_0x2425ed0, C4<1>, C4<1>;
L_0x2426150 .functor NOT 1, v0x241be50_0, C4<0>, C4<0>, C4<0>;
L_0x24261c0 .functor AND 1, L_0x2425f40, L_0x2426150, C4<1>, C4<1>;
L_0x24263e0 .functor NOT 1, v0x241bf90_0, C4<0>, C4<0>, C4<0>;
L_0x2426450 .functor AND 1, L_0x24261c0, L_0x24263e0, C4<1>, C4<1>;
L_0x2426680 .functor OR 1, L_0x2425c60, L_0x2426450, C4<0>, C4<0>;
L_0x2426790 .functor AND 1, v0x241bd10_0, v0x241bdb0_0, C4<1>, C4<1>;
L_0x2426930 .functor AND 1, L_0x2426790, v0x241be50_0, C4<1>, C4<1>;
L_0x24269f0 .functor NOT 1, v0x241bf90_0, C4<0>, C4<0>, C4<0>;
L_0x2426800 .functor AND 1, L_0x2426930, L_0x24269f0, C4<1>, C4<1>;
L_0x2426ba0 .functor OR 1, L_0x2426680, L_0x2426800, C4<0>, C4<0>;
L_0x2426e00 .functor NOT 1, v0x241bd10_0, C4<0>, C4<0>, C4<0>;
L_0x2426e70 .functor AND 1, L_0x2426e00, v0x241bdb0_0, C4<1>, C4<1>;
L_0x2427090 .functor AND 1, L_0x2426e70, v0x241be50_0, C4<1>, C4<1>;
L_0x2427150 .functor AND 1, L_0x2427090, v0x241bf90_0, C4<1>, C4<1>;
L_0x2427380 .functor OR 1, L_0x2426ba0, L_0x2427150, C4<0>, C4<0>;
L_0x2427490 .functor NOT 1, v0x241bdb0_0, C4<0>, C4<0>, C4<0>;
L_0x2427680 .functor AND 1, v0x241bd10_0, L_0x2427490, C4<1>, C4<1>;
L_0x2427740 .functor AND 1, L_0x2427680, v0x241be50_0, C4<1>, C4<1>;
L_0x2427990 .functor AND 1, L_0x2427740, v0x241bf90_0, C4<1>, C4<1>;
L_0x2427a50 .functor OR 1, L_0x2427380, L_0x2427990, C4<0>, C4<0>;
L_0x2427d00 .functor NOT 1, v0x241bd10_0, C4<0>, C4<0>, C4<0>;
L_0x2427d70 .functor AND 1, L_0x2427d00, v0x241bdb0_0, C4<1>, C4<1>;
L_0x2427fe0 .functor NOT 1, v0x241be50_0, C4<0>, C4<0>, C4<0>;
L_0x2428260 .functor AND 1, L_0x2427d70, L_0x2427fe0, C4<1>, C4<1>;
L_0x2428530 .functor AND 1, L_0x2428260, v0x241bf90_0, C4<1>, C4<1>;
L_0x2428800 .functor OR 1, L_0x2427a50, L_0x2428530, C4<0>, C4<0>;
L_0x2428ae0 .functor AND 1, v0x241bd10_0, v0x241bdb0_0, C4<1>, C4<1>;
L_0x2428d60 .functor NOT 1, v0x241be50_0, C4<0>, C4<0>, C4<0>;
L_0x2428fb0 .functor AND 1, L_0x2428ae0, L_0x2428d60, C4<1>, C4<1>;
L_0x24290c0 .functor AND 1, L_0x2428fb0, v0x241bf90_0, C4<1>, C4<1>;
L_0x2429370 .functor OR 1, L_0x2428800, L_0x24290c0, C4<0>, C4<0>;
L_0x24294d0 .functor NOT 1, v0x241bd10_0, C4<0>, C4<0>, C4<0>;
L_0x2429740 .functor NOT 1, v0x241bdb0_0, C4<0>, C4<0>, C4<0>;
L_0x24297b0 .functor OR 1, L_0x24294d0, L_0x2429740, C4<0>, C4<0>;
L_0x2429ad0 .functor OR 1, L_0x24297b0, v0x241be50_0, C4<0>, C4<0>;
L_0x2429b90 .functor OR 1, L_0x2429ad0, v0x241bf90_0, C4<0>, C4<0>;
L_0x2429e70 .functor NOT 1, v0x241bdb0_0, C4<0>, C4<0>, C4<0>;
L_0x2429ee0 .functor OR 1, v0x241bd10_0, L_0x2429e70, C4<0>, C4<0>;
L_0x242a1d0 .functor NOT 1, v0x241be50_0, C4<0>, C4<0>, C4<0>;
L_0x242a240 .functor OR 1, L_0x2429ee0, L_0x242a1d0, C4<0>, C4<0>;
L_0x242a590 .functor NOT 1, v0x241bf90_0, C4<0>, C4<0>, C4<0>;
L_0x242a600 .functor OR 1, L_0x242a240, L_0x242a590, C4<0>, C4<0>;
L_0x242a960 .functor AND 1, L_0x2429b90, L_0x242a600, C4<1>, C4<1>;
L_0x242aa70 .functor NOT 1, v0x241bd10_0, C4<0>, C4<0>, C4<0>;
L_0x242ad40 .functor OR 1, L_0x242aa70, v0x241bdb0_0, C4<0>, C4<0>;
L_0x242ae00 .functor NOT 1, v0x241be50_0, C4<0>, C4<0>, C4<0>;
L_0x242b0e0 .functor OR 1, L_0x242ad40, L_0x242ae00, C4<0>, C4<0>;
L_0x242b1f0 .functor NOT 1, v0x241bf90_0, C4<0>, C4<0>, C4<0>;
L_0x242b4e0 .functor OR 1, L_0x242b0e0, L_0x242b1f0, C4<0>, C4<0>;
L_0x242b5f0 .functor AND 1, L_0x242a960, L_0x242b4e0, C4<1>, C4<1>;
L_0x242b990 .functor OR 1, v0x241bd10_0, v0x241bdb0_0, C4<0>, C4<0>;
L_0x242ba00 .functor NOT 1, v0x241be50_0, C4<0>, C4<0>, C4<0>;
L_0x242bd10 .functor OR 1, L_0x242b990, L_0x242ba00, C4<0>, C4<0>;
L_0x242be20 .functor OR 1, L_0x242bd10, v0x241bf90_0, C4<0>, C4<0>;
L_0x242c190 .functor AND 1, L_0x242b5f0, L_0x242be20, C4<1>, C4<1>;
v0x241c6a0_0 .net *"_ivl_0", 0 0, L_0x2423f60;  1 drivers
v0x241c780_0 .net *"_ivl_10", 0 0, L_0x2424620;  1 drivers
v0x241c860_0 .net *"_ivl_100", 0 0, L_0x2427d00;  1 drivers
v0x241c950_0 .net *"_ivl_102", 0 0, L_0x2427d70;  1 drivers
v0x241ca30_0 .net *"_ivl_104", 0 0, L_0x2427fe0;  1 drivers
v0x241cb60_0 .net *"_ivl_106", 0 0, L_0x2428260;  1 drivers
v0x241cc40_0 .net *"_ivl_108", 0 0, L_0x2428530;  1 drivers
v0x241cd20_0 .net *"_ivl_110", 0 0, L_0x2428800;  1 drivers
v0x241ce00_0 .net *"_ivl_112", 0 0, L_0x2428ae0;  1 drivers
v0x241cf70_0 .net *"_ivl_114", 0 0, L_0x2428d60;  1 drivers
v0x241d050_0 .net *"_ivl_116", 0 0, L_0x2428fb0;  1 drivers
v0x241d130_0 .net *"_ivl_118", 0 0, L_0x24290c0;  1 drivers
v0x241d210_0 .net *"_ivl_12", 0 0, L_0x2424770;  1 drivers
v0x241d2f0_0 .net *"_ivl_122", 0 0, L_0x24294d0;  1 drivers
v0x241d3d0_0 .net *"_ivl_124", 0 0, L_0x2429740;  1 drivers
v0x241d4b0_0 .net *"_ivl_126", 0 0, L_0x24297b0;  1 drivers
v0x241d590_0 .net *"_ivl_128", 0 0, L_0x2429ad0;  1 drivers
v0x241d780_0 .net *"_ivl_130", 0 0, L_0x2429b90;  1 drivers
v0x241d860_0 .net *"_ivl_132", 0 0, L_0x2429e70;  1 drivers
v0x241d940_0 .net *"_ivl_134", 0 0, L_0x2429ee0;  1 drivers
v0x241da20_0 .net *"_ivl_136", 0 0, L_0x242a1d0;  1 drivers
v0x241db00_0 .net *"_ivl_138", 0 0, L_0x242a240;  1 drivers
v0x241dbe0_0 .net *"_ivl_14", 0 0, L_0x24248f0;  1 drivers
v0x241dcc0_0 .net *"_ivl_140", 0 0, L_0x242a590;  1 drivers
v0x241dda0_0 .net *"_ivl_142", 0 0, L_0x242a600;  1 drivers
v0x241de80_0 .net *"_ivl_144", 0 0, L_0x242a960;  1 drivers
v0x241df60_0 .net *"_ivl_146", 0 0, L_0x242aa70;  1 drivers
v0x241e040_0 .net *"_ivl_148", 0 0, L_0x242ad40;  1 drivers
v0x241e120_0 .net *"_ivl_150", 0 0, L_0x242ae00;  1 drivers
v0x241e200_0 .net *"_ivl_152", 0 0, L_0x242b0e0;  1 drivers
v0x241e2e0_0 .net *"_ivl_154", 0 0, L_0x242b1f0;  1 drivers
v0x241e3c0_0 .net *"_ivl_156", 0 0, L_0x242b4e0;  1 drivers
v0x241e4a0_0 .net *"_ivl_158", 0 0, L_0x242b5f0;  1 drivers
v0x241e790_0 .net *"_ivl_16", 0 0, L_0x2424a00;  1 drivers
v0x241e870_0 .net *"_ivl_160", 0 0, L_0x242b990;  1 drivers
v0x241e950_0 .net *"_ivl_162", 0 0, L_0x242ba00;  1 drivers
v0x241ea30_0 .net *"_ivl_164", 0 0, L_0x242bd10;  1 drivers
v0x241eb10_0 .net *"_ivl_166", 0 0, L_0x242be20;  1 drivers
v0x241ebf0_0 .net *"_ivl_18", 0 0, L_0x2424a70;  1 drivers
v0x241ecd0_0 .net *"_ivl_2", 0 0, L_0x2424100;  1 drivers
v0x241edb0_0 .net *"_ivl_20", 0 0, L_0x2424be0;  1 drivers
v0x241ee90_0 .net *"_ivl_22", 0 0, L_0x2424c50;  1 drivers
v0x241ef70_0 .net *"_ivl_24", 0 0, L_0x2424d80;  1 drivers
v0x241f050_0 .net *"_ivl_26", 0 0, L_0x2424e90;  1 drivers
v0x241f130_0 .net *"_ivl_28", 0 0, L_0x2424d10;  1 drivers
v0x241f210_0 .net *"_ivl_30", 0 0, L_0x2424f80;  1 drivers
v0x241f2f0_0 .net *"_ivl_32", 0 0, L_0x2425120;  1 drivers
v0x241f3d0_0 .net *"_ivl_34", 0 0, L_0x24251e0;  1 drivers
v0x241f4b0_0 .net *"_ivl_36", 0 0, L_0x24252f0;  1 drivers
v0x241f590_0 .net *"_ivl_38", 0 0, L_0x2425400;  1 drivers
v0x241f670_0 .net *"_ivl_4", 0 0, L_0x24241e0;  1 drivers
v0x241f750_0 .net *"_ivl_40", 0 0, L_0x24255c0;  1 drivers
v0x241f830_0 .net *"_ivl_42", 0 0, L_0x2425630;  1 drivers
v0x241f910_0 .net *"_ivl_44", 0 0, L_0x2425760;  1 drivers
v0x241f9f0_0 .net *"_ivl_46", 0 0, L_0x2425870;  1 drivers
v0x241fad0_0 .net *"_ivl_48", 0 0, L_0x24259b0;  1 drivers
v0x241fbb0_0 .net *"_ivl_50", 0 0, L_0x2425ac0;  1 drivers
v0x241fc90_0 .net *"_ivl_52", 0 0, L_0x2425c60;  1 drivers
v0x241fd70_0 .net *"_ivl_54", 0 0, L_0x2425d70;  1 drivers
v0x241fe50_0 .net *"_ivl_56", 0 0, L_0x2425ed0;  1 drivers
v0x241ff30_0 .net *"_ivl_58", 0 0, L_0x2425f40;  1 drivers
v0x2420010_0 .net *"_ivl_6", 0 0, L_0x2424360;  1 drivers
v0x24200f0_0 .net *"_ivl_60", 0 0, L_0x2426150;  1 drivers
v0x24201d0_0 .net *"_ivl_62", 0 0, L_0x24261c0;  1 drivers
v0x24202b0_0 .net *"_ivl_64", 0 0, L_0x24263e0;  1 drivers
v0x24207a0_0 .net *"_ivl_66", 0 0, L_0x2426450;  1 drivers
v0x2420880_0 .net *"_ivl_68", 0 0, L_0x2426680;  1 drivers
v0x2420960_0 .net *"_ivl_70", 0 0, L_0x2426790;  1 drivers
v0x2420a40_0 .net *"_ivl_72", 0 0, L_0x2426930;  1 drivers
v0x2420b20_0 .net *"_ivl_74", 0 0, L_0x24269f0;  1 drivers
v0x2420c00_0 .net *"_ivl_76", 0 0, L_0x2426800;  1 drivers
v0x2420ce0_0 .net *"_ivl_78", 0 0, L_0x2426ba0;  1 drivers
v0x2420dc0_0 .net *"_ivl_8", 0 0, L_0x24244a0;  1 drivers
v0x2420ea0_0 .net *"_ivl_80", 0 0, L_0x2426e00;  1 drivers
v0x2420f80_0 .net *"_ivl_82", 0 0, L_0x2426e70;  1 drivers
v0x2421060_0 .net *"_ivl_84", 0 0, L_0x2427090;  1 drivers
v0x2421140_0 .net *"_ivl_86", 0 0, L_0x2427150;  1 drivers
v0x2421220_0 .net *"_ivl_88", 0 0, L_0x2427380;  1 drivers
v0x2421300_0 .net *"_ivl_90", 0 0, L_0x2427490;  1 drivers
v0x24213e0_0 .net *"_ivl_92", 0 0, L_0x2427680;  1 drivers
v0x24214c0_0 .net *"_ivl_94", 0 0, L_0x2427740;  1 drivers
v0x24215a0_0 .net *"_ivl_96", 0 0, L_0x2427990;  1 drivers
v0x2421680_0 .net *"_ivl_98", 0 0, L_0x2427a50;  1 drivers
v0x2421760_0 .net "a", 0 0, v0x241bd10_0;  alias, 1 drivers
v0x2421800_0 .net "b", 0 0, v0x241bdb0_0;  alias, 1 drivers
v0x24218f0_0 .net "c", 0 0, v0x241be50_0;  alias, 1 drivers
v0x24219e0_0 .net "d", 0 0, v0x241bf90_0;  alias, 1 drivers
v0x2421ad0_0 .net "out_pos", 0 0, L_0x242c190;  alias, 1 drivers
v0x2421b90_0 .net "out_sop", 0 0, L_0x2429370;  alias, 1 drivers
S_0x2421d10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x23c8b00;
 .timescale -12 -12;
E_0x23ae9f0 .event anyedge, v0x2422b00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2422b00_0;
    %nor/r;
    %assign/vec4 v0x2422b00_0, 0;
    %wait E_0x23ae9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x241b1e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x241c080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x241c120_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x241b1e0;
T_4 ;
    %wait E_0x23c72e0;
    %load/vec4 v0x241c1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x241c080_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x241b1e0;
T_5 ;
    %wait E_0x23c7180;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x241bf90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241be50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241bdb0_0, 0;
    %assign/vec4 v0x241bd10_0, 0;
    %wait E_0x23c7180;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x241bf90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241be50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241bdb0_0, 0;
    %assign/vec4 v0x241bd10_0, 0;
    %wait E_0x23c7180;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x241bf90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241be50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241bdb0_0, 0;
    %assign/vec4 v0x241bd10_0, 0;
    %wait E_0x23c7180;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x241bf90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241be50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241bdb0_0, 0;
    %assign/vec4 v0x241bd10_0, 0;
    %wait E_0x23c7180;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x241bf90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241be50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241bdb0_0, 0;
    %assign/vec4 v0x241bd10_0, 0;
    %wait E_0x23c7180;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x241bf90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241be50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241bdb0_0, 0;
    %assign/vec4 v0x241bd10_0, 0;
    %wait E_0x23c7180;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x241bf90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241be50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241bdb0_0, 0;
    %assign/vec4 v0x241bd10_0, 0;
    %wait E_0x23c7180;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x241bf90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241be50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241bdb0_0, 0;
    %assign/vec4 v0x241bd10_0, 0;
    %wait E_0x23c7180;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x241bf90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241be50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241bdb0_0, 0;
    %assign/vec4 v0x241bd10_0, 0;
    %wait E_0x23c7180;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x241bf90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241be50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241bdb0_0, 0;
    %assign/vec4 v0x241bd10_0, 0;
    %wait E_0x23c7180;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x241bf90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241be50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241bdb0_0, 0;
    %assign/vec4 v0x241bd10_0, 0;
    %wait E_0x23c7180;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x241bf90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241be50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241bdb0_0, 0;
    %assign/vec4 v0x241bd10_0, 0;
    %wait E_0x23c7180;
    %load/vec4 v0x241c080_0;
    %store/vec4 v0x241c120_0, 0, 1;
    %fork t_1, S_0x241b510;
    %jmp t_0;
    .scope S_0x241b510;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x241b750_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x241b750_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x23c7180;
    %load/vec4 v0x241b750_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x241bf90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241be50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241bdb0_0, 0;
    %assign/vec4 v0x241bd10_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x241b750_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x241b750_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x241b1e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23c72e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x241bf90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241be50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241bdb0_0, 0;
    %assign/vec4 v0x241bd10_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x241c080_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x241c120_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x23c8b00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24226a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2422b00_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x23c8b00;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x24226a0_0;
    %inv;
    %store/vec4 v0x24226a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x23c8b00;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x241bef0_0, v0x2422c70_0, v0x24224c0_0, v0x2422560_0, v0x2422600_0, v0x2422740_0, v0x24229c0_0, v0x2422920_0, v0x2422880_0, v0x24227e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x23c8b00;
T_9 ;
    %load/vec4 v0x2422a60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2422a60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2422a60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2422a60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2422a60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2422a60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2422a60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2422a60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2422a60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2422a60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x23c8b00;
T_10 ;
    %wait E_0x23c72e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2422a60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2422a60_0, 4, 32;
    %load/vec4 v0x2422ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2422a60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2422a60_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2422a60_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2422a60_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x24229c0_0;
    %load/vec4 v0x24229c0_0;
    %load/vec4 v0x2422920_0;
    %xor;
    %load/vec4 v0x24229c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2422a60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2422a60_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2422a60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2422a60_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2422880_0;
    %load/vec4 v0x2422880_0;
    %load/vec4 v0x24227e0_0;
    %xor;
    %load/vec4 v0x2422880_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2422a60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2422a60_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2422a60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2422a60_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2013_q2/iter0/response34/top_module.sv";
