-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "11/14/2018 20:58:40"

-- 
-- Device: Altera EP4CGX22CF19C6 Package FBGA324
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIV.CYCLONEIV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	registerBank IS
    PORT (
	ReadData0 : OUT std_logic_vector(31 DOWNTO 0);
	writeRegister : IN std_logic_vector(4 DOWNTO 0);
	writeEnable : IN std_logic;
	clock : IN std_logic;
	writeData : IN std_logic_vector(31 DOWNTO 0);
	ReadRegister0 : IN std_logic_vector(4 DOWNTO 0);
	ReadData1 : OUT std_logic_vector(31 DOWNTO 0);
	ReadRegister1 : IN std_logic_vector(4 DOWNTO 0)
	);
END registerBank;

-- Design Ports Information
-- ReadData0[31]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData0[30]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData0[29]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData0[28]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData0[27]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData0[26]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData0[25]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData0[24]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData0[23]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData0[22]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData0[21]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData0[20]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData0[19]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData0[18]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData0[17]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData0[16]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData0[15]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData0[14]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData0[13]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData0[12]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData0[11]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData0[10]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData0[9]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData0[8]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData0[7]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData0[6]	=>  Location: PIN_M17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData0[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData0[4]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData0[3]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData0[2]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData0[1]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData0[0]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[31]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[30]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[29]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[28]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[27]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[26]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[25]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[24]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[23]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[22]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[21]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[20]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[19]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[18]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[17]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[16]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[15]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[14]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[13]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[12]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[11]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[10]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[9]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[8]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[7]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[6]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[5]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[4]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[3]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[2]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[1]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadData1[0]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadRegister0[3]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadRegister0[2]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadRegister0[1]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadRegister0[0]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadRegister0[4]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadRegister1[3]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadRegister1[2]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadRegister1[1]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadRegister1[0]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ReadRegister1[4]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[31]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeRegister[3]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeRegister[1]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeRegister[4]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeEnable	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeRegister[0]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeRegister[2]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[30]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[29]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[28]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[27]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[26]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[25]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[24]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[23]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[22]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[21]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[20]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[19]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[18]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[17]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[16]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[15]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[14]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[13]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[12]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[11]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[10]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[9]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[8]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[7]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[6]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[5]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[3]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[2]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[1]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writeData[0]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF registerBank IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_ReadData0 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_writeRegister : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_writeEnable : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL ww_writeData : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ReadRegister0 : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_ReadData1 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ReadRegister1 : std_logic_vector(4 DOWNTO 0);
SIGNAL \clock~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst65|Mux0~2_combout\ : std_logic;
SIGNAL \inst65|Mux0~3_combout\ : std_logic;
SIGNAL \inst65|Mux0~4_combout\ : std_logic;
SIGNAL \inst65|Mux0~5_combout\ : std_logic;
SIGNAL \inst65|Mux0~6_combout\ : std_logic;
SIGNAL \inst65|Mux0~7_combout\ : std_logic;
SIGNAL \inst65|Mux1~12_combout\ : std_logic;
SIGNAL \inst65|Mux1~13_combout\ : std_logic;
SIGNAL \inst65|Mux1~14_combout\ : std_logic;
SIGNAL \inst65|Mux2~0_combout\ : std_logic;
SIGNAL \inst65|Mux2~4_combout\ : std_logic;
SIGNAL \inst65|Mux2~5_combout\ : std_logic;
SIGNAL \inst65|Mux2~12_combout\ : std_logic;
SIGNAL \inst65|Mux2~13_combout\ : std_logic;
SIGNAL \inst65|Mux2~14_combout\ : std_logic;
SIGNAL \inst65|Mux2~15_combout\ : std_logic;
SIGNAL \inst65|Mux3~0_combout\ : std_logic;
SIGNAL \inst65|Mux3~2_combout\ : std_logic;
SIGNAL \inst65|Mux3~6_combout\ : std_logic;
SIGNAL \inst65|Mux3~9_combout\ : std_logic;
SIGNAL \inst65|Mux3~12_combout\ : std_logic;
SIGNAL \inst65|Mux3~13_combout\ : std_logic;
SIGNAL \inst65|Mux3~14_combout\ : std_logic;
SIGNAL \inst65|Mux4~4_combout\ : std_logic;
SIGNAL \inst65|Mux4~5_combout\ : std_logic;
SIGNAL \inst65|Mux4~7_combout\ : std_logic;
SIGNAL \inst65|Mux4~8_combout\ : std_logic;
SIGNAL \inst65|Mux4~12_combout\ : std_logic;
SIGNAL \inst65|Mux5~0_combout\ : std_logic;
SIGNAL \inst65|Mux5~2_combout\ : std_logic;
SIGNAL \inst65|Mux5~9_combout\ : std_logic;
SIGNAL \inst65|Mux5~10_combout\ : std_logic;
SIGNAL \inst65|Mux5~17_combout\ : std_logic;
SIGNAL \inst65|Mux6~0_combout\ : std_logic;
SIGNAL \inst65|Mux6~2_combout\ : std_logic;
SIGNAL \inst65|Mux6~3_combout\ : std_logic;
SIGNAL \inst65|Mux6~4_combout\ : std_logic;
SIGNAL \inst65|Mux6~5_combout\ : std_logic;
SIGNAL \inst65|Mux6~6_combout\ : std_logic;
SIGNAL \inst65|Mux6~7_combout\ : std_logic;
SIGNAL \inst65|Mux6~12_combout\ : std_logic;
SIGNAL \inst65|Mux7~4_combout\ : std_logic;
SIGNAL \inst65|Mux7~5_combout\ : std_logic;
SIGNAL \inst65|Mux7~6_combout\ : std_logic;
SIGNAL \inst65|Mux7~7_combout\ : std_logic;
SIGNAL \inst65|Mux7~8_combout\ : std_logic;
SIGNAL \inst65|Mux7~12_combout\ : std_logic;
SIGNAL \inst65|Mux7~13_combout\ : std_logic;
SIGNAL \inst65|Mux7~14_combout\ : std_logic;
SIGNAL \inst65|Mux7~15_combout\ : std_logic;
SIGNAL \inst65|Mux8~2_combout\ : std_logic;
SIGNAL \inst65|Mux8~4_combout\ : std_logic;
SIGNAL \inst65|Mux8~7_combout\ : std_logic;
SIGNAL \inst65|Mux8~8_combout\ : std_logic;
SIGNAL \inst65|Mux8~10_combout\ : std_logic;
SIGNAL \inst65|Mux8~11_combout\ : std_logic;
SIGNAL \inst65|Mux8~12_combout\ : std_logic;
SIGNAL \inst65|Mux8~13_combout\ : std_logic;
SIGNAL \inst65|Mux8~14_combout\ : std_logic;
SIGNAL \inst65|Mux8~17_combout\ : std_logic;
SIGNAL \inst65|Mux9~2_combout\ : std_logic;
SIGNAL \inst65|Mux9~4_combout\ : std_logic;
SIGNAL \inst65|Mux9~5_combout\ : std_logic;
SIGNAL \inst65|Mux9~6_combout\ : std_logic;
SIGNAL \inst65|Mux9~7_combout\ : std_logic;
SIGNAL \inst65|Mux9~8_combout\ : std_logic;
SIGNAL \inst65|Mux9~12_combout\ : std_logic;
SIGNAL \inst65|Mux9~17_combout\ : std_logic;
SIGNAL \inst65|Mux10~0_combout\ : std_logic;
SIGNAL \inst65|Mux10~2_combout\ : std_logic;
SIGNAL \inst65|Mux10~4_combout\ : std_logic;
SIGNAL \inst65|Mux10~5_combout\ : std_logic;
SIGNAL \inst65|Mux10~7_combout\ : std_logic;
SIGNAL \inst65|Mux10~10_combout\ : std_logic;
SIGNAL \inst65|Mux10~12_combout\ : std_logic;
SIGNAL \inst65|Mux10~13_combout\ : std_logic;
SIGNAL \inst65|Mux10~14_combout\ : std_logic;
SIGNAL \inst65|Mux10~17_combout\ : std_logic;
SIGNAL \inst65|Mux11~2_combout\ : std_logic;
SIGNAL \inst65|Mux11~4_combout\ : std_logic;
SIGNAL \inst65|Mux11~6_combout\ : std_logic;
SIGNAL \inst65|Mux11~7_combout\ : std_logic;
SIGNAL \inst65|Mux11~9_combout\ : std_logic;
SIGNAL \inst65|Mux12~7_combout\ : std_logic;
SIGNAL \inst65|Mux12~12_combout\ : std_logic;
SIGNAL \inst65|Mux12~13_combout\ : std_logic;
SIGNAL \inst65|Mux12~14_combout\ : std_logic;
SIGNAL \inst65|Mux12~15_combout\ : std_logic;
SIGNAL \inst65|Mux13~2_combout\ : std_logic;
SIGNAL \inst65|Mux13~3_combout\ : std_logic;
SIGNAL \inst65|Mux13~4_combout\ : std_logic;
SIGNAL \inst65|Mux13~5_combout\ : std_logic;
SIGNAL \inst65|Mux13~6_combout\ : std_logic;
SIGNAL \inst65|Mux13~7_combout\ : std_logic;
SIGNAL \inst65|Mux13~8_combout\ : std_logic;
SIGNAL \inst65|Mux13~9_combout\ : std_logic;
SIGNAL \inst65|Mux13~10_combout\ : std_logic;
SIGNAL \inst65|Mux13~11_combout\ : std_logic;
SIGNAL \inst65|Mux13~17_combout\ : std_logic;
SIGNAL \inst65|Mux14~0_combout\ : std_logic;
SIGNAL \inst65|Mux14~1_combout\ : std_logic;
SIGNAL \inst65|Mux14~12_combout\ : std_logic;
SIGNAL \inst65|Mux14~13_combout\ : std_logic;
SIGNAL \inst65|Mux14~14_combout\ : std_logic;
SIGNAL \inst65|Mux14~15_combout\ : std_logic;
SIGNAL \inst65|Mux14~17_combout\ : std_logic;
SIGNAL \inst65|Mux15~2_combout\ : std_logic;
SIGNAL \inst65|Mux15~3_combout\ : std_logic;
SIGNAL \inst65|Mux15~4_combout\ : std_logic;
SIGNAL \inst65|Mux15~12_combout\ : std_logic;
SIGNAL \inst65|Mux15~13_combout\ : std_logic;
SIGNAL \inst65|Mux15~14_combout\ : std_logic;
SIGNAL \inst65|Mux16~0_combout\ : std_logic;
SIGNAL \inst65|Mux16~1_combout\ : std_logic;
SIGNAL \inst65|Mux16~2_combout\ : std_logic;
SIGNAL \inst65|Mux16~3_combout\ : std_logic;
SIGNAL \inst65|Mux16~17_combout\ : std_logic;
SIGNAL \inst65|Mux17~0_combout\ : std_logic;
SIGNAL \inst65|Mux17~9_combout\ : std_logic;
SIGNAL \inst65|Mux17~12_combout\ : std_logic;
SIGNAL \inst65|Mux17~13_combout\ : std_logic;
SIGNAL \inst65|Mux17~14_combout\ : std_logic;
SIGNAL \inst65|Mux18~12_combout\ : std_logic;
SIGNAL \inst65|Mux18~17_combout\ : std_logic;
SIGNAL \inst65|Mux19~6_combout\ : std_logic;
SIGNAL \inst65|Mux19~7_combout\ : std_logic;
SIGNAL \inst65|Mux19~17_combout\ : std_logic;
SIGNAL \inst65|Mux20~2_combout\ : std_logic;
SIGNAL \inst65|Mux20~3_combout\ : std_logic;
SIGNAL \inst65|Mux20~4_combout\ : std_logic;
SIGNAL \inst65|Mux20~5_combout\ : std_logic;
SIGNAL \inst65|Mux20~6_combout\ : std_logic;
SIGNAL \inst65|Mux20~10_combout\ : std_logic;
SIGNAL \inst65|Mux20~11_combout\ : std_logic;
SIGNAL \inst65|Mux20~17_combout\ : std_logic;
SIGNAL \inst65|Mux21~2_combout\ : std_logic;
SIGNAL \inst65|Mux21~3_combout\ : std_logic;
SIGNAL \inst65|Mux21~4_combout\ : std_logic;
SIGNAL \inst65|Mux21~5_combout\ : std_logic;
SIGNAL \inst65|Mux21~6_combout\ : std_logic;
SIGNAL \inst65|Mux21~7_combout\ : std_logic;
SIGNAL \inst65|Mux21~8_combout\ : std_logic;
SIGNAL \inst65|Mux21~9_combout\ : std_logic;
SIGNAL \inst65|Mux21~10_combout\ : std_logic;
SIGNAL \inst65|Mux21~11_combout\ : std_logic;
SIGNAL \inst65|Mux21~17_combout\ : std_logic;
SIGNAL \inst65|Mux22~2_combout\ : std_logic;
SIGNAL \inst65|Mux22~3_combout\ : std_logic;
SIGNAL \inst65|Mux22~4_combout\ : std_logic;
SIGNAL \inst65|Mux22~5_combout\ : std_logic;
SIGNAL \inst65|Mux22~6_combout\ : std_logic;
SIGNAL \inst65|Mux22~10_combout\ : std_logic;
SIGNAL \inst65|Mux22~12_combout\ : std_logic;
SIGNAL \inst65|Mux22~13_combout\ : std_logic;
SIGNAL \inst65|Mux22~14_combout\ : std_logic;
SIGNAL \inst65|Mux22~15_combout\ : std_logic;
SIGNAL \inst65|Mux22~17_combout\ : std_logic;
SIGNAL \inst65|Mux23~0_combout\ : std_logic;
SIGNAL \inst65|Mux23~2_combout\ : std_logic;
SIGNAL \inst65|Mux23~3_combout\ : std_logic;
SIGNAL \inst65|Mux23~4_combout\ : std_logic;
SIGNAL \inst65|Mux23~5_combout\ : std_logic;
SIGNAL \inst65|Mux23~6_combout\ : std_logic;
SIGNAL \inst65|Mux23~7_combout\ : std_logic;
SIGNAL \inst65|Mux23~8_combout\ : std_logic;
SIGNAL \inst65|Mux23~9_combout\ : std_logic;
SIGNAL \inst65|Mux23~10_combout\ : std_logic;
SIGNAL \inst65|Mux23~11_combout\ : std_logic;
SIGNAL \inst65|Mux23~12_combout\ : std_logic;
SIGNAL \inst65|Mux23~13_combout\ : std_logic;
SIGNAL \inst65|Mux24~2_combout\ : std_logic;
SIGNAL \inst65|Mux24~3_combout\ : std_logic;
SIGNAL \inst65|Mux24~4_combout\ : std_logic;
SIGNAL \inst65|Mux24~5_combout\ : std_logic;
SIGNAL \inst65|Mux24~6_combout\ : std_logic;
SIGNAL \inst65|Mux24~10_combout\ : std_logic;
SIGNAL \inst65|Mux24~11_combout\ : std_logic;
SIGNAL \inst65|Mux24~12_combout\ : std_logic;
SIGNAL \inst65|Mux24~17_combout\ : std_logic;
SIGNAL \inst65|Mux25~0_combout\ : std_logic;
SIGNAL \inst65|Mux25~2_combout\ : std_logic;
SIGNAL \inst65|Mux25~3_combout\ : std_logic;
SIGNAL \inst65|Mux25~4_combout\ : std_logic;
SIGNAL \inst65|Mux25~5_combout\ : std_logic;
SIGNAL \inst65|Mux25~6_combout\ : std_logic;
SIGNAL \inst65|Mux25~7_combout\ : std_logic;
SIGNAL \inst65|Mux25~8_combout\ : std_logic;
SIGNAL \inst65|Mux25~9_combout\ : std_logic;
SIGNAL \inst65|Mux25~10_combout\ : std_logic;
SIGNAL \inst65|Mux25~11_combout\ : std_logic;
SIGNAL \inst65|Mux25~12_combout\ : std_logic;
SIGNAL \inst65|Mux25~13_combout\ : std_logic;
SIGNAL \inst65|Mux25~14_combout\ : std_logic;
SIGNAL \inst65|Mux26~12_combout\ : std_logic;
SIGNAL \inst65|Mux26~13_combout\ : std_logic;
SIGNAL \inst65|Mux26~14_combout\ : std_logic;
SIGNAL \inst65|Mux26~15_combout\ : std_logic;
SIGNAL \inst65|Mux27~6_combout\ : std_logic;
SIGNAL \inst65|Mux27~12_combout\ : std_logic;
SIGNAL \inst65|Mux27~13_combout\ : std_logic;
SIGNAL \inst65|Mux27~14_combout\ : std_logic;
SIGNAL \inst65|Mux28~0_combout\ : std_logic;
SIGNAL \inst65|Mux28~1_combout\ : std_logic;
SIGNAL \inst65|Mux28~2_combout\ : std_logic;
SIGNAL \inst65|Mux28~3_combout\ : std_logic;
SIGNAL \inst65|Mux28~10_combout\ : std_logic;
SIGNAL \inst65|Mux28~12_combout\ : std_logic;
SIGNAL \inst65|Mux28~13_combout\ : std_logic;
SIGNAL \inst65|Mux28~17_combout\ : std_logic;
SIGNAL \inst65|Mux29~0_combout\ : std_logic;
SIGNAL \inst65|Mux29~4_combout\ : std_logic;
SIGNAL \inst65|Mux29~5_combout\ : std_logic;
SIGNAL \inst65|Mux29~6_combout\ : std_logic;
SIGNAL \inst65|Mux29~7_combout\ : std_logic;
SIGNAL \inst65|Mux29~8_combout\ : std_logic;
SIGNAL \inst65|Mux29~12_combout\ : std_logic;
SIGNAL \inst65|Mux29~13_combout\ : std_logic;
SIGNAL \inst65|Mux29~14_combout\ : std_logic;
SIGNAL \inst65|Mux29~15_combout\ : std_logic;
SIGNAL \inst65|Mux30~0_combout\ : std_logic;
SIGNAL \inst65|Mux30~1_combout\ : std_logic;
SIGNAL \inst65|Mux30~2_combout\ : std_logic;
SIGNAL \inst65|Mux30~3_combout\ : std_logic;
SIGNAL \inst65|Mux30~17_combout\ : std_logic;
SIGNAL \inst65|Mux31~6_combout\ : std_logic;
SIGNAL \inst65|Mux31~12_combout\ : std_logic;
SIGNAL \inst65|Mux31~13_combout\ : std_logic;
SIGNAL \inst65|Mux31~14_combout\ : std_logic;
SIGNAL \inst65|Mux31~15_combout\ : std_logic;
SIGNAL \inst70|Mux0~4_combout\ : std_logic;
SIGNAL \inst70|Mux0~11_combout\ : std_logic;
SIGNAL \inst70|Mux0~22_combout\ : std_logic;
SIGNAL \inst70|Mux1~4_combout\ : std_logic;
SIGNAL \inst70|Mux1~5_combout\ : std_logic;
SIGNAL \inst70|Mux1~6_combout\ : std_logic;
SIGNAL \inst70|Mux1~7_combout\ : std_logic;
SIGNAL \inst70|Mux1~8_combout\ : std_logic;
SIGNAL \inst70|Mux1~12_combout\ : std_logic;
SIGNAL \inst70|Mux2~2_combout\ : std_logic;
SIGNAL \inst70|Mux2~3_combout\ : std_logic;
SIGNAL \inst70|Mux2~4_combout\ : std_logic;
SIGNAL \inst70|Mux2~12_combout\ : std_logic;
SIGNAL \inst70|Mux2~13_combout\ : std_logic;
SIGNAL \inst70|Mux2~14_combout\ : std_logic;
SIGNAL \inst70|Mux2~15_combout\ : std_logic;
SIGNAL \inst70|Mux3~0_combout\ : std_logic;
SIGNAL \inst70|Mux3~17_combout\ : std_logic;
SIGNAL \inst70|Mux4~7_combout\ : std_logic;
SIGNAL \inst70|Mux4~8_combout\ : std_logic;
SIGNAL \inst70|Mux4~12_combout\ : std_logic;
SIGNAL \inst70|Mux4~13_combout\ : std_logic;
SIGNAL \inst70|Mux4~14_combout\ : std_logic;
SIGNAL \inst70|Mux4~15_combout\ : std_logic;
SIGNAL \inst70|Mux5~0_combout\ : std_logic;
SIGNAL \inst70|Mux5~6_combout\ : std_logic;
SIGNAL \inst70|Mux5~7_combout\ : std_logic;
SIGNAL \inst70|Mux5~9_combout\ : std_logic;
SIGNAL \inst70|Mux5~10_combout\ : std_logic;
SIGNAL \inst70|Mux6~0_combout\ : std_logic;
SIGNAL \inst70|Mux6~10_combout\ : std_logic;
SIGNAL \inst70|Mux6~12_combout\ : std_logic;
SIGNAL \inst70|Mux6~13_combout\ : std_logic;
SIGNAL \inst70|Mux6~17_combout\ : std_logic;
SIGNAL \inst70|Mux7~4_combout\ : std_logic;
SIGNAL \inst70|Mux7~5_combout\ : std_logic;
SIGNAL \inst70|Mux7~9_combout\ : std_logic;
SIGNAL \inst70|Mux7~10_combout\ : std_logic;
SIGNAL \inst70|Mux8~2_combout\ : std_logic;
SIGNAL \inst70|Mux8~3_combout\ : std_logic;
SIGNAL \inst70|Mux8~4_combout\ : std_logic;
SIGNAL \inst70|Mux8~5_combout\ : std_logic;
SIGNAL \inst70|Mux8~6_combout\ : std_logic;
SIGNAL \inst70|Mux8~7_combout\ : std_logic;
SIGNAL \inst70|Mux8~10_combout\ : std_logic;
SIGNAL \inst70|Mux8~11_combout\ : std_logic;
SIGNAL \inst70|Mux8~17_combout\ : std_logic;
SIGNAL \inst70|Mux9~9_combout\ : std_logic;
SIGNAL \inst70|Mux9~10_combout\ : std_logic;
SIGNAL \inst70|Mux9~12_combout\ : std_logic;
SIGNAL \inst70|Mux9~13_combout\ : std_logic;
SIGNAL \inst70|Mux9~14_combout\ : std_logic;
SIGNAL \inst70|Mux9~15_combout\ : std_logic;
SIGNAL \inst70|Mux10~2_combout\ : std_logic;
SIGNAL \inst70|Mux10~3_combout\ : std_logic;
SIGNAL \inst70|Mux10~7_combout\ : std_logic;
SIGNAL \inst70|Mux10~17_combout\ : std_logic;
SIGNAL \inst70|Mux11~2_combout\ : std_logic;
SIGNAL \inst70|Mux11~3_combout\ : std_logic;
SIGNAL \inst70|Mux11~9_combout\ : std_logic;
SIGNAL \inst70|Mux11~12_combout\ : std_logic;
SIGNAL \inst70|Mux12~0_combout\ : std_logic;
SIGNAL \inst70|Mux12~2_combout\ : std_logic;
SIGNAL \inst70|Mux12~3_combout\ : std_logic;
SIGNAL \inst70|Mux12~10_combout\ : std_logic;
SIGNAL \inst70|Mux12~12_combout\ : std_logic;
SIGNAL \inst70|Mux12~13_combout\ : std_logic;
SIGNAL \inst70|Mux12~14_combout\ : std_logic;
SIGNAL \inst70|Mux12~15_combout\ : std_logic;
SIGNAL \inst70|Mux13~0_combout\ : std_logic;
SIGNAL \inst70|Mux13~4_combout\ : std_logic;
SIGNAL \inst70|Mux13~9_combout\ : std_logic;
SIGNAL \inst70|Mux13~17_combout\ : std_logic;
SIGNAL \inst70|Mux14~2_combout\ : std_logic;
SIGNAL \inst70|Mux14~3_combout\ : std_logic;
SIGNAL \inst70|Mux14~4_combout\ : std_logic;
SIGNAL \inst70|Mux14~5_combout\ : std_logic;
SIGNAL \inst70|Mux14~6_combout\ : std_logic;
SIGNAL \inst70|Mux14~7_combout\ : std_logic;
SIGNAL \inst70|Mux14~10_combout\ : std_logic;
SIGNAL \inst70|Mux14~11_combout\ : std_logic;
SIGNAL \inst70|Mux14~12_combout\ : std_logic;
SIGNAL \inst70|Mux14~17_combout\ : std_logic;
SIGNAL \inst70|Mux15~2_combout\ : std_logic;
SIGNAL \inst70|Mux15~3_combout\ : std_logic;
SIGNAL \inst70|Mux15~4_combout\ : std_logic;
SIGNAL \inst70|Mux15~6_combout\ : std_logic;
SIGNAL \inst70|Mux15~12_combout\ : std_logic;
SIGNAL \inst70|Mux15~13_combout\ : std_logic;
SIGNAL \inst70|Mux15~14_combout\ : std_logic;
SIGNAL \inst70|Mux16~0_combout\ : std_logic;
SIGNAL \inst70|Mux16~4_combout\ : std_logic;
SIGNAL \inst70|Mux16~7_combout\ : std_logic;
SIGNAL \inst70|Mux16~8_combout\ : std_logic;
SIGNAL \inst70|Mux16~10_combout\ : std_logic;
SIGNAL \inst70|Mux16~12_combout\ : std_logic;
SIGNAL \inst70|Mux16~13_combout\ : std_logic;
SIGNAL \inst70|Mux16~14_combout\ : std_logic;
SIGNAL \inst70|Mux16~15_combout\ : std_logic;
SIGNAL \inst70|Mux16~17_combout\ : std_logic;
SIGNAL \inst70|Mux17~0_combout\ : std_logic;
SIGNAL \inst70|Mux17~4_combout\ : std_logic;
SIGNAL \inst70|Mux17~6_combout\ : std_logic;
SIGNAL \inst70|Mux17~9_combout\ : std_logic;
SIGNAL \inst70|Mux17~10_combout\ : std_logic;
SIGNAL \inst70|Mux17~12_combout\ : std_logic;
SIGNAL \inst70|Mux17~13_combout\ : std_logic;
SIGNAL \inst70|Mux17~14_combout\ : std_logic;
SIGNAL \inst70|Mux17~15_combout\ : std_logic;
SIGNAL \inst70|Mux18~0_combout\ : std_logic;
SIGNAL \inst70|Mux18~2_combout\ : std_logic;
SIGNAL \inst70|Mux18~3_combout\ : std_logic;
SIGNAL \inst70|Mux18~4_combout\ : std_logic;
SIGNAL \inst70|Mux18~7_combout\ : std_logic;
SIGNAL \inst70|Mux18~8_combout\ : std_logic;
SIGNAL \inst70|Mux18~10_combout\ : std_logic;
SIGNAL \inst70|Mux18~12_combout\ : std_logic;
SIGNAL \inst70|Mux18~13_combout\ : std_logic;
SIGNAL \inst70|Mux18~14_combout\ : std_logic;
SIGNAL \inst70|Mux18~15_combout\ : std_logic;
SIGNAL \inst70|Mux18~17_combout\ : std_logic;
SIGNAL \inst70|Mux19~2_combout\ : std_logic;
SIGNAL \inst70|Mux19~3_combout\ : std_logic;
SIGNAL \inst70|Mux19~4_combout\ : std_logic;
SIGNAL \inst70|Mux19~6_combout\ : std_logic;
SIGNAL \inst70|Mux19~12_combout\ : std_logic;
SIGNAL \inst70|Mux19~13_combout\ : std_logic;
SIGNAL \inst70|Mux19~14_combout\ : std_logic;
SIGNAL \inst70|Mux20~2_combout\ : std_logic;
SIGNAL \inst70|Mux20~3_combout\ : std_logic;
SIGNAL \inst70|Mux20~4_combout\ : std_logic;
SIGNAL \inst70|Mux20~5_combout\ : std_logic;
SIGNAL \inst70|Mux20~6_combout\ : std_logic;
SIGNAL \inst70|Mux20~10_combout\ : std_logic;
SIGNAL \inst70|Mux20~11_combout\ : std_logic;
SIGNAL \inst70|Mux21~2_combout\ : std_logic;
SIGNAL \inst70|Mux21~9_combout\ : std_logic;
SIGNAL \inst70|Mux21~17_combout\ : std_logic;
SIGNAL \inst70|Mux22~0_combout\ : std_logic;
SIGNAL \inst70|Mux22~2_combout\ : std_logic;
SIGNAL \inst70|Mux22~3_combout\ : std_logic;
SIGNAL \inst70|Mux22~7_combout\ : std_logic;
SIGNAL \inst70|Mux22~8_combout\ : std_logic;
SIGNAL \inst70|Mux22~10_combout\ : std_logic;
SIGNAL \inst70|Mux22~11_combout\ : std_logic;
SIGNAL \inst70|Mux22~12_combout\ : std_logic;
SIGNAL \inst70|Mux23~0_combout\ : std_logic;
SIGNAL \inst70|Mux23~2_combout\ : std_logic;
SIGNAL \inst70|Mux23~3_combout\ : std_logic;
SIGNAL \inst70|Mux23~4_combout\ : std_logic;
SIGNAL \inst70|Mux23~5_combout\ : std_logic;
SIGNAL \inst70|Mux23~6_combout\ : std_logic;
SIGNAL \inst70|Mux23~7_combout\ : std_logic;
SIGNAL \inst70|Mux23~8_combout\ : std_logic;
SIGNAL \inst70|Mux23~9_combout\ : std_logic;
SIGNAL \inst70|Mux23~10_combout\ : std_logic;
SIGNAL \inst70|Mux23~11_combout\ : std_logic;
SIGNAL \inst70|Mux23~17_combout\ : std_logic;
SIGNAL \inst70|Mux24~2_combout\ : std_logic;
SIGNAL \inst70|Mux24~4_combout\ : std_logic;
SIGNAL \inst70|Mux24~5_combout\ : std_logic;
SIGNAL \inst70|Mux24~10_combout\ : std_logic;
SIGNAL \inst70|Mux24~11_combout\ : std_logic;
SIGNAL \inst70|Mux24~12_combout\ : std_logic;
SIGNAL \inst70|Mux24~17_combout\ : std_logic;
SIGNAL \inst70|Mux25~0_combout\ : std_logic;
SIGNAL \inst70|Mux25~4_combout\ : std_logic;
SIGNAL \inst70|Mux25~6_combout\ : std_logic;
SIGNAL \inst70|Mux25~7_combout\ : std_logic;
SIGNAL \inst70|Mux25~12_combout\ : std_logic;
SIGNAL \inst70|Mux25~13_combout\ : std_logic;
SIGNAL \inst70|Mux25~14_combout\ : std_logic;
SIGNAL \inst70|Mux25~15_combout\ : std_logic;
SIGNAL \inst70|Mux26~0_combout\ : std_logic;
SIGNAL \inst70|Mux26~1_combout\ : std_logic;
SIGNAL \inst70|Mux26~4_combout\ : std_logic;
SIGNAL \inst70|Mux26~10_combout\ : std_logic;
SIGNAL \inst70|Mux26~11_combout\ : std_logic;
SIGNAL \inst70|Mux27~0_combout\ : std_logic;
SIGNAL \inst70|Mux27~2_combout\ : std_logic;
SIGNAL \inst70|Mux27~3_combout\ : std_logic;
SIGNAL \inst70|Mux27~4_combout\ : std_logic;
SIGNAL \inst70|Mux27~12_combout\ : std_logic;
SIGNAL \inst70|Mux27~13_combout\ : std_logic;
SIGNAL \inst70|Mux27~14_combout\ : std_logic;
SIGNAL \inst70|Mux27~17_combout\ : std_logic;
SIGNAL \inst70|Mux28~7_combout\ : std_logic;
SIGNAL \inst70|Mux28~8_combout\ : std_logic;
SIGNAL \inst70|Mux28~10_combout\ : std_logic;
SIGNAL \inst70|Mux28~11_combout\ : std_logic;
SIGNAL \inst70|Mux28~12_combout\ : std_logic;
SIGNAL \inst70|Mux28~13_combout\ : std_logic;
SIGNAL \inst70|Mux29~0_combout\ : std_logic;
SIGNAL \inst70|Mux29~4_combout\ : std_logic;
SIGNAL \inst70|Mux29~5_combout\ : std_logic;
SIGNAL \inst70|Mux29~6_combout\ : std_logic;
SIGNAL \inst70|Mux29~7_combout\ : std_logic;
SIGNAL \inst70|Mux29~8_combout\ : std_logic;
SIGNAL \inst70|Mux29~12_combout\ : std_logic;
SIGNAL \inst70|Mux29~13_combout\ : std_logic;
SIGNAL \inst70|Mux29~14_combout\ : std_logic;
SIGNAL \inst70|Mux29~15_combout\ : std_logic;
SIGNAL \inst70|Mux29~17_combout\ : std_logic;
SIGNAL \inst70|Mux30~0_combout\ : std_logic;
SIGNAL \inst70|Mux30~7_combout\ : std_logic;
SIGNAL \inst70|Mux30~8_combout\ : std_logic;
SIGNAL \inst70|Mux30~10_combout\ : std_logic;
SIGNAL \inst70|Mux30~11_combout\ : std_logic;
SIGNAL \inst70|Mux31~4_combout\ : std_logic;
SIGNAL \inst70|Mux31~6_combout\ : std_logic;
SIGNAL \inst70|Mux31~9_combout\ : std_logic;
SIGNAL \inst70|Mux31~10_combout\ : std_logic;
SIGNAL \inst1|Decoder0~19_combout\ : std_logic;
SIGNAL \inst1|Decoder0~21_combout\ : std_logic;
SIGNAL \clock~input_o\ : std_logic;
SIGNAL \clock~inputclkctrl_outclk\ : std_logic;
SIGNAL \ReadData0[31]~output_o\ : std_logic;
SIGNAL \ReadData0[30]~output_o\ : std_logic;
SIGNAL \ReadData0[29]~output_o\ : std_logic;
SIGNAL \ReadData0[28]~output_o\ : std_logic;
SIGNAL \ReadData0[27]~output_o\ : std_logic;
SIGNAL \ReadData0[26]~output_o\ : std_logic;
SIGNAL \ReadData0[25]~output_o\ : std_logic;
SIGNAL \ReadData0[24]~output_o\ : std_logic;
SIGNAL \ReadData0[23]~output_o\ : std_logic;
SIGNAL \ReadData0[22]~output_o\ : std_logic;
SIGNAL \ReadData0[21]~output_o\ : std_logic;
SIGNAL \ReadData0[20]~output_o\ : std_logic;
SIGNAL \ReadData0[19]~output_o\ : std_logic;
SIGNAL \ReadData0[18]~output_o\ : std_logic;
SIGNAL \ReadData0[17]~output_o\ : std_logic;
SIGNAL \ReadData0[16]~output_o\ : std_logic;
SIGNAL \ReadData0[15]~output_o\ : std_logic;
SIGNAL \ReadData0[14]~output_o\ : std_logic;
SIGNAL \ReadData0[13]~output_o\ : std_logic;
SIGNAL \ReadData0[12]~output_o\ : std_logic;
SIGNAL \ReadData0[11]~output_o\ : std_logic;
SIGNAL \ReadData0[10]~output_o\ : std_logic;
SIGNAL \ReadData0[9]~output_o\ : std_logic;
SIGNAL \ReadData0[8]~output_o\ : std_logic;
SIGNAL \ReadData0[7]~output_o\ : std_logic;
SIGNAL \ReadData0[6]~output_o\ : std_logic;
SIGNAL \ReadData0[5]~output_o\ : std_logic;
SIGNAL \ReadData0[4]~output_o\ : std_logic;
SIGNAL \ReadData0[3]~output_o\ : std_logic;
SIGNAL \ReadData0[2]~output_o\ : std_logic;
SIGNAL \ReadData0[1]~output_o\ : std_logic;
SIGNAL \ReadData0[0]~output_o\ : std_logic;
SIGNAL \ReadData1[31]~output_o\ : std_logic;
SIGNAL \ReadData1[30]~output_o\ : std_logic;
SIGNAL \ReadData1[29]~output_o\ : std_logic;
SIGNAL \ReadData1[28]~output_o\ : std_logic;
SIGNAL \ReadData1[27]~output_o\ : std_logic;
SIGNAL \ReadData1[26]~output_o\ : std_logic;
SIGNAL \ReadData1[25]~output_o\ : std_logic;
SIGNAL \ReadData1[24]~output_o\ : std_logic;
SIGNAL \ReadData1[23]~output_o\ : std_logic;
SIGNAL \ReadData1[22]~output_o\ : std_logic;
SIGNAL \ReadData1[21]~output_o\ : std_logic;
SIGNAL \ReadData1[20]~output_o\ : std_logic;
SIGNAL \ReadData1[19]~output_o\ : std_logic;
SIGNAL \ReadData1[18]~output_o\ : std_logic;
SIGNAL \ReadData1[17]~output_o\ : std_logic;
SIGNAL \ReadData1[16]~output_o\ : std_logic;
SIGNAL \ReadData1[15]~output_o\ : std_logic;
SIGNAL \ReadData1[14]~output_o\ : std_logic;
SIGNAL \ReadData1[13]~output_o\ : std_logic;
SIGNAL \ReadData1[12]~output_o\ : std_logic;
SIGNAL \ReadData1[11]~output_o\ : std_logic;
SIGNAL \ReadData1[10]~output_o\ : std_logic;
SIGNAL \ReadData1[9]~output_o\ : std_logic;
SIGNAL \ReadData1[8]~output_o\ : std_logic;
SIGNAL \ReadData1[7]~output_o\ : std_logic;
SIGNAL \ReadData1[6]~output_o\ : std_logic;
SIGNAL \ReadData1[5]~output_o\ : std_logic;
SIGNAL \ReadData1[4]~output_o\ : std_logic;
SIGNAL \ReadData1[3]~output_o\ : std_logic;
SIGNAL \ReadData1[2]~output_o\ : std_logic;
SIGNAL \ReadData1[1]~output_o\ : std_logic;
SIGNAL \ReadData1[0]~output_o\ : std_logic;
SIGNAL \ReadRegister0[1]~input_o\ : std_logic;
SIGNAL \writeData[31]~input_o\ : std_logic;
SIGNAL \writeRegister[1]~input_o\ : std_logic;
SIGNAL \writeRegister[0]~input_o\ : std_logic;
SIGNAL \writeEnable~input_o\ : std_logic;
SIGNAL \writeRegister[4]~input_o\ : std_logic;
SIGNAL \inst1|Decoder0~2_combout\ : std_logic;
SIGNAL \inst1|Decoder0~18_combout\ : std_logic;
SIGNAL \writeRegister[2]~input_o\ : std_logic;
SIGNAL \inst1|Decoder0~7_combout\ : std_logic;
SIGNAL \inst1|Decoder0~15_combout\ : std_logic;
SIGNAL \ReadRegister0[3]~input_o\ : std_logic;
SIGNAL \inst65|Mux0~8_combout\ : std_logic;
SIGNAL \ReadRegister0[2]~input_o\ : std_logic;
SIGNAL \inst1|Decoder0~3_combout\ : std_logic;
SIGNAL \inst65|Mux0~0_combout\ : std_logic;
SIGNAL \inst1|Decoder0~0_combout\ : std_logic;
SIGNAL \inst1|Decoder0~1_combout\ : std_logic;
SIGNAL \inst1|Decoder0~5_combout\ : std_logic;
SIGNAL \inst65|Mux0~1_combout\ : std_logic;
SIGNAL \inst65|Mux0~9_combout\ : std_logic;
SIGNAL \writeRegister[3]~input_o\ : std_logic;
SIGNAL \inst1|Decoder0~33_combout\ : std_logic;
SIGNAL \inst1|Decoder0~34_combout\ : std_logic;
SIGNAL \inst1|Decoder0~35_combout\ : std_logic;
SIGNAL \inst1|Decoder0~36_combout\ : std_logic;
SIGNAL \inst65|Mux0~22_combout\ : std_logic;
SIGNAL \inst65|Mux0~23_combout\ : std_logic;
SIGNAL \ReadRegister0[4]~input_o\ : std_logic;
SIGNAL \inst65|Mux0~10_combout\ : std_logic;
SIGNAL \ReadRegister0[0]~input_o\ : std_logic;
SIGNAL \inst1|Decoder0~28_combout\ : std_logic;
SIGNAL \inst1|Decoder0~30_combout\ : std_logic;
SIGNAL \inst65|Mux0~15_combout\ : std_logic;
SIGNAL \inst1|Decoder0~29_combout\ : std_logic;
SIGNAL \inst65|Mux0~16_combout\ : std_logic;
SIGNAL \inst1|Decoder0~27_combout\ : std_logic;
SIGNAL \inst65|Mux0~17_combout\ : std_logic;
SIGNAL \inst65|Mux0~19_combout\ : std_logic;
SIGNAL \inst1|Decoder0~25_combout\ : std_logic;
SIGNAL \inst65|Mux0~14_combout\ : std_logic;
SIGNAL \inst65|Mux0~20_combout\ : std_logic;
SIGNAL \inst65|Mux0~13_combout\ : std_logic;
SIGNAL \inst1|Decoder0~22_combout\ : std_logic;
SIGNAL \inst65|Mux0~11_combout\ : std_logic;
SIGNAL \inst1|Decoder0~20_combout\ : std_logic;
SIGNAL \inst65|Mux0~12_combout\ : std_logic;
SIGNAL \inst65|Mux0~21_combout\ : std_logic;
SIGNAL \inst65|Mux0~24_combout\ : std_logic;
SIGNAL \writeData[30]~input_o\ : std_logic;
SIGNAL \inst1|Decoder0~37_combout\ : std_logic;
SIGNAL \inst65|Mux1~17_combout\ : std_logic;
SIGNAL \inst65|Mux1~18_combout\ : std_logic;
SIGNAL \inst1|Decoder0~23_combout\ : std_logic;
SIGNAL \inst65|Mux1~0_combout\ : std_logic;
SIGNAL \inst65|Mux1~1_combout\ : std_logic;
SIGNAL \inst1|Decoder0~16_combout\ : std_logic;
SIGNAL \inst1|Decoder0~17_combout\ : std_logic;
SIGNAL \inst65|Mux1~9_combout\ : std_logic;
SIGNAL \inst65|Mux1~10_combout\ : std_logic;
SIGNAL \inst1|Decoder0~14_combout\ : std_logic;
SIGNAL \inst1|Decoder0~12_combout\ : std_logic;
SIGNAL \inst1|Decoder0~11_combout\ : std_logic;
SIGNAL \inst65|Mux1~6_combout\ : std_logic;
SIGNAL \inst65|Mux1~7_combout\ : std_logic;
SIGNAL \inst1|Decoder0~4_combout\ : std_logic;
SIGNAL \inst65|Mux1~4_combout\ : std_logic;
SIGNAL \inst65|Mux1~5_combout\ : std_logic;
SIGNAL \inst65|Mux1~8_combout\ : std_logic;
SIGNAL \inst1|Decoder0~6_combout\ : std_logic;
SIGNAL \inst1|Decoder0~8_combout\ : std_logic;
SIGNAL \inst65|Mux1~2_combout\ : std_logic;
SIGNAL \inst65|Mux1~3_combout\ : std_logic;
SIGNAL \inst65|Mux1~11_combout\ : std_logic;
SIGNAL \inst1|Decoder0~26_combout\ : std_logic;
SIGNAL \inst65|Mux1~15_combout\ : std_logic;
SIGNAL \inst65|Mux1~16_combout\ : std_logic;
SIGNAL \inst65|Mux1~19_combout\ : std_logic;
SIGNAL \writeData[29]~input_o\ : std_logic;
SIGNAL \inst65|Mux2~10_combout\ : std_logic;
SIGNAL \inst65|Mux2~11_combout\ : std_logic;
SIGNAL \inst65|Mux2~16_combout\ : std_logic;
SIGNAL \inst65|Mux2~17_combout\ : std_logic;
SIGNAL \inst65|Mux2~18_combout\ : std_logic;
SIGNAL \inst65|Mux2~1_combout\ : std_logic;
SIGNAL \inst1|Decoder0~9_combout\ : std_logic;
SIGNAL \inst65|Mux2~2_combout\ : std_logic;
SIGNAL \inst1|Decoder0~10_combout\ : std_logic;
SIGNAL \inst65|Mux2~3_combout\ : std_logic;
SIGNAL \inst65|Mux2~6_combout\ : std_logic;
SIGNAL \inst65|Mux2~7_combout\ : std_logic;
SIGNAL \inst65|Mux2~8_combout\ : std_logic;
SIGNAL \inst65|Mux2~9_combout\ : std_logic;
SIGNAL \inst65|Mux2~19_combout\ : std_logic;
SIGNAL \writeData[28]~input_o\ : std_logic;
SIGNAL \inst65|Mux3~17_combout\ : std_logic;
SIGNAL \inst65|Mux3~18_combout\ : std_logic;
SIGNAL \inst65|Mux3~15_combout\ : std_logic;
SIGNAL \inst65|Mux3~10_combout\ : std_logic;
SIGNAL \inst65|Mux3~3_combout\ : std_logic;
SIGNAL \inst65|Mux3~4_combout\ : std_logic;
SIGNAL \inst65|Mux3~5_combout\ : std_logic;
SIGNAL \inst65|Mux3~7_combout\ : std_logic;
SIGNAL \inst65|Mux3~8_combout\ : std_logic;
SIGNAL \inst65|Mux3~11_combout\ : std_logic;
SIGNAL \inst65|Mux3~16_combout\ : std_logic;
SIGNAL \inst1|Decoder0~24_combout\ : std_logic;
SIGNAL \inst65|Mux3~1_combout\ : std_logic;
SIGNAL \inst65|Mux3~19_combout\ : std_logic;
SIGNAL \writeData[27]~input_o\ : std_logic;
SIGNAL \inst1|Decoder0~32_combout\ : std_logic;
SIGNAL \inst65|Mux4~13_combout\ : std_logic;
SIGNAL \inst65|Mux4~14_combout\ : std_logic;
SIGNAL \inst65|Mux4~15_combout\ : std_logic;
SIGNAL \inst65|Mux4~10_combout\ : std_logic;
SIGNAL \inst65|Mux4~11_combout\ : std_logic;
SIGNAL \inst65|Mux4~16_combout\ : std_logic;
SIGNAL \inst65|Mux4~0_combout\ : std_logic;
SIGNAL \inst65|Mux4~1_combout\ : std_logic;
SIGNAL \inst65|Mux4~2_combout\ : std_logic;
SIGNAL \inst65|Mux4~3_combout\ : std_logic;
SIGNAL \inst65|Mux4~6_combout\ : std_logic;
SIGNAL \inst65|Mux4~9_combout\ : std_logic;
SIGNAL \inst65|Mux4~17_combout\ : std_logic;
SIGNAL \inst65|Mux4~18_combout\ : std_logic;
SIGNAL \inst65|Mux4~19_combout\ : std_logic;
SIGNAL \writeData[26]~input_o\ : std_logic;
SIGNAL \inst65|Mux5~1_combout\ : std_logic;
SIGNAL \inst65|Mux5~18_combout\ : std_logic;
SIGNAL \inst65|Mux5~12_combout\ : std_logic;
SIGNAL \inst65|Mux5~13_combout\ : std_logic;
SIGNAL \inst65|Mux5~14_combout\ : std_logic;
SIGNAL \inst65|Mux5~15_combout\ : std_logic;
SIGNAL \inst65|Mux5~6_combout\ : std_logic;
SIGNAL \inst65|Mux5~7_combout\ : std_logic;
SIGNAL \inst65|Mux5~4_combout\ : std_logic;
SIGNAL \inst65|Mux5~5_combout\ : std_logic;
SIGNAL \inst65|Mux5~8_combout\ : std_logic;
SIGNAL \inst65|Mux5~3_combout\ : std_logic;
SIGNAL \inst65|Mux5~11_combout\ : std_logic;
SIGNAL \inst65|Mux5~16_combout\ : std_logic;
SIGNAL \inst65|Mux5~19_combout\ : std_logic;
SIGNAL \writeData[25]~input_o\ : std_logic;
SIGNAL \inst65|Mux6~1_combout\ : std_logic;
SIGNAL \inst65|Mux6~8_combout\ : std_logic;
SIGNAL \inst65|Mux6~9_combout\ : std_logic;
SIGNAL \inst65|Mux6~13_combout\ : std_logic;
SIGNAL \inst65|Mux6~14_combout\ : std_logic;
SIGNAL \inst65|Mux6~15_combout\ : std_logic;
SIGNAL \inst65|Mux6~10_combout\ : std_logic;
SIGNAL \inst65|Mux6~11_combout\ : std_logic;
SIGNAL \inst65|Mux6~16_combout\ : std_logic;
SIGNAL \inst65|Mux6~17_combout\ : std_logic;
SIGNAL \inst65|Mux6~18_combout\ : std_logic;
SIGNAL \inst65|Mux6~19_combout\ : std_logic;
SIGNAL \writeData[24]~input_o\ : std_logic;
SIGNAL \inst65|Mux7~2_combout\ : std_logic;
SIGNAL \inst65|Mux7~3_combout\ : std_logic;
SIGNAL \inst65|Mux7~9_combout\ : std_logic;
SIGNAL \inst65|Mux7~10_combout\ : std_logic;
SIGNAL \inst65|Mux7~11_combout\ : std_logic;
SIGNAL \inst65|Mux7~16_combout\ : std_logic;
SIGNAL \inst65|Mux7~17_combout\ : std_logic;
SIGNAL \inst65|Mux7~18_combout\ : std_logic;
SIGNAL \inst65|Mux7~0_combout\ : std_logic;
SIGNAL \inst65|Mux7~1_combout\ : std_logic;
SIGNAL \inst65|Mux7~19_combout\ : std_logic;
SIGNAL \writeData[23]~input_o\ : std_logic;
SIGNAL \inst65|Mux8~15_combout\ : std_logic;
SIGNAL \inst65|Mux8~16_combout\ : std_logic;
SIGNAL \inst65|Mux8~18_combout\ : std_logic;
SIGNAL \inst65|Mux8~0_combout\ : std_logic;
SIGNAL \inst65|Mux8~1_combout\ : std_logic;
SIGNAL \inst65|Mux8~5_combout\ : std_logic;
SIGNAL \inst65|Mux8~3_combout\ : std_logic;
SIGNAL \inst65|Mux8~6_combout\ : std_logic;
SIGNAL \inst65|Mux8~9_combout\ : std_logic;
SIGNAL \inst65|Mux8~19_combout\ : std_logic;
SIGNAL \writeData[22]~input_o\ : std_logic;
SIGNAL \inst65|Mux9~0_combout\ : std_logic;
SIGNAL \inst65|Mux9~1_combout\ : std_logic;
SIGNAL \inst65|Mux9~18_combout\ : std_logic;
SIGNAL \inst65|Mux9~9_combout\ : std_logic;
SIGNAL \inst65|Mux9~10_combout\ : std_logic;
SIGNAL \inst65|Mux9~3_combout\ : std_logic;
SIGNAL \inst65|Mux9~11_combout\ : std_logic;
SIGNAL \inst65|Mux9~13_combout\ : std_logic;
SIGNAL \inst65|Mux9~14_combout\ : std_logic;
SIGNAL \inst65|Mux9~15_combout\ : std_logic;
SIGNAL \inst65|Mux9~16_combout\ : std_logic;
SIGNAL \inst65|Mux9~19_combout\ : std_logic;
SIGNAL \writeData[21]~input_o\ : std_logic;
SIGNAL \inst65|Mux10~3_combout\ : std_logic;
SIGNAL \inst65|Mux10~6_combout\ : std_logic;
SIGNAL \inst65|Mux10~8_combout\ : std_logic;
SIGNAL \inst65|Mux10~1_combout\ : std_logic;
SIGNAL \inst65|Mux10~9_combout\ : std_logic;
SIGNAL \inst65|Mux10~18_combout\ : std_logic;
SIGNAL \inst65|Mux10~11_combout\ : std_logic;
SIGNAL \inst65|Mux10~15_combout\ : std_logic;
SIGNAL \inst65|Mux10~16_combout\ : std_logic;
SIGNAL \inst65|Mux10~19_combout\ : std_logic;
SIGNAL \writeData[20]~input_o\ : std_logic;
SIGNAL \inst65|Mux11~17_combout\ : std_logic;
SIGNAL \inst65|Mux11~18_combout\ : std_logic;
SIGNAL \inst1|Decoder0~31_combout\ : std_logic;
SIGNAL \inst65|Mux11~12_combout\ : std_logic;
SIGNAL \inst65|Mux11~13_combout\ : std_logic;
SIGNAL \inst65|Mux11~14_combout\ : std_logic;
SIGNAL \inst65|Mux11~15_combout\ : std_logic;
SIGNAL \inst65|Mux11~3_combout\ : std_logic;
SIGNAL \inst65|Mux11~5_combout\ : std_logic;
SIGNAL \inst65|Mux11~8_combout\ : std_logic;
SIGNAL \inst65|Mux11~10_combout\ : std_logic;
SIGNAL \inst65|Mux11~11_combout\ : std_logic;
SIGNAL \inst65|Mux11~16_combout\ : std_logic;
SIGNAL \inst65|Mux11~0_combout\ : std_logic;
SIGNAL \inst65|Mux11~1_combout\ : std_logic;
SIGNAL \inst65|Mux11~19_combout\ : std_logic;
SIGNAL \writeData[19]~input_o\ : std_logic;
SIGNAL \inst65|Mux12~4_combout\ : std_logic;
SIGNAL \inst65|Mux12~5_combout\ : std_logic;
SIGNAL \inst65|Mux12~2_combout\ : std_logic;
SIGNAL \inst65|Mux12~3_combout\ : std_logic;
SIGNAL \inst65|Mux12~6_combout\ : std_logic;
SIGNAL \inst65|Mux12~0_combout\ : std_logic;
SIGNAL \inst65|Mux12~1_combout\ : std_logic;
SIGNAL \inst65|Mux12~8_combout\ : std_logic;
SIGNAL \inst65|Mux12~9_combout\ : std_logic;
SIGNAL \inst65|Mux12~10_combout\ : std_logic;
SIGNAL \inst65|Mux12~11_combout\ : std_logic;
SIGNAL \inst65|Mux12~16_combout\ : std_logic;
SIGNAL \inst65|Mux12~17_combout\ : std_logic;
SIGNAL \inst65|Mux12~18_combout\ : std_logic;
SIGNAL \inst65|Mux12~19_combout\ : std_logic;
SIGNAL \writeData[18]~input_o\ : std_logic;
SIGNAL \inst65|Mux13~18_combout\ : std_logic;
SIGNAL \inst65|Mux13~0_combout\ : std_logic;
SIGNAL \inst65|Mux13~1_combout\ : std_logic;
SIGNAL \inst65|Mux13~12_combout\ : std_logic;
SIGNAL \inst65|Mux13~13_combout\ : std_logic;
SIGNAL \inst65|Mux13~14_combout\ : std_logic;
SIGNAL \inst65|Mux13~15_combout\ : std_logic;
SIGNAL \inst65|Mux13~16_combout\ : std_logic;
SIGNAL \inst65|Mux13~19_combout\ : std_logic;
SIGNAL \writeData[17]~input_o\ : std_logic;
SIGNAL \inst65|Mux14~10_combout\ : std_logic;
SIGNAL \inst65|Mux14~11_combout\ : std_logic;
SIGNAL \inst65|Mux14~16_combout\ : std_logic;
SIGNAL \inst65|Mux14~2_combout\ : std_logic;
SIGNAL \inst65|Mux14~3_combout\ : std_logic;
SIGNAL \inst1|Decoder0~13_combout\ : std_logic;
SIGNAL \inst65|Mux14~4_combout\ : std_logic;
SIGNAL \inst65|Mux14~5_combout\ : std_logic;
SIGNAL \inst65|Mux14~6_combout\ : std_logic;
SIGNAL \inst65|Mux14~7_combout\ : std_logic;
SIGNAL \inst65|Mux14~8_combout\ : std_logic;
SIGNAL \inst65|Mux14~9_combout\ : std_logic;
SIGNAL \inst65|Mux14~18_combout\ : std_logic;
SIGNAL \inst65|Mux14~19_combout\ : std_logic;
SIGNAL \writeData[16]~input_o\ : std_logic;
SIGNAL \inst65|Mux15~17_combout\ : std_logic;
SIGNAL \inst65|Mux15~18_combout\ : std_logic;
SIGNAL \inst65|Mux15~15_combout\ : std_logic;
SIGNAL \inst65|Mux15~9_combout\ : std_logic;
SIGNAL \inst65|Mux15~10_combout\ : std_logic;
SIGNAL \inst65|Mux15~5_combout\ : std_logic;
SIGNAL \inst65|Mux15~6_combout\ : std_logic;
SIGNAL \inst65|Mux15~7_combout\ : std_logic;
SIGNAL \inst65|Mux15~8_combout\ : std_logic;
SIGNAL \inst65|Mux15~11_combout\ : std_logic;
SIGNAL \inst65|Mux15~16_combout\ : std_logic;
SIGNAL \inst65|Mux15~0_combout\ : std_logic;
SIGNAL \inst65|Mux15~1_combout\ : std_logic;
SIGNAL \inst65|Mux15~19_combout\ : std_logic;
SIGNAL \writeData[15]~input_o\ : std_logic;
SIGNAL \inst65|Mux16~7_combout\ : std_logic;
SIGNAL \inst65|Mux16~8_combout\ : std_logic;
SIGNAL \inst65|Mux16~4_combout\ : std_logic;
SIGNAL \inst65|Mux16~5_combout\ : std_logic;
SIGNAL \inst65|Mux16~6_combout\ : std_logic;
SIGNAL \inst65|Mux16~9_combout\ : std_logic;
SIGNAL \inst65|Mux16~18_combout\ : std_logic;
SIGNAL \inst65|Mux16~10_combout\ : std_logic;
SIGNAL \inst65|Mux16~11_combout\ : std_logic;
SIGNAL \inst65|Mux16~12_combout\ : std_logic;
SIGNAL \inst65|Mux16~13_combout\ : std_logic;
SIGNAL \inst65|Mux16~14_combout\ : std_logic;
SIGNAL \inst65|Mux16~15_combout\ : std_logic;
SIGNAL \inst65|Mux16~16_combout\ : std_logic;
SIGNAL \inst65|Mux16~19_combout\ : std_logic;
SIGNAL \writeData[14]~input_o\ : std_logic;
SIGNAL \inst65|Mux17~15_combout\ : std_logic;
SIGNAL \inst65|Mux17~2_combout\ : std_logic;
SIGNAL \inst65|Mux17~3_combout\ : std_logic;
SIGNAL \inst65|Mux17~4_combout\ : std_logic;
SIGNAL \inst65|Mux17~5_combout\ : std_logic;
SIGNAL \inst65|Mux17~6_combout\ : std_logic;
SIGNAL \inst65|Mux17~7_combout\ : std_logic;
SIGNAL \inst65|Mux17~8_combout\ : std_logic;
SIGNAL \inst65|Mux17~10_combout\ : std_logic;
SIGNAL \inst65|Mux17~11_combout\ : std_logic;
SIGNAL \inst65|Mux17~16_combout\ : std_logic;
SIGNAL \inst65|Mux17~17_combout\ : std_logic;
SIGNAL \inst65|Mux17~18_combout\ : std_logic;
SIGNAL \inst65|Mux17~1_combout\ : std_logic;
SIGNAL \inst65|Mux17~19_combout\ : std_logic;
SIGNAL \writeData[13]~input_o\ : std_logic;
SIGNAL \inst65|Mux18~10_combout\ : std_logic;
SIGNAL \inst65|Mux18~11_combout\ : std_logic;
SIGNAL \inst65|Mux18~13_combout\ : std_logic;
SIGNAL \inst65|Mux18~14_combout\ : std_logic;
SIGNAL \inst65|Mux18~15_combout\ : std_logic;
SIGNAL \inst65|Mux18~16_combout\ : std_logic;
SIGNAL \inst65|Mux18~18_combout\ : std_logic;
SIGNAL \inst65|Mux18~0_combout\ : std_logic;
SIGNAL \inst65|Mux18~1_combout\ : std_logic;
SIGNAL \inst65|Mux18~7_combout\ : std_logic;
SIGNAL \inst65|Mux18~8_combout\ : std_logic;
SIGNAL \inst65|Mux18~4_combout\ : std_logic;
SIGNAL \inst65|Mux18~5_combout\ : std_logic;
SIGNAL \inst65|Mux18~2_combout\ : std_logic;
SIGNAL \inst65|Mux18~3_combout\ : std_logic;
SIGNAL \inst65|Mux18~6_combout\ : std_logic;
SIGNAL \inst65|Mux18~9_combout\ : std_logic;
SIGNAL \inst65|Mux18~19_combout\ : std_logic;
SIGNAL \writeData[12]~input_o\ : std_logic;
SIGNAL \inst65|Mux19~2_combout\ : std_logic;
SIGNAL \inst65|Mux19~3_combout\ : std_logic;
SIGNAL \inst65|Mux19~4_combout\ : std_logic;
SIGNAL \inst65|Mux19~5_combout\ : std_logic;
SIGNAL \inst65|Mux19~8_combout\ : std_logic;
SIGNAL \inst65|Mux19~9_combout\ : std_logic;
SIGNAL \inst65|Mux19~10_combout\ : std_logic;
SIGNAL \inst65|Mux19~11_combout\ : std_logic;
SIGNAL \inst65|Mux19~12_combout\ : std_logic;
SIGNAL \inst65|Mux19~13_combout\ : std_logic;
SIGNAL \inst65|Mux19~14_combout\ : std_logic;
SIGNAL \inst65|Mux19~15_combout\ : std_logic;
SIGNAL \inst65|Mux19~16_combout\ : std_logic;
SIGNAL \inst65|Mux19~18_combout\ : std_logic;
SIGNAL \inst65|Mux19~0_combout\ : std_logic;
SIGNAL \inst65|Mux19~1_combout\ : std_logic;
SIGNAL \inst65|Mux19~19_combout\ : std_logic;
SIGNAL \writeData[11]~input_o\ : std_logic;
SIGNAL \inst65|Mux20~12_combout\ : std_logic;
SIGNAL \inst65|Mux20~13_combout\ : std_logic;
SIGNAL \inst65|Mux20~14_combout\ : std_logic;
SIGNAL \inst65|Mux20~15_combout\ : std_logic;
SIGNAL \inst65|Mux20~16_combout\ : std_logic;
SIGNAL \inst65|Mux20~7_combout\ : std_logic;
SIGNAL \inst65|Mux20~8_combout\ : std_logic;
SIGNAL \inst65|Mux20~0_combout\ : std_logic;
SIGNAL \inst65|Mux20~1_combout\ : std_logic;
SIGNAL \inst65|Mux20~9_combout\ : std_logic;
SIGNAL \inst65|Mux20~18_combout\ : std_logic;
SIGNAL \inst65|Mux20~19_combout\ : std_logic;
SIGNAL \writeData[10]~input_o\ : std_logic;
SIGNAL \inst65|Mux21~12_combout\ : std_logic;
SIGNAL \inst65|Mux21~13_combout\ : std_logic;
SIGNAL \inst65|Mux21~14_combout\ : std_logic;
SIGNAL \inst65|Mux21~15_combout\ : std_logic;
SIGNAL \inst65|Mux21~16_combout\ : std_logic;
SIGNAL \inst65|Mux21~0_combout\ : std_logic;
SIGNAL \inst65|Mux21~1_combout\ : std_logic;
SIGNAL \inst65|Mux21~18_combout\ : std_logic;
SIGNAL \inst65|Mux21~19_combout\ : std_logic;
SIGNAL \writeData[9]~input_o\ : std_logic;
SIGNAL \inst65|Mux22~11_combout\ : std_logic;
SIGNAL \inst65|Mux22~16_combout\ : std_logic;
SIGNAL \inst65|Mux22~0_combout\ : std_logic;
SIGNAL \inst65|Mux22~1_combout\ : std_logic;
SIGNAL \inst65|Mux22~7_combout\ : std_logic;
SIGNAL \inst65|Mux22~8_combout\ : std_logic;
SIGNAL \inst65|Mux22~9_combout\ : std_logic;
SIGNAL \inst65|Mux22~18_combout\ : std_logic;
SIGNAL \inst65|Mux22~19_combout\ : std_logic;
SIGNAL \writeData[8]~input_o\ : std_logic;
SIGNAL \inst65|Mux23~17_combout\ : std_logic;
SIGNAL \inst65|Mux23~18_combout\ : std_logic;
SIGNAL \inst65|Mux23~1_combout\ : std_logic;
SIGNAL \inst65|Mux0~18_combout\ : std_logic;
SIGNAL \inst65|Mux23~14_combout\ : std_logic;
SIGNAL \inst65|Mux23~15_combout\ : std_logic;
SIGNAL \inst65|Mux23~16_combout\ : std_logic;
SIGNAL \inst65|Mux23~19_combout\ : std_logic;
SIGNAL \writeData[7]~input_o\ : std_logic;
SIGNAL \inst65|Mux24~18_combout\ : std_logic;
SIGNAL \inst65|Mux24~7_combout\ : std_logic;
SIGNAL \inst65|Mux24~8_combout\ : std_logic;
SIGNAL \inst65|Mux24~0_combout\ : std_logic;
SIGNAL \inst65|Mux24~1_combout\ : std_logic;
SIGNAL \inst65|Mux24~9_combout\ : std_logic;
SIGNAL \inst65|Mux24~13_combout\ : std_logic;
SIGNAL \inst65|Mux24~14_combout\ : std_logic;
SIGNAL \inst65|Mux24~15_combout\ : std_logic;
SIGNAL \inst65|Mux24~16_combout\ : std_logic;
SIGNAL \inst65|Mux24~19_combout\ : std_logic;
SIGNAL \writeData[6]~input_o\ : std_logic;
SIGNAL \inst65|Mux25~1_combout\ : std_logic;
SIGNAL \inst65|Mux25~15_combout\ : std_logic;
SIGNAL \inst65|Mux25~16_combout\ : std_logic;
SIGNAL \inst65|Mux25~17_combout\ : std_logic;
SIGNAL \inst65|Mux25~18_combout\ : std_logic;
SIGNAL \inst65|Mux25~19_combout\ : std_logic;
SIGNAL \writeData[5]~input_o\ : std_logic;
SIGNAL \inst65|Mux26~10_combout\ : std_logic;
SIGNAL \inst65|Mux26~11_combout\ : std_logic;
SIGNAL \inst65|Mux26~16_combout\ : std_logic;
SIGNAL \inst65|Mux26~7_combout\ : std_logic;
SIGNAL \inst65|Mux26~8_combout\ : std_logic;
SIGNAL \inst65|Mux26~4_combout\ : std_logic;
SIGNAL \inst65|Mux26~5_combout\ : std_logic;
SIGNAL \inst65|Mux26~2_combout\ : std_logic;
SIGNAL \inst65|Mux26~3_combout\ : std_logic;
SIGNAL \inst65|Mux26~6_combout\ : std_logic;
SIGNAL \inst65|Mux26~0_combout\ : std_logic;
SIGNAL \inst65|Mux26~1_combout\ : std_logic;
SIGNAL \inst65|Mux26~9_combout\ : std_logic;
SIGNAL \inst65|Mux26~17_combout\ : std_logic;
SIGNAL \inst65|Mux26~18_combout\ : std_logic;
SIGNAL \inst65|Mux26~19_combout\ : std_logic;
SIGNAL \writeData[4]~input_o\ : std_logic;
SIGNAL \inst65|Mux27~0_combout\ : std_logic;
SIGNAL \inst65|Mux27~1_combout\ : std_logic;
SIGNAL \inst65|Mux27~4_combout\ : std_logic;
SIGNAL \inst65|Mux27~5_combout\ : std_logic;
SIGNAL \inst65|Mux27~7_combout\ : std_logic;
SIGNAL \inst65|Mux27~8_combout\ : std_logic;
SIGNAL \inst65|Mux27~2_combout\ : std_logic;
SIGNAL \inst65|Mux27~3_combout\ : std_logic;
SIGNAL \inst65|Mux27~9_combout\ : std_logic;
SIGNAL \inst65|Mux27~10_combout\ : std_logic;
SIGNAL \inst65|Mux27~11_combout\ : std_logic;
SIGNAL \inst65|Mux27~15_combout\ : std_logic;
SIGNAL \inst65|Mux27~16_combout\ : std_logic;
SIGNAL \inst65|Mux27~17_combout\ : std_logic;
SIGNAL \inst65|Mux27~18_combout\ : std_logic;
SIGNAL \inst65|Mux27~19_combout\ : std_logic;
SIGNAL \writeData[3]~input_o\ : std_logic;
SIGNAL \inst65|Mux28~11_combout\ : std_logic;
SIGNAL \inst65|Mux28~14_combout\ : std_logic;
SIGNAL \inst65|Mux28~15_combout\ : std_logic;
SIGNAL \inst65|Mux28~16_combout\ : std_logic;
SIGNAL \inst65|Mux28~7_combout\ : std_logic;
SIGNAL \inst65|Mux28~8_combout\ : std_logic;
SIGNAL \inst65|Mux28~4_combout\ : std_logic;
SIGNAL \inst65|Mux28~5_combout\ : std_logic;
SIGNAL \inst65|Mux28~6_combout\ : std_logic;
SIGNAL \inst65|Mux28~9_combout\ : std_logic;
SIGNAL \inst65|Mux28~18_combout\ : std_logic;
SIGNAL \inst65|Mux28~19_combout\ : std_logic;
SIGNAL \writeData[2]~input_o\ : std_logic;
SIGNAL \inst65|Mux29~1_combout\ : std_logic;
SIGNAL \inst65|Mux29~9_combout\ : std_logic;
SIGNAL \inst65|Mux29~10_combout\ : std_logic;
SIGNAL \inst65|Mux29~2_combout\ : std_logic;
SIGNAL \inst65|Mux29~3_combout\ : std_logic;
SIGNAL \inst65|Mux29~11_combout\ : std_logic;
SIGNAL \inst65|Mux29~16_combout\ : std_logic;
SIGNAL \inst65|Mux29~17_combout\ : std_logic;
SIGNAL \inst65|Mux29~18_combout\ : std_logic;
SIGNAL \inst65|Mux29~19_combout\ : std_logic;
SIGNAL \writeData[1]~input_o\ : std_logic;
SIGNAL \inst65|Mux30~10_combout\ : std_logic;
SIGNAL \inst65|Mux30~11_combout\ : std_logic;
SIGNAL \inst65|Mux30~12_combout\ : std_logic;
SIGNAL \inst65|Mux30~13_combout\ : std_logic;
SIGNAL \inst65|Mux30~14_combout\ : std_logic;
SIGNAL \inst65|Mux30~15_combout\ : std_logic;
SIGNAL \inst65|Mux30~16_combout\ : std_logic;
SIGNAL \inst65|Mux30~18_combout\ : std_logic;
SIGNAL \inst65|Mux30~4_combout\ : std_logic;
SIGNAL \inst65|Mux30~5_combout\ : std_logic;
SIGNAL \inst65|Mux30~6_combout\ : std_logic;
SIGNAL \inst65|Mux30~7_combout\ : std_logic;
SIGNAL \inst65|Mux30~8_combout\ : std_logic;
SIGNAL \inst65|Mux30~9_combout\ : std_logic;
SIGNAL \inst65|Mux30~19_combout\ : std_logic;
SIGNAL \writeData[0]~input_o\ : std_logic;
SIGNAL \inst65|Mux31~17_combout\ : std_logic;
SIGNAL \inst65|Mux31~18_combout\ : std_logic;
SIGNAL \inst65|Mux31~2_combout\ : std_logic;
SIGNAL \inst65|Mux31~3_combout\ : std_logic;
SIGNAL \inst65|Mux31~4_combout\ : std_logic;
SIGNAL \inst65|Mux31~5_combout\ : std_logic;
SIGNAL \inst65|Mux31~7_combout\ : std_logic;
SIGNAL \inst65|Mux31~8_combout\ : std_logic;
SIGNAL \inst65|Mux31~9_combout\ : std_logic;
SIGNAL \inst65|Mux31~10_combout\ : std_logic;
SIGNAL \inst65|Mux31~11_combout\ : std_logic;
SIGNAL \inst65|Mux31~16_combout\ : std_logic;
SIGNAL \inst65|Mux31~0_combout\ : std_logic;
SIGNAL \inst65|Mux31~1_combout\ : std_logic;
SIGNAL \inst65|Mux31~19_combout\ : std_logic;
SIGNAL \ReadRegister1[0]~input_o\ : std_logic;
SIGNAL \ReadRegister1[2]~input_o\ : std_logic;
SIGNAL \inst70|Mux0~17_combout\ : std_logic;
SIGNAL \ReadRegister1[1]~input_o\ : std_logic;
SIGNAL \inst70|Mux0~15_combout\ : std_logic;
SIGNAL \inst70|Mux0~16_combout\ : std_logic;
SIGNAL \inst70|Mux0~19_combout\ : std_logic;
SIGNAL \inst70|Mux0~20_combout\ : std_logic;
SIGNAL \inst70|Mux0~12_combout\ : std_logic;
SIGNAL \ReadRegister1[4]~input_o\ : std_logic;
SIGNAL \inst70|Mux0~10_combout\ : std_logic;
SIGNAL \inst70|Mux0~21_combout\ : std_logic;
SIGNAL \inst70|Mux0~23_combout\ : std_logic;
SIGNAL \inst70|Mux0~2_combout\ : std_logic;
SIGNAL \inst70|Mux0~3_combout\ : std_logic;
SIGNAL \ReadRegister1[3]~input_o\ : std_logic;
SIGNAL \inst70|Mux0~5_combout\ : std_logic;
SIGNAL \inst70|Mux0~6_combout\ : std_logic;
SIGNAL \inst70|Mux0~0_combout\ : std_logic;
SIGNAL \inst70|Mux0~1_combout\ : std_logic;
SIGNAL \inst70|Mux0~7_combout\ : std_logic;
SIGNAL \inst70|Mux0~8_combout\ : std_logic;
SIGNAL \inst70|Mux0~9_combout\ : std_logic;
SIGNAL \inst70|Mux0~24_combout\ : std_logic;
SIGNAL \inst70|Mux1~2_combout\ : std_logic;
SIGNAL \inst70|Mux1~3_combout\ : std_logic;
SIGNAL \inst70|Mux1~9_combout\ : std_logic;
SIGNAL \inst70|Mux1~10_combout\ : std_logic;
SIGNAL \inst70|Mux1~11_combout\ : std_logic;
SIGNAL \inst70|Mux1~13_combout\ : std_logic;
SIGNAL \inst70|Mux0~18_combout\ : std_logic;
SIGNAL \inst70|Mux1~14_combout\ : std_logic;
SIGNAL \inst70|Mux1~15_combout\ : std_logic;
SIGNAL \inst70|Mux0~13_combout\ : std_logic;
SIGNAL \inst70|Mux1~16_combout\ : std_logic;
SIGNAL \inst70|Mux1~17_combout\ : std_logic;
SIGNAL \inst70|Mux1~18_combout\ : std_logic;
SIGNAL \inst70|Mux1~0_combout\ : std_logic;
SIGNAL \inst70|Mux1~1_combout\ : std_logic;
SIGNAL \inst70|Mux1~19_combout\ : std_logic;
SIGNAL \inst70|Mux2~10_combout\ : std_logic;
SIGNAL \inst70|Mux2~11_combout\ : std_logic;
SIGNAL \inst70|Mux2~16_combout\ : std_logic;
SIGNAL \inst70|Mux2~17_combout\ : std_logic;
SIGNAL \inst70|Mux2~18_combout\ : std_logic;
SIGNAL \inst70|Mux2~7_combout\ : std_logic;
SIGNAL \inst70|Mux2~8_combout\ : std_logic;
SIGNAL \inst70|Mux2~5_combout\ : std_logic;
SIGNAL \inst70|Mux2~6_combout\ : std_logic;
SIGNAL \inst70|Mux2~0_combout\ : std_logic;
SIGNAL \inst70|Mux2~1_combout\ : std_logic;
SIGNAL \inst70|Mux2~9_combout\ : std_logic;
SIGNAL \inst70|Mux2~19_combout\ : std_logic;
SIGNAL \inst70|Mux3~4_combout\ : std_logic;
SIGNAL \inst70|Mux3~5_combout\ : std_logic;
SIGNAL \inst70|Mux3~6_combout\ : std_logic;
SIGNAL \inst70|Mux3~7_combout\ : std_logic;
SIGNAL \inst70|Mux3~8_combout\ : std_logic;
SIGNAL \inst70|Mux3~2_combout\ : std_logic;
SIGNAL \inst70|Mux3~3_combout\ : std_logic;
SIGNAL \inst70|Mux3~9_combout\ : std_logic;
SIGNAL \inst70|Mux3~10_combout\ : std_logic;
SIGNAL \inst70|Mux3~11_combout\ : std_logic;
SIGNAL \inst70|Mux3~12_combout\ : std_logic;
SIGNAL \inst70|Mux3~13_combout\ : std_logic;
SIGNAL \inst70|Mux3~14_combout\ : std_logic;
SIGNAL \inst70|Mux3~15_combout\ : std_logic;
SIGNAL \inst70|Mux3~16_combout\ : std_logic;
SIGNAL \inst70|Mux3~1_combout\ : std_logic;
SIGNAL \inst70|Mux3~18_combout\ : std_logic;
SIGNAL \inst70|Mux3~19_combout\ : std_logic;
SIGNAL \inst70|Mux4~0_combout\ : std_logic;
SIGNAL \inst70|Mux4~1_combout\ : std_logic;
SIGNAL \inst70|Mux4~4_combout\ : std_logic;
SIGNAL \inst70|Mux4~5_combout\ : std_logic;
SIGNAL \inst70|Mux4~2_combout\ : std_logic;
SIGNAL \inst70|Mux4~3_combout\ : std_logic;
SIGNAL \inst70|Mux4~6_combout\ : std_logic;
SIGNAL \inst70|Mux4~9_combout\ : std_logic;
SIGNAL \inst70|Mux4~10_combout\ : std_logic;
SIGNAL \inst70|Mux4~11_combout\ : std_logic;
SIGNAL \inst70|Mux4~16_combout\ : std_logic;
SIGNAL \inst70|Mux4~17_combout\ : std_logic;
SIGNAL \inst70|Mux4~18_combout\ : std_logic;
SIGNAL \inst70|Mux4~19_combout\ : std_logic;
SIGNAL \inst70|Mux5~17_combout\ : std_logic;
SIGNAL \inst70|Mux5~18_combout\ : std_logic;
SIGNAL \inst70|Mux5~12_combout\ : std_logic;
SIGNAL \inst70|Mux5~13_combout\ : std_logic;
SIGNAL \inst70|Mux5~14_combout\ : std_logic;
SIGNAL \inst70|Mux5~15_combout\ : std_logic;
SIGNAL \inst70|Mux5~4_combout\ : std_logic;
SIGNAL \inst70|Mux5~5_combout\ : std_logic;
SIGNAL \inst70|Mux5~8_combout\ : std_logic;
SIGNAL \inst70|Mux5~2_combout\ : std_logic;
SIGNAL \inst70|Mux5~3_combout\ : std_logic;
SIGNAL \inst70|Mux5~11_combout\ : std_logic;
SIGNAL \inst70|Mux5~16_combout\ : std_logic;
SIGNAL \inst70|Mux5~1_combout\ : std_logic;
SIGNAL \inst70|Mux5~19_combout\ : std_logic;
SIGNAL \inst70|Mux6~14_combout\ : std_logic;
SIGNAL \inst70|Mux6~15_combout\ : std_logic;
SIGNAL \inst70|Mux6~11_combout\ : std_logic;
SIGNAL \inst70|Mux6~16_combout\ : std_logic;
SIGNAL \inst70|Mux6~2_combout\ : std_logic;
SIGNAL \inst70|Mux6~3_combout\ : std_logic;
SIGNAL \inst70|Mux6~4_combout\ : std_logic;
SIGNAL \inst70|Mux6~5_combout\ : std_logic;
SIGNAL \inst70|Mux6~6_combout\ : std_logic;
SIGNAL \inst70|Mux6~7_combout\ : std_logic;
SIGNAL \inst70|Mux6~8_combout\ : std_logic;
SIGNAL \inst70|Mux6~1_combout\ : std_logic;
SIGNAL \inst70|Mux6~9_combout\ : std_logic;
SIGNAL \inst70|Mux6~18_combout\ : std_logic;
SIGNAL \inst70|Mux6~19_combout\ : std_logic;
SIGNAL \inst70|Mux7~0_combout\ : std_logic;
SIGNAL \inst70|Mux7~1_combout\ : std_logic;
SIGNAL \inst70|Mux7~17_combout\ : std_logic;
SIGNAL \inst70|Mux7~18_combout\ : std_logic;
SIGNAL \inst70|Mux7~12_combout\ : std_logic;
SIGNAL \inst70|Mux7~13_combout\ : std_logic;
SIGNAL \inst70|Mux7~14_combout\ : std_logic;
SIGNAL \inst70|Mux7~15_combout\ : std_logic;
SIGNAL \inst70|Mux7~2_combout\ : std_logic;
SIGNAL \inst70|Mux7~3_combout\ : std_logic;
SIGNAL \inst70|Mux7~6_combout\ : std_logic;
SIGNAL \inst70|Mux7~7_combout\ : std_logic;
SIGNAL \inst70|Mux7~8_combout\ : std_logic;
SIGNAL \inst70|Mux7~11_combout\ : std_logic;
SIGNAL \inst70|Mux7~16_combout\ : std_logic;
SIGNAL \inst70|Mux7~19_combout\ : std_logic;
SIGNAL \inst70|Mux8~0_combout\ : std_logic;
SIGNAL \inst70|Mux8~1_combout\ : std_logic;
SIGNAL \inst70|Mux8~8_combout\ : std_logic;
SIGNAL \inst70|Mux8~9_combout\ : std_logic;
SIGNAL \inst70|Mux8~12_combout\ : std_logic;
SIGNAL \inst70|Mux8~13_combout\ : std_logic;
SIGNAL \inst70|Mux8~14_combout\ : std_logic;
SIGNAL \inst70|Mux8~15_combout\ : std_logic;
SIGNAL \inst70|Mux8~16_combout\ : std_logic;
SIGNAL \inst70|Mux8~18_combout\ : std_logic;
SIGNAL \inst70|Mux8~19_combout\ : std_logic;
SIGNAL \inst70|Mux9~17_combout\ : std_logic;
SIGNAL \inst70|Mux9~18_combout\ : std_logic;
SIGNAL \inst70|Mux9~0_combout\ : std_logic;
SIGNAL \inst70|Mux9~1_combout\ : std_logic;
SIGNAL \inst70|Mux9~6_combout\ : std_logic;
SIGNAL \inst70|Mux9~7_combout\ : std_logic;
SIGNAL \inst70|Mux9~4_combout\ : std_logic;
SIGNAL \inst70|Mux9~5_combout\ : std_logic;
SIGNAL \inst70|Mux9~8_combout\ : std_logic;
SIGNAL \inst70|Mux9~2_combout\ : std_logic;
SIGNAL \inst70|Mux9~3_combout\ : std_logic;
SIGNAL \inst70|Mux9~11_combout\ : std_logic;
SIGNAL \inst70|Mux9~16_combout\ : std_logic;
SIGNAL \inst70|Mux9~19_combout\ : std_logic;
SIGNAL \inst70|Mux10~18_combout\ : std_logic;
SIGNAL \inst70|Mux10~4_combout\ : std_logic;
SIGNAL \inst70|Mux10~5_combout\ : std_logic;
SIGNAL \inst70|Mux10~6_combout\ : std_logic;
SIGNAL \inst70|Mux10~8_combout\ : std_logic;
SIGNAL \inst70|Mux10~0_combout\ : std_logic;
SIGNAL \inst70|Mux10~1_combout\ : std_logic;
SIGNAL \inst70|Mux10~9_combout\ : std_logic;
SIGNAL \inst70|Mux10~10_combout\ : std_logic;
SIGNAL \inst70|Mux10~11_combout\ : std_logic;
SIGNAL \inst70|Mux10~12_combout\ : std_logic;
SIGNAL \inst70|Mux10~13_combout\ : std_logic;
SIGNAL \inst70|Mux10~14_combout\ : std_logic;
SIGNAL \inst70|Mux10~15_combout\ : std_logic;
SIGNAL \inst70|Mux10~16_combout\ : std_logic;
SIGNAL \inst70|Mux10~19_combout\ : std_logic;
SIGNAL \inst70|Mux11~17_combout\ : std_logic;
SIGNAL \inst70|Mux11~18_combout\ : std_logic;
SIGNAL \inst70|Mux11~0_combout\ : std_logic;
SIGNAL \inst70|Mux11~1_combout\ : std_logic;
SIGNAL \inst70|Mux11~13_combout\ : std_logic;
SIGNAL \inst70|Mux11~14_combout\ : std_logic;
SIGNAL \inst70|Mux11~15_combout\ : std_logic;
SIGNAL \inst70|Mux11~10_combout\ : std_logic;
SIGNAL \inst70|Mux11~6_combout\ : std_logic;
SIGNAL \inst70|Mux11~7_combout\ : std_logic;
SIGNAL \inst70|Mux11~4_combout\ : std_logic;
SIGNAL \inst70|Mux11~5_combout\ : std_logic;
SIGNAL \inst70|Mux11~8_combout\ : std_logic;
SIGNAL \inst70|Mux11~11_combout\ : std_logic;
SIGNAL \inst70|Mux11~16_combout\ : std_logic;
SIGNAL \inst70|Mux11~19_combout\ : std_logic;
SIGNAL \inst70|Mux12~4_combout\ : std_logic;
SIGNAL \inst70|Mux12~5_combout\ : std_logic;
SIGNAL \inst70|Mux12~6_combout\ : std_logic;
SIGNAL \inst70|Mux12~1_combout\ : std_logic;
SIGNAL \inst70|Mux12~7_combout\ : std_logic;
SIGNAL \inst70|Mux12~8_combout\ : std_logic;
SIGNAL \inst70|Mux12~9_combout\ : std_logic;
SIGNAL \inst70|Mux12~17_combout\ : std_logic;
SIGNAL \inst70|Mux12~18_combout\ : std_logic;
SIGNAL \inst70|Mux12~11_combout\ : std_logic;
SIGNAL \inst70|Mux12~16_combout\ : std_logic;
SIGNAL \inst70|Mux12~19_combout\ : std_logic;
SIGNAL \inst70|Mux13~6_combout\ : std_logic;
SIGNAL \inst70|Mux13~7_combout\ : std_logic;
SIGNAL \inst70|Mux13~5_combout\ : std_logic;
SIGNAL \inst70|Mux13~8_combout\ : std_logic;
SIGNAL \inst70|Mux13~2_combout\ : std_logic;
SIGNAL \inst70|Mux13~3_combout\ : std_logic;
SIGNAL \inst70|Mux13~10_combout\ : std_logic;
SIGNAL \inst70|Mux13~11_combout\ : std_logic;
SIGNAL \inst70|Mux13~12_combout\ : std_logic;
SIGNAL \inst70|Mux13~13_combout\ : std_logic;
SIGNAL \inst70|Mux13~14_combout\ : std_logic;
SIGNAL \inst70|Mux13~15_combout\ : std_logic;
SIGNAL \inst70|Mux13~16_combout\ : std_logic;
SIGNAL \inst70|Mux13~18_combout\ : std_logic;
SIGNAL \inst70|Mux13~1_combout\ : std_logic;
SIGNAL \inst70|Mux13~19_combout\ : std_logic;
SIGNAL \inst70|Mux14~18_combout\ : std_logic;
SIGNAL \inst70|Mux14~13_combout\ : std_logic;
SIGNAL \inst70|Mux14~14_combout\ : std_logic;
SIGNAL \inst70|Mux0~14_combout\ : std_logic;
SIGNAL \inst70|Mux14~15_combout\ : std_logic;
SIGNAL \inst70|Mux14~16_combout\ : std_logic;
SIGNAL \inst70|Mux14~0_combout\ : std_logic;
SIGNAL \inst70|Mux14~1_combout\ : std_logic;
SIGNAL \inst70|Mux14~8_combout\ : std_logic;
SIGNAL \inst70|Mux14~9_combout\ : std_logic;
SIGNAL \inst70|Mux14~19_combout\ : std_logic;
SIGNAL \inst70|Mux15~0_combout\ : std_logic;
SIGNAL \inst70|Mux15~1_combout\ : std_logic;
SIGNAL \inst70|Mux15~17_combout\ : std_logic;
SIGNAL \inst70|Mux15~18_combout\ : std_logic;
SIGNAL \inst70|Mux15~9_combout\ : std_logic;
SIGNAL \inst70|Mux15~10_combout\ : std_logic;
SIGNAL \inst70|Mux15~7_combout\ : std_logic;
SIGNAL \inst70|Mux15~5_combout\ : std_logic;
SIGNAL \inst70|Mux15~8_combout\ : std_logic;
SIGNAL \inst70|Mux15~11_combout\ : std_logic;
SIGNAL \inst70|Mux15~15_combout\ : std_logic;
SIGNAL \inst70|Mux15~16_combout\ : std_logic;
SIGNAL \inst70|Mux15~19_combout\ : std_logic;
SIGNAL \inst70|Mux16~1_combout\ : std_logic;
SIGNAL \inst70|Mux16~5_combout\ : std_logic;
SIGNAL \inst70|Mux16~2_combout\ : std_logic;
SIGNAL \inst70|Mux16~3_combout\ : std_logic;
SIGNAL \inst70|Mux16~6_combout\ : std_logic;
SIGNAL \inst70|Mux16~9_combout\ : std_logic;
SIGNAL \inst70|Mux16~11_combout\ : std_logic;
SIGNAL \inst70|Mux16~16_combout\ : std_logic;
SIGNAL \inst70|Mux16~18_combout\ : std_logic;
SIGNAL \inst70|Mux16~19_combout\ : std_logic;
SIGNAL \inst70|Mux17~17_combout\ : std_logic;
SIGNAL \inst70|Mux17~18_combout\ : std_logic;
SIGNAL \inst70|Mux17~2_combout\ : std_logic;
SIGNAL \inst70|Mux17~3_combout\ : std_logic;
SIGNAL \inst70|Mux17~7_combout\ : std_logic;
SIGNAL \inst70|Mux17~5_combout\ : std_logic;
SIGNAL \inst70|Mux17~8_combout\ : std_logic;
SIGNAL \inst70|Mux17~11_combout\ : std_logic;
SIGNAL \inst70|Mux17~16_combout\ : std_logic;
SIGNAL \inst70|Mux17~1_combout\ : std_logic;
SIGNAL \inst70|Mux17~19_combout\ : std_logic;
SIGNAL \inst70|Mux18~1_combout\ : std_logic;
SIGNAL \inst70|Mux18~5_combout\ : std_logic;
SIGNAL \inst70|Mux18~6_combout\ : std_logic;
SIGNAL \inst70|Mux18~9_combout\ : std_logic;
SIGNAL \inst70|Mux18~11_combout\ : std_logic;
SIGNAL \inst70|Mux18~16_combout\ : std_logic;
SIGNAL \inst70|Mux18~18_combout\ : std_logic;
SIGNAL \inst70|Mux18~19_combout\ : std_logic;
SIGNAL \inst70|Mux19~0_combout\ : std_logic;
SIGNAL \inst70|Mux19~1_combout\ : std_logic;
SIGNAL \inst70|Mux19~17_combout\ : std_logic;
SIGNAL \inst70|Mux19~18_combout\ : std_logic;
SIGNAL \inst70|Mux19~7_combout\ : std_logic;
SIGNAL \inst70|Mux19~5_combout\ : std_logic;
SIGNAL \inst70|Mux19~8_combout\ : std_logic;
SIGNAL \inst70|Mux19~9_combout\ : std_logic;
SIGNAL \inst70|Mux19~10_combout\ : std_logic;
SIGNAL \inst70|Mux19~11_combout\ : std_logic;
SIGNAL \inst70|Mux19~15_combout\ : std_logic;
SIGNAL \inst70|Mux19~16_combout\ : std_logic;
SIGNAL \inst70|Mux19~19_combout\ : std_logic;
SIGNAL \inst70|Mux20~12_combout\ : std_logic;
SIGNAL \inst70|Mux20~13_combout\ : std_logic;
SIGNAL \inst70|Mux20~14_combout\ : std_logic;
SIGNAL \inst70|Mux20~15_combout\ : std_logic;
SIGNAL \inst70|Mux20~16_combout\ : std_logic;
SIGNAL \inst70|Mux20~0_combout\ : std_logic;
SIGNAL \inst70|Mux20~1_combout\ : std_logic;
SIGNAL \inst70|Mux20~7_combout\ : std_logic;
SIGNAL \inst70|Mux20~8_combout\ : std_logic;
SIGNAL \inst70|Mux20~9_combout\ : std_logic;
SIGNAL \inst70|Mux20~17_combout\ : std_logic;
SIGNAL \inst70|Mux20~18_combout\ : std_logic;
SIGNAL \inst70|Mux20~19_combout\ : std_logic;
SIGNAL \inst70|Mux21~12_combout\ : std_logic;
SIGNAL \inst70|Mux21~13_combout\ : std_logic;
SIGNAL \inst70|Mux21~14_combout\ : std_logic;
SIGNAL \inst70|Mux21~15_combout\ : std_logic;
SIGNAL \inst70|Mux21~3_combout\ : std_logic;
SIGNAL \inst70|Mux21~10_combout\ : std_logic;
SIGNAL \inst70|Mux21~6_combout\ : std_logic;
SIGNAL \inst70|Mux21~7_combout\ : std_logic;
SIGNAL \inst70|Mux21~4_combout\ : std_logic;
SIGNAL \inst70|Mux21~5_combout\ : std_logic;
SIGNAL \inst70|Mux21~8_combout\ : std_logic;
SIGNAL \inst70|Mux21~11_combout\ : std_logic;
SIGNAL \inst70|Mux21~16_combout\ : std_logic;
SIGNAL \inst70|Mux21~18_combout\ : std_logic;
SIGNAL \inst70|Mux21~0_combout\ : std_logic;
SIGNAL \inst70|Mux21~1_combout\ : std_logic;
SIGNAL \inst70|Mux21~19_combout\ : std_logic;
SIGNAL \inst70|Mux22~13_combout\ : std_logic;
SIGNAL \inst70|Mux22~14_combout\ : std_logic;
SIGNAL \inst70|Mux22~15_combout\ : std_logic;
SIGNAL \inst70|Mux22~16_combout\ : std_logic;
SIGNAL \inst70|Mux22~4_combout\ : std_logic;
SIGNAL \inst70|Mux22~5_combout\ : std_logic;
SIGNAL \inst70|Mux22~6_combout\ : std_logic;
SIGNAL \inst70|Mux22~1_combout\ : std_logic;
SIGNAL \inst70|Mux22~9_combout\ : std_logic;
SIGNAL \inst70|Mux22~17_combout\ : std_logic;
SIGNAL \inst70|Mux22~18_combout\ : std_logic;
SIGNAL \inst70|Mux22~19_combout\ : std_logic;
SIGNAL \inst70|Mux23~1_combout\ : std_logic;
SIGNAL \inst70|Mux23~18_combout\ : std_logic;
SIGNAL \inst70|Mux23~12_combout\ : std_logic;
SIGNAL \inst70|Mux23~13_combout\ : std_logic;
SIGNAL \inst70|Mux23~14_combout\ : std_logic;
SIGNAL \inst70|Mux23~15_combout\ : std_logic;
SIGNAL \inst70|Mux23~16_combout\ : std_logic;
SIGNAL \inst70|Mux23~19_combout\ : std_logic;
SIGNAL \inst70|Mux24~3_combout\ : std_logic;
SIGNAL \inst70|Mux24~6_combout\ : std_logic;
SIGNAL \inst70|Mux24~0_combout\ : std_logic;
SIGNAL \inst70|Mux24~1_combout\ : std_logic;
SIGNAL \inst70|Mux24~7_combout\ : std_logic;
SIGNAL \inst70|Mux24~8_combout\ : std_logic;
SIGNAL \inst70|Mux24~9_combout\ : std_logic;
SIGNAL \inst70|Mux24~18_combout\ : std_logic;
SIGNAL \inst70|Mux24~13_combout\ : std_logic;
SIGNAL \inst70|Mux24~14_combout\ : std_logic;
SIGNAL \inst70|Mux24~15_combout\ : std_logic;
SIGNAL \inst70|Mux24~16_combout\ : std_logic;
SIGNAL \inst70|Mux24~19_combout\ : std_logic;
SIGNAL \inst70|Mux25~1_combout\ : std_logic;
SIGNAL \inst70|Mux25~5_combout\ : std_logic;
SIGNAL \inst70|Mux25~8_combout\ : std_logic;
SIGNAL \inst70|Mux25~2_combout\ : std_logic;
SIGNAL \inst70|Mux25~3_combout\ : std_logic;
SIGNAL \inst70|Mux25~9_combout\ : std_logic;
SIGNAL \inst70|Mux25~10_combout\ : std_logic;
SIGNAL \inst70|Mux25~11_combout\ : std_logic;
SIGNAL \inst70|Mux25~16_combout\ : std_logic;
SIGNAL \inst70|Mux25~17_combout\ : std_logic;
SIGNAL \inst70|Mux25~18_combout\ : std_logic;
SIGNAL \inst70|Mux25~19_combout\ : std_logic;
SIGNAL \inst70|Mux26~7_combout\ : std_logic;
SIGNAL \inst70|Mux26~8_combout\ : std_logic;
SIGNAL \inst70|Mux26~5_combout\ : std_logic;
SIGNAL \inst70|Mux26~2_combout\ : std_logic;
SIGNAL \inst70|Mux26~3_combout\ : std_logic;
SIGNAL \inst70|Mux26~6_combout\ : std_logic;
SIGNAL \inst70|Mux26~9_combout\ : std_logic;
SIGNAL \inst70|Mux26~17_combout\ : std_logic;
SIGNAL \inst70|Mux26~18_combout\ : std_logic;
SIGNAL \inst70|Mux26~12_combout\ : std_logic;
SIGNAL \inst70|Mux26~13_combout\ : std_logic;
SIGNAL \inst70|Mux26~14_combout\ : std_logic;
SIGNAL \inst70|Mux26~15_combout\ : std_logic;
SIGNAL \inst70|Mux26~16_combout\ : std_logic;
SIGNAL \inst70|Mux26~19_combout\ : std_logic;
SIGNAL \inst70|Mux27~18_combout\ : std_logic;
SIGNAL \inst70|Mux27~15_combout\ : std_logic;
SIGNAL \inst70|Mux27~5_combout\ : std_logic;
SIGNAL \inst70|Mux27~6_combout\ : std_logic;
SIGNAL \inst70|Mux27~7_combout\ : std_logic;
SIGNAL \inst70|Mux27~8_combout\ : std_logic;
SIGNAL \inst70|Mux27~9_combout\ : std_logic;
SIGNAL \inst70|Mux27~10_combout\ : std_logic;
SIGNAL \inst70|Mux27~11_combout\ : std_logic;
SIGNAL \inst70|Mux27~16_combout\ : std_logic;
SIGNAL \inst70|Mux27~1_combout\ : std_logic;
SIGNAL \inst70|Mux27~19_combout\ : std_logic;
SIGNAL \inst70|Mux28~0_combout\ : std_logic;
SIGNAL \inst70|Mux28~1_combout\ : std_logic;
SIGNAL \inst70|Mux28~4_combout\ : std_logic;
SIGNAL \inst70|Mux28~5_combout\ : std_logic;
SIGNAL \inst70|Mux28~2_combout\ : std_logic;
SIGNAL \inst70|Mux28~3_combout\ : std_logic;
SIGNAL \inst70|Mux28~6_combout\ : std_logic;
SIGNAL \inst70|Mux28~9_combout\ : std_logic;
SIGNAL \inst70|Mux28~17_combout\ : std_logic;
SIGNAL \inst70|Mux28~18_combout\ : std_logic;
SIGNAL \inst70|Mux28~14_combout\ : std_logic;
SIGNAL \inst70|Mux28~15_combout\ : std_logic;
SIGNAL \inst70|Mux28~16_combout\ : std_logic;
SIGNAL \inst70|Mux28~19_combout\ : std_logic;
SIGNAL \inst70|Mux29~9_combout\ : std_logic;
SIGNAL \inst70|Mux29~10_combout\ : std_logic;
SIGNAL \inst70|Mux29~2_combout\ : std_logic;
SIGNAL \inst70|Mux29~3_combout\ : std_logic;
SIGNAL \inst70|Mux29~11_combout\ : std_logic;
SIGNAL \inst70|Mux29~16_combout\ : std_logic;
SIGNAL \inst70|Mux29~1_combout\ : std_logic;
SIGNAL \inst70|Mux29~18_combout\ : std_logic;
SIGNAL \inst70|Mux29~19_combout\ : std_logic;
SIGNAL \inst70|Mux30~17_combout\ : std_logic;
SIGNAL \inst70|Mux30~18_combout\ : std_logic;
SIGNAL \inst70|Mux30~1_combout\ : std_logic;
SIGNAL \inst70|Mux30~2_combout\ : std_logic;
SIGNAL \inst70|Mux30~3_combout\ : std_logic;
SIGNAL \inst70|Mux30~4_combout\ : std_logic;
SIGNAL \inst70|Mux30~5_combout\ : std_logic;
SIGNAL \inst70|Mux30~6_combout\ : std_logic;
SIGNAL \inst70|Mux30~9_combout\ : std_logic;
SIGNAL \inst70|Mux30~12_combout\ : std_logic;
SIGNAL \inst70|Mux30~13_combout\ : std_logic;
SIGNAL \inst70|Mux30~14_combout\ : std_logic;
SIGNAL \inst70|Mux30~15_combout\ : std_logic;
SIGNAL \inst70|Mux30~16_combout\ : std_logic;
SIGNAL \inst70|Mux30~19_combout\ : std_logic;
SIGNAL \inst70|Mux31~17_combout\ : std_logic;
SIGNAL \inst70|Mux31~18_combout\ : std_logic;
SIGNAL \inst70|Mux31~0_combout\ : std_logic;
SIGNAL \inst70|Mux31~1_combout\ : std_logic;
SIGNAL \inst70|Mux31~12_combout\ : std_logic;
SIGNAL \inst70|Mux31~13_combout\ : std_logic;
SIGNAL \inst70|Mux31~14_combout\ : std_logic;
SIGNAL \inst70|Mux31~15_combout\ : std_logic;
SIGNAL \inst70|Mux31~2_combout\ : std_logic;
SIGNAL \inst70|Mux31~3_combout\ : std_logic;
SIGNAL \inst70|Mux31~7_combout\ : std_logic;
SIGNAL \inst70|Mux31~5_combout\ : std_logic;
SIGNAL \inst70|Mux31~8_combout\ : std_logic;
SIGNAL \inst70|Mux31~11_combout\ : std_logic;
SIGNAL \inst70|Mux31~16_combout\ : std_logic;
SIGNAL \inst70|Mux31~19_combout\ : std_logic;
SIGNAL \inst22|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst23|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst24|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst25|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst26|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst27|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst28|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst29|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst30|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst3|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst31|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst63|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst11|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst12|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst13|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst14|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst15|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst16|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst17|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst18|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst19|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst20|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst21|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst5|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst6|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst8|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst9|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst10|q\ : std_logic_vector(31 DOWNTO 0);

BEGIN

ReadData0 <= ww_ReadData0;
ww_writeRegister <= writeRegister;
ww_writeEnable <= writeEnable;
ww_clock <= clock;
ww_writeData <= writeData;
ww_ReadRegister0 <= ReadRegister0;
ReadData1 <= ww_ReadData1;
ww_ReadRegister1 <= ReadRegister1;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\clock~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clock~input_o\);

-- Location: LCCOMB_X30_Y23_N0
\inst65|Mux0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux0~2_combout\ = (\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\) # ((\inst26|q\(31))))) # (!\ReadRegister0[3]~input_o\ & (!\ReadRegister0[2]~input_o\ & ((\inst18|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst26|q\(31),
	datad => \inst18|q\(31),
	combout => \inst65|Mux0~2_combout\);

-- Location: LCCOMB_X29_Y23_N0
\inst65|Mux0~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux0~3_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux0~2_combout\ & ((\inst30|q\(31)))) # (!\inst65|Mux0~2_combout\ & (\inst22|q\(31))))) # (!\ReadRegister0[2]~input_o\ & (\inst65|Mux0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst65|Mux0~2_combout\,
	datac => \inst22|q\(31),
	datad => \inst30|q\(31),
	combout => \inst65|Mux0~3_combout\);

-- Location: FF_X29_Y20_N17
\inst21|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[31]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(31));

-- Location: FF_X29_Y20_N11
\inst17|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[31]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(31));

-- Location: LCCOMB_X29_Y20_N16
\inst65|Mux0~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux0~4_combout\ = (\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\) # ((\inst21|q\(31))))) # (!\ReadRegister0[2]~input_o\ & (!\ReadRegister0[3]~input_o\ & ((\inst17|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst21|q\(31),
	datad => \inst17|q\(31),
	combout => \inst65|Mux0~4_combout\);

-- Location: LCCOMB_X29_Y27_N16
\inst65|Mux0~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux0~5_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux0~4_combout\ & ((\inst29|q\(31)))) # (!\inst65|Mux0~4_combout\ & (\inst25|q\(31))))) # (!\ReadRegister0[3]~input_o\ & (\inst65|Mux0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \inst65|Mux0~4_combout\,
	datac => \inst25|q\(31),
	datad => \inst29|q\(31),
	combout => \inst65|Mux0~5_combout\);

-- Location: LCCOMB_X29_Y18_N12
\inst65|Mux0~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux0~6_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux0~3_combout\) # ((\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux0~5_combout\ & !\ReadRegister0[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~3_combout\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst65|Mux0~5_combout\,
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux0~6_combout\);

-- Location: LCCOMB_X31_Y18_N24
\inst65|Mux0~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux0~7_combout\ = (\ReadRegister0[3]~input_o\ & (\ReadRegister0[2]~input_o\)) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & (\inst24|q\(31))) # (!\ReadRegister0[2]~input_o\ & ((\inst20|q\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst24|q\(31),
	datad => \inst20|q\(31),
	combout => \inst65|Mux0~7_combout\);

-- Location: FF_X27_Y21_N27
\inst9|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[31]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(31));

-- Location: FF_X28_Y19_N27
\inst31|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[30]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(30));

-- Location: FF_X29_Y22_N11
\inst17|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[30]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(30));

-- Location: FF_X27_Y25_N13
\inst7|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[30]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(30));

-- Location: FF_X28_Y25_N7
\inst5|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[30]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(30));

-- Location: LCCOMB_X27_Y25_N12
\inst65|Mux1~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux1~12_combout\ = (\ReadRegister0[0]~input_o\ & (\ReadRegister0[1]~input_o\)) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & (\inst7|q\(30))) # (!\ReadRegister0[1]~input_o\ & ((\inst5|q\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst7|q\(30),
	datad => \inst5|q\(30),
	combout => \inst65|Mux1~12_combout\);

-- Location: LCCOMB_X28_Y25_N12
\inst65|Mux1~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux1~13_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux1~12_combout\ & ((\inst8|q\(30)))) # (!\inst65|Mux1~12_combout\ & (\inst6|q\(30))))) # (!\ReadRegister0[0]~input_o\ & (\inst65|Mux1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst65|Mux1~12_combout\,
	datac => \inst6|q\(30),
	datad => \inst8|q\(30),
	combout => \inst65|Mux1~13_combout\);

-- Location: LCCOMB_X27_Y23_N18
\inst65|Mux1~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux1~14_combout\ = (\inst65|Mux0~18_combout\ & (((\inst65|Mux1~13_combout\)) # (!\inst65|Mux0~17_combout\))) # (!\inst65|Mux0~18_combout\ & (\inst65|Mux0~17_combout\ & (\inst2|q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~18_combout\,
	datab => \inst65|Mux0~17_combout\,
	datac => \inst2|q\(30),
	datad => \inst65|Mux1~13_combout\,
	combout => \inst65|Mux1~14_combout\);

-- Location: LCCOMB_X27_Y19_N8
\inst65|Mux2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux2~0_combout\ = (\ReadRegister0[3]~input_o\ & (\ReadRegister0[2]~input_o\)) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & (\inst23|q\(29))) # (!\ReadRegister0[2]~input_o\ & ((\inst19|q\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst23|q\(29),
	datad => \inst19|q\(29),
	combout => \inst65|Mux2~0_combout\);

-- Location: FF_X29_Y22_N13
\inst25|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[29]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(29));

-- Location: FF_X29_Y22_N15
\inst17|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[29]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(29));

-- Location: LCCOMB_X29_Y22_N12
\inst65|Mux2~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux2~4_combout\ = (\ReadRegister0[3]~input_o\ & (((\inst25|q\(29)) # (\ReadRegister0[2]~input_o\)))) # (!\ReadRegister0[3]~input_o\ & (\inst17|q\(29) & ((!\ReadRegister0[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|q\(29),
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst25|q\(29),
	datad => \ReadRegister0[2]~input_o\,
	combout => \inst65|Mux2~4_combout\);

-- Location: LCCOMB_X30_Y22_N12
\inst65|Mux2~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux2~5_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux2~4_combout\ & ((\inst29|q\(29)))) # (!\inst65|Mux2~4_combout\ & (\inst21|q\(29))))) # (!\ReadRegister0[2]~input_o\ & (\inst65|Mux2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst65|Mux2~4_combout\,
	datac => \inst21|q\(29),
	datad => \inst29|q\(29),
	combout => \inst65|Mux2~5_combout\);

-- Location: FF_X28_Y20_N17
\inst3|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[29]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(29));

-- Location: FF_X28_Y20_N11
\inst4|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[29]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(29));

-- Location: FF_X27_Y23_N21
\inst2|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[29]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(29));

-- Location: FF_X27_Y25_N9
\inst7|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[29]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(29));

-- Location: FF_X28_Y25_N9
\inst6|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[29]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(29));

-- Location: FF_X28_Y25_N27
\inst5|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[29]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(29));

-- Location: LCCOMB_X28_Y25_N8
\inst65|Mux2~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux2~12_combout\ = (\ReadRegister0[1]~input_o\ & (((\ReadRegister0[0]~input_o\)))) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & ((\inst6|q\(29)))) # (!\ReadRegister0[0]~input_o\ & (\inst5|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|q\(29),
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst6|q\(29),
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux2~12_combout\);

-- Location: FF_X27_Y25_N11
\inst8|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[29]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(29));

-- Location: LCCOMB_X27_Y25_N8
\inst65|Mux2~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux2~13_combout\ = (\inst65|Mux2~12_combout\ & ((\inst8|q\(29)) # ((!\ReadRegister0[1]~input_o\)))) # (!\inst65|Mux2~12_combout\ & (((\inst7|q\(29) & \ReadRegister0[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|q\(29),
	datab => \inst65|Mux2~12_combout\,
	datac => \inst7|q\(29),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux2~13_combout\);

-- Location: LCCOMB_X27_Y23_N20
\inst65|Mux2~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux2~14_combout\ = (\inst65|Mux0~18_combout\ & (((\inst65|Mux2~13_combout\)) # (!\inst65|Mux0~17_combout\))) # (!\inst65|Mux0~18_combout\ & (\inst65|Mux0~17_combout\ & (\inst2|q\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~18_combout\,
	datab => \inst65|Mux0~17_combout\,
	datac => \inst2|q\(29),
	datad => \inst65|Mux2~13_combout\,
	combout => \inst65|Mux2~14_combout\);

-- Location: LCCOMB_X28_Y20_N16
\inst65|Mux2~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux2~15_combout\ = (\inst65|Mux0~14_combout\ & ((\inst65|Mux2~14_combout\ & (\inst4|q\(29))) # (!\inst65|Mux2~14_combout\ & ((\inst3|q\(29)))))) # (!\inst65|Mux0~14_combout\ & (((\inst65|Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|q\(29),
	datab => \inst65|Mux0~14_combout\,
	datac => \inst3|q\(29),
	datad => \inst65|Mux2~14_combout\,
	combout => \inst65|Mux2~15_combout\);

-- Location: FF_X28_Y21_N25
\inst10|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[28]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(28));

-- Location: FF_X27_Y21_N15
\inst9|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[28]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(28));

-- Location: LCCOMB_X28_Y21_N24
\inst65|Mux3~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux3~0_combout\ = (\ReadRegister0[0]~input_o\ & (((\inst10|q\(28)) # (\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & (\inst9|q\(28) & ((!\ReadRegister0[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|q\(28),
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst10|q\(28),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux3~0_combout\);

-- Location: LCCOMB_X30_Y23_N12
\inst65|Mux3~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux3~2_combout\ = (\ReadRegister0[2]~input_o\ & (((\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & ((\inst26|q\(28)))) # (!\ReadRegister0[3]~input_o\ & (\inst18|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|q\(28),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst26|q\(28),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux3~2_combout\);

-- Location: LCCOMB_X29_Y22_N0
\inst65|Mux3~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux3~6_combout\ = (\ReadRegister0[2]~input_o\ & (\ReadRegister0[3]~input_o\)) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & (\inst25|q\(28))) # (!\ReadRegister0[3]~input_o\ & ((\inst17|q\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst25|q\(28),
	datad => \inst17|q\(28),
	combout => \inst65|Mux3~6_combout\);

-- Location: LCCOMB_X31_Y18_N20
\inst65|Mux3~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux3~9_combout\ = (\ReadRegister0[3]~input_o\ & (((\ReadRegister0[2]~input_o\)))) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & ((\inst24|q\(28)))) # (!\ReadRegister0[2]~input_o\ & (\inst20|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \inst20|q\(28),
	datac => \inst24|q\(28),
	datad => \ReadRegister0[2]~input_o\,
	combout => \inst65|Mux3~9_combout\);

-- Location: FF_X28_Y25_N21
\inst6|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[28]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(28));

-- Location: FF_X25_Y21_N9
\inst7|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[28]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(28));

-- Location: LCCOMB_X25_Y21_N8
\inst65|Mux3~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux3~12_combout\ = (\ReadRegister0[0]~input_o\ & (((\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & ((\inst7|q\(28)))) # (!\ReadRegister0[1]~input_o\ & (\inst5|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|q\(28),
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst7|q\(28),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux3~12_combout\);

-- Location: LCCOMB_X28_Y25_N20
\inst65|Mux3~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux3~13_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux3~12_combout\ & ((\inst8|q\(28)))) # (!\inst65|Mux3~12_combout\ & (\inst6|q\(28))))) # (!\ReadRegister0[0]~input_o\ & (\inst65|Mux3~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst65|Mux3~12_combout\,
	datac => \inst6|q\(28),
	datad => \inst8|q\(28),
	combout => \inst65|Mux3~13_combout\);

-- Location: LCCOMB_X27_Y23_N30
\inst65|Mux3~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux3~14_combout\ = (\inst65|Mux0~18_combout\ & (((\inst65|Mux3~13_combout\)) # (!\inst65|Mux0~17_combout\))) # (!\inst65|Mux0~18_combout\ & (\inst65|Mux0~17_combout\ & (\inst2|q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~18_combout\,
	datab => \inst65|Mux0~17_combout\,
	datac => \inst2|q\(28),
	datad => \inst65|Mux3~13_combout\,
	combout => \inst65|Mux3~14_combout\);

-- Location: LCCOMB_X29_Y22_N28
\inst65|Mux4~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux4~4_combout\ = (\ReadRegister0[3]~input_o\ & (((\inst25|q\(27)) # (\ReadRegister0[2]~input_o\)))) # (!\ReadRegister0[3]~input_o\ & (\inst17|q\(27) & ((!\ReadRegister0[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|q\(27),
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst25|q\(27),
	datad => \ReadRegister0[2]~input_o\,
	combout => \inst65|Mux4~4_combout\);

-- Location: LCCOMB_X30_Y22_N4
\inst65|Mux4~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux4~5_combout\ = (\inst65|Mux4~4_combout\ & ((\inst29|q\(27)) # ((!\ReadRegister0[2]~input_o\)))) # (!\inst65|Mux4~4_combout\ & (((\inst21|q\(27) & \ReadRegister0[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|q\(27),
	datab => \inst65|Mux4~4_combout\,
	datac => \inst21|q\(27),
	datad => \ReadRegister0[2]~input_o\,
	combout => \inst65|Mux4~5_combout\);

-- Location: FF_X30_Y18_N17
\inst28|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[27]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(27));

-- Location: FF_X31_Y18_N9
\inst24|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[27]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(27));

-- Location: FF_X31_Y18_N11
\inst20|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[27]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(27));

-- Location: LCCOMB_X31_Y18_N8
\inst65|Mux4~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux4~7_combout\ = (\ReadRegister0[3]~input_o\ & (\ReadRegister0[2]~input_o\)) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & (\inst24|q\(27))) # (!\ReadRegister0[2]~input_o\ & ((\inst20|q\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst24|q\(27),
	datad => \inst20|q\(27),
	combout => \inst65|Mux4~7_combout\);

-- Location: FF_X30_Y18_N27
\inst63|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[27]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(27));

-- Location: LCCOMB_X30_Y18_N16
\inst65|Mux4~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux4~8_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux4~7_combout\ & ((\inst63|q\(27)))) # (!\inst65|Mux4~7_combout\ & (\inst28|q\(27))))) # (!\ReadRegister0[3]~input_o\ & (\inst65|Mux4~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \inst65|Mux4~7_combout\,
	datac => \inst28|q\(27),
	datad => \inst63|q\(27),
	combout => \inst65|Mux4~8_combout\);

-- Location: FF_X26_Y24_N11
\inst4|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[27]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(27));

-- Location: FF_X28_Y25_N1
\inst6|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[27]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(27));

-- Location: FF_X28_Y25_N19
\inst5|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[27]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(27));

-- Location: LCCOMB_X28_Y25_N0
\inst65|Mux4~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux4~12_combout\ = (\ReadRegister0[0]~input_o\ & (((\inst6|q\(27)) # (\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & (\inst5|q\(27) & ((!\ReadRegister0[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst5|q\(27),
	datac => \inst6|q\(27),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux4~12_combout\);

-- Location: FF_X28_Y21_N29
\inst10|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[26]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(26));

-- Location: FF_X27_Y21_N31
\inst9|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[26]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(26));

-- Location: LCCOMB_X28_Y21_N28
\inst65|Mux5~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux5~0_combout\ = (\ReadRegister0[0]~input_o\ & (((\inst10|q\(26)) # (\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & (\inst9|q\(26) & ((!\ReadRegister0[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst9|q\(26),
	datac => \inst10|q\(26),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux5~0_combout\);

-- Location: LCCOMB_X30_Y23_N28
\inst65|Mux5~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux5~2_combout\ = (\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\) # ((\inst26|q\(26))))) # (!\ReadRegister0[3]~input_o\ & (!\ReadRegister0[2]~input_o\ & ((\inst18|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst26|q\(26),
	datad => \inst18|q\(26),
	combout => \inst65|Mux5~2_combout\);

-- Location: FF_X29_Y22_N27
\inst17|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[26]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(26));

-- Location: FF_X30_Y22_N27
\inst29|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[26]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(26));

-- Location: FF_X29_Y21_N17
\inst28|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[26]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(26));

-- Location: FF_X31_Y18_N29
\inst24|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[26]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(26));

-- Location: FF_X31_Y18_N23
\inst20|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[26]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(26));

-- Location: LCCOMB_X31_Y18_N28
\inst65|Mux5~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux5~9_combout\ = (\ReadRegister0[2]~input_o\ & (((\inst24|q\(26)) # (\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & (\inst20|q\(26) & ((!\ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|q\(26),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst24|q\(26),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux5~9_combout\);

-- Location: FF_X29_Y21_N3
\inst63|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[26]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(26));

-- Location: LCCOMB_X29_Y21_N16
\inst65|Mux5~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux5~10_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux5~9_combout\ & (\inst63|q\(26))) # (!\inst65|Mux5~9_combout\ & ((\inst28|q\(26)))))) # (!\ReadRegister0[3]~input_o\ & (((\inst65|Mux5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \inst63|q\(26),
	datac => \inst28|q\(26),
	datad => \inst65|Mux5~9_combout\,
	combout => \inst65|Mux5~10_combout\);

-- Location: LCCOMB_X27_Y22_N20
\inst65|Mux5~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux5~17_combout\ = (\ReadRegister0[1]~input_o\ & (((\inst15|q\(26)) # (\ReadRegister0[0]~input_o\)))) # (!\ReadRegister0[1]~input_o\ & (\inst13|q\(26) & ((!\ReadRegister0[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \inst13|q\(26),
	datac => \inst15|q\(26),
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux5~17_combout\);

-- Location: FF_X27_Y19_N25
\inst23|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[25]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(25));

-- Location: FF_X27_Y19_N11
\inst19|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[25]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(25));

-- Location: LCCOMB_X27_Y19_N24
\inst65|Mux6~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux6~0_combout\ = (\ReadRegister0[3]~input_o\ & (\ReadRegister0[2]~input_o\)) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & (\inst23|q\(25))) # (!\ReadRegister0[2]~input_o\ & ((\inst19|q\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst23|q\(25),
	datad => \inst19|q\(25),
	combout => \inst65|Mux6~0_combout\);

-- Location: LCCOMB_X30_Y23_N8
\inst65|Mux6~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux6~2_combout\ = (\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\) # ((\inst26|q\(25))))) # (!\ReadRegister0[3]~input_o\ & (!\ReadRegister0[2]~input_o\ & ((\inst18|q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst26|q\(25),
	datad => \inst18|q\(25),
	combout => \inst65|Mux6~2_combout\);

-- Location: LCCOMB_X29_Y23_N16
\inst65|Mux6~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux6~3_combout\ = (\inst65|Mux6~2_combout\ & ((\inst30|q\(25)) # ((!\ReadRegister0[2]~input_o\)))) # (!\inst65|Mux6~2_combout\ & (((\inst22|q\(25) & \ReadRegister0[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|q\(25),
	datab => \inst65|Mux6~2_combout\,
	datac => \inst22|q\(25),
	datad => \ReadRegister0[2]~input_o\,
	combout => \inst65|Mux6~3_combout\);

-- Location: LCCOMB_X29_Y22_N4
\inst65|Mux6~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux6~4_combout\ = (\ReadRegister0[3]~input_o\ & (((\inst25|q\(25)) # (\ReadRegister0[2]~input_o\)))) # (!\ReadRegister0[3]~input_o\ & (\inst17|q\(25) & ((!\ReadRegister0[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|q\(25),
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst25|q\(25),
	datad => \ReadRegister0[2]~input_o\,
	combout => \inst65|Mux6~4_combout\);

-- Location: LCCOMB_X30_Y22_N28
\inst65|Mux6~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux6~5_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux6~4_combout\ & ((\inst29|q\(25)))) # (!\inst65|Mux6~4_combout\ & (\inst21|q\(25))))) # (!\ReadRegister0[2]~input_o\ & (\inst65|Mux6~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst65|Mux6~4_combout\,
	datac => \inst21|q\(25),
	datad => \inst29|q\(25),
	combout => \inst65|Mux6~5_combout\);

-- Location: LCCOMB_X29_Y19_N12
\inst65|Mux6~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux6~6_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux6~3_combout\) # ((\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & (((!\ReadRegister0[1]~input_o\ & \inst65|Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst65|Mux6~3_combout\,
	datac => \ReadRegister0[1]~input_o\,
	datad => \inst65|Mux6~5_combout\,
	combout => \inst65|Mux6~6_combout\);

-- Location: LCCOMB_X31_Y18_N16
\inst65|Mux6~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux6~7_combout\ = (\ReadRegister0[3]~input_o\ & (\ReadRegister0[2]~input_o\)) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & (\inst24|q\(25))) # (!\ReadRegister0[2]~input_o\ & ((\inst20|q\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst24|q\(25),
	datad => \inst20|q\(25),
	combout => \inst65|Mux6~7_combout\);

-- Location: FF_X28_Y25_N17
\inst6|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[25]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(25));

-- Location: FF_X28_Y25_N3
\inst5|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[25]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(25));

-- Location: LCCOMB_X28_Y25_N16
\inst65|Mux6~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux6~12_combout\ = (\ReadRegister0[1]~input_o\ & (((\ReadRegister0[0]~input_o\)))) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & ((\inst6|q\(25)))) # (!\ReadRegister0[0]~input_o\ & (\inst5|q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \inst5|q\(25),
	datac => \inst6|q\(25),
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux6~12_combout\);

-- Location: FF_X28_Y24_N23
\inst13|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[25]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(25));

-- Location: FF_X21_Y25_N17
\inst27|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[24]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(24));

-- Location: FF_X26_Y22_N1
\inst23|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[24]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(24));

-- Location: FF_X26_Y22_N3
\inst19|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[24]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(24));

-- Location: LCCOMB_X26_Y22_N0
\inst65|Mux7~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux7~4_combout\ = (\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\) # ((\inst23|q\(24))))) # (!\ReadRegister0[2]~input_o\ & (!\ReadRegister0[3]~input_o\ & ((\inst19|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst23|q\(24),
	datad => \inst19|q\(24),
	combout => \inst65|Mux7~4_combout\);

-- Location: FF_X21_Y25_N19
\inst31|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[24]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(24));

-- Location: LCCOMB_X21_Y25_N16
\inst65|Mux7~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux7~5_combout\ = (\inst65|Mux7~4_combout\ & ((\inst31|q\(24)) # ((!\ReadRegister0[3]~input_o\)))) # (!\inst65|Mux7~4_combout\ & (((\inst27|q\(24) & \ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst31|q\(24),
	datab => \inst65|Mux7~4_combout\,
	datac => \inst27|q\(24),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux7~5_combout\);

-- Location: LCCOMB_X29_Y22_N24
\inst65|Mux7~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux7~6_combout\ = (\ReadRegister0[2]~input_o\ & (\ReadRegister0[3]~input_o\)) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & (\inst25|q\(24))) # (!\ReadRegister0[3]~input_o\ & ((\inst17|q\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst25|q\(24),
	datad => \inst17|q\(24),
	combout => \inst65|Mux7~6_combout\);

-- Location: LCCOMB_X30_Y22_N8
\inst65|Mux7~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux7~7_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux7~6_combout\ & ((\inst29|q\(24)))) # (!\inst65|Mux7~6_combout\ & (\inst21|q\(24))))) # (!\ReadRegister0[2]~input_o\ & (\inst65|Mux7~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst65|Mux7~6_combout\,
	datac => \inst21|q\(24),
	datad => \inst29|q\(24),
	combout => \inst65|Mux7~7_combout\);

-- Location: LCCOMB_X21_Y25_N20
\inst65|Mux7~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux7~8_combout\ = (\ReadRegister0[0]~input_o\ & (((\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & ((\inst65|Mux7~5_combout\))) # (!\ReadRegister0[1]~input_o\ & (\inst65|Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux7~7_combout\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \ReadRegister0[1]~input_o\,
	datad => \inst65|Mux7~5_combout\,
	combout => \inst65|Mux7~8_combout\);

-- Location: FF_X31_Y18_N31
\inst20|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[24]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(24));

-- Location: FF_X29_Y21_N27
\inst63|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[24]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(24));

-- Location: LCCOMB_X34_Y22_N0
\inst65|Mux7~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux7~12_combout\ = (\ReadRegister0[0]~input_o\ & (\ReadRegister0[1]~input_o\)) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & (\inst7|q\(24))) # (!\ReadRegister0[1]~input_o\ & ((\inst5|q\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst7|q\(24),
	datad => \inst5|q\(24),
	combout => \inst65|Mux7~12_combout\);

-- Location: LCCOMB_X34_Y23_N16
\inst65|Mux7~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux7~13_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux7~12_combout\ & (\inst8|q\(24))) # (!\inst65|Mux7~12_combout\ & ((\inst6|q\(24)))))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|q\(24),
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst6|q\(24),
	datad => \inst65|Mux7~12_combout\,
	combout => \inst65|Mux7~13_combout\);

-- Location: LCCOMB_X25_Y23_N2
\inst65|Mux7~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux7~14_combout\ = (\inst65|Mux0~18_combout\ & ((\inst65|Mux7~13_combout\) # ((!\inst65|Mux0~17_combout\)))) # (!\inst65|Mux0~18_combout\ & (((\inst2|q\(24) & \inst65|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~18_combout\,
	datab => \inst65|Mux7~13_combout\,
	datac => \inst2|q\(24),
	datad => \inst65|Mux0~17_combout\,
	combout => \inst65|Mux7~14_combout\);

-- Location: LCCOMB_X28_Y26_N20
\inst65|Mux7~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux7~15_combout\ = (\inst65|Mux7~14_combout\ & ((\inst4|q\(24)) # ((!\inst65|Mux0~14_combout\)))) # (!\inst65|Mux7~14_combout\ & (((\inst3|q\(24) & \inst65|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|q\(24),
	datab => \inst65|Mux7~14_combout\,
	datac => \inst3|q\(24),
	datad => \inst65|Mux0~14_combout\,
	combout => \inst65|Mux7~15_combout\);

-- Location: FF_X23_Y23_N1
\inst26|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[23]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(23));

-- Location: FF_X23_Y23_N11
\inst18|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[23]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(23));

-- Location: LCCOMB_X23_Y23_N0
\inst65|Mux8~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux8~2_combout\ = (\ReadRegister0[2]~input_o\ & (((\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & ((\inst26|q\(23)))) # (!\ReadRegister0[3]~input_o\ & (\inst18|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|q\(23),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst26|q\(23),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux8~2_combout\);

-- Location: FF_X35_Y26_N9
\inst25|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[23]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(23));

-- Location: FF_X35_Y26_N19
\inst17|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[23]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(23));

-- Location: LCCOMB_X35_Y26_N8
\inst65|Mux8~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux8~4_combout\ = (\ReadRegister0[2]~input_o\ & (\ReadRegister0[3]~input_o\)) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & (\inst25|q\(23))) # (!\ReadRegister0[3]~input_o\ & ((\inst17|q\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst25|q\(23),
	datad => \inst17|q\(23),
	combout => \inst65|Mux8~4_combout\);

-- Location: FF_X28_Y22_N9
\inst24|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[23]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(23));

-- Location: FF_X28_Y22_N11
\inst20|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[23]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(23));

-- Location: LCCOMB_X28_Y22_N8
\inst65|Mux8~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux8~7_combout\ = (\ReadRegister0[3]~input_o\ & (\ReadRegister0[2]~input_o\)) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & (\inst24|q\(23))) # (!\ReadRegister0[2]~input_o\ & ((\inst20|q\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst24|q\(23),
	datad => \inst20|q\(23),
	combout => \inst65|Mux8~7_combout\);

-- Location: LCCOMB_X29_Y21_N4
\inst65|Mux8~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux8~8_combout\ = (\inst65|Mux8~7_combout\ & ((\inst63|q\(23)) # ((!\ReadRegister0[3]~input_o\)))) # (!\inst65|Mux8~7_combout\ & (((\inst28|q\(23) & \ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst63|q\(23),
	datab => \inst65|Mux8~7_combout\,
	datac => \inst28|q\(23),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux8~8_combout\);

-- Location: FF_X26_Y17_N1
\inst10|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[23]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(23));

-- Location: FF_X26_Y18_N9
\inst11|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[23]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(23));

-- Location: FF_X26_Y17_N11
\inst9|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[23]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(23));

-- Location: LCCOMB_X26_Y18_N8
\inst65|Mux8~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux8~10_combout\ = (\ReadRegister0[0]~input_o\ & (((\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & ((\inst11|q\(23)))) # (!\ReadRegister0[1]~input_o\ & (\inst9|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|q\(23),
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst11|q\(23),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux8~10_combout\);

-- Location: FF_X26_Y18_N27
\inst12|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[23]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(23));

-- Location: LCCOMB_X26_Y17_N0
\inst65|Mux8~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux8~11_combout\ = (\inst65|Mux8~10_combout\ & (((\inst12|q\(23))) # (!\ReadRegister0[0]~input_o\))) # (!\inst65|Mux8~10_combout\ & (\ReadRegister0[0]~input_o\ & (\inst10|q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux8~10_combout\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst10|q\(23),
	datad => \inst12|q\(23),
	combout => \inst65|Mux8~11_combout\);

-- Location: LCCOMB_X34_Y23_N28
\inst65|Mux8~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux8~12_combout\ = (\ReadRegister0[1]~input_o\ & (\ReadRegister0[0]~input_o\)) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & (\inst6|q\(23))) # (!\ReadRegister0[0]~input_o\ & ((\inst5|q\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst6|q\(23),
	datad => \inst5|q\(23),
	combout => \inst65|Mux8~12_combout\);

-- Location: LCCOMB_X34_Y22_N20
\inst65|Mux8~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux8~13_combout\ = (\inst65|Mux8~12_combout\ & (((\inst8|q\(23))) # (!\ReadRegister0[1]~input_o\))) # (!\inst65|Mux8~12_combout\ & (\ReadRegister0[1]~input_o\ & (\inst7|q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux8~12_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst7|q\(23),
	datad => \inst8|q\(23),
	combout => \inst65|Mux8~13_combout\);

-- Location: LCCOMB_X27_Y23_N26
\inst65|Mux8~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux8~14_combout\ = (\inst65|Mux0~18_combout\ & (((\inst65|Mux8~13_combout\)) # (!\inst65|Mux0~17_combout\))) # (!\inst65|Mux0~18_combout\ & (\inst65|Mux0~17_combout\ & (\inst2|q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~18_combout\,
	datab => \inst65|Mux0~17_combout\,
	datac => \inst2|q\(23),
	datad => \inst65|Mux8~13_combout\,
	combout => \inst65|Mux8~14_combout\);

-- Location: FF_X23_Y22_N25
\inst14|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[23]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(23));

-- Location: FF_X26_Y20_N9
\inst13|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[23]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(23));

-- Location: LCCOMB_X23_Y22_N24
\inst65|Mux8~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux8~17_combout\ = (\ReadRegister0[1]~input_o\ & (\ReadRegister0[0]~input_o\)) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & (\inst14|q\(23))) # (!\ReadRegister0[0]~input_o\ & ((\inst13|q\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst14|q\(23),
	datad => \inst13|q\(23),
	combout => \inst65|Mux8~17_combout\);

-- Location: LCCOMB_X23_Y23_N20
\inst65|Mux9~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux9~2_combout\ = (\ReadRegister0[2]~input_o\ & (((\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & ((\inst26|q\(22)))) # (!\ReadRegister0[3]~input_o\ & (\inst18|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|q\(22),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst26|q\(22),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux9~2_combout\);

-- Location: LCCOMB_X26_Y22_N8
\inst65|Mux9~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux9~4_combout\ = (\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\) # ((\inst23|q\(22))))) # (!\ReadRegister0[2]~input_o\ & (!\ReadRegister0[3]~input_o\ & ((\inst19|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst23|q\(22),
	datad => \inst19|q\(22),
	combout => \inst65|Mux9~4_combout\);

-- Location: LCCOMB_X29_Y19_N28
\inst65|Mux9~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux9~5_combout\ = (\inst65|Mux9~4_combout\ & (((\inst31|q\(22))) # (!\ReadRegister0[3]~input_o\))) # (!\inst65|Mux9~4_combout\ & (\ReadRegister0[3]~input_o\ & (\inst27|q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux9~4_combout\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst27|q\(22),
	datad => \inst31|q\(22),
	combout => \inst65|Mux9~5_combout\);

-- Location: LCCOMB_X35_Y26_N4
\inst65|Mux9~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux9~6_combout\ = (\ReadRegister0[2]~input_o\ & (\ReadRegister0[3]~input_o\)) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & (\inst25|q\(22))) # (!\ReadRegister0[3]~input_o\ & ((\inst17|q\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst25|q\(22),
	datad => \inst17|q\(22),
	combout => \inst65|Mux9~6_combout\);

-- Location: LCCOMB_X31_Y26_N20
\inst65|Mux9~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux9~7_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux9~6_combout\ & (\inst29|q\(22))) # (!\inst65|Mux9~6_combout\ & ((\inst21|q\(22)))))) # (!\ReadRegister0[2]~input_o\ & (((\inst65|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|q\(22),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst21|q\(22),
	datad => \inst65|Mux9~6_combout\,
	combout => \inst65|Mux9~7_combout\);

-- Location: LCCOMB_X27_Y24_N30
\inst65|Mux9~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux9~8_combout\ = (\ReadRegister0[0]~input_o\ & (((\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & (\inst65|Mux9~5_combout\)) # (!\ReadRegister0[1]~input_o\ & ((\inst65|Mux9~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst65|Mux9~5_combout\,
	datac => \ReadRegister0[1]~input_o\,
	datad => \inst65|Mux9~7_combout\,
	combout => \inst65|Mux9~8_combout\);

-- Location: FF_X26_Y23_N3
\inst4|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[22]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(22));

-- Location: FF_X34_Y22_N9
\inst7|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[22]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(22));

-- Location: FF_X34_Y22_N27
\inst5|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[22]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(22));

-- Location: LCCOMB_X34_Y22_N8
\inst65|Mux9~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux9~12_combout\ = (\ReadRegister0[1]~input_o\ & (((\inst7|q\(22)) # (\ReadRegister0[0]~input_o\)))) # (!\ReadRegister0[1]~input_o\ & (\inst5|q\(22) & ((!\ReadRegister0[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|q\(22),
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst7|q\(22),
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux9~12_combout\);

-- Location: LCCOMB_X31_Y24_N16
\inst65|Mux9~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux9~17_combout\ = (\ReadRegister0[0]~input_o\ & (((\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & ((\inst15|q\(22)))) # (!\ReadRegister0[1]~input_o\ & (\inst13|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|q\(22),
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst15|q\(22),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux9~17_combout\);

-- Location: LCCOMB_X26_Y22_N20
\inst65|Mux10~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux10~0_combout\ = (\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\) # ((\inst23|q\(21))))) # (!\ReadRegister0[2]~input_o\ & (!\ReadRegister0[3]~input_o\ & ((\inst19|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst23|q\(21),
	datad => \inst19|q\(21),
	combout => \inst65|Mux10~0_combout\);

-- Location: FF_X23_Y23_N9
\inst26|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[21]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(21));

-- Location: FF_X23_Y23_N27
\inst18|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[21]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(21));

-- Location: LCCOMB_X23_Y23_N8
\inst65|Mux10~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux10~2_combout\ = (\ReadRegister0[2]~input_o\ & (((\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & ((\inst26|q\(21)))) # (!\ReadRegister0[3]~input_o\ & (\inst18|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|q\(21),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst26|q\(21),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux10~2_combout\);

-- Location: FF_X35_Y26_N1
\inst25|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[21]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(21));

-- Location: LCCOMB_X35_Y26_N0
\inst65|Mux10~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux10~4_combout\ = (\ReadRegister0[2]~input_o\ & (\ReadRegister0[3]~input_o\)) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & (\inst25|q\(21))) # (!\ReadRegister0[3]~input_o\ & ((\inst17|q\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst25|q\(21),
	datad => \inst17|q\(21),
	combout => \inst65|Mux10~4_combout\);

-- Location: LCCOMB_X31_Y26_N24
\inst65|Mux10~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux10~5_combout\ = (\inst65|Mux10~4_combout\ & (((\inst29|q\(21))) # (!\ReadRegister0[2]~input_o\))) # (!\inst65|Mux10~4_combout\ & (\ReadRegister0[2]~input_o\ & (\inst21|q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux10~4_combout\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst21|q\(21),
	datad => \inst29|q\(21),
	combout => \inst65|Mux10~5_combout\);

-- Location: FF_X28_Y22_N25
\inst24|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[21]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(21));

-- Location: FF_X28_Y22_N27
\inst20|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[21]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(21));

-- Location: LCCOMB_X28_Y22_N24
\inst65|Mux10~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux10~7_combout\ = (\ReadRegister0[2]~input_o\ & (((\inst24|q\(21)) # (\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & (\inst20|q\(21) & ((!\ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|q\(21),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst24|q\(21),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux10~7_combout\);

-- Location: FF_X26_Y18_N17
\inst11|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[21]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(21));

-- Location: LCCOMB_X26_Y18_N16
\inst65|Mux10~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux10~10_combout\ = (\ReadRegister0[0]~input_o\ & (((\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & ((\inst11|q\(21)))) # (!\ReadRegister0[1]~input_o\ & (\inst9|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst9|q\(21),
	datac => \inst11|q\(21),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux10~10_combout\);

-- Location: FF_X34_Y22_N13
\inst7|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[21]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(21));

-- Location: LCCOMB_X32_Y22_N0
\inst65|Mux10~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux10~12_combout\ = (\ReadRegister0[1]~input_o\ & (((\ReadRegister0[0]~input_o\)))) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & ((\inst6|q\(21)))) # (!\ReadRegister0[0]~input_o\ & (\inst5|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \inst5|q\(21),
	datac => \inst6|q\(21),
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux10~12_combout\);

-- Location: LCCOMB_X34_Y22_N12
\inst65|Mux10~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux10~13_combout\ = (\ReadRegister0[1]~input_o\ & ((\inst65|Mux10~12_combout\ & (\inst8|q\(21))) # (!\inst65|Mux10~12_combout\ & ((\inst7|q\(21)))))) # (!\ReadRegister0[1]~input_o\ & (((\inst65|Mux10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|q\(21),
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst7|q\(21),
	datad => \inst65|Mux10~12_combout\,
	combout => \inst65|Mux10~13_combout\);

-- Location: LCCOMB_X27_Y23_N14
\inst65|Mux10~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux10~14_combout\ = (\inst65|Mux0~18_combout\ & (((\inst65|Mux10~13_combout\)) # (!\inst65|Mux0~17_combout\))) # (!\inst65|Mux0~18_combout\ & (\inst65|Mux0~17_combout\ & (\inst2|q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~18_combout\,
	datab => \inst65|Mux0~17_combout\,
	datac => \inst2|q\(21),
	datad => \inst65|Mux10~13_combout\,
	combout => \inst65|Mux10~14_combout\);

-- Location: FF_X23_Y22_N11
\inst14|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[21]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(21));

-- Location: FF_X26_Y20_N19
\inst13|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[21]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(21));

-- Location: LCCOMB_X23_Y22_N10
\inst65|Mux10~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux10~17_combout\ = (\ReadRegister0[1]~input_o\ & (\ReadRegister0[0]~input_o\)) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & (\inst14|q\(21))) # (!\ReadRegister0[0]~input_o\ & ((\inst13|q\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst14|q\(21),
	datad => \inst13|q\(21),
	combout => \inst65|Mux10~17_combout\);

-- Location: FF_X23_Y23_N29
\inst26|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[20]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(20));

-- Location: FF_X23_Y23_N7
\inst18|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[20]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(20));

-- Location: LCCOMB_X23_Y23_N28
\inst65|Mux11~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux11~2_combout\ = (\ReadRegister0[2]~input_o\ & (((\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & ((\inst26|q\(20)))) # (!\ReadRegister0[3]~input_o\ & (\inst18|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|q\(20),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst26|q\(20),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux11~2_combout\);

-- Location: LCCOMB_X26_Y22_N16
\inst65|Mux11~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux11~4_combout\ = (\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\) # ((\inst23|q\(20))))) # (!\ReadRegister0[2]~input_o\ & (!\ReadRegister0[3]~input_o\ & ((\inst19|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst23|q\(20),
	datad => \inst19|q\(20),
	combout => \inst65|Mux11~4_combout\);

-- Location: LCCOMB_X35_Y26_N20
\inst65|Mux11~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux11~6_combout\ = (\ReadRegister0[3]~input_o\ & (((\inst25|q\(20)) # (\ReadRegister0[2]~input_o\)))) # (!\ReadRegister0[3]~input_o\ & (\inst17|q\(20) & ((!\ReadRegister0[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|q\(20),
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst25|q\(20),
	datad => \ReadRegister0[2]~input_o\,
	combout => \inst65|Mux11~6_combout\);

-- Location: LCCOMB_X31_Y26_N4
\inst65|Mux11~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux11~7_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux11~6_combout\ & (\inst29|q\(20))) # (!\inst65|Mux11~6_combout\ & ((\inst21|q\(20)))))) # (!\ReadRegister0[2]~input_o\ & (((\inst65|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|q\(20),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst21|q\(20),
	datad => \inst65|Mux11~6_combout\,
	combout => \inst65|Mux11~7_combout\);

-- Location: FF_X28_Y22_N13
\inst24|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[20]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(20));

-- Location: FF_X28_Y22_N31
\inst20|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[20]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(20));

-- Location: LCCOMB_X28_Y22_N12
\inst65|Mux11~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux11~9_combout\ = (\ReadRegister0[2]~input_o\ & (((\inst24|q\(20)) # (\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & (\inst20|q\(20) & ((!\ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst20|q\(20),
	datac => \inst24|q\(20),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux11~9_combout\);

-- Location: FF_X22_Y23_N3
\inst30|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[19]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(19));

-- Location: LCCOMB_X28_Y22_N0
\inst65|Mux12~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux12~7_combout\ = (\ReadRegister0[2]~input_o\ & (((\inst24|q\(19)) # (\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & (\inst20|q\(19) & ((!\ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst20|q\(19),
	datac => \inst24|q\(19),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux12~7_combout\);

-- Location: FF_X31_Y23_N13
\inst3|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[19]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(19));

-- Location: FF_X31_Y23_N23
\inst4|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[19]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(19));

-- Location: FF_X28_Y23_N21
\inst2|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[19]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(19));

-- Location: FF_X34_Y22_N29
\inst7|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[19]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(19));

-- Location: FF_X32_Y22_N9
\inst6|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[19]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(19));

-- Location: FF_X34_Y22_N23
\inst5|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[19]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(19));

-- Location: LCCOMB_X32_Y22_N8
\inst65|Mux12~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux12~12_combout\ = (\ReadRegister0[1]~input_o\ & (\ReadRegister0[0]~input_o\)) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & (\inst6|q\(19))) # (!\ReadRegister0[0]~input_o\ & ((\inst5|q\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst6|q\(19),
	datad => \inst5|q\(19),
	combout => \inst65|Mux12~12_combout\);

-- Location: FF_X32_Y22_N3
\inst8|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[19]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(19));

-- Location: LCCOMB_X34_Y22_N28
\inst65|Mux12~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux12~13_combout\ = (\ReadRegister0[1]~input_o\ & ((\inst65|Mux12~12_combout\ & (\inst8|q\(19))) # (!\inst65|Mux12~12_combout\ & ((\inst7|q\(19)))))) # (!\ReadRegister0[1]~input_o\ & (((\inst65|Mux12~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|q\(19),
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst7|q\(19),
	datad => \inst65|Mux12~12_combout\,
	combout => \inst65|Mux12~13_combout\);

-- Location: LCCOMB_X28_Y23_N20
\inst65|Mux12~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux12~14_combout\ = (\inst65|Mux0~18_combout\ & (((\inst65|Mux12~13_combout\)) # (!\inst65|Mux0~17_combout\))) # (!\inst65|Mux0~18_combout\ & (\inst65|Mux0~17_combout\ & (\inst2|q\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~18_combout\,
	datab => \inst65|Mux0~17_combout\,
	datac => \inst2|q\(19),
	datad => \inst65|Mux12~13_combout\,
	combout => \inst65|Mux12~14_combout\);

-- Location: LCCOMB_X31_Y23_N12
\inst65|Mux12~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux12~15_combout\ = (\inst65|Mux0~14_combout\ & ((\inst65|Mux12~14_combout\ & ((\inst4|q\(19)))) # (!\inst65|Mux12~14_combout\ & (\inst3|q\(19))))) # (!\inst65|Mux0~14_combout\ & (\inst65|Mux12~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~14_combout\,
	datab => \inst65|Mux12~14_combout\,
	datac => \inst3|q\(19),
	datad => \inst4|q\(19),
	combout => \inst65|Mux12~15_combout\);

-- Location: FF_X25_Y19_N11
\inst9|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[18]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(18));

-- Location: LCCOMB_X23_Y23_N12
\inst65|Mux13~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux13~2_combout\ = (\ReadRegister0[2]~input_o\ & (((\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & ((\inst26|q\(18)))) # (!\ReadRegister0[3]~input_o\ & (\inst18|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|q\(18),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst26|q\(18),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux13~2_combout\);

-- Location: LCCOMB_X23_Y27_N0
\inst65|Mux13~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux13~3_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux13~2_combout\ & ((\inst30|q\(18)))) # (!\inst65|Mux13~2_combout\ & (\inst22|q\(18))))) # (!\ReadRegister0[2]~input_o\ & (\inst65|Mux13~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst65|Mux13~2_combout\,
	datac => \inst22|q\(18),
	datad => \inst30|q\(18),
	combout => \inst65|Mux13~3_combout\);

-- Location: FF_X26_Y22_N25
\inst23|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[18]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(18));

-- Location: FF_X26_Y22_N27
\inst19|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[18]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(18));

-- Location: LCCOMB_X26_Y22_N24
\inst65|Mux13~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux13~4_combout\ = (\ReadRegister0[3]~input_o\ & (((\ReadRegister0[2]~input_o\)))) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & ((\inst23|q\(18)))) # (!\ReadRegister0[2]~input_o\ & (\inst19|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|q\(18),
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst23|q\(18),
	datad => \ReadRegister0[2]~input_o\,
	combout => \inst65|Mux13~4_combout\);

-- Location: LCCOMB_X24_Y26_N8
\inst65|Mux13~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux13~5_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux13~4_combout\ & (\inst31|q\(18))) # (!\inst65|Mux13~4_combout\ & ((\inst27|q\(18)))))) # (!\ReadRegister0[3]~input_o\ & (((\inst65|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \inst31|q\(18),
	datac => \inst27|q\(18),
	datad => \inst65|Mux13~4_combout\,
	combout => \inst65|Mux13~5_combout\);

-- Location: LCCOMB_X35_Y26_N12
\inst65|Mux13~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux13~6_combout\ = (\ReadRegister0[2]~input_o\ & (((\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & ((\inst25|q\(18)))) # (!\ReadRegister0[3]~input_o\ & (\inst17|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst17|q\(18),
	datac => \inst25|q\(18),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux13~6_combout\);

-- Location: LCCOMB_X31_Y26_N12
\inst65|Mux13~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux13~7_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux13~6_combout\ & (\inst29|q\(18))) # (!\inst65|Mux13~6_combout\ & ((\inst21|q\(18)))))) # (!\ReadRegister0[2]~input_o\ & (((\inst65|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|q\(18),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst21|q\(18),
	datad => \inst65|Mux13~6_combout\,
	combout => \inst65|Mux13~7_combout\);

-- Location: LCCOMB_X24_Y25_N16
\inst65|Mux13~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux13~8_combout\ = (\ReadRegister0[1]~input_o\ & (((\ReadRegister0[0]~input_o\) # (\inst65|Mux13~5_combout\)))) # (!\ReadRegister0[1]~input_o\ & (\inst65|Mux13~7_combout\ & (!\ReadRegister0[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux13~7_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \ReadRegister0[0]~input_o\,
	datad => \inst65|Mux13~5_combout\,
	combout => \inst65|Mux13~8_combout\);

-- Location: FF_X28_Y22_N5
\inst24|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[18]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(18));

-- Location: FF_X28_Y22_N15
\inst20|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[18]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(18));

-- Location: LCCOMB_X28_Y22_N4
\inst65|Mux13~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux13~9_combout\ = (\ReadRegister0[2]~input_o\ & (((\inst24|q\(18)) # (\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & (\inst20|q\(18) & ((!\ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst20|q\(18),
	datac => \inst24|q\(18),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux13~9_combout\);

-- Location: LCCOMB_X28_Y27_N28
\inst65|Mux13~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux13~10_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux13~9_combout\ & (\inst63|q\(18))) # (!\inst65|Mux13~9_combout\ & ((\inst28|q\(18)))))) # (!\ReadRegister0[3]~input_o\ & (((\inst65|Mux13~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst63|q\(18),
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst28|q\(18),
	datad => \inst65|Mux13~9_combout\,
	combout => \inst65|Mux13~10_combout\);

-- Location: LCCOMB_X24_Y25_N10
\inst65|Mux13~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux13~11_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux13~8_combout\ & (\inst65|Mux13~10_combout\)) # (!\inst65|Mux13~8_combout\ & ((\inst65|Mux13~3_combout\))))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux13~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux13~10_combout\,
	datab => \inst65|Mux13~3_combout\,
	datac => \ReadRegister0[0]~input_o\,
	datad => \inst65|Mux13~8_combout\,
	combout => \inst65|Mux13~11_combout\);

-- Location: FF_X26_Y20_N29
\inst15|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[18]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(18));

-- Location: FF_X26_Y20_N15
\inst13|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[18]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(18));

-- Location: LCCOMB_X26_Y20_N28
\inst65|Mux13~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux13~17_combout\ = (\ReadRegister0[1]~input_o\ & (((\inst15|q\(18)) # (\ReadRegister0[0]~input_o\)))) # (!\ReadRegister0[1]~input_o\ & (\inst13|q\(18) & ((!\ReadRegister0[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \inst13|q\(18),
	datac => \inst15|q\(18),
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux13~17_combout\);

-- Location: FF_X22_Y20_N13
\inst27|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[17]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(17));

-- Location: LCCOMB_X22_Y22_N8
\inst65|Mux14~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux14~0_combout\ = (\ReadRegister0[3]~input_o\ & (\ReadRegister0[2]~input_o\)) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & (\inst23|q\(17))) # (!\ReadRegister0[2]~input_o\ & ((\inst19|q\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst23|q\(17),
	datad => \inst19|q\(17),
	combout => \inst65|Mux14~0_combout\);

-- Location: LCCOMB_X22_Y20_N12
\inst65|Mux14~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux14~1_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux14~0_combout\ & (\inst31|q\(17))) # (!\inst65|Mux14~0_combout\ & ((\inst27|q\(17)))))) # (!\ReadRegister0[3]~input_o\ & (((\inst65|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst31|q\(17),
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst27|q\(17),
	datad => \inst65|Mux14~0_combout\,
	combout => \inst65|Mux14~1_combout\);

-- Location: FF_X22_Y23_N23
\inst30|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[17]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(17));

-- Location: FF_X31_Y26_N27
\inst29|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[17]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(17));

-- Location: FF_X26_Y18_N15
\inst12|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[17]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(17));

-- Location: FF_X27_Y20_N13
\inst3|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[17]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(17));

-- Location: FF_X32_Y22_N25
\inst6|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[17]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(17));

-- Location: FF_X31_Y22_N3
\inst5|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[17]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(17));

-- Location: LCCOMB_X32_Y22_N24
\inst65|Mux14~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux14~12_combout\ = (\ReadRegister0[1]~input_o\ & (\ReadRegister0[0]~input_o\)) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & (\inst6|q\(17))) # (!\ReadRegister0[0]~input_o\ & ((\inst5|q\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst6|q\(17),
	datad => \inst5|q\(17),
	combout => \inst65|Mux14~12_combout\);

-- Location: LCCOMB_X31_Y22_N0
\inst65|Mux14~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux14~13_combout\ = (\ReadRegister0[1]~input_o\ & ((\inst65|Mux14~12_combout\ & (\inst8|q\(17))) # (!\inst65|Mux14~12_combout\ & ((\inst7|q\(17)))))) # (!\ReadRegister0[1]~input_o\ & (((\inst65|Mux14~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|q\(17),
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst7|q\(17),
	datad => \inst65|Mux14~12_combout\,
	combout => \inst65|Mux14~13_combout\);

-- Location: LCCOMB_X28_Y23_N24
\inst65|Mux14~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux14~14_combout\ = (\inst65|Mux0~18_combout\ & (((\inst65|Mux14~13_combout\)) # (!\inst65|Mux0~17_combout\))) # (!\inst65|Mux0~18_combout\ & (\inst65|Mux0~17_combout\ & (\inst2|q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~18_combout\,
	datab => \inst65|Mux0~17_combout\,
	datac => \inst2|q\(17),
	datad => \inst65|Mux14~13_combout\,
	combout => \inst65|Mux14~14_combout\);

-- Location: LCCOMB_X27_Y20_N12
\inst65|Mux14~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux14~15_combout\ = (\inst65|Mux14~14_combout\ & ((\inst4|q\(17)) # ((!\inst65|Mux0~14_combout\)))) # (!\inst65|Mux14~14_combout\ & (((\inst3|q\(17) & \inst65|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|q\(17),
	datab => \inst65|Mux14~14_combout\,
	datac => \inst3|q\(17),
	datad => \inst65|Mux0~14_combout\,
	combout => \inst65|Mux14~15_combout\);

-- Location: FF_X24_Y22_N17
\inst14|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[17]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(17));

-- Location: FF_X26_Y20_N17
\inst13|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[17]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(17));

-- Location: LCCOMB_X24_Y22_N16
\inst65|Mux14~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux14~17_combout\ = (\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\) # ((\inst14|q\(17))))) # (!\ReadRegister0[0]~input_o\ & (!\ReadRegister0[1]~input_o\ & ((\inst13|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst14|q\(17),
	datad => \inst13|q\(17),
	combout => \inst65|Mux14~17_combout\);

-- Location: FF_X22_Y23_N25
\inst22|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[16]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(16));

-- Location: FF_X24_Y27_N17
\inst26|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[16]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(16));

-- Location: FF_X24_Y27_N27
\inst18|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[16]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(16));

-- Location: LCCOMB_X24_Y27_N16
\inst65|Mux15~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux15~2_combout\ = (\ReadRegister0[2]~input_o\ & (\ReadRegister0[3]~input_o\)) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & (\inst26|q\(16))) # (!\ReadRegister0[3]~input_o\ & ((\inst18|q\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst26|q\(16),
	datad => \inst18|q\(16),
	combout => \inst65|Mux15~2_combout\);

-- Location: FF_X22_Y23_N19
\inst30|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[16]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(16));

-- Location: LCCOMB_X22_Y23_N24
\inst65|Mux15~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux15~3_combout\ = (\inst65|Mux15~2_combout\ & (((\inst30|q\(16))) # (!\ReadRegister0[2]~input_o\))) # (!\inst65|Mux15~2_combout\ & (\ReadRegister0[2]~input_o\ & (\inst22|q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux15~2_combout\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst22|q\(16),
	datad => \inst30|q\(16),
	combout => \inst65|Mux15~3_combout\);

-- Location: FF_X22_Y22_N21
\inst23|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[16]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(16));

-- Location: FF_X22_Y22_N7
\inst19|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[16]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(16));

-- Location: LCCOMB_X22_Y22_N20
\inst65|Mux15~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux15~4_combout\ = (\ReadRegister0[2]~input_o\ & (((\inst23|q\(16)) # (\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & (\inst19|q\(16) & ((!\ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|q\(16),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst23|q\(16),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux15~4_combout\);

-- Location: FF_X21_Y27_N11
\inst17|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[16]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(16));

-- Location: FF_X28_Y23_N19
\inst2|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[16]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(16));

-- Location: FF_X32_Y22_N5
\inst6|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[16]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(16));

-- Location: FF_X31_Y22_N13
\inst7|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[16]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(16));

-- Location: FF_X31_Y22_N15
\inst5|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[16]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(16));

-- Location: LCCOMB_X31_Y22_N12
\inst65|Mux15~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux15~12_combout\ = (\ReadRegister0[0]~input_o\ & (((\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & ((\inst7|q\(16)))) # (!\ReadRegister0[1]~input_o\ & (\inst5|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst5|q\(16),
	datac => \inst7|q\(16),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux15~12_combout\);

-- Location: FF_X32_Y22_N31
\inst8|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[16]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(16));

-- Location: LCCOMB_X32_Y22_N4
\inst65|Mux15~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux15~13_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux15~12_combout\ & (\inst8|q\(16))) # (!\inst65|Mux15~12_combout\ & ((\inst6|q\(16)))))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|q\(16),
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst6|q\(16),
	datad => \inst65|Mux15~12_combout\,
	combout => \inst65|Mux15~13_combout\);

-- Location: LCCOMB_X28_Y23_N18
\inst65|Mux15~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux15~14_combout\ = (\inst65|Mux0~18_combout\ & (((\inst65|Mux15~13_combout\)) # (!\inst65|Mux0~17_combout\))) # (!\inst65|Mux0~18_combout\ & (\inst65|Mux0~17_combout\ & (\inst2|q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~18_combout\,
	datab => \inst65|Mux0~17_combout\,
	datac => \inst2|q\(16),
	datad => \inst65|Mux15~13_combout\,
	combout => \inst65|Mux15~14_combout\);

-- Location: FF_X22_Y22_N17
\inst23|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[15]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(15));

-- Location: FF_X22_Y22_N11
\inst19|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[15]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(15));

-- Location: LCCOMB_X22_Y22_N16
\inst65|Mux16~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux16~0_combout\ = (\ReadRegister0[3]~input_o\ & (\ReadRegister0[2]~input_o\)) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & (\inst23|q\(15))) # (!\ReadRegister0[2]~input_o\ & ((\inst19|q\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst23|q\(15),
	datad => \inst19|q\(15),
	combout => \inst65|Mux16~0_combout\);

-- Location: LCCOMB_X21_Y25_N0
\inst65|Mux16~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux16~1_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux16~0_combout\ & (\inst31|q\(15))) # (!\inst65|Mux16~0_combout\ & ((\inst27|q\(15)))))) # (!\ReadRegister0[3]~input_o\ & (((\inst65|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst31|q\(15),
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst27|q\(15),
	datad => \inst65|Mux16~0_combout\,
	combout => \inst65|Mux16~1_combout\);

-- Location: LCCOMB_X24_Y27_N4
\inst65|Mux16~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux16~2_combout\ = (\ReadRegister0[2]~input_o\ & (\ReadRegister0[3]~input_o\)) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & (\inst26|q\(15))) # (!\ReadRegister0[3]~input_o\ & ((\inst18|q\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst26|q\(15),
	datad => \inst18|q\(15),
	combout => \inst65|Mux16~2_combout\);

-- Location: LCCOMB_X22_Y23_N12
\inst65|Mux16~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux16~3_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux16~2_combout\ & (\inst30|q\(15))) # (!\inst65|Mux16~2_combout\ & ((\inst22|q\(15)))))) # (!\ReadRegister0[2]~input_o\ & (((\inst65|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|q\(15),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst22|q\(15),
	datad => \inst65|Mux16~2_combout\,
	combout => \inst65|Mux16~3_combout\);

-- Location: FF_X21_Y27_N7
\inst17|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[15]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(15));

-- Location: FF_X25_Y27_N23
\inst20|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[15]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(15));

-- Location: FF_X28_Y27_N23
\inst63|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[15]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(15));

-- Location: FF_X27_Y20_N23
\inst4|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[15]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(15));

-- Location: FF_X30_Y21_N25
\inst8|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[15]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(15));

-- Location: FF_X23_Y21_N5
\inst14|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[15]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(15));

-- Location: FF_X23_Y21_N23
\inst13|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[15]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(15));

-- Location: LCCOMB_X23_Y21_N4
\inst65|Mux16~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux16~17_combout\ = (\ReadRegister0[0]~input_o\ & (((\inst14|q\(15)) # (\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & (\inst13|q\(15) & ((!\ReadRegister0[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|q\(15),
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst14|q\(15),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux16~17_combout\);

-- Location: FF_X27_Y26_N9
\inst10|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[14]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(14));

-- Location: FF_X26_Y26_N3
\inst9|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[14]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(14));

-- Location: LCCOMB_X27_Y26_N8
\inst65|Mux17~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux17~0_combout\ = (\ReadRegister0[1]~input_o\ & (\ReadRegister0[0]~input_o\)) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & (\inst10|q\(14))) # (!\ReadRegister0[0]~input_o\ & ((\inst9|q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst10|q\(14),
	datad => \inst9|q\(14),
	combout => \inst65|Mux17~0_combout\);

-- Location: FF_X22_Y22_N31
\inst19|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[14]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(14));

-- Location: FF_X21_Y27_N27
\inst17|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[14]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(14));

-- Location: FF_X25_Y27_N9
\inst24|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[14]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(14));

-- Location: FF_X25_Y27_N19
\inst20|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[14]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(14));

-- Location: LCCOMB_X25_Y27_N8
\inst65|Mux17~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux17~9_combout\ = (\ReadRegister0[3]~input_o\ & (\ReadRegister0[2]~input_o\)) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & (\inst24|q\(14))) # (!\ReadRegister0[2]~input_o\ & ((\inst20|q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst24|q\(14),
	datad => \inst20|q\(14),
	combout => \inst65|Mux17~9_combout\);

-- Location: FF_X28_Y23_N15
\inst2|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[14]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(14));

-- Location: FF_X30_Y21_N27
\inst6|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[14]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(14));

-- Location: FF_X31_Y22_N21
\inst7|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[14]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(14));

-- Location: FF_X31_Y22_N31
\inst5|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[14]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(14));

-- Location: LCCOMB_X31_Y22_N20
\inst65|Mux17~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux17~12_combout\ = (\ReadRegister0[0]~input_o\ & (\ReadRegister0[1]~input_o\)) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & (\inst7|q\(14))) # (!\ReadRegister0[1]~input_o\ & ((\inst5|q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst7|q\(14),
	datad => \inst5|q\(14),
	combout => \inst65|Mux17~12_combout\);

-- Location: FF_X30_Y21_N21
\inst8|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[14]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(14));

-- Location: LCCOMB_X30_Y21_N26
\inst65|Mux17~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux17~13_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux17~12_combout\ & (\inst8|q\(14))) # (!\inst65|Mux17~12_combout\ & ((\inst6|q\(14)))))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux17~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst8|q\(14),
	datac => \inst6|q\(14),
	datad => \inst65|Mux17~12_combout\,
	combout => \inst65|Mux17~13_combout\);

-- Location: LCCOMB_X28_Y23_N14
\inst65|Mux17~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux17~14_combout\ = (\inst65|Mux0~18_combout\ & (((\inst65|Mux17~13_combout\)) # (!\inst65|Mux0~17_combout\))) # (!\inst65|Mux0~18_combout\ & (\inst65|Mux0~17_combout\ & (\inst2|q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~18_combout\,
	datab => \inst65|Mux0~17_combout\,
	datac => \inst2|q\(14),
	datad => \inst65|Mux17~13_combout\,
	combout => \inst65|Mux17~14_combout\);

-- Location: FF_X21_Y27_N15
\inst17|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[13]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(13));

-- Location: FF_X26_Y27_N23
\inst63|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[13]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(13));

-- Location: FF_X24_Y21_N29
\inst6|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[13]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(13));

-- Location: FF_X31_Y22_N27
\inst5|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[13]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(13));

-- Location: LCCOMB_X24_Y21_N28
\inst65|Mux18~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux18~12_combout\ = (\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\) # ((\inst6|q\(13))))) # (!\ReadRegister0[0]~input_o\ & (!\ReadRegister0[1]~input_o\ & ((\inst5|q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst6|q\(13),
	datad => \inst5|q\(13),
	combout => \inst65|Mux18~12_combout\);

-- Location: FF_X23_Y21_N25
\inst14|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[13]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(13));

-- Location: FF_X23_Y21_N3
\inst13|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[13]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(13));

-- Location: LCCOMB_X23_Y21_N24
\inst65|Mux18~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux18~17_combout\ = (\ReadRegister0[1]~input_o\ & (((\ReadRegister0[0]~input_o\)))) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & ((\inst14|q\(13)))) # (!\ReadRegister0[0]~input_o\ & (\inst13|q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \inst13|q\(13),
	datac => \inst14|q\(13),
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux18~17_combout\);

-- Location: FF_X21_Y27_N1
\inst25|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[12]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(12));

-- Location: FF_X21_Y27_N3
\inst17|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[12]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(12));

-- Location: LCCOMB_X21_Y27_N0
\inst65|Mux19~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux19~6_combout\ = (\ReadRegister0[2]~input_o\ & (((\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & ((\inst25|q\(12)))) # (!\ReadRegister0[3]~input_o\ & (\inst17|q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|q\(12),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst25|q\(12),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux19~6_combout\);

-- Location: LCCOMB_X22_Y27_N16
\inst65|Mux19~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux19~7_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux19~6_combout\ & ((\inst29|q\(12)))) # (!\inst65|Mux19~6_combout\ & (\inst21|q\(12))))) # (!\ReadRegister0[2]~input_o\ & (\inst65|Mux19~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst65|Mux19~6_combout\,
	datac => \inst21|q\(12),
	datad => \inst29|q\(12),
	combout => \inst65|Mux19~7_combout\);

-- Location: LCCOMB_X24_Y21_N24
\inst65|Mux19~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux19~17_combout\ = (\ReadRegister0[0]~input_o\ & (\ReadRegister0[1]~input_o\)) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & (\inst15|q\(12))) # (!\ReadRegister0[1]~input_o\ & ((\inst13|q\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst15|q\(12),
	datad => \inst13|q\(12),
	combout => \inst65|Mux19~17_combout\);

-- Location: FF_X29_Y23_N5
\inst22|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[11]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(11));

-- Location: FF_X24_Y27_N21
\inst26|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[11]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(11));

-- Location: FF_X24_Y27_N15
\inst18|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[11]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(11));

-- Location: LCCOMB_X24_Y27_N20
\inst65|Mux20~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux20~2_combout\ = (\ReadRegister0[2]~input_o\ & (\ReadRegister0[3]~input_o\)) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & (\inst26|q\(11))) # (!\ReadRegister0[3]~input_o\ & ((\inst18|q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst26|q\(11),
	datad => \inst18|q\(11),
	combout => \inst65|Mux20~2_combout\);

-- Location: FF_X29_Y23_N23
\inst30|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[11]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(11));

-- Location: LCCOMB_X29_Y23_N4
\inst65|Mux20~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux20~3_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux20~2_combout\ & (\inst30|q\(11))) # (!\inst65|Mux20~2_combout\ & ((\inst22|q\(11)))))) # (!\ReadRegister0[2]~input_o\ & (((\inst65|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|q\(11),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst22|q\(11),
	datad => \inst65|Mux20~2_combout\,
	combout => \inst65|Mux20~3_combout\);

-- Location: FF_X29_Y25_N27
\inst21|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[11]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(11));

-- Location: FF_X21_Y27_N29
\inst25|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[11]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(11));

-- Location: FF_X21_Y27_N23
\inst17|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[11]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(11));

-- Location: LCCOMB_X21_Y27_N28
\inst65|Mux20~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux20~4_combout\ = (\ReadRegister0[2]~input_o\ & (((\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & ((\inst25|q\(11)))) # (!\ReadRegister0[3]~input_o\ & (\inst17|q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|q\(11),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst25|q\(11),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux20~4_combout\);

-- Location: FF_X29_Y25_N21
\inst29|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[11]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(11));

-- Location: LCCOMB_X29_Y25_N26
\inst65|Mux20~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux20~5_combout\ = (\inst65|Mux20~4_combout\ & ((\inst29|q\(11)) # ((!\ReadRegister0[2]~input_o\)))) # (!\inst65|Mux20~4_combout\ & (((\inst21|q\(11) & \ReadRegister0[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|q\(11),
	datab => \inst65|Mux20~4_combout\,
	datac => \inst21|q\(11),
	datad => \ReadRegister0[2]~input_o\,
	combout => \inst65|Mux20~5_combout\);

-- Location: LCCOMB_X28_Y24_N26
\inst65|Mux20~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux20~6_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux20~3_combout\) # ((\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux20~5_combout\ & !\ReadRegister0[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux20~3_combout\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst65|Mux20~5_combout\,
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux20~6_combout\);

-- Location: FF_X26_Y21_N11
\inst10|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[11]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(11));

-- Location: FF_X27_Y21_N9
\inst11|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[11]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(11));

-- Location: FF_X27_Y21_N3
\inst9|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[11]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(11));

-- Location: LCCOMB_X27_Y21_N8
\inst65|Mux20~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux20~10_combout\ = (\ReadRegister0[0]~input_o\ & (\ReadRegister0[1]~input_o\)) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & (\inst11|q\(11))) # (!\ReadRegister0[1]~input_o\ & ((\inst9|q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst11|q\(11),
	datad => \inst9|q\(11),
	combout => \inst65|Mux20~10_combout\);

-- Location: FF_X26_Y21_N29
\inst12|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[11]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(11));

-- Location: LCCOMB_X26_Y21_N10
\inst65|Mux20~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux20~11_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux20~10_combout\ & ((\inst12|q\(11)))) # (!\inst65|Mux20~10_combout\ & (\inst10|q\(11))))) # (!\ReadRegister0[0]~input_o\ & (\inst65|Mux20~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst65|Mux20~10_combout\,
	datac => \inst10|q\(11),
	datad => \inst12|q\(11),
	combout => \inst65|Mux20~11_combout\);

-- Location: LCCOMB_X28_Y24_N16
\inst65|Mux20~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux20~17_combout\ = (\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\) # ((\inst14|q\(11))))) # (!\ReadRegister0[0]~input_o\ & (!\ReadRegister0[1]~input_o\ & ((\inst13|q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst14|q\(11),
	datad => \inst13|q\(11),
	combout => \inst65|Mux20~17_combout\);

-- Location: FF_X23_Y23_N5
\inst26|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[10]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(10));

-- Location: FF_X23_Y23_N15
\inst18|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[10]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(10));

-- Location: LCCOMB_X23_Y23_N4
\inst65|Mux21~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux21~2_combout\ = (\ReadRegister0[2]~input_o\ & (((\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & ((\inst26|q\(10)))) # (!\ReadRegister0[3]~input_o\ & (\inst18|q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst18|q\(10),
	datac => \inst26|q\(10),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux21~2_combout\);

-- Location: LCCOMB_X31_Y20_N20
\inst65|Mux21~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux21~3_combout\ = (\inst65|Mux21~2_combout\ & ((\inst30|q\(10)) # ((!\ReadRegister0[2]~input_o\)))) # (!\inst65|Mux21~2_combout\ & (((\inst22|q\(10) & \ReadRegister0[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|q\(10),
	datab => \inst65|Mux21~2_combout\,
	datac => \inst22|q\(10),
	datad => \ReadRegister0[2]~input_o\,
	combout => \inst65|Mux21~3_combout\);

-- Location: LCCOMB_X26_Y22_N12
\inst65|Mux21~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux21~4_combout\ = (\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\) # ((\inst23|q\(10))))) # (!\ReadRegister0[2]~input_o\ & (!\ReadRegister0[3]~input_o\ & ((\inst19|q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst23|q\(10),
	datad => \inst19|q\(10),
	combout => \inst65|Mux21~4_combout\);

-- Location: LCCOMB_X29_Y19_N8
\inst65|Mux21~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux21~5_combout\ = (\inst65|Mux21~4_combout\ & (((\inst31|q\(10))) # (!\ReadRegister0[3]~input_o\))) # (!\inst65|Mux21~4_combout\ & (\ReadRegister0[3]~input_o\ & (\inst27|q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux21~4_combout\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst27|q\(10),
	datad => \inst31|q\(10),
	combout => \inst65|Mux21~5_combout\);

-- Location: LCCOMB_X29_Y22_N20
\inst65|Mux21~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux21~6_combout\ = (\ReadRegister0[3]~input_o\ & (((\inst25|q\(10)) # (\ReadRegister0[2]~input_o\)))) # (!\ReadRegister0[3]~input_o\ & (\inst17|q\(10) & ((!\ReadRegister0[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|q\(10),
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst25|q\(10),
	datad => \ReadRegister0[2]~input_o\,
	combout => \inst65|Mux21~6_combout\);

-- Location: LCCOMB_X30_Y22_N20
\inst65|Mux21~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux21~7_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux21~6_combout\ & (\inst29|q\(10))) # (!\inst65|Mux21~6_combout\ & ((\inst21|q\(10)))))) # (!\ReadRegister0[2]~input_o\ & (((\inst65|Mux21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst29|q\(10),
	datac => \inst21|q\(10),
	datad => \inst65|Mux21~6_combout\,
	combout => \inst65|Mux21~7_combout\);

-- Location: LCCOMB_X30_Y19_N16
\inst65|Mux21~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux21~8_combout\ = (\ReadRegister0[0]~input_o\ & (\ReadRegister0[1]~input_o\)) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & ((\inst65|Mux21~5_combout\))) # (!\ReadRegister0[1]~input_o\ & (\inst65|Mux21~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst65|Mux21~7_combout\,
	datad => \inst65|Mux21~5_combout\,
	combout => \inst65|Mux21~8_combout\);

-- Location: FF_X25_Y27_N29
\inst24|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[10]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(10));

-- Location: FF_X25_Y27_N31
\inst20|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[10]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(10));

-- Location: LCCOMB_X25_Y27_N28
\inst65|Mux21~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux21~9_combout\ = (\ReadRegister0[2]~input_o\ & (((\inst24|q\(10)) # (\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & (\inst20|q\(10) & ((!\ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|q\(10),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst24|q\(10),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux21~9_combout\);

-- Location: LCCOMB_X29_Y21_N20
\inst65|Mux21~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux21~10_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux21~9_combout\ & (\inst63|q\(10))) # (!\inst65|Mux21~9_combout\ & ((\inst28|q\(10)))))) # (!\ReadRegister0[3]~input_o\ & (((\inst65|Mux21~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst63|q\(10),
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst28|q\(10),
	datad => \inst65|Mux21~9_combout\,
	combout => \inst65|Mux21~10_combout\);

-- Location: LCCOMB_X30_Y19_N10
\inst65|Mux21~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux21~11_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux21~8_combout\ & (\inst65|Mux21~10_combout\)) # (!\inst65|Mux21~8_combout\ & ((\inst65|Mux21~3_combout\))))) # (!\ReadRegister0[0]~input_o\ & (\inst65|Mux21~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst65|Mux21~8_combout\,
	datac => \inst65|Mux21~10_combout\,
	datad => \inst65|Mux21~3_combout\,
	combout => \inst65|Mux21~11_combout\);

-- Location: FF_X24_Y21_N11
\inst15|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[10]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(10));

-- Location: FF_X23_Y21_N15
\inst13|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[10]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(10));

-- Location: LCCOMB_X24_Y21_N10
\inst65|Mux21~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux21~17_combout\ = (\ReadRegister0[0]~input_o\ & (\ReadRegister0[1]~input_o\)) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & (\inst15|q\(10))) # (!\ReadRegister0[1]~input_o\ & ((\inst13|q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst15|q\(10),
	datad => \inst13|q\(10),
	combout => \inst65|Mux21~17_combout\);

-- Location: FF_X22_Y22_N27
\inst19|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[9]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(9));

-- Location: FF_X22_Y23_N17
\inst22|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[9]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(9));

-- Location: FF_X24_Y27_N25
\inst26|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[9]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(9));

-- Location: FF_X24_Y27_N19
\inst18|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[9]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(9));

-- Location: LCCOMB_X24_Y27_N24
\inst65|Mux22~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux22~2_combout\ = (\ReadRegister0[2]~input_o\ & (\ReadRegister0[3]~input_o\)) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & (\inst26|q\(9))) # (!\ReadRegister0[3]~input_o\ & ((\inst18|q\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst26|q\(9),
	datad => \inst18|q\(9),
	combout => \inst65|Mux22~2_combout\);

-- Location: FF_X22_Y23_N27
\inst30|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[9]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(9));

-- Location: LCCOMB_X22_Y23_N16
\inst65|Mux22~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux22~3_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux22~2_combout\ & (\inst30|q\(9))) # (!\inst65|Mux22~2_combout\ & ((\inst22|q\(9)))))) # (!\ReadRegister0[2]~input_o\ & (((\inst65|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|q\(9),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst22|q\(9),
	datad => \inst65|Mux22~2_combout\,
	combout => \inst65|Mux22~3_combout\);

-- Location: LCCOMB_X21_Y27_N16
\inst65|Mux22~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux22~4_combout\ = (\ReadRegister0[2]~input_o\ & (\ReadRegister0[3]~input_o\)) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & (\inst25|q\(9))) # (!\ReadRegister0[3]~input_o\ & ((\inst17|q\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst25|q\(9),
	datad => \inst17|q\(9),
	combout => \inst65|Mux22~4_combout\);

-- Location: LCCOMB_X22_Y27_N20
\inst65|Mux22~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux22~5_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux22~4_combout\ & (\inst29|q\(9))) # (!\inst65|Mux22~4_combout\ & ((\inst21|q\(9)))))) # (!\ReadRegister0[2]~input_o\ & (((\inst65|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst29|q\(9),
	datac => \inst21|q\(9),
	datad => \inst65|Mux22~4_combout\,
	combout => \inst65|Mux22~5_combout\);

-- Location: LCCOMB_X24_Y21_N12
\inst65|Mux22~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux22~6_combout\ = (\ReadRegister0[1]~input_o\ & (((\ReadRegister0[0]~input_o\)))) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & ((\inst65|Mux22~3_combout\))) # (!\ReadRegister0[0]~input_o\ & (\inst65|Mux22~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux22~5_combout\,
	datab => \inst65|Mux22~3_combout\,
	datac => \ReadRegister0[1]~input_o\,
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux22~6_combout\);

-- Location: FF_X26_Y26_N13
\inst11|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[9]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(9));

-- Location: FF_X26_Y26_N31
\inst9|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[9]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(9));

-- Location: LCCOMB_X26_Y26_N12
\inst65|Mux22~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux22~10_combout\ = (\ReadRegister0[0]~input_o\ & (((\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & ((\inst11|q\(9)))) # (!\ReadRegister0[1]~input_o\ & (\inst9|q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|q\(9),
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst11|q\(9),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux22~10_combout\);

-- Location: FF_X25_Y20_N17
\inst6|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[9]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(9));

-- Location: FF_X25_Y20_N3
\inst5|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[9]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(9));

-- Location: LCCOMB_X25_Y20_N16
\inst65|Mux22~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux22~12_combout\ = (\ReadRegister0[1]~input_o\ & (\ReadRegister0[0]~input_o\)) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & (\inst6|q\(9))) # (!\ReadRegister0[0]~input_o\ & ((\inst5|q\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst6|q\(9),
	datad => \inst5|q\(9),
	combout => \inst65|Mux22~12_combout\);

-- Location: LCCOMB_X25_Y24_N6
\inst65|Mux22~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux22~13_combout\ = (\ReadRegister0[1]~input_o\ & ((\inst65|Mux22~12_combout\ & (\inst8|q\(9))) # (!\inst65|Mux22~12_combout\ & ((\inst7|q\(9)))))) # (!\ReadRegister0[1]~input_o\ & (((\inst65|Mux22~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \inst8|q\(9),
	datac => \inst7|q\(9),
	datad => \inst65|Mux22~12_combout\,
	combout => \inst65|Mux22~13_combout\);

-- Location: LCCOMB_X28_Y23_N0
\inst65|Mux22~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux22~14_combout\ = (\inst65|Mux0~18_combout\ & (((\inst65|Mux22~13_combout\)) # (!\inst65|Mux0~17_combout\))) # (!\inst65|Mux0~18_combout\ & (\inst65|Mux0~17_combout\ & (\inst2|q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~18_combout\,
	datab => \inst65|Mux0~17_combout\,
	datac => \inst2|q\(9),
	datad => \inst65|Mux22~13_combout\,
	combout => \inst65|Mux22~14_combout\);

-- Location: LCCOMB_X26_Y24_N12
\inst65|Mux22~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux22~15_combout\ = (\inst65|Mux0~14_combout\ & ((\inst65|Mux22~14_combout\ & (\inst4|q\(9))) # (!\inst65|Mux22~14_combout\ & ((\inst3|q\(9)))))) # (!\inst65|Mux0~14_combout\ & (((\inst65|Mux22~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|q\(9),
	datab => \inst65|Mux0~14_combout\,
	datac => \inst3|q\(9),
	datad => \inst65|Mux22~14_combout\,
	combout => \inst65|Mux22~15_combout\);

-- Location: LCCOMB_X23_Y21_N0
\inst65|Mux22~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux22~17_combout\ = (\ReadRegister0[0]~input_o\ & (((\inst14|q\(9)) # (\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & (\inst13|q\(9) & ((!\ReadRegister0[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|q\(9),
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst14|q\(9),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux22~17_combout\);

-- Location: FF_X27_Y26_N17
\inst10|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[8]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(8));

-- Location: FF_X26_Y26_N11
\inst9|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[8]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(8));

-- Location: LCCOMB_X27_Y26_N16
\inst65|Mux23~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux23~0_combout\ = (\ReadRegister0[1]~input_o\ & (\ReadRegister0[0]~input_o\)) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & (\inst10|q\(8))) # (!\ReadRegister0[0]~input_o\ & ((\inst9|q\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst10|q\(8),
	datad => \inst9|q\(8),
	combout => \inst65|Mux23~0_combout\);

-- Location: FF_X22_Y23_N5
\inst22|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[8]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(8));

-- Location: FF_X24_Y27_N29
\inst26|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[8]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(8));

-- Location: FF_X24_Y27_N31
\inst18|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[8]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(8));

-- Location: LCCOMB_X24_Y27_N28
\inst65|Mux23~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux23~2_combout\ = (\ReadRegister0[2]~input_o\ & (\ReadRegister0[3]~input_o\)) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & (\inst26|q\(8))) # (!\ReadRegister0[3]~input_o\ & ((\inst18|q\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst26|q\(8),
	datad => \inst18|q\(8),
	combout => \inst65|Mux23~2_combout\);

-- Location: FF_X22_Y23_N15
\inst30|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[8]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(8));

-- Location: LCCOMB_X22_Y23_N4
\inst65|Mux23~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux23~3_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux23~2_combout\ & (\inst30|q\(8))) # (!\inst65|Mux23~2_combout\ & ((\inst22|q\(8)))))) # (!\ReadRegister0[2]~input_o\ & (((\inst65|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst30|q\(8),
	datac => \inst22|q\(8),
	datad => \inst65|Mux23~2_combout\,
	combout => \inst65|Mux23~3_combout\);

-- Location: FF_X23_Y25_N9
\inst27|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[8]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(8));

-- Location: FF_X22_Y24_N1
\inst23|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[8]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(8));

-- Location: FF_X22_Y24_N3
\inst19|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[8]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(8));

-- Location: LCCOMB_X22_Y24_N0
\inst65|Mux23~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux23~4_combout\ = (\ReadRegister0[3]~input_o\ & (\ReadRegister0[2]~input_o\)) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & (\inst23|q\(8))) # (!\ReadRegister0[2]~input_o\ & ((\inst19|q\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst23|q\(8),
	datad => \inst19|q\(8),
	combout => \inst65|Mux23~4_combout\);

-- Location: FF_X23_Y25_N3
\inst31|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[8]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(8));

-- Location: LCCOMB_X23_Y25_N8
\inst65|Mux23~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux23~5_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux23~4_combout\ & ((\inst31|q\(8)))) # (!\inst65|Mux23~4_combout\ & (\inst27|q\(8))))) # (!\ReadRegister0[3]~input_o\ & (\inst65|Mux23~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \inst65|Mux23~4_combout\,
	datac => \inst27|q\(8),
	datad => \inst31|q\(8),
	combout => \inst65|Mux23~5_combout\);

-- Location: FF_X30_Y27_N1
\inst21|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[8]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(8));

-- Location: FF_X29_Y27_N3
\inst25|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[8]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(8));

-- Location: FF_X29_Y27_N13
\inst17|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[8]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(8));

-- Location: LCCOMB_X29_Y27_N2
\inst65|Mux23~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux23~6_combout\ = (\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\) # ((\inst25|q\(8))))) # (!\ReadRegister0[3]~input_o\ & (!\ReadRegister0[2]~input_o\ & ((\inst17|q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst25|q\(8),
	datad => \inst17|q\(8),
	combout => \inst65|Mux23~6_combout\);

-- Location: FF_X30_Y27_N3
\inst29|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[8]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(8));

-- Location: LCCOMB_X30_Y27_N0
\inst65|Mux23~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux23~7_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux23~6_combout\ & (\inst29|q\(8))) # (!\inst65|Mux23~6_combout\ & ((\inst21|q\(8)))))) # (!\ReadRegister0[2]~input_o\ & (((\inst65|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst29|q\(8),
	datac => \inst21|q\(8),
	datad => \inst65|Mux23~6_combout\,
	combout => \inst65|Mux23~7_combout\);

-- Location: LCCOMB_X26_Y26_N28
\inst65|Mux23~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux23~8_combout\ = (\ReadRegister0[0]~input_o\ & (((\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & ((\inst65|Mux23~5_combout\))) # (!\ReadRegister0[1]~input_o\ & (\inst65|Mux23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux23~7_combout\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst65|Mux23~5_combout\,
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux23~8_combout\);

-- Location: FF_X26_Y28_N1
\inst28|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[8]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(8));

-- Location: FF_X25_Y27_N5
\inst24|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[8]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(8));

-- Location: FF_X25_Y27_N7
\inst20|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[8]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(8));

-- Location: LCCOMB_X25_Y27_N4
\inst65|Mux23~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux23~9_combout\ = (\ReadRegister0[3]~input_o\ & (\ReadRegister0[2]~input_o\)) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & (\inst24|q\(8))) # (!\ReadRegister0[2]~input_o\ & ((\inst20|q\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst24|q\(8),
	datad => \inst20|q\(8),
	combout => \inst65|Mux23~9_combout\);

-- Location: FF_X26_Y28_N19
\inst63|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[8]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(8));

-- Location: LCCOMB_X26_Y28_N0
\inst65|Mux23~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux23~10_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux23~9_combout\ & (\inst63|q\(8))) # (!\inst65|Mux23~9_combout\ & ((\inst28|q\(8)))))) # (!\ReadRegister0[3]~input_o\ & (((\inst65|Mux23~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \inst63|q\(8),
	datac => \inst28|q\(8),
	datad => \inst65|Mux23~9_combout\,
	combout => \inst65|Mux23~10_combout\);

-- Location: LCCOMB_X26_Y26_N6
\inst65|Mux23~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux23~11_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux23~8_combout\ & (\inst65|Mux23~10_combout\)) # (!\inst65|Mux23~8_combout\ & ((\inst65|Mux23~3_combout\))))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux23~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux23~10_combout\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst65|Mux23~3_combout\,
	datad => \inst65|Mux23~8_combout\,
	combout => \inst65|Mux23~11_combout\);

-- Location: FF_X24_Y21_N5
\inst6|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[8]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(8));

-- Location: LCCOMB_X25_Y21_N10
\inst65|Mux23~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux23~12_combout\ = (\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\) # ((\inst7|q\(8))))) # (!\ReadRegister0[1]~input_o\ & (!\ReadRegister0[0]~input_o\ & ((\inst5|q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst7|q\(8),
	datad => \inst5|q\(8),
	combout => \inst65|Mux23~12_combout\);

-- Location: LCCOMB_X24_Y21_N4
\inst65|Mux23~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux23~13_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux23~12_combout\ & (\inst8|q\(8))) # (!\inst65|Mux23~12_combout\ & ((\inst6|q\(8)))))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux23~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst8|q\(8),
	datac => \inst6|q\(8),
	datad => \inst65|Mux23~12_combout\,
	combout => \inst65|Mux23~13_combout\);

-- Location: FF_X25_Y16_N17
\inst26|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[7]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(7));

-- Location: FF_X25_Y16_N27
\inst18|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[7]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(7));

-- Location: LCCOMB_X25_Y16_N16
\inst65|Mux24~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux24~2_combout\ = (\ReadRegister0[2]~input_o\ & (((\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & ((\inst26|q\(7)))) # (!\ReadRegister0[3]~input_o\ & (\inst18|q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|q\(7),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst26|q\(7),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux24~2_combout\);

-- Location: LCCOMB_X23_Y27_N20
\inst65|Mux24~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux24~3_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux24~2_combout\ & (\inst30|q\(7))) # (!\inst65|Mux24~2_combout\ & ((\inst22|q\(7)))))) # (!\ReadRegister0[2]~input_o\ & (((\inst65|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|q\(7),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst22|q\(7),
	datad => \inst65|Mux24~2_combout\,
	combout => \inst65|Mux24~3_combout\);

-- Location: FF_X30_Y27_N13
\inst21|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[7]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(7));

-- Location: FF_X29_Y27_N7
\inst25|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[7]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(7));

-- Location: FF_X29_Y27_N9
\inst17|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[7]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(7));

-- Location: LCCOMB_X29_Y27_N6
\inst65|Mux24~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux24~4_combout\ = (\ReadRegister0[3]~input_o\ & (((\inst25|q\(7)) # (\ReadRegister0[2]~input_o\)))) # (!\ReadRegister0[3]~input_o\ & (\inst17|q\(7) & ((!\ReadRegister0[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \inst17|q\(7),
	datac => \inst25|q\(7),
	datad => \ReadRegister0[2]~input_o\,
	combout => \inst65|Mux24~4_combout\);

-- Location: FF_X30_Y27_N31
\inst29|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[7]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(7));

-- Location: LCCOMB_X30_Y27_N12
\inst65|Mux24~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux24~5_combout\ = (\inst65|Mux24~4_combout\ & ((\inst29|q\(7)) # ((!\ReadRegister0[2]~input_o\)))) # (!\inst65|Mux24~4_combout\ & (((\inst21|q\(7) & \ReadRegister0[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|q\(7),
	datab => \inst65|Mux24~4_combout\,
	datac => \inst21|q\(7),
	datad => \ReadRegister0[2]~input_o\,
	combout => \inst65|Mux24~5_combout\);

-- Location: LCCOMB_X24_Y25_N22
\inst65|Mux24~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux24~6_combout\ = (\ReadRegister0[1]~input_o\ & (((\ReadRegister0[0]~input_o\)))) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & ((\inst65|Mux24~3_combout\))) # (!\ReadRegister0[0]~input_o\ & (\inst65|Mux24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux24~5_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \ReadRegister0[0]~input_o\,
	datad => \inst65|Mux24~3_combout\,
	combout => \inst65|Mux24~6_combout\);

-- Location: FF_X27_Y26_N11
\inst10|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[7]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(7));

-- Location: FF_X25_Y26_N23
\inst11|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[7]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(7));

-- Location: FF_X27_Y26_N13
\inst9|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[7]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(7));

-- Location: LCCOMB_X25_Y26_N22
\inst65|Mux24~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux24~10_combout\ = (\ReadRegister0[0]~input_o\ & (\ReadRegister0[1]~input_o\)) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & (\inst11|q\(7))) # (!\ReadRegister0[1]~input_o\ & ((\inst9|q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst11|q\(7),
	datad => \inst9|q\(7),
	combout => \inst65|Mux24~10_combout\);

-- Location: FF_X25_Y26_N25
\inst12|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[7]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(7));

-- Location: LCCOMB_X27_Y26_N10
\inst65|Mux24~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux24~11_combout\ = (\inst65|Mux24~10_combout\ & ((\inst12|q\(7)) # ((!\ReadRegister0[0]~input_o\)))) # (!\inst65|Mux24~10_combout\ & (((\inst10|q\(7) & \ReadRegister0[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|q\(7),
	datab => \inst65|Mux24~10_combout\,
	datac => \inst10|q\(7),
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux24~11_combout\);

-- Location: FF_X25_Y20_N21
\inst6|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[7]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(7));

-- Location: FF_X25_Y20_N31
\inst5|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[7]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(7));

-- Location: LCCOMB_X25_Y20_N20
\inst65|Mux24~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux24~12_combout\ = (\ReadRegister0[0]~input_o\ & (((\inst6|q\(7)) # (\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & (\inst5|q\(7) & ((!\ReadRegister0[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|q\(7),
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst6|q\(7),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux24~12_combout\);

-- Location: FF_X24_Y22_N11
\inst14|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[7]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(7));

-- Location: FF_X25_Y22_N13
\inst13|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[7]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(7));

-- Location: LCCOMB_X24_Y22_N10
\inst65|Mux24~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux24~17_combout\ = (\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\) # ((\inst14|q\(7))))) # (!\ReadRegister0[0]~input_o\ & (!\ReadRegister0[1]~input_o\ & ((\inst13|q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst14|q\(7),
	datad => \inst13|q\(7),
	combout => \inst65|Mux24~17_combout\);

-- Location: FF_X27_Y26_N31
\inst10|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[6]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(6));

-- Location: FF_X27_Y26_N1
\inst9|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[6]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(6));

-- Location: LCCOMB_X27_Y26_N30
\inst65|Mux25~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux25~0_combout\ = (\ReadRegister0[1]~input_o\ & (\ReadRegister0[0]~input_o\)) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & (\inst10|q\(6))) # (!\ReadRegister0[0]~input_o\ & ((\inst9|q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst10|q\(6),
	datad => \inst9|q\(6),
	combout => \inst65|Mux25~0_combout\);

-- Location: FF_X23_Y27_N17
\inst22|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[6]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(6));

-- Location: LCCOMB_X25_Y16_N28
\inst65|Mux25~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux25~2_combout\ = (\ReadRegister0[2]~input_o\ & (((\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & ((\inst26|q\(6)))) # (!\ReadRegister0[3]~input_o\ & (\inst18|q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|q\(6),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst26|q\(6),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux25~2_combout\);

-- Location: LCCOMB_X23_Y27_N16
\inst65|Mux25~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux25~3_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux25~2_combout\ & (\inst30|q\(6))) # (!\inst65|Mux25~2_combout\ & ((\inst22|q\(6)))))) # (!\ReadRegister0[2]~input_o\ & (((\inst65|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst30|q\(6),
	datac => \inst22|q\(6),
	datad => \inst65|Mux25~2_combout\,
	combout => \inst65|Mux25~3_combout\);

-- Location: FF_X22_Y24_N25
\inst23|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[6]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(6));

-- Location: FF_X22_Y24_N11
\inst19|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[6]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(6));

-- Location: LCCOMB_X22_Y24_N24
\inst65|Mux25~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux25~4_combout\ = (\ReadRegister0[3]~input_o\ & (\ReadRegister0[2]~input_o\)) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & (\inst23|q\(6))) # (!\ReadRegister0[2]~input_o\ & ((\inst19|q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst23|q\(6),
	datad => \inst19|q\(6),
	combout => \inst65|Mux25~4_combout\);

-- Location: LCCOMB_X23_Y25_N12
\inst65|Mux25~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux25~5_combout\ = (\inst65|Mux25~4_combout\ & ((\inst31|q\(6)) # ((!\ReadRegister0[3]~input_o\)))) # (!\inst65|Mux25~4_combout\ & (((\inst27|q\(6) & \ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst31|q\(6),
	datab => \inst65|Mux25~4_combout\,
	datac => \inst27|q\(6),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux25~5_combout\);

-- Location: FF_X30_Y27_N25
\inst21|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[6]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(6));

-- Location: FF_X29_Y27_N11
\inst25|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[6]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(6));

-- Location: FF_X29_Y27_N21
\inst17|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[6]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(6));

-- Location: LCCOMB_X29_Y27_N10
\inst65|Mux25~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux25~6_combout\ = (\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\) # ((\inst25|q\(6))))) # (!\ReadRegister0[3]~input_o\ & (!\ReadRegister0[2]~input_o\ & ((\inst17|q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst25|q\(6),
	datad => \inst17|q\(6),
	combout => \inst65|Mux25~6_combout\);

-- Location: FF_X30_Y27_N27
\inst29|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[6]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(6));

-- Location: LCCOMB_X30_Y27_N24
\inst65|Mux25~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux25~7_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux25~6_combout\ & (\inst29|q\(6))) # (!\inst65|Mux25~6_combout\ & ((\inst21|q\(6)))))) # (!\ReadRegister0[2]~input_o\ & (((\inst65|Mux25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|q\(6),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst21|q\(6),
	datad => \inst65|Mux25~6_combout\,
	combout => \inst65|Mux25~7_combout\);

-- Location: LCCOMB_X23_Y27_N12
\inst65|Mux25~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux25~8_combout\ = (\ReadRegister0[0]~input_o\ & (((\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & ((\inst65|Mux25~5_combout\))) # (!\ReadRegister0[1]~input_o\ & (\inst65|Mux25~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst65|Mux25~7_combout\,
	datac => \ReadRegister0[1]~input_o\,
	datad => \inst65|Mux25~5_combout\,
	combout => \inst65|Mux25~8_combout\);

-- Location: LCCOMB_X27_Y28_N4
\inst65|Mux25~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux25~9_combout\ = (\ReadRegister0[2]~input_o\ & (((\inst24|q\(6)) # (\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & (\inst20|q\(6) & ((!\ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|q\(6),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst24|q\(6),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux25~9_combout\);

-- Location: LCCOMB_X26_Y28_N16
\inst65|Mux25~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux25~10_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux25~9_combout\ & (\inst63|q\(6))) # (!\inst65|Mux25~9_combout\ & ((\inst28|q\(6)))))) # (!\ReadRegister0[3]~input_o\ & (((\inst65|Mux25~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \inst63|q\(6),
	datac => \inst28|q\(6),
	datad => \inst65|Mux25~9_combout\,
	combout => \inst65|Mux25~10_combout\);

-- Location: LCCOMB_X23_Y27_N14
\inst65|Mux25~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux25~11_combout\ = (\inst65|Mux25~8_combout\ & (((\inst65|Mux25~10_combout\) # (!\ReadRegister0[0]~input_o\)))) # (!\inst65|Mux25~8_combout\ & (\inst65|Mux25~3_combout\ & (\ReadRegister0[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux25~8_combout\,
	datab => \inst65|Mux25~3_combout\,
	datac => \ReadRegister0[0]~input_o\,
	datad => \inst65|Mux25~10_combout\,
	combout => \inst65|Mux25~11_combout\);

-- Location: FF_X27_Y23_N25
\inst2|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[6]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(6));

-- Location: FF_X30_Y21_N31
\inst6|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[6]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(6));

-- Location: FF_X25_Y21_N7
\inst7|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[6]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(6));

-- Location: FF_X25_Y21_N25
\inst5|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[6]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(6));

-- Location: LCCOMB_X25_Y21_N6
\inst65|Mux25~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux25~12_combout\ = (\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\) # ((\inst7|q\(6))))) # (!\ReadRegister0[1]~input_o\ & (!\ReadRegister0[0]~input_o\ & ((\inst5|q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst7|q\(6),
	datad => \inst5|q\(6),
	combout => \inst65|Mux25~12_combout\);

-- Location: FF_X30_Y21_N9
\inst8|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[6]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(6));

-- Location: LCCOMB_X30_Y21_N30
\inst65|Mux25~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux25~13_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux25~12_combout\ & (\inst8|q\(6))) # (!\inst65|Mux25~12_combout\ & ((\inst6|q\(6)))))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux25~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst8|q\(6),
	datac => \inst6|q\(6),
	datad => \inst65|Mux25~12_combout\,
	combout => \inst65|Mux25~13_combout\);

-- Location: LCCOMB_X27_Y23_N24
\inst65|Mux25~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux25~14_combout\ = (\inst65|Mux0~18_combout\ & (((\inst65|Mux25~13_combout\)) # (!\inst65|Mux0~17_combout\))) # (!\inst65|Mux0~18_combout\ & (\inst65|Mux0~17_combout\ & (\inst2|q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~18_combout\,
	datab => \inst65|Mux0~17_combout\,
	datac => \inst2|q\(6),
	datad => \inst65|Mux25~13_combout\,
	combout => \inst65|Mux25~14_combout\);

-- Location: FF_X23_Y26_N13
\inst12|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[5]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(5));

-- Location: FF_X25_Y24_N31
\inst7|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[5]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(5));

-- Location: LCCOMB_X25_Y20_N8
\inst65|Mux26~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux26~12_combout\ = (\ReadRegister0[1]~input_o\ & (\ReadRegister0[0]~input_o\)) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & (\inst6|q\(5))) # (!\ReadRegister0[0]~input_o\ & ((\inst5|q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst6|q\(5),
	datad => \inst5|q\(5),
	combout => \inst65|Mux26~12_combout\);

-- Location: LCCOMB_X25_Y24_N30
\inst65|Mux26~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux26~13_combout\ = (\inst65|Mux26~12_combout\ & (((\inst8|q\(5))) # (!\ReadRegister0[1]~input_o\))) # (!\inst65|Mux26~12_combout\ & (\ReadRegister0[1]~input_o\ & (\inst7|q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux26~12_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst7|q\(5),
	datad => \inst8|q\(5),
	combout => \inst65|Mux26~13_combout\);

-- Location: LCCOMB_X27_Y23_N10
\inst65|Mux26~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux26~14_combout\ = (\inst65|Mux0~18_combout\ & (((\inst65|Mux26~13_combout\)) # (!\inst65|Mux0~17_combout\))) # (!\inst65|Mux0~18_combout\ & (\inst65|Mux0~17_combout\ & (\inst2|q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~18_combout\,
	datab => \inst65|Mux0~17_combout\,
	datac => \inst2|q\(5),
	datad => \inst65|Mux26~13_combout\,
	combout => \inst65|Mux26~14_combout\);

-- Location: LCCOMB_X26_Y23_N28
\inst65|Mux26~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux26~15_combout\ = (\inst65|Mux26~14_combout\ & ((\inst4|q\(5)) # ((!\inst65|Mux0~14_combout\)))) # (!\inst65|Mux26~14_combout\ & (((\inst3|q\(5) & \inst65|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|q\(5),
	datab => \inst65|Mux26~14_combout\,
	datac => \inst3|q\(5),
	datad => \inst65|Mux0~14_combout\,
	combout => \inst65|Mux26~15_combout\);

-- Location: FF_X25_Y16_N23
\inst18|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[4]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(4));

-- Location: FF_X29_Y27_N27
\inst25|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[4]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(4));

-- Location: LCCOMB_X29_Y27_N26
\inst65|Mux27~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux27~6_combout\ = (\ReadRegister0[3]~input_o\ & (((\inst25|q\(4)) # (\ReadRegister0[2]~input_o\)))) # (!\ReadRegister0[3]~input_o\ & (\inst17|q\(4) & ((!\ReadRegister0[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \inst17|q\(4),
	datac => \inst25|q\(4),
	datad => \ReadRegister0[2]~input_o\,
	combout => \inst65|Mux27~6_combout\);

-- Location: FF_X27_Y23_N13
\inst2|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[4]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(4));

-- Location: FF_X30_Y21_N11
\inst6|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[4]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(4));

-- Location: FF_X25_Y21_N19
\inst7|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[4]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(4));

-- Location: FF_X25_Y21_N29
\inst5|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[4]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(4));

-- Location: LCCOMB_X25_Y21_N18
\inst65|Mux27~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux27~12_combout\ = (\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\) # ((\inst7|q\(4))))) # (!\ReadRegister0[1]~input_o\ & (!\ReadRegister0[0]~input_o\ & ((\inst5|q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst7|q\(4),
	datad => \inst5|q\(4),
	combout => \inst65|Mux27~12_combout\);

-- Location: FF_X30_Y21_N13
\inst8|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[4]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(4));

-- Location: LCCOMB_X30_Y21_N10
\inst65|Mux27~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux27~13_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux27~12_combout\ & ((\inst8|q\(4)))) # (!\inst65|Mux27~12_combout\ & (\inst6|q\(4))))) # (!\ReadRegister0[0]~input_o\ & (\inst65|Mux27~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst65|Mux27~12_combout\,
	datac => \inst6|q\(4),
	datad => \inst8|q\(4),
	combout => \inst65|Mux27~13_combout\);

-- Location: LCCOMB_X27_Y23_N12
\inst65|Mux27~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux27~14_combout\ = (\inst65|Mux0~18_combout\ & (((\inst65|Mux27~13_combout\)) # (!\inst65|Mux0~17_combout\))) # (!\inst65|Mux0~18_combout\ & (\inst65|Mux0~17_combout\ & (\inst2|q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~18_combout\,
	datab => \inst65|Mux0~17_combout\,
	datac => \inst2|q\(4),
	datad => \inst65|Mux27~13_combout\,
	combout => \inst65|Mux27~14_combout\);

-- Location: LCCOMB_X22_Y24_N12
\inst65|Mux28~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux28~0_combout\ = (\ReadRegister0[2]~input_o\ & (((\inst23|q\(3)) # (\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & (\inst19|q\(3) & ((!\ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|q\(3),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst23|q\(3),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux28~0_combout\);

-- Location: LCCOMB_X22_Y21_N20
\inst65|Mux28~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux28~1_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux28~0_combout\ & (\inst31|q\(3))) # (!\inst65|Mux28~0_combout\ & ((\inst27|q\(3)))))) # (!\ReadRegister0[3]~input_o\ & (((\inst65|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst31|q\(3),
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst27|q\(3),
	datad => \inst65|Mux28~0_combout\,
	combout => \inst65|Mux28~1_combout\);

-- Location: LCCOMB_X25_Y16_N0
\inst65|Mux28~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux28~2_combout\ = (\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\) # ((\inst26|q\(3))))) # (!\ReadRegister0[3]~input_o\ & (!\ReadRegister0[2]~input_o\ & ((\inst18|q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst26|q\(3),
	datad => \inst18|q\(3),
	combout => \inst65|Mux28~2_combout\);

-- Location: LCCOMB_X24_Y16_N0
\inst65|Mux28~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux28~3_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux28~2_combout\ & ((\inst30|q\(3)))) # (!\inst65|Mux28~2_combout\ & (\inst22|q\(3))))) # (!\ReadRegister0[2]~input_o\ & (\inst65|Mux28~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst65|Mux28~2_combout\,
	datac => \inst22|q\(3),
	datad => \inst30|q\(3),
	combout => \inst65|Mux28~3_combout\);

-- Location: FF_X27_Y28_N27
\inst20|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[3]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(3));

-- Location: FF_X24_Y22_N25
\inst11|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[3]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(3));

-- Location: FF_X27_Y26_N27
\inst9|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[3]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(3));

-- Location: LCCOMB_X24_Y22_N24
\inst65|Mux28~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux28~10_combout\ = (\ReadRegister0[0]~input_o\ & (\ReadRegister0[1]~input_o\)) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & (\inst11|q\(3))) # (!\ReadRegister0[1]~input_o\ & ((\inst9|q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst11|q\(3),
	datad => \inst9|q\(3),
	combout => \inst65|Mux28~10_combout\);

-- Location: FF_X25_Y21_N27
\inst7|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[3]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(3));

-- Location: FF_X25_Y20_N13
\inst6|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[3]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(3));

-- Location: FF_X25_Y21_N13
\inst5|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[3]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(3));

-- Location: LCCOMB_X25_Y20_N12
\inst65|Mux28~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux28~12_combout\ = (\ReadRegister0[1]~input_o\ & (\ReadRegister0[0]~input_o\)) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & (\inst6|q\(3))) # (!\ReadRegister0[0]~input_o\ & ((\inst5|q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst6|q\(3),
	datad => \inst5|q\(3),
	combout => \inst65|Mux28~12_combout\);

-- Location: FF_X25_Y24_N27
\inst8|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[3]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(3));

-- Location: LCCOMB_X25_Y21_N26
\inst65|Mux28~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux28~13_combout\ = (\inst65|Mux28~12_combout\ & (((\inst8|q\(3))) # (!\ReadRegister0[1]~input_o\))) # (!\inst65|Mux28~12_combout\ & (\ReadRegister0[1]~input_o\ & (\inst7|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux28~12_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst7|q\(3),
	datad => \inst8|q\(3),
	combout => \inst65|Mux28~13_combout\);

-- Location: LCCOMB_X24_Y22_N18
\inst65|Mux28~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux28~17_combout\ = (\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\) # ((\inst14|q\(3))))) # (!\ReadRegister0[0]~input_o\ & (!\ReadRegister0[1]~input_o\ & ((\inst13|q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst14|q\(3),
	datad => \inst13|q\(3),
	combout => \inst65|Mux28~17_combout\);

-- Location: FF_X27_Y26_N21
\inst10|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[2]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(2));

-- Location: FF_X27_Y26_N23
\inst9|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[2]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(2));

-- Location: LCCOMB_X27_Y26_N20
\inst65|Mux29~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux29~0_combout\ = (\ReadRegister0[0]~input_o\ & (((\inst10|q\(2)) # (\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & (\inst9|q\(2) & ((!\ReadRegister0[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|q\(2),
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst10|q\(2),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux29~0_combout\);

-- Location: FF_X22_Y21_N25
\inst27|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[2]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(2));

-- Location: FF_X22_Y24_N17
\inst23|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[2]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(2));

-- Location: FF_X22_Y24_N27
\inst19|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[2]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(2));

-- Location: LCCOMB_X22_Y24_N16
\inst65|Mux29~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux29~4_combout\ = (\ReadRegister0[2]~input_o\ & (((\inst23|q\(2)) # (\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & (\inst19|q\(2) & ((!\ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|q\(2),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst23|q\(2),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux29~4_combout\);

-- Location: FF_X22_Y21_N11
\inst31|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[2]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(2));

-- Location: LCCOMB_X22_Y21_N24
\inst65|Mux29~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux29~5_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux29~4_combout\ & (\inst31|q\(2))) # (!\inst65|Mux29~4_combout\ & ((\inst27|q\(2)))))) # (!\ReadRegister0[3]~input_o\ & (((\inst65|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst31|q\(2),
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst27|q\(2),
	datad => \inst65|Mux29~4_combout\,
	combout => \inst65|Mux29~5_combout\);

-- Location: FF_X30_Y27_N9
\inst21|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[2]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(2));

-- Location: FF_X29_Y27_N19
\inst25|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[2]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(2));

-- Location: FF_X29_Y27_N29
\inst17|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[2]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(2));

-- Location: LCCOMB_X29_Y27_N18
\inst65|Mux29~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux29~6_combout\ = (\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\) # ((\inst25|q\(2))))) # (!\ReadRegister0[3]~input_o\ & (!\ReadRegister0[2]~input_o\ & ((\inst17|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst25|q\(2),
	datad => \inst17|q\(2),
	combout => \inst65|Mux29~6_combout\);

-- Location: FF_X30_Y27_N19
\inst29|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[2]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(2));

-- Location: LCCOMB_X30_Y27_N8
\inst65|Mux29~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux29~7_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux29~6_combout\ & ((\inst29|q\(2)))) # (!\inst65|Mux29~6_combout\ & (\inst21|q\(2))))) # (!\ReadRegister0[2]~input_o\ & (\inst65|Mux29~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst65|Mux29~6_combout\,
	datac => \inst21|q\(2),
	datad => \inst29|q\(2),
	combout => \inst65|Mux29~7_combout\);

-- Location: LCCOMB_X23_Y24_N10
\inst65|Mux29~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux29~8_combout\ = (\ReadRegister0[0]~input_o\ & (((\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & ((\inst65|Mux29~5_combout\))) # (!\ReadRegister0[1]~input_o\ & (\inst65|Mux29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst65|Mux29~7_combout\,
	datac => \ReadRegister0[1]~input_o\,
	datad => \inst65|Mux29~5_combout\,
	combout => \inst65|Mux29~8_combout\);

-- Location: FF_X23_Y24_N31
\inst3|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[2]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(2));

-- Location: FF_X23_Y24_N1
\inst4|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[2]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(2));

-- Location: FF_X25_Y23_N27
\inst2|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[2]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(2));

-- Location: FF_X32_Y22_N11
\inst6|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[2]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(2));

-- Location: FF_X25_Y21_N31
\inst7|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[2]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(2));

-- Location: FF_X25_Y21_N1
\inst5|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[2]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(2));

-- Location: LCCOMB_X25_Y21_N30
\inst65|Mux29~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux29~12_combout\ = (\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\) # ((\inst7|q\(2))))) # (!\ReadRegister0[1]~input_o\ & (!\ReadRegister0[0]~input_o\ & ((\inst5|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst7|q\(2),
	datad => \inst5|q\(2),
	combout => \inst65|Mux29~12_combout\);

-- Location: FF_X32_Y22_N13
\inst8|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[2]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(2));

-- Location: LCCOMB_X32_Y22_N10
\inst65|Mux29~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux29~13_combout\ = (\inst65|Mux29~12_combout\ & (((\inst8|q\(2))) # (!\ReadRegister0[0]~input_o\))) # (!\inst65|Mux29~12_combout\ & (\ReadRegister0[0]~input_o\ & (\inst6|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux29~12_combout\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst6|q\(2),
	datad => \inst8|q\(2),
	combout => \inst65|Mux29~13_combout\);

-- Location: LCCOMB_X25_Y23_N26
\inst65|Mux29~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux29~14_combout\ = (\inst65|Mux0~18_combout\ & (((\inst65|Mux29~13_combout\)) # (!\inst65|Mux0~17_combout\))) # (!\inst65|Mux0~18_combout\ & (\inst65|Mux0~17_combout\ & (\inst2|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~18_combout\,
	datab => \inst65|Mux0~17_combout\,
	datac => \inst2|q\(2),
	datad => \inst65|Mux29~13_combout\,
	combout => \inst65|Mux29~14_combout\);

-- Location: LCCOMB_X23_Y24_N30
\inst65|Mux29~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux29~15_combout\ = (\inst65|Mux29~14_combout\ & (((\inst4|q\(2))) # (!\inst65|Mux0~14_combout\))) # (!\inst65|Mux29~14_combout\ & (\inst65|Mux0~14_combout\ & (\inst3|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux29~14_combout\,
	datab => \inst65|Mux0~14_combout\,
	datac => \inst3|q\(2),
	datad => \inst4|q\(2),
	combout => \inst65|Mux29~15_combout\);

-- Location: FF_X22_Y24_N29
\inst23|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[1]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(1));

-- Location: FF_X22_Y24_N31
\inst19|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[1]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(1));

-- Location: LCCOMB_X22_Y24_N28
\inst65|Mux30~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux30~0_combout\ = (\ReadRegister0[3]~input_o\ & (((\ReadRegister0[2]~input_o\)))) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & ((\inst23|q\(1)))) # (!\ReadRegister0[2]~input_o\ & (\inst19|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \inst19|q\(1),
	datac => \inst23|q\(1),
	datad => \ReadRegister0[2]~input_o\,
	combout => \inst65|Mux30~0_combout\);

-- Location: LCCOMB_X23_Y25_N28
\inst65|Mux30~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux30~1_combout\ = (\inst65|Mux30~0_combout\ & ((\inst31|q\(1)) # ((!\ReadRegister0[3]~input_o\)))) # (!\inst65|Mux30~0_combout\ & (((\inst27|q\(1) & \ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst31|q\(1),
	datab => \inst65|Mux30~0_combout\,
	datac => \inst27|q\(1),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux30~1_combout\);

-- Location: LCCOMB_X25_Y16_N8
\inst65|Mux30~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux30~2_combout\ = (\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\) # ((\inst26|q\(1))))) # (!\ReadRegister0[3]~input_o\ & (!\ReadRegister0[2]~input_o\ & ((\inst18|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst26|q\(1),
	datad => \inst18|q\(1),
	combout => \inst65|Mux30~2_combout\);

-- Location: LCCOMB_X22_Y23_N0
\inst65|Mux30~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux30~3_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux30~2_combout\ & (\inst30|q\(1))) # (!\inst65|Mux30~2_combout\ & ((\inst22|q\(1)))))) # (!\ReadRegister0[2]~input_o\ & (((\inst65|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|q\(1),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst22|q\(1),
	datad => \inst65|Mux30~2_combout\,
	combout => \inst65|Mux30~3_combout\);

-- Location: FF_X27_Y28_N19
\inst20|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[1]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(1));

-- Location: FF_X26_Y27_N19
\inst63|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[1]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(1));

-- Location: FF_X26_Y26_N23
\inst9|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[1]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(1));

-- Location: LCCOMB_X23_Y21_N28
\inst65|Mux30~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux30~17_combout\ = (\ReadRegister0[0]~input_o\ & (((\inst14|q\(1)) # (\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & (\inst13|q\(1) & ((!\ReadRegister0[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|q\(1),
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst14|q\(1),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux30~17_combout\);

-- Location: FF_X35_Y26_N29
\inst25|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[0]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(0));

-- Location: FF_X35_Y26_N31
\inst17|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[0]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(0));

-- Location: LCCOMB_X35_Y26_N28
\inst65|Mux31~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux31~6_combout\ = (\ReadRegister0[3]~input_o\ & (((\inst25|q\(0)) # (\ReadRegister0[2]~input_o\)))) # (!\ReadRegister0[3]~input_o\ & (\inst17|q\(0) & ((!\ReadRegister0[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|q\(0),
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst25|q\(0),
	datad => \ReadRegister0[2]~input_o\,
	combout => \inst65|Mux31~6_combout\);

-- Location: FF_X27_Y28_N31
\inst20|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[0]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(0));

-- Location: FF_X28_Y27_N15
\inst63|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[0]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(0));

-- Location: LCCOMB_X31_Y22_N16
\inst65|Mux31~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux31~12_combout\ = (\ReadRegister0[0]~input_o\ & (\ReadRegister0[1]~input_o\)) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & (\inst7|q\(0))) # (!\ReadRegister0[1]~input_o\ & ((\inst5|q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst7|q\(0),
	datad => \inst5|q\(0),
	combout => \inst65|Mux31~12_combout\);

-- Location: LCCOMB_X25_Y25_N26
\inst65|Mux31~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux31~13_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux31~12_combout\ & ((\inst8|q\(0)))) # (!\inst65|Mux31~12_combout\ & (\inst6|q\(0))))) # (!\ReadRegister0[0]~input_o\ & (\inst65|Mux31~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst65|Mux31~12_combout\,
	datac => \inst6|q\(0),
	datad => \inst8|q\(0),
	combout => \inst65|Mux31~13_combout\);

-- Location: LCCOMB_X25_Y23_N22
\inst65|Mux31~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux31~14_combout\ = (\inst65|Mux0~18_combout\ & (((\inst65|Mux31~13_combout\)) # (!\inst65|Mux0~17_combout\))) # (!\inst65|Mux0~18_combout\ & (\inst65|Mux0~17_combout\ & (\inst2|q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~18_combout\,
	datab => \inst65|Mux0~17_combout\,
	datac => \inst2|q\(0),
	datad => \inst65|Mux31~13_combout\,
	combout => \inst65|Mux31~14_combout\);

-- Location: LCCOMB_X23_Y24_N18
\inst65|Mux31~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux31~15_combout\ = (\inst65|Mux31~14_combout\ & (((\inst4|q\(0))) # (!\inst65|Mux0~14_combout\))) # (!\inst65|Mux31~14_combout\ & (\inst65|Mux0~14_combout\ & (\inst3|q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux31~14_combout\,
	datab => \inst65|Mux0~14_combout\,
	datac => \inst3|q\(0),
	datad => \inst4|q\(0),
	combout => \inst65|Mux31~15_combout\);

-- Location: LCCOMB_X29_Y20_N10
\inst70|Mux0~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux0~4_combout\ = (\ReadRegister1[3]~input_o\ & (\ReadRegister1[2]~input_o\)) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & ((\inst21|q\(31)))) # (!\ReadRegister1[2]~input_o\ & (\inst17|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst17|q\(31),
	datad => \inst21|q\(31),
	combout => \inst70|Mux0~4_combout\);

-- Location: LCCOMB_X27_Y21_N26
\inst70|Mux0~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux0~11_combout\ = (\ReadRegister1[0]~input_o\ & (\ReadRegister1[1]~input_o\)) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & ((\inst11|q\(31)))) # (!\ReadRegister1[1]~input_o\ & (\inst9|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst9|q\(31),
	datad => \inst11|q\(31),
	combout => \inst70|Mux0~11_combout\);

-- Location: LCCOMB_X30_Y24_N18
\inst70|Mux0~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux0~22_combout\ = (\ReadRegister1[1]~input_o\ & (((\ReadRegister1[0]~input_o\)))) # (!\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\ & (\inst14|q\(31))) # (!\ReadRegister1[0]~input_o\ & ((\inst13|q\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst14|q\(31),
	datac => \inst13|q\(31),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux0~22_combout\);

-- Location: LCCOMB_X27_Y19_N14
\inst70|Mux1~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux1~4_combout\ = (\ReadRegister1[3]~input_o\ & (\ReadRegister1[2]~input_o\)) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & ((\inst23|q\(30)))) # (!\ReadRegister1[2]~input_o\ & (\inst19|q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst19|q\(30),
	datad => \inst23|q\(30),
	combout => \inst70|Mux1~4_combout\);

-- Location: LCCOMB_X28_Y19_N26
\inst70|Mux1~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux1~5_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux1~4_combout\ & ((\inst31|q\(30)))) # (!\inst70|Mux1~4_combout\ & (\inst27|q\(30))))) # (!\ReadRegister1[3]~input_o\ & (((\inst70|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst27|q\(30),
	datac => \inst31|q\(30),
	datad => \inst70|Mux1~4_combout\,
	combout => \inst70|Mux1~5_combout\);

-- Location: LCCOMB_X29_Y22_N10
\inst70|Mux1~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux1~6_combout\ = (\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\) # ((\inst25|q\(30))))) # (!\ReadRegister1[3]~input_o\ & (!\ReadRegister1[2]~input_o\ & (\inst17|q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst17|q\(30),
	datad => \inst25|q\(30),
	combout => \inst70|Mux1~6_combout\);

-- Location: LCCOMB_X30_Y22_N2
\inst70|Mux1~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux1~7_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux1~6_combout\ & ((\inst29|q\(30)))) # (!\inst70|Mux1~6_combout\ & (\inst21|q\(30))))) # (!\ReadRegister1[2]~input_o\ & (((\inst70|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst21|q\(30),
	datac => \inst29|q\(30),
	datad => \inst70|Mux1~6_combout\,
	combout => \inst70|Mux1~7_combout\);

-- Location: LCCOMB_X30_Y20_N30
\inst70|Mux1~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux1~8_combout\ = (\ReadRegister1[0]~input_o\ & (((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & (\inst70|Mux1~5_combout\)) # (!\ReadRegister1[1]~input_o\ & ((\inst70|Mux1~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux1~5_combout\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \ReadRegister1[1]~input_o\,
	datad => \inst70|Mux1~7_combout\,
	combout => \inst70|Mux1~8_combout\);

-- Location: LCCOMB_X28_Y25_N6
\inst70|Mux1~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux1~12_combout\ = (\ReadRegister1[0]~input_o\ & (\ReadRegister1[1]~input_o\)) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & ((\inst7|q\(30)))) # (!\ReadRegister1[1]~input_o\ & (\inst5|q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst5|q\(30),
	datad => \inst7|q\(30),
	combout => \inst70|Mux1~12_combout\);

-- Location: LCCOMB_X30_Y23_N18
\inst70|Mux2~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux2~2_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst26|q\(29)) # ((\ReadRegister1[2]~input_o\)))) # (!\ReadRegister1[3]~input_o\ & (((\inst18|q\(29) & !\ReadRegister1[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst26|q\(29),
	datac => \inst18|q\(29),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux2~2_combout\);

-- Location: LCCOMB_X31_Y20_N2
\inst70|Mux2~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux2~3_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux2~2_combout\ & (\inst30|q\(29))) # (!\inst70|Mux2~2_combout\ & ((\inst22|q\(29)))))) # (!\ReadRegister1[2]~input_o\ & (\inst70|Mux2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst70|Mux2~2_combout\,
	datac => \inst30|q\(29),
	datad => \inst22|q\(29),
	combout => \inst70|Mux2~3_combout\);

-- Location: LCCOMB_X29_Y22_N14
\inst70|Mux2~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux2~4_combout\ = (\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\) # ((\inst25|q\(29))))) # (!\ReadRegister1[3]~input_o\ & (!\ReadRegister1[2]~input_o\ & (\inst17|q\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst17|q\(29),
	datad => \inst25|q\(29),
	combout => \inst70|Mux2~4_combout\);

-- Location: LCCOMB_X28_Y25_N26
\inst70|Mux2~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux2~12_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst6|q\(29)) # ((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & (((\inst5|q\(29) & !\ReadRegister1[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst6|q\(29),
	datac => \inst5|q\(29),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux2~12_combout\);

-- Location: LCCOMB_X27_Y25_N10
\inst70|Mux2~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux2~13_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux2~12_combout\ & ((\inst8|q\(29)))) # (!\inst70|Mux2~12_combout\ & (\inst7|q\(29))))) # (!\ReadRegister1[1]~input_o\ & (((\inst70|Mux2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|q\(29),
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst8|q\(29),
	datad => \inst70|Mux2~12_combout\,
	combout => \inst70|Mux2~13_combout\);

-- Location: LCCOMB_X27_Y25_N30
\inst70|Mux2~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux2~14_combout\ = (\inst70|Mux0~18_combout\ & (((\inst70|Mux2~13_combout\) # (!\inst70|Mux0~17_combout\)))) # (!\inst70|Mux0~18_combout\ & (\inst2|q\(29) & (\inst70|Mux0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~18_combout\,
	datab => \inst2|q\(29),
	datac => \inst70|Mux0~17_combout\,
	datad => \inst70|Mux2~13_combout\,
	combout => \inst70|Mux2~14_combout\);

-- Location: LCCOMB_X28_Y20_N10
\inst70|Mux2~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux2~15_combout\ = (\inst70|Mux0~14_combout\ & ((\inst70|Mux2~14_combout\ & (\inst4|q\(29))) # (!\inst70|Mux2~14_combout\ & ((\inst3|q\(29)))))) # (!\inst70|Mux0~14_combout\ & (\inst70|Mux2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~14_combout\,
	datab => \inst70|Mux2~14_combout\,
	datac => \inst4|q\(29),
	datad => \inst3|q\(29),
	combout => \inst70|Mux2~15_combout\);

-- Location: LCCOMB_X27_Y21_N14
\inst70|Mux3~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux3~0_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst10|q\(28)) # ((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & (((\inst9|q\(28) & !\ReadRegister1[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst10|q\(28),
	datac => \inst9|q\(28),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux3~0_combout\);

-- Location: LCCOMB_X31_Y24_N18
\inst70|Mux3~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux3~17_combout\ = (\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\) # ((\inst15|q\(28))))) # (!\ReadRegister1[1]~input_o\ & (!\ReadRegister1[0]~input_o\ & (\inst13|q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst13|q\(28),
	datad => \inst15|q\(28),
	combout => \inst70|Mux3~17_combout\);

-- Location: LCCOMB_X31_Y18_N10
\inst70|Mux4~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux4~7_combout\ = (\ReadRegister1[3]~input_o\ & (((\ReadRegister1[2]~input_o\)))) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & (\inst24|q\(27))) # (!\ReadRegister1[2]~input_o\ & ((\inst20|q\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst24|q\(27),
	datac => \inst20|q\(27),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux4~7_combout\);

-- Location: LCCOMB_X30_Y18_N26
\inst70|Mux4~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux4~8_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux4~7_combout\ & (\inst63|q\(27))) # (!\inst70|Mux4~7_combout\ & ((\inst28|q\(27)))))) # (!\ReadRegister1[3]~input_o\ & (\inst70|Mux4~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst70|Mux4~7_combout\,
	datac => \inst63|q\(27),
	datad => \inst28|q\(27),
	combout => \inst70|Mux4~8_combout\);

-- Location: LCCOMB_X28_Y25_N18
\inst70|Mux4~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux4~12_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst6|q\(27)) # ((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & (((\inst5|q\(27) & !\ReadRegister1[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst6|q\(27),
	datac => \inst5|q\(27),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux4~12_combout\);

-- Location: LCCOMB_X25_Y25_N0
\inst70|Mux4~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux4~13_combout\ = (\inst70|Mux4~12_combout\ & (((\inst8|q\(27))) # (!\ReadRegister1[1]~input_o\))) # (!\inst70|Mux4~12_combout\ & (\ReadRegister1[1]~input_o\ & ((\inst7|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux4~12_combout\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst8|q\(27),
	datad => \inst7|q\(27),
	combout => \inst70|Mux4~13_combout\);

-- Location: LCCOMB_X26_Y24_N28
\inst70|Mux4~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux4~14_combout\ = (\inst70|Mux0~18_combout\ & (((\inst70|Mux4~13_combout\) # (!\inst70|Mux0~17_combout\)))) # (!\inst70|Mux0~18_combout\ & (\inst2|q\(27) & ((\inst70|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~18_combout\,
	datab => \inst2|q\(27),
	datac => \inst70|Mux4~13_combout\,
	datad => \inst70|Mux0~17_combout\,
	combout => \inst70|Mux4~14_combout\);

-- Location: LCCOMB_X26_Y24_N10
\inst70|Mux4~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux4~15_combout\ = (\inst70|Mux0~14_combout\ & ((\inst70|Mux4~14_combout\ & ((\inst4|q\(27)))) # (!\inst70|Mux4~14_combout\ & (\inst3|q\(27))))) # (!\inst70|Mux0~14_combout\ & (((\inst70|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~14_combout\,
	datab => \inst3|q\(27),
	datac => \inst4|q\(27),
	datad => \inst70|Mux4~14_combout\,
	combout => \inst70|Mux4~15_combout\);

-- Location: LCCOMB_X27_Y21_N30
\inst70|Mux5~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux5~0_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst10|q\(26)) # ((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & (((\inst9|q\(26) & !\ReadRegister1[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst10|q\(26),
	datac => \inst9|q\(26),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux5~0_combout\);

-- Location: LCCOMB_X29_Y22_N26
\inst70|Mux5~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux5~6_combout\ = (\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\) # ((\inst25|q\(26))))) # (!\ReadRegister1[3]~input_o\ & (!\ReadRegister1[2]~input_o\ & (\inst17|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst17|q\(26),
	datad => \inst25|q\(26),
	combout => \inst70|Mux5~6_combout\);

-- Location: LCCOMB_X30_Y22_N26
\inst70|Mux5~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux5~7_combout\ = (\inst70|Mux5~6_combout\ & (((\inst29|q\(26))) # (!\ReadRegister1[2]~input_o\))) # (!\inst70|Mux5~6_combout\ & (\ReadRegister1[2]~input_o\ & ((\inst21|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux5~6_combout\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst29|q\(26),
	datad => \inst21|q\(26),
	combout => \inst70|Mux5~7_combout\);

-- Location: LCCOMB_X31_Y18_N22
\inst70|Mux5~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux5~9_combout\ = (\ReadRegister1[3]~input_o\ & (\ReadRegister1[2]~input_o\)) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & ((\inst24|q\(26)))) # (!\ReadRegister1[2]~input_o\ & (\inst20|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst20|q\(26),
	datad => \inst24|q\(26),
	combout => \inst70|Mux5~9_combout\);

-- Location: LCCOMB_X29_Y21_N2
\inst70|Mux5~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux5~10_combout\ = (\inst70|Mux5~9_combout\ & (((\inst63|q\(26))) # (!\ReadRegister1[3]~input_o\))) # (!\inst70|Mux5~9_combout\ & (\ReadRegister1[3]~input_o\ & ((\inst28|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux5~9_combout\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst63|q\(26),
	datad => \inst28|q\(26),
	combout => \inst70|Mux5~10_combout\);

-- Location: LCCOMB_X27_Y19_N10
\inst70|Mux6~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux6~0_combout\ = (\ReadRegister1[3]~input_o\ & (\ReadRegister1[2]~input_o\)) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & ((\inst23|q\(25)))) # (!\ReadRegister1[2]~input_o\ & (\inst19|q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst19|q\(25),
	datad => \inst23|q\(25),
	combout => \inst70|Mux6~0_combout\);

-- Location: LCCOMB_X26_Y17_N26
\inst70|Mux6~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux6~10_combout\ = (\ReadRegister1[0]~input_o\ & (((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & (\inst11|q\(25))) # (!\ReadRegister1[1]~input_o\ & ((\inst9|q\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst11|q\(25),
	datac => \inst9|q\(25),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux6~10_combout\);

-- Location: LCCOMB_X28_Y25_N2
\inst70|Mux6~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux6~12_combout\ = (\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\) # ((\inst6|q\(25))))) # (!\ReadRegister1[0]~input_o\ & (!\ReadRegister1[1]~input_o\ & (\inst5|q\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst5|q\(25),
	datad => \inst6|q\(25),
	combout => \inst70|Mux6~12_combout\);

-- Location: LCCOMB_X25_Y24_N12
\inst70|Mux6~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux6~13_combout\ = (\inst70|Mux6~12_combout\ & (((\inst8|q\(25))) # (!\ReadRegister1[1]~input_o\))) # (!\inst70|Mux6~12_combout\ & (\ReadRegister1[1]~input_o\ & ((\inst7|q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux6~12_combout\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst8|q\(25),
	datad => \inst7|q\(25),
	combout => \inst70|Mux6~13_combout\);

-- Location: LCCOMB_X28_Y24_N22
\inst70|Mux6~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux6~17_combout\ = (\ReadRegister1[1]~input_o\ & (\ReadRegister1[0]~input_o\)) # (!\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\ & ((\inst14|q\(25)))) # (!\ReadRegister1[0]~input_o\ & (\inst13|q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst13|q\(25),
	datad => \inst14|q\(25),
	combout => \inst70|Mux6~17_combout\);

-- Location: LCCOMB_X26_Y22_N2
\inst70|Mux7~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux7~4_combout\ = (\ReadRegister1[3]~input_o\ & (\ReadRegister1[2]~input_o\)) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & ((\inst23|q\(24)))) # (!\ReadRegister1[2]~input_o\ & (\inst19|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst19|q\(24),
	datad => \inst23|q\(24),
	combout => \inst70|Mux7~4_combout\);

-- Location: LCCOMB_X21_Y25_N18
\inst70|Mux7~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux7~5_combout\ = (\inst70|Mux7~4_combout\ & (((\inst31|q\(24))) # (!\ReadRegister1[3]~input_o\))) # (!\inst70|Mux7~4_combout\ & (\ReadRegister1[3]~input_o\ & ((\inst27|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux7~4_combout\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst31|q\(24),
	datad => \inst27|q\(24),
	combout => \inst70|Mux7~5_combout\);

-- Location: LCCOMB_X31_Y18_N30
\inst70|Mux7~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux7~9_combout\ = (\ReadRegister1[3]~input_o\ & (\ReadRegister1[2]~input_o\)) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & ((\inst24|q\(24)))) # (!\ReadRegister1[2]~input_o\ & (\inst20|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst20|q\(24),
	datad => \inst24|q\(24),
	combout => \inst70|Mux7~9_combout\);

-- Location: LCCOMB_X29_Y21_N26
\inst70|Mux7~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux7~10_combout\ = (\inst70|Mux7~9_combout\ & (((\inst63|q\(24)) # (!\ReadRegister1[3]~input_o\)))) # (!\inst70|Mux7~9_combout\ & (\inst28|q\(24) & ((\ReadRegister1[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux7~9_combout\,
	datab => \inst28|q\(24),
	datac => \inst63|q\(24),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux7~10_combout\);

-- Location: LCCOMB_X23_Y23_N10
\inst70|Mux8~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux8~2_combout\ = (\ReadRegister1[2]~input_o\ & (\ReadRegister1[3]~input_o\)) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & ((\inst26|q\(23)))) # (!\ReadRegister1[3]~input_o\ & (\inst18|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst18|q\(23),
	datad => \inst26|q\(23),
	combout => \inst70|Mux8~2_combout\);

-- Location: LCCOMB_X29_Y23_N18
\inst70|Mux8~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux8~3_combout\ = (\inst70|Mux8~2_combout\ & (((\inst30|q\(23)) # (!\ReadRegister1[2]~input_o\)))) # (!\inst70|Mux8~2_combout\ & (\inst22|q\(23) & ((\ReadRegister1[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux8~2_combout\,
	datab => \inst22|q\(23),
	datac => \inst30|q\(23),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux8~3_combout\);

-- Location: LCCOMB_X35_Y26_N18
\inst70|Mux8~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux8~4_combout\ = (\ReadRegister1[2]~input_o\ & (\ReadRegister1[3]~input_o\)) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & ((\inst25|q\(23)))) # (!\ReadRegister1[3]~input_o\ & (\inst17|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst17|q\(23),
	datad => \inst25|q\(23),
	combout => \inst70|Mux8~4_combout\);

-- Location: LCCOMB_X31_Y26_N18
\inst70|Mux8~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux8~5_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux8~4_combout\ & ((\inst29|q\(23)))) # (!\inst70|Mux8~4_combout\ & (\inst21|q\(23))))) # (!\ReadRegister1[2]~input_o\ & (((\inst70|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst21|q\(23),
	datac => \inst29|q\(23),
	datad => \inst70|Mux8~4_combout\,
	combout => \inst70|Mux8~5_combout\);

-- Location: LCCOMB_X30_Y25_N26
\inst70|Mux8~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux8~6_combout\ = (\ReadRegister1[1]~input_o\ & (((\ReadRegister1[0]~input_o\)))) # (!\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\ & (\inst70|Mux8~3_combout\)) # (!\ReadRegister1[0]~input_o\ & ((\inst70|Mux8~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux8~3_combout\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \ReadRegister1[0]~input_o\,
	datad => \inst70|Mux8~5_combout\,
	combout => \inst70|Mux8~6_combout\);

-- Location: LCCOMB_X28_Y22_N10
\inst70|Mux8~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux8~7_combout\ = (\ReadRegister1[3]~input_o\ & (((\ReadRegister1[2]~input_o\)))) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & (\inst24|q\(23))) # (!\ReadRegister1[2]~input_o\ & ((\inst20|q\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst24|q\(23),
	datac => \inst20|q\(23),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux8~7_combout\);

-- Location: LCCOMB_X26_Y17_N10
\inst70|Mux8~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux8~10_combout\ = (\ReadRegister1[0]~input_o\ & (((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & (\inst11|q\(23))) # (!\ReadRegister1[1]~input_o\ & ((\inst9|q\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|q\(23),
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst9|q\(23),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux8~10_combout\);

-- Location: LCCOMB_X26_Y18_N26
\inst70|Mux8~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux8~11_combout\ = (\inst70|Mux8~10_combout\ & (((\inst12|q\(23)) # (!\ReadRegister1[0]~input_o\)))) # (!\inst70|Mux8~10_combout\ & (\inst10|q\(23) & ((\ReadRegister1[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux8~10_combout\,
	datab => \inst10|q\(23),
	datac => \inst12|q\(23),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux8~11_combout\);

-- Location: LCCOMB_X26_Y20_N8
\inst70|Mux8~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux8~17_combout\ = (\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\) # ((\inst14|q\(23))))) # (!\ReadRegister1[0]~input_o\ & (!\ReadRegister1[1]~input_o\ & (\inst13|q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst13|q\(23),
	datad => \inst14|q\(23),
	combout => \inst70|Mux8~17_combout\);

-- Location: LCCOMB_X28_Y22_N6
\inst70|Mux9~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux9~9_combout\ = (\ReadRegister1[3]~input_o\ & (((\ReadRegister1[2]~input_o\)))) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & (\inst24|q\(22))) # (!\ReadRegister1[2]~input_o\ & ((\inst20|q\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst24|q\(22),
	datac => \inst20|q\(22),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux9~9_combout\);

-- Location: LCCOMB_X29_Y21_N18
\inst70|Mux9~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux9~10_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux9~9_combout\ & ((\inst63|q\(22)))) # (!\inst70|Mux9~9_combout\ & (\inst28|q\(22))))) # (!\ReadRegister1[3]~input_o\ & (((\inst70|Mux9~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|q\(22),
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst63|q\(22),
	datad => \inst70|Mux9~9_combout\,
	combout => \inst70|Mux9~10_combout\);

-- Location: LCCOMB_X34_Y22_N26
\inst70|Mux9~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux9~12_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst7|q\(22)) # ((\ReadRegister1[0]~input_o\)))) # (!\ReadRegister1[1]~input_o\ & (((\inst5|q\(22) & !\ReadRegister1[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst7|q\(22),
	datac => \inst5|q\(22),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux9~12_combout\);

-- Location: LCCOMB_X34_Y23_N2
\inst70|Mux9~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux9~13_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux9~12_combout\ & (\inst8|q\(22))) # (!\inst70|Mux9~12_combout\ & ((\inst6|q\(22)))))) # (!\ReadRegister1[0]~input_o\ & (\inst70|Mux9~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst70|Mux9~12_combout\,
	datac => \inst8|q\(22),
	datad => \inst6|q\(22),
	combout => \inst70|Mux9~13_combout\);

-- Location: LCCOMB_X26_Y23_N12
\inst70|Mux9~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux9~14_combout\ = (\inst70|Mux0~17_combout\ & ((\inst70|Mux0~18_combout\ & ((\inst70|Mux9~13_combout\))) # (!\inst70|Mux0~18_combout\ & (\inst2|q\(22))))) # (!\inst70|Mux0~17_combout\ & (((\inst70|Mux0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~17_combout\,
	datab => \inst2|q\(22),
	datac => \inst70|Mux0~18_combout\,
	datad => \inst70|Mux9~13_combout\,
	combout => \inst70|Mux9~14_combout\);

-- Location: LCCOMB_X26_Y23_N2
\inst70|Mux9~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux9~15_combout\ = (\inst70|Mux0~14_combout\ & ((\inst70|Mux9~14_combout\ & ((\inst4|q\(22)))) # (!\inst70|Mux9~14_combout\ & (\inst3|q\(22))))) # (!\inst70|Mux0~14_combout\ & (((\inst70|Mux9~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~14_combout\,
	datab => \inst3|q\(22),
	datac => \inst4|q\(22),
	datad => \inst70|Mux9~14_combout\,
	combout => \inst70|Mux9~15_combout\);

-- Location: LCCOMB_X23_Y23_N26
\inst70|Mux10~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux10~2_combout\ = (\ReadRegister1[2]~input_o\ & (((\ReadRegister1[3]~input_o\)))) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & (\inst26|q\(21))) # (!\ReadRegister1[3]~input_o\ & ((\inst18|q\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst26|q\(21),
	datac => \inst18|q\(21),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux10~2_combout\);

-- Location: LCCOMB_X29_Y23_N10
\inst70|Mux10~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux10~3_combout\ = (\inst70|Mux10~2_combout\ & (((\inst30|q\(21)) # (!\ReadRegister1[2]~input_o\)))) # (!\inst70|Mux10~2_combout\ & (\inst22|q\(21) & ((\ReadRegister1[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux10~2_combout\,
	datab => \inst22|q\(21),
	datac => \inst30|q\(21),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux10~3_combout\);

-- Location: LCCOMB_X28_Y22_N26
\inst70|Mux10~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux10~7_combout\ = (\ReadRegister1[3]~input_o\ & (((\ReadRegister1[2]~input_o\)))) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & (\inst24|q\(21))) # (!\ReadRegister1[2]~input_o\ & ((\inst20|q\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst24|q\(21),
	datac => \inst20|q\(21),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux10~7_combout\);

-- Location: LCCOMB_X26_Y20_N18
\inst70|Mux10~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux10~17_combout\ = (\ReadRegister1[1]~input_o\ & (((\ReadRegister1[0]~input_o\)))) # (!\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\ & (\inst14|q\(21))) # (!\ReadRegister1[0]~input_o\ & ((\inst13|q\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|q\(21),
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst13|q\(21),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux10~17_combout\);

-- Location: LCCOMB_X23_Y23_N6
\inst70|Mux11~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux11~2_combout\ = (\ReadRegister1[2]~input_o\ & (\ReadRegister1[3]~input_o\)) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & ((\inst26|q\(20)))) # (!\ReadRegister1[3]~input_o\ & (\inst18|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst18|q\(20),
	datad => \inst26|q\(20),
	combout => \inst70|Mux11~2_combout\);

-- Location: LCCOMB_X31_Y20_N26
\inst70|Mux11~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux11~3_combout\ = (\inst70|Mux11~2_combout\ & (((\inst30|q\(20)) # (!\ReadRegister1[2]~input_o\)))) # (!\inst70|Mux11~2_combout\ & (\inst22|q\(20) & ((\ReadRegister1[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux11~2_combout\,
	datab => \inst22|q\(20),
	datac => \inst30|q\(20),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux11~3_combout\);

-- Location: LCCOMB_X28_Y22_N30
\inst70|Mux11~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux11~9_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst24|q\(20)) # ((\ReadRegister1[3]~input_o\)))) # (!\ReadRegister1[2]~input_o\ & (((\inst20|q\(20) & !\ReadRegister1[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst24|q\(20),
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst20|q\(20),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux11~9_combout\);

-- Location: LCCOMB_X34_Y22_N18
\inst70|Mux11~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux11~12_combout\ = (\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\) # ((\inst7|q\(20))))) # (!\ReadRegister1[1]~input_o\ & (!\ReadRegister1[0]~input_o\ & (\inst5|q\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst5|q\(20),
	datad => \inst7|q\(20),
	combout => \inst70|Mux11~12_combout\);

-- Location: LCCOMB_X26_Y22_N14
\inst70|Mux12~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux12~0_combout\ = (\ReadRegister1[3]~input_o\ & (\ReadRegister1[2]~input_o\)) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & ((\inst23|q\(19)))) # (!\ReadRegister1[2]~input_o\ & (\inst19|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst19|q\(19),
	datad => \inst23|q\(19),
	combout => \inst70|Mux12~0_combout\);

-- Location: LCCOMB_X23_Y23_N18
\inst70|Mux12~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux12~2_combout\ = (\ReadRegister1[2]~input_o\ & (\ReadRegister1[3]~input_o\)) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & ((\inst26|q\(19)))) # (!\ReadRegister1[3]~input_o\ & (\inst18|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst18|q\(19),
	datad => \inst26|q\(19),
	combout => \inst70|Mux12~2_combout\);

-- Location: LCCOMB_X22_Y23_N2
\inst70|Mux12~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux12~3_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux12~2_combout\ & ((\inst30|q\(19)))) # (!\inst70|Mux12~2_combout\ & (\inst22|q\(19))))) # (!\ReadRegister1[2]~input_o\ & (((\inst70|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst22|q\(19),
	datac => \inst30|q\(19),
	datad => \inst70|Mux12~2_combout\,
	combout => \inst70|Mux12~3_combout\);

-- Location: LCCOMB_X25_Y19_N30
\inst70|Mux12~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux12~10_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst11|q\(19)) # ((\ReadRegister1[0]~input_o\)))) # (!\ReadRegister1[1]~input_o\ & (((\inst9|q\(19) & !\ReadRegister1[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst11|q\(19),
	datac => \inst9|q\(19),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux12~10_combout\);

-- Location: LCCOMB_X34_Y22_N22
\inst70|Mux12~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux12~12_combout\ = (\ReadRegister1[1]~input_o\ & (\ReadRegister1[0]~input_o\)) # (!\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\ & ((\inst6|q\(19)))) # (!\ReadRegister1[0]~input_o\ & (\inst5|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst5|q\(19),
	datad => \inst6|q\(19),
	combout => \inst70|Mux12~12_combout\);

-- Location: LCCOMB_X32_Y22_N2
\inst70|Mux12~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux12~13_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux12~12_combout\ & ((\inst8|q\(19)))) # (!\inst70|Mux12~12_combout\ & (\inst7|q\(19))))) # (!\ReadRegister1[1]~input_o\ & (((\inst70|Mux12~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|q\(19),
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst8|q\(19),
	datad => \inst70|Mux12~12_combout\,
	combout => \inst70|Mux12~13_combout\);

-- Location: LCCOMB_X31_Y23_N18
\inst70|Mux12~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux12~14_combout\ = (\inst70|Mux0~17_combout\ & ((\inst70|Mux0~18_combout\ & ((\inst70|Mux12~13_combout\))) # (!\inst70|Mux0~18_combout\ & (\inst2|q\(19))))) # (!\inst70|Mux0~17_combout\ & (\inst70|Mux0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~17_combout\,
	datab => \inst70|Mux0~18_combout\,
	datac => \inst2|q\(19),
	datad => \inst70|Mux12~13_combout\,
	combout => \inst70|Mux12~14_combout\);

-- Location: LCCOMB_X31_Y23_N22
\inst70|Mux12~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux12~15_combout\ = (\inst70|Mux0~14_combout\ & ((\inst70|Mux12~14_combout\ & (\inst4|q\(19))) # (!\inst70|Mux12~14_combout\ & ((\inst3|q\(19)))))) # (!\inst70|Mux0~14_combout\ & (\inst70|Mux12~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~14_combout\,
	datab => \inst70|Mux12~14_combout\,
	datac => \inst4|q\(19),
	datad => \inst3|q\(19),
	combout => \inst70|Mux12~15_combout\);

-- Location: LCCOMB_X25_Y19_N10
\inst70|Mux13~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux13~0_combout\ = (\ReadRegister1[1]~input_o\ & (((\ReadRegister1[0]~input_o\)))) # (!\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\ & (\inst10|q\(18))) # (!\ReadRegister1[0]~input_o\ & ((\inst9|q\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst10|q\(18),
	datac => \inst9|q\(18),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux13~0_combout\);

-- Location: LCCOMB_X26_Y22_N26
\inst70|Mux13~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux13~4_combout\ = (\ReadRegister1[3]~input_o\ & (\ReadRegister1[2]~input_o\)) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & ((\inst23|q\(18)))) # (!\ReadRegister1[2]~input_o\ & (\inst19|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst19|q\(18),
	datad => \inst23|q\(18),
	combout => \inst70|Mux13~4_combout\);

-- Location: LCCOMB_X28_Y22_N14
\inst70|Mux13~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux13~9_combout\ = (\ReadRegister1[3]~input_o\ & (((\ReadRegister1[2]~input_o\)))) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & (\inst24|q\(18))) # (!\ReadRegister1[2]~input_o\ & ((\inst20|q\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst24|q\(18),
	datac => \inst20|q\(18),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux13~9_combout\);

-- Location: LCCOMB_X26_Y20_N14
\inst70|Mux13~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux13~17_combout\ = (\ReadRegister1[0]~input_o\ & (\ReadRegister1[1]~input_o\)) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & ((\inst15|q\(18)))) # (!\ReadRegister1[1]~input_o\ & (\inst13|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst13|q\(18),
	datad => \inst15|q\(18),
	combout => \inst70|Mux13~17_combout\);

-- Location: LCCOMB_X23_Y23_N2
\inst70|Mux14~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux14~2_combout\ = (\ReadRegister1[2]~input_o\ & (\ReadRegister1[3]~input_o\)) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & ((\inst26|q\(17)))) # (!\ReadRegister1[3]~input_o\ & (\inst18|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst18|q\(17),
	datad => \inst26|q\(17),
	combout => \inst70|Mux14~2_combout\);

-- Location: LCCOMB_X22_Y23_N22
\inst70|Mux14~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux14~3_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux14~2_combout\ & ((\inst30|q\(17)))) # (!\inst70|Mux14~2_combout\ & (\inst22|q\(17))))) # (!\ReadRegister1[2]~input_o\ & (((\inst70|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst22|q\(17),
	datac => \inst30|q\(17),
	datad => \inst70|Mux14~2_combout\,
	combout => \inst70|Mux14~3_combout\);

-- Location: LCCOMB_X35_Y26_N2
\inst70|Mux14~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux14~4_combout\ = (\ReadRegister1[2]~input_o\ & (\ReadRegister1[3]~input_o\)) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & ((\inst25|q\(17)))) # (!\ReadRegister1[3]~input_o\ & (\inst17|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst17|q\(17),
	datad => \inst25|q\(17),
	combout => \inst70|Mux14~4_combout\);

-- Location: LCCOMB_X31_Y26_N26
\inst70|Mux14~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux14~5_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux14~4_combout\ & ((\inst29|q\(17)))) # (!\inst70|Mux14~4_combout\ & (\inst21|q\(17))))) # (!\ReadRegister1[2]~input_o\ & (((\inst70|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst21|q\(17),
	datac => \inst29|q\(17),
	datad => \inst70|Mux14~4_combout\,
	combout => \inst70|Mux14~5_combout\);

-- Location: LCCOMB_X26_Y20_N30
\inst70|Mux14~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux14~6_combout\ = (\ReadRegister1[1]~input_o\ & (((\ReadRegister1[0]~input_o\)))) # (!\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\ & ((\inst70|Mux14~3_combout\))) # (!\ReadRegister1[0]~input_o\ & (\inst70|Mux14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux14~5_combout\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \ReadRegister1[0]~input_o\,
	datad => \inst70|Mux14~3_combout\,
	combout => \inst70|Mux14~6_combout\);

-- Location: LCCOMB_X28_Y22_N18
\inst70|Mux14~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux14~7_combout\ = (\ReadRegister1[3]~input_o\ & (((\ReadRegister1[2]~input_o\)))) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & (\inst24|q\(17))) # (!\ReadRegister1[2]~input_o\ & ((\inst20|q\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst24|q\(17),
	datac => \inst20|q\(17),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux14~7_combout\);

-- Location: LCCOMB_X25_Y19_N22
\inst70|Mux14~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux14~10_combout\ = (\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\) # ((\inst11|q\(17))))) # (!\ReadRegister1[1]~input_o\ & (!\ReadRegister1[0]~input_o\ & (\inst9|q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst9|q\(17),
	datad => \inst11|q\(17),
	combout => \inst70|Mux14~10_combout\);

-- Location: LCCOMB_X26_Y18_N14
\inst70|Mux14~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux14~11_combout\ = (\inst70|Mux14~10_combout\ & (((\inst12|q\(17)) # (!\ReadRegister1[0]~input_o\)))) # (!\inst70|Mux14~10_combout\ & (\inst10|q\(17) & ((\ReadRegister1[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|q\(17),
	datab => \inst70|Mux14~10_combout\,
	datac => \inst12|q\(17),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux14~11_combout\);

-- Location: LCCOMB_X31_Y22_N2
\inst70|Mux14~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux14~12_combout\ = (\ReadRegister1[1]~input_o\ & (((\ReadRegister1[0]~input_o\)))) # (!\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\ & (\inst6|q\(17))) # (!\ReadRegister1[0]~input_o\ & ((\inst5|q\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst6|q\(17),
	datac => \inst5|q\(17),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux14~12_combout\);

-- Location: LCCOMB_X26_Y20_N16
\inst70|Mux14~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux14~17_combout\ = (\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\) # ((\inst14|q\(17))))) # (!\ReadRegister1[0]~input_o\ & (!\ReadRegister1[1]~input_o\ & (\inst13|q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst13|q\(17),
	datad => \inst14|q\(17),
	combout => \inst70|Mux14~17_combout\);

-- Location: LCCOMB_X24_Y27_N26
\inst70|Mux15~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux15~2_combout\ = (\ReadRegister1[2]~input_o\ & (((\ReadRegister1[3]~input_o\)))) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & (\inst26|q\(16))) # (!\ReadRegister1[3]~input_o\ & ((\inst18|q\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst26|q\(16),
	datac => \inst18|q\(16),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux15~2_combout\);

-- Location: LCCOMB_X22_Y23_N18
\inst70|Mux15~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux15~3_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux15~2_combout\ & ((\inst30|q\(16)))) # (!\inst70|Mux15~2_combout\ & (\inst22|q\(16))))) # (!\ReadRegister1[2]~input_o\ & (((\inst70|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst22|q\(16),
	datac => \inst30|q\(16),
	datad => \inst70|Mux15~2_combout\,
	combout => \inst70|Mux15~3_combout\);

-- Location: LCCOMB_X22_Y22_N6
\inst70|Mux15~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux15~4_combout\ = (\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\) # ((\inst23|q\(16))))) # (!\ReadRegister1[2]~input_o\ & (!\ReadRegister1[3]~input_o\ & (\inst19|q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst19|q\(16),
	datad => \inst23|q\(16),
	combout => \inst70|Mux15~4_combout\);

-- Location: LCCOMB_X21_Y27_N10
\inst70|Mux15~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux15~6_combout\ = (\ReadRegister1[2]~input_o\ & (\ReadRegister1[3]~input_o\)) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & ((\inst25|q\(16)))) # (!\ReadRegister1[3]~input_o\ & (\inst17|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst17|q\(16),
	datad => \inst25|q\(16),
	combout => \inst70|Mux15~6_combout\);

-- Location: LCCOMB_X31_Y22_N14
\inst70|Mux15~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux15~12_combout\ = (\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\) # ((\inst7|q\(16))))) # (!\ReadRegister1[1]~input_o\ & (!\ReadRegister1[0]~input_o\ & (\inst5|q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst5|q\(16),
	datad => \inst7|q\(16),
	combout => \inst70|Mux15~12_combout\);

-- Location: LCCOMB_X32_Y22_N30
\inst70|Mux15~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux15~13_combout\ = (\inst70|Mux15~12_combout\ & (((\inst8|q\(16)) # (!\ReadRegister1[0]~input_o\)))) # (!\inst70|Mux15~12_combout\ & (\inst6|q\(16) & ((\ReadRegister1[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux15~12_combout\,
	datab => \inst6|q\(16),
	datac => \inst8|q\(16),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux15~13_combout\);

-- Location: LCCOMB_X27_Y20_N8
\inst70|Mux15~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux15~14_combout\ = (\inst70|Mux0~18_combout\ & (((\inst70|Mux15~13_combout\) # (!\inst70|Mux0~17_combout\)))) # (!\inst70|Mux0~18_combout\ & (\inst2|q\(16) & (\inst70|Mux0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~18_combout\,
	datab => \inst2|q\(16),
	datac => \inst70|Mux0~17_combout\,
	datad => \inst70|Mux15~13_combout\,
	combout => \inst70|Mux15~14_combout\);

-- Location: LCCOMB_X22_Y22_N10
\inst70|Mux16~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux16~0_combout\ = (\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\) # ((\inst23|q\(15))))) # (!\ReadRegister1[2]~input_o\ & (!\ReadRegister1[3]~input_o\ & (\inst19|q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst19|q\(15),
	datad => \inst23|q\(15),
	combout => \inst70|Mux16~0_combout\);

-- Location: LCCOMB_X21_Y27_N6
\inst70|Mux16~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux16~4_combout\ = (\ReadRegister1[2]~input_o\ & (\ReadRegister1[3]~input_o\)) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & ((\inst25|q\(15)))) # (!\ReadRegister1[3]~input_o\ & (\inst17|q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst17|q\(15),
	datad => \inst25|q\(15),
	combout => \inst70|Mux16~4_combout\);

-- Location: LCCOMB_X25_Y27_N22
\inst70|Mux16~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux16~7_combout\ = (\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\) # ((\inst24|q\(15))))) # (!\ReadRegister1[2]~input_o\ & (!\ReadRegister1[3]~input_o\ & (\inst20|q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst20|q\(15),
	datad => \inst24|q\(15),
	combout => \inst70|Mux16~7_combout\);

-- Location: LCCOMB_X28_Y27_N22
\inst70|Mux16~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux16~8_combout\ = (\inst70|Mux16~7_combout\ & (((\inst63|q\(15)) # (!\ReadRegister1[3]~input_o\)))) # (!\inst70|Mux16~7_combout\ & (\inst28|q\(15) & ((\ReadRegister1[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|q\(15),
	datab => \inst70|Mux16~7_combout\,
	datac => \inst63|q\(15),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux16~8_combout\);

-- Location: LCCOMB_X25_Y19_N16
\inst70|Mux16~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux16~10_combout\ = (\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\) # ((\inst11|q\(15))))) # (!\ReadRegister1[1]~input_o\ & (!\ReadRegister1[0]~input_o\ & (\inst9|q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst9|q\(15),
	datad => \inst11|q\(15),
	combout => \inst70|Mux16~10_combout\);

-- Location: LCCOMB_X31_Y22_N18
\inst70|Mux16~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux16~12_combout\ = (\ReadRegister1[1]~input_o\ & (\ReadRegister1[0]~input_o\)) # (!\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\ & ((\inst6|q\(15)))) # (!\ReadRegister1[0]~input_o\ & (\inst5|q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst5|q\(15),
	datad => \inst6|q\(15),
	combout => \inst70|Mux16~12_combout\);

-- Location: LCCOMB_X30_Y21_N24
\inst70|Mux16~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux16~13_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux16~12_combout\ & ((\inst8|q\(15)))) # (!\inst70|Mux16~12_combout\ & (\inst7|q\(15))))) # (!\ReadRegister1[1]~input_o\ & (((\inst70|Mux16~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst7|q\(15),
	datac => \inst8|q\(15),
	datad => \inst70|Mux16~12_combout\,
	combout => \inst70|Mux16~13_combout\);

-- Location: LCCOMB_X27_Y20_N10
\inst70|Mux16~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux16~14_combout\ = (\inst70|Mux0~17_combout\ & ((\inst70|Mux0~18_combout\ & ((\inst70|Mux16~13_combout\))) # (!\inst70|Mux0~18_combout\ & (\inst2|q\(15))))) # (!\inst70|Mux0~17_combout\ & (((\inst70|Mux0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|q\(15),
	datab => \inst70|Mux16~13_combout\,
	datac => \inst70|Mux0~17_combout\,
	datad => \inst70|Mux0~18_combout\,
	combout => \inst70|Mux16~14_combout\);

-- Location: LCCOMB_X27_Y20_N22
\inst70|Mux16~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux16~15_combout\ = (\inst70|Mux16~14_combout\ & (((\inst4|q\(15)) # (!\inst70|Mux0~14_combout\)))) # (!\inst70|Mux16~14_combout\ & (\inst3|q\(15) & ((\inst70|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux16~14_combout\,
	datab => \inst3|q\(15),
	datac => \inst4|q\(15),
	datad => \inst70|Mux0~14_combout\,
	combout => \inst70|Mux16~15_combout\);

-- Location: LCCOMB_X23_Y21_N22
\inst70|Mux16~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux16~17_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst14|q\(15)) # ((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & (((\inst13|q\(15) & !\ReadRegister1[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst14|q\(15),
	datac => \inst13|q\(15),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux16~17_combout\);

-- Location: LCCOMB_X26_Y26_N2
\inst70|Mux17~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux17~0_combout\ = (\ReadRegister1[1]~input_o\ & (((\ReadRegister1[0]~input_o\)))) # (!\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\ & (\inst10|q\(14))) # (!\ReadRegister1[0]~input_o\ & ((\inst9|q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst10|q\(14),
	datac => \inst9|q\(14),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux17~0_combout\);

-- Location: LCCOMB_X22_Y22_N30
\inst70|Mux17~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux17~4_combout\ = (\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\) # ((\inst23|q\(14))))) # (!\ReadRegister1[2]~input_o\ & (!\ReadRegister1[3]~input_o\ & (\inst19|q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst19|q\(14),
	datad => \inst23|q\(14),
	combout => \inst70|Mux17~4_combout\);

-- Location: LCCOMB_X21_Y27_N26
\inst70|Mux17~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux17~6_combout\ = (\ReadRegister1[2]~input_o\ & (\ReadRegister1[3]~input_o\)) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & ((\inst25|q\(14)))) # (!\ReadRegister1[3]~input_o\ & (\inst17|q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst17|q\(14),
	datad => \inst25|q\(14),
	combout => \inst70|Mux17~6_combout\);

-- Location: LCCOMB_X25_Y27_N18
\inst70|Mux17~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux17~9_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst24|q\(14)) # ((\ReadRegister1[3]~input_o\)))) # (!\ReadRegister1[2]~input_o\ & (((\inst20|q\(14) & !\ReadRegister1[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst24|q\(14),
	datac => \inst20|q\(14),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux17~9_combout\);

-- Location: LCCOMB_X28_Y27_N18
\inst70|Mux17~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux17~10_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux17~9_combout\ & (\inst63|q\(14))) # (!\inst70|Mux17~9_combout\ & ((\inst28|q\(14)))))) # (!\ReadRegister1[3]~input_o\ & (\inst70|Mux17~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst70|Mux17~9_combout\,
	datac => \inst63|q\(14),
	datad => \inst28|q\(14),
	combout => \inst70|Mux17~10_combout\);

-- Location: LCCOMB_X31_Y22_N30
\inst70|Mux17~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux17~12_combout\ = (\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\) # ((\inst7|q\(14))))) # (!\ReadRegister1[1]~input_o\ & (!\ReadRegister1[0]~input_o\ & (\inst5|q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst5|q\(14),
	datad => \inst7|q\(14),
	combout => \inst70|Mux17~12_combout\);

-- Location: LCCOMB_X30_Y21_N20
\inst70|Mux17~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux17~13_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux17~12_combout\ & ((\inst8|q\(14)))) # (!\inst70|Mux17~12_combout\ & (\inst6|q\(14))))) # (!\ReadRegister1[0]~input_o\ & (((\inst70|Mux17~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|q\(14),
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst8|q\(14),
	datad => \inst70|Mux17~12_combout\,
	combout => \inst70|Mux17~13_combout\);

-- Location: LCCOMB_X27_Y20_N4
\inst70|Mux17~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux17~14_combout\ = (\inst70|Mux0~17_combout\ & ((\inst70|Mux0~18_combout\ & (\inst70|Mux17~13_combout\)) # (!\inst70|Mux0~18_combout\ & ((\inst2|q\(14)))))) # (!\inst70|Mux0~17_combout\ & (((\inst70|Mux0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux17~13_combout\,
	datab => \inst70|Mux0~17_combout\,
	datac => \inst2|q\(14),
	datad => \inst70|Mux0~18_combout\,
	combout => \inst70|Mux17~14_combout\);

-- Location: LCCOMB_X27_Y20_N2
\inst70|Mux17~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux17~15_combout\ = (\inst70|Mux0~14_combout\ & ((\inst70|Mux17~14_combout\ & (\inst4|q\(14))) # (!\inst70|Mux17~14_combout\ & ((\inst3|q\(14)))))) # (!\inst70|Mux0~14_combout\ & (\inst70|Mux17~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~14_combout\,
	datab => \inst70|Mux17~14_combout\,
	datac => \inst4|q\(14),
	datad => \inst3|q\(14),
	combout => \inst70|Mux17~15_combout\);

-- Location: LCCOMB_X22_Y22_N2
\inst70|Mux18~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux18~0_combout\ = (\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\) # ((\inst23|q\(13))))) # (!\ReadRegister1[2]~input_o\ & (!\ReadRegister1[3]~input_o\ & (\inst19|q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst19|q\(13),
	datad => \inst23|q\(13),
	combout => \inst70|Mux18~0_combout\);

-- Location: LCCOMB_X24_Y27_N6
\inst70|Mux18~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux18~2_combout\ = (\ReadRegister1[2]~input_o\ & (\ReadRegister1[3]~input_o\)) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & ((\inst26|q\(13)))) # (!\ReadRegister1[3]~input_o\ & (\inst18|q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst18|q\(13),
	datad => \inst26|q\(13),
	combout => \inst70|Mux18~2_combout\);

-- Location: LCCOMB_X23_Y27_N22
\inst70|Mux18~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux18~3_combout\ = (\inst70|Mux18~2_combout\ & (((\inst30|q\(13)) # (!\ReadRegister1[2]~input_o\)))) # (!\inst70|Mux18~2_combout\ & (\inst22|q\(13) & ((\ReadRegister1[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux18~2_combout\,
	datab => \inst22|q\(13),
	datac => \inst30|q\(13),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux18~3_combout\);

-- Location: LCCOMB_X21_Y27_N14
\inst70|Mux18~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux18~4_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst25|q\(13)) # ((\ReadRegister1[2]~input_o\)))) # (!\ReadRegister1[3]~input_o\ & (((\inst17|q\(13) & !\ReadRegister1[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst25|q\(13),
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst17|q\(13),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux18~4_combout\);

-- Location: LCCOMB_X25_Y27_N14
\inst70|Mux18~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux18~7_combout\ = (\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\) # ((\inst24|q\(13))))) # (!\ReadRegister1[2]~input_o\ & (!\ReadRegister1[3]~input_o\ & (\inst20|q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst20|q\(13),
	datad => \inst24|q\(13),
	combout => \inst70|Mux18~7_combout\);

-- Location: LCCOMB_X26_Y27_N22
\inst70|Mux18~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux18~8_combout\ = (\inst70|Mux18~7_combout\ & (((\inst63|q\(13)) # (!\ReadRegister1[3]~input_o\)))) # (!\inst70|Mux18~7_combout\ & (\inst28|q\(13) & ((\ReadRegister1[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux18~7_combout\,
	datab => \inst28|q\(13),
	datac => \inst63|q\(13),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux18~8_combout\);

-- Location: LCCOMB_X26_Y26_N14
\inst70|Mux18~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux18~10_combout\ = (\ReadRegister1[0]~input_o\ & (\ReadRegister1[1]~input_o\)) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & ((\inst11|q\(13)))) # (!\ReadRegister1[1]~input_o\ & (\inst9|q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst9|q\(13),
	datad => \inst11|q\(13),
	combout => \inst70|Mux18~10_combout\);

-- Location: LCCOMB_X31_Y22_N26
\inst70|Mux18~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux18~12_combout\ = (\ReadRegister1[1]~input_o\ & (((\ReadRegister1[0]~input_o\)))) # (!\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\ & (\inst6|q\(13))) # (!\ReadRegister1[0]~input_o\ & ((\inst5|q\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst6|q\(13),
	datac => \inst5|q\(13),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux18~12_combout\);

-- Location: LCCOMB_X30_Y21_N22
\inst70|Mux18~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux18~13_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux18~12_combout\ & ((\inst8|q\(13)))) # (!\inst70|Mux18~12_combout\ & (\inst7|q\(13))))) # (!\ReadRegister1[1]~input_o\ & (((\inst70|Mux18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst7|q\(13),
	datac => \inst8|q\(13),
	datad => \inst70|Mux18~12_combout\,
	combout => \inst70|Mux18~13_combout\);

-- Location: LCCOMB_X31_Y23_N20
\inst70|Mux18~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux18~14_combout\ = (\inst70|Mux0~17_combout\ & ((\inst70|Mux0~18_combout\ & ((\inst70|Mux18~13_combout\))) # (!\inst70|Mux0~18_combout\ & (\inst2|q\(13))))) # (!\inst70|Mux0~17_combout\ & (((\inst70|Mux0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~17_combout\,
	datab => \inst2|q\(13),
	datac => \inst70|Mux0~18_combout\,
	datad => \inst70|Mux18~13_combout\,
	combout => \inst70|Mux18~14_combout\);

-- Location: LCCOMB_X31_Y23_N26
\inst70|Mux18~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux18~15_combout\ = (\inst70|Mux0~14_combout\ & ((\inst70|Mux18~14_combout\ & ((\inst4|q\(13)))) # (!\inst70|Mux18~14_combout\ & (\inst3|q\(13))))) # (!\inst70|Mux0~14_combout\ & (((\inst70|Mux18~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~14_combout\,
	datab => \inst3|q\(13),
	datac => \inst4|q\(13),
	datad => \inst70|Mux18~14_combout\,
	combout => \inst70|Mux18~15_combout\);

-- Location: LCCOMB_X23_Y21_N2
\inst70|Mux18~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux18~17_combout\ = (\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\) # ((\inst14|q\(13))))) # (!\ReadRegister1[0]~input_o\ & (!\ReadRegister1[1]~input_o\ & (\inst13|q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst13|q\(13),
	datad => \inst14|q\(13),
	combout => \inst70|Mux18~17_combout\);

-- Location: LCCOMB_X24_Y27_N10
\inst70|Mux19~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux19~2_combout\ = (\ReadRegister1[2]~input_o\ & (((\ReadRegister1[3]~input_o\)))) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & (\inst26|q\(12))) # (!\ReadRegister1[3]~input_o\ & ((\inst18|q\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst26|q\(12),
	datac => \inst18|q\(12),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux19~2_combout\);

-- Location: LCCOMB_X23_Y27_N18
\inst70|Mux19~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux19~3_combout\ = (\inst70|Mux19~2_combout\ & (((\inst30|q\(12)) # (!\ReadRegister1[2]~input_o\)))) # (!\inst70|Mux19~2_combout\ & (\inst22|q\(12) & ((\ReadRegister1[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux19~2_combout\,
	datab => \inst22|q\(12),
	datac => \inst30|q\(12),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux19~3_combout\);

-- Location: LCCOMB_X22_Y22_N14
\inst70|Mux19~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux19~4_combout\ = (\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\) # ((\inst23|q\(12))))) # (!\ReadRegister1[2]~input_o\ & (!\ReadRegister1[3]~input_o\ & (\inst19|q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst19|q\(12),
	datad => \inst23|q\(12),
	combout => \inst70|Mux19~4_combout\);

-- Location: LCCOMB_X21_Y27_N2
\inst70|Mux19~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux19~6_combout\ = (\ReadRegister1[2]~input_o\ & (\ReadRegister1[3]~input_o\)) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & ((\inst25|q\(12)))) # (!\ReadRegister1[3]~input_o\ & (\inst17|q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst17|q\(12),
	datad => \inst25|q\(12),
	combout => \inst70|Mux19~6_combout\);

-- Location: LCCOMB_X31_Y22_N6
\inst70|Mux19~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux19~12_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst7|q\(12)) # ((\ReadRegister1[0]~input_o\)))) # (!\ReadRegister1[1]~input_o\ & (((\inst5|q\(12) & !\ReadRegister1[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst7|q\(12),
	datac => \inst5|q\(12),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux19~12_combout\);

-- Location: LCCOMB_X30_Y21_N2
\inst70|Mux19~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux19~13_combout\ = (\inst70|Mux19~12_combout\ & (((\inst8|q\(12))) # (!\ReadRegister1[0]~input_o\))) # (!\inst70|Mux19~12_combout\ & (\ReadRegister1[0]~input_o\ & ((\inst6|q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux19~12_combout\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst8|q\(12),
	datad => \inst6|q\(12),
	combout => \inst70|Mux19~13_combout\);

-- Location: LCCOMB_X31_Y23_N30
\inst70|Mux19~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux19~14_combout\ = (\inst70|Mux0~17_combout\ & ((\inst70|Mux0~18_combout\ & ((\inst70|Mux19~13_combout\))) # (!\inst70|Mux0~18_combout\ & (\inst2|q\(12))))) # (!\inst70|Mux0~17_combout\ & (\inst70|Mux0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~17_combout\,
	datab => \inst70|Mux0~18_combout\,
	datac => \inst2|q\(12),
	datad => \inst70|Mux19~13_combout\,
	combout => \inst70|Mux19~14_combout\);

-- Location: LCCOMB_X24_Y27_N14
\inst70|Mux20~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux20~2_combout\ = (\ReadRegister1[2]~input_o\ & (((\ReadRegister1[3]~input_o\)))) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & (\inst26|q\(11))) # (!\ReadRegister1[3]~input_o\ & ((\inst18|q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst26|q\(11),
	datac => \inst18|q\(11),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux20~2_combout\);

-- Location: LCCOMB_X29_Y23_N22
\inst70|Mux20~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux20~3_combout\ = (\inst70|Mux20~2_combout\ & (((\inst30|q\(11)) # (!\ReadRegister1[2]~input_o\)))) # (!\inst70|Mux20~2_combout\ & (\inst22|q\(11) & ((\ReadRegister1[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux20~2_combout\,
	datab => \inst22|q\(11),
	datac => \inst30|q\(11),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux20~3_combout\);

-- Location: LCCOMB_X21_Y27_N22
\inst70|Mux20~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux20~4_combout\ = (\ReadRegister1[2]~input_o\ & (\ReadRegister1[3]~input_o\)) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & ((\inst25|q\(11)))) # (!\ReadRegister1[3]~input_o\ & (\inst17|q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst17|q\(11),
	datad => \inst25|q\(11),
	combout => \inst70|Mux20~4_combout\);

-- Location: LCCOMB_X29_Y25_N20
\inst70|Mux20~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux20~5_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux20~4_combout\ & ((\inst29|q\(11)))) # (!\inst70|Mux20~4_combout\ & (\inst21|q\(11))))) # (!\ReadRegister1[2]~input_o\ & (((\inst70|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst21|q\(11),
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst29|q\(11),
	datad => \inst70|Mux20~4_combout\,
	combout => \inst70|Mux20~5_combout\);

-- Location: LCCOMB_X29_Y25_N30
\inst70|Mux20~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux20~6_combout\ = (\ReadRegister1[1]~input_o\ & (((\ReadRegister1[0]~input_o\)))) # (!\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\ & (\inst70|Mux20~3_combout\)) # (!\ReadRegister1[0]~input_o\ & ((\inst70|Mux20~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux20~3_combout\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \ReadRegister1[0]~input_o\,
	datad => \inst70|Mux20~5_combout\,
	combout => \inst70|Mux20~6_combout\);

-- Location: LCCOMB_X27_Y21_N2
\inst70|Mux20~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux20~10_combout\ = (\ReadRegister1[0]~input_o\ & (((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & (\inst11|q\(11))) # (!\ReadRegister1[1]~input_o\ & ((\inst9|q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst11|q\(11),
	datac => \inst9|q\(11),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux20~10_combout\);

-- Location: LCCOMB_X26_Y21_N28
\inst70|Mux20~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux20~11_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux20~10_combout\ & ((\inst12|q\(11)))) # (!\inst70|Mux20~10_combout\ & (\inst10|q\(11))))) # (!\ReadRegister1[0]~input_o\ & (((\inst70|Mux20~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|q\(11),
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst12|q\(11),
	datad => \inst70|Mux20~10_combout\,
	combout => \inst70|Mux20~11_combout\);

-- Location: LCCOMB_X23_Y23_N14
\inst70|Mux21~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux21~2_combout\ = (\ReadRegister1[2]~input_o\ & (((\ReadRegister1[3]~input_o\)))) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & (\inst26|q\(10))) # (!\ReadRegister1[3]~input_o\ & ((\inst18|q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst26|q\(10),
	datac => \inst18|q\(10),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux21~2_combout\);

-- Location: LCCOMB_X25_Y27_N30
\inst70|Mux21~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux21~9_combout\ = (\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\) # ((\inst24|q\(10))))) # (!\ReadRegister1[2]~input_o\ & (!\ReadRegister1[3]~input_o\ & (\inst20|q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst20|q\(10),
	datad => \inst24|q\(10),
	combout => \inst70|Mux21~9_combout\);

-- Location: LCCOMB_X23_Y21_N14
\inst70|Mux21~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux21~17_combout\ = (\ReadRegister1[0]~input_o\ & (\ReadRegister1[1]~input_o\)) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & ((\inst15|q\(10)))) # (!\ReadRegister1[1]~input_o\ & (\inst13|q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst13|q\(10),
	datad => \inst15|q\(10),
	combout => \inst70|Mux21~17_combout\);

-- Location: LCCOMB_X22_Y22_N26
\inst70|Mux22~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux22~0_combout\ = (\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\) # ((\inst23|q\(9))))) # (!\ReadRegister1[2]~input_o\ & (!\ReadRegister1[3]~input_o\ & (\inst19|q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst19|q\(9),
	datad => \inst23|q\(9),
	combout => \inst70|Mux22~0_combout\);

-- Location: LCCOMB_X24_Y27_N18
\inst70|Mux22~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux22~2_combout\ = (\ReadRegister1[2]~input_o\ & (((\ReadRegister1[3]~input_o\)))) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & (\inst26|q\(9))) # (!\ReadRegister1[3]~input_o\ & ((\inst18|q\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst26|q\(9),
	datac => \inst18|q\(9),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux22~2_combout\);

-- Location: LCCOMB_X22_Y23_N26
\inst70|Mux22~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux22~3_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux22~2_combout\ & ((\inst30|q\(9)))) # (!\inst70|Mux22~2_combout\ & (\inst22|q\(9))))) # (!\ReadRegister1[2]~input_o\ & (((\inst70|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst22|q\(9),
	datac => \inst30|q\(9),
	datad => \inst70|Mux22~2_combout\,
	combout => \inst70|Mux22~3_combout\);

-- Location: LCCOMB_X25_Y27_N2
\inst70|Mux22~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux22~7_combout\ = (\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\) # ((\inst24|q\(9))))) # (!\ReadRegister1[2]~input_o\ & (!\ReadRegister1[3]~input_o\ & (\inst20|q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst20|q\(9),
	datad => \inst24|q\(9),
	combout => \inst70|Mux22~7_combout\);

-- Location: LCCOMB_X26_Y28_N6
\inst70|Mux22~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux22~8_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux22~7_combout\ & (\inst63|q\(9))) # (!\inst70|Mux22~7_combout\ & ((\inst28|q\(9)))))) # (!\ReadRegister1[3]~input_o\ & (\inst70|Mux22~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst70|Mux22~7_combout\,
	datac => \inst63|q\(9),
	datad => \inst28|q\(9),
	combout => \inst70|Mux22~8_combout\);

-- Location: LCCOMB_X26_Y26_N30
\inst70|Mux22~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux22~10_combout\ = (\ReadRegister1[0]~input_o\ & (\ReadRegister1[1]~input_o\)) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & ((\inst11|q\(9)))) # (!\ReadRegister1[1]~input_o\ & (\inst9|q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst9|q\(9),
	datad => \inst11|q\(9),
	combout => \inst70|Mux22~10_combout\);

-- Location: LCCOMB_X25_Y26_N18
\inst70|Mux22~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux22~11_combout\ = (\inst70|Mux22~10_combout\ & (((\inst12|q\(9))) # (!\ReadRegister1[0]~input_o\))) # (!\inst70|Mux22~10_combout\ & (\ReadRegister1[0]~input_o\ & ((\inst10|q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux22~10_combout\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst12|q\(9),
	datad => \inst10|q\(9),
	combout => \inst70|Mux22~11_combout\);

-- Location: LCCOMB_X25_Y20_N2
\inst70|Mux22~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux22~12_combout\ = (\ReadRegister1[1]~input_o\ & (\ReadRegister1[0]~input_o\)) # (!\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\ & ((\inst6|q\(9)))) # (!\ReadRegister1[0]~input_o\ & (\inst5|q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst5|q\(9),
	datad => \inst6|q\(9),
	combout => \inst70|Mux22~12_combout\);

-- Location: LCCOMB_X26_Y26_N10
\inst70|Mux23~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux23~0_combout\ = (\ReadRegister1[1]~input_o\ & (\ReadRegister1[0]~input_o\)) # (!\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\ & ((\inst10|q\(8)))) # (!\ReadRegister1[0]~input_o\ & (\inst9|q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst9|q\(8),
	datad => \inst10|q\(8),
	combout => \inst70|Mux23~0_combout\);

-- Location: LCCOMB_X24_Y27_N30
\inst70|Mux23~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux23~2_combout\ = (\ReadRegister1[2]~input_o\ & (((\ReadRegister1[3]~input_o\)))) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & (\inst26|q\(8))) # (!\ReadRegister1[3]~input_o\ & ((\inst18|q\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst26|q\(8),
	datac => \inst18|q\(8),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux23~2_combout\);

-- Location: LCCOMB_X22_Y23_N14
\inst70|Mux23~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux23~3_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux23~2_combout\ & ((\inst30|q\(8)))) # (!\inst70|Mux23~2_combout\ & (\inst22|q\(8))))) # (!\ReadRegister1[2]~input_o\ & (((\inst70|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst22|q\(8),
	datac => \inst30|q\(8),
	datad => \inst70|Mux23~2_combout\,
	combout => \inst70|Mux23~3_combout\);

-- Location: LCCOMB_X22_Y24_N2
\inst70|Mux23~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux23~4_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst23|q\(8)) # ((\ReadRegister1[3]~input_o\)))) # (!\ReadRegister1[2]~input_o\ & (((\inst19|q\(8) & !\ReadRegister1[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst23|q\(8),
	datac => \inst19|q\(8),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux23~4_combout\);

-- Location: LCCOMB_X23_Y25_N2
\inst70|Mux23~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux23~5_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux23~4_combout\ & ((\inst31|q\(8)))) # (!\inst70|Mux23~4_combout\ & (\inst27|q\(8))))) # (!\ReadRegister1[3]~input_o\ & (((\inst70|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|q\(8),
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst31|q\(8),
	datad => \inst70|Mux23~4_combout\,
	combout => \inst70|Mux23~5_combout\);

-- Location: LCCOMB_X29_Y27_N12
\inst70|Mux23~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux23~6_combout\ = (\ReadRegister1[2]~input_o\ & (((\ReadRegister1[3]~input_o\)))) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & (\inst25|q\(8))) # (!\ReadRegister1[3]~input_o\ & ((\inst17|q\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst25|q\(8),
	datac => \inst17|q\(8),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux23~6_combout\);

-- Location: LCCOMB_X30_Y27_N2
\inst70|Mux23~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux23~7_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux23~6_combout\ & ((\inst29|q\(8)))) # (!\inst70|Mux23~6_combout\ & (\inst21|q\(8))))) # (!\ReadRegister1[2]~input_o\ & (((\inst70|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst21|q\(8),
	datac => \inst29|q\(8),
	datad => \inst70|Mux23~6_combout\,
	combout => \inst70|Mux23~7_combout\);

-- Location: LCCOMB_X22_Y25_N0
\inst70|Mux23~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux23~8_combout\ = (\ReadRegister1[1]~input_o\ & (((\ReadRegister1[0]~input_o\) # (\inst70|Mux23~5_combout\)))) # (!\ReadRegister1[1]~input_o\ & (\inst70|Mux23~7_combout\ & (!\ReadRegister1[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux23~7_combout\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \ReadRegister1[0]~input_o\,
	datad => \inst70|Mux23~5_combout\,
	combout => \inst70|Mux23~8_combout\);

-- Location: LCCOMB_X25_Y27_N6
\inst70|Mux23~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux23~9_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst24|q\(8)) # ((\ReadRegister1[3]~input_o\)))) # (!\ReadRegister1[2]~input_o\ & (((\inst20|q\(8) & !\ReadRegister1[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst24|q\(8),
	datac => \inst20|q\(8),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux23~9_combout\);

-- Location: LCCOMB_X26_Y28_N18
\inst70|Mux23~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux23~10_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux23~9_combout\ & ((\inst63|q\(8)))) # (!\inst70|Mux23~9_combout\ & (\inst28|q\(8))))) # (!\ReadRegister1[3]~input_o\ & (((\inst70|Mux23~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst28|q\(8),
	datac => \inst63|q\(8),
	datad => \inst70|Mux23~9_combout\,
	combout => \inst70|Mux23~10_combout\);

-- Location: LCCOMB_X22_Y25_N10
\inst70|Mux23~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux23~11_combout\ = (\inst70|Mux23~8_combout\ & (((\inst70|Mux23~10_combout\) # (!\ReadRegister1[0]~input_o\)))) # (!\inst70|Mux23~8_combout\ & (\inst70|Mux23~3_combout\ & (\ReadRegister1[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux23~3_combout\,
	datab => \inst70|Mux23~8_combout\,
	datac => \ReadRegister1[0]~input_o\,
	datad => \inst70|Mux23~10_combout\,
	combout => \inst70|Mux23~11_combout\);

-- Location: LCCOMB_X25_Y22_N10
\inst70|Mux23~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux23~17_combout\ = (\ReadRegister1[0]~input_o\ & (\ReadRegister1[1]~input_o\)) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & ((\inst15|q\(8)))) # (!\ReadRegister1[1]~input_o\ & (\inst13|q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst13|q\(8),
	datad => \inst15|q\(8),
	combout => \inst70|Mux23~17_combout\);

-- Location: LCCOMB_X25_Y16_N26
\inst70|Mux24~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux24~2_combout\ = (\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\) # ((\inst26|q\(7))))) # (!\ReadRegister1[3]~input_o\ & (!\ReadRegister1[2]~input_o\ & (\inst18|q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst18|q\(7),
	datad => \inst26|q\(7),
	combout => \inst70|Mux24~2_combout\);

-- Location: LCCOMB_X29_Y27_N8
\inst70|Mux24~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux24~4_combout\ = (\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\) # ((\inst25|q\(7))))) # (!\ReadRegister1[3]~input_o\ & (!\ReadRegister1[2]~input_o\ & (\inst17|q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst17|q\(7),
	datad => \inst25|q\(7),
	combout => \inst70|Mux24~4_combout\);

-- Location: LCCOMB_X30_Y27_N30
\inst70|Mux24~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux24~5_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux24~4_combout\ & (\inst29|q\(7))) # (!\inst70|Mux24~4_combout\ & ((\inst21|q\(7)))))) # (!\ReadRegister1[2]~input_o\ & (\inst70|Mux24~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst70|Mux24~4_combout\,
	datac => \inst29|q\(7),
	datad => \inst21|q\(7),
	combout => \inst70|Mux24~5_combout\);

-- Location: LCCOMB_X27_Y26_N12
\inst70|Mux24~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux24~10_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst11|q\(7)) # ((\ReadRegister1[0]~input_o\)))) # (!\ReadRegister1[1]~input_o\ & (((\inst9|q\(7) & !\ReadRegister1[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst11|q\(7),
	datac => \inst9|q\(7),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux24~10_combout\);

-- Location: LCCOMB_X25_Y26_N24
\inst70|Mux24~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux24~11_combout\ = (\inst70|Mux24~10_combout\ & (((\inst12|q\(7))) # (!\ReadRegister1[0]~input_o\))) # (!\inst70|Mux24~10_combout\ & (\ReadRegister1[0]~input_o\ & ((\inst10|q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux24~10_combout\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst12|q\(7),
	datad => \inst10|q\(7),
	combout => \inst70|Mux24~11_combout\);

-- Location: LCCOMB_X25_Y20_N30
\inst70|Mux24~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux24~12_combout\ = (\ReadRegister1[1]~input_o\ & (\ReadRegister1[0]~input_o\)) # (!\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\ & ((\inst6|q\(7)))) # (!\ReadRegister1[0]~input_o\ & (\inst5|q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst5|q\(7),
	datad => \inst6|q\(7),
	combout => \inst70|Mux24~12_combout\);

-- Location: LCCOMB_X25_Y22_N12
\inst70|Mux24~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux24~17_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst14|q\(7)) # ((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & (((\inst13|q\(7) & !\ReadRegister1[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst14|q\(7),
	datac => \inst13|q\(7),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux24~17_combout\);

-- Location: LCCOMB_X27_Y26_N0
\inst70|Mux25~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux25~0_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst10|q\(6)) # ((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & (((\inst9|q\(6) & !\ReadRegister1[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|q\(6),
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst9|q\(6),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux25~0_combout\);

-- Location: LCCOMB_X22_Y24_N10
\inst70|Mux25~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux25~4_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst23|q\(6)) # ((\ReadRegister1[3]~input_o\)))) # (!\ReadRegister1[2]~input_o\ & (((\inst19|q\(6) & !\ReadRegister1[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst23|q\(6),
	datac => \inst19|q\(6),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux25~4_combout\);

-- Location: LCCOMB_X29_Y27_N20
\inst70|Mux25~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux25~6_combout\ = (\ReadRegister1[2]~input_o\ & (((\ReadRegister1[3]~input_o\)))) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & (\inst25|q\(6))) # (!\ReadRegister1[3]~input_o\ & ((\inst17|q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst25|q\(6),
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst17|q\(6),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux25~6_combout\);

-- Location: LCCOMB_X30_Y27_N26
\inst70|Mux25~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux25~7_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux25~6_combout\ & (\inst29|q\(6))) # (!\inst70|Mux25~6_combout\ & ((\inst21|q\(6)))))) # (!\ReadRegister1[2]~input_o\ & (\inst70|Mux25~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst70|Mux25~6_combout\,
	datac => \inst29|q\(6),
	datad => \inst21|q\(6),
	combout => \inst70|Mux25~7_combout\);

-- Location: LCCOMB_X25_Y21_N24
\inst70|Mux25~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux25~12_combout\ = (\ReadRegister1[0]~input_o\ & (((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & (\inst7|q\(6))) # (!\ReadRegister1[1]~input_o\ & ((\inst5|q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|q\(6),
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst5|q\(6),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux25~12_combout\);

-- Location: LCCOMB_X30_Y21_N8
\inst70|Mux25~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux25~13_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux25~12_combout\ & ((\inst8|q\(6)))) # (!\inst70|Mux25~12_combout\ & (\inst6|q\(6))))) # (!\ReadRegister1[0]~input_o\ & (((\inst70|Mux25~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|q\(6),
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst8|q\(6),
	datad => \inst70|Mux25~12_combout\,
	combout => \inst70|Mux25~13_combout\);

-- Location: LCCOMB_X28_Y20_N26
\inst70|Mux25~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux25~14_combout\ = (\inst70|Mux0~18_combout\ & (((\inst70|Mux25~13_combout\)) # (!\inst70|Mux0~17_combout\))) # (!\inst70|Mux0~18_combout\ & (\inst70|Mux0~17_combout\ & ((\inst2|q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~18_combout\,
	datab => \inst70|Mux0~17_combout\,
	datac => \inst70|Mux25~13_combout\,
	datad => \inst2|q\(6),
	combout => \inst70|Mux25~14_combout\);

-- Location: LCCOMB_X28_Y20_N2
\inst70|Mux25~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux25~15_combout\ = (\inst70|Mux25~14_combout\ & (((\inst4|q\(6)) # (!\inst70|Mux0~14_combout\)))) # (!\inst70|Mux25~14_combout\ & (\inst3|q\(6) & ((\inst70|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux25~14_combout\,
	datab => \inst3|q\(6),
	datac => \inst4|q\(6),
	datad => \inst70|Mux0~14_combout\,
	combout => \inst70|Mux25~15_combout\);

-- Location: LCCOMB_X22_Y24_N14
\inst70|Mux26~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux26~0_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst23|q\(5)) # ((\ReadRegister1[3]~input_o\)))) # (!\ReadRegister1[2]~input_o\ & (((\inst19|q\(5) & !\ReadRegister1[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst23|q\(5),
	datac => \inst19|q\(5),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux26~0_combout\);

-- Location: LCCOMB_X23_Y25_N18
\inst70|Mux26~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux26~1_combout\ = (\inst70|Mux26~0_combout\ & (((\inst31|q\(5))) # (!\ReadRegister1[3]~input_o\))) # (!\inst70|Mux26~0_combout\ & (\ReadRegister1[3]~input_o\ & ((\inst27|q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux26~0_combout\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst31|q\(5),
	datad => \inst27|q\(5),
	combout => \inst70|Mux26~1_combout\);

-- Location: LCCOMB_X29_Y27_N0
\inst70|Mux26~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux26~4_combout\ = (\ReadRegister1[2]~input_o\ & (((\ReadRegister1[3]~input_o\)))) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & (\inst25|q\(5))) # (!\ReadRegister1[3]~input_o\ & ((\inst17|q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst25|q\(5),
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst17|q\(5),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux26~4_combout\);

-- Location: LCCOMB_X27_Y26_N28
\inst70|Mux26~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux26~10_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst11|q\(5)) # ((\ReadRegister1[0]~input_o\)))) # (!\ReadRegister1[1]~input_o\ & (((\inst9|q\(5) & !\ReadRegister1[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst11|q\(5),
	datac => \inst9|q\(5),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux26~10_combout\);

-- Location: LCCOMB_X23_Y26_N12
\inst70|Mux26~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux26~11_combout\ = (\inst70|Mux26~10_combout\ & (((\inst12|q\(5)) # (!\ReadRegister1[0]~input_o\)))) # (!\inst70|Mux26~10_combout\ & (\inst10|q\(5) & ((\ReadRegister1[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|q\(5),
	datab => \inst70|Mux26~10_combout\,
	datac => \inst12|q\(5),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux26~11_combout\);

-- Location: LCCOMB_X27_Y26_N24
\inst70|Mux27~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux27~0_combout\ = (\ReadRegister1[1]~input_o\ & (((\ReadRegister1[0]~input_o\)))) # (!\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\ & (\inst10|q\(4))) # (!\ReadRegister1[0]~input_o\ & ((\inst9|q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst10|q\(4),
	datac => \inst9|q\(4),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux27~0_combout\);

-- Location: LCCOMB_X25_Y16_N22
\inst70|Mux27~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux27~2_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst26|q\(4)) # ((\ReadRegister1[2]~input_o\)))) # (!\ReadRegister1[3]~input_o\ & (((\inst18|q\(4) & !\ReadRegister1[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst26|q\(4),
	datac => \inst18|q\(4),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux27~2_combout\);

-- Location: LCCOMB_X24_Y16_N14
\inst70|Mux27~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux27~3_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux27~2_combout\ & ((\inst30|q\(4)))) # (!\inst70|Mux27~2_combout\ & (\inst22|q\(4))))) # (!\ReadRegister1[2]~input_o\ & (((\inst70|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst22|q\(4),
	datac => \inst30|q\(4),
	datad => \inst70|Mux27~2_combout\,
	combout => \inst70|Mux27~3_combout\);

-- Location: LCCOMB_X22_Y24_N18
\inst70|Mux27~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux27~4_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst23|q\(4)) # ((\ReadRegister1[3]~input_o\)))) # (!\ReadRegister1[2]~input_o\ & (((\inst19|q\(4) & !\ReadRegister1[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst23|q\(4),
	datac => \inst19|q\(4),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux27~4_combout\);

-- Location: LCCOMB_X25_Y21_N28
\inst70|Mux27~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux27~12_combout\ = (\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\) # ((\inst7|q\(4))))) # (!\ReadRegister1[1]~input_o\ & (!\ReadRegister1[0]~input_o\ & (\inst5|q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst5|q\(4),
	datad => \inst7|q\(4),
	combout => \inst70|Mux27~12_combout\);

-- Location: LCCOMB_X30_Y21_N12
\inst70|Mux27~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux27~13_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux27~12_combout\ & ((\inst8|q\(4)))) # (!\inst70|Mux27~12_combout\ & (\inst6|q\(4))))) # (!\ReadRegister1[0]~input_o\ & (((\inst70|Mux27~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|q\(4),
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst8|q\(4),
	datad => \inst70|Mux27~12_combout\,
	combout => \inst70|Mux27~13_combout\);

-- Location: LCCOMB_X28_Y20_N12
\inst70|Mux27~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux27~14_combout\ = (\inst70|Mux0~17_combout\ & ((\inst70|Mux0~18_combout\ & ((\inst70|Mux27~13_combout\))) # (!\inst70|Mux0~18_combout\ & (\inst2|q\(4))))) # (!\inst70|Mux0~17_combout\ & (((\inst70|Mux0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|q\(4),
	datab => \inst70|Mux0~17_combout\,
	datac => \inst70|Mux27~13_combout\,
	datad => \inst70|Mux0~18_combout\,
	combout => \inst70|Mux27~14_combout\);

-- Location: LCCOMB_X25_Y22_N8
\inst70|Mux27~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux27~17_combout\ = (\ReadRegister1[0]~input_o\ & (\ReadRegister1[1]~input_o\)) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & ((\inst15|q\(4)))) # (!\ReadRegister1[1]~input_o\ & (\inst13|q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst13|q\(4),
	datad => \inst15|q\(4),
	combout => \inst70|Mux27~17_combout\);

-- Location: LCCOMB_X27_Y28_N26
\inst70|Mux28~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux28~7_combout\ = (\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\) # ((\inst24|q\(3))))) # (!\ReadRegister1[2]~input_o\ & (!\ReadRegister1[3]~input_o\ & (\inst20|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst20|q\(3),
	datad => \inst24|q\(3),
	combout => \inst70|Mux28~7_combout\);

-- Location: LCCOMB_X27_Y27_N18
\inst70|Mux28~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux28~8_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux28~7_combout\ & ((\inst63|q\(3)))) # (!\inst70|Mux28~7_combout\ & (\inst28|q\(3))))) # (!\ReadRegister1[3]~input_o\ & (((\inst70|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst28|q\(3),
	datac => \inst63|q\(3),
	datad => \inst70|Mux28~7_combout\,
	combout => \inst70|Mux28~8_combout\);

-- Location: LCCOMB_X27_Y26_N26
\inst70|Mux28~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux28~10_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst11|q\(3)) # ((\ReadRegister1[0]~input_o\)))) # (!\ReadRegister1[1]~input_o\ & (((\inst9|q\(3) & !\ReadRegister1[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst11|q\(3),
	datac => \inst9|q\(3),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux28~10_combout\);

-- Location: LCCOMB_X26_Y21_N8
\inst70|Mux28~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux28~11_combout\ = (\inst70|Mux28~10_combout\ & (((\inst12|q\(3)) # (!\ReadRegister1[0]~input_o\)))) # (!\inst70|Mux28~10_combout\ & (\inst10|q\(3) & ((\ReadRegister1[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|q\(3),
	datab => \inst70|Mux28~10_combout\,
	datac => \inst12|q\(3),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux28~11_combout\);

-- Location: LCCOMB_X25_Y21_N12
\inst70|Mux28~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux28~12_combout\ = (\ReadRegister1[1]~input_o\ & (\ReadRegister1[0]~input_o\)) # (!\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\ & ((\inst6|q\(3)))) # (!\ReadRegister1[0]~input_o\ & (\inst5|q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst5|q\(3),
	datad => \inst6|q\(3),
	combout => \inst70|Mux28~12_combout\);

-- Location: LCCOMB_X25_Y24_N26
\inst70|Mux28~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux28~13_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux28~12_combout\ & ((\inst8|q\(3)))) # (!\inst70|Mux28~12_combout\ & (\inst7|q\(3))))) # (!\ReadRegister1[1]~input_o\ & (((\inst70|Mux28~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|q\(3),
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst8|q\(3),
	datad => \inst70|Mux28~12_combout\,
	combout => \inst70|Mux28~13_combout\);

-- Location: LCCOMB_X27_Y26_N22
\inst70|Mux29~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux29~0_combout\ = (\ReadRegister1[1]~input_o\ & (((\ReadRegister1[0]~input_o\)))) # (!\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\ & (\inst10|q\(2))) # (!\ReadRegister1[0]~input_o\ & ((\inst9|q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst10|q\(2),
	datac => \inst9|q\(2),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux29~0_combout\);

-- Location: LCCOMB_X22_Y24_N26
\inst70|Mux29~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux29~4_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst23|q\(2)) # ((\ReadRegister1[3]~input_o\)))) # (!\ReadRegister1[2]~input_o\ & (((\inst19|q\(2) & !\ReadRegister1[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst23|q\(2),
	datac => \inst19|q\(2),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux29~4_combout\);

-- Location: LCCOMB_X22_Y21_N10
\inst70|Mux29~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux29~5_combout\ = (\inst70|Mux29~4_combout\ & (((\inst31|q\(2))) # (!\ReadRegister1[3]~input_o\))) # (!\inst70|Mux29~4_combout\ & (\ReadRegister1[3]~input_o\ & ((\inst27|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux29~4_combout\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst31|q\(2),
	datad => \inst27|q\(2),
	combout => \inst70|Mux29~5_combout\);

-- Location: LCCOMB_X29_Y27_N28
\inst70|Mux29~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux29~6_combout\ = (\ReadRegister1[2]~input_o\ & (((\ReadRegister1[3]~input_o\)))) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & (\inst25|q\(2))) # (!\ReadRegister1[3]~input_o\ & ((\inst17|q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst25|q\(2),
	datac => \inst17|q\(2),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux29~6_combout\);

-- Location: LCCOMB_X30_Y27_N18
\inst70|Mux29~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux29~7_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux29~6_combout\ & ((\inst29|q\(2)))) # (!\inst70|Mux29~6_combout\ & (\inst21|q\(2))))) # (!\ReadRegister1[2]~input_o\ & (((\inst70|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst21|q\(2),
	datac => \inst29|q\(2),
	datad => \inst70|Mux29~6_combout\,
	combout => \inst70|Mux29~7_combout\);

-- Location: LCCOMB_X23_Y26_N22
\inst70|Mux29~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux29~8_combout\ = (\ReadRegister1[0]~input_o\ & (((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & (\inst70|Mux29~5_combout\)) # (!\ReadRegister1[1]~input_o\ & ((\inst70|Mux29~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux29~5_combout\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst70|Mux29~7_combout\,
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux29~8_combout\);

-- Location: LCCOMB_X25_Y21_N0
\inst70|Mux29~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux29~12_combout\ = (\ReadRegister1[0]~input_o\ & (((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & (\inst7|q\(2))) # (!\ReadRegister1[1]~input_o\ & ((\inst5|q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|q\(2),
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst5|q\(2),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux29~12_combout\);

-- Location: LCCOMB_X32_Y22_N12
\inst70|Mux29~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux29~13_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux29~12_combout\ & ((\inst8|q\(2)))) # (!\inst70|Mux29~12_combout\ & (\inst6|q\(2))))) # (!\ReadRegister1[0]~input_o\ & (((\inst70|Mux29~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|q\(2),
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst8|q\(2),
	datad => \inst70|Mux29~12_combout\,
	combout => \inst70|Mux29~13_combout\);

-- Location: LCCOMB_X23_Y24_N2
\inst70|Mux29~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux29~14_combout\ = (\inst70|Mux0~17_combout\ & ((\inst70|Mux0~18_combout\ & (\inst70|Mux29~13_combout\)) # (!\inst70|Mux0~18_combout\ & ((\inst2|q\(2)))))) # (!\inst70|Mux0~17_combout\ & (((\inst70|Mux0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~17_combout\,
	datab => \inst70|Mux29~13_combout\,
	datac => \inst70|Mux0~18_combout\,
	datad => \inst2|q\(2),
	combout => \inst70|Mux29~14_combout\);

-- Location: LCCOMB_X23_Y24_N0
\inst70|Mux29~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux29~15_combout\ = (\inst70|Mux0~14_combout\ & ((\inst70|Mux29~14_combout\ & (\inst4|q\(2))) # (!\inst70|Mux29~14_combout\ & ((\inst3|q\(2)))))) # (!\inst70|Mux0~14_combout\ & (\inst70|Mux29~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~14_combout\,
	datab => \inst70|Mux29~14_combout\,
	datac => \inst4|q\(2),
	datad => \inst3|q\(2),
	combout => \inst70|Mux29~15_combout\);

-- Location: LCCOMB_X25_Y22_N14
\inst70|Mux29~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux29~17_combout\ = (\ReadRegister1[0]~input_o\ & (((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & (\inst15|q\(2))) # (!\ReadRegister1[1]~input_o\ & ((\inst13|q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst15|q\(2),
	datac => \inst13|q\(2),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux29~17_combout\);

-- Location: LCCOMB_X22_Y24_N30
\inst70|Mux30~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux30~0_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst23|q\(1)) # ((\ReadRegister1[3]~input_o\)))) # (!\ReadRegister1[2]~input_o\ & (((\inst19|q\(1) & !\ReadRegister1[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst23|q\(1),
	datac => \inst19|q\(1),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux30~0_combout\);

-- Location: LCCOMB_X27_Y28_N18
\inst70|Mux30~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux30~7_combout\ = (\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\) # ((\inst24|q\(1))))) # (!\ReadRegister1[2]~input_o\ & (!\ReadRegister1[3]~input_o\ & (\inst20|q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst20|q\(1),
	datad => \inst24|q\(1),
	combout => \inst70|Mux30~7_combout\);

-- Location: LCCOMB_X26_Y27_N18
\inst70|Mux30~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux30~8_combout\ = (\inst70|Mux30~7_combout\ & (((\inst63|q\(1)) # (!\ReadRegister1[3]~input_o\)))) # (!\inst70|Mux30~7_combout\ & (\inst28|q\(1) & ((\ReadRegister1[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux30~7_combout\,
	datab => \inst28|q\(1),
	datac => \inst63|q\(1),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux30~8_combout\);

-- Location: LCCOMB_X26_Y26_N22
\inst70|Mux30~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux30~10_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst11|q\(1)) # ((\ReadRegister1[0]~input_o\)))) # (!\ReadRegister1[1]~input_o\ & (((\inst9|q\(1) & !\ReadRegister1[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst11|q\(1),
	datac => \inst9|q\(1),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux30~10_combout\);

-- Location: LCCOMB_X26_Y21_N24
\inst70|Mux30~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux30~11_combout\ = (\inst70|Mux30~10_combout\ & (((\inst12|q\(1))) # (!\ReadRegister1[0]~input_o\))) # (!\inst70|Mux30~10_combout\ & (\ReadRegister1[0]~input_o\ & ((\inst10|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux30~10_combout\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst12|q\(1),
	datad => \inst10|q\(1),
	combout => \inst70|Mux30~11_combout\);

-- Location: LCCOMB_X22_Y22_N22
\inst70|Mux31~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux31~4_combout\ = (\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\) # ((\inst23|q\(0))))) # (!\ReadRegister1[2]~input_o\ & (!\ReadRegister1[3]~input_o\ & (\inst19|q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst19|q\(0),
	datad => \inst23|q\(0),
	combout => \inst70|Mux31~4_combout\);

-- Location: LCCOMB_X35_Y26_N30
\inst70|Mux31~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux31~6_combout\ = (\ReadRegister1[2]~input_o\ & (\ReadRegister1[3]~input_o\)) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & ((\inst25|q\(0)))) # (!\ReadRegister1[3]~input_o\ & (\inst17|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst17|q\(0),
	datad => \inst25|q\(0),
	combout => \inst70|Mux31~6_combout\);

-- Location: LCCOMB_X27_Y28_N30
\inst70|Mux31~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux31~9_combout\ = (\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\) # ((\inst24|q\(0))))) # (!\ReadRegister1[2]~input_o\ & (!\ReadRegister1[3]~input_o\ & (\inst20|q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst20|q\(0),
	datad => \inst24|q\(0),
	combout => \inst70|Mux31~9_combout\);

-- Location: LCCOMB_X28_Y27_N14
\inst70|Mux31~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux31~10_combout\ = (\inst70|Mux31~9_combout\ & (((\inst63|q\(0)) # (!\ReadRegister1[3]~input_o\)))) # (!\inst70|Mux31~9_combout\ & (\inst28|q\(0) & ((\ReadRegister1[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux31~9_combout\,
	datab => \inst28|q\(0),
	datac => \inst63|q\(0),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux31~10_combout\);

-- Location: LCCOMB_X23_Y19_N30
\inst1|Decoder0~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~19_combout\ = (\writeEnable~input_o\ & (\writeRegister[0]~input_o\ & !\writeRegister[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writeEnable~input_o\,
	datac => \writeRegister[0]~input_o\,
	datad => \writeRegister[2]~input_o\,
	combout => \inst1|Decoder0~19_combout\);

-- Location: LCCOMB_X23_Y19_N10
\inst1|Decoder0~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~21_combout\ = (\writeEnable~input_o\ & (!\writeRegister[0]~input_o\ & !\writeRegister[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writeEnable~input_o\,
	datac => \writeRegister[0]~input_o\,
	datad => \writeRegister[2]~input_o\,
	combout => \inst1|Decoder0~21_combout\);

-- Location: IOIBUF_X27_Y0_N15
\clock~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock,
	o => \clock~input_o\);

-- Location: CLKCTRL_G17
\clock~inputclkctrl\ : cycloneiv_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock~inputclkctrl_outclk\);

-- Location: IOOBUF_X14_Y0_N9
\ReadData0[31]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux0~24_combout\,
	devoe => ww_devoe,
	o => \ReadData0[31]~output_o\);

-- Location: IOOBUF_X46_Y41_N2
\ReadData0[30]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux1~19_combout\,
	devoe => ww_devoe,
	o => \ReadData0[30]~output_o\);

-- Location: IOOBUF_X36_Y0_N2
\ReadData0[29]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux2~19_combout\,
	devoe => ww_devoe,
	o => \ReadData0[29]~output_o\);

-- Location: IOOBUF_X46_Y41_N23
\ReadData0[28]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux3~19_combout\,
	devoe => ww_devoe,
	o => \ReadData0[28]~output_o\);

-- Location: IOOBUF_X41_Y0_N23
\ReadData0[27]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux4~19_combout\,
	devoe => ww_devoe,
	o => \ReadData0[27]~output_o\);

-- Location: IOOBUF_X52_Y32_N9
\ReadData0[26]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux5~19_combout\,
	devoe => ww_devoe,
	o => \ReadData0[26]~output_o\);

-- Location: IOOBUF_X34_Y0_N9
\ReadData0[25]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux6~19_combout\,
	devoe => ww_devoe,
	o => \ReadData0[25]~output_o\);

-- Location: IOOBUF_X31_Y41_N9
\ReadData0[24]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux7~19_combout\,
	devoe => ww_devoe,
	o => \ReadData0[24]~output_o\);

-- Location: IOOBUF_X34_Y41_N2
\ReadData0[23]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux8~19_combout\,
	devoe => ww_devoe,
	o => \ReadData0[23]~output_o\);

-- Location: IOOBUF_X31_Y0_N9
\ReadData0[22]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux9~19_combout\,
	devoe => ww_devoe,
	o => \ReadData0[22]~output_o\);

-- Location: IOOBUF_X10_Y41_N2
\ReadData0[21]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux10~19_combout\,
	devoe => ww_devoe,
	o => \ReadData0[21]~output_o\);

-- Location: IOOBUF_X52_Y9_N9
\ReadData0[20]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux11~19_combout\,
	devoe => ww_devoe,
	o => \ReadData0[20]~output_o\);

-- Location: IOOBUF_X10_Y0_N9
\ReadData0[19]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux12~19_combout\,
	devoe => ww_devoe,
	o => \ReadData0[19]~output_o\);

-- Location: IOOBUF_X52_Y31_N9
\ReadData0[18]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux13~19_combout\,
	devoe => ww_devoe,
	o => \ReadData0[18]~output_o\);

-- Location: IOOBUF_X52_Y27_N9
\ReadData0[17]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux14~19_combout\,
	devoe => ww_devoe,
	o => \ReadData0[17]~output_o\);

-- Location: IOOBUF_X10_Y41_N9
\ReadData0[16]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux15~19_combout\,
	devoe => ww_devoe,
	o => \ReadData0[16]~output_o\);

-- Location: IOOBUF_X12_Y41_N2
\ReadData0[15]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux16~19_combout\,
	devoe => ww_devoe,
	o => \ReadData0[15]~output_o\);

-- Location: IOOBUF_X21_Y0_N9
\ReadData0[14]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux17~19_combout\,
	devoe => ww_devoe,
	o => \ReadData0[14]~output_o\);

-- Location: IOOBUF_X50_Y41_N2
\ReadData0[13]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux18~19_combout\,
	devoe => ww_devoe,
	o => \ReadData0[13]~output_o\);

-- Location: IOOBUF_X31_Y0_N16
\ReadData0[12]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux19~19_combout\,
	devoe => ww_devoe,
	o => \ReadData0[12]~output_o\);

-- Location: IOOBUF_X7_Y41_N16
\ReadData0[11]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux20~19_combout\,
	devoe => ww_devoe,
	o => \ReadData0[11]~output_o\);

-- Location: IOOBUF_X48_Y0_N2
\ReadData0[10]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux21~19_combout\,
	devoe => ww_devoe,
	o => \ReadData0[10]~output_o\);

-- Location: IOOBUF_X12_Y0_N2
\ReadData0[9]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux22~19_combout\,
	devoe => ww_devoe,
	o => \ReadData0[9]~output_o\);

-- Location: IOOBUF_X52_Y25_N9
\ReadData0[8]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux23~19_combout\,
	devoe => ww_devoe,
	o => \ReadData0[8]~output_o\);

-- Location: IOOBUF_X46_Y41_N16
\ReadData0[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux24~19_combout\,
	devoe => ww_devoe,
	o => \ReadData0[7]~output_o\);

-- Location: IOOBUF_X52_Y15_N9
\ReadData0[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux25~19_combout\,
	devoe => ww_devoe,
	o => \ReadData0[6]~output_o\);

-- Location: IOOBUF_X52_Y30_N9
\ReadData0[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux26~19_combout\,
	devoe => ww_devoe,
	o => \ReadData0[5]~output_o\);

-- Location: IOOBUF_X52_Y13_N2
\ReadData0[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux27~19_combout\,
	devoe => ww_devoe,
	o => \ReadData0[4]~output_o\);

-- Location: IOOBUF_X52_Y19_N9
\ReadData0[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux28~19_combout\,
	devoe => ww_devoe,
	o => \ReadData0[3]~output_o\);

-- Location: IOOBUF_X16_Y41_N9
\ReadData0[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux29~19_combout\,
	devoe => ww_devoe,
	o => \ReadData0[2]~output_o\);

-- Location: IOOBUF_X21_Y41_N2
\ReadData0[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux30~19_combout\,
	devoe => ww_devoe,
	o => \ReadData0[1]~output_o\);

-- Location: IOOBUF_X7_Y41_N2
\ReadData0[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst65|Mux31~19_combout\,
	devoe => ww_devoe,
	o => \ReadData0[0]~output_o\);

-- Location: IOOBUF_X34_Y0_N2
\ReadData1[31]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux0~24_combout\,
	devoe => ww_devoe,
	o => \ReadData1[31]~output_o\);

-- Location: IOOBUF_X31_Y0_N23
\ReadData1[30]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux1~19_combout\,
	devoe => ww_devoe,
	o => \ReadData1[30]~output_o\);

-- Location: IOOBUF_X41_Y0_N9
\ReadData1[29]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux2~19_combout\,
	devoe => ww_devoe,
	o => \ReadData1[29]~output_o\);

-- Location: IOOBUF_X23_Y41_N2
\ReadData1[28]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux3~19_combout\,
	devoe => ww_devoe,
	o => \ReadData1[28]~output_o\);

-- Location: IOOBUF_X10_Y0_N2
\ReadData1[27]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux4~19_combout\,
	devoe => ww_devoe,
	o => \ReadData1[27]~output_o\);

-- Location: IOOBUF_X36_Y0_N9
\ReadData1[26]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux5~19_combout\,
	devoe => ww_devoe,
	o => \ReadData1[26]~output_o\);

-- Location: IOOBUF_X52_Y18_N9
\ReadData1[25]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux6~19_combout\,
	devoe => ww_devoe,
	o => \ReadData1[25]~output_o\);

-- Location: IOOBUF_X41_Y41_N23
\ReadData1[24]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux7~19_combout\,
	devoe => ww_devoe,
	o => \ReadData1[24]~output_o\);

-- Location: IOOBUF_X34_Y41_N9
\ReadData1[23]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux8~19_combout\,
	devoe => ww_devoe,
	o => \ReadData1[23]~output_o\);

-- Location: IOOBUF_X52_Y31_N2
\ReadData1[22]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux9~19_combout\,
	devoe => ww_devoe,
	o => \ReadData1[22]~output_o\);

-- Location: IOOBUF_X25_Y0_N2
\ReadData1[21]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux10~19_combout\,
	devoe => ww_devoe,
	o => \ReadData1[21]~output_o\);

-- Location: IOOBUF_X7_Y0_N23
\ReadData1[20]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux11~19_combout\,
	devoe => ww_devoe,
	o => \ReadData1[20]~output_o\);

-- Location: IOOBUF_X25_Y0_N9
\ReadData1[19]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux12~19_combout\,
	devoe => ww_devoe,
	o => \ReadData1[19]~output_o\);

-- Location: IOOBUF_X16_Y41_N2
\ReadData1[18]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux13~19_combout\,
	devoe => ww_devoe,
	o => \ReadData1[18]~output_o\);

-- Location: IOOBUF_X41_Y0_N16
\ReadData1[17]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux14~19_combout\,
	devoe => ww_devoe,
	o => \ReadData1[17]~output_o\);

-- Location: IOOBUF_X23_Y0_N9
\ReadData1[16]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux15~19_combout\,
	devoe => ww_devoe,
	o => \ReadData1[16]~output_o\);

-- Location: IOOBUF_X14_Y41_N9
\ReadData1[15]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux16~19_combout\,
	devoe => ww_devoe,
	o => \ReadData1[15]~output_o\);

-- Location: IOOBUF_X14_Y41_N2
\ReadData1[14]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux17~19_combout\,
	devoe => ww_devoe,
	o => \ReadData1[14]~output_o\);

-- Location: IOOBUF_X16_Y0_N9
\ReadData1[13]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux18~19_combout\,
	devoe => ww_devoe,
	o => \ReadData1[13]~output_o\);

-- Location: IOOBUF_X43_Y41_N9
\ReadData1[12]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux19~19_combout\,
	devoe => ww_devoe,
	o => \ReadData1[12]~output_o\);

-- Location: IOOBUF_X41_Y41_N9
\ReadData1[11]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux20~19_combout\,
	devoe => ww_devoe,
	o => \ReadData1[11]~output_o\);

-- Location: IOOBUF_X52_Y13_N9
\ReadData1[10]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux21~19_combout\,
	devoe => ww_devoe,
	o => \ReadData1[10]~output_o\);

-- Location: IOOBUF_X18_Y0_N2
\ReadData1[9]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux22~19_combout\,
	devoe => ww_devoe,
	o => \ReadData1[9]~output_o\);

-- Location: IOOBUF_X52_Y32_N16
\ReadData1[8]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux23~19_combout\,
	devoe => ww_devoe,
	o => \ReadData1[8]~output_o\);

-- Location: IOOBUF_X52_Y11_N2
\ReadData1[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux24~19_combout\,
	devoe => ww_devoe,
	o => \ReadData1[7]~output_o\);

-- Location: IOOBUF_X14_Y0_N2
\ReadData1[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux25~19_combout\,
	devoe => ww_devoe,
	o => \ReadData1[6]~output_o\);

-- Location: IOOBUF_X12_Y41_N9
\ReadData1[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux26~19_combout\,
	devoe => ww_devoe,
	o => \ReadData1[5]~output_o\);

-- Location: IOOBUF_X41_Y0_N2
\ReadData1[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux27~19_combout\,
	devoe => ww_devoe,
	o => \ReadData1[4]~output_o\);

-- Location: IOOBUF_X52_Y19_N2
\ReadData1[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux28~19_combout\,
	devoe => ww_devoe,
	o => \ReadData1[3]~output_o\);

-- Location: IOOBUF_X48_Y41_N2
\ReadData1[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux29~19_combout\,
	devoe => ww_devoe,
	o => \ReadData1[2]~output_o\);

-- Location: IOOBUF_X7_Y41_N9
\ReadData1[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux30~19_combout\,
	devoe => ww_devoe,
	o => \ReadData1[1]~output_o\);

-- Location: IOOBUF_X52_Y10_N9
\ReadData1[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst70|Mux31~19_combout\,
	devoe => ww_devoe,
	o => \ReadData1[0]~output_o\);

-- Location: IOIBUF_X38_Y41_N1
\ReadRegister0[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ReadRegister0(1),
	o => \ReadRegister0[1]~input_o\);

-- Location: IOIBUF_X52_Y15_N1
\writeData[31]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(31),
	o => \writeData[31]~input_o\);

-- Location: IOIBUF_X21_Y0_N1
\writeRegister[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeRegister(1),
	o => \writeRegister[1]~input_o\);

-- Location: IOIBUF_X23_Y0_N1
\writeRegister[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeRegister(0),
	o => \writeRegister[0]~input_o\);

-- Location: IOIBUF_X12_Y0_N8
\writeEnable~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeEnable,
	o => \writeEnable~input_o\);

-- Location: IOIBUF_X18_Y41_N8
\writeRegister[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeRegister(4),
	o => \writeRegister[4]~input_o\);

-- Location: LCCOMB_X23_Y19_N2
\inst1|Decoder0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~2_combout\ = (\writeRegister[2]~input_o\ & (\writeEnable~input_o\ & \writeRegister[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writeRegister[2]~input_o\,
	datac => \writeEnable~input_o\,
	datad => \writeRegister[4]~input_o\,
	combout => \inst1|Decoder0~2_combout\);

-- Location: LCCOMB_X23_Y20_N6
\inst1|Decoder0~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~18_combout\ = (\writeRegister[3]~input_o\ & (\writeRegister[1]~input_o\ & (\writeRegister[0]~input_o\ & \inst1|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writeRegister[3]~input_o\,
	datab => \writeRegister[1]~input_o\,
	datac => \writeRegister[0]~input_o\,
	datad => \inst1|Decoder0~2_combout\,
	combout => \inst1|Decoder0~18_combout\);

-- Location: FF_X30_Y18_N3
\inst63|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[31]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(31));

-- Location: IOIBUF_X52_Y12_N1
\writeRegister[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeRegister(2),
	o => \writeRegister[2]~input_o\);

-- Location: LCCOMB_X23_Y19_N12
\inst1|Decoder0~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~7_combout\ = (\writeEnable~input_o\ & (\writeRegister[4]~input_o\ & (\writeRegister[0]~input_o\ & !\writeRegister[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writeEnable~input_o\,
	datab => \writeRegister[4]~input_o\,
	datac => \writeRegister[0]~input_o\,
	datad => \writeRegister[2]~input_o\,
	combout => \inst1|Decoder0~7_combout\);

-- Location: LCCOMB_X22_Y21_N0
\inst1|Decoder0~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~15_combout\ = (\writeRegister[3]~input_o\ & (\writeRegister[1]~input_o\ & \inst1|Decoder0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writeRegister[3]~input_o\,
	datab => \writeRegister[1]~input_o\,
	datad => \inst1|Decoder0~7_combout\,
	combout => \inst1|Decoder0~15_combout\);

-- Location: FF_X30_Y18_N9
\inst28|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[31]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(31));

-- Location: IOIBUF_X27_Y0_N8
\ReadRegister0[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ReadRegister0(3),
	o => \ReadRegister0[3]~input_o\);

-- Location: LCCOMB_X30_Y18_N8
\inst65|Mux0~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux0~8_combout\ = (\inst65|Mux0~7_combout\ & ((\inst63|q\(31)) # ((!\ReadRegister0[3]~input_o\)))) # (!\inst65|Mux0~7_combout\ & (((\inst28|q\(31) & \ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~7_combout\,
	datab => \inst63|q\(31),
	datac => \inst28|q\(31),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux0~8_combout\);

-- Location: IOIBUF_X27_Y0_N1
\ReadRegister0[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ReadRegister0(2),
	o => \ReadRegister0[2]~input_o\);

-- Location: LCCOMB_X23_Y20_N24
\inst1|Decoder0~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~3_combout\ = (!\writeRegister[3]~input_o\ & (\writeRegister[1]~input_o\ & (!\writeRegister[0]~input_o\ & \inst1|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writeRegister[3]~input_o\,
	datab => \writeRegister[1]~input_o\,
	datac => \writeRegister[0]~input_o\,
	datad => \inst1|Decoder0~2_combout\,
	combout => \inst1|Decoder0~3_combout\);

-- Location: FF_X27_Y19_N1
\inst23|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[31]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(31));

-- Location: LCCOMB_X27_Y19_N0
\inst65|Mux0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux0~0_combout\ = (\ReadRegister0[2]~input_o\ & (((\inst23|q\(31)) # (\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & (\inst19|q\(31) & ((!\ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|q\(31),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst23|q\(31),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux0~0_combout\);

-- Location: LCCOMB_X23_Y19_N16
\inst1|Decoder0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~0_combout\ = (\writeEnable~input_o\ & (\writeRegister[4]~input_o\ & (!\writeRegister[0]~input_o\ & !\writeRegister[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writeEnable~input_o\,
	datab => \writeRegister[4]~input_o\,
	datac => \writeRegister[0]~input_o\,
	datad => \writeRegister[2]~input_o\,
	combout => \inst1|Decoder0~0_combout\);

-- Location: LCCOMB_X22_Y21_N12
\inst1|Decoder0~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~1_combout\ = (\writeRegister[3]~input_o\ & (\writeRegister[1]~input_o\ & \inst1|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writeRegister[3]~input_o\,
	datab => \writeRegister[1]~input_o\,
	datad => \inst1|Decoder0~0_combout\,
	combout => \inst1|Decoder0~1_combout\);

-- Location: FF_X29_Y18_N1
\inst27|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[31]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(31));

-- Location: LCCOMB_X23_Y20_N18
\inst1|Decoder0~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~5_combout\ = (\writeRegister[3]~input_o\ & (\writeRegister[1]~input_o\ & (!\writeRegister[0]~input_o\ & \inst1|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writeRegister[3]~input_o\,
	datab => \writeRegister[1]~input_o\,
	datac => \writeRegister[0]~input_o\,
	datad => \inst1|Decoder0~2_combout\,
	combout => \inst1|Decoder0~5_combout\);

-- Location: FF_X29_Y18_N19
\inst31|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[31]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(31));

-- Location: LCCOMB_X29_Y18_N0
\inst65|Mux0~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux0~1_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux0~0_combout\ & ((\inst31|q\(31)))) # (!\inst65|Mux0~0_combout\ & (\inst27|q\(31))))) # (!\ReadRegister0[3]~input_o\ & (\inst65|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \inst65|Mux0~0_combout\,
	datac => \inst27|q\(31),
	datad => \inst31|q\(31),
	combout => \inst65|Mux0~1_combout\);

-- Location: LCCOMB_X29_Y18_N22
\inst65|Mux0~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux0~9_combout\ = (\inst65|Mux0~6_combout\ & (((\inst65|Mux0~8_combout\)) # (!\ReadRegister0[1]~input_o\))) # (!\inst65|Mux0~6_combout\ & (\ReadRegister0[1]~input_o\ & ((\inst65|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~6_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst65|Mux0~8_combout\,
	datad => \inst65|Mux0~1_combout\,
	combout => \inst65|Mux0~9_combout\);

-- Location: IOIBUF_X7_Y41_N22
\writeRegister[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeRegister(3),
	o => \writeRegister[3]~input_o\);

-- Location: LCCOMB_X23_Y19_N18
\inst1|Decoder0~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~33_combout\ = (\writeRegister[2]~input_o\ & (\writeRegister[3]~input_o\ & (\writeEnable~input_o\ & !\writeRegister[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writeRegister[2]~input_o\,
	datab => \writeRegister[3]~input_o\,
	datac => \writeEnable~input_o\,
	datad => \writeRegister[4]~input_o\,
	combout => \inst1|Decoder0~33_combout\);

-- Location: LCCOMB_X23_Y20_N8
\inst1|Decoder0~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~34_combout\ = (\writeRegister[1]~input_o\ & (!\writeRegister[0]~input_o\ & \inst1|Decoder0~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \writeRegister[1]~input_o\,
	datac => \writeRegister[0]~input_o\,
	datad => \inst1|Decoder0~33_combout\,
	combout => \inst1|Decoder0~34_combout\);

-- Location: FF_X27_Y22_N9
\inst15|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[31]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(31));

-- Location: LCCOMB_X23_Y20_N10
\inst1|Decoder0~35\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~35_combout\ = (!\writeRegister[1]~input_o\ & (\writeRegister[0]~input_o\ & \inst1|Decoder0~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \writeRegister[1]~input_o\,
	datac => \writeRegister[0]~input_o\,
	datad => \inst1|Decoder0~33_combout\,
	combout => \inst1|Decoder0~35_combout\);

-- Location: FF_X30_Y24_N25
\inst14|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[31]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(31));

-- Location: LCCOMB_X23_Y20_N4
\inst1|Decoder0~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~36_combout\ = (!\writeRegister[1]~input_o\ & (!\writeRegister[0]~input_o\ & \inst1|Decoder0~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \writeRegister[1]~input_o\,
	datac => \writeRegister[0]~input_o\,
	datad => \inst1|Decoder0~33_combout\,
	combout => \inst1|Decoder0~36_combout\);

-- Location: FF_X30_Y24_N19
\inst13|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[31]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(31));

-- Location: LCCOMB_X30_Y24_N24
\inst65|Mux0~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux0~22_combout\ = (\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\) # ((\inst14|q\(31))))) # (!\ReadRegister0[0]~input_o\ & (!\ReadRegister0[1]~input_o\ & ((\inst13|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst14|q\(31),
	datad => \inst13|q\(31),
	combout => \inst65|Mux0~22_combout\);

-- Location: LCCOMB_X27_Y22_N8
\inst65|Mux0~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux0~23_combout\ = (\ReadRegister0[1]~input_o\ & ((\inst65|Mux0~22_combout\ & (\inst16|q\(31))) # (!\inst65|Mux0~22_combout\ & ((\inst15|q\(31)))))) # (!\ReadRegister0[1]~input_o\ & (((\inst65|Mux0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|q\(31),
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst15|q\(31),
	datad => \inst65|Mux0~22_combout\,
	combout => \inst65|Mux0~23_combout\);

-- Location: IOIBUF_X52_Y11_N8
\ReadRegister0[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ReadRegister0(4),
	o => \ReadRegister0[4]~input_o\);

-- Location: LCCOMB_X29_Y18_N16
\inst65|Mux0~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux0~10_combout\ = (\ReadRegister0[4]~input_o\) # ((\ReadRegister0[3]~input_o\ & \ReadRegister0[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datac => \ReadRegister0[2]~input_o\,
	datad => \ReadRegister0[4]~input_o\,
	combout => \inst65|Mux0~10_combout\);

-- Location: IOIBUF_X25_Y41_N8
\ReadRegister0[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ReadRegister0(0),
	o => \ReadRegister0[0]~input_o\);

-- Location: LCCOMB_X23_Y19_N0
\inst1|Decoder0~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~28_combout\ = (\writeRegister[2]~input_o\ & (\writeEnable~input_o\ & !\writeRegister[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writeRegister[2]~input_o\,
	datac => \writeEnable~input_o\,
	datad => \writeRegister[4]~input_o\,
	combout => \inst1|Decoder0~28_combout\);

-- Location: LCCOMB_X23_Y20_N2
\inst1|Decoder0~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~30_combout\ = (!\writeRegister[3]~input_o\ & (!\writeRegister[1]~input_o\ & (\writeRegister[0]~input_o\ & \inst1|Decoder0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writeRegister[3]~input_o\,
	datab => \writeRegister[1]~input_o\,
	datac => \writeRegister[0]~input_o\,
	datad => \inst1|Decoder0~28_combout\,
	combout => \inst1|Decoder0~30_combout\);

-- Location: FF_X28_Y25_N25
\inst6|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[31]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(31));

-- Location: LCCOMB_X28_Y25_N24
\inst65|Mux0~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux0~15_combout\ = (\ReadRegister0[0]~input_o\ & (((\inst6|q\(31)) # (\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & (\inst5|q\(31) & ((!\ReadRegister0[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|q\(31),
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst6|q\(31),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux0~15_combout\);

-- Location: LCCOMB_X23_Y20_N0
\inst1|Decoder0~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~29_combout\ = (!\writeRegister[3]~input_o\ & (\writeRegister[1]~input_o\ & (!\writeRegister[0]~input_o\ & \inst1|Decoder0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writeRegister[3]~input_o\,
	datab => \writeRegister[1]~input_o\,
	datac => \writeRegister[0]~input_o\,
	datad => \inst1|Decoder0~28_combout\,
	combout => \inst1|Decoder0~29_combout\);

-- Location: FF_X27_Y25_N25
\inst7|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[31]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(31));

-- Location: LCCOMB_X27_Y25_N24
\inst65|Mux0~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux0~16_combout\ = (\inst65|Mux0~15_combout\ & ((\inst8|q\(31)) # ((!\ReadRegister0[1]~input_o\)))) # (!\inst65|Mux0~15_combout\ & (((\inst7|q\(31) & \ReadRegister0[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|q\(31),
	datab => \inst65|Mux0~15_combout\,
	datac => \inst7|q\(31),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux0~16_combout\);

-- Location: LCCOMB_X23_Y19_N22
\inst1|Decoder0~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~27_combout\ = (\inst1|Decoder0~19_combout\ & (!\writeRegister[3]~input_o\ & (!\writeRegister[1]~input_o\ & !\writeRegister[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Decoder0~19_combout\,
	datab => \writeRegister[3]~input_o\,
	datac => \writeRegister[1]~input_o\,
	datad => \writeRegister[4]~input_o\,
	combout => \inst1|Decoder0~27_combout\);

-- Location: FF_X27_Y23_N17
\inst2|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[31]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(31));

-- Location: LCCOMB_X25_Y23_N16
\inst65|Mux0~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux0~17_combout\ = (\ReadRegister0[2]~input_o\) # ((!\ReadRegister0[1]~input_o\ & \ReadRegister0[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ReadRegister0[2]~input_o\,
	datac => \ReadRegister0[1]~input_o\,
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux0~17_combout\);

-- Location: LCCOMB_X27_Y23_N16
\inst65|Mux0~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux0~19_combout\ = (\inst65|Mux0~18_combout\ & ((\inst65|Mux0~16_combout\) # ((!\inst65|Mux0~17_combout\)))) # (!\inst65|Mux0~18_combout\ & (((\inst2|q\(31) & \inst65|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~18_combout\,
	datab => \inst65|Mux0~16_combout\,
	datac => \inst2|q\(31),
	datad => \inst65|Mux0~17_combout\,
	combout => \inst65|Mux0~19_combout\);

-- Location: LCCOMB_X23_Y19_N26
\inst1|Decoder0~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~25_combout\ = (\inst1|Decoder0~21_combout\ & (!\writeRegister[3]~input_o\ & (\writeRegister[1]~input_o\ & !\writeRegister[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Decoder0~21_combout\,
	datab => \writeRegister[3]~input_o\,
	datac => \writeRegister[1]~input_o\,
	datad => \writeRegister[4]~input_o\,
	combout => \inst1|Decoder0~25_combout\);

-- Location: FF_X28_Y26_N17
\inst3|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[31]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(31));

-- Location: LCCOMB_X23_Y24_N24
\inst65|Mux0~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux0~14_combout\ = (!\ReadRegister0[2]~input_o\ & \ReadRegister0[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ReadRegister0[2]~input_o\,
	datac => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux0~14_combout\);

-- Location: LCCOMB_X28_Y26_N16
\inst65|Mux0~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux0~20_combout\ = (\inst65|Mux0~19_combout\ & ((\inst4|q\(31)) # ((!\inst65|Mux0~14_combout\)))) # (!\inst65|Mux0~19_combout\ & (((\inst3|q\(31) & \inst65|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|q\(31),
	datab => \inst65|Mux0~19_combout\,
	datac => \inst3|q\(31),
	datad => \inst65|Mux0~14_combout\,
	combout => \inst65|Mux0~20_combout\);

-- Location: LCCOMB_X29_Y18_N26
\inst65|Mux0~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux0~13_combout\ = (\ReadRegister0[3]~input_o\ & !\ReadRegister0[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ReadRegister0[3]~input_o\,
	datad => \ReadRegister0[4]~input_o\,
	combout => \inst65|Mux0~13_combout\);

-- Location: LCCOMB_X23_Y19_N28
\inst1|Decoder0~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~22_combout\ = (\inst1|Decoder0~21_combout\ & (\writeRegister[3]~input_o\ & (\writeRegister[1]~input_o\ & !\writeRegister[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Decoder0~21_combout\,
	datab => \writeRegister[3]~input_o\,
	datac => \writeRegister[1]~input_o\,
	datad => \writeRegister[4]~input_o\,
	combout => \inst1|Decoder0~22_combout\);

-- Location: FF_X27_Y21_N1
\inst11|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[31]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(31));

-- Location: LCCOMB_X27_Y21_N0
\inst65|Mux0~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux0~11_combout\ = (\ReadRegister0[1]~input_o\ & (((\inst11|q\(31)) # (\ReadRegister0[0]~input_o\)))) # (!\ReadRegister0[1]~input_o\ & (\inst9|q\(31) & ((!\ReadRegister0[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|q\(31),
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst11|q\(31),
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux0~11_combout\);

-- Location: LCCOMB_X23_Y19_N8
\inst1|Decoder0~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~20_combout\ = (\inst1|Decoder0~19_combout\ & (\writeRegister[3]~input_o\ & (!\writeRegister[1]~input_o\ & !\writeRegister[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Decoder0~19_combout\,
	datab => \writeRegister[3]~input_o\,
	datac => \writeRegister[1]~input_o\,
	datad => \writeRegister[4]~input_o\,
	combout => \inst1|Decoder0~20_combout\);

-- Location: FF_X30_Y20_N9
\inst10|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[31]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(31));

-- Location: LCCOMB_X30_Y20_N8
\inst65|Mux0~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux0~12_combout\ = (\inst65|Mux0~11_combout\ & ((\inst12|q\(31)) # ((!\ReadRegister0[0]~input_o\)))) # (!\inst65|Mux0~11_combout\ & (((\inst10|q\(31) & \ReadRegister0[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|q\(31),
	datab => \inst65|Mux0~11_combout\,
	datac => \inst10|q\(31),
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux0~12_combout\);

-- Location: LCCOMB_X29_Y18_N28
\inst65|Mux0~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux0~21_combout\ = (\inst65|Mux0~10_combout\ & (((\inst65|Mux0~13_combout\)))) # (!\inst65|Mux0~10_combout\ & ((\inst65|Mux0~13_combout\ & ((\inst65|Mux0~12_combout\))) # (!\inst65|Mux0~13_combout\ & (\inst65|Mux0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~10_combout\,
	datab => \inst65|Mux0~20_combout\,
	datac => \inst65|Mux0~13_combout\,
	datad => \inst65|Mux0~12_combout\,
	combout => \inst65|Mux0~21_combout\);

-- Location: LCCOMB_X29_Y18_N14
\inst65|Mux0~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux0~24_combout\ = (\inst65|Mux0~10_combout\ & ((\inst65|Mux0~21_combout\ & ((\inst65|Mux0~23_combout\))) # (!\inst65|Mux0~21_combout\ & (\inst65|Mux0~9_combout\)))) # (!\inst65|Mux0~10_combout\ & (((\inst65|Mux0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~9_combout\,
	datab => \inst65|Mux0~23_combout\,
	datac => \inst65|Mux0~10_combout\,
	datad => \inst65|Mux0~21_combout\,
	combout => \inst65|Mux0~24_combout\);

-- Location: IOIBUF_X52_Y28_N8
\writeData[30]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(30),
	o => \writeData[30]~input_o\);

-- Location: LCCOMB_X23_Y20_N22
\inst1|Decoder0~37\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~37_combout\ = (\writeRegister[1]~input_o\ & (\writeRegister[0]~input_o\ & \inst1|Decoder0~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \writeRegister[1]~input_o\,
	datac => \writeRegister[0]~input_o\,
	datad => \inst1|Decoder0~33_combout\,
	combout => \inst1|Decoder0~37_combout\);

-- Location: FF_X30_Y25_N9
\inst16|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[30]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(30));

-- Location: FF_X30_Y24_N15
\inst14|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[30]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(30));

-- Location: FF_X31_Y24_N3
\inst15|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[30]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(30));

-- Location: FF_X31_Y24_N13
\inst13|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[30]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(30));

-- Location: LCCOMB_X31_Y24_N2
\inst65|Mux1~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux1~17_combout\ = (\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\) # ((\inst15|q\(30))))) # (!\ReadRegister0[1]~input_o\ & (!\ReadRegister0[0]~input_o\ & ((\inst13|q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst15|q\(30),
	datad => \inst13|q\(30),
	combout => \inst65|Mux1~17_combout\);

-- Location: LCCOMB_X30_Y24_N14
\inst65|Mux1~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux1~18_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux1~17_combout\ & (\inst16|q\(30))) # (!\inst65|Mux1~17_combout\ & ((\inst14|q\(30)))))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst16|q\(30),
	datac => \inst14|q\(30),
	datad => \inst65|Mux1~17_combout\,
	combout => \inst65|Mux1~18_combout\);

-- Location: FF_X27_Y21_N5
\inst11|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[30]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(30));

-- Location: LCCOMB_X23_Y19_N6
\inst1|Decoder0~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~23_combout\ = (\inst1|Decoder0~21_combout\ & (\writeRegister[3]~input_o\ & (!\writeRegister[1]~input_o\ & !\writeRegister[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Decoder0~21_combout\,
	datab => \writeRegister[3]~input_o\,
	datac => \writeRegister[1]~input_o\,
	datad => \writeRegister[4]~input_o\,
	combout => \inst1|Decoder0~23_combout\);

-- Location: FF_X27_Y21_N23
\inst9|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[30]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(30));

-- Location: FF_X30_Y20_N21
\inst10|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[30]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(30));

-- Location: LCCOMB_X30_Y20_N20
\inst65|Mux1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux1~0_combout\ = (\ReadRegister0[0]~input_o\ & (((\inst10|q\(30)) # (\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & (\inst9|q\(30) & ((!\ReadRegister0[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst9|q\(30),
	datac => \inst10|q\(30),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux1~0_combout\);

-- Location: LCCOMB_X27_Y21_N4
\inst65|Mux1~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux1~1_combout\ = (\ReadRegister0[1]~input_o\ & ((\inst65|Mux1~0_combout\ & (\inst12|q\(30))) # (!\inst65|Mux1~0_combout\ & ((\inst11|q\(30)))))) # (!\ReadRegister0[1]~input_o\ & (((\inst65|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|q\(30),
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst11|q\(30),
	datad => \inst65|Mux1~0_combout\,
	combout => \inst65|Mux1~1_combout\);

-- Location: FF_X30_Y18_N5
\inst28|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[30]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(30));

-- Location: LCCOMB_X23_Y20_N12
\inst1|Decoder0~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~16_combout\ = (!\writeRegister[3]~input_o\ & (\writeRegister[1]~input_o\ & (\writeRegister[0]~input_o\ & \inst1|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writeRegister[3]~input_o\,
	datab => \writeRegister[1]~input_o\,
	datac => \writeRegister[0]~input_o\,
	datad => \inst1|Decoder0~2_combout\,
	combout => \inst1|Decoder0~16_combout\);

-- Location: FF_X31_Y18_N5
\inst24|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[30]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(30));

-- Location: LCCOMB_X22_Y21_N26
\inst1|Decoder0~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~17_combout\ = (!\writeRegister[3]~input_o\ & (\writeRegister[1]~input_o\ & \inst1|Decoder0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writeRegister[3]~input_o\,
	datab => \writeRegister[1]~input_o\,
	datad => \inst1|Decoder0~7_combout\,
	combout => \inst1|Decoder0~17_combout\);

-- Location: FF_X31_Y18_N7
\inst20|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[30]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(30));

-- Location: LCCOMB_X31_Y18_N4
\inst65|Mux1~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux1~9_combout\ = (\ReadRegister0[3]~input_o\ & (\ReadRegister0[2]~input_o\)) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & (\inst24|q\(30))) # (!\ReadRegister0[2]~input_o\ & ((\inst20|q\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst24|q\(30),
	datad => \inst20|q\(30),
	combout => \inst65|Mux1~9_combout\);

-- Location: LCCOMB_X30_Y18_N4
\inst65|Mux1~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux1~10_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux1~9_combout\ & (\inst63|q\(30))) # (!\inst65|Mux1~9_combout\ & ((\inst28|q\(30)))))) # (!\ReadRegister0[3]~input_o\ & (((\inst65|Mux1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst63|q\(30),
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst28|q\(30),
	datad => \inst65|Mux1~9_combout\,
	combout => \inst65|Mux1~10_combout\);

-- Location: LCCOMB_X23_Y20_N26
\inst1|Decoder0~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~14_combout\ = (\writeRegister[3]~input_o\ & (!\writeRegister[1]~input_o\ & (!\writeRegister[0]~input_o\ & \inst1|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writeRegister[3]~input_o\,
	datab => \writeRegister[1]~input_o\,
	datac => \writeRegister[0]~input_o\,
	datad => \inst1|Decoder0~2_combout\,
	combout => \inst1|Decoder0~14_combout\);

-- Location: FF_X30_Y22_N3
\inst29|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[30]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(30));

-- Location: LCCOMB_X23_Y20_N16
\inst1|Decoder0~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~12_combout\ = (!\writeRegister[3]~input_o\ & (!\writeRegister[1]~input_o\ & (!\writeRegister[0]~input_o\ & \inst1|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writeRegister[3]~input_o\,
	datab => \writeRegister[1]~input_o\,
	datac => \writeRegister[0]~input_o\,
	datad => \inst1|Decoder0~2_combout\,
	combout => \inst1|Decoder0~12_combout\);

-- Location: FF_X30_Y22_N17
\inst21|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[30]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(30));

-- Location: LCCOMB_X22_Y21_N28
\inst1|Decoder0~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~11_combout\ = (\writeRegister[3]~input_o\ & (!\writeRegister[1]~input_o\ & \inst1|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writeRegister[3]~input_o\,
	datab => \writeRegister[1]~input_o\,
	datad => \inst1|Decoder0~0_combout\,
	combout => \inst1|Decoder0~11_combout\);

-- Location: FF_X29_Y22_N9
\inst25|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[30]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(30));

-- Location: LCCOMB_X29_Y22_N8
\inst65|Mux1~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux1~6_combout\ = (\ReadRegister0[3]~input_o\ & (((\inst25|q\(30)) # (\ReadRegister0[2]~input_o\)))) # (!\ReadRegister0[3]~input_o\ & (\inst17|q\(30) & ((!\ReadRegister0[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|q\(30),
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst25|q\(30),
	datad => \ReadRegister0[2]~input_o\,
	combout => \inst65|Mux1~6_combout\);

-- Location: LCCOMB_X30_Y22_N16
\inst65|Mux1~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux1~7_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux1~6_combout\ & (\inst29|q\(30))) # (!\inst65|Mux1~6_combout\ & ((\inst21|q\(30)))))) # (!\ReadRegister0[2]~input_o\ & (((\inst65|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst29|q\(30),
	datac => \inst21|q\(30),
	datad => \inst65|Mux1~6_combout\,
	combout => \inst65|Mux1~7_combout\);

-- Location: FF_X28_Y19_N25
\inst27|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[30]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(30));

-- Location: FF_X27_Y19_N13
\inst23|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[30]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(30));

-- Location: LCCOMB_X22_Y21_N14
\inst1|Decoder0~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~4_combout\ = (!\writeRegister[3]~input_o\ & (\writeRegister[1]~input_o\ & \inst1|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writeRegister[3]~input_o\,
	datab => \writeRegister[1]~input_o\,
	datad => \inst1|Decoder0~0_combout\,
	combout => \inst1|Decoder0~4_combout\);

-- Location: FF_X27_Y19_N15
\inst19|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[30]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(30));

-- Location: LCCOMB_X27_Y19_N12
\inst65|Mux1~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux1~4_combout\ = (\ReadRegister0[3]~input_o\ & (\ReadRegister0[2]~input_o\)) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & (\inst23|q\(30))) # (!\ReadRegister0[2]~input_o\ & ((\inst19|q\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst23|q\(30),
	datad => \inst19|q\(30),
	combout => \inst65|Mux1~4_combout\);

-- Location: LCCOMB_X28_Y19_N24
\inst65|Mux1~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux1~5_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux1~4_combout\ & (\inst31|q\(30))) # (!\inst65|Mux1~4_combout\ & ((\inst27|q\(30)))))) # (!\ReadRegister0[3]~input_o\ & (((\inst65|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst31|q\(30),
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst27|q\(30),
	datad => \inst65|Mux1~4_combout\,
	combout => \inst65|Mux1~5_combout\);

-- Location: LCCOMB_X31_Y24_N24
\inst65|Mux1~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux1~8_combout\ = (\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\) # ((\inst65|Mux1~5_combout\)))) # (!\ReadRegister0[1]~input_o\ & (!\ReadRegister0[0]~input_o\ & (\inst65|Mux1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst65|Mux1~7_combout\,
	datad => \inst65|Mux1~5_combout\,
	combout => \inst65|Mux1~8_combout\);

-- Location: LCCOMB_X23_Y20_N20
\inst1|Decoder0~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~6_combout\ = (!\writeRegister[3]~input_o\ & (!\writeRegister[1]~input_o\ & (\writeRegister[0]~input_o\ & \inst1|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writeRegister[3]~input_o\,
	datab => \writeRegister[1]~input_o\,
	datac => \writeRegister[0]~input_o\,
	datad => \inst1|Decoder0~2_combout\,
	combout => \inst1|Decoder0~6_combout\);

-- Location: FF_X29_Y23_N21
\inst22|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[30]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(30));

-- Location: LCCOMB_X22_Y21_N8
\inst1|Decoder0~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~8_combout\ = (\writeRegister[3]~input_o\ & (!\writeRegister[1]~input_o\ & \inst1|Decoder0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writeRegister[3]~input_o\,
	datab => \writeRegister[1]~input_o\,
	datad => \inst1|Decoder0~7_combout\,
	combout => \inst1|Decoder0~8_combout\);

-- Location: FF_X30_Y23_N5
\inst26|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[30]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(30));

-- Location: LCCOMB_X30_Y23_N4
\inst65|Mux1~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux1~2_combout\ = (\ReadRegister0[2]~input_o\ & (((\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & ((\inst26|q\(30)))) # (!\ReadRegister0[3]~input_o\ & (\inst18|q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|q\(30),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst26|q\(30),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux1~2_combout\);

-- Location: LCCOMB_X29_Y23_N20
\inst65|Mux1~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux1~3_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux1~2_combout\ & (\inst30|q\(30))) # (!\inst65|Mux1~2_combout\ & ((\inst22|q\(30)))))) # (!\ReadRegister0[2]~input_o\ & (((\inst65|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|q\(30),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst22|q\(30),
	datad => \inst65|Mux1~2_combout\,
	combout => \inst65|Mux1~3_combout\);

-- Location: LCCOMB_X25_Y23_N28
\inst65|Mux1~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux1~11_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux1~8_combout\ & (\inst65|Mux1~10_combout\)) # (!\inst65|Mux1~8_combout\ & ((\inst65|Mux1~3_combout\))))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst65|Mux1~10_combout\,
	datac => \inst65|Mux1~8_combout\,
	datad => \inst65|Mux1~3_combout\,
	combout => \inst65|Mux1~11_combout\);

-- Location: FF_X28_Y26_N29
\inst3|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[30]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(30));

-- Location: LCCOMB_X23_Y19_N20
\inst1|Decoder0~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~26_combout\ = (\inst1|Decoder0~19_combout\ & (!\writeRegister[3]~input_o\ & (\writeRegister[1]~input_o\ & !\writeRegister[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Decoder0~19_combout\,
	datab => \writeRegister[3]~input_o\,
	datac => \writeRegister[1]~input_o\,
	datad => \writeRegister[4]~input_o\,
	combout => \inst1|Decoder0~26_combout\);

-- Location: FF_X28_Y26_N7
\inst4|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[30]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(30));

-- Location: LCCOMB_X28_Y26_N28
\inst65|Mux1~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux1~15_combout\ = (\inst65|Mux1~14_combout\ & (((\inst4|q\(30))) # (!\inst65|Mux0~14_combout\))) # (!\inst65|Mux1~14_combout\ & (\inst65|Mux0~14_combout\ & (\inst3|q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux1~14_combout\,
	datab => \inst65|Mux0~14_combout\,
	datac => \inst3|q\(30),
	datad => \inst4|q\(30),
	combout => \inst65|Mux1~15_combout\);

-- Location: LCCOMB_X30_Y24_N12
\inst65|Mux1~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux1~16_combout\ = (\inst65|Mux0~13_combout\ & (((\inst65|Mux0~10_combout\)))) # (!\inst65|Mux0~13_combout\ & ((\inst65|Mux0~10_combout\ & (\inst65|Mux1~11_combout\)) # (!\inst65|Mux0~10_combout\ & ((\inst65|Mux1~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~13_combout\,
	datab => \inst65|Mux1~11_combout\,
	datac => \inst65|Mux0~10_combout\,
	datad => \inst65|Mux1~15_combout\,
	combout => \inst65|Mux1~16_combout\);

-- Location: LCCOMB_X30_Y24_N16
\inst65|Mux1~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux1~19_combout\ = (\inst65|Mux0~13_combout\ & ((\inst65|Mux1~16_combout\ & (\inst65|Mux1~18_combout\)) # (!\inst65|Mux1~16_combout\ & ((\inst65|Mux1~1_combout\))))) # (!\inst65|Mux0~13_combout\ & (((\inst65|Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~13_combout\,
	datab => \inst65|Mux1~18_combout\,
	datac => \inst65|Mux1~1_combout\,
	datad => \inst65|Mux1~16_combout\,
	combout => \inst65|Mux1~19_combout\);

-- Location: IOIBUF_X38_Y41_N8
\writeData[29]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(29),
	o => \writeData[29]~input_o\);

-- Location: FF_X27_Y21_N25
\inst11|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[29]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(29));

-- Location: FF_X27_Y21_N19
\inst9|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[29]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(29));

-- Location: LCCOMB_X27_Y21_N24
\inst65|Mux2~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux2~10_combout\ = (\ReadRegister0[0]~input_o\ & (\ReadRegister0[1]~input_o\)) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & (\inst11|q\(29))) # (!\ReadRegister0[1]~input_o\ & ((\inst9|q\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst11|q\(29),
	datad => \inst9|q\(29),
	combout => \inst65|Mux2~10_combout\);

-- Location: FF_X26_Y21_N1
\inst10|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[29]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(29));

-- Location: LCCOMB_X26_Y21_N0
\inst65|Mux2~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux2~11_combout\ = (\inst65|Mux2~10_combout\ & ((\inst12|q\(29)) # ((!\ReadRegister0[0]~input_o\)))) # (!\inst65|Mux2~10_combout\ & (((\inst10|q\(29) & \ReadRegister0[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|q\(29),
	datab => \inst65|Mux2~10_combout\,
	datac => \inst10|q\(29),
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux2~11_combout\);

-- Location: LCCOMB_X31_Y24_N10
\inst65|Mux2~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux2~16_combout\ = (\inst65|Mux0~10_combout\ & (((\inst65|Mux0~13_combout\)))) # (!\inst65|Mux0~10_combout\ & ((\inst65|Mux0~13_combout\ & ((\inst65|Mux2~11_combout\))) # (!\inst65|Mux0~13_combout\ & (\inst65|Mux2~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux2~15_combout\,
	datab => \inst65|Mux0~10_combout\,
	datac => \inst65|Mux2~11_combout\,
	datad => \inst65|Mux0~13_combout\,
	combout => \inst65|Mux2~16_combout\);

-- Location: FF_X29_Y24_N25
\inst16|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[29]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(29));

-- Location: FF_X31_Y24_N21
\inst15|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[29]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(29));

-- Location: FF_X30_Y24_N5
\inst13|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[29]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(29));

-- Location: FF_X30_Y24_N3
\inst14|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[29]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(29));

-- Location: LCCOMB_X30_Y24_N2
\inst65|Mux2~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux2~17_combout\ = (\ReadRegister0[0]~input_o\ & (((\inst14|q\(29)) # (\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & (\inst13|q\(29) & ((!\ReadRegister0[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst13|q\(29),
	datac => \inst14|q\(29),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux2~17_combout\);

-- Location: LCCOMB_X31_Y24_N20
\inst65|Mux2~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux2~18_combout\ = (\ReadRegister0[1]~input_o\ & ((\inst65|Mux2~17_combout\ & (\inst16|q\(29))) # (!\inst65|Mux2~17_combout\ & ((\inst15|q\(29)))))) # (!\ReadRegister0[1]~input_o\ & (((\inst65|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \inst16|q\(29),
	datac => \inst15|q\(29),
	datad => \inst65|Mux2~17_combout\,
	combout => \inst65|Mux2~18_combout\);

-- Location: FF_X28_Y19_N15
\inst31|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[29]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(29));

-- Location: FF_X28_Y19_N21
\inst27|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[29]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(29));

-- Location: LCCOMB_X28_Y19_N20
\inst65|Mux2~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux2~1_combout\ = (\inst65|Mux2~0_combout\ & ((\inst31|q\(29)) # ((!\ReadRegister0[3]~input_o\)))) # (!\inst65|Mux2~0_combout\ & (((\inst27|q\(29) & \ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux2~0_combout\,
	datab => \inst31|q\(29),
	datac => \inst27|q\(29),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux2~1_combout\);

-- Location: FF_X30_Y23_N17
\inst26|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[29]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(29));

-- Location: LCCOMB_X22_Y21_N2
\inst1|Decoder0~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~9_combout\ = (!\writeRegister[3]~input_o\ & (!\writeRegister[1]~input_o\ & \inst1|Decoder0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writeRegister[3]~input_o\,
	datab => \writeRegister[1]~input_o\,
	datad => \inst1|Decoder0~7_combout\,
	combout => \inst1|Decoder0~9_combout\);

-- Location: FF_X30_Y23_N19
\inst18|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[29]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(29));

-- Location: LCCOMB_X30_Y23_N16
\inst65|Mux2~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux2~2_combout\ = (\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\) # ((\inst26|q\(29))))) # (!\ReadRegister0[3]~input_o\ & (!\ReadRegister0[2]~input_o\ & ((\inst18|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst26|q\(29),
	datad => \inst18|q\(29),
	combout => \inst65|Mux2~2_combout\);

-- Location: FF_X31_Y20_N1
\inst22|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[29]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(29));

-- Location: LCCOMB_X23_Y20_N30
\inst1|Decoder0~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~10_combout\ = (\writeRegister[3]~input_o\ & (!\writeRegister[1]~input_o\ & (\writeRegister[0]~input_o\ & \inst1|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writeRegister[3]~input_o\,
	datab => \writeRegister[1]~input_o\,
	datac => \writeRegister[0]~input_o\,
	datad => \inst1|Decoder0~2_combout\,
	combout => \inst1|Decoder0~10_combout\);

-- Location: FF_X31_Y20_N3
\inst30|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[29]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(29));

-- Location: LCCOMB_X31_Y20_N0
\inst65|Mux2~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux2~3_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux2~2_combout\ & ((\inst30|q\(29)))) # (!\inst65|Mux2~2_combout\ & (\inst22|q\(29))))) # (!\ReadRegister0[2]~input_o\ & (\inst65|Mux2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst65|Mux2~2_combout\,
	datac => \inst22|q\(29),
	datad => \inst30|q\(29),
	combout => \inst65|Mux2~3_combout\);

-- Location: LCCOMB_X31_Y24_N22
\inst65|Mux2~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux2~6_combout\ = (\ReadRegister0[0]~input_o\ & (((\ReadRegister0[1]~input_o\) # (\inst65|Mux2~3_combout\)))) # (!\ReadRegister0[0]~input_o\ & (\inst65|Mux2~5_combout\ & (!\ReadRegister0[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux2~5_combout\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \ReadRegister0[1]~input_o\,
	datad => \inst65|Mux2~3_combout\,
	combout => \inst65|Mux2~6_combout\);

-- Location: FF_X31_Y18_N1
\inst24|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[29]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(29));

-- Location: LCCOMB_X31_Y18_N0
\inst65|Mux2~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux2~7_combout\ = (\ReadRegister0[2]~input_o\ & (((\inst24|q\(29)) # (\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & (\inst20|q\(29) & ((!\ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|q\(29),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst24|q\(29),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux2~7_combout\);

-- Location: FF_X30_Y18_N1
\inst28|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[29]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(29));

-- Location: LCCOMB_X30_Y18_N0
\inst65|Mux2~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux2~8_combout\ = (\inst65|Mux2~7_combout\ & ((\inst63|q\(29)) # ((!\ReadRegister0[3]~input_o\)))) # (!\inst65|Mux2~7_combout\ & (((\inst28|q\(29) & \ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst63|q\(29),
	datab => \inst65|Mux2~7_combout\,
	datac => \inst28|q\(29),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux2~8_combout\);

-- Location: LCCOMB_X31_Y24_N8
\inst65|Mux2~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux2~9_combout\ = (\ReadRegister0[1]~input_o\ & ((\inst65|Mux2~6_combout\ & ((\inst65|Mux2~8_combout\))) # (!\inst65|Mux2~6_combout\ & (\inst65|Mux2~1_combout\)))) # (!\ReadRegister0[1]~input_o\ & (((\inst65|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \inst65|Mux2~1_combout\,
	datac => \inst65|Mux2~6_combout\,
	datad => \inst65|Mux2~8_combout\,
	combout => \inst65|Mux2~9_combout\);

-- Location: LCCOMB_X31_Y24_N30
\inst65|Mux2~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux2~19_combout\ = (\inst65|Mux2~16_combout\ & ((\inst65|Mux2~18_combout\) # ((!\inst65|Mux0~10_combout\)))) # (!\inst65|Mux2~16_combout\ & (((\inst65|Mux2~9_combout\ & \inst65|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux2~16_combout\,
	datab => \inst65|Mux2~18_combout\,
	datac => \inst65|Mux2~9_combout\,
	datad => \inst65|Mux0~10_combout\,
	combout => \inst65|Mux2~19_combout\);

-- Location: IOIBUF_X18_Y41_N1
\writeData[28]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(28),
	o => \writeData[28]~input_o\);

-- Location: FF_X29_Y24_N19
\inst16|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[28]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(28));

-- Location: FF_X30_Y24_N21
\inst14|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[28]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(28));

-- Location: FF_X31_Y24_N1
\inst15|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[28]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(28));

-- Location: FF_X31_Y24_N19
\inst13|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[28]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(28));

-- Location: LCCOMB_X31_Y24_N0
\inst65|Mux3~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux3~17_combout\ = (\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\) # ((\inst15|q\(28))))) # (!\ReadRegister0[1]~input_o\ & (!\ReadRegister0[0]~input_o\ & ((\inst13|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst15|q\(28),
	datad => \inst13|q\(28),
	combout => \inst65|Mux3~17_combout\);

-- Location: LCCOMB_X30_Y24_N20
\inst65|Mux3~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux3~18_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux3~17_combout\ & (\inst16|q\(28))) # (!\inst65|Mux3~17_combout\ & ((\inst14|q\(28)))))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux3~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst16|q\(28),
	datac => \inst14|q\(28),
	datad => \inst65|Mux3~17_combout\,
	combout => \inst65|Mux3~18_combout\);

-- Location: FF_X28_Y26_N9
\inst3|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[28]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(28));

-- Location: FF_X28_Y26_N19
\inst4|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[28]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(28));

-- Location: LCCOMB_X28_Y26_N8
\inst65|Mux3~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux3~15_combout\ = (\inst65|Mux3~14_combout\ & (((\inst4|q\(28))) # (!\inst65|Mux0~14_combout\))) # (!\inst65|Mux3~14_combout\ & (\inst65|Mux0~14_combout\ & (\inst3|q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux3~14_combout\,
	datab => \inst65|Mux0~14_combout\,
	datac => \inst3|q\(28),
	datad => \inst4|q\(28),
	combout => \inst65|Mux3~15_combout\);

-- Location: FF_X30_Y18_N15
\inst63|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[28]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(28));

-- Location: FF_X30_Y18_N21
\inst28|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[28]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(28));

-- Location: LCCOMB_X30_Y18_N20
\inst65|Mux3~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux3~10_combout\ = (\inst65|Mux3~9_combout\ & ((\inst63|q\(28)) # ((!\ReadRegister0[3]~input_o\)))) # (!\inst65|Mux3~9_combout\ & (((\inst28|q\(28) & \ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux3~9_combout\,
	datab => \inst63|q\(28),
	datac => \inst28|q\(28),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux3~10_combout\);

-- Location: FF_X31_Y20_N15
\inst30|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[28]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(28));

-- Location: FF_X31_Y20_N13
\inst22|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[28]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(28));

-- Location: LCCOMB_X31_Y20_N12
\inst65|Mux3~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux3~3_combout\ = (\inst65|Mux3~2_combout\ & ((\inst30|q\(28)) # ((!\ReadRegister0[2]~input_o\)))) # (!\inst65|Mux3~2_combout\ & (((\inst22|q\(28) & \ReadRegister0[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux3~2_combout\,
	datab => \inst30|q\(28),
	datac => \inst22|q\(28),
	datad => \ReadRegister0[2]~input_o\,
	combout => \inst65|Mux3~3_combout\);

-- Location: FF_X27_Y19_N21
\inst23|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[28]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(28));

-- Location: FF_X27_Y19_N7
\inst19|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[28]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(28));

-- Location: LCCOMB_X27_Y19_N20
\inst65|Mux3~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux3~4_combout\ = (\ReadRegister0[3]~input_o\ & (\ReadRegister0[2]~input_o\)) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & (\inst23|q\(28))) # (!\ReadRegister0[2]~input_o\ & ((\inst19|q\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst23|q\(28),
	datad => \inst19|q\(28),
	combout => \inst65|Mux3~4_combout\);

-- Location: FF_X28_Y19_N1
\inst27|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[28]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(28));

-- Location: LCCOMB_X28_Y19_N0
\inst65|Mux3~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux3~5_combout\ = (\inst65|Mux3~4_combout\ & ((\inst31|q\(28)) # ((!\ReadRegister0[3]~input_o\)))) # (!\inst65|Mux3~4_combout\ & (((\inst27|q\(28) & \ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst31|q\(28),
	datab => \inst65|Mux3~4_combout\,
	datac => \inst27|q\(28),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux3~5_combout\);

-- Location: FF_X30_Y22_N1
\inst21|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[28]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(28));

-- Location: FF_X30_Y22_N11
\inst29|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[28]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(28));

-- Location: LCCOMB_X30_Y22_N0
\inst65|Mux3~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux3~7_combout\ = (\inst65|Mux3~6_combout\ & (((\inst29|q\(28))) # (!\ReadRegister0[2]~input_o\))) # (!\inst65|Mux3~6_combout\ & (\ReadRegister0[2]~input_o\ & (\inst21|q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux3~6_combout\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst21|q\(28),
	datad => \inst29|q\(28),
	combout => \inst65|Mux3~7_combout\);

-- Location: LCCOMB_X30_Y24_N6
\inst65|Mux3~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux3~8_combout\ = (\ReadRegister0[0]~input_o\ & (\ReadRegister0[1]~input_o\)) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & (\inst65|Mux3~5_combout\)) # (!\ReadRegister0[1]~input_o\ & ((\inst65|Mux3~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst65|Mux3~5_combout\,
	datad => \inst65|Mux3~7_combout\,
	combout => \inst65|Mux3~8_combout\);

-- Location: LCCOMB_X30_Y24_N8
\inst65|Mux3~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux3~11_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux3~8_combout\ & (\inst65|Mux3~10_combout\)) # (!\inst65|Mux3~8_combout\ & ((\inst65|Mux3~3_combout\))))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst65|Mux3~10_combout\,
	datac => \inst65|Mux3~3_combout\,
	datad => \inst65|Mux3~8_combout\,
	combout => \inst65|Mux3~11_combout\);

-- Location: LCCOMB_X30_Y24_N26
\inst65|Mux3~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux3~16_combout\ = (\inst65|Mux0~10_combout\ & (((\inst65|Mux3~11_combout\) # (\inst65|Mux0~13_combout\)))) # (!\inst65|Mux0~10_combout\ & (\inst65|Mux3~15_combout\ & ((!\inst65|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~10_combout\,
	datab => \inst65|Mux3~15_combout\,
	datac => \inst65|Mux3~11_combout\,
	datad => \inst65|Mux0~13_combout\,
	combout => \inst65|Mux3~16_combout\);

-- Location: FF_X27_Y21_N13
\inst11|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[28]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(28));

-- Location: LCCOMB_X23_Y19_N24
\inst1|Decoder0~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~24_combout\ = (\inst1|Decoder0~19_combout\ & (\writeRegister[3]~input_o\ & (\writeRegister[1]~input_o\ & !\writeRegister[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Decoder0~19_combout\,
	datab => \writeRegister[3]~input_o\,
	datac => \writeRegister[1]~input_o\,
	datad => \writeRegister[4]~input_o\,
	combout => \inst1|Decoder0~24_combout\);

-- Location: FF_X28_Y21_N19
\inst12|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[28]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(28));

-- Location: LCCOMB_X27_Y21_N12
\inst65|Mux3~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux3~1_combout\ = (\inst65|Mux3~0_combout\ & (((\inst12|q\(28))) # (!\ReadRegister0[1]~input_o\))) # (!\inst65|Mux3~0_combout\ & (\ReadRegister0[1]~input_o\ & (\inst11|q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux3~0_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst11|q\(28),
	datad => \inst12|q\(28),
	combout => \inst65|Mux3~1_combout\);

-- Location: LCCOMB_X30_Y24_N30
\inst65|Mux3~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux3~19_combout\ = (\inst65|Mux0~13_combout\ & ((\inst65|Mux3~16_combout\ & (\inst65|Mux3~18_combout\)) # (!\inst65|Mux3~16_combout\ & ((\inst65|Mux3~1_combout\))))) # (!\inst65|Mux0~13_combout\ & (((\inst65|Mux3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~13_combout\,
	datab => \inst65|Mux3~18_combout\,
	datac => \inst65|Mux3~16_combout\,
	datad => \inst65|Mux3~1_combout\,
	combout => \inst65|Mux3~19_combout\);

-- Location: IOIBUF_X52_Y23_N8
\writeData[27]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(27),
	o => \writeData[27]~input_o\);

-- Location: FF_X26_Y24_N9
\inst3|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[27]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(27));

-- Location: FF_X27_Y23_N1
\inst2|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[27]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(27));

-- Location: FF_X25_Y24_N1
\inst7|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[27]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(27));

-- Location: LCCOMB_X23_Y20_N14
\inst1|Decoder0~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~32_combout\ = (!\writeRegister[3]~input_o\ & (\writeRegister[1]~input_o\ & (\writeRegister[0]~input_o\ & \inst1|Decoder0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writeRegister[3]~input_o\,
	datab => \writeRegister[1]~input_o\,
	datac => \writeRegister[0]~input_o\,
	datad => \inst1|Decoder0~28_combout\,
	combout => \inst1|Decoder0~32_combout\);

-- Location: FF_X25_Y25_N1
\inst8|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[27]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(27));

-- Location: LCCOMB_X25_Y24_N0
\inst65|Mux4~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux4~13_combout\ = (\inst65|Mux4~12_combout\ & (((\inst8|q\(27))) # (!\ReadRegister0[1]~input_o\))) # (!\inst65|Mux4~12_combout\ & (\ReadRegister0[1]~input_o\ & (\inst7|q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux4~12_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst7|q\(27),
	datad => \inst8|q\(27),
	combout => \inst65|Mux4~13_combout\);

-- Location: LCCOMB_X27_Y23_N0
\inst65|Mux4~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux4~14_combout\ = (\inst65|Mux0~18_combout\ & (((\inst65|Mux4~13_combout\)) # (!\inst65|Mux0~17_combout\))) # (!\inst65|Mux0~18_combout\ & (\inst65|Mux0~17_combout\ & (\inst2|q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~18_combout\,
	datab => \inst65|Mux0~17_combout\,
	datac => \inst2|q\(27),
	datad => \inst65|Mux4~13_combout\,
	combout => \inst65|Mux4~14_combout\);

-- Location: LCCOMB_X26_Y24_N8
\inst65|Mux4~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux4~15_combout\ = (\inst65|Mux0~14_combout\ & ((\inst65|Mux4~14_combout\ & (\inst4|q\(27))) # (!\inst65|Mux4~14_combout\ & ((\inst3|q\(27)))))) # (!\inst65|Mux0~14_combout\ & (((\inst65|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|q\(27),
	datab => \inst65|Mux0~14_combout\,
	datac => \inst3|q\(27),
	datad => \inst65|Mux4~14_combout\,
	combout => \inst65|Mux4~15_combout\);

-- Location: FF_X27_Y21_N17
\inst11|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[27]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(27));

-- Location: FF_X27_Y21_N11
\inst9|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[27]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(27));

-- Location: LCCOMB_X27_Y21_N16
\inst65|Mux4~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux4~10_combout\ = (\ReadRegister0[0]~input_o\ & (\ReadRegister0[1]~input_o\)) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & (\inst11|q\(27))) # (!\ReadRegister0[1]~input_o\ & ((\inst9|q\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst11|q\(27),
	datad => \inst9|q\(27),
	combout => \inst65|Mux4~10_combout\);

-- Location: FF_X26_Y21_N13
\inst10|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[27]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(27));

-- Location: LCCOMB_X26_Y21_N12
\inst65|Mux4~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux4~11_combout\ = (\inst65|Mux4~10_combout\ & ((\inst12|q\(27)) # ((!\ReadRegister0[0]~input_o\)))) # (!\inst65|Mux4~10_combout\ & (((\inst10|q\(27) & \ReadRegister0[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|q\(27),
	datab => \inst65|Mux4~10_combout\,
	datac => \inst10|q\(27),
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux4~11_combout\);

-- Location: LCCOMB_X27_Y24_N16
\inst65|Mux4~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux4~16_combout\ = (\inst65|Mux0~10_combout\ & (\inst65|Mux0~13_combout\)) # (!\inst65|Mux0~10_combout\ & ((\inst65|Mux0~13_combout\ & ((\inst65|Mux4~11_combout\))) # (!\inst65|Mux0~13_combout\ & (\inst65|Mux4~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~10_combout\,
	datab => \inst65|Mux0~13_combout\,
	datac => \inst65|Mux4~15_combout\,
	datad => \inst65|Mux4~11_combout\,
	combout => \inst65|Mux4~16_combout\);

-- Location: FF_X27_Y19_N17
\inst23|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[27]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(27));

-- Location: FF_X27_Y19_N3
\inst19|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[27]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(27));

-- Location: LCCOMB_X27_Y19_N16
\inst65|Mux4~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux4~0_combout\ = (\ReadRegister0[3]~input_o\ & (\ReadRegister0[2]~input_o\)) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & (\inst23|q\(27))) # (!\ReadRegister0[2]~input_o\ & ((\inst19|q\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst23|q\(27),
	datad => \inst19|q\(27),
	combout => \inst65|Mux4~0_combout\);

-- Location: FF_X28_Y19_N5
\inst27|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[27]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(27));

-- Location: LCCOMB_X28_Y19_N4
\inst65|Mux4~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux4~1_combout\ = (\inst65|Mux4~0_combout\ & ((\inst31|q\(27)) # ((!\ReadRegister0[3]~input_o\)))) # (!\inst65|Mux4~0_combout\ & (((\inst27|q\(27) & \ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst31|q\(27),
	datab => \inst65|Mux4~0_combout\,
	datac => \inst27|q\(27),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux4~1_combout\);

-- Location: FF_X30_Y23_N25
\inst26|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[27]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(27));

-- Location: LCCOMB_X30_Y23_N24
\inst65|Mux4~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux4~2_combout\ = (\ReadRegister0[2]~input_o\ & (((\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & ((\inst26|q\(27)))) # (!\ReadRegister0[3]~input_o\ & (\inst18|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|q\(27),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst26|q\(27),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux4~2_combout\);

-- Location: FF_X31_Y20_N17
\inst22|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[27]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(27));

-- Location: LCCOMB_X31_Y20_N16
\inst65|Mux4~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux4~3_combout\ = (\inst65|Mux4~2_combout\ & ((\inst30|q\(27)) # ((!\ReadRegister0[2]~input_o\)))) # (!\inst65|Mux4~2_combout\ & (((\inst22|q\(27) & \ReadRegister0[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|q\(27),
	datab => \inst65|Mux4~2_combout\,
	datac => \inst22|q\(27),
	datad => \ReadRegister0[2]~input_o\,
	combout => \inst65|Mux4~3_combout\);

-- Location: LCCOMB_X31_Y24_N4
\inst65|Mux4~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux4~6_combout\ = (\ReadRegister0[0]~input_o\ & (((\ReadRegister0[1]~input_o\) # (\inst65|Mux4~3_combout\)))) # (!\ReadRegister0[0]~input_o\ & (\inst65|Mux4~5_combout\ & (!\ReadRegister0[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux4~5_combout\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \ReadRegister0[1]~input_o\,
	datad => \inst65|Mux4~3_combout\,
	combout => \inst65|Mux4~6_combout\);

-- Location: LCCOMB_X30_Y24_N0
\inst65|Mux4~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux4~9_combout\ = (\ReadRegister0[1]~input_o\ & ((\inst65|Mux4~6_combout\ & (\inst65|Mux4~8_combout\)) # (!\inst65|Mux4~6_combout\ & ((\inst65|Mux4~1_combout\))))) # (!\ReadRegister0[1]~input_o\ & (((\inst65|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux4~8_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst65|Mux4~1_combout\,
	datad => \inst65|Mux4~6_combout\,
	combout => \inst65|Mux4~9_combout\);

-- Location: FF_X29_Y24_N21
\inst16|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[27]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(27));

-- Location: FF_X31_Y24_N7
\inst15|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[27]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(27));

-- Location: FF_X30_Y24_N11
\inst14|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[27]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(27));

-- Location: FF_X30_Y24_N29
\inst13|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[27]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(27));

-- Location: LCCOMB_X30_Y24_N10
\inst65|Mux4~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux4~17_combout\ = (\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\) # ((\inst14|q\(27))))) # (!\ReadRegister0[0]~input_o\ & (!\ReadRegister0[1]~input_o\ & ((\inst13|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst14|q\(27),
	datad => \inst13|q\(27),
	combout => \inst65|Mux4~17_combout\);

-- Location: LCCOMB_X31_Y24_N6
\inst65|Mux4~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux4~18_combout\ = (\ReadRegister0[1]~input_o\ & ((\inst65|Mux4~17_combout\ & (\inst16|q\(27))) # (!\inst65|Mux4~17_combout\ & ((\inst15|q\(27)))))) # (!\ReadRegister0[1]~input_o\ & (((\inst65|Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \inst16|q\(27),
	datac => \inst15|q\(27),
	datad => \inst65|Mux4~17_combout\,
	combout => \inst65|Mux4~18_combout\);

-- Location: LCCOMB_X30_Y24_N22
\inst65|Mux4~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux4~19_combout\ = (\inst65|Mux4~16_combout\ & (((\inst65|Mux4~18_combout\) # (!\inst65|Mux0~10_combout\)))) # (!\inst65|Mux4~16_combout\ & (\inst65|Mux4~9_combout\ & (\inst65|Mux0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux4~16_combout\,
	datab => \inst65|Mux4~9_combout\,
	datac => \inst65|Mux0~10_combout\,
	datad => \inst65|Mux4~18_combout\,
	combout => \inst65|Mux4~19_combout\);

-- Location: IOIBUF_X23_Y41_N8
\writeData[26]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(26),
	o => \writeData[26]~input_o\);

-- Location: FF_X27_Y21_N29
\inst11|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[26]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(26));

-- Location: FF_X28_Y21_N7
\inst12|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[26]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(26));

-- Location: LCCOMB_X27_Y21_N28
\inst65|Mux5~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux5~1_combout\ = (\inst65|Mux5~0_combout\ & (((\inst12|q\(26))) # (!\ReadRegister0[1]~input_o\))) # (!\inst65|Mux5~0_combout\ & (\ReadRegister0[1]~input_o\ & (\inst11|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux5~0_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst11|q\(26),
	datad => \inst12|q\(26),
	combout => \inst65|Mux5~1_combout\);

-- Location: FF_X28_Y24_N9
\inst14|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[26]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(26));

-- Location: FF_X29_Y24_N15
\inst16|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[26]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(26));

-- Location: LCCOMB_X28_Y24_N8
\inst65|Mux5~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux5~18_combout\ = (\inst65|Mux5~17_combout\ & (((\inst16|q\(26))) # (!\ReadRegister0[0]~input_o\))) # (!\inst65|Mux5~17_combout\ & (\ReadRegister0[0]~input_o\ & (\inst14|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux5~17_combout\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst14|q\(26),
	datad => \inst16|q\(26),
	combout => \inst65|Mux5~18_combout\);

-- Location: FF_X26_Y24_N5
\inst3|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[26]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(26));

-- Location: FF_X25_Y23_N7
\inst2|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[26]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(26));

-- Location: FF_X22_Y25_N17
\inst7|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[26]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(26));

-- Location: LCCOMB_X22_Y25_N16
\inst65|Mux5~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux5~12_combout\ = (\ReadRegister0[0]~input_o\ & (((\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & ((\inst7|q\(26)))) # (!\ReadRegister0[1]~input_o\ & (\inst5|q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|q\(26),
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst7|q\(26),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux5~12_combout\);

-- Location: FF_X28_Y25_N5
\inst6|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[26]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(26));

-- Location: FF_X22_Y25_N27
\inst8|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[26]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(26));

-- Location: LCCOMB_X28_Y25_N4
\inst65|Mux5~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux5~13_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux5~12_combout\ & ((\inst8|q\(26)))) # (!\inst65|Mux5~12_combout\ & (\inst6|q\(26))))) # (!\ReadRegister0[0]~input_o\ & (\inst65|Mux5~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst65|Mux5~12_combout\,
	datac => \inst6|q\(26),
	datad => \inst8|q\(26),
	combout => \inst65|Mux5~13_combout\);

-- Location: LCCOMB_X25_Y23_N6
\inst65|Mux5~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux5~14_combout\ = (\inst65|Mux0~18_combout\ & (((\inst65|Mux5~13_combout\)) # (!\inst65|Mux0~17_combout\))) # (!\inst65|Mux0~18_combout\ & (\inst65|Mux0~17_combout\ & (\inst2|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~18_combout\,
	datab => \inst65|Mux0~17_combout\,
	datac => \inst2|q\(26),
	datad => \inst65|Mux5~13_combout\,
	combout => \inst65|Mux5~14_combout\);

-- Location: LCCOMB_X26_Y24_N4
\inst65|Mux5~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux5~15_combout\ = (\inst65|Mux0~14_combout\ & ((\inst65|Mux5~14_combout\ & (\inst4|q\(26))) # (!\inst65|Mux5~14_combout\ & ((\inst3|q\(26)))))) # (!\inst65|Mux0~14_combout\ & (((\inst65|Mux5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|q\(26),
	datab => \inst65|Mux0~14_combout\,
	datac => \inst3|q\(26),
	datad => \inst65|Mux5~14_combout\,
	combout => \inst65|Mux5~15_combout\);

-- Location: FF_X29_Y22_N17
\inst25|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[26]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(26));

-- Location: LCCOMB_X29_Y22_N16
\inst65|Mux5~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux5~6_combout\ = (\ReadRegister0[3]~input_o\ & (((\inst25|q\(26)) # (\ReadRegister0[2]~input_o\)))) # (!\ReadRegister0[3]~input_o\ & (\inst17|q\(26) & ((!\ReadRegister0[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|q\(26),
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst25|q\(26),
	datad => \ReadRegister0[2]~input_o\,
	combout => \inst65|Mux5~6_combout\);

-- Location: FF_X30_Y22_N25
\inst21|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[26]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(26));

-- Location: LCCOMB_X30_Y22_N24
\inst65|Mux5~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux5~7_combout\ = (\inst65|Mux5~6_combout\ & ((\inst29|q\(26)) # ((!\ReadRegister0[2]~input_o\)))) # (!\inst65|Mux5~6_combout\ & (((\inst21|q\(26) & \ReadRegister0[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|q\(26),
	datab => \inst65|Mux5~6_combout\,
	datac => \inst21|q\(26),
	datad => \ReadRegister0[2]~input_o\,
	combout => \inst65|Mux5~7_combout\);

-- Location: FF_X27_Y19_N5
\inst23|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[26]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(26));

-- Location: LCCOMB_X27_Y19_N4
\inst65|Mux5~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux5~4_combout\ = (\ReadRegister0[2]~input_o\ & (((\inst23|q\(26)) # (\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & (\inst19|q\(26) & ((!\ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|q\(26),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst23|q\(26),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux5~4_combout\);

-- Location: FF_X28_Y19_N9
\inst27|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[26]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(26));

-- Location: LCCOMB_X28_Y19_N8
\inst65|Mux5~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux5~5_combout\ = (\inst65|Mux5~4_combout\ & ((\inst31|q\(26)) # ((!\ReadRegister0[3]~input_o\)))) # (!\inst65|Mux5~4_combout\ & (((\inst27|q\(26) & \ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst31|q\(26),
	datab => \inst65|Mux5~4_combout\,
	datac => \inst27|q\(26),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux5~5_combout\);

-- Location: LCCOMB_X27_Y24_N2
\inst65|Mux5~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux5~8_combout\ = (\ReadRegister0[0]~input_o\ & (\ReadRegister0[1]~input_o\)) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & ((\inst65|Mux5~5_combout\))) # (!\ReadRegister0[1]~input_o\ & (\inst65|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst65|Mux5~7_combout\,
	datad => \inst65|Mux5~5_combout\,
	combout => \inst65|Mux5~8_combout\);

-- Location: FF_X31_Y20_N29
\inst22|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[26]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(26));

-- Location: FF_X31_Y20_N7
\inst30|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[26]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(26));

-- Location: LCCOMB_X31_Y20_N28
\inst65|Mux5~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux5~3_combout\ = (\inst65|Mux5~2_combout\ & (((\inst30|q\(26))) # (!\ReadRegister0[2]~input_o\))) # (!\inst65|Mux5~2_combout\ & (\ReadRegister0[2]~input_o\ & (\inst22|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux5~2_combout\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst22|q\(26),
	datad => \inst30|q\(26),
	combout => \inst65|Mux5~3_combout\);

-- Location: LCCOMB_X27_Y24_N12
\inst65|Mux5~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux5~11_combout\ = (\inst65|Mux5~8_combout\ & ((\inst65|Mux5~10_combout\) # ((!\ReadRegister0[0]~input_o\)))) # (!\inst65|Mux5~8_combout\ & (((\ReadRegister0[0]~input_o\ & \inst65|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux5~10_combout\,
	datab => \inst65|Mux5~8_combout\,
	datac => \ReadRegister0[0]~input_o\,
	datad => \inst65|Mux5~3_combout\,
	combout => \inst65|Mux5~11_combout\);

-- Location: LCCOMB_X27_Y24_N6
\inst65|Mux5~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux5~16_combout\ = (\inst65|Mux0~10_combout\ & ((\inst65|Mux0~13_combout\) # ((\inst65|Mux5~11_combout\)))) # (!\inst65|Mux0~10_combout\ & (!\inst65|Mux0~13_combout\ & (\inst65|Mux5~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~10_combout\,
	datab => \inst65|Mux0~13_combout\,
	datac => \inst65|Mux5~15_combout\,
	datad => \inst65|Mux5~11_combout\,
	combout => \inst65|Mux5~16_combout\);

-- Location: LCCOMB_X27_Y24_N24
\inst65|Mux5~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux5~19_combout\ = (\inst65|Mux0~13_combout\ & ((\inst65|Mux5~16_combout\ & ((\inst65|Mux5~18_combout\))) # (!\inst65|Mux5~16_combout\ & (\inst65|Mux5~1_combout\)))) # (!\inst65|Mux0~13_combout\ & (((\inst65|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux5~1_combout\,
	datab => \inst65|Mux0~13_combout\,
	datac => \inst65|Mux5~18_combout\,
	datad => \inst65|Mux5~16_combout\,
	combout => \inst65|Mux5~19_combout\);

-- Location: IOIBUF_X31_Y0_N1
\writeData[25]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(25),
	o => \writeData[25]~input_o\);

-- Location: FF_X29_Y19_N1
\inst27|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[25]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(25));

-- Location: FF_X29_Y19_N3
\inst31|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[25]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(25));

-- Location: LCCOMB_X29_Y19_N0
\inst65|Mux6~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux6~1_combout\ = (\inst65|Mux6~0_combout\ & (((\inst31|q\(25))) # (!\ReadRegister0[3]~input_o\))) # (!\inst65|Mux6~0_combout\ & (\ReadRegister0[3]~input_o\ & (\inst27|q\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux6~0_combout\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst27|q\(25),
	datad => \inst31|q\(25),
	combout => \inst65|Mux6~1_combout\);

-- Location: FF_X29_Y21_N13
\inst28|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[25]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(25));

-- Location: FF_X29_Y21_N7
\inst63|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[25]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(25));

-- Location: LCCOMB_X29_Y21_N12
\inst65|Mux6~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux6~8_combout\ = (\inst65|Mux6~7_combout\ & (((\inst63|q\(25))) # (!\ReadRegister0[3]~input_o\))) # (!\inst65|Mux6~7_combout\ & (\ReadRegister0[3]~input_o\ & (\inst28|q\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux6~7_combout\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst28|q\(25),
	datad => \inst63|q\(25),
	combout => \inst65|Mux6~8_combout\);

-- Location: LCCOMB_X29_Y19_N22
\inst65|Mux6~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux6~9_combout\ = (\inst65|Mux6~6_combout\ & (((\inst65|Mux6~8_combout\) # (!\ReadRegister0[1]~input_o\)))) # (!\inst65|Mux6~6_combout\ & (\inst65|Mux6~1_combout\ & (\ReadRegister0[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux6~6_combout\,
	datab => \inst65|Mux6~1_combout\,
	datac => \ReadRegister0[1]~input_o\,
	datad => \inst65|Mux6~8_combout\,
	combout => \inst65|Mux6~9_combout\);

-- Location: FF_X28_Y23_N9
\inst2|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[25]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(25));

-- Location: FF_X25_Y24_N3
\inst7|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[25]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(25));

-- Location: FF_X25_Y24_N13
\inst8|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[25]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(25));

-- Location: LCCOMB_X25_Y24_N2
\inst65|Mux6~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux6~13_combout\ = (\inst65|Mux6~12_combout\ & (((\inst8|q\(25))) # (!\ReadRegister0[1]~input_o\))) # (!\inst65|Mux6~12_combout\ & (\ReadRegister0[1]~input_o\ & (\inst7|q\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux6~12_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst7|q\(25),
	datad => \inst8|q\(25),
	combout => \inst65|Mux6~13_combout\);

-- Location: LCCOMB_X28_Y23_N8
\inst65|Mux6~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux6~14_combout\ = (\inst65|Mux0~18_combout\ & (((\inst65|Mux6~13_combout\)) # (!\inst65|Mux0~17_combout\))) # (!\inst65|Mux0~18_combout\ & (\inst65|Mux0~17_combout\ & (\inst2|q\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~18_combout\,
	datab => \inst65|Mux0~17_combout\,
	datac => \inst2|q\(25),
	datad => \inst65|Mux6~13_combout\,
	combout => \inst65|Mux6~14_combout\);

-- Location: FF_X28_Y20_N29
\inst3|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[25]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(25));

-- Location: LCCOMB_X28_Y20_N28
\inst65|Mux6~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux6~15_combout\ = (\inst65|Mux6~14_combout\ & ((\inst4|q\(25)) # ((!\inst65|Mux0~14_combout\)))) # (!\inst65|Mux6~14_combout\ & (((\inst3|q\(25) & \inst65|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|q\(25),
	datab => \inst65|Mux6~14_combout\,
	datac => \inst3|q\(25),
	datad => \inst65|Mux0~14_combout\,
	combout => \inst65|Mux6~15_combout\);

-- Location: FF_X26_Y17_N25
\inst10|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[25]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(25));

-- Location: FF_X26_Y17_N27
\inst9|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[25]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(25));

-- Location: FF_X25_Y26_N9
\inst11|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[25]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(25));

-- Location: LCCOMB_X25_Y26_N8
\inst65|Mux6~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux6~10_combout\ = (\ReadRegister0[0]~input_o\ & (((\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & ((\inst11|q\(25)))) # (!\ReadRegister0[1]~input_o\ & (\inst9|q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst9|q\(25),
	datac => \inst11|q\(25),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux6~10_combout\);

-- Location: LCCOMB_X26_Y17_N24
\inst65|Mux6~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux6~11_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux6~10_combout\ & (\inst12|q\(25))) # (!\inst65|Mux6~10_combout\ & ((\inst10|q\(25)))))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|q\(25),
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst10|q\(25),
	datad => \inst65|Mux6~10_combout\,
	combout => \inst65|Mux6~11_combout\);

-- Location: LCCOMB_X27_Y24_N26
\inst65|Mux6~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux6~16_combout\ = (\inst65|Mux0~10_combout\ & (\inst65|Mux0~13_combout\)) # (!\inst65|Mux0~10_combout\ & ((\inst65|Mux0~13_combout\ & ((\inst65|Mux6~11_combout\))) # (!\inst65|Mux0~13_combout\ & (\inst65|Mux6~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~10_combout\,
	datab => \inst65|Mux0~13_combout\,
	datac => \inst65|Mux6~15_combout\,
	datad => \inst65|Mux6~11_combout\,
	combout => \inst65|Mux6~16_combout\);

-- Location: FF_X29_Y24_N17
\inst15|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[25]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(25));

-- Location: FF_X28_Y24_N13
\inst14|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[25]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(25));

-- Location: LCCOMB_X28_Y24_N12
\inst65|Mux6~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux6~17_combout\ = (\ReadRegister0[0]~input_o\ & (((\inst14|q\(25)) # (\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & (\inst13|q\(25) & ((!\ReadRegister0[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|q\(25),
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst14|q\(25),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux6~17_combout\);

-- Location: LCCOMB_X29_Y24_N16
\inst65|Mux6~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux6~18_combout\ = (\ReadRegister0[1]~input_o\ & ((\inst65|Mux6~17_combout\ & (\inst16|q\(25))) # (!\inst65|Mux6~17_combout\ & ((\inst15|q\(25)))))) # (!\ReadRegister0[1]~input_o\ & (((\inst65|Mux6~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|q\(25),
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst15|q\(25),
	datad => \inst65|Mux6~17_combout\,
	combout => \inst65|Mux6~18_combout\);

-- Location: LCCOMB_X27_Y24_N28
\inst65|Mux6~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux6~19_combout\ = (\inst65|Mux0~10_combout\ & ((\inst65|Mux6~16_combout\ & ((\inst65|Mux6~18_combout\))) # (!\inst65|Mux6~16_combout\ & (\inst65|Mux6~9_combout\)))) # (!\inst65|Mux0~10_combout\ & (((\inst65|Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~10_combout\,
	datab => \inst65|Mux6~9_combout\,
	datac => \inst65|Mux6~16_combout\,
	datad => \inst65|Mux6~18_combout\,
	combout => \inst65|Mux6~19_combout\);

-- Location: IOIBUF_X18_Y0_N8
\writeData[24]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(24),
	o => \writeData[24]~input_o\);

-- Location: FF_X29_Y23_N13
\inst22|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[24]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(24));

-- Location: FF_X30_Y23_N21
\inst26|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[24]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(24));

-- Location: LCCOMB_X30_Y23_N20
\inst65|Mux7~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux7~2_combout\ = (\ReadRegister0[2]~input_o\ & (((\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & ((\inst26|q\(24)))) # (!\ReadRegister0[3]~input_o\ & (\inst18|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|q\(24),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst26|q\(24),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux7~2_combout\);

-- Location: LCCOMB_X29_Y23_N12
\inst65|Mux7~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux7~3_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux7~2_combout\ & (\inst30|q\(24))) # (!\inst65|Mux7~2_combout\ & ((\inst22|q\(24)))))) # (!\ReadRegister0[2]~input_o\ & (((\inst65|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|q\(24),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst22|q\(24),
	datad => \inst65|Mux7~2_combout\,
	combout => \inst65|Mux7~3_combout\);

-- Location: FF_X29_Y21_N9
\inst28|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[24]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(24));

-- Location: FF_X31_Y18_N13
\inst24|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[24]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(24));

-- Location: LCCOMB_X31_Y18_N12
\inst65|Mux7~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux7~9_combout\ = (\ReadRegister0[2]~input_o\ & (((\inst24|q\(24)) # (\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & (\inst20|q\(24) & ((!\ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|q\(24),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst24|q\(24),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux7~9_combout\);

-- Location: LCCOMB_X29_Y21_N8
\inst65|Mux7~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux7~10_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux7~9_combout\ & (\inst63|q\(24))) # (!\inst65|Mux7~9_combout\ & ((\inst28|q\(24)))))) # (!\ReadRegister0[3]~input_o\ & (((\inst65|Mux7~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst63|q\(24),
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst28|q\(24),
	datad => \inst65|Mux7~9_combout\,
	combout => \inst65|Mux7~10_combout\);

-- Location: LCCOMB_X28_Y24_N0
\inst65|Mux7~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux7~11_combout\ = (\inst65|Mux7~8_combout\ & (((\inst65|Mux7~10_combout\)) # (!\ReadRegister0[0]~input_o\))) # (!\inst65|Mux7~8_combout\ & (\ReadRegister0[0]~input_o\ & (\inst65|Mux7~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux7~8_combout\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst65|Mux7~3_combout\,
	datad => \inst65|Mux7~10_combout\,
	combout => \inst65|Mux7~11_combout\);

-- Location: LCCOMB_X28_Y24_N10
\inst65|Mux7~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux7~16_combout\ = (\inst65|Mux0~13_combout\ & (((\inst65|Mux0~10_combout\)))) # (!\inst65|Mux0~13_combout\ & ((\inst65|Mux0~10_combout\ & ((\inst65|Mux7~11_combout\))) # (!\inst65|Mux0~10_combout\ & (\inst65|Mux7~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux7~15_combout\,
	datab => \inst65|Mux7~11_combout\,
	datac => \inst65|Mux0~13_combout\,
	datad => \inst65|Mux0~10_combout\,
	combout => \inst65|Mux7~16_combout\);

-- Location: FF_X28_Y24_N21
\inst14|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[24]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(24));

-- Location: FF_X27_Y22_N15
\inst15|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[24]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(24));

-- Location: LCCOMB_X27_Y22_N14
\inst65|Mux7~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux7~17_combout\ = (\ReadRegister0[1]~input_o\ & (((\inst15|q\(24)) # (\ReadRegister0[0]~input_o\)))) # (!\ReadRegister0[1]~input_o\ & (\inst13|q\(24) & ((!\ReadRegister0[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|q\(24),
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst15|q\(24),
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux7~17_combout\);

-- Location: LCCOMB_X28_Y24_N20
\inst65|Mux7~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux7~18_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux7~17_combout\ & (\inst16|q\(24))) # (!\inst65|Mux7~17_combout\ & ((\inst14|q\(24)))))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|q\(24),
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst14|q\(24),
	datad => \inst65|Mux7~17_combout\,
	combout => \inst65|Mux7~18_combout\);

-- Location: FF_X25_Y23_N25
\inst11|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[24]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(24));

-- Location: FF_X26_Y17_N15
\inst9|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[24]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(24));

-- Location: FF_X26_Y17_N13
\inst10|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[24]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(24));

-- Location: LCCOMB_X26_Y17_N12
\inst65|Mux7~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux7~0_combout\ = (\ReadRegister0[1]~input_o\ & (((\ReadRegister0[0]~input_o\)))) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & ((\inst10|q\(24)))) # (!\ReadRegister0[0]~input_o\ & (\inst9|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \inst9|q\(24),
	datac => \inst10|q\(24),
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux7~0_combout\);

-- Location: LCCOMB_X25_Y23_N24
\inst65|Mux7~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux7~1_combout\ = (\ReadRegister0[1]~input_o\ & ((\inst65|Mux7~0_combout\ & (\inst12|q\(24))) # (!\inst65|Mux7~0_combout\ & ((\inst11|q\(24)))))) # (!\ReadRegister0[1]~input_o\ & (((\inst65|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|q\(24),
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst11|q\(24),
	datad => \inst65|Mux7~0_combout\,
	combout => \inst65|Mux7~1_combout\);

-- Location: LCCOMB_X28_Y24_N24
\inst65|Mux7~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux7~19_combout\ = (\inst65|Mux7~16_combout\ & ((\inst65|Mux7~18_combout\) # ((!\inst65|Mux0~13_combout\)))) # (!\inst65|Mux7~16_combout\ & (((\inst65|Mux0~13_combout\ & \inst65|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux7~16_combout\,
	datab => \inst65|Mux7~18_combout\,
	datac => \inst65|Mux0~13_combout\,
	datad => \inst65|Mux7~1_combout\,
	combout => \inst65|Mux7~19_combout\);

-- Location: IOIBUF_X52_Y23_N1
\writeData[23]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(23),
	o => \writeData[23]~input_o\);

-- Location: FF_X28_Y26_N25
\inst3|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[23]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(23));

-- Location: FF_X28_Y26_N11
\inst4|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[23]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(23));

-- Location: LCCOMB_X28_Y26_N24
\inst65|Mux8~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux8~15_combout\ = (\inst65|Mux8~14_combout\ & (((\inst4|q\(23))) # (!\inst65|Mux0~14_combout\))) # (!\inst65|Mux8~14_combout\ & (\inst65|Mux0~14_combout\ & (\inst3|q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux8~14_combout\,
	datab => \inst65|Mux0~14_combout\,
	datac => \inst3|q\(23),
	datad => \inst4|q\(23),
	combout => \inst65|Mux8~15_combout\);

-- Location: LCCOMB_X30_Y25_N6
\inst65|Mux8~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux8~16_combout\ = (\inst65|Mux0~13_combout\ & ((\inst65|Mux8~11_combout\) # ((\inst65|Mux0~10_combout\)))) # (!\inst65|Mux0~13_combout\ & (((\inst65|Mux8~15_combout\ & !\inst65|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux8~11_combout\,
	datab => \inst65|Mux8~15_combout\,
	datac => \inst65|Mux0~13_combout\,
	datad => \inst65|Mux0~10_combout\,
	combout => \inst65|Mux8~16_combout\);

-- Location: FF_X30_Y25_N17
\inst15|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[23]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(23));

-- Location: FF_X30_Y25_N3
\inst16|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[23]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(23));

-- Location: LCCOMB_X30_Y25_N16
\inst65|Mux8~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux8~18_combout\ = (\inst65|Mux8~17_combout\ & (((\inst16|q\(23))) # (!\ReadRegister0[1]~input_o\))) # (!\inst65|Mux8~17_combout\ & (\ReadRegister0[1]~input_o\ & (\inst15|q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux8~17_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst15|q\(23),
	datad => \inst16|q\(23),
	combout => \inst65|Mux8~18_combout\);

-- Location: FF_X29_Y19_N17
\inst27|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[23]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(23));

-- Location: FF_X26_Y22_N5
\inst23|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[23]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(23));

-- Location: FF_X26_Y22_N31
\inst19|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[23]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(23));

-- Location: LCCOMB_X26_Y22_N4
\inst65|Mux8~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux8~0_combout\ = (\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\) # ((\inst23|q\(23))))) # (!\ReadRegister0[2]~input_o\ & (!\ReadRegister0[3]~input_o\ & ((\inst19|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst23|q\(23),
	datad => \inst19|q\(23),
	combout => \inst65|Mux8~0_combout\);

-- Location: LCCOMB_X29_Y19_N16
\inst65|Mux8~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux8~1_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux8~0_combout\ & (\inst31|q\(23))) # (!\inst65|Mux8~0_combout\ & ((\inst27|q\(23)))))) # (!\ReadRegister0[3]~input_o\ & (((\inst65|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst31|q\(23),
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst27|q\(23),
	datad => \inst65|Mux8~0_combout\,
	combout => \inst65|Mux8~1_combout\);

-- Location: FF_X31_Y26_N1
\inst21|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[23]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(23));

-- Location: FF_X31_Y26_N19
\inst29|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[23]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(23));

-- Location: LCCOMB_X31_Y26_N0
\inst65|Mux8~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux8~5_combout\ = (\inst65|Mux8~4_combout\ & (((\inst29|q\(23))) # (!\ReadRegister0[2]~input_o\))) # (!\inst65|Mux8~4_combout\ & (\ReadRegister0[2]~input_o\ & (\inst21|q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux8~4_combout\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst21|q\(23),
	datad => \inst29|q\(23),
	combout => \inst65|Mux8~5_combout\);

-- Location: FF_X29_Y23_N25
\inst22|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[23]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(23));

-- Location: FF_X29_Y23_N19
\inst30|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[23]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(23));

-- Location: LCCOMB_X29_Y23_N24
\inst65|Mux8~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux8~3_combout\ = (\inst65|Mux8~2_combout\ & (((\inst30|q\(23))) # (!\ReadRegister0[2]~input_o\))) # (!\inst65|Mux8~2_combout\ & (\ReadRegister0[2]~input_o\ & (\inst22|q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux8~2_combout\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst22|q\(23),
	datad => \inst30|q\(23),
	combout => \inst65|Mux8~3_combout\);

-- Location: LCCOMB_X30_Y25_N18
\inst65|Mux8~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux8~6_combout\ = (\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\) # ((\inst65|Mux8~3_combout\)))) # (!\ReadRegister0[0]~input_o\ & (!\ReadRegister0[1]~input_o\ & (\inst65|Mux8~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst65|Mux8~5_combout\,
	datad => \inst65|Mux8~3_combout\,
	combout => \inst65|Mux8~6_combout\);

-- Location: LCCOMB_X30_Y25_N12
\inst65|Mux8~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux8~9_combout\ = (\ReadRegister0[1]~input_o\ & ((\inst65|Mux8~6_combout\ & (\inst65|Mux8~8_combout\)) # (!\inst65|Mux8~6_combout\ & ((\inst65|Mux8~1_combout\))))) # (!\ReadRegister0[1]~input_o\ & (((\inst65|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux8~8_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst65|Mux8~1_combout\,
	datad => \inst65|Mux8~6_combout\,
	combout => \inst65|Mux8~9_combout\);

-- Location: LCCOMB_X30_Y25_N4
\inst65|Mux8~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux8~19_combout\ = (\inst65|Mux8~16_combout\ & (((\inst65|Mux8~18_combout\)) # (!\inst65|Mux0~10_combout\))) # (!\inst65|Mux8~16_combout\ & (\inst65|Mux0~10_combout\ & ((\inst65|Mux8~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux8~16_combout\,
	datab => \inst65|Mux0~10_combout\,
	datac => \inst65|Mux8~18_combout\,
	datad => \inst65|Mux8~9_combout\,
	combout => \inst65|Mux8~19_combout\);

-- Location: IOIBUF_X52_Y25_N1
\writeData[22]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(22),
	o => \writeData[22]~input_o\);

-- Location: FF_X26_Y17_N21
\inst10|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[22]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(22));

-- Location: FF_X26_Y17_N7
\inst9|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[22]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(22));

-- Location: LCCOMB_X26_Y17_N20
\inst65|Mux9~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux9~0_combout\ = (\ReadRegister0[1]~input_o\ & (\ReadRegister0[0]~input_o\)) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & (\inst10|q\(22))) # (!\ReadRegister0[0]~input_o\ & ((\inst9|q\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst10|q\(22),
	datad => \inst9|q\(22),
	combout => \inst65|Mux9~0_combout\);

-- Location: FF_X26_Y18_N21
\inst11|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[22]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(22));

-- Location: LCCOMB_X26_Y18_N20
\inst65|Mux9~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux9~1_combout\ = (\inst65|Mux9~0_combout\ & ((\inst12|q\(22)) # ((!\ReadRegister0[1]~input_o\)))) # (!\inst65|Mux9~0_combout\ & (((\inst11|q\(22) & \ReadRegister0[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|q\(22),
	datab => \inst65|Mux9~0_combout\,
	datac => \inst11|q\(22),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux9~1_combout\);

-- Location: FF_X26_Y25_N9
\inst14|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[22]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(22));

-- Location: FF_X26_Y25_N19
\inst16|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[22]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(22));

-- Location: LCCOMB_X26_Y25_N8
\inst65|Mux9~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux9~18_combout\ = (\inst65|Mux9~17_combout\ & (((\inst16|q\(22))) # (!\ReadRegister0[0]~input_o\))) # (!\inst65|Mux9~17_combout\ & (\ReadRegister0[0]~input_o\ & (\inst14|q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux9~17_combout\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst14|q\(22),
	datad => \inst16|q\(22),
	combout => \inst65|Mux9~18_combout\);

-- Location: FF_X28_Y22_N29
\inst24|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[22]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(22));

-- Location: FF_X28_Y22_N7
\inst20|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[22]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(22));

-- Location: LCCOMB_X28_Y22_N28
\inst65|Mux9~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux9~9_combout\ = (\ReadRegister0[3]~input_o\ & (\ReadRegister0[2]~input_o\)) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & (\inst24|q\(22))) # (!\ReadRegister0[2]~input_o\ & ((\inst20|q\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst24|q\(22),
	datad => \inst20|q\(22),
	combout => \inst65|Mux9~9_combout\);

-- Location: FF_X29_Y21_N25
\inst28|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[22]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(22));

-- Location: FF_X29_Y21_N19
\inst63|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[22]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(22));

-- Location: LCCOMB_X29_Y21_N24
\inst65|Mux9~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux9~10_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux9~9_combout\ & ((\inst63|q\(22)))) # (!\inst65|Mux9~9_combout\ & (\inst28|q\(22))))) # (!\ReadRegister0[3]~input_o\ & (\inst65|Mux9~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \inst65|Mux9~9_combout\,
	datac => \inst28|q\(22),
	datad => \inst63|q\(22),
	combout => \inst65|Mux9~10_combout\);

-- Location: FF_X29_Y23_N15
\inst30|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[22]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(22));

-- Location: FF_X29_Y23_N29
\inst22|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[22]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(22));

-- Location: LCCOMB_X29_Y23_N28
\inst65|Mux9~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux9~3_combout\ = (\inst65|Mux9~2_combout\ & ((\inst30|q\(22)) # ((!\ReadRegister0[2]~input_o\)))) # (!\inst65|Mux9~2_combout\ & (((\inst22|q\(22) & \ReadRegister0[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux9~2_combout\,
	datab => \inst30|q\(22),
	datac => \inst22|q\(22),
	datad => \ReadRegister0[2]~input_o\,
	combout => \inst65|Mux9~3_combout\);

-- Location: LCCOMB_X27_Y24_N0
\inst65|Mux9~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux9~11_combout\ = (\inst65|Mux9~8_combout\ & ((\inst65|Mux9~10_combout\) # ((!\ReadRegister0[0]~input_o\)))) # (!\inst65|Mux9~8_combout\ & (((\ReadRegister0[0]~input_o\ & \inst65|Mux9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux9~8_combout\,
	datab => \inst65|Mux9~10_combout\,
	datac => \ReadRegister0[0]~input_o\,
	datad => \inst65|Mux9~3_combout\,
	combout => \inst65|Mux9~11_combout\);

-- Location: FF_X26_Y23_N25
\inst3|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[22]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(22));

-- Location: FF_X27_Y23_N29
\inst2|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[22]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(22));

-- Location: FF_X34_Y23_N1
\inst6|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[22]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(22));

-- Location: FF_X34_Y23_N3
\inst8|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[22]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(22));

-- Location: LCCOMB_X34_Y23_N0
\inst65|Mux9~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux9~13_combout\ = (\inst65|Mux9~12_combout\ & (((\inst8|q\(22))) # (!\ReadRegister0[0]~input_o\))) # (!\inst65|Mux9~12_combout\ & (\ReadRegister0[0]~input_o\ & (\inst6|q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux9~12_combout\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst6|q\(22),
	datad => \inst8|q\(22),
	combout => \inst65|Mux9~13_combout\);

-- Location: LCCOMB_X27_Y23_N28
\inst65|Mux9~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux9~14_combout\ = (\inst65|Mux0~18_combout\ & (((\inst65|Mux9~13_combout\)) # (!\inst65|Mux0~17_combout\))) # (!\inst65|Mux0~18_combout\ & (\inst65|Mux0~17_combout\ & (\inst2|q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~18_combout\,
	datab => \inst65|Mux0~17_combout\,
	datac => \inst2|q\(22),
	datad => \inst65|Mux9~13_combout\,
	combout => \inst65|Mux9~14_combout\);

-- Location: LCCOMB_X26_Y23_N24
\inst65|Mux9~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux9~15_combout\ = (\inst65|Mux0~14_combout\ & ((\inst65|Mux9~14_combout\ & (\inst4|q\(22))) # (!\inst65|Mux9~14_combout\ & ((\inst3|q\(22)))))) # (!\inst65|Mux0~14_combout\ & (((\inst65|Mux9~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|q\(22),
	datab => \inst65|Mux0~14_combout\,
	datac => \inst3|q\(22),
	datad => \inst65|Mux9~14_combout\,
	combout => \inst65|Mux9~15_combout\);

-- Location: LCCOMB_X27_Y24_N18
\inst65|Mux9~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux9~16_combout\ = (\inst65|Mux0~10_combout\ & ((\inst65|Mux9~11_combout\) # ((\inst65|Mux0~13_combout\)))) # (!\inst65|Mux0~10_combout\ & (((!\inst65|Mux0~13_combout\ & \inst65|Mux9~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~10_combout\,
	datab => \inst65|Mux9~11_combout\,
	datac => \inst65|Mux0~13_combout\,
	datad => \inst65|Mux9~15_combout\,
	combout => \inst65|Mux9~16_combout\);

-- Location: LCCOMB_X27_Y24_N4
\inst65|Mux9~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux9~19_combout\ = (\inst65|Mux0~13_combout\ & ((\inst65|Mux9~16_combout\ & ((\inst65|Mux9~18_combout\))) # (!\inst65|Mux9~16_combout\ & (\inst65|Mux9~1_combout\)))) # (!\inst65|Mux0~13_combout\ & (((\inst65|Mux9~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux9~1_combout\,
	datab => \inst65|Mux0~13_combout\,
	datac => \inst65|Mux9~18_combout\,
	datad => \inst65|Mux9~16_combout\,
	combout => \inst65|Mux9~19_combout\);

-- Location: IOIBUF_X52_Y18_N1
\writeData[21]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(21),
	o => \writeData[21]~input_o\);

-- Location: FF_X29_Y23_N9
\inst22|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[21]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(21));

-- Location: FF_X29_Y23_N11
\inst30|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[21]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(21));

-- Location: LCCOMB_X29_Y23_N8
\inst65|Mux10~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux10~3_combout\ = (\inst65|Mux10~2_combout\ & (((\inst30|q\(21))) # (!\ReadRegister0[2]~input_o\))) # (!\inst65|Mux10~2_combout\ & (\ReadRegister0[2]~input_o\ & (\inst22|q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux10~2_combout\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst22|q\(21),
	datad => \inst30|q\(21),
	combout => \inst65|Mux10~3_combout\);

-- Location: LCCOMB_X21_Y25_N2
\inst65|Mux10~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux10~6_combout\ = (\ReadRegister0[0]~input_o\ & (((\ReadRegister0[1]~input_o\) # (\inst65|Mux10~3_combout\)))) # (!\ReadRegister0[0]~input_o\ & (\inst65|Mux10~5_combout\ & (!\ReadRegister0[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux10~5_combout\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \ReadRegister0[1]~input_o\,
	datad => \inst65|Mux10~3_combout\,
	combout => \inst65|Mux10~6_combout\);

-- Location: FF_X29_Y21_N15
\inst63|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[21]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(21));

-- Location: FF_X29_Y21_N29
\inst28|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[21]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(21));

-- Location: LCCOMB_X29_Y21_N28
\inst65|Mux10~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux10~8_combout\ = (\inst65|Mux10~7_combout\ & ((\inst63|q\(21)) # ((!\ReadRegister0[3]~input_o\)))) # (!\inst65|Mux10~7_combout\ & (((\inst28|q\(21) & \ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux10~7_combout\,
	datab => \inst63|q\(21),
	datac => \inst28|q\(21),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux10~8_combout\);

-- Location: FF_X21_Y25_N9
\inst31|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[21]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(21));

-- Location: FF_X21_Y25_N31
\inst27|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[21]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(21));

-- Location: LCCOMB_X21_Y25_N30
\inst65|Mux10~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux10~1_combout\ = (\inst65|Mux10~0_combout\ & ((\inst31|q\(21)) # ((!\ReadRegister0[3]~input_o\)))) # (!\inst65|Mux10~0_combout\ & (((\inst27|q\(21) & \ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux10~0_combout\,
	datab => \inst31|q\(21),
	datac => \inst27|q\(21),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux10~1_combout\);

-- Location: LCCOMB_X21_Y25_N12
\inst65|Mux10~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux10~9_combout\ = (\ReadRegister0[1]~input_o\ & ((\inst65|Mux10~6_combout\ & (\inst65|Mux10~8_combout\)) # (!\inst65|Mux10~6_combout\ & ((\inst65|Mux10~1_combout\))))) # (!\ReadRegister0[1]~input_o\ & (\inst65|Mux10~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \inst65|Mux10~6_combout\,
	datac => \inst65|Mux10~8_combout\,
	datad => \inst65|Mux10~1_combout\,
	combout => \inst65|Mux10~9_combout\);

-- Location: FF_X27_Y22_N19
\inst15|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[21]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(21));

-- Location: FF_X27_Y22_N29
\inst16|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[21]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(21));

-- Location: LCCOMB_X27_Y22_N18
\inst65|Mux10~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux10~18_combout\ = (\inst65|Mux10~17_combout\ & (((\inst16|q\(21))) # (!\ReadRegister0[1]~input_o\))) # (!\inst65|Mux10~17_combout\ & (\ReadRegister0[1]~input_o\ & (\inst15|q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux10~17_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst15|q\(21),
	datad => \inst16|q\(21),
	combout => \inst65|Mux10~18_combout\);

-- Location: FF_X26_Y17_N9
\inst10|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[21]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(21));

-- Location: FF_X26_Y18_N19
\inst12|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[21]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(21));

-- Location: LCCOMB_X26_Y17_N8
\inst65|Mux10~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux10~11_combout\ = (\inst65|Mux10~10_combout\ & (((\inst12|q\(21))) # (!\ReadRegister0[0]~input_o\))) # (!\inst65|Mux10~10_combout\ & (\ReadRegister0[0]~input_o\ & (\inst10|q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux10~10_combout\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst10|q\(21),
	datad => \inst12|q\(21),
	combout => \inst65|Mux10~11_combout\);

-- Location: FF_X26_Y24_N17
\inst3|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[21]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(21));

-- Location: FF_X26_Y24_N19
\inst4|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[21]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(21));

-- Location: LCCOMB_X26_Y24_N16
\inst65|Mux10~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux10~15_combout\ = (\inst65|Mux10~14_combout\ & (((\inst4|q\(21))) # (!\inst65|Mux0~14_combout\))) # (!\inst65|Mux10~14_combout\ & (\inst65|Mux0~14_combout\ & (\inst3|q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux10~14_combout\,
	datab => \inst65|Mux0~14_combout\,
	datac => \inst3|q\(21),
	datad => \inst4|q\(21),
	combout => \inst65|Mux10~15_combout\);

-- Location: LCCOMB_X26_Y17_N28
\inst65|Mux10~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux10~16_combout\ = (\inst65|Mux0~10_combout\ & (((\inst65|Mux0~13_combout\)))) # (!\inst65|Mux0~10_combout\ & ((\inst65|Mux0~13_combout\ & (\inst65|Mux10~11_combout\)) # (!\inst65|Mux0~13_combout\ & ((\inst65|Mux10~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~10_combout\,
	datab => \inst65|Mux10~11_combout\,
	datac => \inst65|Mux10~15_combout\,
	datad => \inst65|Mux0~13_combout\,
	combout => \inst65|Mux10~16_combout\);

-- Location: LCCOMB_X21_Y25_N22
\inst65|Mux10~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux10~19_combout\ = (\inst65|Mux0~10_combout\ & ((\inst65|Mux10~16_combout\ & ((\inst65|Mux10~18_combout\))) # (!\inst65|Mux10~16_combout\ & (\inst65|Mux10~9_combout\)))) # (!\inst65|Mux0~10_combout\ & (((\inst65|Mux10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux10~9_combout\,
	datab => \inst65|Mux0~10_combout\,
	datac => \inst65|Mux10~18_combout\,
	datad => \inst65|Mux10~16_combout\,
	combout => \inst65|Mux10~19_combout\);

-- Location: IOIBUF_X52_Y12_N8
\writeData[20]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(20),
	o => \writeData[20]~input_o\);

-- Location: FF_X26_Y20_N13
\inst15|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[20]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(20));

-- Location: FF_X26_Y20_N23
\inst13|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[20]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(20));

-- Location: LCCOMB_X26_Y20_N12
\inst65|Mux11~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux11~17_combout\ = (\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\) # ((\inst15|q\(20))))) # (!\ReadRegister0[1]~input_o\ & (!\ReadRegister0[0]~input_o\ & ((\inst13|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst15|q\(20),
	datad => \inst13|q\(20),
	combout => \inst65|Mux11~17_combout\);

-- Location: FF_X24_Y22_N27
\inst14|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[20]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(20));

-- Location: FF_X24_Y23_N11
\inst16|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[20]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(20));

-- Location: LCCOMB_X24_Y22_N26
\inst65|Mux11~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux11~18_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux11~17_combout\ & ((\inst16|q\(20)))) # (!\inst65|Mux11~17_combout\ & (\inst14|q\(20))))) # (!\ReadRegister0[0]~input_o\ & (\inst65|Mux11~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst65|Mux11~17_combout\,
	datac => \inst14|q\(20),
	datad => \inst16|q\(20),
	combout => \inst65|Mux11~18_combout\);

-- Location: FF_X28_Y23_N11
\inst2|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[20]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(20));

-- Location: FF_X32_Y22_N15
\inst8|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[20]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(20));

-- Location: FF_X32_Y22_N21
\inst6|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[20]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(20));

-- Location: FF_X34_Y22_N17
\inst7|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[20]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(20));

-- Location: LCCOMB_X23_Y20_N28
\inst1|Decoder0~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~31_combout\ = (!\writeRegister[3]~input_o\ & (!\writeRegister[1]~input_o\ & (!\writeRegister[0]~input_o\ & \inst1|Decoder0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writeRegister[3]~input_o\,
	datab => \writeRegister[1]~input_o\,
	datac => \writeRegister[0]~input_o\,
	datad => \inst1|Decoder0~28_combout\,
	combout => \inst1|Decoder0~31_combout\);

-- Location: FF_X34_Y22_N19
\inst5|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[20]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(20));

-- Location: LCCOMB_X34_Y22_N16
\inst65|Mux11~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux11~12_combout\ = (\ReadRegister0[0]~input_o\ & (\ReadRegister0[1]~input_o\)) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & (\inst7|q\(20))) # (!\ReadRegister0[1]~input_o\ & ((\inst5|q\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst7|q\(20),
	datad => \inst5|q\(20),
	combout => \inst65|Mux11~12_combout\);

-- Location: LCCOMB_X32_Y22_N20
\inst65|Mux11~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux11~13_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux11~12_combout\ & (\inst8|q\(20))) # (!\inst65|Mux11~12_combout\ & ((\inst6|q\(20)))))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux11~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst8|q\(20),
	datac => \inst6|q\(20),
	datad => \inst65|Mux11~12_combout\,
	combout => \inst65|Mux11~13_combout\);

-- Location: LCCOMB_X28_Y23_N10
\inst65|Mux11~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux11~14_combout\ = (\inst65|Mux0~18_combout\ & (((\inst65|Mux11~13_combout\)) # (!\inst65|Mux0~17_combout\))) # (!\inst65|Mux0~18_combout\ & (\inst65|Mux0~17_combout\ & (\inst2|q\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~18_combout\,
	datab => \inst65|Mux0~17_combout\,
	datac => \inst2|q\(20),
	datad => \inst65|Mux11~13_combout\,
	combout => \inst65|Mux11~14_combout\);

-- Location: FF_X31_Y23_N17
\inst3|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[20]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(20));

-- Location: FF_X31_Y23_N11
\inst4|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[20]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(20));

-- Location: LCCOMB_X31_Y23_N16
\inst65|Mux11~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux11~15_combout\ = (\inst65|Mux0~14_combout\ & ((\inst65|Mux11~14_combout\ & ((\inst4|q\(20)))) # (!\inst65|Mux11~14_combout\ & (\inst3|q\(20))))) # (!\inst65|Mux0~14_combout\ & (\inst65|Mux11~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~14_combout\,
	datab => \inst65|Mux11~14_combout\,
	datac => \inst3|q\(20),
	datad => \inst4|q\(20),
	combout => \inst65|Mux11~15_combout\);

-- Location: FF_X31_Y20_N9
\inst22|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[20]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(20));

-- Location: FF_X31_Y20_N27
\inst30|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[20]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(20));

-- Location: LCCOMB_X31_Y20_N8
\inst65|Mux11~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux11~3_combout\ = (\inst65|Mux11~2_combout\ & (((\inst30|q\(20))) # (!\ReadRegister0[2]~input_o\))) # (!\inst65|Mux11~2_combout\ & (\ReadRegister0[2]~input_o\ & (\inst22|q\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux11~2_combout\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst22|q\(20),
	datad => \inst30|q\(20),
	combout => \inst65|Mux11~3_combout\);

-- Location: FF_X29_Y19_N25
\inst27|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[20]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(20));

-- Location: FF_X29_Y19_N19
\inst31|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[20]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(20));

-- Location: LCCOMB_X29_Y19_N24
\inst65|Mux11~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux11~5_combout\ = (\inst65|Mux11~4_combout\ & (((\inst31|q\(20))) # (!\ReadRegister0[3]~input_o\))) # (!\inst65|Mux11~4_combout\ & (\ReadRegister0[3]~input_o\ & (\inst27|q\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux11~4_combout\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst27|q\(20),
	datad => \inst31|q\(20),
	combout => \inst65|Mux11~5_combout\);

-- Location: LCCOMB_X29_Y19_N4
\inst65|Mux11~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux11~8_combout\ = (\ReadRegister0[1]~input_o\ & (((\inst65|Mux11~5_combout\) # (\ReadRegister0[0]~input_o\)))) # (!\ReadRegister0[1]~input_o\ & (\inst65|Mux11~7_combout\ & ((!\ReadRegister0[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux11~7_combout\,
	datab => \inst65|Mux11~5_combout\,
	datac => \ReadRegister0[1]~input_o\,
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux11~8_combout\);

-- Location: FF_X29_Y21_N1
\inst28|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[20]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(20));

-- Location: FF_X29_Y21_N11
\inst63|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[20]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(20));

-- Location: LCCOMB_X29_Y21_N0
\inst65|Mux11~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux11~10_combout\ = (\inst65|Mux11~9_combout\ & (((\inst63|q\(20))) # (!\ReadRegister0[3]~input_o\))) # (!\inst65|Mux11~9_combout\ & (\ReadRegister0[3]~input_o\ & (\inst28|q\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux11~9_combout\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst28|q\(20),
	datad => \inst63|q\(20),
	combout => \inst65|Mux11~10_combout\);

-- Location: LCCOMB_X29_Y19_N14
\inst65|Mux11~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux11~11_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux11~8_combout\ & ((\inst65|Mux11~10_combout\))) # (!\inst65|Mux11~8_combout\ & (\inst65|Mux11~3_combout\)))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux11~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst65|Mux11~3_combout\,
	datac => \inst65|Mux11~8_combout\,
	datad => \inst65|Mux11~10_combout\,
	combout => \inst65|Mux11~11_combout\);

-- Location: LCCOMB_X30_Y19_N8
\inst65|Mux11~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux11~16_combout\ = (\inst65|Mux0~13_combout\ & (((\inst65|Mux0~10_combout\)))) # (!\inst65|Mux0~13_combout\ & ((\inst65|Mux0~10_combout\ & ((\inst65|Mux11~11_combout\))) # (!\inst65|Mux0~10_combout\ & (\inst65|Mux11~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~13_combout\,
	datab => \inst65|Mux11~15_combout\,
	datac => \inst65|Mux0~10_combout\,
	datad => \inst65|Mux11~11_combout\,
	combout => \inst65|Mux11~16_combout\);

-- Location: FF_X24_Y22_N9
\inst11|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[20]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(20));

-- Location: FF_X25_Y19_N9
\inst10|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[20]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(20));

-- Location: FF_X25_Y19_N3
\inst9|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[20]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(20));

-- Location: LCCOMB_X25_Y19_N8
\inst65|Mux11~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux11~0_combout\ = (\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\) # ((\inst10|q\(20))))) # (!\ReadRegister0[0]~input_o\ & (!\ReadRegister0[1]~input_o\ & ((\inst9|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst10|q\(20),
	datad => \inst9|q\(20),
	combout => \inst65|Mux11~0_combout\);

-- Location: LCCOMB_X24_Y22_N8
\inst65|Mux11~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux11~1_combout\ = (\ReadRegister0[1]~input_o\ & ((\inst65|Mux11~0_combout\ & (\inst12|q\(20))) # (!\inst65|Mux11~0_combout\ & ((\inst11|q\(20)))))) # (!\ReadRegister0[1]~input_o\ & (((\inst65|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|q\(20),
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst11|q\(20),
	datad => \inst65|Mux11~0_combout\,
	combout => \inst65|Mux11~1_combout\);

-- Location: LCCOMB_X30_Y19_N26
\inst65|Mux11~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux11~19_combout\ = (\inst65|Mux0~13_combout\ & ((\inst65|Mux11~16_combout\ & (\inst65|Mux11~18_combout\)) # (!\inst65|Mux11~16_combout\ & ((\inst65|Mux11~1_combout\))))) # (!\inst65|Mux0~13_combout\ & (((\inst65|Mux11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~13_combout\,
	datab => \inst65|Mux11~18_combout\,
	datac => \inst65|Mux11~16_combout\,
	datad => \inst65|Mux11~1_combout\,
	combout => \inst65|Mux11~19_combout\);

-- Location: IOIBUF_X29_Y0_N1
\writeData[19]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(19),
	o => \writeData[19]~input_o\);

-- Location: FF_X31_Y26_N9
\inst21|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[19]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(19));

-- Location: FF_X35_Y26_N17
\inst25|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[19]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(19));

-- Location: LCCOMB_X35_Y26_N16
\inst65|Mux12~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux12~4_combout\ = (\ReadRegister0[3]~input_o\ & (((\inst25|q\(19)) # (\ReadRegister0[2]~input_o\)))) # (!\ReadRegister0[3]~input_o\ & (\inst17|q\(19) & ((!\ReadRegister0[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|q\(19),
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst25|q\(19),
	datad => \ReadRegister0[2]~input_o\,
	combout => \inst65|Mux12~4_combout\);

-- Location: LCCOMB_X31_Y26_N8
\inst65|Mux12~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux12~5_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux12~4_combout\ & (\inst29|q\(19))) # (!\inst65|Mux12~4_combout\ & ((\inst21|q\(19)))))) # (!\ReadRegister0[2]~input_o\ & (((\inst65|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|q\(19),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst21|q\(19),
	datad => \inst65|Mux12~4_combout\,
	combout => \inst65|Mux12~5_combout\);

-- Location: FF_X22_Y23_N9
\inst22|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[19]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(19));

-- Location: FF_X23_Y23_N17
\inst26|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[19]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(19));

-- Location: FF_X23_Y23_N19
\inst18|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[19]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(19));

-- Location: LCCOMB_X23_Y23_N16
\inst65|Mux12~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux12~2_combout\ = (\ReadRegister0[2]~input_o\ & (\ReadRegister0[3]~input_o\)) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & (\inst26|q\(19))) # (!\ReadRegister0[3]~input_o\ & ((\inst18|q\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst26|q\(19),
	datad => \inst18|q\(19),
	combout => \inst65|Mux12~2_combout\);

-- Location: LCCOMB_X22_Y23_N8
\inst65|Mux12~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux12~3_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux12~2_combout\ & (\inst30|q\(19))) # (!\inst65|Mux12~2_combout\ & ((\inst22|q\(19)))))) # (!\ReadRegister0[2]~input_o\ & (((\inst65|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|q\(19),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst22|q\(19),
	datad => \inst65|Mux12~2_combout\,
	combout => \inst65|Mux12~3_combout\);

-- Location: LCCOMB_X22_Y20_N20
\inst65|Mux12~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux12~6_combout\ = (\ReadRegister0[1]~input_o\ & (((\ReadRegister0[0]~input_o\)))) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & ((\inst65|Mux12~3_combout\))) # (!\ReadRegister0[0]~input_o\ & (\inst65|Mux12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \inst65|Mux12~5_combout\,
	datac => \ReadRegister0[0]~input_o\,
	datad => \inst65|Mux12~3_combout\,
	combout => \inst65|Mux12~6_combout\);

-- Location: FF_X22_Y20_N17
\inst27|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[19]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(19));

-- Location: FF_X26_Y22_N29
\inst23|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[19]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(19));

-- Location: FF_X26_Y22_N15
\inst19|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[19]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(19));

-- Location: LCCOMB_X26_Y22_N28
\inst65|Mux12~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux12~0_combout\ = (\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\) # ((\inst23|q\(19))))) # (!\ReadRegister0[2]~input_o\ & (!\ReadRegister0[3]~input_o\ & ((\inst19|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst23|q\(19),
	datad => \inst19|q\(19),
	combout => \inst65|Mux12~0_combout\);

-- Location: LCCOMB_X22_Y20_N16
\inst65|Mux12~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux12~1_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux12~0_combout\ & (\inst31|q\(19))) # (!\inst65|Mux12~0_combout\ & ((\inst27|q\(19)))))) # (!\ReadRegister0[3]~input_o\ & (((\inst65|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst31|q\(19),
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst27|q\(19),
	datad => \inst65|Mux12~0_combout\,
	combout => \inst65|Mux12~1_combout\);

-- Location: FF_X28_Y27_N1
\inst28|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[19]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(19));

-- Location: FF_X28_Y27_N3
\inst63|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[19]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(19));

-- Location: LCCOMB_X28_Y27_N0
\inst65|Mux12~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux12~8_combout\ = (\inst65|Mux12~7_combout\ & (((\inst63|q\(19))) # (!\ReadRegister0[3]~input_o\))) # (!\inst65|Mux12~7_combout\ & (\ReadRegister0[3]~input_o\ & (\inst28|q\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux12~7_combout\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst28|q\(19),
	datad => \inst63|q\(19),
	combout => \inst65|Mux12~8_combout\);

-- Location: LCCOMB_X22_Y20_N22
\inst65|Mux12~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux12~9_combout\ = (\ReadRegister0[1]~input_o\ & ((\inst65|Mux12~6_combout\ & ((\inst65|Mux12~8_combout\))) # (!\inst65|Mux12~6_combout\ & (\inst65|Mux12~1_combout\)))) # (!\ReadRegister0[1]~input_o\ & (\inst65|Mux12~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \inst65|Mux12~6_combout\,
	datac => \inst65|Mux12~1_combout\,
	datad => \inst65|Mux12~8_combout\,
	combout => \inst65|Mux12~9_combout\);

-- Location: FF_X25_Y19_N29
\inst10|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[19]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(19));

-- Location: FF_X25_Y19_N31
\inst9|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[19]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(19));

-- Location: FF_X26_Y18_N13
\inst11|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[19]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(19));

-- Location: LCCOMB_X26_Y18_N12
\inst65|Mux12~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux12~10_combout\ = (\ReadRegister0[0]~input_o\ & (((\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & ((\inst11|q\(19)))) # (!\ReadRegister0[1]~input_o\ & (\inst9|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst9|q\(19),
	datac => \inst11|q\(19),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux12~10_combout\);

-- Location: LCCOMB_X25_Y19_N28
\inst65|Mux12~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux12~11_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux12~10_combout\ & (\inst12|q\(19))) # (!\inst65|Mux12~10_combout\ & ((\inst10|q\(19)))))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux12~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|q\(19),
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst10|q\(19),
	datad => \inst65|Mux12~10_combout\,
	combout => \inst65|Mux12~11_combout\);

-- Location: LCCOMB_X22_Y20_N0
\inst65|Mux12~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux12~16_combout\ = (\inst65|Mux0~10_combout\ & (((\inst65|Mux0~13_combout\)))) # (!\inst65|Mux0~10_combout\ & ((\inst65|Mux0~13_combout\ & ((\inst65|Mux12~11_combout\))) # (!\inst65|Mux0~13_combout\ & (\inst65|Mux12~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux12~15_combout\,
	datab => \inst65|Mux0~10_combout\,
	datac => \inst65|Mux0~13_combout\,
	datad => \inst65|Mux12~11_combout\,
	combout => \inst65|Mux12~16_combout\);

-- Location: FF_X27_Y22_N31
\inst16|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[19]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(19));

-- Location: FF_X26_Y20_N25
\inst15|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[19]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(19));

-- Location: FF_X24_Y22_N29
\inst14|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[19]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(19));

-- Location: FF_X26_Y20_N27
\inst13|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[19]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(19));

-- Location: LCCOMB_X24_Y22_N28
\inst65|Mux12~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux12~17_combout\ = (\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\) # ((\inst14|q\(19))))) # (!\ReadRegister0[0]~input_o\ & (!\ReadRegister0[1]~input_o\ & ((\inst13|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst14|q\(19),
	datad => \inst13|q\(19),
	combout => \inst65|Mux12~17_combout\);

-- Location: LCCOMB_X26_Y20_N24
\inst65|Mux12~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux12~18_combout\ = (\ReadRegister0[1]~input_o\ & ((\inst65|Mux12~17_combout\ & (\inst16|q\(19))) # (!\inst65|Mux12~17_combout\ & ((\inst15|q\(19)))))) # (!\ReadRegister0[1]~input_o\ & (((\inst65|Mux12~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \inst16|q\(19),
	datac => \inst15|q\(19),
	datad => \inst65|Mux12~17_combout\,
	combout => \inst65|Mux12~18_combout\);

-- Location: LCCOMB_X22_Y20_N26
\inst65|Mux12~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux12~19_combout\ = (\inst65|Mux12~16_combout\ & (((\inst65|Mux12~18_combout\) # (!\inst65|Mux0~10_combout\)))) # (!\inst65|Mux12~16_combout\ & (\inst65|Mux12~9_combout\ & (\inst65|Mux0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux12~9_combout\,
	datab => \inst65|Mux12~16_combout\,
	datac => \inst65|Mux0~10_combout\,
	datad => \inst65|Mux12~18_combout\,
	combout => \inst65|Mux12~19_combout\);

-- Location: IOIBUF_X43_Y41_N1
\writeData[18]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(18),
	o => \writeData[18]~input_o\);

-- Location: FF_X27_Y22_N25
\inst16|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[18]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(18));

-- Location: FF_X24_Y22_N23
\inst14|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[18]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(18));

-- Location: LCCOMB_X24_Y22_N22
\inst65|Mux13~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux13~18_combout\ = (\inst65|Mux13~17_combout\ & ((\inst16|q\(18)) # ((!\ReadRegister0[0]~input_o\)))) # (!\inst65|Mux13~17_combout\ & (((\inst14|q\(18) & \ReadRegister0[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux13~17_combout\,
	datab => \inst16|q\(18),
	datac => \inst14|q\(18),
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux13~18_combout\);

-- Location: FF_X25_Y19_N1
\inst10|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[18]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(18));

-- Location: LCCOMB_X25_Y19_N0
\inst65|Mux13~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux13~0_combout\ = (\ReadRegister0[1]~input_o\ & (((\ReadRegister0[0]~input_o\)))) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & ((\inst10|q\(18)))) # (!\ReadRegister0[0]~input_o\ & (\inst9|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|q\(18),
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst10|q\(18),
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux13~0_combout\);

-- Location: FF_X26_Y18_N1
\inst11|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[18]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(18));

-- Location: LCCOMB_X26_Y18_N0
\inst65|Mux13~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux13~1_combout\ = (\inst65|Mux13~0_combout\ & ((\inst12|q\(18)) # ((!\ReadRegister0[1]~input_o\)))) # (!\inst65|Mux13~0_combout\ & (((\inst11|q\(18) & \ReadRegister0[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|q\(18),
	datab => \inst65|Mux13~0_combout\,
	datac => \inst11|q\(18),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux13~1_combout\);

-- Location: FF_X27_Y20_N25
\inst3|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[18]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(18));

-- Location: FF_X28_Y23_N31
\inst2|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[18]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(18));

-- Location: FF_X32_Y22_N29
\inst6|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[18]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(18));

-- Location: FF_X34_Y22_N25
\inst7|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[18]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(18));

-- Location: LCCOMB_X34_Y22_N24
\inst65|Mux13~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux13~12_combout\ = (\ReadRegister0[1]~input_o\ & (((\inst7|q\(18)) # (\ReadRegister0[0]~input_o\)))) # (!\ReadRegister0[1]~input_o\ & (\inst5|q\(18) & ((!\ReadRegister0[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|q\(18),
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst7|q\(18),
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux13~12_combout\);

-- Location: LCCOMB_X32_Y22_N28
\inst65|Mux13~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux13~13_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux13~12_combout\ & (\inst8|q\(18))) # (!\inst65|Mux13~12_combout\ & ((\inst6|q\(18)))))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux13~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|q\(18),
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst6|q\(18),
	datad => \inst65|Mux13~12_combout\,
	combout => \inst65|Mux13~13_combout\);

-- Location: LCCOMB_X28_Y23_N30
\inst65|Mux13~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux13~14_combout\ = (\inst65|Mux0~18_combout\ & (((\inst65|Mux13~13_combout\)) # (!\inst65|Mux0~17_combout\))) # (!\inst65|Mux0~18_combout\ & (\inst65|Mux0~17_combout\ & (\inst2|q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~18_combout\,
	datab => \inst65|Mux0~17_combout\,
	datac => \inst2|q\(18),
	datad => \inst65|Mux13~13_combout\,
	combout => \inst65|Mux13~14_combout\);

-- Location: LCCOMB_X27_Y20_N24
\inst65|Mux13~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux13~15_combout\ = (\inst65|Mux0~14_combout\ & ((\inst65|Mux13~14_combout\ & (\inst4|q\(18))) # (!\inst65|Mux13~14_combout\ & ((\inst3|q\(18)))))) # (!\inst65|Mux0~14_combout\ & (((\inst65|Mux13~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|q\(18),
	datab => \inst65|Mux0~14_combout\,
	datac => \inst3|q\(18),
	datad => \inst65|Mux13~14_combout\,
	combout => \inst65|Mux13~15_combout\);

-- Location: LCCOMB_X24_Y25_N20
\inst65|Mux13~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux13~16_combout\ = (\inst65|Mux0~13_combout\ & (((\inst65|Mux0~10_combout\)))) # (!\inst65|Mux0~13_combout\ & ((\inst65|Mux0~10_combout\ & (\inst65|Mux13~11_combout\)) # (!\inst65|Mux0~10_combout\ & ((\inst65|Mux13~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux13~11_combout\,
	datab => \inst65|Mux0~13_combout\,
	datac => \inst65|Mux13~15_combout\,
	datad => \inst65|Mux0~10_combout\,
	combout => \inst65|Mux13~16_combout\);

-- Location: LCCOMB_X24_Y25_N14
\inst65|Mux13~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux13~19_combout\ = (\inst65|Mux0~13_combout\ & ((\inst65|Mux13~16_combout\ & (\inst65|Mux13~18_combout\)) # (!\inst65|Mux13~16_combout\ & ((\inst65|Mux13~1_combout\))))) # (!\inst65|Mux0~13_combout\ & (((\inst65|Mux13~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~13_combout\,
	datab => \inst65|Mux13~18_combout\,
	datac => \inst65|Mux13~1_combout\,
	datad => \inst65|Mux13~16_combout\,
	combout => \inst65|Mux13~19_combout\);

-- Location: IOIBUF_X31_Y41_N1
\writeData[17]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(17),
	o => \writeData[17]~input_o\);

-- Location: FF_X25_Y19_N23
\inst9|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[17]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(17));

-- Location: FF_X26_Y18_N29
\inst11|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[17]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(17));

-- Location: LCCOMB_X26_Y18_N28
\inst65|Mux14~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux14~10_combout\ = (\ReadRegister0[0]~input_o\ & (((\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & ((\inst11|q\(17)))) # (!\ReadRegister0[1]~input_o\ & (\inst9|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst9|q\(17),
	datac => \inst11|q\(17),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux14~10_combout\);

-- Location: FF_X25_Y19_N21
\inst10|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[17]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(17));

-- Location: LCCOMB_X25_Y19_N20
\inst65|Mux14~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux14~11_combout\ = (\inst65|Mux14~10_combout\ & ((\inst12|q\(17)) # ((!\ReadRegister0[0]~input_o\)))) # (!\inst65|Mux14~10_combout\ & (((\inst10|q\(17) & \ReadRegister0[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|q\(17),
	datab => \inst65|Mux14~10_combout\,
	datac => \inst10|q\(17),
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux14~11_combout\);

-- Location: LCCOMB_X25_Y19_N24
\inst65|Mux14~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux14~16_combout\ = (\inst65|Mux0~10_combout\ & (((\inst65|Mux0~13_combout\)))) # (!\inst65|Mux0~10_combout\ & ((\inst65|Mux0~13_combout\ & ((\inst65|Mux14~11_combout\))) # (!\inst65|Mux0~13_combout\ & (\inst65|Mux14~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux14~15_combout\,
	datab => \inst65|Mux14~11_combout\,
	datac => \inst65|Mux0~10_combout\,
	datad => \inst65|Mux0~13_combout\,
	combout => \inst65|Mux14~16_combout\);

-- Location: FF_X22_Y23_N29
\inst22|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[17]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(17));

-- Location: FF_X23_Y23_N25
\inst26|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[17]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(17));

-- Location: FF_X23_Y23_N3
\inst18|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[17]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(17));

-- Location: LCCOMB_X23_Y23_N24
\inst65|Mux14~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux14~2_combout\ = (\ReadRegister0[2]~input_o\ & (\ReadRegister0[3]~input_o\)) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & (\inst26|q\(17))) # (!\ReadRegister0[3]~input_o\ & ((\inst18|q\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst26|q\(17),
	datad => \inst18|q\(17),
	combout => \inst65|Mux14~2_combout\);

-- Location: LCCOMB_X22_Y23_N28
\inst65|Mux14~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux14~3_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux14~2_combout\ & (\inst30|q\(17))) # (!\inst65|Mux14~2_combout\ & ((\inst22|q\(17)))))) # (!\ReadRegister0[2]~input_o\ & (((\inst65|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|q\(17),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst22|q\(17),
	datad => \inst65|Mux14~2_combout\,
	combout => \inst65|Mux14~3_combout\);

-- Location: FF_X31_Y26_N17
\inst21|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[17]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(17));

-- Location: FF_X35_Y26_N25
\inst25|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[17]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(17));

-- Location: LCCOMB_X22_Y21_N30
\inst1|Decoder0~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst1|Decoder0~13_combout\ = (!\writeRegister[3]~input_o\ & (!\writeRegister[1]~input_o\ & \inst1|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writeRegister[3]~input_o\,
	datab => \writeRegister[1]~input_o\,
	datad => \inst1|Decoder0~0_combout\,
	combout => \inst1|Decoder0~13_combout\);

-- Location: FF_X35_Y26_N3
\inst17|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[17]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(17));

-- Location: LCCOMB_X35_Y26_N24
\inst65|Mux14~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux14~4_combout\ = (\ReadRegister0[2]~input_o\ & (\ReadRegister0[3]~input_o\)) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & (\inst25|q\(17))) # (!\ReadRegister0[3]~input_o\ & ((\inst17|q\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst25|q\(17),
	datad => \inst17|q\(17),
	combout => \inst65|Mux14~4_combout\);

-- Location: LCCOMB_X31_Y26_N16
\inst65|Mux14~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux14~5_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux14~4_combout\ & (\inst29|q\(17))) # (!\inst65|Mux14~4_combout\ & ((\inst21|q\(17)))))) # (!\ReadRegister0[2]~input_o\ & (((\inst65|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|q\(17),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst21|q\(17),
	datad => \inst65|Mux14~4_combout\,
	combout => \inst65|Mux14~5_combout\);

-- Location: LCCOMB_X26_Y27_N0
\inst65|Mux14~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux14~6_combout\ = (\ReadRegister0[1]~input_o\ & (\ReadRegister0[0]~input_o\)) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & (\inst65|Mux14~3_combout\)) # (!\ReadRegister0[0]~input_o\ & ((\inst65|Mux14~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst65|Mux14~3_combout\,
	datad => \inst65|Mux14~5_combout\,
	combout => \inst65|Mux14~6_combout\);

-- Location: FF_X26_Y27_N11
\inst28|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[17]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(17));

-- Location: FF_X28_Y22_N19
\inst20|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[17]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(17));

-- Location: FF_X28_Y22_N17
\inst24|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[17]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(17));

-- Location: LCCOMB_X28_Y22_N16
\inst65|Mux14~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux14~7_combout\ = (\ReadRegister0[2]~input_o\ & (((\inst24|q\(17)) # (\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & (\inst20|q\(17) & ((!\ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst20|q\(17),
	datac => \inst24|q\(17),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux14~7_combout\);

-- Location: LCCOMB_X26_Y27_N10
\inst65|Mux14~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux14~8_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux14~7_combout\ & (\inst63|q\(17))) # (!\inst65|Mux14~7_combout\ & ((\inst28|q\(17)))))) # (!\ReadRegister0[3]~input_o\ & (((\inst65|Mux14~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst63|q\(17),
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst28|q\(17),
	datad => \inst65|Mux14~7_combout\,
	combout => \inst65|Mux14~8_combout\);

-- Location: LCCOMB_X26_Y27_N30
\inst65|Mux14~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux14~9_combout\ = (\inst65|Mux14~6_combout\ & (((\inst65|Mux14~8_combout\) # (!\ReadRegister0[1]~input_o\)))) # (!\inst65|Mux14~6_combout\ & (\inst65|Mux14~1_combout\ & (\ReadRegister0[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux14~1_combout\,
	datab => \inst65|Mux14~6_combout\,
	datac => \ReadRegister0[1]~input_o\,
	datad => \inst65|Mux14~8_combout\,
	combout => \inst65|Mux14~9_combout\);

-- Location: FF_X27_Y22_N11
\inst15|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[17]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(17));

-- Location: FF_X27_Y22_N13
\inst16|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[17]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(17));

-- Location: LCCOMB_X27_Y22_N10
\inst65|Mux14~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux14~18_combout\ = (\inst65|Mux14~17_combout\ & (((\inst16|q\(17))) # (!\ReadRegister0[1]~input_o\))) # (!\inst65|Mux14~17_combout\ & (\ReadRegister0[1]~input_o\ & (\inst15|q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux14~17_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst15|q\(17),
	datad => \inst16|q\(17),
	combout => \inst65|Mux14~18_combout\);

-- Location: LCCOMB_X26_Y27_N24
\inst65|Mux14~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux14~19_combout\ = (\inst65|Mux0~10_combout\ & ((\inst65|Mux14~16_combout\ & ((\inst65|Mux14~18_combout\))) # (!\inst65|Mux14~16_combout\ & (\inst65|Mux14~9_combout\)))) # (!\inst65|Mux0~10_combout\ & (\inst65|Mux14~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~10_combout\,
	datab => \inst65|Mux14~16_combout\,
	datac => \inst65|Mux14~9_combout\,
	datad => \inst65|Mux14~18_combout\,
	combout => \inst65|Mux14~19_combout\);

-- Location: IOIBUF_X31_Y41_N15
\writeData[16]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(16),
	o => \writeData[16]~input_o\);

-- Location: FF_X24_Y21_N1
\inst15|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[16]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(16));

-- Location: FF_X23_Y21_N19
\inst13|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[16]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(16));

-- Location: LCCOMB_X24_Y21_N0
\inst65|Mux15~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux15~17_combout\ = (\ReadRegister0[0]~input_o\ & (\ReadRegister0[1]~input_o\)) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & (\inst15|q\(16))) # (!\ReadRegister0[1]~input_o\ & ((\inst13|q\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst15|q\(16),
	datad => \inst13|q\(16),
	combout => \inst65|Mux15~17_combout\);

-- Location: FF_X23_Y21_N17
\inst14|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[16]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(16));

-- Location: LCCOMB_X23_Y21_N16
\inst65|Mux15~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux15~18_combout\ = (\inst65|Mux15~17_combout\ & ((\inst16|q\(16)) # ((!\ReadRegister0[0]~input_o\)))) # (!\inst65|Mux15~17_combout\ & (((\inst14|q\(16) & \ReadRegister0[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|q\(16),
	datab => \inst65|Mux15~17_combout\,
	datac => \inst14|q\(16),
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux15~18_combout\);

-- Location: FF_X27_Y20_N17
\inst3|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[16]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(16));

-- Location: FF_X27_Y20_N19
\inst4|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[16]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(16));

-- Location: LCCOMB_X27_Y20_N16
\inst65|Mux15~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux15~15_combout\ = (\inst65|Mux15~14_combout\ & (((\inst4|q\(16))) # (!\inst65|Mux0~14_combout\))) # (!\inst65|Mux15~14_combout\ & (\inst65|Mux0~14_combout\ & (\inst3|q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux15~14_combout\,
	datab => \inst65|Mux0~14_combout\,
	datac => \inst3|q\(16),
	datad => \inst4|q\(16),
	combout => \inst65|Mux15~15_combout\);

-- Location: FF_X28_Y27_N9
\inst28|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[16]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(16));

-- Location: FF_X25_Y27_N25
\inst24|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[16]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(16));

-- Location: LCCOMB_X25_Y27_N24
\inst65|Mux15~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux15~9_combout\ = (\ReadRegister0[2]~input_o\ & (((\inst24|q\(16)) # (\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & (\inst20|q\(16) & ((!\ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|q\(16),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst24|q\(16),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux15~9_combout\);

-- Location: LCCOMB_X28_Y27_N8
\inst65|Mux15~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux15~10_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux15~9_combout\ & (\inst63|q\(16))) # (!\inst65|Mux15~9_combout\ & ((\inst28|q\(16)))))) # (!\ReadRegister0[3]~input_o\ & (((\inst65|Mux15~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst63|q\(16),
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst28|q\(16),
	datad => \inst65|Mux15~9_combout\,
	combout => \inst65|Mux15~10_combout\);

-- Location: FF_X22_Y20_N9
\inst27|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[16]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(16));

-- Location: FF_X22_Y20_N19
\inst31|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[16]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(16));

-- Location: LCCOMB_X22_Y20_N8
\inst65|Mux15~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux15~5_combout\ = (\inst65|Mux15~4_combout\ & (((\inst31|q\(16))) # (!\ReadRegister0[3]~input_o\))) # (!\inst65|Mux15~4_combout\ & (\ReadRegister0[3]~input_o\ & (\inst27|q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux15~4_combout\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst27|q\(16),
	datad => \inst31|q\(16),
	combout => \inst65|Mux15~5_combout\);

-- Location: FF_X22_Y27_N3
\inst29|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[16]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(16));

-- Location: FF_X22_Y27_N9
\inst21|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[16]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(16));

-- Location: FF_X21_Y27_N9
\inst25|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[16]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(16));

-- Location: LCCOMB_X21_Y27_N8
\inst65|Mux15~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux15~6_combout\ = (\ReadRegister0[2]~input_o\ & (((\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & ((\inst25|q\(16)))) # (!\ReadRegister0[3]~input_o\ & (\inst17|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|q\(16),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst25|q\(16),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux15~6_combout\);

-- Location: LCCOMB_X22_Y27_N8
\inst65|Mux15~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux15~7_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux15~6_combout\ & (\inst29|q\(16))) # (!\inst65|Mux15~6_combout\ & ((\inst21|q\(16)))))) # (!\ReadRegister0[2]~input_o\ & (((\inst65|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst29|q\(16),
	datac => \inst21|q\(16),
	datad => \inst65|Mux15~6_combout\,
	combout => \inst65|Mux15~7_combout\);

-- Location: LCCOMB_X22_Y20_N28
\inst65|Mux15~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux15~8_combout\ = (\ReadRegister0[1]~input_o\ & ((\inst65|Mux15~5_combout\) # ((\ReadRegister0[0]~input_o\)))) # (!\ReadRegister0[1]~input_o\ & (((!\ReadRegister0[0]~input_o\ & \inst65|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \inst65|Mux15~5_combout\,
	datac => \ReadRegister0[0]~input_o\,
	datad => \inst65|Mux15~7_combout\,
	combout => \inst65|Mux15~8_combout\);

-- Location: LCCOMB_X22_Y20_N6
\inst65|Mux15~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux15~11_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux15~8_combout\ & ((\inst65|Mux15~10_combout\))) # (!\inst65|Mux15~8_combout\ & (\inst65|Mux15~3_combout\)))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux15~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux15~3_combout\,
	datab => \inst65|Mux15~10_combout\,
	datac => \ReadRegister0[0]~input_o\,
	datad => \inst65|Mux15~8_combout\,
	combout => \inst65|Mux15~11_combout\);

-- Location: LCCOMB_X22_Y20_N24
\inst65|Mux15~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux15~16_combout\ = (\inst65|Mux0~13_combout\ & (\inst65|Mux0~10_combout\)) # (!\inst65|Mux0~13_combout\ & ((\inst65|Mux0~10_combout\ & ((\inst65|Mux15~11_combout\))) # (!\inst65|Mux0~10_combout\ & (\inst65|Mux15~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~13_combout\,
	datab => \inst65|Mux0~10_combout\,
	datac => \inst65|Mux15~15_combout\,
	datad => \inst65|Mux15~11_combout\,
	combout => \inst65|Mux15~16_combout\);

-- Location: FF_X25_Y23_N21
\inst11|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[16]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(16));

-- Location: FF_X25_Y19_N5
\inst9|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[16]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(16));

-- Location: FF_X25_Y19_N19
\inst10|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[16]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(16));

-- Location: LCCOMB_X25_Y19_N18
\inst65|Mux15~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux15~0_combout\ = (\ReadRegister0[0]~input_o\ & (((\inst10|q\(16)) # (\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & (\inst9|q\(16) & ((!\ReadRegister0[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst9|q\(16),
	datac => \inst10|q\(16),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux15~0_combout\);

-- Location: LCCOMB_X25_Y23_N20
\inst65|Mux15~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux15~1_combout\ = (\ReadRegister0[1]~input_o\ & ((\inst65|Mux15~0_combout\ & (\inst12|q\(16))) # (!\inst65|Mux15~0_combout\ & ((\inst11|q\(16)))))) # (!\ReadRegister0[1]~input_o\ & (((\inst65|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|q\(16),
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst11|q\(16),
	datad => \inst65|Mux15~0_combout\,
	combout => \inst65|Mux15~1_combout\);

-- Location: LCCOMB_X22_Y20_N2
\inst65|Mux15~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux15~19_combout\ = (\inst65|Mux15~16_combout\ & ((\inst65|Mux15~18_combout\) # ((!\inst65|Mux0~13_combout\)))) # (!\inst65|Mux15~16_combout\ & (((\inst65|Mux0~13_combout\ & \inst65|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux15~18_combout\,
	datab => \inst65|Mux15~16_combout\,
	datac => \inst65|Mux0~13_combout\,
	datad => \inst65|Mux15~1_combout\,
	combout => \inst65|Mux15~19_combout\);

-- Location: IOIBUF_X31_Y41_N22
\writeData[15]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(15),
	o => \writeData[15]~input_o\);

-- Location: FF_X28_Y27_N13
\inst28|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[15]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(15));

-- Location: FF_X25_Y27_N13
\inst24|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[15]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(15));

-- Location: LCCOMB_X25_Y27_N12
\inst65|Mux16~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux16~7_combout\ = (\ReadRegister0[2]~input_o\ & (((\inst24|q\(15)) # (\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & (\inst20|q\(15) & ((!\ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|q\(15),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst24|q\(15),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux16~7_combout\);

-- Location: LCCOMB_X28_Y27_N12
\inst65|Mux16~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux16~8_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux16~7_combout\ & (\inst63|q\(15))) # (!\inst65|Mux16~7_combout\ & ((\inst28|q\(15)))))) # (!\ReadRegister0[3]~input_o\ & (((\inst65|Mux16~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst63|q\(15),
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst28|q\(15),
	datad => \inst65|Mux16~7_combout\,
	combout => \inst65|Mux16~8_combout\);

-- Location: FF_X22_Y27_N23
\inst29|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[15]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(15));

-- Location: FF_X22_Y27_N29
\inst21|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[15]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(15));

-- Location: FF_X21_Y27_N21
\inst25|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[15]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(15));

-- Location: LCCOMB_X21_Y27_N20
\inst65|Mux16~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux16~4_combout\ = (\ReadRegister0[2]~input_o\ & (((\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & ((\inst25|q\(15)))) # (!\ReadRegister0[3]~input_o\ & (\inst17|q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|q\(15),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst25|q\(15),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux16~4_combout\);

-- Location: LCCOMB_X22_Y27_N28
\inst65|Mux16~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux16~5_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux16~4_combout\ & (\inst29|q\(15))) # (!\inst65|Mux16~4_combout\ & ((\inst21|q\(15)))))) # (!\ReadRegister0[2]~input_o\ & (((\inst65|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst29|q\(15),
	datac => \inst21|q\(15),
	datad => \inst65|Mux16~4_combout\,
	combout => \inst65|Mux16~5_combout\);

-- Location: LCCOMB_X21_Y25_N28
\inst65|Mux16~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux16~6_combout\ = (\ReadRegister0[1]~input_o\ & (((\ReadRegister0[0]~input_o\)))) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & (\inst65|Mux16~3_combout\)) # (!\ReadRegister0[0]~input_o\ & ((\inst65|Mux16~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux16~3_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \ReadRegister0[0]~input_o\,
	datad => \inst65|Mux16~5_combout\,
	combout => \inst65|Mux16~6_combout\);

-- Location: LCCOMB_X21_Y25_N14
\inst65|Mux16~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux16~9_combout\ = (\ReadRegister0[1]~input_o\ & ((\inst65|Mux16~6_combout\ & ((\inst65|Mux16~8_combout\))) # (!\inst65|Mux16~6_combout\ & (\inst65|Mux16~1_combout\)))) # (!\ReadRegister0[1]~input_o\ & (((\inst65|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux16~1_combout\,
	datab => \inst65|Mux16~8_combout\,
	datac => \ReadRegister0[1]~input_o\,
	datad => \inst65|Mux16~6_combout\,
	combout => \inst65|Mux16~9_combout\);

-- Location: FF_X24_Y25_N25
\inst15|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[15]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(15));

-- Location: FF_X24_Y25_N19
\inst16|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[15]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(15));

-- Location: LCCOMB_X24_Y25_N24
\inst65|Mux16~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux16~18_combout\ = (\inst65|Mux16~17_combout\ & (((\inst16|q\(15))) # (!\ReadRegister0[1]~input_o\))) # (!\inst65|Mux16~17_combout\ & (\ReadRegister0[1]~input_o\ & (\inst15|q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux16~17_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst15|q\(15),
	datad => \inst16|q\(15),
	combout => \inst65|Mux16~18_combout\);

-- Location: FF_X25_Y19_N15
\inst10|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[15]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(15));

-- Location: FF_X25_Y26_N27
\inst11|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[15]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(15));

-- Location: FF_X25_Y19_N17
\inst9|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[15]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(15));

-- Location: LCCOMB_X25_Y26_N26
\inst65|Mux16~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux16~10_combout\ = (\ReadRegister0[0]~input_o\ & (\ReadRegister0[1]~input_o\)) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & (\inst11|q\(15))) # (!\ReadRegister0[1]~input_o\ & ((\inst9|q\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst11|q\(15),
	datad => \inst9|q\(15),
	combout => \inst65|Mux16~10_combout\);

-- Location: LCCOMB_X25_Y19_N14
\inst65|Mux16~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux16~11_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux16~10_combout\ & (\inst12|q\(15))) # (!\inst65|Mux16~10_combout\ & ((\inst10|q\(15)))))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux16~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|q\(15),
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst10|q\(15),
	datad => \inst65|Mux16~10_combout\,
	combout => \inst65|Mux16~11_combout\);

-- Location: FF_X31_Y22_N25
\inst7|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[15]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(15));

-- Location: FF_X32_Y22_N17
\inst6|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[15]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(15));

-- Location: FF_X31_Y22_N19
\inst5|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[15]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(15));

-- Location: LCCOMB_X32_Y22_N16
\inst65|Mux16~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux16~12_combout\ = (\ReadRegister0[1]~input_o\ & (\ReadRegister0[0]~input_o\)) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & (\inst6|q\(15))) # (!\ReadRegister0[0]~input_o\ & ((\inst5|q\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst6|q\(15),
	datad => \inst5|q\(15),
	combout => \inst65|Mux16~12_combout\);

-- Location: LCCOMB_X31_Y22_N24
\inst65|Mux16~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux16~13_combout\ = (\ReadRegister0[1]~input_o\ & ((\inst65|Mux16~12_combout\ & (\inst8|q\(15))) # (!\inst65|Mux16~12_combout\ & ((\inst7|q\(15)))))) # (!\ReadRegister0[1]~input_o\ & (((\inst65|Mux16~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|q\(15),
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst7|q\(15),
	datad => \inst65|Mux16~12_combout\,
	combout => \inst65|Mux16~13_combout\);

-- Location: FF_X28_Y23_N5
\inst2|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[15]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(15));

-- Location: LCCOMB_X28_Y23_N4
\inst65|Mux16~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux16~14_combout\ = (\inst65|Mux0~18_combout\ & ((\inst65|Mux16~13_combout\) # ((!\inst65|Mux0~17_combout\)))) # (!\inst65|Mux0~18_combout\ & (((\inst2|q\(15) & \inst65|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~18_combout\,
	datab => \inst65|Mux16~13_combout\,
	datac => \inst2|q\(15),
	datad => \inst65|Mux0~17_combout\,
	combout => \inst65|Mux16~14_combout\);

-- Location: FF_X27_Y20_N21
\inst3|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[15]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(15));

-- Location: LCCOMB_X27_Y20_N20
\inst65|Mux16~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux16~15_combout\ = (\inst65|Mux16~14_combout\ & ((\inst4|q\(15)) # ((!\inst65|Mux0~14_combout\)))) # (!\inst65|Mux16~14_combout\ & (((\inst3|q\(15) & \inst65|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|q\(15),
	datab => \inst65|Mux16~14_combout\,
	datac => \inst3|q\(15),
	datad => \inst65|Mux0~14_combout\,
	combout => \inst65|Mux16~15_combout\);

-- Location: LCCOMB_X25_Y19_N26
\inst65|Mux16~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux16~16_combout\ = (\inst65|Mux0~10_combout\ & (((\inst65|Mux0~13_combout\)))) # (!\inst65|Mux0~10_combout\ & ((\inst65|Mux0~13_combout\ & (\inst65|Mux16~11_combout\)) # (!\inst65|Mux0~13_combout\ & ((\inst65|Mux16~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~10_combout\,
	datab => \inst65|Mux16~11_combout\,
	datac => \inst65|Mux16~15_combout\,
	datad => \inst65|Mux0~13_combout\,
	combout => \inst65|Mux16~16_combout\);

-- Location: LCCOMB_X24_Y25_N28
\inst65|Mux16~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux16~19_combout\ = (\inst65|Mux0~10_combout\ & ((\inst65|Mux16~16_combout\ & ((\inst65|Mux16~18_combout\))) # (!\inst65|Mux16~16_combout\ & (\inst65|Mux16~9_combout\)))) # (!\inst65|Mux0~10_combout\ & (((\inst65|Mux16~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux16~9_combout\,
	datab => \inst65|Mux0~10_combout\,
	datac => \inst65|Mux16~18_combout\,
	datad => \inst65|Mux16~16_combout\,
	combout => \inst65|Mux16~19_combout\);

-- Location: IOIBUF_X29_Y0_N8
\writeData[14]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(14),
	o => \writeData[14]~input_o\);

-- Location: FF_X27_Y20_N3
\inst4|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[14]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(14));

-- Location: FF_X27_Y20_N1
\inst3|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[14]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(14));

-- Location: LCCOMB_X27_Y20_N0
\inst65|Mux17~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux17~15_combout\ = (\inst65|Mux17~14_combout\ & ((\inst4|q\(14)) # ((!\inst65|Mux0~14_combout\)))) # (!\inst65|Mux17~14_combout\ & (((\inst3|q\(14) & \inst65|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux17~14_combout\,
	datab => \inst4|q\(14),
	datac => \inst3|q\(14),
	datad => \inst65|Mux0~14_combout\,
	combout => \inst65|Mux17~15_combout\);

-- Location: FF_X24_Y27_N1
\inst26|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[14]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(14));

-- Location: FF_X24_Y27_N3
\inst18|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[14]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(14));

-- Location: LCCOMB_X24_Y27_N0
\inst65|Mux17~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux17~2_combout\ = (\ReadRegister0[2]~input_o\ & (\ReadRegister0[3]~input_o\)) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & (\inst26|q\(14))) # (!\ReadRegister0[3]~input_o\ & ((\inst18|q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst26|q\(14),
	datad => \inst18|q\(14),
	combout => \inst65|Mux17~2_combout\);

-- Location: FF_X23_Y27_N5
\inst22|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[14]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(14));

-- Location: FF_X23_Y27_N7
\inst30|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[14]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(14));

-- Location: LCCOMB_X23_Y27_N4
\inst65|Mux17~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux17~3_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux17~2_combout\ & ((\inst30|q\(14)))) # (!\inst65|Mux17~2_combout\ & (\inst22|q\(14))))) # (!\ReadRegister0[2]~input_o\ & (\inst65|Mux17~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst65|Mux17~2_combout\,
	datac => \inst22|q\(14),
	datad => \inst30|q\(14),
	combout => \inst65|Mux17~3_combout\);

-- Location: FF_X22_Y22_N13
\inst23|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[14]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(14));

-- Location: LCCOMB_X22_Y22_N12
\inst65|Mux17~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux17~4_combout\ = (\ReadRegister0[2]~input_o\ & (((\inst23|q\(14)) # (\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & (\inst19|q\(14) & ((!\ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|q\(14),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst23|q\(14),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux17~4_combout\);

-- Location: FF_X23_Y25_N17
\inst27|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[14]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(14));

-- Location: LCCOMB_X23_Y25_N16
\inst65|Mux17~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux17~5_combout\ = (\inst65|Mux17~4_combout\ & ((\inst31|q\(14)) # ((!\ReadRegister0[3]~input_o\)))) # (!\inst65|Mux17~4_combout\ & (((\inst27|q\(14) & \ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst31|q\(14),
	datab => \inst65|Mux17~4_combout\,
	datac => \inst27|q\(14),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux17~5_combout\);

-- Location: FF_X21_Y27_N25
\inst25|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[14]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(14));

-- Location: LCCOMB_X21_Y27_N24
\inst65|Mux17~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux17~6_combout\ = (\ReadRegister0[2]~input_o\ & (((\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & ((\inst25|q\(14)))) # (!\ReadRegister0[3]~input_o\ & (\inst17|q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|q\(14),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst25|q\(14),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux17~6_combout\);

-- Location: FF_X22_Y27_N25
\inst21|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[14]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(14));

-- Location: FF_X22_Y27_N11
\inst29|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[14]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(14));

-- Location: LCCOMB_X22_Y27_N24
\inst65|Mux17~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux17~7_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux17~6_combout\ & ((\inst29|q\(14)))) # (!\inst65|Mux17~6_combout\ & (\inst21|q\(14))))) # (!\ReadRegister0[2]~input_o\ & (\inst65|Mux17~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst65|Mux17~6_combout\,
	datac => \inst21|q\(14),
	datad => \inst29|q\(14),
	combout => \inst65|Mux17~7_combout\);

-- Location: LCCOMB_X23_Y27_N8
\inst65|Mux17~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux17~8_combout\ = (\ReadRegister0[0]~input_o\ & (((\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & (\inst65|Mux17~5_combout\)) # (!\ReadRegister0[1]~input_o\ & ((\inst65|Mux17~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst65|Mux17~5_combout\,
	datac => \ReadRegister0[1]~input_o\,
	datad => \inst65|Mux17~7_combout\,
	combout => \inst65|Mux17~8_combout\);

-- Location: FF_X28_Y27_N17
\inst28|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[14]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(14));

-- Location: FF_X28_Y27_N19
\inst63|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[14]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(14));

-- Location: LCCOMB_X28_Y27_N16
\inst65|Mux17~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux17~10_combout\ = (\inst65|Mux17~9_combout\ & (((\inst63|q\(14))) # (!\ReadRegister0[3]~input_o\))) # (!\inst65|Mux17~9_combout\ & (\ReadRegister0[3]~input_o\ & (\inst28|q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux17~9_combout\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst28|q\(14),
	datad => \inst63|q\(14),
	combout => \inst65|Mux17~10_combout\);

-- Location: LCCOMB_X23_Y27_N26
\inst65|Mux17~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux17~11_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux17~8_combout\ & ((\inst65|Mux17~10_combout\))) # (!\inst65|Mux17~8_combout\ & (\inst65|Mux17~3_combout\)))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux17~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst65|Mux17~3_combout\,
	datac => \inst65|Mux17~8_combout\,
	datad => \inst65|Mux17~10_combout\,
	combout => \inst65|Mux17~11_combout\);

-- Location: LCCOMB_X23_Y21_N8
\inst65|Mux17~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux17~16_combout\ = (\inst65|Mux0~13_combout\ & (\inst65|Mux0~10_combout\)) # (!\inst65|Mux0~13_combout\ & ((\inst65|Mux0~10_combout\ & ((\inst65|Mux17~11_combout\))) # (!\inst65|Mux0~10_combout\ & (\inst65|Mux17~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~13_combout\,
	datab => \inst65|Mux0~10_combout\,
	datac => \inst65|Mux17~15_combout\,
	datad => \inst65|Mux17~11_combout\,
	combout => \inst65|Mux17~16_combout\);

-- Location: FF_X24_Y21_N19
\inst15|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[14]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(14));

-- Location: FF_X23_Y21_N13
\inst13|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[14]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(14));

-- Location: LCCOMB_X24_Y21_N18
\inst65|Mux17~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux17~17_combout\ = (\ReadRegister0[0]~input_o\ & (\ReadRegister0[1]~input_o\)) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & (\inst15|q\(14))) # (!\ReadRegister0[1]~input_o\ & ((\inst13|q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst15|q\(14),
	datad => \inst13|q\(14),
	combout => \inst65|Mux17~17_combout\);

-- Location: FF_X23_Y21_N11
\inst14|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[14]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(14));

-- Location: LCCOMB_X23_Y21_N10
\inst65|Mux17~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux17~18_combout\ = (\inst65|Mux17~17_combout\ & ((\inst16|q\(14)) # ((!\ReadRegister0[0]~input_o\)))) # (!\inst65|Mux17~17_combout\ & (((\inst14|q\(14) & \ReadRegister0[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|q\(14),
	datab => \inst65|Mux17~17_combout\,
	datac => \inst14|q\(14),
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux17~18_combout\);

-- Location: FF_X26_Y26_N25
\inst11|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[14]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(14));

-- Location: FF_X25_Y26_N7
\inst12|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[14]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(14));

-- Location: LCCOMB_X26_Y26_N24
\inst65|Mux17~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux17~1_combout\ = (\inst65|Mux17~0_combout\ & (((\inst12|q\(14))) # (!\ReadRegister0[1]~input_o\))) # (!\inst65|Mux17~0_combout\ & (\ReadRegister0[1]~input_o\ & (\inst11|q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux17~0_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst11|q\(14),
	datad => \inst12|q\(14),
	combout => \inst65|Mux17~1_combout\);

-- Location: LCCOMB_X23_Y21_N6
\inst65|Mux17~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux17~19_combout\ = (\inst65|Mux0~13_combout\ & ((\inst65|Mux17~16_combout\ & (\inst65|Mux17~18_combout\)) # (!\inst65|Mux17~16_combout\ & ((\inst65|Mux17~1_combout\))))) # (!\inst65|Mux0~13_combout\ & (\inst65|Mux17~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~13_combout\,
	datab => \inst65|Mux17~16_combout\,
	datac => \inst65|Mux17~18_combout\,
	datad => \inst65|Mux17~1_combout\,
	combout => \inst65|Mux17~19_combout\);

-- Location: IOIBUF_X25_Y41_N1
\writeData[13]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(13),
	o => \writeData[13]~input_o\);

-- Location: FF_X26_Y26_N15
\inst9|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[13]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(13));

-- Location: FF_X26_Y26_N21
\inst11|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[13]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(13));

-- Location: LCCOMB_X26_Y26_N20
\inst65|Mux18~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux18~10_combout\ = (\ReadRegister0[0]~input_o\ & (((\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & ((\inst11|q\(13)))) # (!\ReadRegister0[1]~input_o\ & (\inst9|q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst9|q\(13),
	datac => \inst11|q\(13),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux18~10_combout\);

-- Location: FF_X27_Y26_N19
\inst10|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[13]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(13));

-- Location: LCCOMB_X27_Y26_N18
\inst65|Mux18~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux18~11_combout\ = (\inst65|Mux18~10_combout\ & ((\inst12|q\(13)) # ((!\ReadRegister0[0]~input_o\)))) # (!\inst65|Mux18~10_combout\ & (((\inst10|q\(13) & \ReadRegister0[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|q\(13),
	datab => \inst65|Mux18~10_combout\,
	datac => \inst10|q\(13),
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux18~11_combout\);

-- Location: FF_X31_Y23_N27
\inst4|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[13]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(13));

-- Location: FF_X31_Y23_N9
\inst3|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[13]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(13));

-- Location: FF_X28_Y23_N17
\inst2|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[13]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(13));

-- Location: FF_X31_Y22_N9
\inst7|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[13]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(13));

-- Location: FF_X30_Y21_N23
\inst8|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[13]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(13));

-- Location: LCCOMB_X31_Y22_N8
\inst65|Mux18~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux18~13_combout\ = (\inst65|Mux18~12_combout\ & (((\inst8|q\(13))) # (!\ReadRegister0[1]~input_o\))) # (!\inst65|Mux18~12_combout\ & (\ReadRegister0[1]~input_o\ & (\inst7|q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux18~12_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst7|q\(13),
	datad => \inst8|q\(13),
	combout => \inst65|Mux18~13_combout\);

-- Location: LCCOMB_X28_Y23_N16
\inst65|Mux18~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux18~14_combout\ = (\inst65|Mux0~18_combout\ & (((\inst65|Mux18~13_combout\)) # (!\inst65|Mux0~17_combout\))) # (!\inst65|Mux0~18_combout\ & (\inst65|Mux0~17_combout\ & (\inst2|q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~18_combout\,
	datab => \inst65|Mux0~17_combout\,
	datac => \inst2|q\(13),
	datad => \inst65|Mux18~13_combout\,
	combout => \inst65|Mux18~14_combout\);

-- Location: LCCOMB_X31_Y23_N8
\inst65|Mux18~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux18~15_combout\ = (\inst65|Mux0~14_combout\ & ((\inst65|Mux18~14_combout\ & (\inst4|q\(13))) # (!\inst65|Mux18~14_combout\ & ((\inst3|q\(13)))))) # (!\inst65|Mux0~14_combout\ & (((\inst65|Mux18~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~14_combout\,
	datab => \inst4|q\(13),
	datac => \inst3|q\(13),
	datad => \inst65|Mux18~14_combout\,
	combout => \inst65|Mux18~15_combout\);

-- Location: LCCOMB_X26_Y27_N26
\inst65|Mux18~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux18~16_combout\ = (\inst65|Mux0~13_combout\ & ((\inst65|Mux18~11_combout\) # ((\inst65|Mux0~10_combout\)))) # (!\inst65|Mux0~13_combout\ & (((\inst65|Mux18~15_combout\ & !\inst65|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~13_combout\,
	datab => \inst65|Mux18~11_combout\,
	datac => \inst65|Mux18~15_combout\,
	datad => \inst65|Mux0~10_combout\,
	combout => \inst65|Mux18~16_combout\);

-- Location: FF_X24_Y21_N31
\inst15|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[13]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(13));

-- Location: FF_X23_Y26_N19
\inst16|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[13]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(13));

-- Location: LCCOMB_X24_Y21_N30
\inst65|Mux18~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux18~18_combout\ = (\inst65|Mux18~17_combout\ & (((\inst16|q\(13))) # (!\ReadRegister0[1]~input_o\))) # (!\inst65|Mux18~17_combout\ & (\ReadRegister0[1]~input_o\ & (\inst15|q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux18~17_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst15|q\(13),
	datad => \inst16|q\(13),
	combout => \inst65|Mux18~18_combout\);

-- Location: FF_X23_Y25_N15
\inst31|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[13]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(13));

-- Location: FF_X23_Y25_N5
\inst27|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[13]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(13));

-- Location: FF_X22_Y22_N25
\inst23|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[13]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(13));

-- Location: FF_X22_Y22_N3
\inst19|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[13]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(13));

-- Location: LCCOMB_X22_Y22_N24
\inst65|Mux18~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux18~0_combout\ = (\ReadRegister0[3]~input_o\ & (\ReadRegister0[2]~input_o\)) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & (\inst23|q\(13))) # (!\ReadRegister0[2]~input_o\ & ((\inst19|q\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst23|q\(13),
	datad => \inst19|q\(13),
	combout => \inst65|Mux18~0_combout\);

-- Location: LCCOMB_X23_Y25_N4
\inst65|Mux18~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux18~1_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux18~0_combout\ & (\inst31|q\(13))) # (!\inst65|Mux18~0_combout\ & ((\inst27|q\(13)))))) # (!\ReadRegister0[3]~input_o\ & (((\inst65|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \inst31|q\(13),
	datac => \inst27|q\(13),
	datad => \inst65|Mux18~0_combout\,
	combout => \inst65|Mux18~1_combout\);

-- Location: FF_X26_Y27_N29
\inst28|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[13]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(13));

-- Location: FF_X25_Y27_N15
\inst20|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[13]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(13));

-- Location: FF_X25_Y27_N21
\inst24|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[13]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(13));

-- Location: LCCOMB_X25_Y27_N20
\inst65|Mux18~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux18~7_combout\ = (\ReadRegister0[3]~input_o\ & (((\ReadRegister0[2]~input_o\)))) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & ((\inst24|q\(13)))) # (!\ReadRegister0[2]~input_o\ & (\inst20|q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \inst20|q\(13),
	datac => \inst24|q\(13),
	datad => \ReadRegister0[2]~input_o\,
	combout => \inst65|Mux18~7_combout\);

-- Location: LCCOMB_X26_Y27_N28
\inst65|Mux18~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux18~8_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux18~7_combout\ & (\inst63|q\(13))) # (!\inst65|Mux18~7_combout\ & ((\inst28|q\(13)))))) # (!\ReadRegister0[3]~input_o\ & (((\inst65|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst63|q\(13),
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst28|q\(13),
	datad => \inst65|Mux18~7_combout\,
	combout => \inst65|Mux18~8_combout\);

-- Location: FF_X21_Y27_N5
\inst25|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[13]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(13));

-- Location: LCCOMB_X21_Y27_N4
\inst65|Mux18~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux18~4_combout\ = (\ReadRegister0[2]~input_o\ & (((\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & ((\inst25|q\(13)))) # (!\ReadRegister0[3]~input_o\ & (\inst17|q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|q\(13),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst25|q\(13),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux18~4_combout\);

-- Location: FF_X22_Y27_N13
\inst21|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[13]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(13));

-- Location: FF_X22_Y27_N15
\inst29|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[13]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(13));

-- Location: LCCOMB_X22_Y27_N12
\inst65|Mux18~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux18~5_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux18~4_combout\ & ((\inst29|q\(13)))) # (!\inst65|Mux18~4_combout\ & (\inst21|q\(13))))) # (!\ReadRegister0[2]~input_o\ & (\inst65|Mux18~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst65|Mux18~4_combout\,
	datac => \inst21|q\(13),
	datad => \inst29|q\(13),
	combout => \inst65|Mux18~5_combout\);

-- Location: FF_X24_Y27_N13
\inst26|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[13]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(13));

-- Location: FF_X24_Y27_N7
\inst18|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[13]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(13));

-- Location: LCCOMB_X24_Y27_N12
\inst65|Mux18~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux18~2_combout\ = (\ReadRegister0[2]~input_o\ & (\ReadRegister0[3]~input_o\)) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & (\inst26|q\(13))) # (!\ReadRegister0[3]~input_o\ & ((\inst18|q\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst26|q\(13),
	datad => \inst18|q\(13),
	combout => \inst65|Mux18~2_combout\);

-- Location: FF_X23_Y27_N29
\inst22|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[13]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(13));

-- Location: FF_X23_Y27_N23
\inst30|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[13]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(13));

-- Location: LCCOMB_X23_Y27_N28
\inst65|Mux18~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux18~3_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux18~2_combout\ & ((\inst30|q\(13)))) # (!\inst65|Mux18~2_combout\ & (\inst22|q\(13))))) # (!\ReadRegister0[2]~input_o\ & (\inst65|Mux18~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst65|Mux18~2_combout\,
	datac => \inst22|q\(13),
	datad => \inst30|q\(13),
	combout => \inst65|Mux18~3_combout\);

-- Location: LCCOMB_X26_Y27_N2
\inst65|Mux18~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux18~6_combout\ = (\ReadRegister0[1]~input_o\ & (\ReadRegister0[0]~input_o\)) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & ((\inst65|Mux18~3_combout\))) # (!\ReadRegister0[0]~input_o\ & (\inst65|Mux18~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst65|Mux18~5_combout\,
	datad => \inst65|Mux18~3_combout\,
	combout => \inst65|Mux18~6_combout\);

-- Location: LCCOMB_X26_Y27_N8
\inst65|Mux18~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux18~9_combout\ = (\ReadRegister0[1]~input_o\ & ((\inst65|Mux18~6_combout\ & ((\inst65|Mux18~8_combout\))) # (!\inst65|Mux18~6_combout\ & (\inst65|Mux18~1_combout\)))) # (!\ReadRegister0[1]~input_o\ & (((\inst65|Mux18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \inst65|Mux18~1_combout\,
	datac => \inst65|Mux18~8_combout\,
	datad => \inst65|Mux18~6_combout\,
	combout => \inst65|Mux18~9_combout\);

-- Location: LCCOMB_X26_Y27_N20
\inst65|Mux18~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux18~19_combout\ = (\inst65|Mux18~16_combout\ & ((\inst65|Mux18~18_combout\) # ((!\inst65|Mux0~10_combout\)))) # (!\inst65|Mux18~16_combout\ & (((\inst65|Mux18~9_combout\ & \inst65|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux18~16_combout\,
	datab => \inst65|Mux18~18_combout\,
	datac => \inst65|Mux18~9_combout\,
	datad => \inst65|Mux0~10_combout\,
	combout => \inst65|Mux18~19_combout\);

-- Location: IOIBUF_X41_Y41_N1
\writeData[12]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(12),
	o => \writeData[12]~input_o\);

-- Location: FF_X23_Y27_N19
\inst30|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[12]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(12));

-- Location: FF_X23_Y27_N25
\inst22|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[12]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(12));

-- Location: FF_X24_Y27_N9
\inst26|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[12]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(12));

-- Location: FF_X24_Y27_N11
\inst18|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[12]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(12));

-- Location: LCCOMB_X24_Y27_N8
\inst65|Mux19~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux19~2_combout\ = (\ReadRegister0[2]~input_o\ & (\ReadRegister0[3]~input_o\)) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & (\inst26|q\(12))) # (!\ReadRegister0[3]~input_o\ & ((\inst18|q\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst26|q\(12),
	datad => \inst18|q\(12),
	combout => \inst65|Mux19~2_combout\);

-- Location: LCCOMB_X23_Y27_N24
\inst65|Mux19~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux19~3_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux19~2_combout\ & (\inst30|q\(12))) # (!\inst65|Mux19~2_combout\ & ((\inst22|q\(12)))))) # (!\ReadRegister0[2]~input_o\ & (((\inst65|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst30|q\(12),
	datac => \inst22|q\(12),
	datad => \inst65|Mux19~2_combout\,
	combout => \inst65|Mux19~3_combout\);

-- Location: FF_X22_Y22_N5
\inst23|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[12]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(12));

-- Location: FF_X22_Y22_N15
\inst19|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[12]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(12));

-- Location: LCCOMB_X22_Y22_N4
\inst65|Mux19~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux19~4_combout\ = (\ReadRegister0[3]~input_o\ & (\ReadRegister0[2]~input_o\)) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & (\inst23|q\(12))) # (!\ReadRegister0[2]~input_o\ & ((\inst19|q\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst23|q\(12),
	datad => \inst19|q\(12),
	combout => \inst65|Mux19~4_combout\);

-- Location: FF_X23_Y25_N25
\inst27|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[12]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(12));

-- Location: FF_X23_Y25_N11
\inst31|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[12]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(12));

-- Location: LCCOMB_X23_Y25_N24
\inst65|Mux19~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux19~5_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux19~4_combout\ & ((\inst31|q\(12)))) # (!\inst65|Mux19~4_combout\ & (\inst27|q\(12))))) # (!\ReadRegister0[3]~input_o\ & (\inst65|Mux19~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \inst65|Mux19~4_combout\,
	datac => \inst27|q\(12),
	datad => \inst31|q\(12),
	combout => \inst65|Mux19~5_combout\);

-- Location: LCCOMB_X27_Y24_N22
\inst65|Mux19~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux19~8_combout\ = (\ReadRegister0[1]~input_o\ & (((\ReadRegister0[0]~input_o\) # (\inst65|Mux19~5_combout\)))) # (!\ReadRegister0[1]~input_o\ & (\inst65|Mux19~7_combout\ & (!\ReadRegister0[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux19~7_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \ReadRegister0[0]~input_o\,
	datad => \inst65|Mux19~5_combout\,
	combout => \inst65|Mux19~8_combout\);

-- Location: FF_X25_Y27_N17
\inst24|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[12]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(12));

-- Location: FF_X25_Y27_N11
\inst20|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[12]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(12));

-- Location: LCCOMB_X25_Y27_N16
\inst65|Mux19~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux19~9_combout\ = (\ReadRegister0[3]~input_o\ & (\ReadRegister0[2]~input_o\)) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & (\inst24|q\(12))) # (!\ReadRegister0[2]~input_o\ & ((\inst20|q\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst24|q\(12),
	datad => \inst20|q\(12),
	combout => \inst65|Mux19~9_combout\);

-- Location: FF_X26_Y28_N9
\inst28|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[12]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(12));

-- Location: FF_X26_Y28_N3
\inst63|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[12]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(12));

-- Location: LCCOMB_X26_Y28_N8
\inst65|Mux19~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux19~10_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux19~9_combout\ & ((\inst63|q\(12)))) # (!\inst65|Mux19~9_combout\ & (\inst28|q\(12))))) # (!\ReadRegister0[3]~input_o\ & (\inst65|Mux19~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \inst65|Mux19~9_combout\,
	datac => \inst28|q\(12),
	datad => \inst63|q\(12),
	combout => \inst65|Mux19~10_combout\);

-- Location: LCCOMB_X27_Y24_N8
\inst65|Mux19~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux19~11_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux19~8_combout\ & ((\inst65|Mux19~10_combout\))) # (!\inst65|Mux19~8_combout\ & (\inst65|Mux19~3_combout\)))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux19~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst65|Mux19~3_combout\,
	datac => \inst65|Mux19~8_combout\,
	datad => \inst65|Mux19~10_combout\,
	combout => \inst65|Mux19~11_combout\);

-- Location: FF_X31_Y23_N15
\inst4|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[12]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(12));

-- Location: FF_X31_Y23_N29
\inst3|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[12]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(12));

-- Location: FF_X28_Y23_N3
\inst2|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[12]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(12));

-- Location: FF_X30_Y21_N3
\inst8|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[12]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(12));

-- Location: FF_X30_Y21_N17
\inst6|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[12]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(12));

-- Location: FF_X31_Y22_N5
\inst7|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[12]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(12));

-- Location: FF_X31_Y22_N7
\inst5|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[12]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(12));

-- Location: LCCOMB_X31_Y22_N4
\inst65|Mux19~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux19~12_combout\ = (\ReadRegister0[0]~input_o\ & (\ReadRegister0[1]~input_o\)) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & (\inst7|q\(12))) # (!\ReadRegister0[1]~input_o\ & ((\inst5|q\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst7|q\(12),
	datad => \inst5|q\(12),
	combout => \inst65|Mux19~12_combout\);

-- Location: LCCOMB_X30_Y21_N16
\inst65|Mux19~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux19~13_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux19~12_combout\ & (\inst8|q\(12))) # (!\inst65|Mux19~12_combout\ & ((\inst6|q\(12)))))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux19~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst8|q\(12),
	datac => \inst6|q\(12),
	datad => \inst65|Mux19~12_combout\,
	combout => \inst65|Mux19~13_combout\);

-- Location: LCCOMB_X28_Y23_N2
\inst65|Mux19~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux19~14_combout\ = (\inst65|Mux0~18_combout\ & (((\inst65|Mux19~13_combout\)) # (!\inst65|Mux0~17_combout\))) # (!\inst65|Mux0~18_combout\ & (\inst65|Mux0~17_combout\ & (\inst2|q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~18_combout\,
	datab => \inst65|Mux0~17_combout\,
	datac => \inst2|q\(12),
	datad => \inst65|Mux19~13_combout\,
	combout => \inst65|Mux19~14_combout\);

-- Location: LCCOMB_X31_Y23_N28
\inst65|Mux19~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux19~15_combout\ = (\inst65|Mux0~14_combout\ & ((\inst65|Mux19~14_combout\ & (\inst4|q\(12))) # (!\inst65|Mux19~14_combout\ & ((\inst3|q\(12)))))) # (!\inst65|Mux0~14_combout\ & (((\inst65|Mux19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~14_combout\,
	datab => \inst4|q\(12),
	datac => \inst3|q\(12),
	datad => \inst65|Mux19~14_combout\,
	combout => \inst65|Mux19~15_combout\);

-- Location: LCCOMB_X27_Y24_N10
\inst65|Mux19~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux19~16_combout\ = (\inst65|Mux0~10_combout\ & ((\inst65|Mux0~13_combout\) # ((\inst65|Mux19~11_combout\)))) # (!\inst65|Mux0~10_combout\ & (!\inst65|Mux0~13_combout\ & ((\inst65|Mux19~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~10_combout\,
	datab => \inst65|Mux0~13_combout\,
	datac => \inst65|Mux19~11_combout\,
	datad => \inst65|Mux19~15_combout\,
	combout => \inst65|Mux19~16_combout\);

-- Location: FF_X26_Y25_N21
\inst14|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[12]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(12));

-- Location: FF_X26_Y25_N7
\inst16|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[12]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(12));

-- Location: LCCOMB_X26_Y25_N20
\inst65|Mux19~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux19~18_combout\ = (\inst65|Mux19~17_combout\ & (((\inst16|q\(12))) # (!\ReadRegister0[0]~input_o\))) # (!\inst65|Mux19~17_combout\ & (\ReadRegister0[0]~input_o\ & (\inst14|q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux19~17_combout\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst14|q\(12),
	datad => \inst16|q\(12),
	combout => \inst65|Mux19~18_combout\);

-- Location: FF_X26_Y26_N9
\inst11|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[12]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(12));

-- Location: FF_X27_Y26_N5
\inst10|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[12]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(12));

-- Location: LCCOMB_X27_Y26_N4
\inst65|Mux19~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux19~0_combout\ = (\ReadRegister0[0]~input_o\ & (((\inst10|q\(12)) # (\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & (\inst9|q\(12) & ((!\ReadRegister0[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|q\(12),
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst10|q\(12),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux19~0_combout\);

-- Location: LCCOMB_X26_Y26_N8
\inst65|Mux19~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux19~1_combout\ = (\ReadRegister0[1]~input_o\ & ((\inst65|Mux19~0_combout\ & (\inst12|q\(12))) # (!\inst65|Mux19~0_combout\ & ((\inst11|q\(12)))))) # (!\ReadRegister0[1]~input_o\ & (((\inst65|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|q\(12),
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst11|q\(12),
	datad => \inst65|Mux19~0_combout\,
	combout => \inst65|Mux19~1_combout\);

-- Location: LCCOMB_X27_Y24_N20
\inst65|Mux19~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux19~19_combout\ = (\inst65|Mux19~16_combout\ & (((\inst65|Mux19~18_combout\)) # (!\inst65|Mux0~13_combout\))) # (!\inst65|Mux19~16_combout\ & (\inst65|Mux0~13_combout\ & ((\inst65|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux19~16_combout\,
	datab => \inst65|Mux0~13_combout\,
	datac => \inst65|Mux19~18_combout\,
	datad => \inst65|Mux19~1_combout\,
	combout => \inst65|Mux19~19_combout\);

-- Location: IOIBUF_X41_Y41_N15
\writeData[11]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(11),
	o => \writeData[11]~input_o\);

-- Location: FF_X28_Y26_N13
\inst3|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[11]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(11));

-- Location: FF_X28_Y23_N13
\inst2|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[11]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(11));

-- Location: FF_X28_Y25_N29
\inst6|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[11]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(11));

-- Location: LCCOMB_X28_Y25_N28
\inst65|Mux20~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux20~12_combout\ = (\ReadRegister0[1]~input_o\ & (((\ReadRegister0[0]~input_o\)))) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & ((\inst6|q\(11)))) # (!\ReadRegister0[0]~input_o\ & (\inst5|q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|q\(11),
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst6|q\(11),
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux20~12_combout\);

-- Location: FF_X27_Y25_N23
\inst7|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[11]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(11));

-- Location: LCCOMB_X27_Y25_N22
\inst65|Mux20~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux20~13_combout\ = (\inst65|Mux20~12_combout\ & ((\inst8|q\(11)) # ((!\ReadRegister0[1]~input_o\)))) # (!\inst65|Mux20~12_combout\ & (((\inst7|q\(11) & \ReadRegister0[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|q\(11),
	datab => \inst65|Mux20~12_combout\,
	datac => \inst7|q\(11),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux20~13_combout\);

-- Location: LCCOMB_X28_Y23_N12
\inst65|Mux20~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux20~14_combout\ = (\inst65|Mux0~18_combout\ & (((\inst65|Mux20~13_combout\)) # (!\inst65|Mux0~17_combout\))) # (!\inst65|Mux0~18_combout\ & (\inst65|Mux0~17_combout\ & (\inst2|q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~18_combout\,
	datab => \inst65|Mux0~17_combout\,
	datac => \inst2|q\(11),
	datad => \inst65|Mux20~13_combout\,
	combout => \inst65|Mux20~14_combout\);

-- Location: LCCOMB_X28_Y26_N12
\inst65|Mux20~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux20~15_combout\ = (\inst65|Mux0~14_combout\ & ((\inst65|Mux20~14_combout\ & (\inst4|q\(11))) # (!\inst65|Mux20~14_combout\ & ((\inst3|q\(11)))))) # (!\inst65|Mux0~14_combout\ & (((\inst65|Mux20~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|q\(11),
	datab => \inst65|Mux0~14_combout\,
	datac => \inst3|q\(11),
	datad => \inst65|Mux20~14_combout\,
	combout => \inst65|Mux20~15_combout\);

-- Location: LCCOMB_X28_Y24_N30
\inst65|Mux20~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux20~16_combout\ = (\inst65|Mux0~13_combout\ & ((\inst65|Mux20~11_combout\) # ((\inst65|Mux0~10_combout\)))) # (!\inst65|Mux0~13_combout\ & (((\inst65|Mux20~15_combout\ & !\inst65|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux20~11_combout\,
	datab => \inst65|Mux0~13_combout\,
	datac => \inst65|Mux20~15_combout\,
	datad => \inst65|Mux0~10_combout\,
	combout => \inst65|Mux20~16_combout\);

-- Location: FF_X30_Y18_N29
\inst28|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[11]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(11));

-- Location: FF_X28_Y22_N21
\inst24|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[11]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(11));

-- Location: LCCOMB_X28_Y22_N20
\inst65|Mux20~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux20~7_combout\ = (\ReadRegister0[2]~input_o\ & (((\inst24|q\(11)) # (\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & (\inst20|q\(11) & ((!\ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|q\(11),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst24|q\(11),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux20~7_combout\);

-- Location: LCCOMB_X30_Y18_N28
\inst65|Mux20~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux20~8_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux20~7_combout\ & (\inst63|q\(11))) # (!\inst65|Mux20~7_combout\ & ((\inst28|q\(11)))))) # (!\ReadRegister0[3]~input_o\ & (((\inst65|Mux20~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst63|q\(11),
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst28|q\(11),
	datad => \inst65|Mux20~7_combout\,
	combout => \inst65|Mux20~8_combout\);

-- Location: FF_X27_Y19_N29
\inst23|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[11]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(11));

-- Location: LCCOMB_X27_Y19_N28
\inst65|Mux20~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux20~0_combout\ = (\ReadRegister0[2]~input_o\ & (((\inst23|q\(11)) # (\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & (\inst19|q\(11) & ((!\ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|q\(11),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst23|q\(11),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux20~0_combout\);

-- Location: FF_X28_Y19_N13
\inst27|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[11]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(11));

-- Location: LCCOMB_X28_Y19_N12
\inst65|Mux20~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux20~1_combout\ = (\inst65|Mux20~0_combout\ & ((\inst31|q\(11)) # ((!\ReadRegister0[3]~input_o\)))) # (!\inst65|Mux20~0_combout\ & (((\inst27|q\(11) & \ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst31|q\(11),
	datab => \inst65|Mux20~0_combout\,
	datac => \inst27|q\(11),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux20~1_combout\);

-- Location: LCCOMB_X28_Y24_N28
\inst65|Mux20~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux20~9_combout\ = (\inst65|Mux20~6_combout\ & ((\inst65|Mux20~8_combout\) # ((!\ReadRegister0[1]~input_o\)))) # (!\inst65|Mux20~6_combout\ & (((\inst65|Mux20~1_combout\ & \ReadRegister0[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux20~6_combout\,
	datab => \inst65|Mux20~8_combout\,
	datac => \inst65|Mux20~1_combout\,
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux20~9_combout\);

-- Location: FF_X30_Y25_N31
\inst15|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[11]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(11));

-- Location: FF_X30_Y25_N25
\inst16|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[11]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(11));

-- Location: LCCOMB_X30_Y25_N30
\inst65|Mux20~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux20~18_combout\ = (\inst65|Mux20~17_combout\ & (((\inst16|q\(11))) # (!\ReadRegister0[1]~input_o\))) # (!\inst65|Mux20~17_combout\ & (\ReadRegister0[1]~input_o\ & (\inst15|q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux20~17_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst15|q\(11),
	datad => \inst16|q\(11),
	combout => \inst65|Mux20~18_combout\);

-- Location: LCCOMB_X28_Y24_N4
\inst65|Mux20~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux20~19_combout\ = (\inst65|Mux20~16_combout\ & (((\inst65|Mux20~18_combout\) # (!\inst65|Mux0~10_combout\)))) # (!\inst65|Mux20~16_combout\ & (\inst65|Mux20~9_combout\ & ((\inst65|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux20~16_combout\,
	datab => \inst65|Mux20~9_combout\,
	datac => \inst65|Mux20~18_combout\,
	datad => \inst65|Mux0~10_combout\,
	combout => \inst65|Mux20~19_combout\);

-- Location: IOIBUF_X52_Y27_N1
\writeData[10]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(10),
	o => \writeData[10]~input_o\);

-- Location: FF_X28_Y26_N1
\inst3|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[10]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(10));

-- Location: FF_X28_Y23_N23
\inst2|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[10]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(10));

-- Location: FF_X34_Y23_N21
\inst6|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[10]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(10));

-- Location: FF_X34_Y22_N5
\inst7|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[10]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(10));

-- Location: LCCOMB_X34_Y22_N4
\inst65|Mux21~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux21~12_combout\ = (\ReadRegister0[1]~input_o\ & (((\inst7|q\(10)) # (\ReadRegister0[0]~input_o\)))) # (!\ReadRegister0[1]~input_o\ & (\inst5|q\(10) & ((!\ReadRegister0[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|q\(10),
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst7|q\(10),
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux21~12_combout\);

-- Location: LCCOMB_X34_Y23_N20
\inst65|Mux21~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux21~13_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux21~12_combout\ & (\inst8|q\(10))) # (!\inst65|Mux21~12_combout\ & ((\inst6|q\(10)))))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux21~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|q\(10),
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst6|q\(10),
	datad => \inst65|Mux21~12_combout\,
	combout => \inst65|Mux21~13_combout\);

-- Location: LCCOMB_X28_Y23_N22
\inst65|Mux21~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux21~14_combout\ = (\inst65|Mux0~18_combout\ & (((\inst65|Mux21~13_combout\)) # (!\inst65|Mux0~17_combout\))) # (!\inst65|Mux0~18_combout\ & (\inst65|Mux0~17_combout\ & (\inst2|q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~18_combout\,
	datab => \inst65|Mux0~17_combout\,
	datac => \inst2|q\(10),
	datad => \inst65|Mux21~13_combout\,
	combout => \inst65|Mux21~14_combout\);

-- Location: LCCOMB_X28_Y26_N0
\inst65|Mux21~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux21~15_combout\ = (\inst65|Mux0~14_combout\ & ((\inst65|Mux21~14_combout\ & (\inst4|q\(10))) # (!\inst65|Mux21~14_combout\ & ((\inst3|q\(10)))))) # (!\inst65|Mux0~14_combout\ & (((\inst65|Mux21~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|q\(10),
	datab => \inst65|Mux0~14_combout\,
	datac => \inst3|q\(10),
	datad => \inst65|Mux21~14_combout\,
	combout => \inst65|Mux21~15_combout\);

-- Location: LCCOMB_X30_Y19_N20
\inst65|Mux21~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux21~16_combout\ = (\inst65|Mux0~10_combout\ & ((\inst65|Mux21~11_combout\) # ((\inst65|Mux0~13_combout\)))) # (!\inst65|Mux0~10_combout\ & (((\inst65|Mux21~15_combout\ & !\inst65|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux21~11_combout\,
	datab => \inst65|Mux21~15_combout\,
	datac => \inst65|Mux0~10_combout\,
	datad => \inst65|Mux0~13_combout\,
	combout => \inst65|Mux21~16_combout\);

-- Location: FF_X26_Y17_N31
\inst10|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[10]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(10));

-- Location: FF_X26_Y17_N17
\inst9|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[10]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(10));

-- Location: LCCOMB_X26_Y17_N30
\inst65|Mux21~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux21~0_combout\ = (\ReadRegister0[1]~input_o\ & (\ReadRegister0[0]~input_o\)) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & (\inst10|q\(10))) # (!\ReadRegister0[0]~input_o\ & ((\inst9|q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst10|q\(10),
	datad => \inst9|q\(10),
	combout => \inst65|Mux21~0_combout\);

-- Location: FF_X30_Y19_N13
\inst11|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[10]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(10));

-- Location: LCCOMB_X30_Y19_N12
\inst65|Mux21~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux21~1_combout\ = (\inst65|Mux21~0_combout\ & ((\inst12|q\(10)) # ((!\ReadRegister0[1]~input_o\)))) # (!\inst65|Mux21~0_combout\ & (((\inst11|q\(10) & \ReadRegister0[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|q\(10),
	datab => \inst65|Mux21~0_combout\,
	datac => \inst11|q\(10),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux21~1_combout\);

-- Location: FF_X23_Y22_N9
\inst16|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[10]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(10));

-- Location: FF_X23_Y22_N15
\inst14|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[10]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(10));

-- Location: LCCOMB_X23_Y22_N14
\inst65|Mux21~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux21~18_combout\ = (\inst65|Mux21~17_combout\ & ((\inst16|q\(10)) # ((!\ReadRegister0[0]~input_o\)))) # (!\inst65|Mux21~17_combout\ & (((\inst14|q\(10) & \ReadRegister0[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux21~17_combout\,
	datab => \inst16|q\(10),
	datac => \inst14|q\(10),
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux21~18_combout\);

-- Location: LCCOMB_X30_Y19_N30
\inst65|Mux21~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux21~19_combout\ = (\inst65|Mux0~13_combout\ & ((\inst65|Mux21~16_combout\ & ((\inst65|Mux21~18_combout\))) # (!\inst65|Mux21~16_combout\ & (\inst65|Mux21~1_combout\)))) # (!\inst65|Mux0~13_combout\ & (\inst65|Mux21~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~13_combout\,
	datab => \inst65|Mux21~16_combout\,
	datac => \inst65|Mux21~1_combout\,
	datad => \inst65|Mux21~18_combout\,
	combout => \inst65|Mux21~19_combout\);

-- Location: IOIBUF_X21_Y41_N8
\writeData[9]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(9),
	o => \writeData[9]~input_o\);

-- Location: FF_X27_Y26_N7
\inst10|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[9]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(9));

-- Location: FF_X25_Y26_N19
\inst12|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[9]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(9));

-- Location: LCCOMB_X27_Y26_N6
\inst65|Mux22~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux22~11_combout\ = (\inst65|Mux22~10_combout\ & (((\inst12|q\(9))) # (!\ReadRegister0[0]~input_o\))) # (!\inst65|Mux22~10_combout\ & (\ReadRegister0[0]~input_o\ & (\inst10|q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux22~10_combout\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst10|q\(9),
	datad => \inst12|q\(9),
	combout => \inst65|Mux22~11_combout\);

-- Location: LCCOMB_X26_Y27_N6
\inst65|Mux22~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux22~16_combout\ = (\inst65|Mux0~13_combout\ & (((\inst65|Mux22~11_combout\) # (\inst65|Mux0~10_combout\)))) # (!\inst65|Mux0~13_combout\ & (\inst65|Mux22~15_combout\ & ((!\inst65|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux22~15_combout\,
	datab => \inst65|Mux22~11_combout\,
	datac => \inst65|Mux0~13_combout\,
	datad => \inst65|Mux0~10_combout\,
	combout => \inst65|Mux22~16_combout\);

-- Location: FF_X22_Y22_N1
\inst23|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[9]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(9));

-- Location: LCCOMB_X22_Y22_N0
\inst65|Mux22~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux22~0_combout\ = (\ReadRegister0[2]~input_o\ & (((\inst23|q\(9)) # (\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & (\inst19|q\(9) & ((!\ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|q\(9),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst23|q\(9),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux22~0_combout\);

-- Location: FF_X23_Y25_N21
\inst27|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[9]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(9));

-- Location: LCCOMB_X23_Y25_N20
\inst65|Mux22~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux22~1_combout\ = (\inst65|Mux22~0_combout\ & ((\inst31|q\(9)) # ((!\ReadRegister0[3]~input_o\)))) # (!\inst65|Mux22~0_combout\ & (((\inst27|q\(9) & \ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst31|q\(9),
	datab => \inst65|Mux22~0_combout\,
	datac => \inst27|q\(9),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux22~1_combout\);

-- Location: FF_X25_Y27_N1
\inst24|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[9]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(9));

-- Location: FF_X25_Y27_N3
\inst20|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[9]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(9));

-- Location: LCCOMB_X25_Y27_N0
\inst65|Mux22~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux22~7_combout\ = (\ReadRegister0[3]~input_o\ & (\ReadRegister0[2]~input_o\)) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & (\inst24|q\(9))) # (!\ReadRegister0[2]~input_o\ & ((\inst20|q\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst24|q\(9),
	datad => \inst20|q\(9),
	combout => \inst65|Mux22~7_combout\);

-- Location: FF_X26_Y28_N13
\inst28|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[9]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(9));

-- Location: FF_X26_Y28_N7
\inst63|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[9]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(9));

-- Location: LCCOMB_X26_Y28_N12
\inst65|Mux22~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux22~8_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux22~7_combout\ & ((\inst63|q\(9)))) # (!\inst65|Mux22~7_combout\ & (\inst28|q\(9))))) # (!\ReadRegister0[3]~input_o\ & (\inst65|Mux22~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \inst65|Mux22~7_combout\,
	datac => \inst28|q\(9),
	datad => \inst63|q\(9),
	combout => \inst65|Mux22~8_combout\);

-- Location: LCCOMB_X24_Y21_N22
\inst65|Mux22~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux22~9_combout\ = (\inst65|Mux22~6_combout\ & (((\inst65|Mux22~8_combout\) # (!\ReadRegister0[1]~input_o\)))) # (!\inst65|Mux22~6_combout\ & (\inst65|Mux22~1_combout\ & (\ReadRegister0[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux22~6_combout\,
	datab => \inst65|Mux22~1_combout\,
	datac => \ReadRegister0[1]~input_o\,
	datad => \inst65|Mux22~8_combout\,
	combout => \inst65|Mux22~9_combout\);

-- Location: FF_X24_Y21_N17
\inst15|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[9]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(9));

-- Location: FF_X23_Y22_N19
\inst16|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[9]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(9));

-- Location: LCCOMB_X24_Y21_N16
\inst65|Mux22~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux22~18_combout\ = (\inst65|Mux22~17_combout\ & (((\inst16|q\(9))) # (!\ReadRegister0[1]~input_o\))) # (!\inst65|Mux22~17_combout\ & (\ReadRegister0[1]~input_o\ & (\inst15|q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux22~17_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst15|q\(9),
	datad => \inst16|q\(9),
	combout => \inst65|Mux22~18_combout\);

-- Location: LCCOMB_X24_Y21_N26
\inst65|Mux22~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux22~19_combout\ = (\inst65|Mux0~10_combout\ & ((\inst65|Mux22~16_combout\ & ((\inst65|Mux22~18_combout\))) # (!\inst65|Mux22~16_combout\ & (\inst65|Mux22~9_combout\)))) # (!\inst65|Mux0~10_combout\ & (\inst65|Mux22~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~10_combout\,
	datab => \inst65|Mux22~16_combout\,
	datac => \inst65|Mux22~9_combout\,
	datad => \inst65|Mux22~18_combout\,
	combout => \inst65|Mux22~19_combout\);

-- Location: IOIBUF_X29_Y41_N8
\writeData[8]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(8),
	o => \writeData[8]~input_o\);

-- Location: FF_X23_Y22_N29
\inst14|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[8]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(8));

-- Location: FF_X25_Y22_N1
\inst15|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[8]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(8));

-- Location: FF_X25_Y22_N11
\inst13|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[8]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(8));

-- Location: LCCOMB_X25_Y22_N0
\inst65|Mux23~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux23~17_combout\ = (\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\) # ((\inst15|q\(8))))) # (!\ReadRegister0[1]~input_o\ & (!\ReadRegister0[0]~input_o\ & ((\inst13|q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst15|q\(8),
	datad => \inst13|q\(8),
	combout => \inst65|Mux23~17_combout\);

-- Location: LCCOMB_X23_Y22_N28
\inst65|Mux23~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux23~18_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux23~17_combout\ & (\inst16|q\(8))) # (!\inst65|Mux23~17_combout\ & ((\inst14|q\(8)))))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux23~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|q\(8),
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst14|q\(8),
	datad => \inst65|Mux23~17_combout\,
	combout => \inst65|Mux23~18_combout\);

-- Location: FF_X26_Y26_N17
\inst11|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[8]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(8));

-- Location: FF_X25_Y26_N21
\inst12|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[8]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(8));

-- Location: LCCOMB_X26_Y26_N16
\inst65|Mux23~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux23~1_combout\ = (\inst65|Mux23~0_combout\ & (((\inst12|q\(8))) # (!\ReadRegister0[1]~input_o\))) # (!\inst65|Mux23~0_combout\ & (\ReadRegister0[1]~input_o\ & (\inst11|q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux23~0_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst11|q\(8),
	datad => \inst12|q\(8),
	combout => \inst65|Mux23~1_combout\);

-- Location: FF_X26_Y23_N5
\inst3|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[8]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(8));

-- Location: FF_X28_Y23_N27
\inst2|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[8]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(8));

-- Location: LCCOMB_X25_Y23_N10
\inst65|Mux0~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux0~18_combout\ = (\ReadRegister0[2]~input_o\) # ((\ReadRegister0[1]~input_o\ & \ReadRegister0[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ReadRegister0[2]~input_o\,
	datac => \ReadRegister0[1]~input_o\,
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux0~18_combout\);

-- Location: LCCOMB_X28_Y23_N26
\inst65|Mux23~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux23~14_combout\ = (\inst65|Mux0~17_combout\ & ((\inst65|Mux0~18_combout\ & (\inst65|Mux23~13_combout\)) # (!\inst65|Mux0~18_combout\ & ((\inst2|q\(8)))))) # (!\inst65|Mux0~17_combout\ & (((\inst65|Mux0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux23~13_combout\,
	datab => \inst65|Mux0~17_combout\,
	datac => \inst2|q\(8),
	datad => \inst65|Mux0~18_combout\,
	combout => \inst65|Mux23~14_combout\);

-- Location: LCCOMB_X26_Y23_N4
\inst65|Mux23~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux23~15_combout\ = (\inst65|Mux0~14_combout\ & ((\inst65|Mux23~14_combout\ & (\inst4|q\(8))) # (!\inst65|Mux23~14_combout\ & ((\inst3|q\(8)))))) # (!\inst65|Mux0~14_combout\ & (((\inst65|Mux23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|q\(8),
	datab => \inst65|Mux0~14_combout\,
	datac => \inst3|q\(8),
	datad => \inst65|Mux23~14_combout\,
	combout => \inst65|Mux23~15_combout\);

-- Location: LCCOMB_X26_Y26_N0
\inst65|Mux23~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux23~16_combout\ = (\inst65|Mux0~13_combout\ & (((\inst65|Mux0~10_combout\)))) # (!\inst65|Mux0~13_combout\ & ((\inst65|Mux0~10_combout\ & (\inst65|Mux23~11_combout\)) # (!\inst65|Mux0~10_combout\ & ((\inst65|Mux23~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux23~11_combout\,
	datab => \inst65|Mux23~15_combout\,
	datac => \inst65|Mux0~13_combout\,
	datad => \inst65|Mux0~10_combout\,
	combout => \inst65|Mux23~16_combout\);

-- Location: LCCOMB_X26_Y26_N18
\inst65|Mux23~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux23~19_combout\ = (\inst65|Mux0~13_combout\ & ((\inst65|Mux23~16_combout\ & (\inst65|Mux23~18_combout\)) # (!\inst65|Mux23~16_combout\ & ((\inst65|Mux23~1_combout\))))) # (!\inst65|Mux0~13_combout\ & (((\inst65|Mux23~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux23~18_combout\,
	datab => \inst65|Mux23~1_combout\,
	datac => \inst65|Mux0~13_combout\,
	datad => \inst65|Mux23~16_combout\,
	combout => \inst65|Mux23~19_combout\);

-- Location: IOIBUF_X36_Y41_N8
\writeData[7]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(7),
	o => \writeData[7]~input_o\);

-- Location: FF_X24_Y25_N13
\inst15|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[7]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(7));

-- Location: FF_X24_Y25_N7
\inst16|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[7]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(7));

-- Location: LCCOMB_X24_Y25_N12
\inst65|Mux24~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux24~18_combout\ = (\inst65|Mux24~17_combout\ & (((\inst16|q\(7))) # (!\ReadRegister0[1]~input_o\))) # (!\inst65|Mux24~17_combout\ & (\ReadRegister0[1]~input_o\ & (\inst15|q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux24~17_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst15|q\(7),
	datad => \inst16|q\(7),
	combout => \inst65|Mux24~18_combout\);

-- Location: FF_X26_Y28_N15
\inst63|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[7]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(7));

-- Location: FF_X26_Y28_N29
\inst28|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[7]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(7));

-- Location: FF_X27_Y28_N25
\inst24|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[7]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(7));

-- Location: FF_X27_Y28_N3
\inst20|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[7]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(7));

-- Location: LCCOMB_X27_Y28_N24
\inst65|Mux24~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux24~7_combout\ = (\ReadRegister0[3]~input_o\ & (\ReadRegister0[2]~input_o\)) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & (\inst24|q\(7))) # (!\ReadRegister0[2]~input_o\ & ((\inst20|q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst24|q\(7),
	datad => \inst20|q\(7),
	combout => \inst65|Mux24~7_combout\);

-- Location: LCCOMB_X26_Y28_N28
\inst65|Mux24~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux24~8_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux24~7_combout\ & (\inst63|q\(7))) # (!\inst65|Mux24~7_combout\ & ((\inst28|q\(7)))))) # (!\ReadRegister0[3]~input_o\ & (((\inst65|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \inst63|q\(7),
	datac => \inst28|q\(7),
	datad => \inst65|Mux24~7_combout\,
	combout => \inst65|Mux24~8_combout\);

-- Location: FF_X22_Y24_N5
\inst23|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[7]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(7));

-- Location: FF_X22_Y24_N7
\inst19|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[7]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(7));

-- Location: LCCOMB_X22_Y24_N4
\inst65|Mux24~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux24~0_combout\ = (\ReadRegister0[3]~input_o\ & (\ReadRegister0[2]~input_o\)) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & (\inst23|q\(7))) # (!\ReadRegister0[2]~input_o\ & ((\inst19|q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst23|q\(7),
	datad => \inst19|q\(7),
	combout => \inst65|Mux24~0_combout\);

-- Location: FF_X24_Y26_N21
\inst27|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[7]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(7));

-- Location: FF_X24_Y26_N15
\inst31|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[7]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(7));

-- Location: LCCOMB_X24_Y26_N20
\inst65|Mux24~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux24~1_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux24~0_combout\ & ((\inst31|q\(7)))) # (!\inst65|Mux24~0_combout\ & (\inst27|q\(7))))) # (!\ReadRegister0[3]~input_o\ & (\inst65|Mux24~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \inst65|Mux24~0_combout\,
	datac => \inst27|q\(7),
	datad => \inst31|q\(7),
	combout => \inst65|Mux24~1_combout\);

-- Location: LCCOMB_X24_Y25_N8
\inst65|Mux24~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux24~9_combout\ = (\inst65|Mux24~6_combout\ & ((\inst65|Mux24~8_combout\) # ((!\ReadRegister0[1]~input_o\)))) # (!\inst65|Mux24~6_combout\ & (((\inst65|Mux24~1_combout\ & \ReadRegister0[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux24~6_combout\,
	datab => \inst65|Mux24~8_combout\,
	datac => \inst65|Mux24~1_combout\,
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux24~9_combout\);

-- Location: FF_X26_Y23_N1
\inst3|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[7]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(7));

-- Location: FF_X25_Y24_N11
\inst7|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[7]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(7));

-- Location: FF_X25_Y24_N21
\inst8|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[7]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(7));

-- Location: LCCOMB_X25_Y24_N10
\inst65|Mux24~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux24~13_combout\ = (\inst65|Mux24~12_combout\ & (((\inst8|q\(7))) # (!\ReadRegister0[1]~input_o\))) # (!\inst65|Mux24~12_combout\ & (\ReadRegister0[1]~input_o\ & (\inst7|q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux24~12_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst7|q\(7),
	datad => \inst8|q\(7),
	combout => \inst65|Mux24~13_combout\);

-- Location: FF_X25_Y23_N15
\inst2|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[7]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(7));

-- Location: LCCOMB_X25_Y23_N14
\inst65|Mux24~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux24~14_combout\ = (\inst65|Mux0~18_combout\ & ((\inst65|Mux24~13_combout\) # ((!\inst65|Mux0~17_combout\)))) # (!\inst65|Mux0~18_combout\ & (((\inst2|q\(7) & \inst65|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~18_combout\,
	datab => \inst65|Mux24~13_combout\,
	datac => \inst2|q\(7),
	datad => \inst65|Mux0~17_combout\,
	combout => \inst65|Mux24~14_combout\);

-- Location: LCCOMB_X26_Y23_N0
\inst65|Mux24~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux24~15_combout\ = (\inst65|Mux0~14_combout\ & ((\inst65|Mux24~14_combout\ & (\inst4|q\(7))) # (!\inst65|Mux24~14_combout\ & ((\inst3|q\(7)))))) # (!\inst65|Mux0~14_combout\ & (((\inst65|Mux24~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|q\(7),
	datab => \inst65|Mux0~14_combout\,
	datac => \inst3|q\(7),
	datad => \inst65|Mux24~14_combout\,
	combout => \inst65|Mux24~15_combout\);

-- Location: LCCOMB_X24_Y25_N26
\inst65|Mux24~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux24~16_combout\ = (\inst65|Mux0~13_combout\ & ((\inst65|Mux24~11_combout\) # ((\inst65|Mux0~10_combout\)))) # (!\inst65|Mux0~13_combout\ & (((\inst65|Mux24~15_combout\ & !\inst65|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux24~11_combout\,
	datab => \inst65|Mux0~13_combout\,
	datac => \inst65|Mux24~15_combout\,
	datad => \inst65|Mux0~10_combout\,
	combout => \inst65|Mux24~16_combout\);

-- Location: LCCOMB_X24_Y25_N0
\inst65|Mux24~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux24~19_combout\ = (\inst65|Mux24~16_combout\ & ((\inst65|Mux24~18_combout\) # ((!\inst65|Mux0~10_combout\)))) # (!\inst65|Mux24~16_combout\ & (((\inst65|Mux24~9_combout\ & \inst65|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux24~18_combout\,
	datab => \inst65|Mux24~9_combout\,
	datac => \inst65|Mux24~16_combout\,
	datad => \inst65|Mux0~10_combout\,
	combout => \inst65|Mux24~19_combout\);

-- Location: IOIBUF_X29_Y41_N1
\writeData[6]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(6),
	o => \writeData[6]~input_o\);

-- Location: FF_X25_Y26_N3
\inst11|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[6]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(6));

-- Location: FF_X25_Y26_N29
\inst12|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[6]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(6));

-- Location: LCCOMB_X25_Y26_N2
\inst65|Mux25~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux25~1_combout\ = (\inst65|Mux25~0_combout\ & (((\inst12|q\(6))) # (!\ReadRegister0[1]~input_o\))) # (!\inst65|Mux25~0_combout\ & (\ReadRegister0[1]~input_o\ & (\inst11|q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux25~0_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst11|q\(6),
	datad => \inst12|q\(6),
	combout => \inst65|Mux25~1_combout\);

-- Location: FF_X28_Y20_N25
\inst3|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[6]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(6));

-- Location: FF_X28_Y20_N3
\inst4|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[6]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(6));

-- Location: LCCOMB_X28_Y20_N24
\inst65|Mux25~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux25~15_combout\ = (\inst65|Mux25~14_combout\ & (((\inst4|q\(6))) # (!\inst65|Mux0~14_combout\))) # (!\inst65|Mux25~14_combout\ & (\inst65|Mux0~14_combout\ & (\inst3|q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux25~14_combout\,
	datab => \inst65|Mux0~14_combout\,
	datac => \inst3|q\(6),
	datad => \inst4|q\(6),
	combout => \inst65|Mux25~15_combout\);

-- Location: LCCOMB_X28_Y20_N4
\inst65|Mux25~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux25~16_combout\ = (\inst65|Mux0~13_combout\ & (((\inst65|Mux0~10_combout\)))) # (!\inst65|Mux0~13_combout\ & ((\inst65|Mux0~10_combout\ & (\inst65|Mux25~11_combout\)) # (!\inst65|Mux0~10_combout\ & ((\inst65|Mux25~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux25~11_combout\,
	datab => \inst65|Mux0~13_combout\,
	datac => \inst65|Mux25~15_combout\,
	datad => \inst65|Mux0~10_combout\,
	combout => \inst65|Mux25~16_combout\);

-- Location: FF_X23_Y22_N17
\inst14|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[6]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(6));

-- Location: FF_X25_Y22_N31
\inst15|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[6]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(6));

-- Location: FF_X25_Y22_N25
\inst13|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[6]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(6));

-- Location: LCCOMB_X25_Y22_N30
\inst65|Mux25~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux25~17_combout\ = (\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\) # ((\inst15|q\(6))))) # (!\ReadRegister0[1]~input_o\ & (!\ReadRegister0[0]~input_o\ & ((\inst13|q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst15|q\(6),
	datad => \inst13|q\(6),
	combout => \inst65|Mux25~17_combout\);

-- Location: LCCOMB_X23_Y22_N16
\inst65|Mux25~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux25~18_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux25~17_combout\ & (\inst16|q\(6))) # (!\inst65|Mux25~17_combout\ & ((\inst14|q\(6)))))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux25~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|q\(6),
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst14|q\(6),
	datad => \inst65|Mux25~17_combout\,
	combout => \inst65|Mux25~18_combout\);

-- Location: LCCOMB_X28_Y20_N14
\inst65|Mux25~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux25~19_combout\ = (\inst65|Mux25~16_combout\ & (((\inst65|Mux25~18_combout\) # (!\inst65|Mux0~13_combout\)))) # (!\inst65|Mux25~16_combout\ & (\inst65|Mux25~1_combout\ & ((\inst65|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux25~1_combout\,
	datab => \inst65|Mux25~16_combout\,
	datac => \inst65|Mux25~18_combout\,
	datad => \inst65|Mux0~13_combout\,
	combout => \inst65|Mux25~19_combout\);

-- Location: IOIBUF_X52_Y16_N8
\writeData[5]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(5),
	o => \writeData[5]~input_o\);

-- Location: FF_X24_Y22_N13
\inst11|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[5]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(5));

-- Location: FF_X27_Y26_N29
\inst9|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[5]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(5));

-- Location: LCCOMB_X24_Y22_N12
\inst65|Mux26~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux26~10_combout\ = (\ReadRegister0[0]~input_o\ & (\ReadRegister0[1]~input_o\)) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & (\inst11|q\(5))) # (!\ReadRegister0[1]~input_o\ & ((\inst9|q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst11|q\(5),
	datad => \inst9|q\(5),
	combout => \inst65|Mux26~10_combout\);

-- Location: FF_X27_Y26_N3
\inst10|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[5]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(5));

-- Location: LCCOMB_X27_Y26_N2
\inst65|Mux26~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux26~11_combout\ = (\inst65|Mux26~10_combout\ & ((\inst12|q\(5)) # ((!\ReadRegister0[0]~input_o\)))) # (!\inst65|Mux26~10_combout\ & (((\inst10|q\(5) & \ReadRegister0[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|q\(5),
	datab => \inst65|Mux26~10_combout\,
	datac => \inst10|q\(5),
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux26~11_combout\);

-- Location: LCCOMB_X25_Y22_N22
\inst65|Mux26~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux26~16_combout\ = (\inst65|Mux0~13_combout\ & (((\inst65|Mux0~10_combout\) # (\inst65|Mux26~11_combout\)))) # (!\inst65|Mux0~13_combout\ & (\inst65|Mux26~15_combout\ & (!\inst65|Mux0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux26~15_combout\,
	datab => \inst65|Mux0~13_combout\,
	datac => \inst65|Mux0~10_combout\,
	datad => \inst65|Mux26~11_combout\,
	combout => \inst65|Mux26~16_combout\);

-- Location: FF_X27_Y28_N1
\inst24|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[5]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(5));

-- Location: LCCOMB_X27_Y28_N0
\inst65|Mux26~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux26~7_combout\ = (\ReadRegister0[2]~input_o\ & (((\inst24|q\(5)) # (\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & (\inst20|q\(5) & ((!\ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|q\(5),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst24|q\(5),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux26~7_combout\);

-- Location: FF_X26_Y28_N21
\inst28|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[5]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(5));

-- Location: FF_X26_Y28_N23
\inst63|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[5]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(5));

-- Location: LCCOMB_X26_Y28_N20
\inst65|Mux26~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux26~8_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux26~7_combout\ & ((\inst63|q\(5)))) # (!\inst65|Mux26~7_combout\ & (\inst28|q\(5))))) # (!\ReadRegister0[3]~input_o\ & (\inst65|Mux26~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \inst65|Mux26~7_combout\,
	datac => \inst28|q\(5),
	datad => \inst63|q\(5),
	combout => \inst65|Mux26~8_combout\);

-- Location: FF_X30_Y27_N15
\inst29|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[5]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(5));

-- Location: FF_X30_Y27_N21
\inst21|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[5]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(5));

-- Location: FF_X29_Y27_N31
\inst25|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[5]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(5));

-- Location: FF_X29_Y27_N1
\inst17|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[5]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(5));

-- Location: LCCOMB_X29_Y27_N30
\inst65|Mux26~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux26~4_combout\ = (\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\) # ((\inst25|q\(5))))) # (!\ReadRegister0[3]~input_o\ & (!\ReadRegister0[2]~input_o\ & ((\inst17|q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst25|q\(5),
	datad => \inst17|q\(5),
	combout => \inst65|Mux26~4_combout\);

-- Location: LCCOMB_X30_Y27_N20
\inst65|Mux26~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux26~5_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux26~4_combout\ & (\inst29|q\(5))) # (!\inst65|Mux26~4_combout\ & ((\inst21|q\(5)))))) # (!\ReadRegister0[2]~input_o\ & (((\inst65|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst29|q\(5),
	datac => \inst21|q\(5),
	datad => \inst65|Mux26~4_combout\,
	combout => \inst65|Mux26~5_combout\);

-- Location: FF_X24_Y16_N3
\inst30|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[5]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(5));

-- Location: FF_X24_Y16_N9
\inst22|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[5]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(5));

-- Location: FF_X25_Y16_N25
\inst26|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[5]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(5));

-- Location: FF_X25_Y16_N3
\inst18|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[5]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(5));

-- Location: LCCOMB_X25_Y16_N24
\inst65|Mux26~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux26~2_combout\ = (\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\) # ((\inst26|q\(5))))) # (!\ReadRegister0[3]~input_o\ & (!\ReadRegister0[2]~input_o\ & ((\inst18|q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst26|q\(5),
	datad => \inst18|q\(5),
	combout => \inst65|Mux26~2_combout\);

-- Location: LCCOMB_X24_Y16_N8
\inst65|Mux26~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux26~3_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux26~2_combout\ & (\inst30|q\(5))) # (!\inst65|Mux26~2_combout\ & ((\inst22|q\(5)))))) # (!\ReadRegister0[2]~input_o\ & (((\inst65|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst30|q\(5),
	datac => \inst22|q\(5),
	datad => \inst65|Mux26~2_combout\,
	combout => \inst65|Mux26~3_combout\);

-- Location: LCCOMB_X25_Y22_N26
\inst65|Mux26~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux26~6_combout\ = (\ReadRegister0[1]~input_o\ & (((\ReadRegister0[0]~input_o\)))) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & ((\inst65|Mux26~3_combout\))) # (!\ReadRegister0[0]~input_o\ & (\inst65|Mux26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \inst65|Mux26~5_combout\,
	datac => \ReadRegister0[0]~input_o\,
	datad => \inst65|Mux26~3_combout\,
	combout => \inst65|Mux26~6_combout\);

-- Location: FF_X23_Y25_N19
\inst31|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[5]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(5));

-- Location: FF_X23_Y25_N1
\inst27|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[5]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(5));

-- Location: FF_X22_Y24_N15
\inst19|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[5]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(5));

-- Location: FF_X22_Y24_N21
\inst23|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[5]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(5));

-- Location: LCCOMB_X22_Y24_N20
\inst65|Mux26~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux26~0_combout\ = (\ReadRegister0[3]~input_o\ & (((\ReadRegister0[2]~input_o\)))) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & ((\inst23|q\(5)))) # (!\ReadRegister0[2]~input_o\ & (\inst19|q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \inst19|q\(5),
	datac => \inst23|q\(5),
	datad => \ReadRegister0[2]~input_o\,
	combout => \inst65|Mux26~0_combout\);

-- Location: LCCOMB_X23_Y25_N0
\inst65|Mux26~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux26~1_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux26~0_combout\ & (\inst31|q\(5))) # (!\inst65|Mux26~0_combout\ & ((\inst27|q\(5)))))) # (!\ReadRegister0[3]~input_o\ & (((\inst65|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \inst31|q\(5),
	datac => \inst27|q\(5),
	datad => \inst65|Mux26~0_combout\,
	combout => \inst65|Mux26~1_combout\);

-- Location: LCCOMB_X25_Y22_N28
\inst65|Mux26~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux26~9_combout\ = (\ReadRegister0[1]~input_o\ & ((\inst65|Mux26~6_combout\ & (\inst65|Mux26~8_combout\)) # (!\inst65|Mux26~6_combout\ & ((\inst65|Mux26~1_combout\))))) # (!\ReadRegister0[1]~input_o\ & (((\inst65|Mux26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \inst65|Mux26~8_combout\,
	datac => \inst65|Mux26~6_combout\,
	datad => \inst65|Mux26~1_combout\,
	combout => \inst65|Mux26~9_combout\);

-- Location: FF_X23_Y26_N15
\inst16|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[5]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(5));

-- Location: FF_X25_Y22_N17
\inst15|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[5]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(5));

-- Location: FF_X24_Y22_N31
\inst14|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[5]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(5));

-- Location: FF_X25_Y22_N3
\inst13|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[5]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(5));

-- Location: LCCOMB_X24_Y22_N30
\inst65|Mux26~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux26~17_combout\ = (\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\) # ((\inst14|q\(5))))) # (!\ReadRegister0[0]~input_o\ & (!\ReadRegister0[1]~input_o\ & ((\inst13|q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst14|q\(5),
	datad => \inst13|q\(5),
	combout => \inst65|Mux26~17_combout\);

-- Location: LCCOMB_X25_Y22_N16
\inst65|Mux26~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux26~18_combout\ = (\ReadRegister0[1]~input_o\ & ((\inst65|Mux26~17_combout\ & (\inst16|q\(5))) # (!\inst65|Mux26~17_combout\ & ((\inst15|q\(5)))))) # (!\ReadRegister0[1]~input_o\ & (((\inst65|Mux26~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \inst16|q\(5),
	datac => \inst15|q\(5),
	datad => \inst65|Mux26~17_combout\,
	combout => \inst65|Mux26~18_combout\);

-- Location: LCCOMB_X25_Y22_N20
\inst65|Mux26~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux26~19_combout\ = (\inst65|Mux26~16_combout\ & (((\inst65|Mux26~18_combout\) # (!\inst65|Mux0~10_combout\)))) # (!\inst65|Mux26~16_combout\ & (\inst65|Mux26~9_combout\ & (\inst65|Mux0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux26~16_combout\,
	datab => \inst65|Mux26~9_combout\,
	datac => \inst65|Mux0~10_combout\,
	datad => \inst65|Mux26~18_combout\,
	combout => \inst65|Mux26~19_combout\);

-- Location: IOIBUF_X52_Y30_N1
\writeData[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(4),
	o => \writeData[4]~input_o\);

-- Location: FF_X27_Y26_N15
\inst10|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[4]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(4));

-- Location: FF_X27_Y26_N25
\inst9|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[4]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(4));

-- Location: LCCOMB_X27_Y26_N14
\inst65|Mux27~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux27~0_combout\ = (\ReadRegister0[1]~input_o\ & (\ReadRegister0[0]~input_o\)) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & (\inst10|q\(4))) # (!\ReadRegister0[0]~input_o\ & ((\inst9|q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst10|q\(4),
	datad => \inst9|q\(4),
	combout => \inst65|Mux27~0_combout\);

-- Location: FF_X26_Y18_N25
\inst11|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[4]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(4));

-- Location: LCCOMB_X26_Y18_N24
\inst65|Mux27~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux27~1_combout\ = (\inst65|Mux27~0_combout\ & ((\inst12|q\(4)) # ((!\ReadRegister0[1]~input_o\)))) # (!\inst65|Mux27~0_combout\ & (((\inst11|q\(4) & \ReadRegister0[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|q\(4),
	datab => \inst65|Mux27~0_combout\,
	datac => \inst11|q\(4),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux27~1_combout\);

-- Location: FF_X22_Y24_N9
\inst23|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[4]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(4));

-- Location: FF_X22_Y24_N19
\inst19|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[4]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(4));

-- Location: LCCOMB_X22_Y24_N8
\inst65|Mux27~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux27~4_combout\ = (\ReadRegister0[3]~input_o\ & (\ReadRegister0[2]~input_o\)) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & (\inst23|q\(4))) # (!\ReadRegister0[2]~input_o\ & ((\inst19|q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst23|q\(4),
	datad => \inst19|q\(4),
	combout => \inst65|Mux27~4_combout\);

-- Location: FF_X22_Y21_N17
\inst27|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[4]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(4));

-- Location: LCCOMB_X22_Y21_N16
\inst65|Mux27~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux27~5_combout\ = (\inst65|Mux27~4_combout\ & ((\inst31|q\(4)) # ((!\ReadRegister0[3]~input_o\)))) # (!\inst65|Mux27~4_combout\ & (((\inst27|q\(4) & \ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst31|q\(4),
	datab => \inst65|Mux27~4_combout\,
	datac => \inst27|q\(4),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux27~5_combout\);

-- Location: FF_X30_Y27_N17
\inst21|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[4]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(4));

-- Location: FF_X30_Y27_N11
\inst29|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[4]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(4));

-- Location: LCCOMB_X30_Y27_N16
\inst65|Mux27~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux27~7_combout\ = (\inst65|Mux27~6_combout\ & (((\inst29|q\(4))) # (!\ReadRegister0[2]~input_o\))) # (!\inst65|Mux27~6_combout\ & (\ReadRegister0[2]~input_o\ & (\inst21|q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux27~6_combout\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst21|q\(4),
	datad => \inst29|q\(4),
	combout => \inst65|Mux27~7_combout\);

-- Location: LCCOMB_X24_Y21_N14
\inst65|Mux27~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux27~8_combout\ = (\ReadRegister0[0]~input_o\ & (((\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & (\inst65|Mux27~5_combout\)) # (!\ReadRegister0[1]~input_o\ & ((\inst65|Mux27~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst65|Mux27~5_combout\,
	datac => \ReadRegister0[1]~input_o\,
	datad => \inst65|Mux27~7_combout\,
	combout => \inst65|Mux27~8_combout\);

-- Location: FF_X24_Y16_N15
\inst30|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[4]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(4));

-- Location: FF_X24_Y16_N29
\inst22|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[4]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(4));

-- Location: FF_X25_Y16_N5
\inst26|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[4]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(4));

-- Location: LCCOMB_X25_Y16_N4
\inst65|Mux27~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux27~2_combout\ = (\ReadRegister0[2]~input_o\ & (((\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & ((\inst26|q\(4)))) # (!\ReadRegister0[3]~input_o\ & (\inst18|q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|q\(4),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst26|q\(4),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux27~2_combout\);

-- Location: LCCOMB_X24_Y16_N28
\inst65|Mux27~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux27~3_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux27~2_combout\ & (\inst30|q\(4))) # (!\inst65|Mux27~2_combout\ & ((\inst22|q\(4)))))) # (!\ReadRegister0[2]~input_o\ & (((\inst65|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst30|q\(4),
	datac => \inst22|q\(4),
	datad => \inst65|Mux27~2_combout\,
	combout => \inst65|Mux27~3_combout\);

-- Location: FF_X27_Y28_N13
\inst24|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[4]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(4));

-- Location: LCCOMB_X27_Y28_N12
\inst65|Mux27~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux27~9_combout\ = (\ReadRegister0[2]~input_o\ & (((\inst24|q\(4)) # (\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & (\inst20|q\(4) & ((!\ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|q\(4),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst24|q\(4),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux27~9_combout\);

-- Location: FF_X26_Y28_N25
\inst28|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[4]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(4));

-- Location: FF_X26_Y28_N11
\inst63|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[4]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(4));

-- Location: LCCOMB_X26_Y28_N24
\inst65|Mux27~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux27~10_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux27~9_combout\ & ((\inst63|q\(4)))) # (!\inst65|Mux27~9_combout\ & (\inst28|q\(4))))) # (!\ReadRegister0[3]~input_o\ & (\inst65|Mux27~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \inst65|Mux27~9_combout\,
	datac => \inst28|q\(4),
	datad => \inst63|q\(4),
	combout => \inst65|Mux27~10_combout\);

-- Location: LCCOMB_X24_Y21_N8
\inst65|Mux27~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux27~11_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux27~8_combout\ & ((\inst65|Mux27~10_combout\))) # (!\inst65|Mux27~8_combout\ & (\inst65|Mux27~3_combout\)))) # (!\ReadRegister0[0]~input_o\ & (\inst65|Mux27~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst65|Mux27~8_combout\,
	datac => \inst65|Mux27~3_combout\,
	datad => \inst65|Mux27~10_combout\,
	combout => \inst65|Mux27~11_combout\);

-- Location: FF_X28_Y20_N1
\inst3|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[4]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(4));

-- Location: FF_X28_Y20_N19
\inst4|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[4]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(4));

-- Location: LCCOMB_X28_Y20_N0
\inst65|Mux27~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux27~15_combout\ = (\inst65|Mux27~14_combout\ & (((\inst4|q\(4))) # (!\inst65|Mux0~14_combout\))) # (!\inst65|Mux27~14_combout\ & (\inst65|Mux0~14_combout\ & (\inst3|q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux27~14_combout\,
	datab => \inst65|Mux0~14_combout\,
	datac => \inst3|q\(4),
	datad => \inst4|q\(4),
	combout => \inst65|Mux27~15_combout\);

-- Location: LCCOMB_X28_Y20_N20
\inst65|Mux27~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux27~16_combout\ = (\inst65|Mux0~10_combout\ & ((\inst65|Mux27~11_combout\) # ((\inst65|Mux0~13_combout\)))) # (!\inst65|Mux0~10_combout\ & (((\inst65|Mux27~15_combout\ & !\inst65|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~10_combout\,
	datab => \inst65|Mux27~11_combout\,
	datac => \inst65|Mux27~15_combout\,
	datad => \inst65|Mux0~13_combout\,
	combout => \inst65|Mux27~16_combout\);

-- Location: FF_X23_Y22_N13
\inst14|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[4]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(4));

-- Location: FF_X25_Y22_N9
\inst13|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[4]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(4));

-- Location: FF_X25_Y22_N7
\inst15|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[4]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(4));

-- Location: LCCOMB_X25_Y22_N6
\inst65|Mux27~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux27~17_combout\ = (\ReadRegister0[1]~input_o\ & (((\inst15|q\(4)) # (\ReadRegister0[0]~input_o\)))) # (!\ReadRegister0[1]~input_o\ & (\inst13|q\(4) & ((!\ReadRegister0[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \inst13|q\(4),
	datac => \inst15|q\(4),
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux27~17_combout\);

-- Location: LCCOMB_X23_Y22_N12
\inst65|Mux27~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux27~18_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux27~17_combout\ & (\inst16|q\(4))) # (!\inst65|Mux27~17_combout\ & ((\inst14|q\(4)))))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux27~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|q\(4),
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst14|q\(4),
	datad => \inst65|Mux27~17_combout\,
	combout => \inst65|Mux27~18_combout\);

-- Location: LCCOMB_X28_Y20_N30
\inst65|Mux27~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux27~19_combout\ = (\inst65|Mux27~16_combout\ & (((\inst65|Mux27~18_combout\) # (!\inst65|Mux0~13_combout\)))) # (!\inst65|Mux27~16_combout\ & (\inst65|Mux27~1_combout\ & ((\inst65|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux27~1_combout\,
	datab => \inst65|Mux27~16_combout\,
	datac => \inst65|Mux27~18_combout\,
	datad => \inst65|Mux0~13_combout\,
	combout => \inst65|Mux27~19_combout\);

-- Location: IOIBUF_X46_Y41_N8
\writeData[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(3),
	o => \writeData[3]~input_o\);

-- Location: FF_X26_Y21_N9
\inst12|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[3]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(3));

-- Location: FF_X26_Y21_N15
\inst10|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[3]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(3));

-- Location: LCCOMB_X26_Y21_N14
\inst65|Mux28~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux28~11_combout\ = (\inst65|Mux28~10_combout\ & ((\inst12|q\(3)) # ((!\ReadRegister0[0]~input_o\)))) # (!\inst65|Mux28~10_combout\ & (((\inst10|q\(3) & \ReadRegister0[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux28~10_combout\,
	datab => \inst12|q\(3),
	datac => \inst10|q\(3),
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux28~11_combout\);

-- Location: FF_X26_Y23_N9
\inst3|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[3]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(3));

-- Location: FF_X27_Y23_N23
\inst2|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[3]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(3));

-- Location: LCCOMB_X27_Y23_N22
\inst65|Mux28~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux28~14_combout\ = (\inst65|Mux0~17_combout\ & ((\inst65|Mux0~18_combout\ & (\inst65|Mux28~13_combout\)) # (!\inst65|Mux0~18_combout\ & ((\inst2|q\(3)))))) # (!\inst65|Mux0~17_combout\ & (((\inst65|Mux0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux28~13_combout\,
	datab => \inst65|Mux0~17_combout\,
	datac => \inst2|q\(3),
	datad => \inst65|Mux0~18_combout\,
	combout => \inst65|Mux28~14_combout\);

-- Location: LCCOMB_X26_Y23_N8
\inst65|Mux28~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux28~15_combout\ = (\inst65|Mux0~14_combout\ & ((\inst65|Mux28~14_combout\ & (\inst4|q\(3))) # (!\inst65|Mux28~14_combout\ & ((\inst3|q\(3)))))) # (!\inst65|Mux0~14_combout\ & (((\inst65|Mux28~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|q\(3),
	datab => \inst65|Mux0~14_combout\,
	datac => \inst3|q\(3),
	datad => \inst65|Mux28~14_combout\,
	combout => \inst65|Mux28~15_combout\);

-- Location: LCCOMB_X26_Y21_N2
\inst65|Mux28~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux28~16_combout\ = (\inst65|Mux0~10_combout\ & (((\inst65|Mux0~13_combout\)))) # (!\inst65|Mux0~10_combout\ & ((\inst65|Mux0~13_combout\ & (\inst65|Mux28~11_combout\)) # (!\inst65|Mux0~13_combout\ & ((\inst65|Mux28~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~10_combout\,
	datab => \inst65|Mux28~11_combout\,
	datac => \inst65|Mux0~13_combout\,
	datad => \inst65|Mux28~15_combout\,
	combout => \inst65|Mux28~16_combout\);

-- Location: FF_X27_Y28_N17
\inst24|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[3]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(3));

-- Location: LCCOMB_X27_Y28_N16
\inst65|Mux28~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux28~7_combout\ = (\ReadRegister0[3]~input_o\ & (((\ReadRegister0[2]~input_o\)))) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & ((\inst24|q\(3)))) # (!\ReadRegister0[2]~input_o\ & (\inst20|q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|q\(3),
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst24|q\(3),
	datad => \ReadRegister0[2]~input_o\,
	combout => \inst65|Mux28~7_combout\);

-- Location: FF_X27_Y27_N1
\inst28|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[3]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(3));

-- Location: FF_X27_Y27_N19
\inst63|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[3]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(3));

-- Location: LCCOMB_X27_Y27_N0
\inst65|Mux28~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux28~8_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux28~7_combout\ & ((\inst63|q\(3)))) # (!\inst65|Mux28~7_combout\ & (\inst28|q\(3))))) # (!\ReadRegister0[3]~input_o\ & (\inst65|Mux28~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \inst65|Mux28~7_combout\,
	datac => \inst28|q\(3),
	datad => \inst63|q\(3),
	combout => \inst65|Mux28~8_combout\);

-- Location: FF_X29_Y27_N23
\inst25|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[3]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(3));

-- Location: FF_X29_Y27_N25
\inst17|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[3]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(3));

-- Location: LCCOMB_X29_Y27_N22
\inst65|Mux28~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux28~4_combout\ = (\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\) # ((\inst25|q\(3))))) # (!\ReadRegister0[3]~input_o\ & (!\ReadRegister0[2]~input_o\ & ((\inst17|q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst25|q\(3),
	datad => \inst17|q\(3),
	combout => \inst65|Mux28~4_combout\);

-- Location: FF_X30_Y27_N29
\inst21|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[3]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(3));

-- Location: LCCOMB_X30_Y27_N28
\inst65|Mux28~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux28~5_combout\ = (\inst65|Mux28~4_combout\ & ((\inst29|q\(3)) # ((!\ReadRegister0[2]~input_o\)))) # (!\inst65|Mux28~4_combout\ & (((\inst21|q\(3) & \ReadRegister0[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst29|q\(3),
	datab => \inst65|Mux28~4_combout\,
	datac => \inst21|q\(3),
	datad => \ReadRegister0[2]~input_o\,
	combout => \inst65|Mux28~5_combout\);

-- Location: LCCOMB_X25_Y21_N22
\inst65|Mux28~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux28~6_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux28~3_combout\) # ((\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux28~5_combout\ & !\ReadRegister0[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux28~3_combout\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst65|Mux28~5_combout\,
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux28~6_combout\);

-- Location: LCCOMB_X25_Y21_N16
\inst65|Mux28~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux28~9_combout\ = (\ReadRegister0[1]~input_o\ & ((\inst65|Mux28~6_combout\ & ((\inst65|Mux28~8_combout\))) # (!\inst65|Mux28~6_combout\ & (\inst65|Mux28~1_combout\)))) # (!\ReadRegister0[1]~input_o\ & (((\inst65|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux28~1_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst65|Mux28~8_combout\,
	datad => \inst65|Mux28~6_combout\,
	combout => \inst65|Mux28~9_combout\);

-- Location: FF_X27_Y22_N23
\inst15|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[3]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(3));

-- Location: FF_X27_Y22_N1
\inst16|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[3]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(3));

-- Location: LCCOMB_X27_Y22_N22
\inst65|Mux28~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux28~18_combout\ = (\inst65|Mux28~17_combout\ & (((\inst16|q\(3))) # (!\ReadRegister0[1]~input_o\))) # (!\inst65|Mux28~17_combout\ & (\ReadRegister0[1]~input_o\ & (\inst15|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux28~17_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst15|q\(3),
	datad => \inst16|q\(3),
	combout => \inst65|Mux28~18_combout\);

-- Location: LCCOMB_X26_Y21_N20
\inst65|Mux28~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux28~19_combout\ = (\inst65|Mux0~10_combout\ & ((\inst65|Mux28~16_combout\ & ((\inst65|Mux28~18_combout\))) # (!\inst65|Mux28~16_combout\ & (\inst65|Mux28~9_combout\)))) # (!\inst65|Mux0~10_combout\ & (\inst65|Mux28~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~10_combout\,
	datab => \inst65|Mux28~16_combout\,
	datac => \inst65|Mux28~9_combout\,
	datad => \inst65|Mux28~18_combout\,
	combout => \inst65|Mux28~19_combout\);

-- Location: IOIBUF_X52_Y32_N1
\writeData[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(2),
	o => \writeData[2]~input_o\);

-- Location: FF_X25_Y23_N1
\inst11|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[2]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(2));

-- Location: FF_X23_Y26_N9
\inst12|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[2]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(2));

-- Location: LCCOMB_X25_Y23_N0
\inst65|Mux29~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux29~1_combout\ = (\inst65|Mux29~0_combout\ & (((\inst12|q\(2))) # (!\ReadRegister0[1]~input_o\))) # (!\inst65|Mux29~0_combout\ & (\ReadRegister0[1]~input_o\ & (\inst11|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux29~0_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst11|q\(2),
	datad => \inst12|q\(2),
	combout => \inst65|Mux29~1_combout\);

-- Location: FF_X26_Y28_N5
\inst28|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[2]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(2));

-- Location: FF_X27_Y28_N15
\inst20|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[2]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(2));

-- Location: FF_X27_Y28_N29
\inst24|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[2]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(2));

-- Location: LCCOMB_X27_Y28_N28
\inst65|Mux29~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux29~9_combout\ = (\ReadRegister0[3]~input_o\ & (((\ReadRegister0[2]~input_o\)))) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & ((\inst24|q\(2)))) # (!\ReadRegister0[2]~input_o\ & (\inst20|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \inst20|q\(2),
	datac => \inst24|q\(2),
	datad => \ReadRegister0[2]~input_o\,
	combout => \inst65|Mux29~9_combout\);

-- Location: LCCOMB_X26_Y28_N4
\inst65|Mux29~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux29~10_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux29~9_combout\ & (\inst63|q\(2))) # (!\inst65|Mux29~9_combout\ & ((\inst28|q\(2)))))) # (!\ReadRegister0[3]~input_o\ & (((\inst65|Mux29~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst63|q\(2),
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst28|q\(2),
	datad => \inst65|Mux29~9_combout\,
	combout => \inst65|Mux29~10_combout\);

-- Location: FF_X25_Y16_N15
\inst18|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[2]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(2));

-- Location: FF_X25_Y16_N21
\inst26|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[2]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(2));

-- Location: LCCOMB_X25_Y16_N20
\inst65|Mux29~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux29~2_combout\ = (\ReadRegister0[3]~input_o\ & (((\inst26|q\(2)) # (\ReadRegister0[2]~input_o\)))) # (!\ReadRegister0[3]~input_o\ & (\inst18|q\(2) & ((!\ReadRegister0[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \inst18|q\(2),
	datac => \inst26|q\(2),
	datad => \ReadRegister0[2]~input_o\,
	combout => \inst65|Mux29~2_combout\);

-- Location: FF_X24_Y16_N13
\inst22|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[2]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(2));

-- Location: FF_X24_Y16_N7
\inst30|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[2]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(2));

-- Location: LCCOMB_X24_Y16_N12
\inst65|Mux29~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux29~3_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux29~2_combout\ & ((\inst30|q\(2)))) # (!\inst65|Mux29~2_combout\ & (\inst22|q\(2))))) # (!\ReadRegister0[2]~input_o\ & (\inst65|Mux29~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst65|Mux29~2_combout\,
	datac => \inst22|q\(2),
	datad => \inst30|q\(2),
	combout => \inst65|Mux29~3_combout\);

-- Location: LCCOMB_X23_Y24_N28
\inst65|Mux29~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux29~11_combout\ = (\inst65|Mux29~8_combout\ & ((\inst65|Mux29~10_combout\) # ((!\ReadRegister0[0]~input_o\)))) # (!\inst65|Mux29~8_combout\ & (((\ReadRegister0[0]~input_o\ & \inst65|Mux29~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux29~8_combout\,
	datab => \inst65|Mux29~10_combout\,
	datac => \ReadRegister0[0]~input_o\,
	datad => \inst65|Mux29~3_combout\,
	combout => \inst65|Mux29~11_combout\);

-- Location: LCCOMB_X23_Y24_N26
\inst65|Mux29~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux29~16_combout\ = (\inst65|Mux0~13_combout\ & (((\inst65|Mux0~10_combout\)))) # (!\inst65|Mux0~13_combout\ & ((\inst65|Mux0~10_combout\ & ((\inst65|Mux29~11_combout\))) # (!\inst65|Mux0~10_combout\ & (\inst65|Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux29~15_combout\,
	datab => \inst65|Mux29~11_combout\,
	datac => \inst65|Mux0~13_combout\,
	datad => \inst65|Mux0~10_combout\,
	combout => \inst65|Mux29~16_combout\);

-- Location: FF_X23_Y26_N11
\inst16|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[2]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(2));

-- Location: FF_X24_Y22_N21
\inst14|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[2]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(2));

-- Location: FF_X25_Y22_N5
\inst15|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[2]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(2));

-- Location: FF_X25_Y22_N15
\inst13|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[2]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(2));

-- Location: LCCOMB_X25_Y22_N4
\inst65|Mux29~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux29~17_combout\ = (\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\) # ((\inst15|q\(2))))) # (!\ReadRegister0[1]~input_o\ & (!\ReadRegister0[0]~input_o\ & ((\inst13|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst15|q\(2),
	datad => \inst13|q\(2),
	combout => \inst65|Mux29~17_combout\);

-- Location: LCCOMB_X24_Y22_N20
\inst65|Mux29~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux29~18_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux29~17_combout\ & (\inst16|q\(2))) # (!\inst65|Mux29~17_combout\ & ((\inst14|q\(2)))))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux29~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst16|q\(2),
	datac => \inst14|q\(2),
	datad => \inst65|Mux29~17_combout\,
	combout => \inst65|Mux29~18_combout\);

-- Location: LCCOMB_X23_Y24_N4
\inst65|Mux29~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux29~19_combout\ = (\inst65|Mux0~13_combout\ & ((\inst65|Mux29~16_combout\ & ((\inst65|Mux29~18_combout\))) # (!\inst65|Mux29~16_combout\ & (\inst65|Mux29~1_combout\)))) # (!\inst65|Mux0~13_combout\ & (((\inst65|Mux29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux29~1_combout\,
	datab => \inst65|Mux0~13_combout\,
	datac => \inst65|Mux29~16_combout\,
	datad => \inst65|Mux29~18_combout\,
	combout => \inst65|Mux29~19_combout\);

-- Location: IOIBUF_X52_Y28_N1
\writeData[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(1),
	o => \writeData[1]~input_o\);

-- Location: FF_X26_Y21_N25
\inst12|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[1]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(1));

-- Location: FF_X26_Y21_N23
\inst10|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[1]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(1));

-- Location: FF_X26_Y26_N5
\inst11|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[1]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(1));

-- Location: LCCOMB_X26_Y26_N4
\inst65|Mux30~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux30~10_combout\ = (\ReadRegister0[0]~input_o\ & (((\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & ((\inst11|q\(1)))) # (!\ReadRegister0[1]~input_o\ & (\inst9|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|q\(1),
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst11|q\(1),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux30~10_combout\);

-- Location: LCCOMB_X26_Y21_N22
\inst65|Mux30~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux30~11_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux30~10_combout\ & (\inst12|q\(1))) # (!\inst65|Mux30~10_combout\ & ((\inst10|q\(1)))))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux30~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst12|q\(1),
	datac => \inst10|q\(1),
	datad => \inst65|Mux30~10_combout\,
	combout => \inst65|Mux30~11_combout\);

-- Location: FF_X26_Y24_N25
\inst3|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[1]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(1));

-- Location: FF_X25_Y23_N13
\inst2|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[1]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(1));

-- Location: FF_X25_Y20_N23
\inst6|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[1]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(1));

-- Location: FF_X25_Y20_N25
\inst5|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[1]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(1));

-- Location: LCCOMB_X25_Y20_N22
\inst65|Mux30~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux30~12_combout\ = (\ReadRegister0[1]~input_o\ & (\ReadRegister0[0]~input_o\)) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & (\inst6|q\(1))) # (!\ReadRegister0[0]~input_o\ & ((\inst5|q\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst6|q\(1),
	datad => \inst5|q\(1),
	combout => \inst65|Mux30~12_combout\);

-- Location: FF_X22_Y25_N13
\inst7|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[1]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(1));

-- Location: LCCOMB_X22_Y25_N12
\inst65|Mux30~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux30~13_combout\ = (\inst65|Mux30~12_combout\ & ((\inst8|q\(1)) # ((!\ReadRegister0[1]~input_o\)))) # (!\inst65|Mux30~12_combout\ & (((\inst7|q\(1) & \ReadRegister0[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|q\(1),
	datab => \inst65|Mux30~12_combout\,
	datac => \inst7|q\(1),
	datad => \ReadRegister0[1]~input_o\,
	combout => \inst65|Mux30~13_combout\);

-- Location: LCCOMB_X25_Y23_N12
\inst65|Mux30~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux30~14_combout\ = (\inst65|Mux0~18_combout\ & (((\inst65|Mux30~13_combout\)) # (!\inst65|Mux0~17_combout\))) # (!\inst65|Mux0~18_combout\ & (\inst65|Mux0~17_combout\ & (\inst2|q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~18_combout\,
	datab => \inst65|Mux0~17_combout\,
	datac => \inst2|q\(1),
	datad => \inst65|Mux30~13_combout\,
	combout => \inst65|Mux30~14_combout\);

-- Location: LCCOMB_X26_Y24_N24
\inst65|Mux30~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux30~15_combout\ = (\inst65|Mux0~14_combout\ & ((\inst65|Mux30~14_combout\ & (\inst4|q\(1))) # (!\inst65|Mux30~14_combout\ & ((\inst3|q\(1)))))) # (!\inst65|Mux0~14_combout\ & (((\inst65|Mux30~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|q\(1),
	datab => \inst65|Mux0~14_combout\,
	datac => \inst3|q\(1),
	datad => \inst65|Mux30~14_combout\,
	combout => \inst65|Mux30~15_combout\);

-- Location: LCCOMB_X24_Y24_N28
\inst65|Mux30~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux30~16_combout\ = (\inst65|Mux0~10_combout\ & (\inst65|Mux0~13_combout\)) # (!\inst65|Mux0~10_combout\ & ((\inst65|Mux0~13_combout\ & (\inst65|Mux30~11_combout\)) # (!\inst65|Mux0~13_combout\ & ((\inst65|Mux30~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~10_combout\,
	datab => \inst65|Mux0~13_combout\,
	datac => \inst65|Mux30~11_combout\,
	datad => \inst65|Mux30~15_combout\,
	combout => \inst65|Mux30~16_combout\);

-- Location: FF_X24_Y24_N15
\inst15|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[1]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(1));

-- Location: FF_X24_Y24_N17
\inst16|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[1]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(1));

-- Location: LCCOMB_X24_Y24_N14
\inst65|Mux30~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux30~18_combout\ = (\inst65|Mux30~17_combout\ & (((\inst16|q\(1))) # (!\ReadRegister0[1]~input_o\))) # (!\inst65|Mux30~17_combout\ & (\ReadRegister0[1]~input_o\ & (\inst15|q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux30~17_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst15|q\(1),
	datad => \inst16|q\(1),
	combout => \inst65|Mux30~18_combout\);

-- Location: FF_X22_Y27_N19
\inst29|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[1]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(1));

-- Location: FF_X22_Y27_N1
\inst21|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[1]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(1));

-- Location: FF_X21_Y27_N13
\inst25|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[1]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(1));

-- Location: LCCOMB_X21_Y27_N12
\inst65|Mux30~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux30~4_combout\ = (\ReadRegister0[2]~input_o\ & (((\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & ((\inst25|q\(1)))) # (!\ReadRegister0[3]~input_o\ & (\inst17|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|q\(1),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst25|q\(1),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux30~4_combout\);

-- Location: LCCOMB_X22_Y27_N0
\inst65|Mux30~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux30~5_combout\ = (\ReadRegister0[2]~input_o\ & ((\inst65|Mux30~4_combout\ & (\inst29|q\(1))) # (!\inst65|Mux30~4_combout\ & ((\inst21|q\(1)))))) # (!\ReadRegister0[2]~input_o\ & (((\inst65|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[2]~input_o\,
	datab => \inst29|q\(1),
	datac => \inst21|q\(1),
	datad => \inst65|Mux30~4_combout\,
	combout => \inst65|Mux30~5_combout\);

-- Location: LCCOMB_X24_Y24_N24
\inst65|Mux30~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux30~6_combout\ = (\ReadRegister0[1]~input_o\ & (((\ReadRegister0[0]~input_o\)))) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & (\inst65|Mux30~3_combout\)) # (!\ReadRegister0[0]~input_o\ & ((\inst65|Mux30~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux30~3_combout\,
	datab => \ReadRegister0[1]~input_o\,
	datac => \ReadRegister0[0]~input_o\,
	datad => \inst65|Mux30~5_combout\,
	combout => \inst65|Mux30~6_combout\);

-- Location: FF_X26_Y27_N17
\inst28|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[1]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(1));

-- Location: FF_X27_Y28_N9
\inst24|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[1]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(1));

-- Location: LCCOMB_X27_Y28_N8
\inst65|Mux30~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux30~7_combout\ = (\ReadRegister0[2]~input_o\ & (((\inst24|q\(1)) # (\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & (\inst20|q\(1) & ((!\ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|q\(1),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst24|q\(1),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux30~7_combout\);

-- Location: LCCOMB_X26_Y27_N16
\inst65|Mux30~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux30~8_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux30~7_combout\ & (\inst63|q\(1))) # (!\inst65|Mux30~7_combout\ & ((\inst28|q\(1)))))) # (!\ReadRegister0[3]~input_o\ & (((\inst65|Mux30~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst63|q\(1),
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst28|q\(1),
	datad => \inst65|Mux30~7_combout\,
	combout => \inst65|Mux30~8_combout\);

-- Location: LCCOMB_X24_Y24_N18
\inst65|Mux30~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux30~9_combout\ = (\inst65|Mux30~6_combout\ & (((\inst65|Mux30~8_combout\) # (!\ReadRegister0[1]~input_o\)))) # (!\inst65|Mux30~6_combout\ & (\inst65|Mux30~1_combout\ & (\ReadRegister0[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux30~1_combout\,
	datab => \inst65|Mux30~6_combout\,
	datac => \ReadRegister0[1]~input_o\,
	datad => \inst65|Mux30~8_combout\,
	combout => \inst65|Mux30~9_combout\);

-- Location: LCCOMB_X24_Y24_N10
\inst65|Mux30~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux30~19_combout\ = (\inst65|Mux0~10_combout\ & ((\inst65|Mux30~16_combout\ & (\inst65|Mux30~18_combout\)) # (!\inst65|Mux30~16_combout\ & ((\inst65|Mux30~9_combout\))))) # (!\inst65|Mux0~10_combout\ & (\inst65|Mux30~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux0~10_combout\,
	datab => \inst65|Mux30~16_combout\,
	datac => \inst65|Mux30~18_combout\,
	datad => \inst65|Mux30~9_combout\,
	combout => \inst65|Mux30~19_combout\);

-- Location: IOIBUF_X43_Y0_N1
\writeData[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writeData(0),
	o => \writeData[0]~input_o\);

-- Location: FF_X24_Y23_N27
\inst16|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[0]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(0));

-- Location: FF_X24_Y22_N1
\inst14|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[0]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(0));

-- Location: FF_X26_Y20_N3
\inst15|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[0]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(0));

-- Location: FF_X26_Y20_N21
\inst13|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[0]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(0));

-- Location: LCCOMB_X26_Y20_N2
\inst65|Mux31~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux31~17_combout\ = (\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\) # ((\inst15|q\(0))))) # (!\ReadRegister0[1]~input_o\ & (!\ReadRegister0[0]~input_o\ & ((\inst13|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[1]~input_o\,
	datab => \ReadRegister0[0]~input_o\,
	datac => \inst15|q\(0),
	datad => \inst13|q\(0),
	combout => \inst65|Mux31~17_combout\);

-- Location: LCCOMB_X24_Y22_N0
\inst65|Mux31~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux31~18_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux31~17_combout\ & (\inst16|q\(0))) # (!\inst65|Mux31~17_combout\ & ((\inst14|q\(0)))))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux31~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst16|q\(0),
	datac => \inst14|q\(0),
	datad => \inst65|Mux31~17_combout\,
	combout => \inst65|Mux31~18_combout\);

-- Location: FF_X25_Y16_N13
\inst26|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[0]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(0));

-- Location: LCCOMB_X25_Y16_N12
\inst65|Mux31~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux31~2_combout\ = (\ReadRegister0[2]~input_o\ & (((\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & ((\ReadRegister0[3]~input_o\ & ((\inst26|q\(0)))) # (!\ReadRegister0[3]~input_o\ & (\inst18|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|q\(0),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst26|q\(0),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux31~2_combout\);

-- Location: FF_X22_Y23_N21
\inst22|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[0]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(0));

-- Location: LCCOMB_X22_Y23_N20
\inst65|Mux31~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux31~3_combout\ = (\inst65|Mux31~2_combout\ & ((\inst30|q\(0)) # ((!\ReadRegister0[2]~input_o\)))) # (!\inst65|Mux31~2_combout\ & (((\inst22|q\(0) & \ReadRegister0[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst30|q\(0),
	datab => \inst65|Mux31~2_combout\,
	datac => \inst22|q\(0),
	datad => \ReadRegister0[2]~input_o\,
	combout => \inst65|Mux31~3_combout\);

-- Location: FF_X22_Y22_N29
\inst23|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[0]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(0));

-- Location: FF_X22_Y22_N23
\inst19|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[0]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(0));

-- Location: LCCOMB_X22_Y22_N28
\inst65|Mux31~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux31~4_combout\ = (\ReadRegister0[3]~input_o\ & (\ReadRegister0[2]~input_o\)) # (!\ReadRegister0[3]~input_o\ & ((\ReadRegister0[2]~input_o\ & (\inst23|q\(0))) # (!\ReadRegister0[2]~input_o\ & ((\inst19|q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[3]~input_o\,
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst23|q\(0),
	datad => \inst19|q\(0),
	combout => \inst65|Mux31~4_combout\);

-- Location: FF_X21_Y25_N25
\inst27|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[0]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(0));

-- Location: LCCOMB_X21_Y25_N24
\inst65|Mux31~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux31~5_combout\ = (\inst65|Mux31~4_combout\ & ((\inst31|q\(0)) # ((!\ReadRegister0[3]~input_o\)))) # (!\inst65|Mux31~4_combout\ & (((\inst27|q\(0) & \ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst31|q\(0),
	datab => \inst65|Mux31~4_combout\,
	datac => \inst27|q\(0),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux31~5_combout\);

-- Location: FF_X31_Y26_N15
\inst29|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[0]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(0));

-- Location: FF_X31_Y26_N29
\inst21|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[0]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(0));

-- Location: LCCOMB_X31_Y26_N28
\inst65|Mux31~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux31~7_combout\ = (\inst65|Mux31~6_combout\ & ((\inst29|q\(0)) # ((!\ReadRegister0[2]~input_o\)))) # (!\inst65|Mux31~6_combout\ & (((\inst21|q\(0) & \ReadRegister0[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux31~6_combout\,
	datab => \inst29|q\(0),
	datac => \inst21|q\(0),
	datad => \ReadRegister0[2]~input_o\,
	combout => \inst65|Mux31~7_combout\);

-- Location: LCCOMB_X23_Y24_N14
\inst65|Mux31~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux31~8_combout\ = (\ReadRegister0[0]~input_o\ & (((\ReadRegister0[1]~input_o\)))) # (!\ReadRegister0[0]~input_o\ & ((\ReadRegister0[1]~input_o\ & (\inst65|Mux31~5_combout\)) # (!\ReadRegister0[1]~input_o\ & ((\inst65|Mux31~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst65|Mux31~5_combout\,
	datac => \ReadRegister0[1]~input_o\,
	datad => \inst65|Mux31~7_combout\,
	combout => \inst65|Mux31~8_combout\);

-- Location: FF_X28_Y27_N21
\inst28|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[0]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(0));

-- Location: FF_X27_Y28_N21
\inst24|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[0]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(0));

-- Location: LCCOMB_X27_Y28_N20
\inst65|Mux31~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux31~9_combout\ = (\ReadRegister0[2]~input_o\ & (((\inst24|q\(0)) # (\ReadRegister0[3]~input_o\)))) # (!\ReadRegister0[2]~input_o\ & (\inst20|q\(0) & ((!\ReadRegister0[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst20|q\(0),
	datab => \ReadRegister0[2]~input_o\,
	datac => \inst24|q\(0),
	datad => \ReadRegister0[3]~input_o\,
	combout => \inst65|Mux31~9_combout\);

-- Location: LCCOMB_X28_Y27_N20
\inst65|Mux31~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux31~10_combout\ = (\ReadRegister0[3]~input_o\ & ((\inst65|Mux31~9_combout\ & (\inst63|q\(0))) # (!\inst65|Mux31~9_combout\ & ((\inst28|q\(0)))))) # (!\ReadRegister0[3]~input_o\ & (((\inst65|Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst63|q\(0),
	datab => \ReadRegister0[3]~input_o\,
	datac => \inst28|q\(0),
	datad => \inst65|Mux31~9_combout\,
	combout => \inst65|Mux31~10_combout\);

-- Location: LCCOMB_X23_Y24_N16
\inst65|Mux31~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux31~11_combout\ = (\ReadRegister0[0]~input_o\ & ((\inst65|Mux31~8_combout\ & ((\inst65|Mux31~10_combout\))) # (!\inst65|Mux31~8_combout\ & (\inst65|Mux31~3_combout\)))) # (!\ReadRegister0[0]~input_o\ & (((\inst65|Mux31~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister0[0]~input_o\,
	datab => \inst65|Mux31~3_combout\,
	datac => \inst65|Mux31~8_combout\,
	datad => \inst65|Mux31~10_combout\,
	combout => \inst65|Mux31~11_combout\);

-- Location: LCCOMB_X23_Y24_N22
\inst65|Mux31~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux31~16_combout\ = (\inst65|Mux0~13_combout\ & (((\inst65|Mux0~10_combout\)))) # (!\inst65|Mux0~13_combout\ & ((\inst65|Mux0~10_combout\ & ((\inst65|Mux31~11_combout\))) # (!\inst65|Mux0~10_combout\ & (\inst65|Mux31~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux31~15_combout\,
	datab => \inst65|Mux31~11_combout\,
	datac => \inst65|Mux0~13_combout\,
	datad => \inst65|Mux0~10_combout\,
	combout => \inst65|Mux31~16_combout\);

-- Location: FF_X24_Y22_N7
\inst11|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[0]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|q\(0));

-- Location: FF_X25_Y19_N13
\inst10|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[0]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|q\(0));

-- Location: LCCOMB_X25_Y19_N12
\inst65|Mux31~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux31~0_combout\ = (\ReadRegister0[1]~input_o\ & (((\ReadRegister0[0]~input_o\)))) # (!\ReadRegister0[1]~input_o\ & ((\ReadRegister0[0]~input_o\ & ((\inst10|q\(0)))) # (!\ReadRegister0[0]~input_o\ & (\inst9|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|q\(0),
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst10|q\(0),
	datad => \ReadRegister0[0]~input_o\,
	combout => \inst65|Mux31~0_combout\);

-- Location: LCCOMB_X24_Y22_N6
\inst65|Mux31~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux31~1_combout\ = (\ReadRegister0[1]~input_o\ & ((\inst65|Mux31~0_combout\ & (\inst12|q\(0))) # (!\inst65|Mux31~0_combout\ & ((\inst11|q\(0)))))) # (!\ReadRegister0[1]~input_o\ & (((\inst65|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|q\(0),
	datab => \ReadRegister0[1]~input_o\,
	datac => \inst11|q\(0),
	datad => \inst65|Mux31~0_combout\,
	combout => \inst65|Mux31~1_combout\);

-- Location: LCCOMB_X23_Y24_N8
\inst65|Mux31~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst65|Mux31~19_combout\ = (\inst65|Mux0~13_combout\ & ((\inst65|Mux31~16_combout\ & (\inst65|Mux31~18_combout\)) # (!\inst65|Mux31~16_combout\ & ((\inst65|Mux31~1_combout\))))) # (!\inst65|Mux0~13_combout\ & (((\inst65|Mux31~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst65|Mux31~18_combout\,
	datab => \inst65|Mux0~13_combout\,
	datac => \inst65|Mux31~16_combout\,
	datad => \inst65|Mux31~1_combout\,
	combout => \inst65|Mux31~19_combout\);

-- Location: FF_X28_Y26_N3
\inst4|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[31]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(31));

-- Location: IOIBUF_X16_Y0_N1
\ReadRegister1[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ReadRegister1(0),
	o => \ReadRegister1[0]~input_o\);

-- Location: IOIBUF_X36_Y41_N1
\ReadRegister1[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ReadRegister1(2),
	o => \ReadRegister1[2]~input_o\);

-- Location: LCCOMB_X30_Y20_N18
\inst70|Mux0~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux0~17_combout\ = (\ReadRegister1[2]~input_o\) # ((!\ReadRegister1[1]~input_o\ & \ReadRegister1[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux0~17_combout\);

-- Location: IOIBUF_X52_Y16_N1
\ReadRegister1[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ReadRegister1(1),
	o => \ReadRegister1[1]~input_o\);

-- Location: FF_X28_Y25_N11
\inst5|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[31]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(31));

-- Location: LCCOMB_X28_Y25_N10
\inst70|Mux0~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux0~15_combout\ = (\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\) # ((\inst6|q\(31))))) # (!\ReadRegister1[0]~input_o\ & (!\ReadRegister1[1]~input_o\ & (\inst5|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst5|q\(31),
	datad => \inst6|q\(31),
	combout => \inst70|Mux0~15_combout\);

-- Location: FF_X27_Y25_N27
\inst8|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[31]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(31));

-- Location: LCCOMB_X27_Y25_N26
\inst70|Mux0~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux0~16_combout\ = (\inst70|Mux0~15_combout\ & (((\inst8|q\(31)) # (!\ReadRegister1[1]~input_o\)))) # (!\inst70|Mux0~15_combout\ & (\inst7|q\(31) & ((\ReadRegister1[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|q\(31),
	datab => \inst70|Mux0~15_combout\,
	datac => \inst8|q\(31),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux0~16_combout\);

-- Location: LCCOMB_X27_Y25_N18
\inst70|Mux0~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux0~19_combout\ = (\inst70|Mux0~18_combout\ & (((\inst70|Mux0~16_combout\) # (!\inst70|Mux0~17_combout\)))) # (!\inst70|Mux0~18_combout\ & (\inst2|q\(31) & (\inst70|Mux0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~18_combout\,
	datab => \inst2|q\(31),
	datac => \inst70|Mux0~17_combout\,
	datad => \inst70|Mux0~16_combout\,
	combout => \inst70|Mux0~19_combout\);

-- Location: LCCOMB_X28_Y26_N2
\inst70|Mux0~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux0~20_combout\ = (\inst70|Mux0~14_combout\ & ((\inst70|Mux0~19_combout\ & ((\inst4|q\(31)))) # (!\inst70|Mux0~19_combout\ & (\inst3|q\(31))))) # (!\inst70|Mux0~14_combout\ & (((\inst70|Mux0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~14_combout\,
	datab => \inst3|q\(31),
	datac => \inst4|q\(31),
	datad => \inst70|Mux0~19_combout\,
	combout => \inst70|Mux0~20_combout\);

-- Location: FF_X30_Y20_N27
\inst12|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[31]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(31));

-- Location: LCCOMB_X30_Y20_N26
\inst70|Mux0~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux0~12_combout\ = (\inst70|Mux0~11_combout\ & (((\inst12|q\(31)) # (!\ReadRegister1[0]~input_o\)))) # (!\inst70|Mux0~11_combout\ & (\inst10|q\(31) & ((\ReadRegister1[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~11_combout\,
	datab => \inst10|q\(31),
	datac => \inst12|q\(31),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux0~12_combout\);

-- Location: IOIBUF_X38_Y0_N8
\ReadRegister1[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ReadRegister1(4),
	o => \ReadRegister1[4]~input_o\);

-- Location: LCCOMB_X29_Y20_N20
\inst70|Mux0~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux0~10_combout\ = (\ReadRegister1[4]~input_o\) # ((\ReadRegister1[3]~input_o\ & \ReadRegister1[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datac => \ReadRegister1[2]~input_o\,
	datad => \ReadRegister1[4]~input_o\,
	combout => \inst70|Mux0~10_combout\);

-- Location: LCCOMB_X29_Y18_N30
\inst70|Mux0~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux0~21_combout\ = (\inst70|Mux0~13_combout\ & (((\inst70|Mux0~12_combout\) # (\inst70|Mux0~10_combout\)))) # (!\inst70|Mux0~13_combout\ & (\inst70|Mux0~20_combout\ & ((!\inst70|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~13_combout\,
	datab => \inst70|Mux0~20_combout\,
	datac => \inst70|Mux0~12_combout\,
	datad => \inst70|Mux0~10_combout\,
	combout => \inst70|Mux0~21_combout\);

-- Location: FF_X27_Y22_N27
\inst16|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[31]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(31));

-- Location: LCCOMB_X27_Y22_N26
\inst70|Mux0~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux0~23_combout\ = (\inst70|Mux0~22_combout\ & (((\inst16|q\(31)) # (!\ReadRegister1[1]~input_o\)))) # (!\inst70|Mux0~22_combout\ & (\inst15|q\(31) & ((\ReadRegister1[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~22_combout\,
	datab => \inst15|q\(31),
	datac => \inst16|q\(31),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux0~23_combout\);

-- Location: FF_X29_Y23_N1
\inst22|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[31]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(31));

-- Location: FF_X29_Y23_N3
\inst30|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[31]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(31));

-- Location: FF_X30_Y23_N1
\inst26|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[31]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(31));

-- Location: FF_X30_Y23_N3
\inst18|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[31]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(31));

-- Location: LCCOMB_X30_Y23_N2
\inst70|Mux0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux0~2_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst26|q\(31)) # ((\ReadRegister1[2]~input_o\)))) # (!\ReadRegister1[3]~input_o\ & (((\inst18|q\(31) & !\ReadRegister1[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst26|q\(31),
	datac => \inst18|q\(31),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux0~2_combout\);

-- Location: LCCOMB_X29_Y23_N2
\inst70|Mux0~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux0~3_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux0~2_combout\ & ((\inst30|q\(31)))) # (!\inst70|Mux0~2_combout\ & (\inst22|q\(31))))) # (!\ReadRegister1[2]~input_o\ & (((\inst70|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst22|q\(31),
	datac => \inst30|q\(31),
	datad => \inst70|Mux0~2_combout\,
	combout => \inst70|Mux0~3_combout\);

-- Location: FF_X29_Y27_N17
\inst25|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[31]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(31));

-- Location: FF_X29_Y25_N17
\inst29|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[31]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(31));

-- Location: IOIBUF_X38_Y0_N1
\ReadRegister1[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ReadRegister1(3),
	o => \ReadRegister1[3]~input_o\);

-- Location: LCCOMB_X29_Y25_N16
\inst70|Mux0~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux0~5_combout\ = (\inst70|Mux0~4_combout\ & (((\inst29|q\(31)) # (!\ReadRegister1[3]~input_o\)))) # (!\inst70|Mux0~4_combout\ & (\inst25|q\(31) & ((\ReadRegister1[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~4_combout\,
	datab => \inst25|q\(31),
	datac => \inst29|q\(31),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux0~5_combout\);

-- Location: LCCOMB_X29_Y18_N24
\inst70|Mux0~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux0~6_combout\ = (\ReadRegister1[1]~input_o\ & (((\ReadRegister1[0]~input_o\)))) # (!\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\ & (\inst70|Mux0~3_combout\)) # (!\ReadRegister1[0]~input_o\ & ((\inst70|Mux0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst70|Mux0~3_combout\,
	datac => \inst70|Mux0~5_combout\,
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux0~6_combout\);

-- Location: FF_X27_Y19_N27
\inst19|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[31]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(31));

-- Location: LCCOMB_X27_Y19_N26
\inst70|Mux0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux0~0_combout\ = (\ReadRegister1[3]~input_o\ & (\ReadRegister1[2]~input_o\)) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & ((\inst23|q\(31)))) # (!\ReadRegister1[2]~input_o\ & (\inst19|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst19|q\(31),
	datad => \inst23|q\(31),
	combout => \inst70|Mux0~0_combout\);

-- Location: LCCOMB_X29_Y18_N18
\inst70|Mux0~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux0~1_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux0~0_combout\ & (\inst31|q\(31))) # (!\inst70|Mux0~0_combout\ & ((\inst27|q\(31)))))) # (!\ReadRegister1[3]~input_o\ & (\inst70|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst70|Mux0~0_combout\,
	datac => \inst31|q\(31),
	datad => \inst27|q\(31),
	combout => \inst70|Mux0~1_combout\);

-- Location: FF_X31_Y18_N3
\inst20|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[31]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(31));

-- Location: FF_X31_Y18_N25
\inst24|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[31]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(31));

-- Location: LCCOMB_X31_Y18_N2
\inst70|Mux0~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux0~7_combout\ = (\ReadRegister1[3]~input_o\ & (\ReadRegister1[2]~input_o\)) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & ((\inst24|q\(31)))) # (!\ReadRegister1[2]~input_o\ & (\inst20|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst20|q\(31),
	datad => \inst24|q\(31),
	combout => \inst70|Mux0~7_combout\);

-- Location: LCCOMB_X30_Y18_N2
\inst70|Mux0~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux0~8_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux0~7_combout\ & ((\inst63|q\(31)))) # (!\inst70|Mux0~7_combout\ & (\inst28|q\(31))))) # (!\ReadRegister1[3]~input_o\ & (((\inst70|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst28|q\(31),
	datac => \inst63|q\(31),
	datad => \inst70|Mux0~7_combout\,
	combout => \inst70|Mux0~8_combout\);

-- Location: LCCOMB_X29_Y18_N2
\inst70|Mux0~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux0~9_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux0~6_combout\ & ((\inst70|Mux0~8_combout\))) # (!\inst70|Mux0~6_combout\ & (\inst70|Mux0~1_combout\)))) # (!\ReadRegister1[1]~input_o\ & (\inst70|Mux0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst70|Mux0~6_combout\,
	datac => \inst70|Mux0~1_combout\,
	datad => \inst70|Mux0~8_combout\,
	combout => \inst70|Mux0~9_combout\);

-- Location: LCCOMB_X29_Y18_N8
\inst70|Mux0~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux0~24_combout\ = (\inst70|Mux0~21_combout\ & (((\inst70|Mux0~23_combout\)) # (!\inst70|Mux0~10_combout\))) # (!\inst70|Mux0~21_combout\ & (\inst70|Mux0~10_combout\ & ((\inst70|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~21_combout\,
	datab => \inst70|Mux0~10_combout\,
	datac => \inst70|Mux0~23_combout\,
	datad => \inst70|Mux0~9_combout\,
	combout => \inst70|Mux0~24_combout\);

-- Location: FF_X29_Y23_N31
\inst30|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[30]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(30));

-- Location: FF_X30_Y23_N23
\inst18|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[30]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(30));

-- Location: LCCOMB_X30_Y23_N22
\inst70|Mux1~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux1~2_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst26|q\(30)) # ((\ReadRegister1[2]~input_o\)))) # (!\ReadRegister1[3]~input_o\ & (((\inst18|q\(30) & !\ReadRegister1[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst26|q\(30),
	datac => \inst18|q\(30),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux1~2_combout\);

-- Location: LCCOMB_X29_Y23_N30
\inst70|Mux1~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux1~3_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux1~2_combout\ & ((\inst30|q\(30)))) # (!\inst70|Mux1~2_combout\ & (\inst22|q\(30))))) # (!\ReadRegister1[2]~input_o\ & (((\inst70|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst22|q\(30),
	datac => \inst30|q\(30),
	datad => \inst70|Mux1~2_combout\,
	combout => \inst70|Mux1~3_combout\);

-- Location: FF_X30_Y18_N31
\inst63|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[30]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(30));

-- Location: LCCOMB_X31_Y18_N6
\inst70|Mux1~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux1~9_combout\ = (\ReadRegister1[3]~input_o\ & (((\ReadRegister1[2]~input_o\)))) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & (\inst24|q\(30))) # (!\ReadRegister1[2]~input_o\ & ((\inst20|q\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst24|q\(30),
	datac => \inst20|q\(30),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux1~9_combout\);

-- Location: LCCOMB_X30_Y18_N30
\inst70|Mux1~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux1~10_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux1~9_combout\ & ((\inst63|q\(30)))) # (!\inst70|Mux1~9_combout\ & (\inst28|q\(30))))) # (!\ReadRegister1[3]~input_o\ & (((\inst70|Mux1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst28|q\(30),
	datac => \inst63|q\(30),
	datad => \inst70|Mux1~9_combout\,
	combout => \inst70|Mux1~10_combout\);

-- Location: LCCOMB_X30_Y20_N0
\inst70|Mux1~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux1~11_combout\ = (\inst70|Mux1~8_combout\ & (((\inst70|Mux1~10_combout\) # (!\ReadRegister1[0]~input_o\)))) # (!\inst70|Mux1~8_combout\ & (\inst70|Mux1~3_combout\ & ((\ReadRegister1[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux1~8_combout\,
	datab => \inst70|Mux1~3_combout\,
	datac => \inst70|Mux1~10_combout\,
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux1~11_combout\);

-- Location: FF_X27_Y23_N19
\inst2|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[30]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(30));

-- Location: FF_X28_Y25_N13
\inst6|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[30]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(30));

-- Location: FF_X27_Y25_N15
\inst8|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[30]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(30));

-- Location: LCCOMB_X27_Y25_N14
\inst70|Mux1~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux1~13_combout\ = (\inst70|Mux1~12_combout\ & (((\inst8|q\(30)) # (!\ReadRegister1[0]~input_o\)))) # (!\inst70|Mux1~12_combout\ & (\inst6|q\(30) & ((\ReadRegister1[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux1~12_combout\,
	datab => \inst6|q\(30),
	datac => \inst8|q\(30),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux1~13_combout\);

-- Location: LCCOMB_X30_Y20_N12
\inst70|Mux0~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux0~18_combout\ = (\ReadRegister1[2]~input_o\) # ((\ReadRegister1[1]~input_o\ & \ReadRegister1[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux0~18_combout\);

-- Location: LCCOMB_X27_Y25_N20
\inst70|Mux1~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux1~14_combout\ = (\inst70|Mux0~17_combout\ & ((\inst70|Mux0~18_combout\ & ((\inst70|Mux1~13_combout\))) # (!\inst70|Mux0~18_combout\ & (\inst2|q\(30))))) # (!\inst70|Mux0~17_combout\ & (((\inst70|Mux0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~17_combout\,
	datab => \inst2|q\(30),
	datac => \inst70|Mux1~13_combout\,
	datad => \inst70|Mux0~18_combout\,
	combout => \inst70|Mux1~14_combout\);

-- Location: LCCOMB_X28_Y26_N6
\inst70|Mux1~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux1~15_combout\ = (\inst70|Mux0~14_combout\ & ((\inst70|Mux1~14_combout\ & (\inst4|q\(30))) # (!\inst70|Mux1~14_combout\ & ((\inst3|q\(30)))))) # (!\inst70|Mux0~14_combout\ & (\inst70|Mux1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~14_combout\,
	datab => \inst70|Mux1~14_combout\,
	datac => \inst4|q\(30),
	datad => \inst3|q\(30),
	combout => \inst70|Mux1~15_combout\);

-- Location: LCCOMB_X29_Y18_N20
\inst70|Mux0~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux0~13_combout\ = (\ReadRegister1[3]~input_o\ & !\ReadRegister1[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ReadRegister1[3]~input_o\,
	datad => \ReadRegister1[4]~input_o\,
	combout => \inst70|Mux0~13_combout\);

-- Location: LCCOMB_X30_Y20_N10
\inst70|Mux1~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux1~16_combout\ = (\inst70|Mux0~10_combout\ & ((\inst70|Mux1~11_combout\) # ((\inst70|Mux0~13_combout\)))) # (!\inst70|Mux0~10_combout\ & (((\inst70|Mux1~15_combout\ & !\inst70|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~10_combout\,
	datab => \inst70|Mux1~11_combout\,
	datac => \inst70|Mux1~15_combout\,
	datad => \inst70|Mux0~13_combout\,
	combout => \inst70|Mux1~16_combout\);

-- Location: LCCOMB_X31_Y24_N12
\inst70|Mux1~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux1~17_combout\ = (\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\) # ((\inst15|q\(30))))) # (!\ReadRegister1[1]~input_o\ & (!\ReadRegister1[0]~input_o\ & (\inst13|q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst13|q\(30),
	datad => \inst15|q\(30),
	combout => \inst70|Mux1~17_combout\);

-- Location: LCCOMB_X30_Y25_N8
\inst70|Mux1~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux1~18_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux1~17_combout\ & ((\inst16|q\(30)))) # (!\inst70|Mux1~17_combout\ & (\inst14|q\(30))))) # (!\ReadRegister1[0]~input_o\ & (((\inst70|Mux1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|q\(30),
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst16|q\(30),
	datad => \inst70|Mux1~17_combout\,
	combout => \inst70|Mux1~18_combout\);

-- Location: LCCOMB_X27_Y21_N22
\inst70|Mux1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux1~0_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst10|q\(30)) # ((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & (((\inst9|q\(30) & !\ReadRegister1[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst10|q\(30),
	datac => \inst9|q\(30),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux1~0_combout\);

-- Location: FF_X30_Y20_N23
\inst12|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[30]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(30));

-- Location: LCCOMB_X30_Y20_N22
\inst70|Mux1~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux1~1_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux1~0_combout\ & (\inst12|q\(30))) # (!\inst70|Mux1~0_combout\ & ((\inst11|q\(30)))))) # (!\ReadRegister1[1]~input_o\ & (\inst70|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst70|Mux1~0_combout\,
	datac => \inst12|q\(30),
	datad => \inst11|q\(30),
	combout => \inst70|Mux1~1_combout\);

-- Location: LCCOMB_X30_Y20_N28
\inst70|Mux1~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux1~19_combout\ = (\inst70|Mux1~16_combout\ & ((\inst70|Mux1~18_combout\) # ((!\inst70|Mux0~13_combout\)))) # (!\inst70|Mux1~16_combout\ & (((\inst70|Mux1~1_combout\ & \inst70|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux1~16_combout\,
	datab => \inst70|Mux1~18_combout\,
	datac => \inst70|Mux1~1_combout\,
	datad => \inst70|Mux0~13_combout\,
	combout => \inst70|Mux1~19_combout\);

-- Location: FF_X26_Y21_N27
\inst12|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[29]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(29));

-- Location: LCCOMB_X27_Y21_N18
\inst70|Mux2~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux2~10_combout\ = (\ReadRegister1[0]~input_o\ & (\ReadRegister1[1]~input_o\)) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & ((\inst11|q\(29)))) # (!\ReadRegister1[1]~input_o\ & (\inst9|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst9|q\(29),
	datad => \inst11|q\(29),
	combout => \inst70|Mux2~10_combout\);

-- Location: LCCOMB_X26_Y21_N26
\inst70|Mux2~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux2~11_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux2~10_combout\ & ((\inst12|q\(29)))) # (!\inst70|Mux2~10_combout\ & (\inst10|q\(29))))) # (!\ReadRegister1[0]~input_o\ & (((\inst70|Mux2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst10|q\(29),
	datac => \inst12|q\(29),
	datad => \inst70|Mux2~10_combout\,
	combout => \inst70|Mux2~11_combout\);

-- Location: LCCOMB_X29_Y20_N14
\inst70|Mux2~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux2~16_combout\ = (\inst70|Mux0~13_combout\ & (((\inst70|Mux2~11_combout\) # (\inst70|Mux0~10_combout\)))) # (!\inst70|Mux0~13_combout\ & (\inst70|Mux2~15_combout\ & ((!\inst70|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux2~15_combout\,
	datab => \inst70|Mux0~13_combout\,
	datac => \inst70|Mux2~11_combout\,
	datad => \inst70|Mux0~10_combout\,
	combout => \inst70|Mux2~16_combout\);

-- Location: LCCOMB_X30_Y24_N4
\inst70|Mux2~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux2~17_combout\ = (\ReadRegister1[1]~input_o\ & (((\ReadRegister1[0]~input_o\)))) # (!\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\ & (\inst14|q\(29))) # (!\ReadRegister1[0]~input_o\ & ((\inst13|q\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst14|q\(29),
	datac => \inst13|q\(29),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux2~17_combout\);

-- Location: LCCOMB_X29_Y24_N24
\inst70|Mux2~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux2~18_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux2~17_combout\ & ((\inst16|q\(29)))) # (!\inst70|Mux2~17_combout\ & (\inst15|q\(29))))) # (!\ReadRegister1[1]~input_o\ & (((\inst70|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|q\(29),
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst16|q\(29),
	datad => \inst70|Mux2~17_combout\,
	combout => \inst70|Mux2~18_combout\);

-- Location: FF_X30_Y18_N11
\inst63|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[29]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(29));

-- Location: FF_X31_Y18_N27
\inst20|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[29]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(29));

-- Location: LCCOMB_X31_Y18_N26
\inst70|Mux2~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux2~7_combout\ = (\ReadRegister1[3]~input_o\ & (\ReadRegister1[2]~input_o\)) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & ((\inst24|q\(29)))) # (!\ReadRegister1[2]~input_o\ & (\inst20|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst20|q\(29),
	datad => \inst24|q\(29),
	combout => \inst70|Mux2~7_combout\);

-- Location: LCCOMB_X30_Y18_N10
\inst70|Mux2~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux2~8_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux2~7_combout\ & ((\inst63|q\(29)))) # (!\inst70|Mux2~7_combout\ & (\inst28|q\(29))))) # (!\ReadRegister1[3]~input_o\ & (((\inst70|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst28|q\(29),
	datac => \inst63|q\(29),
	datad => \inst70|Mux2~7_combout\,
	combout => \inst70|Mux2~8_combout\);

-- Location: FF_X30_Y22_N7
\inst29|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[29]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(29));

-- Location: FF_X30_Y22_N13
\inst21|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[29]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(29));

-- Location: LCCOMB_X30_Y22_N6
\inst70|Mux2~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux2~5_combout\ = (\inst70|Mux2~4_combout\ & (((\inst29|q\(29))) # (!\ReadRegister1[2]~input_o\))) # (!\inst70|Mux2~4_combout\ & (\ReadRegister1[2]~input_o\ & ((\inst21|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux2~4_combout\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst29|q\(29),
	datad => \inst21|q\(29),
	combout => \inst70|Mux2~5_combout\);

-- Location: LCCOMB_X30_Y20_N14
\inst70|Mux2~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux2~6_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux2~3_combout\) # ((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & (((!\ReadRegister1[1]~input_o\ & \inst70|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux2~3_combout\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \ReadRegister1[1]~input_o\,
	datad => \inst70|Mux2~5_combout\,
	combout => \inst70|Mux2~6_combout\);

-- Location: FF_X27_Y19_N9
\inst23|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[29]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(29));

-- Location: FF_X27_Y19_N19
\inst19|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[29]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(29));

-- Location: LCCOMB_X27_Y19_N18
\inst70|Mux2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux2~0_combout\ = (\ReadRegister1[3]~input_o\ & (((\ReadRegister1[2]~input_o\)))) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & (\inst23|q\(29))) # (!\ReadRegister1[2]~input_o\ & ((\inst19|q\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst23|q\(29),
	datac => \inst19|q\(29),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux2~0_combout\);

-- Location: LCCOMB_X28_Y19_N14
\inst70|Mux2~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux2~1_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux2~0_combout\ & ((\inst31|q\(29)))) # (!\inst70|Mux2~0_combout\ & (\inst27|q\(29))))) # (!\ReadRegister1[3]~input_o\ & (((\inst70|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst27|q\(29),
	datac => \inst31|q\(29),
	datad => \inst70|Mux2~0_combout\,
	combout => \inst70|Mux2~1_combout\);

-- Location: LCCOMB_X30_Y20_N24
\inst70|Mux2~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux2~9_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux2~6_combout\ & (\inst70|Mux2~8_combout\)) # (!\inst70|Mux2~6_combout\ & ((\inst70|Mux2~1_combout\))))) # (!\ReadRegister1[1]~input_o\ & (((\inst70|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst70|Mux2~8_combout\,
	datac => \inst70|Mux2~6_combout\,
	datad => \inst70|Mux2~1_combout\,
	combout => \inst70|Mux2~9_combout\);

-- Location: LCCOMB_X30_Y20_N2
\inst70|Mux2~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux2~19_combout\ = (\inst70|Mux2~16_combout\ & ((\inst70|Mux2~18_combout\) # ((!\inst70|Mux0~10_combout\)))) # (!\inst70|Mux2~16_combout\ & (((\inst70|Mux0~10_combout\ & \inst70|Mux2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux2~16_combout\,
	datab => \inst70|Mux2~18_combout\,
	datac => \inst70|Mux0~10_combout\,
	datad => \inst70|Mux2~9_combout\,
	combout => \inst70|Mux2~19_combout\);

-- Location: FF_X28_Y19_N11
\inst31|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[28]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(28));

-- Location: LCCOMB_X27_Y19_N6
\inst70|Mux3~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux3~4_combout\ = (\ReadRegister1[3]~input_o\ & (\ReadRegister1[2]~input_o\)) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & ((\inst23|q\(28)))) # (!\ReadRegister1[2]~input_o\ & (\inst19|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst19|q\(28),
	datad => \inst23|q\(28),
	combout => \inst70|Mux3~4_combout\);

-- Location: LCCOMB_X28_Y19_N10
\inst70|Mux3~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux3~5_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux3~4_combout\ & ((\inst31|q\(28)))) # (!\inst70|Mux3~4_combout\ & (\inst27|q\(28))))) # (!\ReadRegister1[3]~input_o\ & (((\inst70|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst27|q\(28),
	datac => \inst31|q\(28),
	datad => \inst70|Mux3~4_combout\,
	combout => \inst70|Mux3~5_combout\);

-- Location: FF_X29_Y22_N3
\inst17|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[28]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(28));

-- Location: FF_X29_Y22_N1
\inst25|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[28]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(28));

-- Location: LCCOMB_X29_Y22_N2
\inst70|Mux3~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux3~6_combout\ = (\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\) # ((\inst25|q\(28))))) # (!\ReadRegister1[3]~input_o\ & (!\ReadRegister1[2]~input_o\ & (\inst17|q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst17|q\(28),
	datad => \inst25|q\(28),
	combout => \inst70|Mux3~6_combout\);

-- Location: LCCOMB_X30_Y22_N10
\inst70|Mux3~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux3~7_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux3~6_combout\ & ((\inst29|q\(28)))) # (!\inst70|Mux3~6_combout\ & (\inst21|q\(28))))) # (!\ReadRegister1[2]~input_o\ & (((\inst70|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst21|q\(28),
	datac => \inst29|q\(28),
	datad => \inst70|Mux3~6_combout\,
	combout => \inst70|Mux3~7_combout\);

-- Location: LCCOMB_X28_Y19_N16
\inst70|Mux3~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux3~8_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux3~5_combout\) # ((\ReadRegister1[0]~input_o\)))) # (!\ReadRegister1[1]~input_o\ & (((!\ReadRegister1[0]~input_o\ & \inst70|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst70|Mux3~5_combout\,
	datac => \ReadRegister1[0]~input_o\,
	datad => \inst70|Mux3~7_combout\,
	combout => \inst70|Mux3~8_combout\);

-- Location: FF_X30_Y23_N13
\inst26|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[28]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(28));

-- Location: FF_X30_Y23_N31
\inst18|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[28]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(28));

-- Location: LCCOMB_X30_Y23_N30
\inst70|Mux3~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux3~2_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst26|q\(28)) # ((\ReadRegister1[2]~input_o\)))) # (!\ReadRegister1[3]~input_o\ & (((\inst18|q\(28) & !\ReadRegister1[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst26|q\(28),
	datac => \inst18|q\(28),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux3~2_combout\);

-- Location: LCCOMB_X31_Y20_N14
\inst70|Mux3~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux3~3_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux3~2_combout\ & (\inst30|q\(28))) # (!\inst70|Mux3~2_combout\ & ((\inst22|q\(28)))))) # (!\ReadRegister1[2]~input_o\ & (\inst70|Mux3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst70|Mux3~2_combout\,
	datac => \inst30|q\(28),
	datad => \inst22|q\(28),
	combout => \inst70|Mux3~3_combout\);

-- Location: FF_X31_Y18_N21
\inst24|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[28]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(28));

-- Location: FF_X31_Y18_N15
\inst20|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[28]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(28));

-- Location: LCCOMB_X31_Y18_N14
\inst70|Mux3~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux3~9_combout\ = (\ReadRegister1[3]~input_o\ & (((\ReadRegister1[2]~input_o\)))) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & (\inst24|q\(28))) # (!\ReadRegister1[2]~input_o\ & ((\inst20|q\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst24|q\(28),
	datac => \inst20|q\(28),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux3~9_combout\);

-- Location: LCCOMB_X30_Y18_N14
\inst70|Mux3~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux3~10_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux3~9_combout\ & (\inst63|q\(28))) # (!\inst70|Mux3~9_combout\ & ((\inst28|q\(28)))))) # (!\ReadRegister1[3]~input_o\ & (\inst70|Mux3~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst70|Mux3~9_combout\,
	datac => \inst63|q\(28),
	datad => \inst28|q\(28),
	combout => \inst70|Mux3~10_combout\);

-- Location: LCCOMB_X28_Y19_N18
\inst70|Mux3~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux3~11_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux3~8_combout\ & ((\inst70|Mux3~10_combout\))) # (!\inst70|Mux3~8_combout\ & (\inst70|Mux3~3_combout\)))) # (!\ReadRegister1[0]~input_o\ & (\inst70|Mux3~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst70|Mux3~8_combout\,
	datac => \inst70|Mux3~3_combout\,
	datad => \inst70|Mux3~10_combout\,
	combout => \inst70|Mux3~11_combout\);

-- Location: FF_X27_Y23_N31
\inst2|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[28]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(28));

-- Location: FF_X28_Y25_N15
\inst5|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[28]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(28));

-- Location: LCCOMB_X28_Y25_N14
\inst70|Mux3~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux3~12_combout\ = (\ReadRegister1[0]~input_o\ & (((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & (\inst7|q\(28))) # (!\ReadRegister1[1]~input_o\ & ((\inst5|q\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|q\(28),
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst5|q\(28),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux3~12_combout\);

-- Location: FF_X27_Y25_N29
\inst8|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[28]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(28));

-- Location: LCCOMB_X27_Y25_N28
\inst70|Mux3~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux3~13_combout\ = (\inst70|Mux3~12_combout\ & (((\inst8|q\(28)) # (!\ReadRegister1[0]~input_o\)))) # (!\inst70|Mux3~12_combout\ & (\inst6|q\(28) & ((\ReadRegister1[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|q\(28),
	datab => \inst70|Mux3~12_combout\,
	datac => \inst8|q\(28),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux3~13_combout\);

-- Location: LCCOMB_X27_Y25_N16
\inst70|Mux3~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux3~14_combout\ = (\inst70|Mux0~18_combout\ & (((\inst70|Mux3~13_combout\) # (!\inst70|Mux0~17_combout\)))) # (!\inst70|Mux0~18_combout\ & (\inst2|q\(28) & (\inst70|Mux0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~18_combout\,
	datab => \inst2|q\(28),
	datac => \inst70|Mux0~17_combout\,
	datad => \inst70|Mux3~13_combout\,
	combout => \inst70|Mux3~14_combout\);

-- Location: LCCOMB_X28_Y26_N18
\inst70|Mux3~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux3~15_combout\ = (\inst70|Mux0~14_combout\ & ((\inst70|Mux3~14_combout\ & ((\inst4|q\(28)))) # (!\inst70|Mux3~14_combout\ & (\inst3|q\(28))))) # (!\inst70|Mux0~14_combout\ & (((\inst70|Mux3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~14_combout\,
	datab => \inst3|q\(28),
	datac => \inst4|q\(28),
	datad => \inst70|Mux3~14_combout\,
	combout => \inst70|Mux3~15_combout\);

-- Location: LCCOMB_X28_Y21_N10
\inst70|Mux3~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux3~16_combout\ = (\inst70|Mux0~13_combout\ & (((\inst70|Mux0~10_combout\)))) # (!\inst70|Mux0~13_combout\ & ((\inst70|Mux0~10_combout\ & (\inst70|Mux3~11_combout\)) # (!\inst70|Mux0~10_combout\ & ((\inst70|Mux3~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~13_combout\,
	datab => \inst70|Mux3~11_combout\,
	datac => \inst70|Mux3~15_combout\,
	datad => \inst70|Mux0~10_combout\,
	combout => \inst70|Mux3~16_combout\);

-- Location: LCCOMB_X28_Y21_N18
\inst70|Mux3~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux3~1_combout\ = (\inst70|Mux3~0_combout\ & (((\inst12|q\(28))) # (!\ReadRegister1[1]~input_o\))) # (!\inst70|Mux3~0_combout\ & (\ReadRegister1[1]~input_o\ & ((\inst11|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux3~0_combout\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst12|q\(28),
	datad => \inst11|q\(28),
	combout => \inst70|Mux3~1_combout\);

-- Location: LCCOMB_X29_Y24_N18
\inst70|Mux3~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux3~18_combout\ = (\inst70|Mux3~17_combout\ & (((\inst16|q\(28)) # (!\ReadRegister1[0]~input_o\)))) # (!\inst70|Mux3~17_combout\ & (\inst14|q\(28) & ((\ReadRegister1[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux3~17_combout\,
	datab => \inst14|q\(28),
	datac => \inst16|q\(28),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux3~18_combout\);

-- Location: LCCOMB_X28_Y21_N4
\inst70|Mux3~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux3~19_combout\ = (\inst70|Mux3~16_combout\ & (((\inst70|Mux3~18_combout\) # (!\inst70|Mux0~13_combout\)))) # (!\inst70|Mux3~16_combout\ & (\inst70|Mux3~1_combout\ & (\inst70|Mux0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux3~16_combout\,
	datab => \inst70|Mux3~1_combout\,
	datac => \inst70|Mux0~13_combout\,
	datad => \inst70|Mux3~18_combout\,
	combout => \inst70|Mux3~19_combout\);

-- Location: FF_X28_Y19_N31
\inst31|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[27]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(27));

-- Location: LCCOMB_X27_Y19_N2
\inst70|Mux4~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux4~0_combout\ = (\ReadRegister1[3]~input_o\ & (\ReadRegister1[2]~input_o\)) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & ((\inst23|q\(27)))) # (!\ReadRegister1[2]~input_o\ & (\inst19|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst19|q\(27),
	datad => \inst23|q\(27),
	combout => \inst70|Mux4~0_combout\);

-- Location: LCCOMB_X28_Y19_N30
\inst70|Mux4~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux4~1_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux4~0_combout\ & ((\inst31|q\(27)))) # (!\inst70|Mux4~0_combout\ & (\inst27|q\(27))))) # (!\ReadRegister1[3]~input_o\ & (((\inst70|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst27|q\(27),
	datac => \inst31|q\(27),
	datad => \inst70|Mux4~0_combout\,
	combout => \inst70|Mux4~1_combout\);

-- Location: FF_X30_Y22_N5
\inst21|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[27]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(27));

-- Location: FF_X30_Y22_N23
\inst29|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[27]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(27));

-- Location: FF_X29_Y22_N7
\inst17|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[27]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(27));

-- Location: FF_X29_Y22_N29
\inst25|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[27]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(27));

-- Location: LCCOMB_X29_Y22_N6
\inst70|Mux4~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux4~4_combout\ = (\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\) # ((\inst25|q\(27))))) # (!\ReadRegister1[3]~input_o\ & (!\ReadRegister1[2]~input_o\ & (\inst17|q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst17|q\(27),
	datad => \inst25|q\(27),
	combout => \inst70|Mux4~4_combout\);

-- Location: LCCOMB_X30_Y22_N22
\inst70|Mux4~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux4~5_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux4~4_combout\ & ((\inst29|q\(27)))) # (!\inst70|Mux4~4_combout\ & (\inst21|q\(27))))) # (!\ReadRegister1[2]~input_o\ & (((\inst70|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst21|q\(27),
	datac => \inst29|q\(27),
	datad => \inst70|Mux4~4_combout\,
	combout => \inst70|Mux4~5_combout\);

-- Location: FF_X30_Y23_N27
\inst18|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[27]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(27));

-- Location: LCCOMB_X30_Y23_N26
\inst70|Mux4~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux4~2_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst26|q\(27)) # ((\ReadRegister1[2]~input_o\)))) # (!\ReadRegister1[3]~input_o\ & (((\inst18|q\(27) & !\ReadRegister1[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst26|q\(27),
	datac => \inst18|q\(27),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux4~2_combout\);

-- Location: FF_X31_Y20_N11
\inst30|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[27]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(27));

-- Location: LCCOMB_X31_Y20_N10
\inst70|Mux4~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux4~3_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux4~2_combout\ & (\inst30|q\(27))) # (!\inst70|Mux4~2_combout\ & ((\inst22|q\(27)))))) # (!\ReadRegister1[2]~input_o\ & (\inst70|Mux4~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst70|Mux4~2_combout\,
	datac => \inst30|q\(27),
	datad => \inst22|q\(27),
	combout => \inst70|Mux4~3_combout\);

-- Location: LCCOMB_X30_Y18_N24
\inst70|Mux4~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux4~6_combout\ = (\ReadRegister1[0]~input_o\ & (((\ReadRegister1[1]~input_o\) # (\inst70|Mux4~3_combout\)))) # (!\ReadRegister1[0]~input_o\ & (\inst70|Mux4~5_combout\ & (!\ReadRegister1[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst70|Mux4~5_combout\,
	datac => \ReadRegister1[1]~input_o\,
	datad => \inst70|Mux4~3_combout\,
	combout => \inst70|Mux4~6_combout\);

-- Location: LCCOMB_X30_Y18_N18
\inst70|Mux4~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux4~9_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux4~6_combout\ & (\inst70|Mux4~8_combout\)) # (!\inst70|Mux4~6_combout\ & ((\inst70|Mux4~1_combout\))))) # (!\ReadRegister1[1]~input_o\ & (((\inst70|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux4~8_combout\,
	datab => \inst70|Mux4~1_combout\,
	datac => \ReadRegister1[1]~input_o\,
	datad => \inst70|Mux4~6_combout\,
	combout => \inst70|Mux4~9_combout\);

-- Location: FF_X26_Y21_N7
\inst12|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[27]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(27));

-- Location: LCCOMB_X27_Y21_N10
\inst70|Mux4~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux4~10_combout\ = (\ReadRegister1[0]~input_o\ & (\ReadRegister1[1]~input_o\)) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & ((\inst11|q\(27)))) # (!\ReadRegister1[1]~input_o\ & (\inst9|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst9|q\(27),
	datad => \inst11|q\(27),
	combout => \inst70|Mux4~10_combout\);

-- Location: LCCOMB_X26_Y21_N6
\inst70|Mux4~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux4~11_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux4~10_combout\ & ((\inst12|q\(27)))) # (!\inst70|Mux4~10_combout\ & (\inst10|q\(27))))) # (!\ReadRegister1[0]~input_o\ & (((\inst70|Mux4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|q\(27),
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst12|q\(27),
	datad => \inst70|Mux4~10_combout\,
	combout => \inst70|Mux4~11_combout\);

-- Location: LCCOMB_X25_Y25_N30
\inst70|Mux4~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux4~16_combout\ = (\inst70|Mux0~10_combout\ & (((\inst70|Mux0~13_combout\)))) # (!\inst70|Mux0~10_combout\ & ((\inst70|Mux0~13_combout\ & ((\inst70|Mux4~11_combout\))) # (!\inst70|Mux0~13_combout\ & (\inst70|Mux4~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux4~15_combout\,
	datab => \inst70|Mux4~11_combout\,
	datac => \inst70|Mux0~10_combout\,
	datad => \inst70|Mux0~13_combout\,
	combout => \inst70|Mux4~16_combout\);

-- Location: LCCOMB_X30_Y24_N28
\inst70|Mux4~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux4~17_combout\ = (\ReadRegister1[1]~input_o\ & (\ReadRegister1[0]~input_o\)) # (!\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\ & ((\inst14|q\(27)))) # (!\ReadRegister1[0]~input_o\ & (\inst13|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst13|q\(27),
	datad => \inst14|q\(27),
	combout => \inst70|Mux4~17_combout\);

-- Location: LCCOMB_X29_Y24_N20
\inst70|Mux4~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux4~18_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux4~17_combout\ & ((\inst16|q\(27)))) # (!\inst70|Mux4~17_combout\ & (\inst15|q\(27))))) # (!\ReadRegister1[1]~input_o\ & (((\inst70|Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|q\(27),
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst16|q\(27),
	datad => \inst70|Mux4~17_combout\,
	combout => \inst70|Mux4~18_combout\);

-- Location: LCCOMB_X25_Y25_N24
\inst70|Mux4~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux4~19_combout\ = (\inst70|Mux0~10_combout\ & ((\inst70|Mux4~16_combout\ & ((\inst70|Mux4~18_combout\))) # (!\inst70|Mux4~16_combout\ & (\inst70|Mux4~9_combout\)))) # (!\inst70|Mux0~10_combout\ & (((\inst70|Mux4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~10_combout\,
	datab => \inst70|Mux4~9_combout\,
	datac => \inst70|Mux4~16_combout\,
	datad => \inst70|Mux4~18_combout\,
	combout => \inst70|Mux4~19_combout\);

-- Location: FF_X28_Y24_N19
\inst13|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[26]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(26));

-- Location: FF_X27_Y22_N21
\inst15|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[26]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(26));

-- Location: LCCOMB_X28_Y24_N18
\inst70|Mux5~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux5~17_combout\ = (\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\) # ((\inst15|q\(26))))) # (!\ReadRegister1[1]~input_o\ & (!\ReadRegister1[0]~input_o\ & (\inst13|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst13|q\(26),
	datad => \inst15|q\(26),
	combout => \inst70|Mux5~17_combout\);

-- Location: LCCOMB_X29_Y24_N14
\inst70|Mux5~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux5~18_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux5~17_combout\ & ((\inst16|q\(26)))) # (!\inst70|Mux5~17_combout\ & (\inst14|q\(26))))) # (!\ReadRegister1[0]~input_o\ & (((\inst70|Mux5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|q\(26),
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst16|q\(26),
	datad => \inst70|Mux5~17_combout\,
	combout => \inst70|Mux5~18_combout\);

-- Location: FF_X26_Y24_N23
\inst4|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[26]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(26));

-- Location: FF_X28_Y25_N31
\inst5|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[26]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(26));

-- Location: LCCOMB_X28_Y25_N30
\inst70|Mux5~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux5~12_combout\ = (\ReadRegister1[0]~input_o\ & (((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & (\inst7|q\(26))) # (!\ReadRegister1[1]~input_o\ & ((\inst5|q\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|q\(26),
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst5|q\(26),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux5~12_combout\);

-- Location: LCCOMB_X22_Y25_N26
\inst70|Mux5~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux5~13_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux5~12_combout\ & (\inst8|q\(26))) # (!\inst70|Mux5~12_combout\ & ((\inst6|q\(26)))))) # (!\ReadRegister1[0]~input_o\ & (\inst70|Mux5~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst70|Mux5~12_combout\,
	datac => \inst8|q\(26),
	datad => \inst6|q\(26),
	combout => \inst70|Mux5~13_combout\);

-- Location: LCCOMB_X26_Y24_N6
\inst70|Mux5~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux5~14_combout\ = (\inst70|Mux0~18_combout\ & (((\inst70|Mux5~13_combout\) # (!\inst70|Mux0~17_combout\)))) # (!\inst70|Mux0~18_combout\ & (\inst2|q\(26) & ((\inst70|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|q\(26),
	datab => \inst70|Mux5~13_combout\,
	datac => \inst70|Mux0~18_combout\,
	datad => \inst70|Mux0~17_combout\,
	combout => \inst70|Mux5~14_combout\);

-- Location: LCCOMB_X26_Y24_N22
\inst70|Mux5~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux5~15_combout\ = (\inst70|Mux0~14_combout\ & ((\inst70|Mux5~14_combout\ & ((\inst4|q\(26)))) # (!\inst70|Mux5~14_combout\ & (\inst3|q\(26))))) # (!\inst70|Mux0~14_combout\ & (((\inst70|Mux5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~14_combout\,
	datab => \inst3|q\(26),
	datac => \inst4|q\(26),
	datad => \inst70|Mux5~14_combout\,
	combout => \inst70|Mux5~15_combout\);

-- Location: FF_X28_Y19_N3
\inst31|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[26]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(26));

-- Location: FF_X27_Y19_N23
\inst19|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[26]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(26));

-- Location: LCCOMB_X27_Y19_N22
\inst70|Mux5~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux5~4_combout\ = (\ReadRegister1[3]~input_o\ & (((\ReadRegister1[2]~input_o\)))) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & (\inst23|q\(26))) # (!\ReadRegister1[2]~input_o\ & ((\inst19|q\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst23|q\(26),
	datac => \inst19|q\(26),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux5~4_combout\);

-- Location: LCCOMB_X28_Y19_N2
\inst70|Mux5~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux5~5_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux5~4_combout\ & ((\inst31|q\(26)))) # (!\inst70|Mux5~4_combout\ & (\inst27|q\(26))))) # (!\ReadRegister1[3]~input_o\ & (((\inst70|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst27|q\(26),
	datac => \inst31|q\(26),
	datad => \inst70|Mux5~4_combout\,
	combout => \inst70|Mux5~5_combout\);

-- Location: LCCOMB_X28_Y19_N28
\inst70|Mux5~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux5~8_combout\ = (\ReadRegister1[0]~input_o\ & (((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & ((\inst70|Mux5~5_combout\))) # (!\ReadRegister1[1]~input_o\ & (\inst70|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux5~7_combout\,
	datab => \inst70|Mux5~5_combout\,
	datac => \ReadRegister1[0]~input_o\,
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux5~8_combout\);

-- Location: FF_X30_Y23_N29
\inst26|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[26]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(26));

-- Location: FF_X30_Y23_N15
\inst18|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[26]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(26));

-- Location: LCCOMB_X30_Y23_N14
\inst70|Mux5~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux5~2_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst26|q\(26)) # ((\ReadRegister1[2]~input_o\)))) # (!\ReadRegister1[3]~input_o\ & (((\inst18|q\(26) & !\ReadRegister1[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst26|q\(26),
	datac => \inst18|q\(26),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux5~2_combout\);

-- Location: LCCOMB_X31_Y20_N6
\inst70|Mux5~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux5~3_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux5~2_combout\ & ((\inst30|q\(26)))) # (!\inst70|Mux5~2_combout\ & (\inst22|q\(26))))) # (!\ReadRegister1[2]~input_o\ & (((\inst70|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst22|q\(26),
	datac => \inst30|q\(26),
	datad => \inst70|Mux5~2_combout\,
	combout => \inst70|Mux5~3_combout\);

-- Location: LCCOMB_X29_Y24_N28
\inst70|Mux5~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux5~11_combout\ = (\inst70|Mux5~8_combout\ & ((\inst70|Mux5~10_combout\) # ((!\ReadRegister1[0]~input_o\)))) # (!\inst70|Mux5~8_combout\ & (((\inst70|Mux5~3_combout\ & \ReadRegister1[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux5~10_combout\,
	datab => \inst70|Mux5~8_combout\,
	datac => \inst70|Mux5~3_combout\,
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux5~11_combout\);

-- Location: LCCOMB_X28_Y21_N22
\inst70|Mux5~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux5~16_combout\ = (\inst70|Mux0~13_combout\ & (\inst70|Mux0~10_combout\)) # (!\inst70|Mux0~13_combout\ & ((\inst70|Mux0~10_combout\ & ((\inst70|Mux5~11_combout\))) # (!\inst70|Mux0~10_combout\ & (\inst70|Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~13_combout\,
	datab => \inst70|Mux0~10_combout\,
	datac => \inst70|Mux5~15_combout\,
	datad => \inst70|Mux5~11_combout\,
	combout => \inst70|Mux5~16_combout\);

-- Location: LCCOMB_X28_Y21_N6
\inst70|Mux5~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux5~1_combout\ = (\inst70|Mux5~0_combout\ & (((\inst12|q\(26)) # (!\ReadRegister1[1]~input_o\)))) # (!\inst70|Mux5~0_combout\ & (\inst11|q\(26) & ((\ReadRegister1[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux5~0_combout\,
	datab => \inst11|q\(26),
	datac => \inst12|q\(26),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux5~1_combout\);

-- Location: LCCOMB_X28_Y21_N0
\inst70|Mux5~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux5~19_combout\ = (\inst70|Mux0~13_combout\ & ((\inst70|Mux5~16_combout\ & (\inst70|Mux5~18_combout\)) # (!\inst70|Mux5~16_combout\ & ((\inst70|Mux5~1_combout\))))) # (!\inst70|Mux0~13_combout\ & (((\inst70|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~13_combout\,
	datab => \inst70|Mux5~18_combout\,
	datac => \inst70|Mux5~16_combout\,
	datad => \inst70|Mux5~1_combout\,
	combout => \inst70|Mux5~19_combout\);

-- Location: LCCOMB_X28_Y20_N8
\inst70|Mux6~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux6~14_combout\ = (\inst70|Mux0~17_combout\ & ((\inst70|Mux0~18_combout\ & (\inst70|Mux6~13_combout\)) # (!\inst70|Mux0~18_combout\ & ((\inst2|q\(25)))))) # (!\inst70|Mux0~17_combout\ & (((\inst70|Mux0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux6~13_combout\,
	datab => \inst70|Mux0~17_combout\,
	datac => \inst2|q\(25),
	datad => \inst70|Mux0~18_combout\,
	combout => \inst70|Mux6~14_combout\);

-- Location: FF_X28_Y20_N23
\inst4|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[25]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(25));

-- Location: LCCOMB_X28_Y20_N22
\inst70|Mux6~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux6~15_combout\ = (\inst70|Mux0~14_combout\ & ((\inst70|Mux6~14_combout\ & (\inst4|q\(25))) # (!\inst70|Mux6~14_combout\ & ((\inst3|q\(25)))))) # (!\inst70|Mux0~14_combout\ & (\inst70|Mux6~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~14_combout\,
	datab => \inst70|Mux6~14_combout\,
	datac => \inst4|q\(25),
	datad => \inst3|q\(25),
	combout => \inst70|Mux6~15_combout\);

-- Location: FF_X26_Y21_N17
\inst12|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[25]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(25));

-- Location: LCCOMB_X26_Y21_N16
\inst70|Mux6~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux6~11_combout\ = (\inst70|Mux6~10_combout\ & (((\inst12|q\(25))) # (!\ReadRegister1[0]~input_o\))) # (!\inst70|Mux6~10_combout\ & (\ReadRegister1[0]~input_o\ & ((\inst10|q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux6~10_combout\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst12|q\(25),
	datad => \inst10|q\(25),
	combout => \inst70|Mux6~11_combout\);

-- Location: LCCOMB_X29_Y20_N12
\inst70|Mux6~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux6~16_combout\ = (\inst70|Mux0~13_combout\ & (((\inst70|Mux6~11_combout\) # (\inst70|Mux0~10_combout\)))) # (!\inst70|Mux0~13_combout\ & (\inst70|Mux6~15_combout\ & ((!\inst70|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~13_combout\,
	datab => \inst70|Mux6~15_combout\,
	datac => \inst70|Mux6~11_combout\,
	datad => \inst70|Mux0~10_combout\,
	combout => \inst70|Mux6~16_combout\);

-- Location: FF_X29_Y23_N17
\inst22|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[25]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(25));

-- Location: FF_X29_Y23_N27
\inst30|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[25]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(25));

-- Location: FF_X30_Y23_N9
\inst26|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[25]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(25));

-- Location: FF_X30_Y23_N11
\inst18|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[25]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(25));

-- Location: LCCOMB_X30_Y23_N10
\inst70|Mux6~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux6~2_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst26|q\(25)) # ((\ReadRegister1[2]~input_o\)))) # (!\ReadRegister1[3]~input_o\ & (((\inst18|q\(25) & !\ReadRegister1[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst26|q\(25),
	datac => \inst18|q\(25),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux6~2_combout\);

-- Location: LCCOMB_X29_Y23_N26
\inst70|Mux6~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux6~3_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux6~2_combout\ & ((\inst30|q\(25)))) # (!\inst70|Mux6~2_combout\ & (\inst22|q\(25))))) # (!\ReadRegister1[2]~input_o\ & (((\inst70|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst22|q\(25),
	datac => \inst30|q\(25),
	datad => \inst70|Mux6~2_combout\,
	combout => \inst70|Mux6~3_combout\);

-- Location: FF_X29_Y22_N5
\inst25|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[25]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(25));

-- Location: FF_X29_Y22_N23
\inst17|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[25]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(25));

-- Location: LCCOMB_X29_Y22_N22
\inst70|Mux6~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux6~4_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst25|q\(25)) # ((\ReadRegister1[2]~input_o\)))) # (!\ReadRegister1[3]~input_o\ & (((\inst17|q\(25) & !\ReadRegister1[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst25|q\(25),
	datac => \inst17|q\(25),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux6~4_combout\);

-- Location: FF_X30_Y22_N31
\inst29|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[25]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(25));

-- Location: FF_X30_Y22_N29
\inst21|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[25]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(25));

-- Location: LCCOMB_X30_Y22_N30
\inst70|Mux6~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux6~5_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux6~4_combout\ & (\inst29|q\(25))) # (!\inst70|Mux6~4_combout\ & ((\inst21|q\(25)))))) # (!\ReadRegister1[2]~input_o\ & (\inst70|Mux6~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst70|Mux6~4_combout\,
	datac => \inst29|q\(25),
	datad => \inst21|q\(25),
	combout => \inst70|Mux6~5_combout\);

-- Location: LCCOMB_X29_Y20_N8
\inst70|Mux6~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux6~6_combout\ = (\ReadRegister1[1]~input_o\ & (\ReadRegister1[0]~input_o\)) # (!\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\ & (\inst70|Mux6~3_combout\)) # (!\ReadRegister1[0]~input_o\ & ((\inst70|Mux6~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst70|Mux6~3_combout\,
	datad => \inst70|Mux6~5_combout\,
	combout => \inst70|Mux6~6_combout\);

-- Location: FF_X31_Y18_N19
\inst20|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[25]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(25));

-- Location: FF_X31_Y18_N17
\inst24|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[25]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(25));

-- Location: LCCOMB_X31_Y18_N18
\inst70|Mux6~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux6~7_combout\ = (\ReadRegister1[3]~input_o\ & (\ReadRegister1[2]~input_o\)) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & ((\inst24|q\(25)))) # (!\ReadRegister1[2]~input_o\ & (\inst20|q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst20|q\(25),
	datad => \inst24|q\(25),
	combout => \inst70|Mux6~7_combout\);

-- Location: LCCOMB_X29_Y21_N6
\inst70|Mux6~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux6~8_combout\ = (\inst70|Mux6~7_combout\ & (((\inst63|q\(25)) # (!\ReadRegister1[3]~input_o\)))) # (!\inst70|Mux6~7_combout\ & (\inst28|q\(25) & ((\ReadRegister1[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst28|q\(25),
	datab => \inst70|Mux6~7_combout\,
	datac => \inst63|q\(25),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux6~8_combout\);

-- Location: LCCOMB_X29_Y19_N2
\inst70|Mux6~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux6~1_combout\ = (\inst70|Mux6~0_combout\ & (((\inst31|q\(25))) # (!\ReadRegister1[3]~input_o\))) # (!\inst70|Mux6~0_combout\ & (\ReadRegister1[3]~input_o\ & ((\inst27|q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux6~0_combout\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst31|q\(25),
	datad => \inst27|q\(25),
	combout => \inst70|Mux6~1_combout\);

-- Location: LCCOMB_X29_Y20_N26
\inst70|Mux6~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux6~9_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux6~6_combout\ & (\inst70|Mux6~8_combout\)) # (!\inst70|Mux6~6_combout\ & ((\inst70|Mux6~1_combout\))))) # (!\ReadRegister1[1]~input_o\ & (\inst70|Mux6~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst70|Mux6~6_combout\,
	datac => \inst70|Mux6~8_combout\,
	datad => \inst70|Mux6~1_combout\,
	combout => \inst70|Mux6~9_combout\);

-- Location: FF_X29_Y24_N11
\inst16|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[25]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(25));

-- Location: LCCOMB_X29_Y24_N10
\inst70|Mux6~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux6~18_combout\ = (\inst70|Mux6~17_combout\ & (((\inst16|q\(25))) # (!\ReadRegister1[1]~input_o\))) # (!\inst70|Mux6~17_combout\ & (\ReadRegister1[1]~input_o\ & ((\inst15|q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux6~17_combout\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst16|q\(25),
	datad => \inst15|q\(25),
	combout => \inst70|Mux6~18_combout\);

-- Location: LCCOMB_X29_Y20_N22
\inst70|Mux6~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux6~19_combout\ = (\inst70|Mux6~16_combout\ & (((\inst70|Mux6~18_combout\)) # (!\inst70|Mux0~10_combout\))) # (!\inst70|Mux6~16_combout\ & (\inst70|Mux0~10_combout\ & (\inst70|Mux6~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux6~16_combout\,
	datab => \inst70|Mux0~10_combout\,
	datac => \inst70|Mux6~9_combout\,
	datad => \inst70|Mux6~18_combout\,
	combout => \inst70|Mux6~19_combout\);

-- Location: LCCOMB_X26_Y17_N14
\inst70|Mux7~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux7~0_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst10|q\(24)) # ((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & (((\inst9|q\(24) & !\ReadRegister1[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|q\(24),
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst9|q\(24),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux7~0_combout\);

-- Location: FF_X28_Y21_N9
\inst12|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[24]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(24));

-- Location: LCCOMB_X28_Y21_N8
\inst70|Mux7~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux7~1_combout\ = (\inst70|Mux7~0_combout\ & (((\inst12|q\(24)) # (!\ReadRegister1[1]~input_o\)))) # (!\inst70|Mux7~0_combout\ & (\inst11|q\(24) & ((\ReadRegister1[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|q\(24),
	datab => \inst70|Mux7~0_combout\,
	datac => \inst12|q\(24),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux7~1_combout\);

-- Location: FF_X27_Y22_N17
\inst16|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[24]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(24));

-- Location: FF_X28_Y24_N15
\inst13|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[24]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(24));

-- Location: LCCOMB_X28_Y24_N14
\inst70|Mux7~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux7~17_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst15|q\(24)) # ((\ReadRegister1[0]~input_o\)))) # (!\ReadRegister1[1]~input_o\ & (((\inst13|q\(24) & !\ReadRegister1[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst15|q\(24),
	datac => \inst13|q\(24),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux7~17_combout\);

-- Location: LCCOMB_X27_Y22_N16
\inst70|Mux7~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux7~18_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux7~17_combout\ & ((\inst16|q\(24)))) # (!\inst70|Mux7~17_combout\ & (\inst14|q\(24))))) # (!\ReadRegister1[0]~input_o\ & (((\inst70|Mux7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|q\(24),
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst16|q\(24),
	datad => \inst70|Mux7~17_combout\,
	combout => \inst70|Mux7~18_combout\);

-- Location: FF_X28_Y26_N21
\inst3|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[24]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(24));

-- Location: FF_X28_Y26_N31
\inst4|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[24]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(24));

-- Location: FF_X34_Y23_N17
\inst6|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[24]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(24));

-- Location: FF_X34_Y23_N27
\inst8|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[24]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(24));

-- Location: FF_X34_Y22_N3
\inst5|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[24]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(24));

-- Location: FF_X34_Y22_N1
\inst7|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[24]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(24));

-- Location: LCCOMB_X34_Y22_N2
\inst70|Mux7~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux7~12_combout\ = (\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\) # ((\inst7|q\(24))))) # (!\ReadRegister1[1]~input_o\ & (!\ReadRegister1[0]~input_o\ & (\inst5|q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst5|q\(24),
	datad => \inst7|q\(24),
	combout => \inst70|Mux7~12_combout\);

-- Location: LCCOMB_X34_Y23_N26
\inst70|Mux7~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux7~13_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux7~12_combout\ & ((\inst8|q\(24)))) # (!\inst70|Mux7~12_combout\ & (\inst6|q\(24))))) # (!\ReadRegister1[0]~input_o\ & (((\inst70|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst6|q\(24),
	datac => \inst8|q\(24),
	datad => \inst70|Mux7~12_combout\,
	combout => \inst70|Mux7~13_combout\);

-- Location: FF_X25_Y23_N3
\inst2|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[24]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(24));

-- Location: LCCOMB_X25_Y23_N8
\inst70|Mux7~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux7~14_combout\ = (\inst70|Mux0~17_combout\ & ((\inst70|Mux0~18_combout\ & (\inst70|Mux7~13_combout\)) # (!\inst70|Mux0~18_combout\ & ((\inst2|q\(24)))))) # (!\inst70|Mux0~17_combout\ & (((\inst70|Mux0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~17_combout\,
	datab => \inst70|Mux7~13_combout\,
	datac => \inst70|Mux0~18_combout\,
	datad => \inst2|q\(24),
	combout => \inst70|Mux7~14_combout\);

-- Location: LCCOMB_X28_Y26_N30
\inst70|Mux7~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux7~15_combout\ = (\inst70|Mux0~14_combout\ & ((\inst70|Mux7~14_combout\ & ((\inst4|q\(24)))) # (!\inst70|Mux7~14_combout\ & (\inst3|q\(24))))) # (!\inst70|Mux0~14_combout\ & (((\inst70|Mux7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~14_combout\,
	datab => \inst3|q\(24),
	datac => \inst4|q\(24),
	datad => \inst70|Mux7~14_combout\,
	combout => \inst70|Mux7~15_combout\);

-- Location: FF_X30_Y23_N7
\inst18|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[24]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(24));

-- Location: LCCOMB_X30_Y23_N6
\inst70|Mux7~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux7~2_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst26|q\(24)) # ((\ReadRegister1[2]~input_o\)))) # (!\ReadRegister1[3]~input_o\ & (((\inst18|q\(24) & !\ReadRegister1[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst26|q\(24),
	datac => \inst18|q\(24),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux7~2_combout\);

-- Location: FF_X29_Y23_N7
\inst30|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[24]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(24));

-- Location: LCCOMB_X29_Y23_N6
\inst70|Mux7~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux7~3_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux7~2_combout\ & (\inst30|q\(24))) # (!\inst70|Mux7~2_combout\ & ((\inst22|q\(24)))))) # (!\ReadRegister1[2]~input_o\ & (\inst70|Mux7~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst70|Mux7~2_combout\,
	datac => \inst30|q\(24),
	datad => \inst22|q\(24),
	combout => \inst70|Mux7~3_combout\);

-- Location: FF_X30_Y22_N9
\inst21|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[24]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(24));

-- Location: FF_X30_Y22_N19
\inst29|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[24]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(24));

-- Location: FF_X29_Y22_N19
\inst17|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[24]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(24));

-- Location: FF_X29_Y22_N25
\inst25|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[24]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(24));

-- Location: LCCOMB_X29_Y22_N18
\inst70|Mux7~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux7~6_combout\ = (\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\) # ((\inst25|q\(24))))) # (!\ReadRegister1[3]~input_o\ & (!\ReadRegister1[2]~input_o\ & (\inst17|q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst17|q\(24),
	datad => \inst25|q\(24),
	combout => \inst70|Mux7~6_combout\);

-- Location: LCCOMB_X30_Y22_N18
\inst70|Mux7~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux7~7_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux7~6_combout\ & ((\inst29|q\(24)))) # (!\inst70|Mux7~6_combout\ & (\inst21|q\(24))))) # (!\ReadRegister1[2]~input_o\ & (((\inst70|Mux7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst21|q\(24),
	datac => \inst29|q\(24),
	datad => \inst70|Mux7~6_combout\,
	combout => \inst70|Mux7~7_combout\);

-- Location: LCCOMB_X29_Y25_N6
\inst70|Mux7~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux7~8_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux7~5_combout\) # ((\ReadRegister1[0]~input_o\)))) # (!\ReadRegister1[1]~input_o\ & (((!\ReadRegister1[0]~input_o\ & \inst70|Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux7~5_combout\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \ReadRegister1[0]~input_o\,
	datad => \inst70|Mux7~7_combout\,
	combout => \inst70|Mux7~8_combout\);

-- Location: LCCOMB_X29_Y25_N24
\inst70|Mux7~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux7~11_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux7~8_combout\ & (\inst70|Mux7~10_combout\)) # (!\inst70|Mux7~8_combout\ & ((\inst70|Mux7~3_combout\))))) # (!\ReadRegister1[0]~input_o\ & (((\inst70|Mux7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux7~10_combout\,
	datab => \inst70|Mux7~3_combout\,
	datac => \ReadRegister1[0]~input_o\,
	datad => \inst70|Mux7~8_combout\,
	combout => \inst70|Mux7~11_combout\);

-- Location: LCCOMB_X29_Y25_N10
\inst70|Mux7~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux7~16_combout\ = (\inst70|Mux0~13_combout\ & (\inst70|Mux0~10_combout\)) # (!\inst70|Mux0~13_combout\ & ((\inst70|Mux0~10_combout\ & ((\inst70|Mux7~11_combout\))) # (!\inst70|Mux0~10_combout\ & (\inst70|Mux7~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~13_combout\,
	datab => \inst70|Mux0~10_combout\,
	datac => \inst70|Mux7~15_combout\,
	datad => \inst70|Mux7~11_combout\,
	combout => \inst70|Mux7~16_combout\);

-- Location: LCCOMB_X29_Y25_N28
\inst70|Mux7~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux7~19_combout\ = (\inst70|Mux0~13_combout\ & ((\inst70|Mux7~16_combout\ & ((\inst70|Mux7~18_combout\))) # (!\inst70|Mux7~16_combout\ & (\inst70|Mux7~1_combout\)))) # (!\inst70|Mux0~13_combout\ & (((\inst70|Mux7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux7~1_combout\,
	datab => \inst70|Mux0~13_combout\,
	datac => \inst70|Mux7~18_combout\,
	datad => \inst70|Mux7~16_combout\,
	combout => \inst70|Mux7~19_combout\);

-- Location: LCCOMB_X26_Y22_N30
\inst70|Mux8~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux8~0_combout\ = (\ReadRegister1[3]~input_o\ & (((\ReadRegister1[2]~input_o\)))) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & (\inst23|q\(23))) # (!\ReadRegister1[2]~input_o\ & ((\inst19|q\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst23|q\(23),
	datac => \inst19|q\(23),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux8~0_combout\);

-- Location: FF_X29_Y19_N27
\inst31|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[23]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(23));

-- Location: LCCOMB_X29_Y19_N26
\inst70|Mux8~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux8~1_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux8~0_combout\ & (\inst31|q\(23))) # (!\inst70|Mux8~0_combout\ & ((\inst27|q\(23)))))) # (!\ReadRegister1[3]~input_o\ & (\inst70|Mux8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst70|Mux8~0_combout\,
	datac => \inst31|q\(23),
	datad => \inst27|q\(23),
	combout => \inst70|Mux8~1_combout\);

-- Location: FF_X29_Y21_N5
\inst28|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[23]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(23));

-- Location: FF_X29_Y21_N23
\inst63|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[23]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(23));

-- Location: LCCOMB_X29_Y21_N22
\inst70|Mux8~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux8~8_combout\ = (\inst70|Mux8~7_combout\ & (((\inst63|q\(23)) # (!\ReadRegister1[3]~input_o\)))) # (!\inst70|Mux8~7_combout\ & (\inst28|q\(23) & ((\ReadRegister1[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux8~7_combout\,
	datab => \inst28|q\(23),
	datac => \inst63|q\(23),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux8~8_combout\);

-- Location: LCCOMB_X30_Y25_N28
\inst70|Mux8~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux8~9_combout\ = (\inst70|Mux8~6_combout\ & (((\inst70|Mux8~8_combout\)) # (!\ReadRegister1[1]~input_o\))) # (!\inst70|Mux8~6_combout\ & (\ReadRegister1[1]~input_o\ & (\inst70|Mux8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux8~6_combout\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst70|Mux8~1_combout\,
	datad => \inst70|Mux8~8_combout\,
	combout => \inst70|Mux8~9_combout\);

-- Location: FF_X27_Y23_N27
\inst2|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[23]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(23));

-- Location: FF_X34_Y22_N21
\inst7|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[23]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(23));

-- Location: FF_X34_Y23_N7
\inst8|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[23]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(23));

-- Location: FF_X34_Y22_N15
\inst5|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[23]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(23));

-- Location: FF_X34_Y23_N29
\inst6|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[23]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(23));

-- Location: LCCOMB_X34_Y22_N14
\inst70|Mux8~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux8~12_combout\ = (\ReadRegister1[1]~input_o\ & (\ReadRegister1[0]~input_o\)) # (!\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\ & ((\inst6|q\(23)))) # (!\ReadRegister1[0]~input_o\ & (\inst5|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst5|q\(23),
	datad => \inst6|q\(23),
	combout => \inst70|Mux8~12_combout\);

-- Location: LCCOMB_X34_Y23_N6
\inst70|Mux8~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux8~13_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux8~12_combout\ & ((\inst8|q\(23)))) # (!\inst70|Mux8~12_combout\ & (\inst7|q\(23))))) # (!\ReadRegister1[1]~input_o\ & (((\inst70|Mux8~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst7|q\(23),
	datac => \inst8|q\(23),
	datad => \inst70|Mux8~12_combout\,
	combout => \inst70|Mux8~13_combout\);

-- Location: LCCOMB_X34_Y23_N24
\inst70|Mux8~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux8~14_combout\ = (\inst70|Mux0~18_combout\ & (((\inst70|Mux8~13_combout\) # (!\inst70|Mux0~17_combout\)))) # (!\inst70|Mux0~18_combout\ & (\inst2|q\(23) & (\inst70|Mux0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~18_combout\,
	datab => \inst2|q\(23),
	datac => \inst70|Mux0~17_combout\,
	datad => \inst70|Mux8~13_combout\,
	combout => \inst70|Mux8~14_combout\);

-- Location: LCCOMB_X28_Y26_N10
\inst70|Mux8~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux8~15_combout\ = (\inst70|Mux0~14_combout\ & ((\inst70|Mux8~14_combout\ & ((\inst4|q\(23)))) # (!\inst70|Mux8~14_combout\ & (\inst3|q\(23))))) # (!\inst70|Mux0~14_combout\ & (((\inst70|Mux8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~14_combout\,
	datab => \inst3|q\(23),
	datac => \inst4|q\(23),
	datad => \inst70|Mux8~14_combout\,
	combout => \inst70|Mux8~15_combout\);

-- Location: LCCOMB_X29_Y20_N0
\inst70|Mux8~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux8~16_combout\ = (\inst70|Mux0~13_combout\ & ((\inst70|Mux8~11_combout\) # ((\inst70|Mux0~10_combout\)))) # (!\inst70|Mux0~13_combout\ & (((\inst70|Mux8~15_combout\ & !\inst70|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux8~11_combout\,
	datab => \inst70|Mux8~15_combout\,
	datac => \inst70|Mux0~13_combout\,
	datad => \inst70|Mux0~10_combout\,
	combout => \inst70|Mux8~16_combout\);

-- Location: LCCOMB_X30_Y25_N2
\inst70|Mux8~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux8~18_combout\ = (\inst70|Mux8~17_combout\ & (((\inst16|q\(23))) # (!\ReadRegister1[1]~input_o\))) # (!\inst70|Mux8~17_combout\ & (\ReadRegister1[1]~input_o\ & ((\inst15|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux8~17_combout\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst16|q\(23),
	datad => \inst15|q\(23),
	combout => \inst70|Mux8~18_combout\);

-- Location: LCCOMB_X30_Y25_N22
\inst70|Mux8~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux8~19_combout\ = (\inst70|Mux0~10_combout\ & ((\inst70|Mux8~16_combout\ & ((\inst70|Mux8~18_combout\))) # (!\inst70|Mux8~16_combout\ & (\inst70|Mux8~9_combout\)))) # (!\inst70|Mux0~10_combout\ & (((\inst70|Mux8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~10_combout\,
	datab => \inst70|Mux8~9_combout\,
	datac => \inst70|Mux8~16_combout\,
	datad => \inst70|Mux8~18_combout\,
	combout => \inst70|Mux8~19_combout\);

-- Location: FF_X31_Y24_N27
\inst13|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[22]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(22));

-- Location: FF_X31_Y24_N17
\inst15|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[22]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(22));

-- Location: LCCOMB_X31_Y24_N26
\inst70|Mux9~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux9~17_combout\ = (\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\) # ((\inst15|q\(22))))) # (!\ReadRegister1[1]~input_o\ & (!\ReadRegister1[0]~input_o\ & (\inst13|q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst13|q\(22),
	datad => \inst15|q\(22),
	combout => \inst70|Mux9~17_combout\);

-- Location: LCCOMB_X26_Y25_N18
\inst70|Mux9~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux9~18_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux9~17_combout\ & ((\inst16|q\(22)))) # (!\inst70|Mux9~17_combout\ & (\inst14|q\(22))))) # (!\ReadRegister1[0]~input_o\ & (((\inst70|Mux9~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst14|q\(22),
	datac => \inst16|q\(22),
	datad => \inst70|Mux9~17_combout\,
	combout => \inst70|Mux9~18_combout\);

-- Location: LCCOMB_X26_Y17_N6
\inst70|Mux9~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux9~0_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst10|q\(22)) # ((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & (((\inst9|q\(22) & !\ReadRegister1[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst10|q\(22),
	datac => \inst9|q\(22),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux9~0_combout\);

-- Location: FF_X26_Y18_N7
\inst12|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[22]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(22));

-- Location: LCCOMB_X26_Y18_N6
\inst70|Mux9~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux9~1_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux9~0_combout\ & (\inst12|q\(22))) # (!\inst70|Mux9~0_combout\ & ((\inst11|q\(22)))))) # (!\ReadRegister1[1]~input_o\ & (\inst70|Mux9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst70|Mux9~0_combout\,
	datac => \inst12|q\(22),
	datad => \inst11|q\(22),
	combout => \inst70|Mux9~1_combout\);

-- Location: FF_X31_Y26_N21
\inst21|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[22]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(22));

-- Location: FF_X31_Y26_N7
\inst29|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[22]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(22));

-- Location: FF_X35_Y26_N7
\inst17|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[22]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(22));

-- Location: FF_X35_Y26_N5
\inst25|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[22]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(22));

-- Location: LCCOMB_X35_Y26_N6
\inst70|Mux9~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux9~6_combout\ = (\ReadRegister1[2]~input_o\ & (\ReadRegister1[3]~input_o\)) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & ((\inst25|q\(22)))) # (!\ReadRegister1[3]~input_o\ & (\inst17|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst17|q\(22),
	datad => \inst25|q\(22),
	combout => \inst70|Mux9~6_combout\);

-- Location: LCCOMB_X31_Y26_N6
\inst70|Mux9~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux9~7_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux9~6_combout\ & ((\inst29|q\(22)))) # (!\inst70|Mux9~6_combout\ & (\inst21|q\(22))))) # (!\ReadRegister1[2]~input_o\ & (((\inst70|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst21|q\(22),
	datac => \inst29|q\(22),
	datad => \inst70|Mux9~6_combout\,
	combout => \inst70|Mux9~7_combout\);

-- Location: FF_X26_Y22_N9
\inst23|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[22]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(22));

-- Location: FF_X26_Y22_N11
\inst19|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[22]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(22));

-- Location: LCCOMB_X26_Y22_N10
\inst70|Mux9~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux9~4_combout\ = (\ReadRegister1[3]~input_o\ & (((\ReadRegister1[2]~input_o\)))) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & (\inst23|q\(22))) # (!\ReadRegister1[2]~input_o\ & ((\inst19|q\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst23|q\(22),
	datac => \inst19|q\(22),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux9~4_combout\);

-- Location: FF_X29_Y19_N7
\inst31|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[22]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(22));

-- Location: FF_X29_Y19_N29
\inst27|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[22]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(22));

-- Location: LCCOMB_X29_Y19_N6
\inst70|Mux9~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux9~5_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux9~4_combout\ & (\inst31|q\(22))) # (!\inst70|Mux9~4_combout\ & ((\inst27|q\(22)))))) # (!\ReadRegister1[3]~input_o\ & (\inst70|Mux9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst70|Mux9~4_combout\,
	datac => \inst31|q\(22),
	datad => \inst27|q\(22),
	combout => \inst70|Mux9~5_combout\);

-- Location: LCCOMB_X26_Y25_N16
\inst70|Mux9~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux9~8_combout\ = (\ReadRegister1[0]~input_o\ & (((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & ((\inst70|Mux9~5_combout\))) # (!\ReadRegister1[1]~input_o\ & (\inst70|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst70|Mux9~7_combout\,
	datac => \inst70|Mux9~5_combout\,
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux9~8_combout\);

-- Location: FF_X23_Y23_N31
\inst18|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[22]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(22));

-- Location: FF_X23_Y23_N21
\inst26|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[22]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(22));

-- Location: LCCOMB_X23_Y23_N30
\inst70|Mux9~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux9~2_combout\ = (\ReadRegister1[2]~input_o\ & (\ReadRegister1[3]~input_o\)) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & ((\inst26|q\(22)))) # (!\ReadRegister1[3]~input_o\ & (\inst18|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst18|q\(22),
	datad => \inst26|q\(22),
	combout => \inst70|Mux9~2_combout\);

-- Location: LCCOMB_X29_Y23_N14
\inst70|Mux9~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux9~3_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux9~2_combout\ & (\inst30|q\(22))) # (!\inst70|Mux9~2_combout\ & ((\inst22|q\(22)))))) # (!\ReadRegister1[2]~input_o\ & (\inst70|Mux9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst70|Mux9~2_combout\,
	datac => \inst30|q\(22),
	datad => \inst22|q\(22),
	combout => \inst70|Mux9~3_combout\);

-- Location: LCCOMB_X26_Y25_N2
\inst70|Mux9~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux9~11_combout\ = (\inst70|Mux9~8_combout\ & ((\inst70|Mux9~10_combout\) # ((!\ReadRegister1[0]~input_o\)))) # (!\inst70|Mux9~8_combout\ & (((\inst70|Mux9~3_combout\ & \ReadRegister1[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux9~10_combout\,
	datab => \inst70|Mux9~8_combout\,
	datac => \inst70|Mux9~3_combout\,
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux9~11_combout\);

-- Location: LCCOMB_X26_Y25_N12
\inst70|Mux9~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux9~16_combout\ = (\inst70|Mux0~13_combout\ & (((\inst70|Mux0~10_combout\)))) # (!\inst70|Mux0~13_combout\ & ((\inst70|Mux0~10_combout\ & ((\inst70|Mux9~11_combout\))) # (!\inst70|Mux0~10_combout\ & (\inst70|Mux9~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux9~15_combout\,
	datab => \inst70|Mux0~13_combout\,
	datac => \inst70|Mux0~10_combout\,
	datad => \inst70|Mux9~11_combout\,
	combout => \inst70|Mux9~16_combout\);

-- Location: LCCOMB_X26_Y25_N30
\inst70|Mux9~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux9~19_combout\ = (\inst70|Mux0~13_combout\ & ((\inst70|Mux9~16_combout\ & (\inst70|Mux9~18_combout\)) # (!\inst70|Mux9~16_combout\ & ((\inst70|Mux9~1_combout\))))) # (!\inst70|Mux0~13_combout\ & (((\inst70|Mux9~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux9~18_combout\,
	datab => \inst70|Mux0~13_combout\,
	datac => \inst70|Mux9~1_combout\,
	datad => \inst70|Mux9~16_combout\,
	combout => \inst70|Mux9~19_combout\);

-- Location: LCCOMB_X27_Y22_N28
\inst70|Mux10~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux10~18_combout\ = (\inst70|Mux10~17_combout\ & (((\inst16|q\(21))) # (!\ReadRegister1[1]~input_o\))) # (!\inst70|Mux10~17_combout\ & (\ReadRegister1[1]~input_o\ & ((\inst15|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux10~17_combout\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst16|q\(21),
	datad => \inst15|q\(21),
	combout => \inst70|Mux10~18_combout\);

-- Location: FF_X35_Y26_N11
\inst17|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[21]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(21));

-- Location: LCCOMB_X35_Y26_N10
\inst70|Mux10~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux10~4_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst25|q\(21)) # ((\ReadRegister1[2]~input_o\)))) # (!\ReadRegister1[3]~input_o\ & (((\inst17|q\(21) & !\ReadRegister1[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst25|q\(21),
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst17|q\(21),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux10~4_combout\);

-- Location: FF_X31_Y26_N3
\inst29|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[21]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(21));

-- Location: FF_X31_Y26_N25
\inst21|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[21]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(21));

-- Location: LCCOMB_X31_Y26_N2
\inst70|Mux10~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux10~5_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux10~4_combout\ & (\inst29|q\(21))) # (!\inst70|Mux10~4_combout\ & ((\inst21|q\(21)))))) # (!\ReadRegister1[2]~input_o\ & (\inst70|Mux10~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst70|Mux10~4_combout\,
	datac => \inst29|q\(21),
	datad => \inst21|q\(21),
	combout => \inst70|Mux10~5_combout\);

-- Location: LCCOMB_X26_Y17_N2
\inst70|Mux10~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux10~6_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux10~3_combout\) # ((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & (((\inst70|Mux10~5_combout\ & !\ReadRegister1[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux10~3_combout\,
	datab => \inst70|Mux10~5_combout\,
	datac => \ReadRegister1[0]~input_o\,
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux10~6_combout\);

-- Location: LCCOMB_X29_Y21_N14
\inst70|Mux10~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux10~8_combout\ = (\inst70|Mux10~7_combout\ & (((\inst63|q\(21))) # (!\ReadRegister1[3]~input_o\))) # (!\inst70|Mux10~7_combout\ & (\ReadRegister1[3]~input_o\ & ((\inst28|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux10~7_combout\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst63|q\(21),
	datad => \inst28|q\(21),
	combout => \inst70|Mux10~8_combout\);

-- Location: FF_X26_Y22_N7
\inst19|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[21]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(21));

-- Location: FF_X26_Y22_N21
\inst23|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[21]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(21));

-- Location: LCCOMB_X26_Y22_N6
\inst70|Mux10~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux10~0_combout\ = (\ReadRegister1[3]~input_o\ & (\ReadRegister1[2]~input_o\)) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & ((\inst23|q\(21)))) # (!\ReadRegister1[2]~input_o\ & (\inst19|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst19|q\(21),
	datad => \inst23|q\(21),
	combout => \inst70|Mux10~0_combout\);

-- Location: LCCOMB_X21_Y25_N8
\inst70|Mux10~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux10~1_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux10~0_combout\ & ((\inst31|q\(21)))) # (!\inst70|Mux10~0_combout\ & (\inst27|q\(21))))) # (!\ReadRegister1[3]~input_o\ & (((\inst70|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|q\(21),
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst31|q\(21),
	datad => \inst70|Mux10~0_combout\,
	combout => \inst70|Mux10~1_combout\);

-- Location: LCCOMB_X26_Y17_N4
\inst70|Mux10~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux10~9_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux10~6_combout\ & (\inst70|Mux10~8_combout\)) # (!\inst70|Mux10~6_combout\ & ((\inst70|Mux10~1_combout\))))) # (!\ReadRegister1[1]~input_o\ & (\inst70|Mux10~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst70|Mux10~6_combout\,
	datac => \inst70|Mux10~8_combout\,
	datad => \inst70|Mux10~1_combout\,
	combout => \inst70|Mux10~9_combout\);

-- Location: FF_X26_Y17_N19
\inst9|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[21]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(21));

-- Location: LCCOMB_X26_Y17_N18
\inst70|Mux10~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux10~10_combout\ = (\ReadRegister1[0]~input_o\ & (((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & (\inst11|q\(21))) # (!\ReadRegister1[1]~input_o\ & ((\inst9|q\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|q\(21),
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst9|q\(21),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux10~10_combout\);

-- Location: LCCOMB_X26_Y18_N18
\inst70|Mux10~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux10~11_combout\ = (\inst70|Mux10~10_combout\ & (((\inst12|q\(21)) # (!\ReadRegister1[0]~input_o\)))) # (!\inst70|Mux10~10_combout\ & (\inst10|q\(21) & ((\ReadRegister1[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|q\(21),
	datab => \inst70|Mux10~10_combout\,
	datac => \inst12|q\(21),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux10~11_combout\);

-- Location: FF_X32_Y22_N27
\inst8|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[21]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(21));

-- Location: FF_X34_Y22_N7
\inst5|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[21]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(21));

-- Location: FF_X32_Y22_N1
\inst6|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[21]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(21));

-- Location: LCCOMB_X34_Y22_N6
\inst70|Mux10~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux10~12_combout\ = (\ReadRegister1[1]~input_o\ & (\ReadRegister1[0]~input_o\)) # (!\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\ & ((\inst6|q\(21)))) # (!\ReadRegister1[0]~input_o\ & (\inst5|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst5|q\(21),
	datad => \inst6|q\(21),
	combout => \inst70|Mux10~12_combout\);

-- Location: LCCOMB_X32_Y22_N26
\inst70|Mux10~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux10~13_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux10~12_combout\ & ((\inst8|q\(21)))) # (!\inst70|Mux10~12_combout\ & (\inst7|q\(21))))) # (!\ReadRegister1[1]~input_o\ & (((\inst70|Mux10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|q\(21),
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst8|q\(21),
	datad => \inst70|Mux10~12_combout\,
	combout => \inst70|Mux10~13_combout\);

-- Location: FF_X27_Y23_N15
\inst2|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[21]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(21));

-- Location: LCCOMB_X26_Y24_N0
\inst70|Mux10~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux10~14_combout\ = (\inst70|Mux0~18_combout\ & (((\inst70|Mux10~13_combout\)) # (!\inst70|Mux0~17_combout\))) # (!\inst70|Mux0~18_combout\ & (\inst70|Mux0~17_combout\ & ((\inst2|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~18_combout\,
	datab => \inst70|Mux0~17_combout\,
	datac => \inst70|Mux10~13_combout\,
	datad => \inst2|q\(21),
	combout => \inst70|Mux10~14_combout\);

-- Location: LCCOMB_X26_Y24_N18
\inst70|Mux10~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux10~15_combout\ = (\inst70|Mux0~14_combout\ & ((\inst70|Mux10~14_combout\ & ((\inst4|q\(21)))) # (!\inst70|Mux10~14_combout\ & (\inst3|q\(21))))) # (!\inst70|Mux0~14_combout\ & (((\inst70|Mux10~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~14_combout\,
	datab => \inst3|q\(21),
	datac => \inst4|q\(21),
	datad => \inst70|Mux10~14_combout\,
	combout => \inst70|Mux10~15_combout\);

-- Location: LCCOMB_X27_Y21_N20
\inst70|Mux10~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux10~16_combout\ = (\inst70|Mux0~10_combout\ & (\inst70|Mux0~13_combout\)) # (!\inst70|Mux0~10_combout\ & ((\inst70|Mux0~13_combout\ & (\inst70|Mux10~11_combout\)) # (!\inst70|Mux0~13_combout\ & ((\inst70|Mux10~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~10_combout\,
	datab => \inst70|Mux0~13_combout\,
	datac => \inst70|Mux10~11_combout\,
	datad => \inst70|Mux10~15_combout\,
	combout => \inst70|Mux10~16_combout\);

-- Location: LCCOMB_X26_Y17_N22
\inst70|Mux10~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux10~19_combout\ = (\inst70|Mux0~10_combout\ & ((\inst70|Mux10~16_combout\ & (\inst70|Mux10~18_combout\)) # (!\inst70|Mux10~16_combout\ & ((\inst70|Mux10~9_combout\))))) # (!\inst70|Mux0~10_combout\ & (((\inst70|Mux10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux10~18_combout\,
	datab => \inst70|Mux10~9_combout\,
	datac => \inst70|Mux0~10_combout\,
	datad => \inst70|Mux10~16_combout\,
	combout => \inst70|Mux10~19_combout\);

-- Location: LCCOMB_X26_Y20_N22
\inst70|Mux11~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux11~17_combout\ = (\ReadRegister1[0]~input_o\ & (\ReadRegister1[1]~input_o\)) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & ((\inst15|q\(20)))) # (!\ReadRegister1[1]~input_o\ & (\inst13|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst13|q\(20),
	datad => \inst15|q\(20),
	combout => \inst70|Mux11~17_combout\);

-- Location: LCCOMB_X24_Y23_N10
\inst70|Mux11~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux11~18_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux11~17_combout\ & ((\inst16|q\(20)))) # (!\inst70|Mux11~17_combout\ & (\inst14|q\(20))))) # (!\ReadRegister1[0]~input_o\ & (((\inst70|Mux11~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst14|q\(20),
	datac => \inst16|q\(20),
	datad => \inst70|Mux11~17_combout\,
	combout => \inst70|Mux11~18_combout\);

-- Location: FF_X24_Y23_N17
\inst12|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[20]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(20));

-- Location: LCCOMB_X25_Y19_N2
\inst70|Mux11~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux11~0_combout\ = (\ReadRegister1[1]~input_o\ & (((\ReadRegister1[0]~input_o\)))) # (!\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\ & (\inst10|q\(20))) # (!\ReadRegister1[0]~input_o\ & ((\inst9|q\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst10|q\(20),
	datac => \inst9|q\(20),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux11~0_combout\);

-- Location: LCCOMB_X24_Y23_N16
\inst70|Mux11~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux11~1_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux11~0_combout\ & ((\inst12|q\(20)))) # (!\inst70|Mux11~0_combout\ & (\inst11|q\(20))))) # (!\ReadRegister1[1]~input_o\ & (((\inst70|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|q\(20),
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst12|q\(20),
	datad => \inst70|Mux11~0_combout\,
	combout => \inst70|Mux11~1_combout\);

-- Location: LCCOMB_X32_Y22_N14
\inst70|Mux11~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux11~13_combout\ = (\inst70|Mux11~12_combout\ & (((\inst8|q\(20))) # (!\ReadRegister1[0]~input_o\))) # (!\inst70|Mux11~12_combout\ & (\ReadRegister1[0]~input_o\ & ((\inst6|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux11~12_combout\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst8|q\(20),
	datad => \inst6|q\(20),
	combout => \inst70|Mux11~13_combout\);

-- Location: LCCOMB_X31_Y23_N24
\inst70|Mux11~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux11~14_combout\ = (\inst70|Mux0~17_combout\ & ((\inst70|Mux0~18_combout\ & ((\inst70|Mux11~13_combout\))) # (!\inst70|Mux0~18_combout\ & (\inst2|q\(20))))) # (!\inst70|Mux0~17_combout\ & (((\inst70|Mux0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~17_combout\,
	datab => \inst2|q\(20),
	datac => \inst70|Mux0~18_combout\,
	datad => \inst70|Mux11~13_combout\,
	combout => \inst70|Mux11~14_combout\);

-- Location: LCCOMB_X31_Y23_N10
\inst70|Mux11~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux11~15_combout\ = (\inst70|Mux0~14_combout\ & ((\inst70|Mux11~14_combout\ & (\inst4|q\(20))) # (!\inst70|Mux11~14_combout\ & ((\inst3|q\(20)))))) # (!\inst70|Mux0~14_combout\ & (\inst70|Mux11~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~14_combout\,
	datab => \inst70|Mux11~14_combout\,
	datac => \inst4|q\(20),
	datad => \inst3|q\(20),
	combout => \inst70|Mux11~15_combout\);

-- Location: LCCOMB_X29_Y21_N10
\inst70|Mux11~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux11~10_combout\ = (\inst70|Mux11~9_combout\ & (((\inst63|q\(20)) # (!\ReadRegister1[3]~input_o\)))) # (!\inst70|Mux11~9_combout\ & (\inst28|q\(20) & ((\ReadRegister1[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux11~9_combout\,
	datab => \inst28|q\(20),
	datac => \inst63|q\(20),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux11~10_combout\);

-- Location: FF_X31_Y26_N5
\inst21|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[20]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(20));

-- Location: FF_X31_Y26_N31
\inst29|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[20]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(20));

-- Location: FF_X35_Y26_N23
\inst17|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[20]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(20));

-- Location: FF_X35_Y26_N21
\inst25|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[20]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(20));

-- Location: LCCOMB_X35_Y26_N22
\inst70|Mux11~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux11~6_combout\ = (\ReadRegister1[2]~input_o\ & (\ReadRegister1[3]~input_o\)) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & ((\inst25|q\(20)))) # (!\ReadRegister1[3]~input_o\ & (\inst17|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst17|q\(20),
	datad => \inst25|q\(20),
	combout => \inst70|Mux11~6_combout\);

-- Location: LCCOMB_X31_Y26_N30
\inst70|Mux11~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux11~7_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux11~6_combout\ & ((\inst29|q\(20)))) # (!\inst70|Mux11~6_combout\ & (\inst21|q\(20))))) # (!\ReadRegister1[2]~input_o\ & (((\inst70|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst21|q\(20),
	datac => \inst29|q\(20),
	datad => \inst70|Mux11~6_combout\,
	combout => \inst70|Mux11~7_combout\);

-- Location: FF_X26_Y22_N19
\inst19|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[20]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(20));

-- Location: FF_X26_Y22_N17
\inst23|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[20]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(20));

-- Location: LCCOMB_X26_Y22_N18
\inst70|Mux11~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux11~4_combout\ = (\ReadRegister1[3]~input_o\ & (\ReadRegister1[2]~input_o\)) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & ((\inst23|q\(20)))) # (!\ReadRegister1[2]~input_o\ & (\inst19|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst19|q\(20),
	datad => \inst23|q\(20),
	combout => \inst70|Mux11~4_combout\);

-- Location: LCCOMB_X29_Y19_N18
\inst70|Mux11~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux11~5_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux11~4_combout\ & ((\inst31|q\(20)))) # (!\inst70|Mux11~4_combout\ & (\inst27|q\(20))))) # (!\ReadRegister1[3]~input_o\ & (((\inst70|Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst27|q\(20),
	datac => \inst31|q\(20),
	datad => \inst70|Mux11~4_combout\,
	combout => \inst70|Mux11~5_combout\);

-- Location: LCCOMB_X31_Y20_N24
\inst70|Mux11~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux11~8_combout\ = (\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\) # ((\inst70|Mux11~5_combout\)))) # (!\ReadRegister1[1]~input_o\ & (!\ReadRegister1[0]~input_o\ & (\inst70|Mux11~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst70|Mux11~7_combout\,
	datad => \inst70|Mux11~5_combout\,
	combout => \inst70|Mux11~8_combout\);

-- Location: LCCOMB_X31_Y20_N18
\inst70|Mux11~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux11~11_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux11~8_combout\ & ((\inst70|Mux11~10_combout\))) # (!\inst70|Mux11~8_combout\ & (\inst70|Mux11~3_combout\)))) # (!\ReadRegister1[0]~input_o\ & (((\inst70|Mux11~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux11~3_combout\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst70|Mux11~10_combout\,
	datad => \inst70|Mux11~8_combout\,
	combout => \inst70|Mux11~11_combout\);

-- Location: LCCOMB_X24_Y23_N28
\inst70|Mux11~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux11~16_combout\ = (\inst70|Mux0~10_combout\ & ((\inst70|Mux0~13_combout\) # ((\inst70|Mux11~11_combout\)))) # (!\inst70|Mux0~10_combout\ & (!\inst70|Mux0~13_combout\ & (\inst70|Mux11~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~10_combout\,
	datab => \inst70|Mux0~13_combout\,
	datac => \inst70|Mux11~15_combout\,
	datad => \inst70|Mux11~11_combout\,
	combout => \inst70|Mux11~16_combout\);

-- Location: LCCOMB_X24_Y23_N30
\inst70|Mux11~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux11~19_combout\ = (\inst70|Mux0~13_combout\ & ((\inst70|Mux11~16_combout\ & (\inst70|Mux11~18_combout\)) # (!\inst70|Mux11~16_combout\ & ((\inst70|Mux11~1_combout\))))) # (!\inst70|Mux0~13_combout\ & (((\inst70|Mux11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux11~18_combout\,
	datab => \inst70|Mux11~1_combout\,
	datac => \inst70|Mux0~13_combout\,
	datad => \inst70|Mux11~16_combout\,
	combout => \inst70|Mux11~19_combout\);

-- Location: FF_X31_Y26_N11
\inst29|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[19]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(19));

-- Location: FF_X35_Y26_N27
\inst17|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[19]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(19));

-- Location: LCCOMB_X35_Y26_N26
\inst70|Mux12~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux12~4_combout\ = (\ReadRegister1[2]~input_o\ & (((\ReadRegister1[3]~input_o\)))) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & (\inst25|q\(19))) # (!\ReadRegister1[3]~input_o\ & ((\inst17|q\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst25|q\(19),
	datac => \inst17|q\(19),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux12~4_combout\);

-- Location: LCCOMB_X31_Y26_N10
\inst70|Mux12~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux12~5_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux12~4_combout\ & ((\inst29|q\(19)))) # (!\inst70|Mux12~4_combout\ & (\inst21|q\(19))))) # (!\ReadRegister1[2]~input_o\ & (((\inst70|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst21|q\(19),
	datac => \inst29|q\(19),
	datad => \inst70|Mux12~4_combout\,
	combout => \inst70|Mux12~5_combout\);

-- Location: LCCOMB_X29_Y24_N22
\inst70|Mux12~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux12~6_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux12~3_combout\) # ((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & (((!\ReadRegister1[1]~input_o\ & \inst70|Mux12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux12~3_combout\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \ReadRegister1[1]~input_o\,
	datad => \inst70|Mux12~5_combout\,
	combout => \inst70|Mux12~6_combout\);

-- Location: FF_X22_Y20_N11
\inst31|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[19]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(19));

-- Location: LCCOMB_X22_Y20_N10
\inst70|Mux12~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux12~1_combout\ = (\inst70|Mux12~0_combout\ & (((\inst31|q\(19))) # (!\ReadRegister1[3]~input_o\))) # (!\inst70|Mux12~0_combout\ & (\ReadRegister1[3]~input_o\ & ((\inst27|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux12~0_combout\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst31|q\(19),
	datad => \inst27|q\(19),
	combout => \inst70|Mux12~1_combout\);

-- Location: FF_X28_Y22_N1
\inst24|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[19]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(19));

-- Location: FF_X28_Y22_N3
\inst20|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[19]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(19));

-- Location: LCCOMB_X28_Y22_N2
\inst70|Mux12~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux12~7_combout\ = (\ReadRegister1[3]~input_o\ & (((\ReadRegister1[2]~input_o\)))) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & (\inst24|q\(19))) # (!\ReadRegister1[2]~input_o\ & ((\inst20|q\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst24|q\(19),
	datac => \inst20|q\(19),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux12~7_combout\);

-- Location: LCCOMB_X28_Y27_N2
\inst70|Mux12~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux12~8_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux12~7_combout\ & (\inst63|q\(19))) # (!\inst70|Mux12~7_combout\ & ((\inst28|q\(19)))))) # (!\ReadRegister1[3]~input_o\ & (\inst70|Mux12~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst70|Mux12~7_combout\,
	datac => \inst63|q\(19),
	datad => \inst28|q\(19),
	combout => \inst70|Mux12~8_combout\);

-- Location: LCCOMB_X28_Y27_N24
\inst70|Mux12~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux12~9_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux12~6_combout\ & ((\inst70|Mux12~8_combout\))) # (!\inst70|Mux12~6_combout\ & (\inst70|Mux12~1_combout\)))) # (!\ReadRegister1[1]~input_o\ & (\inst70|Mux12~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst70|Mux12~6_combout\,
	datac => \inst70|Mux12~1_combout\,
	datad => \inst70|Mux12~8_combout\,
	combout => \inst70|Mux12~9_combout\);

-- Location: LCCOMB_X26_Y20_N26
\inst70|Mux12~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux12~17_combout\ = (\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\) # ((\inst14|q\(19))))) # (!\ReadRegister1[0]~input_o\ & (!\ReadRegister1[1]~input_o\ & (\inst13|q\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst13|q\(19),
	datad => \inst14|q\(19),
	combout => \inst70|Mux12~17_combout\);

-- Location: LCCOMB_X27_Y22_N30
\inst70|Mux12~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux12~18_combout\ = (\inst70|Mux12~17_combout\ & (((\inst16|q\(19)) # (!\ReadRegister1[1]~input_o\)))) # (!\inst70|Mux12~17_combout\ & (\inst15|q\(19) & ((\ReadRegister1[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|q\(19),
	datab => \inst70|Mux12~17_combout\,
	datac => \inst16|q\(19),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux12~18_combout\);

-- Location: FF_X26_Y18_N31
\inst12|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[19]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(19));

-- Location: LCCOMB_X26_Y18_N30
\inst70|Mux12~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux12~11_combout\ = (\inst70|Mux12~10_combout\ & (((\inst12|q\(19)) # (!\ReadRegister1[0]~input_o\)))) # (!\inst70|Mux12~10_combout\ & (\inst10|q\(19) & ((\ReadRegister1[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux12~10_combout\,
	datab => \inst10|q\(19),
	datac => \inst12|q\(19),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux12~11_combout\);

-- Location: LCCOMB_X29_Y20_N2
\inst70|Mux12~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux12~16_combout\ = (\inst70|Mux0~13_combout\ & (((\inst70|Mux12~11_combout\) # (\inst70|Mux0~10_combout\)))) # (!\inst70|Mux0~13_combout\ & (\inst70|Mux12~15_combout\ & ((!\inst70|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux12~15_combout\,
	datab => \inst70|Mux0~13_combout\,
	datac => \inst70|Mux12~11_combout\,
	datad => \inst70|Mux0~10_combout\,
	combout => \inst70|Mux12~16_combout\);

-- Location: LCCOMB_X28_Y27_N10
\inst70|Mux12~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux12~19_combout\ = (\inst70|Mux0~10_combout\ & ((\inst70|Mux12~16_combout\ & ((\inst70|Mux12~18_combout\))) # (!\inst70|Mux12~16_combout\ & (\inst70|Mux12~9_combout\)))) # (!\inst70|Mux0~10_combout\ & (((\inst70|Mux12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~10_combout\,
	datab => \inst70|Mux12~9_combout\,
	datac => \inst70|Mux12~18_combout\,
	datad => \inst70|Mux12~16_combout\,
	combout => \inst70|Mux12~19_combout\);

-- Location: FF_X35_Y26_N15
\inst17|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[18]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(18));

-- Location: FF_X35_Y26_N13
\inst25|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[18]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(18));

-- Location: LCCOMB_X35_Y26_N14
\inst70|Mux13~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux13~6_combout\ = (\ReadRegister1[2]~input_o\ & (\ReadRegister1[3]~input_o\)) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & ((\inst25|q\(18)))) # (!\ReadRegister1[3]~input_o\ & (\inst17|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst17|q\(18),
	datad => \inst25|q\(18),
	combout => \inst70|Mux13~6_combout\);

-- Location: FF_X31_Y26_N23
\inst29|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[18]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(18));

-- Location: FF_X31_Y26_N13
\inst21|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[18]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(18));

-- Location: LCCOMB_X31_Y26_N22
\inst70|Mux13~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux13~7_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux13~6_combout\ & (\inst29|q\(18))) # (!\inst70|Mux13~6_combout\ & ((\inst21|q\(18)))))) # (!\ReadRegister1[2]~input_o\ & (\inst70|Mux13~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst70|Mux13~6_combout\,
	datac => \inst29|q\(18),
	datad => \inst21|q\(18),
	combout => \inst70|Mux13~7_combout\);

-- Location: FF_X24_Y26_N9
\inst27|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[18]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(18));

-- Location: FF_X24_Y26_N19
\inst31|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[18]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(18));

-- Location: LCCOMB_X24_Y26_N18
\inst70|Mux13~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux13~5_combout\ = (\inst70|Mux13~4_combout\ & (((\inst31|q\(18)) # (!\ReadRegister1[3]~input_o\)))) # (!\inst70|Mux13~4_combout\ & (\inst27|q\(18) & ((\ReadRegister1[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux13~4_combout\,
	datab => \inst27|q\(18),
	datac => \inst31|q\(18),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux13~5_combout\);

-- Location: LCCOMB_X24_Y26_N16
\inst70|Mux13~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux13~8_combout\ = (\ReadRegister1[0]~input_o\ & (((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & ((\inst70|Mux13~5_combout\))) # (!\ReadRegister1[1]~input_o\ & (\inst70|Mux13~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst70|Mux13~7_combout\,
	datac => \ReadRegister1[1]~input_o\,
	datad => \inst70|Mux13~5_combout\,
	combout => \inst70|Mux13~8_combout\);

-- Location: FF_X23_Y23_N23
\inst18|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[18]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(18));

-- Location: FF_X23_Y23_N13
\inst26|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[18]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(18));

-- Location: LCCOMB_X23_Y23_N22
\inst70|Mux13~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux13~2_combout\ = (\ReadRegister1[2]~input_o\ & (\ReadRegister1[3]~input_o\)) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & ((\inst26|q\(18)))) # (!\ReadRegister1[3]~input_o\ & (\inst18|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst18|q\(18),
	datad => \inst26|q\(18),
	combout => \inst70|Mux13~2_combout\);

-- Location: FF_X23_Y27_N11
\inst30|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[18]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(18));

-- Location: FF_X23_Y27_N1
\inst22|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[18]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(18));

-- Location: LCCOMB_X23_Y27_N10
\inst70|Mux13~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux13~3_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux13~2_combout\ & (\inst30|q\(18))) # (!\inst70|Mux13~2_combout\ & ((\inst22|q\(18)))))) # (!\ReadRegister1[2]~input_o\ & (\inst70|Mux13~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst70|Mux13~2_combout\,
	datac => \inst30|q\(18),
	datad => \inst22|q\(18),
	combout => \inst70|Mux13~3_combout\);

-- Location: FF_X28_Y27_N29
\inst28|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[18]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(18));

-- Location: FF_X28_Y27_N31
\inst63|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[18]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(18));

-- Location: LCCOMB_X28_Y27_N30
\inst70|Mux13~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux13~10_combout\ = (\inst70|Mux13~9_combout\ & (((\inst63|q\(18)) # (!\ReadRegister1[3]~input_o\)))) # (!\inst70|Mux13~9_combout\ & (\inst28|q\(18) & ((\ReadRegister1[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux13~9_combout\,
	datab => \inst28|q\(18),
	datac => \inst63|q\(18),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux13~10_combout\);

-- Location: LCCOMB_X24_Y26_N26
\inst70|Mux13~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux13~11_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux13~8_combout\ & ((\inst70|Mux13~10_combout\))) # (!\inst70|Mux13~8_combout\ & (\inst70|Mux13~3_combout\)))) # (!\ReadRegister1[0]~input_o\ & (\inst70|Mux13~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst70|Mux13~8_combout\,
	datac => \inst70|Mux13~3_combout\,
	datad => \inst70|Mux13~10_combout\,
	combout => \inst70|Mux13~11_combout\);

-- Location: FF_X32_Y22_N23
\inst8|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[18]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(18));

-- Location: FF_X34_Y22_N11
\inst5|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[18]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(18));

-- Location: LCCOMB_X34_Y22_N10
\inst70|Mux13~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux13~12_combout\ = (\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\) # ((\inst7|q\(18))))) # (!\ReadRegister1[1]~input_o\ & (!\ReadRegister1[0]~input_o\ & (\inst5|q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst5|q\(18),
	datad => \inst7|q\(18),
	combout => \inst70|Mux13~12_combout\);

-- Location: LCCOMB_X32_Y22_N22
\inst70|Mux13~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux13~13_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux13~12_combout\ & ((\inst8|q\(18)))) # (!\inst70|Mux13~12_combout\ & (\inst6|q\(18))))) # (!\ReadRegister1[0]~input_o\ & (((\inst70|Mux13~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst6|q\(18),
	datac => \inst8|q\(18),
	datad => \inst70|Mux13~12_combout\,
	combout => \inst70|Mux13~13_combout\);

-- Location: LCCOMB_X27_Y20_N28
\inst70|Mux13~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux13~14_combout\ = (\inst70|Mux0~18_combout\ & (((\inst70|Mux13~13_combout\)) # (!\inst70|Mux0~17_combout\))) # (!\inst70|Mux0~18_combout\ & (\inst70|Mux0~17_combout\ & (\inst2|q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~18_combout\,
	datab => \inst70|Mux0~17_combout\,
	datac => \inst2|q\(18),
	datad => \inst70|Mux13~13_combout\,
	combout => \inst70|Mux13~14_combout\);

-- Location: FF_X27_Y20_N27
\inst4|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[18]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(18));

-- Location: LCCOMB_X27_Y20_N26
\inst70|Mux13~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux13~15_combout\ = (\inst70|Mux0~14_combout\ & ((\inst70|Mux13~14_combout\ & (\inst4|q\(18))) # (!\inst70|Mux13~14_combout\ & ((\inst3|q\(18)))))) # (!\inst70|Mux0~14_combout\ & (\inst70|Mux13~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~14_combout\,
	datab => \inst70|Mux13~14_combout\,
	datac => \inst4|q\(18),
	datad => \inst3|q\(18),
	combout => \inst70|Mux13~15_combout\);

-- Location: LCCOMB_X24_Y26_N12
\inst70|Mux13~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux13~16_combout\ = (\inst70|Mux0~13_combout\ & (\inst70|Mux0~10_combout\)) # (!\inst70|Mux0~13_combout\ & ((\inst70|Mux0~10_combout\ & (\inst70|Mux13~11_combout\)) # (!\inst70|Mux0~10_combout\ & ((\inst70|Mux13~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~13_combout\,
	datab => \inst70|Mux0~10_combout\,
	datac => \inst70|Mux13~11_combout\,
	datad => \inst70|Mux13~15_combout\,
	combout => \inst70|Mux13~16_combout\);

-- Location: LCCOMB_X27_Y22_N24
\inst70|Mux13~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux13~18_combout\ = (\inst70|Mux13~17_combout\ & (((\inst16|q\(18))) # (!\ReadRegister1[0]~input_o\))) # (!\inst70|Mux13~17_combout\ & (\ReadRegister1[0]~input_o\ & ((\inst14|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux13~17_combout\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst16|q\(18),
	datad => \inst14|q\(18),
	combout => \inst70|Mux13~18_combout\);

-- Location: FF_X26_Y18_N3
\inst12|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[18]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(18));

-- Location: LCCOMB_X26_Y18_N2
\inst70|Mux13~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux13~1_combout\ = (\inst70|Mux13~0_combout\ & (((\inst12|q\(18))) # (!\ReadRegister1[1]~input_o\))) # (!\inst70|Mux13~0_combout\ & (\ReadRegister1[1]~input_o\ & ((\inst11|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux13~0_combout\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst12|q\(18),
	datad => \inst11|q\(18),
	combout => \inst70|Mux13~1_combout\);

-- Location: LCCOMB_X24_Y26_N22
\inst70|Mux13~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux13~19_combout\ = (\inst70|Mux13~16_combout\ & ((\inst70|Mux13~18_combout\) # ((!\inst70|Mux0~13_combout\)))) # (!\inst70|Mux13~16_combout\ & (((\inst70|Mux13~1_combout\ & \inst70|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux13~16_combout\,
	datab => \inst70|Mux13~18_combout\,
	datac => \inst70|Mux13~1_combout\,
	datad => \inst70|Mux0~13_combout\,
	combout => \inst70|Mux13~19_combout\);

-- Location: LCCOMB_X27_Y22_N12
\inst70|Mux14~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux14~18_combout\ = (\inst70|Mux14~17_combout\ & (((\inst16|q\(17))) # (!\ReadRegister1[1]~input_o\))) # (!\inst70|Mux14~17_combout\ & (\ReadRegister1[1]~input_o\ & ((\inst15|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux14~17_combout\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst16|q\(17),
	datad => \inst15|q\(17),
	combout => \inst70|Mux14~18_combout\);

-- Location: FF_X28_Y23_N25
\inst2|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[17]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(17));

-- Location: FF_X32_Y22_N19
\inst8|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[17]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(17));

-- Location: FF_X31_Y22_N1
\inst7|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[17]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(17));

-- Location: LCCOMB_X32_Y22_N18
\inst70|Mux14~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux14~13_combout\ = (\inst70|Mux14~12_combout\ & (((\inst8|q\(17))) # (!\ReadRegister1[1]~input_o\))) # (!\inst70|Mux14~12_combout\ & (\ReadRegister1[1]~input_o\ & ((\inst7|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux14~12_combout\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst8|q\(17),
	datad => \inst7|q\(17),
	combout => \inst70|Mux14~13_combout\);

-- Location: LCCOMB_X27_Y20_N30
\inst70|Mux14~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux14~14_combout\ = (\inst70|Mux0~18_combout\ & (((\inst70|Mux14~13_combout\) # (!\inst70|Mux0~17_combout\)))) # (!\inst70|Mux0~18_combout\ & (\inst2|q\(17) & (\inst70|Mux0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~18_combout\,
	datab => \inst2|q\(17),
	datac => \inst70|Mux0~17_combout\,
	datad => \inst70|Mux14~13_combout\,
	combout => \inst70|Mux14~14_combout\);

-- Location: FF_X27_Y20_N7
\inst4|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[17]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(17));

-- Location: LCCOMB_X30_Y20_N16
\inst70|Mux0~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux0~14_combout\ = (!\ReadRegister1[2]~input_o\ & \ReadRegister1[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ReadRegister1[2]~input_o\,
	datac => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux0~14_combout\);

-- Location: LCCOMB_X27_Y20_N6
\inst70|Mux14~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux14~15_combout\ = (\inst70|Mux14~14_combout\ & (((\inst4|q\(17)) # (!\inst70|Mux0~14_combout\)))) # (!\inst70|Mux14~14_combout\ & (\inst3|q\(17) & ((\inst70|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|q\(17),
	datab => \inst70|Mux14~14_combout\,
	datac => \inst4|q\(17),
	datad => \inst70|Mux0~14_combout\,
	combout => \inst70|Mux14~15_combout\);

-- Location: LCCOMB_X30_Y20_N4
\inst70|Mux14~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux14~16_combout\ = (\inst70|Mux0~10_combout\ & (((\inst70|Mux0~13_combout\)))) # (!\inst70|Mux0~10_combout\ & ((\inst70|Mux0~13_combout\ & (\inst70|Mux14~11_combout\)) # (!\inst70|Mux0~13_combout\ & ((\inst70|Mux14~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux14~11_combout\,
	datab => \inst70|Mux14~15_combout\,
	datac => \inst70|Mux0~10_combout\,
	datad => \inst70|Mux0~13_combout\,
	combout => \inst70|Mux14~16_combout\);

-- Location: FF_X22_Y20_N31
\inst31|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[17]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(17));

-- Location: FF_X22_Y22_N9
\inst23|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[17]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(17));

-- Location: FF_X22_Y22_N19
\inst19|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[17]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(17));

-- Location: LCCOMB_X22_Y22_N18
\inst70|Mux14~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux14~0_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst23|q\(17)) # ((\ReadRegister1[3]~input_o\)))) # (!\ReadRegister1[2]~input_o\ & (((\inst19|q\(17) & !\ReadRegister1[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst23|q\(17),
	datac => \inst19|q\(17),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux14~0_combout\);

-- Location: LCCOMB_X22_Y20_N30
\inst70|Mux14~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux14~1_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux14~0_combout\ & ((\inst31|q\(17)))) # (!\inst70|Mux14~0_combout\ & (\inst27|q\(17))))) # (!\ReadRegister1[3]~input_o\ & (((\inst70|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst27|q\(17),
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst31|q\(17),
	datad => \inst70|Mux14~0_combout\,
	combout => \inst70|Mux14~1_combout\);

-- Location: FF_X26_Y27_N13
\inst63|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[17]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(17));

-- Location: LCCOMB_X26_Y27_N12
\inst70|Mux14~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux14~8_combout\ = (\inst70|Mux14~7_combout\ & (((\inst63|q\(17)) # (!\ReadRegister1[3]~input_o\)))) # (!\inst70|Mux14~7_combout\ & (\inst28|q\(17) & ((\ReadRegister1[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux14~7_combout\,
	datab => \inst28|q\(17),
	datac => \inst63|q\(17),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux14~8_combout\);

-- Location: LCCOMB_X26_Y20_N0
\inst70|Mux14~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux14~9_combout\ = (\inst70|Mux14~6_combout\ & (((\inst70|Mux14~8_combout\) # (!\ReadRegister1[1]~input_o\)))) # (!\inst70|Mux14~6_combout\ & (\inst70|Mux14~1_combout\ & (\ReadRegister1[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux14~6_combout\,
	datab => \inst70|Mux14~1_combout\,
	datac => \ReadRegister1[1]~input_o\,
	datad => \inst70|Mux14~8_combout\,
	combout => \inst70|Mux14~9_combout\);

-- Location: LCCOMB_X26_Y20_N10
\inst70|Mux14~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux14~19_combout\ = (\inst70|Mux0~10_combout\ & ((\inst70|Mux14~16_combout\ & (\inst70|Mux14~18_combout\)) # (!\inst70|Mux14~16_combout\ & ((\inst70|Mux14~9_combout\))))) # (!\inst70|Mux0~10_combout\ & (((\inst70|Mux14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux14~18_combout\,
	datab => \inst70|Mux0~10_combout\,
	datac => \inst70|Mux14~16_combout\,
	datad => \inst70|Mux14~9_combout\,
	combout => \inst70|Mux14~19_combout\);

-- Location: FF_X24_Y23_N13
\inst12|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[16]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(16));

-- Location: LCCOMB_X25_Y19_N4
\inst70|Mux15~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux15~0_combout\ = (\ReadRegister1[1]~input_o\ & (\ReadRegister1[0]~input_o\)) # (!\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\ & ((\inst10|q\(16)))) # (!\ReadRegister1[0]~input_o\ & (\inst9|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst9|q\(16),
	datad => \inst10|q\(16),
	combout => \inst70|Mux15~0_combout\);

-- Location: LCCOMB_X24_Y23_N12
\inst70|Mux15~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux15~1_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux15~0_combout\ & ((\inst12|q\(16)))) # (!\inst70|Mux15~0_combout\ & (\inst11|q\(16))))) # (!\ReadRegister1[1]~input_o\ & (((\inst70|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|q\(16),
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst12|q\(16),
	datad => \inst70|Mux15~0_combout\,
	combout => \inst70|Mux15~1_combout\);

-- Location: LCCOMB_X23_Y21_N18
\inst70|Mux15~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux15~17_combout\ = (\ReadRegister1[0]~input_o\ & (\ReadRegister1[1]~input_o\)) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & ((\inst15|q\(16)))) # (!\ReadRegister1[1]~input_o\ & (\inst13|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst13|q\(16),
	datad => \inst15|q\(16),
	combout => \inst70|Mux15~17_combout\);

-- Location: FF_X24_Y23_N15
\inst16|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[16]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(16));

-- Location: LCCOMB_X24_Y23_N14
\inst70|Mux15~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux15~18_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux15~17_combout\ & (\inst16|q\(16))) # (!\inst70|Mux15~17_combout\ & ((\inst14|q\(16)))))) # (!\ReadRegister1[0]~input_o\ & (\inst70|Mux15~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst70|Mux15~17_combout\,
	datac => \inst16|q\(16),
	datad => \inst14|q\(16),
	combout => \inst70|Mux15~18_combout\);

-- Location: FF_X28_Y27_N27
\inst63|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[16]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(16));

-- Location: FF_X25_Y27_N27
\inst20|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[16]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(16));

-- Location: LCCOMB_X25_Y27_N26
\inst70|Mux15~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux15~9_combout\ = (\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\) # ((\inst24|q\(16))))) # (!\ReadRegister1[2]~input_o\ & (!\ReadRegister1[3]~input_o\ & (\inst20|q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst20|q\(16),
	datad => \inst24|q\(16),
	combout => \inst70|Mux15~9_combout\);

-- Location: LCCOMB_X28_Y27_N26
\inst70|Mux15~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux15~10_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux15~9_combout\ & ((\inst63|q\(16)))) # (!\inst70|Mux15~9_combout\ & (\inst28|q\(16))))) # (!\ReadRegister1[3]~input_o\ & (((\inst70|Mux15~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst28|q\(16),
	datac => \inst63|q\(16),
	datad => \inst70|Mux15~9_combout\,
	combout => \inst70|Mux15~10_combout\);

-- Location: LCCOMB_X22_Y27_N2
\inst70|Mux15~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux15~7_combout\ = (\inst70|Mux15~6_combout\ & (((\inst29|q\(16)) # (!\ReadRegister1[2]~input_o\)))) # (!\inst70|Mux15~6_combout\ & (\inst21|q\(16) & ((\ReadRegister1[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux15~6_combout\,
	datab => \inst21|q\(16),
	datac => \inst29|q\(16),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux15~7_combout\);

-- Location: LCCOMB_X22_Y20_N18
\inst70|Mux15~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux15~5_combout\ = (\inst70|Mux15~4_combout\ & (((\inst31|q\(16))) # (!\ReadRegister1[3]~input_o\))) # (!\inst70|Mux15~4_combout\ & (\ReadRegister1[3]~input_o\ & ((\inst27|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux15~4_combout\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst31|q\(16),
	datad => \inst27|q\(16),
	combout => \inst70|Mux15~5_combout\);

-- Location: LCCOMB_X25_Y25_N10
\inst70|Mux15~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux15~8_combout\ = (\ReadRegister1[0]~input_o\ & (\ReadRegister1[1]~input_o\)) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & ((\inst70|Mux15~5_combout\))) # (!\ReadRegister1[1]~input_o\ & (\inst70|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst70|Mux15~7_combout\,
	datad => \inst70|Mux15~5_combout\,
	combout => \inst70|Mux15~8_combout\);

-- Location: LCCOMB_X24_Y23_N24
\inst70|Mux15~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux15~11_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux15~8_combout\ & ((\inst70|Mux15~10_combout\))) # (!\inst70|Mux15~8_combout\ & (\inst70|Mux15~3_combout\)))) # (!\ReadRegister1[0]~input_o\ & (((\inst70|Mux15~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux15~3_combout\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst70|Mux15~10_combout\,
	datad => \inst70|Mux15~8_combout\,
	combout => \inst70|Mux15~11_combout\);

-- Location: LCCOMB_X27_Y20_N18
\inst70|Mux15~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux15~15_combout\ = (\inst70|Mux15~14_combout\ & (((\inst4|q\(16)) # (!\inst70|Mux0~14_combout\)))) # (!\inst70|Mux15~14_combout\ & (\inst3|q\(16) & ((\inst70|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux15~14_combout\,
	datab => \inst3|q\(16),
	datac => \inst4|q\(16),
	datad => \inst70|Mux0~14_combout\,
	combout => \inst70|Mux15~15_combout\);

-- Location: LCCOMB_X24_Y23_N2
\inst70|Mux15~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux15~16_combout\ = (\inst70|Mux0~10_combout\ & ((\inst70|Mux15~11_combout\) # ((\inst70|Mux0~13_combout\)))) # (!\inst70|Mux0~10_combout\ & (((!\inst70|Mux0~13_combout\ & \inst70|Mux15~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~10_combout\,
	datab => \inst70|Mux15~11_combout\,
	datac => \inst70|Mux0~13_combout\,
	datad => \inst70|Mux15~15_combout\,
	combout => \inst70|Mux15~16_combout\);

-- Location: LCCOMB_X24_Y23_N20
\inst70|Mux15~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux15~19_combout\ = (\inst70|Mux0~13_combout\ & ((\inst70|Mux15~16_combout\ & ((\inst70|Mux15~18_combout\))) # (!\inst70|Mux15~16_combout\ & (\inst70|Mux15~1_combout\)))) # (!\inst70|Mux0~13_combout\ & (((\inst70|Mux15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux15~1_combout\,
	datab => \inst70|Mux0~13_combout\,
	datac => \inst70|Mux15~18_combout\,
	datad => \inst70|Mux15~16_combout\,
	combout => \inst70|Mux15~19_combout\);

-- Location: FF_X21_Y25_N27
\inst31|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[15]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(15));

-- Location: FF_X21_Y25_N1
\inst27|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[15]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(15));

-- Location: LCCOMB_X21_Y25_N26
\inst70|Mux16~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux16~1_combout\ = (\inst70|Mux16~0_combout\ & (((\inst31|q\(15))) # (!\ReadRegister1[3]~input_o\))) # (!\inst70|Mux16~0_combout\ & (\ReadRegister1[3]~input_o\ & ((\inst27|q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux16~0_combout\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst31|q\(15),
	datad => \inst27|q\(15),
	combout => \inst70|Mux16~1_combout\);

-- Location: LCCOMB_X22_Y27_N22
\inst70|Mux16~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux16~5_combout\ = (\inst70|Mux16~4_combout\ & (((\inst29|q\(15))) # (!\ReadRegister1[2]~input_o\))) # (!\inst70|Mux16~4_combout\ & (\ReadRegister1[2]~input_o\ & ((\inst21|q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux16~4_combout\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst29|q\(15),
	datad => \inst21|q\(15),
	combout => \inst70|Mux16~5_combout\);

-- Location: FF_X24_Y27_N5
\inst26|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[15]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(15));

-- Location: FF_X24_Y27_N23
\inst18|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[15]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(15));

-- Location: LCCOMB_X24_Y27_N22
\inst70|Mux16~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux16~2_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst26|q\(15)) # ((\ReadRegister1[2]~input_o\)))) # (!\ReadRegister1[3]~input_o\ & (((\inst18|q\(15) & !\ReadRegister1[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst26|q\(15),
	datac => \inst18|q\(15),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux16~2_combout\);

-- Location: FF_X22_Y23_N7
\inst30|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[15]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(15));

-- Location: FF_X22_Y23_N13
\inst22|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[15]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(15));

-- Location: LCCOMB_X22_Y23_N6
\inst70|Mux16~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux16~3_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux16~2_combout\ & (\inst30|q\(15))) # (!\inst70|Mux16~2_combout\ & ((\inst22|q\(15)))))) # (!\ReadRegister1[2]~input_o\ & (\inst70|Mux16~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst70|Mux16~2_combout\,
	datac => \inst30|q\(15),
	datad => \inst22|q\(15),
	combout => \inst70|Mux16~3_combout\);

-- Location: LCCOMB_X25_Y25_N28
\inst70|Mux16~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux16~6_combout\ = (\ReadRegister1[0]~input_o\ & (((\ReadRegister1[1]~input_o\) # (\inst70|Mux16~3_combout\)))) # (!\ReadRegister1[0]~input_o\ & (\inst70|Mux16~5_combout\ & (!\ReadRegister1[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst70|Mux16~5_combout\,
	datac => \ReadRegister1[1]~input_o\,
	datad => \inst70|Mux16~3_combout\,
	combout => \inst70|Mux16~6_combout\);

-- Location: LCCOMB_X25_Y25_N6
\inst70|Mux16~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux16~9_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux16~6_combout\ & (\inst70|Mux16~8_combout\)) # (!\inst70|Mux16~6_combout\ & ((\inst70|Mux16~1_combout\))))) # (!\ReadRegister1[1]~input_o\ & (((\inst70|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux16~8_combout\,
	datab => \inst70|Mux16~1_combout\,
	datac => \ReadRegister1[1]~input_o\,
	datad => \inst70|Mux16~6_combout\,
	combout => \inst70|Mux16~9_combout\);

-- Location: FF_X25_Y26_N13
\inst12|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[15]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(15));

-- Location: LCCOMB_X25_Y26_N12
\inst70|Mux16~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux16~11_combout\ = (\inst70|Mux16~10_combout\ & (((\inst12|q\(15))) # (!\ReadRegister1[0]~input_o\))) # (!\inst70|Mux16~10_combout\ & (\ReadRegister1[0]~input_o\ & ((\inst10|q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux16~10_combout\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst12|q\(15),
	datad => \inst10|q\(15),
	combout => \inst70|Mux16~11_combout\);

-- Location: LCCOMB_X29_Y20_N28
\inst70|Mux16~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux16~16_combout\ = (\inst70|Mux0~13_combout\ & (((\inst70|Mux16~11_combout\) # (\inst70|Mux0~10_combout\)))) # (!\inst70|Mux0~13_combout\ & (\inst70|Mux16~15_combout\ & ((!\inst70|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux16~15_combout\,
	datab => \inst70|Mux0~13_combout\,
	datac => \inst70|Mux16~11_combout\,
	datad => \inst70|Mux0~10_combout\,
	combout => \inst70|Mux16~16_combout\);

-- Location: LCCOMB_X24_Y25_N18
\inst70|Mux16~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux16~18_combout\ = (\inst70|Mux16~17_combout\ & (((\inst16|q\(15)) # (!\ReadRegister1[1]~input_o\)))) # (!\inst70|Mux16~17_combout\ & (\inst15|q\(15) & ((\ReadRegister1[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux16~17_combout\,
	datab => \inst15|q\(15),
	datac => \inst16|q\(15),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux16~18_combout\);

-- Location: LCCOMB_X25_Y25_N16
\inst70|Mux16~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux16~19_combout\ = (\inst70|Mux0~10_combout\ & ((\inst70|Mux16~16_combout\ & ((\inst70|Mux16~18_combout\))) # (!\inst70|Mux16~16_combout\ & (\inst70|Mux16~9_combout\)))) # (!\inst70|Mux0~10_combout\ & (((\inst70|Mux16~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~10_combout\,
	datab => \inst70|Mux16~9_combout\,
	datac => \inst70|Mux16~16_combout\,
	datad => \inst70|Mux16~18_combout\,
	combout => \inst70|Mux16~19_combout\);

-- Location: FF_X23_Y22_N21
\inst16|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[14]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(14));

-- Location: LCCOMB_X23_Y21_N12
\inst70|Mux17~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux17~17_combout\ = (\ReadRegister1[0]~input_o\ & (\ReadRegister1[1]~input_o\)) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & ((\inst15|q\(14)))) # (!\ReadRegister1[1]~input_o\ & (\inst13|q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst13|q\(14),
	datad => \inst15|q\(14),
	combout => \inst70|Mux17~17_combout\);

-- Location: LCCOMB_X23_Y22_N20
\inst70|Mux17~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux17~18_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux17~17_combout\ & ((\inst16|q\(14)))) # (!\inst70|Mux17~17_combout\ & (\inst14|q\(14))))) # (!\ReadRegister1[0]~input_o\ & (((\inst70|Mux17~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst14|q\(14),
	datac => \inst16|q\(14),
	datad => \inst70|Mux17~17_combout\,
	combout => \inst70|Mux17~18_combout\);

-- Location: LCCOMB_X24_Y27_N2
\inst70|Mux17~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux17~2_combout\ = (\ReadRegister1[2]~input_o\ & (((\ReadRegister1[3]~input_o\)))) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & (\inst26|q\(14))) # (!\ReadRegister1[3]~input_o\ & ((\inst18|q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst26|q\(14),
	datac => \inst18|q\(14),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux17~2_combout\);

-- Location: LCCOMB_X23_Y27_N6
\inst70|Mux17~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux17~3_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux17~2_combout\ & ((\inst30|q\(14)))) # (!\inst70|Mux17~2_combout\ & (\inst22|q\(14))))) # (!\ReadRegister1[2]~input_o\ & (((\inst70|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst22|q\(14),
	datac => \inst30|q\(14),
	datad => \inst70|Mux17~2_combout\,
	combout => \inst70|Mux17~3_combout\);

-- Location: LCCOMB_X22_Y27_N10
\inst70|Mux17~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux17~7_combout\ = (\inst70|Mux17~6_combout\ & (((\inst29|q\(14))) # (!\ReadRegister1[2]~input_o\))) # (!\inst70|Mux17~6_combout\ & (\ReadRegister1[2]~input_o\ & ((\inst21|q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux17~6_combout\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst29|q\(14),
	datad => \inst21|q\(14),
	combout => \inst70|Mux17~7_combout\);

-- Location: FF_X23_Y25_N27
\inst31|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[14]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(14));

-- Location: LCCOMB_X23_Y25_N26
\inst70|Mux17~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux17~5_combout\ = (\inst70|Mux17~4_combout\ & (((\inst31|q\(14))) # (!\ReadRegister1[3]~input_o\))) # (!\inst70|Mux17~4_combout\ & (\ReadRegister1[3]~input_o\ & ((\inst27|q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux17~4_combout\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst31|q\(14),
	datad => \inst27|q\(14),
	combout => \inst70|Mux17~5_combout\);

-- Location: LCCOMB_X25_Y25_N18
\inst70|Mux17~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux17~8_combout\ = (\ReadRegister1[0]~input_o\ & (((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & ((\inst70|Mux17~5_combout\))) # (!\ReadRegister1[1]~input_o\ & (\inst70|Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst70|Mux17~7_combout\,
	datac => \ReadRegister1[1]~input_o\,
	datad => \inst70|Mux17~5_combout\,
	combout => \inst70|Mux17~8_combout\);

-- Location: LCCOMB_X25_Y25_N20
\inst70|Mux17~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux17~11_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux17~8_combout\ & (\inst70|Mux17~10_combout\)) # (!\inst70|Mux17~8_combout\ & ((\inst70|Mux17~3_combout\))))) # (!\ReadRegister1[0]~input_o\ & (((\inst70|Mux17~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux17~10_combout\,
	datab => \inst70|Mux17~3_combout\,
	datac => \ReadRegister1[0]~input_o\,
	datad => \inst70|Mux17~8_combout\,
	combout => \inst70|Mux17~11_combout\);

-- Location: LCCOMB_X25_Y25_N14
\inst70|Mux17~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux17~16_combout\ = (\inst70|Mux0~10_combout\ & (((\inst70|Mux17~11_combout\) # (\inst70|Mux0~13_combout\)))) # (!\inst70|Mux0~10_combout\ & (\inst70|Mux17~15_combout\ & ((!\inst70|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux17~15_combout\,
	datab => \inst70|Mux17~11_combout\,
	datac => \inst70|Mux0~10_combout\,
	datad => \inst70|Mux0~13_combout\,
	combout => \inst70|Mux17~16_combout\);

-- Location: LCCOMB_X25_Y26_N6
\inst70|Mux17~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux17~1_combout\ = (\inst70|Mux17~0_combout\ & (((\inst12|q\(14))) # (!\ReadRegister1[1]~input_o\))) # (!\inst70|Mux17~0_combout\ & (\ReadRegister1[1]~input_o\ & ((\inst11|q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux17~0_combout\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst12|q\(14),
	datad => \inst11|q\(14),
	combout => \inst70|Mux17~1_combout\);

-- Location: LCCOMB_X25_Y25_N8
\inst70|Mux17~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux17~19_combout\ = (\inst70|Mux17~16_combout\ & ((\inst70|Mux17~18_combout\) # ((!\inst70|Mux0~13_combout\)))) # (!\inst70|Mux17~16_combout\ & (((\inst70|Mux17~1_combout\ & \inst70|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux17~18_combout\,
	datab => \inst70|Mux17~16_combout\,
	datac => \inst70|Mux17~1_combout\,
	datad => \inst70|Mux0~13_combout\,
	combout => \inst70|Mux17~19_combout\);

-- Location: LCCOMB_X23_Y25_N14
\inst70|Mux18~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux18~1_combout\ = (\inst70|Mux18~0_combout\ & (((\inst31|q\(13))) # (!\ReadRegister1[3]~input_o\))) # (!\inst70|Mux18~0_combout\ & (\ReadRegister1[3]~input_o\ & ((\inst27|q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux18~0_combout\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst31|q\(13),
	datad => \inst27|q\(13),
	combout => \inst70|Mux18~1_combout\);

-- Location: LCCOMB_X22_Y27_N14
\inst70|Mux18~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux18~5_combout\ = (\inst70|Mux18~4_combout\ & (((\inst29|q\(13))) # (!\ReadRegister1[2]~input_o\))) # (!\inst70|Mux18~4_combout\ & (\ReadRegister1[2]~input_o\ & ((\inst21|q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux18~4_combout\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst29|q\(13),
	datad => \inst21|q\(13),
	combout => \inst70|Mux18~5_combout\);

-- Location: LCCOMB_X23_Y26_N28
\inst70|Mux18~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux18~6_combout\ = (\ReadRegister1[1]~input_o\ & (((\ReadRegister1[0]~input_o\)))) # (!\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\ & (\inst70|Mux18~3_combout\)) # (!\ReadRegister1[0]~input_o\ & ((\inst70|Mux18~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux18~3_combout\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst70|Mux18~5_combout\,
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux18~6_combout\);

-- Location: LCCOMB_X23_Y26_N30
\inst70|Mux18~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux18~9_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux18~6_combout\ & (\inst70|Mux18~8_combout\)) # (!\inst70|Mux18~6_combout\ & ((\inst70|Mux18~1_combout\))))) # (!\ReadRegister1[1]~input_o\ & (((\inst70|Mux18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux18~8_combout\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst70|Mux18~1_combout\,
	datad => \inst70|Mux18~6_combout\,
	combout => \inst70|Mux18~9_combout\);

-- Location: FF_X23_Y26_N25
\inst12|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[13]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(13));

-- Location: LCCOMB_X23_Y26_N24
\inst70|Mux18~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux18~11_combout\ = (\inst70|Mux18~10_combout\ & (((\inst12|q\(13))) # (!\ReadRegister1[0]~input_o\))) # (!\inst70|Mux18~10_combout\ & (\ReadRegister1[0]~input_o\ & ((\inst10|q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux18~10_combout\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst12|q\(13),
	datad => \inst10|q\(13),
	combout => \inst70|Mux18~11_combout\);

-- Location: LCCOMB_X23_Y26_N0
\inst70|Mux18~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux18~16_combout\ = (\inst70|Mux0~13_combout\ & (((\inst70|Mux0~10_combout\) # (\inst70|Mux18~11_combout\)))) # (!\inst70|Mux0~13_combout\ & (\inst70|Mux18~15_combout\ & (!\inst70|Mux0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux18~15_combout\,
	datab => \inst70|Mux0~13_combout\,
	datac => \inst70|Mux0~10_combout\,
	datad => \inst70|Mux18~11_combout\,
	combout => \inst70|Mux18~16_combout\);

-- Location: LCCOMB_X23_Y26_N18
\inst70|Mux18~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux18~18_combout\ = (\inst70|Mux18~17_combout\ & (((\inst16|q\(13))) # (!\ReadRegister1[1]~input_o\))) # (!\inst70|Mux18~17_combout\ & (\ReadRegister1[1]~input_o\ & ((\inst15|q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux18~17_combout\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst16|q\(13),
	datad => \inst15|q\(13),
	combout => \inst70|Mux18~18_combout\);

-- Location: LCCOMB_X23_Y26_N2
\inst70|Mux18~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux18~19_combout\ = (\inst70|Mux18~16_combout\ & (((\inst70|Mux18~18_combout\) # (!\inst70|Mux0~10_combout\)))) # (!\inst70|Mux18~16_combout\ & (\inst70|Mux18~9_combout\ & (\inst70|Mux0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux18~9_combout\,
	datab => \inst70|Mux18~16_combout\,
	datac => \inst70|Mux0~10_combout\,
	datad => \inst70|Mux18~18_combout\,
	combout => \inst70|Mux18~19_combout\);

-- Location: FF_X25_Y26_N17
\inst12|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[12]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(12));

-- Location: FF_X26_Y26_N27
\inst9|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[12]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(12));

-- Location: LCCOMB_X26_Y26_N26
\inst70|Mux19~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux19~0_combout\ = (\ReadRegister1[1]~input_o\ & (((\ReadRegister1[0]~input_o\)))) # (!\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\ & (\inst10|q\(12))) # (!\ReadRegister1[0]~input_o\ & ((\inst9|q\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|q\(12),
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst9|q\(12),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux19~0_combout\);

-- Location: LCCOMB_X25_Y26_N16
\inst70|Mux19~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux19~1_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux19~0_combout\ & ((\inst12|q\(12)))) # (!\inst70|Mux19~0_combout\ & (\inst11|q\(12))))) # (!\ReadRegister1[1]~input_o\ & (((\inst70|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|q\(12),
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst12|q\(12),
	datad => \inst70|Mux19~0_combout\,
	combout => \inst70|Mux19~1_combout\);

-- Location: FF_X23_Y21_N21
\inst13|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[12]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(12));

-- Location: FF_X24_Y21_N25
\inst15|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[12]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst15|q\(12));

-- Location: LCCOMB_X23_Y21_N20
\inst70|Mux19~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux19~17_combout\ = (\ReadRegister1[0]~input_o\ & (\ReadRegister1[1]~input_o\)) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & ((\inst15|q\(12)))) # (!\ReadRegister1[1]~input_o\ & (\inst13|q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst13|q\(12),
	datad => \inst15|q\(12),
	combout => \inst70|Mux19~17_combout\);

-- Location: LCCOMB_X26_Y25_N6
\inst70|Mux19~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux19~18_combout\ = (\inst70|Mux19~17_combout\ & (((\inst16|q\(12)) # (!\ReadRegister1[0]~input_o\)))) # (!\inst70|Mux19~17_combout\ & (\inst14|q\(12) & ((\ReadRegister1[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|q\(12),
	datab => \inst70|Mux19~17_combout\,
	datac => \inst16|q\(12),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux19~18_combout\);

-- Location: FF_X22_Y27_N27
\inst29|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[12]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(12));

-- Location: FF_X22_Y27_N17
\inst21|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[12]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(12));

-- Location: LCCOMB_X22_Y27_N26
\inst70|Mux19~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux19~7_combout\ = (\inst70|Mux19~6_combout\ & (((\inst29|q\(12))) # (!\ReadRegister1[2]~input_o\))) # (!\inst70|Mux19~6_combout\ & (\ReadRegister1[2]~input_o\ & ((\inst21|q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux19~6_combout\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst29|q\(12),
	datad => \inst21|q\(12),
	combout => \inst70|Mux19~7_combout\);

-- Location: LCCOMB_X23_Y25_N10
\inst70|Mux19~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux19~5_combout\ = (\inst70|Mux19~4_combout\ & (((\inst31|q\(12))) # (!\ReadRegister1[3]~input_o\))) # (!\inst70|Mux19~4_combout\ & (\ReadRegister1[3]~input_o\ & ((\inst27|q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux19~4_combout\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst31|q\(12),
	datad => \inst27|q\(12),
	combout => \inst70|Mux19~5_combout\);

-- Location: LCCOMB_X26_Y25_N24
\inst70|Mux19~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux19~8_combout\ = (\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\) # ((\inst70|Mux19~5_combout\)))) # (!\ReadRegister1[1]~input_o\ & (!\ReadRegister1[0]~input_o\ & (\inst70|Mux19~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst70|Mux19~7_combout\,
	datad => \inst70|Mux19~5_combout\,
	combout => \inst70|Mux19~8_combout\);

-- Location: LCCOMB_X25_Y27_N10
\inst70|Mux19~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux19~9_combout\ = (\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\) # ((\inst24|q\(12))))) # (!\ReadRegister1[2]~input_o\ & (!\ReadRegister1[3]~input_o\ & (\inst20|q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst20|q\(12),
	datad => \inst24|q\(12),
	combout => \inst70|Mux19~9_combout\);

-- Location: LCCOMB_X26_Y28_N2
\inst70|Mux19~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux19~10_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux19~9_combout\ & ((\inst63|q\(12)))) # (!\inst70|Mux19~9_combout\ & (\inst28|q\(12))))) # (!\ReadRegister1[3]~input_o\ & (((\inst70|Mux19~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst28|q\(12),
	datac => \inst63|q\(12),
	datad => \inst70|Mux19~9_combout\,
	combout => \inst70|Mux19~10_combout\);

-- Location: LCCOMB_X26_Y25_N26
\inst70|Mux19~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux19~11_combout\ = (\inst70|Mux19~8_combout\ & (((\inst70|Mux19~10_combout\) # (!\ReadRegister1[0]~input_o\)))) # (!\inst70|Mux19~8_combout\ & (\inst70|Mux19~3_combout\ & ((\ReadRegister1[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux19~3_combout\,
	datab => \inst70|Mux19~8_combout\,
	datac => \inst70|Mux19~10_combout\,
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux19~11_combout\);

-- Location: LCCOMB_X31_Y23_N14
\inst70|Mux19~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux19~15_combout\ = (\inst70|Mux19~14_combout\ & (((\inst4|q\(12)) # (!\inst70|Mux0~14_combout\)))) # (!\inst70|Mux19~14_combout\ & (\inst3|q\(12) & ((\inst70|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux19~14_combout\,
	datab => \inst3|q\(12),
	datac => \inst4|q\(12),
	datad => \inst70|Mux0~14_combout\,
	combout => \inst70|Mux19~15_combout\);

-- Location: LCCOMB_X26_Y25_N28
\inst70|Mux19~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux19~16_combout\ = (\inst70|Mux0~10_combout\ & ((\inst70|Mux19~11_combout\) # ((\inst70|Mux0~13_combout\)))) # (!\inst70|Mux0~10_combout\ & (((\inst70|Mux19~15_combout\ & !\inst70|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~10_combout\,
	datab => \inst70|Mux19~11_combout\,
	datac => \inst70|Mux19~15_combout\,
	datad => \inst70|Mux0~13_combout\,
	combout => \inst70|Mux19~16_combout\);

-- Location: LCCOMB_X26_Y25_N22
\inst70|Mux19~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux19~19_combout\ = (\inst70|Mux0~13_combout\ & ((\inst70|Mux19~16_combout\ & ((\inst70|Mux19~18_combout\))) # (!\inst70|Mux19~16_combout\ & (\inst70|Mux19~1_combout\)))) # (!\inst70|Mux0~13_combout\ & (((\inst70|Mux19~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux19~1_combout\,
	datab => \inst70|Mux0~13_combout\,
	datac => \inst70|Mux19~18_combout\,
	datad => \inst70|Mux19~16_combout\,
	combout => \inst70|Mux19~19_combout\);

-- Location: FF_X28_Y25_N23
\inst5|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[11]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(11));

-- Location: LCCOMB_X28_Y25_N22
\inst70|Mux20~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux20~12_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst6|q\(11)) # ((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & (((\inst5|q\(11) & !\ReadRegister1[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst6|q\(11),
	datac => \inst5|q\(11),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux20~12_combout\);

-- Location: FF_X27_Y25_N1
\inst8|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[11]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(11));

-- Location: LCCOMB_X27_Y25_N0
\inst70|Mux20~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux20~13_combout\ = (\inst70|Mux20~12_combout\ & (((\inst8|q\(11)) # (!\ReadRegister1[1]~input_o\)))) # (!\inst70|Mux20~12_combout\ & (\inst7|q\(11) & ((\ReadRegister1[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|q\(11),
	datab => \inst70|Mux20~12_combout\,
	datac => \inst8|q\(11),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux20~13_combout\);

-- Location: LCCOMB_X27_Y25_N2
\inst70|Mux20~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux20~14_combout\ = (\inst70|Mux0~17_combout\ & ((\inst70|Mux0~18_combout\ & ((\inst70|Mux20~13_combout\))) # (!\inst70|Mux0~18_combout\ & (\inst2|q\(11))))) # (!\inst70|Mux0~17_combout\ & (((\inst70|Mux0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|q\(11),
	datab => \inst70|Mux20~13_combout\,
	datac => \inst70|Mux0~17_combout\,
	datad => \inst70|Mux0~18_combout\,
	combout => \inst70|Mux20~14_combout\);

-- Location: FF_X28_Y26_N23
\inst4|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[11]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(11));

-- Location: LCCOMB_X28_Y26_N22
\inst70|Mux20~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux20~15_combout\ = (\inst70|Mux0~14_combout\ & ((\inst70|Mux20~14_combout\ & (\inst4|q\(11))) # (!\inst70|Mux20~14_combout\ & ((\inst3|q\(11)))))) # (!\inst70|Mux0~14_combout\ & (\inst70|Mux20~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~14_combout\,
	datab => \inst70|Mux20~14_combout\,
	datac => \inst4|q\(11),
	datad => \inst3|q\(11),
	combout => \inst70|Mux20~15_combout\);

-- Location: LCCOMB_X29_Y20_N6
\inst70|Mux20~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux20~16_combout\ = (\inst70|Mux0~13_combout\ & ((\inst70|Mux20~11_combout\) # ((\inst70|Mux0~10_combout\)))) # (!\inst70|Mux0~13_combout\ & (((\inst70|Mux20~15_combout\ & !\inst70|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux20~11_combout\,
	datab => \inst70|Mux0~13_combout\,
	datac => \inst70|Mux20~15_combout\,
	datad => \inst70|Mux0~10_combout\,
	combout => \inst70|Mux20~16_combout\);

-- Location: FF_X27_Y19_N31
\inst19|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[11]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(11));

-- Location: LCCOMB_X27_Y19_N30
\inst70|Mux20~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux20~0_combout\ = (\ReadRegister1[3]~input_o\ & (\ReadRegister1[2]~input_o\)) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & ((\inst23|q\(11)))) # (!\ReadRegister1[2]~input_o\ & (\inst19|q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst19|q\(11),
	datad => \inst23|q\(11),
	combout => \inst70|Mux20~0_combout\);

-- Location: FF_X28_Y19_N23
\inst31|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[11]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(11));

-- Location: LCCOMB_X28_Y19_N22
\inst70|Mux20~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux20~1_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux20~0_combout\ & (\inst31|q\(11))) # (!\inst70|Mux20~0_combout\ & ((\inst27|q\(11)))))) # (!\ReadRegister1[3]~input_o\ & (\inst70|Mux20~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst70|Mux20~0_combout\,
	datac => \inst31|q\(11),
	datad => \inst27|q\(11),
	combout => \inst70|Mux20~1_combout\);

-- Location: FF_X28_Y22_N23
\inst20|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[11]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(11));

-- Location: LCCOMB_X28_Y22_N22
\inst70|Mux20~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux20~7_combout\ = (\ReadRegister1[3]~input_o\ & (((\ReadRegister1[2]~input_o\)))) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & (\inst24|q\(11))) # (!\ReadRegister1[2]~input_o\ & ((\inst20|q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst24|q\(11),
	datac => \inst20|q\(11),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux20~7_combout\);

-- Location: FF_X30_Y18_N23
\inst63|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[11]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(11));

-- Location: LCCOMB_X30_Y18_N22
\inst70|Mux20~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux20~8_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux20~7_combout\ & (\inst63|q\(11))) # (!\inst70|Mux20~7_combout\ & ((\inst28|q\(11)))))) # (!\ReadRegister1[3]~input_o\ & (\inst70|Mux20~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst70|Mux20~7_combout\,
	datac => \inst63|q\(11),
	datad => \inst28|q\(11),
	combout => \inst70|Mux20~8_combout\);

-- Location: LCCOMB_X29_Y25_N0
\inst70|Mux20~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux20~9_combout\ = (\inst70|Mux20~6_combout\ & (((\inst70|Mux20~8_combout\)) # (!\ReadRegister1[1]~input_o\))) # (!\inst70|Mux20~6_combout\ & (\ReadRegister1[1]~input_o\ & (\inst70|Mux20~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux20~6_combout\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst70|Mux20~1_combout\,
	datad => \inst70|Mux20~8_combout\,
	combout => \inst70|Mux20~9_combout\);

-- Location: FF_X28_Y24_N3
\inst13|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[11]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(11));

-- Location: FF_X28_Y24_N17
\inst14|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[11]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(11));

-- Location: LCCOMB_X28_Y24_N2
\inst70|Mux20~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux20~17_combout\ = (\ReadRegister1[1]~input_o\ & (\ReadRegister1[0]~input_o\)) # (!\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\ & ((\inst14|q\(11)))) # (!\ReadRegister1[0]~input_o\ & (\inst13|q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst13|q\(11),
	datad => \inst14|q\(11),
	combout => \inst70|Mux20~17_combout\);

-- Location: LCCOMB_X30_Y25_N24
\inst70|Mux20~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux20~18_combout\ = (\inst70|Mux20~17_combout\ & (((\inst16|q\(11)) # (!\ReadRegister1[1]~input_o\)))) # (!\inst70|Mux20~17_combout\ & (\inst15|q\(11) & ((\ReadRegister1[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|q\(11),
	datab => \inst70|Mux20~17_combout\,
	datac => \inst16|q\(11),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux20~18_combout\);

-- Location: LCCOMB_X29_Y25_N18
\inst70|Mux20~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux20~19_combout\ = (\inst70|Mux20~16_combout\ & (((\inst70|Mux20~18_combout\) # (!\inst70|Mux0~10_combout\)))) # (!\inst70|Mux20~16_combout\ & (\inst70|Mux20~9_combout\ & ((\inst70|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux20~16_combout\,
	datab => \inst70|Mux20~9_combout\,
	datac => \inst70|Mux20~18_combout\,
	datad => \inst70|Mux0~10_combout\,
	combout => \inst70|Mux20~19_combout\);

-- Location: FF_X28_Y26_N27
\inst4|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[10]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(10));

-- Location: FF_X34_Y23_N15
\inst8|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[10]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(10));

-- Location: FF_X34_Y22_N31
\inst5|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[10]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(10));

-- Location: LCCOMB_X34_Y22_N30
\inst70|Mux21~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux21~12_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst7|q\(10)) # ((\ReadRegister1[0]~input_o\)))) # (!\ReadRegister1[1]~input_o\ & (((\inst5|q\(10) & !\ReadRegister1[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst7|q\(10),
	datac => \inst5|q\(10),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux21~12_combout\);

-- Location: LCCOMB_X34_Y23_N14
\inst70|Mux21~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux21~13_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux21~12_combout\ & ((\inst8|q\(10)))) # (!\inst70|Mux21~12_combout\ & (\inst6|q\(10))))) # (!\ReadRegister1[0]~input_o\ & (((\inst70|Mux21~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst6|q\(10),
	datac => \inst8|q\(10),
	datad => \inst70|Mux21~12_combout\,
	combout => \inst70|Mux21~13_combout\);

-- Location: LCCOMB_X34_Y23_N18
\inst70|Mux21~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux21~14_combout\ = (\inst70|Mux0~17_combout\ & ((\inst70|Mux0~18_combout\ & ((\inst70|Mux21~13_combout\))) # (!\inst70|Mux0~18_combout\ & (\inst2|q\(10))))) # (!\inst70|Mux0~17_combout\ & (((\inst70|Mux0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|q\(10),
	datab => \inst70|Mux0~17_combout\,
	datac => \inst70|Mux21~13_combout\,
	datad => \inst70|Mux0~18_combout\,
	combout => \inst70|Mux21~14_combout\);

-- Location: LCCOMB_X28_Y26_N26
\inst70|Mux21~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux21~15_combout\ = (\inst70|Mux0~14_combout\ & ((\inst70|Mux21~14_combout\ & ((\inst4|q\(10)))) # (!\inst70|Mux21~14_combout\ & (\inst3|q\(10))))) # (!\inst70|Mux0~14_combout\ & (((\inst70|Mux21~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~14_combout\,
	datab => \inst3|q\(10),
	datac => \inst4|q\(10),
	datad => \inst70|Mux21~14_combout\,
	combout => \inst70|Mux21~15_combout\);

-- Location: FF_X31_Y20_N21
\inst22|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[10]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(10));

-- Location: FF_X31_Y20_N23
\inst30|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[10]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(10));

-- Location: LCCOMB_X31_Y20_N22
\inst70|Mux21~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux21~3_combout\ = (\inst70|Mux21~2_combout\ & (((\inst30|q\(10)) # (!\ReadRegister1[2]~input_o\)))) # (!\inst70|Mux21~2_combout\ & (\inst22|q\(10) & ((\ReadRegister1[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux21~2_combout\,
	datab => \inst22|q\(10),
	datac => \inst30|q\(10),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux21~3_combout\);

-- Location: FF_X29_Y21_N31
\inst63|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[10]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(10));

-- Location: FF_X29_Y21_N21
\inst28|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[10]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(10));

-- Location: LCCOMB_X29_Y21_N30
\inst70|Mux21~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux21~10_combout\ = (\inst70|Mux21~9_combout\ & (((\inst63|q\(10))) # (!\ReadRegister1[3]~input_o\))) # (!\inst70|Mux21~9_combout\ & (\ReadRegister1[3]~input_o\ & ((\inst28|q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux21~9_combout\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst63|q\(10),
	datad => \inst28|q\(10),
	combout => \inst70|Mux21~10_combout\);

-- Location: FF_X29_Y22_N31
\inst17|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[10]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(10));

-- Location: FF_X29_Y22_N21
\inst25|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[10]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(10));

-- Location: LCCOMB_X29_Y22_N30
\inst70|Mux21~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux21~6_combout\ = (\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\) # ((\inst25|q\(10))))) # (!\ReadRegister1[3]~input_o\ & (!\ReadRegister1[2]~input_o\ & (\inst17|q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst17|q\(10),
	datad => \inst25|q\(10),
	combout => \inst70|Mux21~6_combout\);

-- Location: FF_X30_Y22_N15
\inst29|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[10]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(10));

-- Location: FF_X30_Y22_N21
\inst21|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[10]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(10));

-- Location: LCCOMB_X30_Y22_N14
\inst70|Mux21~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux21~7_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux21~6_combout\ & (\inst29|q\(10))) # (!\inst70|Mux21~6_combout\ & ((\inst21|q\(10)))))) # (!\ReadRegister1[2]~input_o\ & (\inst70|Mux21~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst70|Mux21~6_combout\,
	datac => \inst29|q\(10),
	datad => \inst21|q\(10),
	combout => \inst70|Mux21~7_combout\);

-- Location: FF_X29_Y19_N9
\inst27|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[10]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(10));

-- Location: FF_X29_Y19_N11
\inst31|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[10]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(10));

-- Location: FF_X26_Y22_N23
\inst19|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[10]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(10));

-- Location: FF_X26_Y22_N13
\inst23|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[10]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(10));

-- Location: LCCOMB_X26_Y22_N22
\inst70|Mux21~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux21~4_combout\ = (\ReadRegister1[3]~input_o\ & (\ReadRegister1[2]~input_o\)) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & ((\inst23|q\(10)))) # (!\ReadRegister1[2]~input_o\ & (\inst19|q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst19|q\(10),
	datad => \inst23|q\(10),
	combout => \inst70|Mux21~4_combout\);

-- Location: LCCOMB_X29_Y19_N10
\inst70|Mux21~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux21~5_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux21~4_combout\ & ((\inst31|q\(10)))) # (!\inst70|Mux21~4_combout\ & (\inst27|q\(10))))) # (!\ReadRegister1[3]~input_o\ & (((\inst70|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst27|q\(10),
	datac => \inst31|q\(10),
	datad => \inst70|Mux21~4_combout\,
	combout => \inst70|Mux21~5_combout\);

-- Location: LCCOMB_X30_Y19_N24
\inst70|Mux21~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux21~8_combout\ = (\ReadRegister1[0]~input_o\ & (((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & ((\inst70|Mux21~5_combout\))) # (!\ReadRegister1[1]~input_o\ & (\inst70|Mux21~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst70|Mux21~7_combout\,
	datac => \ReadRegister1[1]~input_o\,
	datad => \inst70|Mux21~5_combout\,
	combout => \inst70|Mux21~8_combout\);

-- Location: LCCOMB_X30_Y19_N18
\inst70|Mux21~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux21~11_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux21~8_combout\ & ((\inst70|Mux21~10_combout\))) # (!\inst70|Mux21~8_combout\ & (\inst70|Mux21~3_combout\)))) # (!\ReadRegister1[0]~input_o\ & (((\inst70|Mux21~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst70|Mux21~3_combout\,
	datac => \inst70|Mux21~10_combout\,
	datad => \inst70|Mux21~8_combout\,
	combout => \inst70|Mux21~11_combout\);

-- Location: LCCOMB_X30_Y19_N28
\inst70|Mux21~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux21~16_combout\ = (\inst70|Mux0~13_combout\ & (\inst70|Mux0~10_combout\)) # (!\inst70|Mux0~13_combout\ & ((\inst70|Mux0~10_combout\ & ((\inst70|Mux21~11_combout\))) # (!\inst70|Mux0~10_combout\ & (\inst70|Mux21~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~13_combout\,
	datab => \inst70|Mux0~10_combout\,
	datac => \inst70|Mux21~15_combout\,
	datad => \inst70|Mux21~11_combout\,
	combout => \inst70|Mux21~16_combout\);

-- Location: LCCOMB_X23_Y22_N8
\inst70|Mux21~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux21~18_combout\ = (\inst70|Mux21~17_combout\ & (((\inst16|q\(10)) # (!\ReadRegister1[0]~input_o\)))) # (!\inst70|Mux21~17_combout\ & (\inst14|q\(10) & ((\ReadRegister1[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux21~17_combout\,
	datab => \inst14|q\(10),
	datac => \inst16|q\(10),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux21~18_combout\);

-- Location: FF_X30_Y19_N23
\inst12|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[10]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(10));

-- Location: LCCOMB_X26_Y17_N16
\inst70|Mux21~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux21~0_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst10|q\(10)) # ((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & (((\inst9|q\(10) & !\ReadRegister1[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|q\(10),
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst9|q\(10),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux21~0_combout\);

-- Location: LCCOMB_X30_Y19_N22
\inst70|Mux21~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux21~1_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux21~0_combout\ & ((\inst12|q\(10)))) # (!\inst70|Mux21~0_combout\ & (\inst11|q\(10))))) # (!\ReadRegister1[1]~input_o\ & (((\inst70|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|q\(10),
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst12|q\(10),
	datad => \inst70|Mux21~0_combout\,
	combout => \inst70|Mux21~1_combout\);

-- Location: LCCOMB_X30_Y19_N14
\inst70|Mux21~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux21~19_combout\ = (\inst70|Mux0~13_combout\ & ((\inst70|Mux21~16_combout\ & (\inst70|Mux21~18_combout\)) # (!\inst70|Mux21~16_combout\ & ((\inst70|Mux21~1_combout\))))) # (!\inst70|Mux0~13_combout\ & (\inst70|Mux21~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~13_combout\,
	datab => \inst70|Mux21~16_combout\,
	datac => \inst70|Mux21~18_combout\,
	datad => \inst70|Mux21~1_combout\,
	combout => \inst70|Mux21~19_combout\);

-- Location: FF_X25_Y24_N17
\inst8|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[9]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(9));

-- Location: FF_X25_Y24_N7
\inst7|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[9]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(9));

-- Location: LCCOMB_X25_Y24_N16
\inst70|Mux22~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux22~13_combout\ = (\inst70|Mux22~12_combout\ & (((\inst8|q\(9))) # (!\ReadRegister1[1]~input_o\))) # (!\inst70|Mux22~12_combout\ & (\ReadRegister1[1]~input_o\ & ((\inst7|q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux22~12_combout\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst8|q\(9),
	datad => \inst7|q\(9),
	combout => \inst70|Mux22~13_combout\);

-- Location: FF_X28_Y23_N1
\inst2|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[9]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(9));

-- Location: LCCOMB_X26_Y24_N2
\inst70|Mux22~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux22~14_combout\ = (\inst70|Mux0~18_combout\ & (((\inst70|Mux22~13_combout\)) # (!\inst70|Mux0~17_combout\))) # (!\inst70|Mux0~18_combout\ & (\inst70|Mux0~17_combout\ & ((\inst2|q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~18_combout\,
	datab => \inst70|Mux0~17_combout\,
	datac => \inst70|Mux22~13_combout\,
	datad => \inst2|q\(9),
	combout => \inst70|Mux22~14_combout\);

-- Location: FF_X26_Y24_N31
\inst4|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[9]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(9));

-- Location: FF_X26_Y24_N13
\inst3|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[9]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(9));

-- Location: LCCOMB_X26_Y24_N30
\inst70|Mux22~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux22~15_combout\ = (\inst70|Mux0~14_combout\ & ((\inst70|Mux22~14_combout\ & (\inst4|q\(9))) # (!\inst70|Mux22~14_combout\ & ((\inst3|q\(9)))))) # (!\inst70|Mux0~14_combout\ & (\inst70|Mux22~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~14_combout\,
	datab => \inst70|Mux22~14_combout\,
	datac => \inst4|q\(9),
	datad => \inst3|q\(9),
	combout => \inst70|Mux22~15_combout\);

-- Location: LCCOMB_X29_Y20_N24
\inst70|Mux22~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux22~16_combout\ = (\inst70|Mux0~13_combout\ & ((\inst70|Mux22~11_combout\) # ((\inst70|Mux0~10_combout\)))) # (!\inst70|Mux0~13_combout\ & (((\inst70|Mux22~15_combout\ & !\inst70|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux22~11_combout\,
	datab => \inst70|Mux22~15_combout\,
	datac => \inst70|Mux0~13_combout\,
	datad => \inst70|Mux0~10_combout\,
	combout => \inst70|Mux22~16_combout\);

-- Location: FF_X22_Y27_N21
\inst21|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[9]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|q\(9));

-- Location: FF_X22_Y27_N31
\inst29|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[9]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(9));

-- Location: FF_X21_Y27_N19
\inst17|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[9]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(9));

-- Location: FF_X21_Y27_N17
\inst25|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[9]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst25|q\(9));

-- Location: LCCOMB_X21_Y27_N18
\inst70|Mux22~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux22~4_combout\ = (\ReadRegister1[2]~input_o\ & (\ReadRegister1[3]~input_o\)) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & ((\inst25|q\(9)))) # (!\ReadRegister1[3]~input_o\ & (\inst17|q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst17|q\(9),
	datad => \inst25|q\(9),
	combout => \inst70|Mux22~4_combout\);

-- Location: LCCOMB_X22_Y27_N30
\inst70|Mux22~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux22~5_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux22~4_combout\ & ((\inst29|q\(9)))) # (!\inst70|Mux22~4_combout\ & (\inst21|q\(9))))) # (!\ReadRegister1[2]~input_o\ & (((\inst70|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst21|q\(9),
	datac => \inst29|q\(9),
	datad => \inst70|Mux22~4_combout\,
	combout => \inst70|Mux22~5_combout\);

-- Location: LCCOMB_X31_Y22_N28
\inst70|Mux22~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux22~6_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux22~3_combout\) # ((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & (((\inst70|Mux22~5_combout\ & !\ReadRegister1[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux22~3_combout\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst70|Mux22~5_combout\,
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux22~6_combout\);

-- Location: FF_X23_Y25_N23
\inst31|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[9]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(9));

-- Location: LCCOMB_X23_Y25_N22
\inst70|Mux22~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux22~1_combout\ = (\inst70|Mux22~0_combout\ & (((\inst31|q\(9))) # (!\ReadRegister1[3]~input_o\))) # (!\inst70|Mux22~0_combout\ & (\ReadRegister1[3]~input_o\ & ((\inst27|q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux22~0_combout\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst31|q\(9),
	datad => \inst27|q\(9),
	combout => \inst70|Mux22~1_combout\);

-- Location: LCCOMB_X31_Y22_N22
\inst70|Mux22~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux22~9_combout\ = (\inst70|Mux22~6_combout\ & ((\inst70|Mux22~8_combout\) # ((!\ReadRegister1[1]~input_o\)))) # (!\inst70|Mux22~6_combout\ & (((\inst70|Mux22~1_combout\ & \ReadRegister1[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux22~8_combout\,
	datab => \inst70|Mux22~6_combout\,
	datac => \inst70|Mux22~1_combout\,
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux22~9_combout\);

-- Location: FF_X23_Y21_N27
\inst13|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[9]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(9));

-- Location: FF_X23_Y21_N1
\inst14|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[9]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(9));

-- Location: LCCOMB_X23_Y21_N26
\inst70|Mux22~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux22~17_combout\ = (\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\) # ((\inst14|q\(9))))) # (!\ReadRegister1[0]~input_o\ & (!\ReadRegister1[1]~input_o\ & (\inst13|q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst13|q\(9),
	datad => \inst14|q\(9),
	combout => \inst70|Mux22~17_combout\);

-- Location: LCCOMB_X23_Y22_N18
\inst70|Mux22~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux22~18_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux22~17_combout\ & (\inst16|q\(9))) # (!\inst70|Mux22~17_combout\ & ((\inst15|q\(9)))))) # (!\ReadRegister1[1]~input_o\ & (\inst70|Mux22~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst70|Mux22~17_combout\,
	datac => \inst16|q\(9),
	datad => \inst15|q\(9),
	combout => \inst70|Mux22~18_combout\);

-- Location: LCCOMB_X23_Y22_N0
\inst70|Mux22~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux22~19_combout\ = (\inst70|Mux0~10_combout\ & ((\inst70|Mux22~16_combout\ & ((\inst70|Mux22~18_combout\))) # (!\inst70|Mux22~16_combout\ & (\inst70|Mux22~9_combout\)))) # (!\inst70|Mux0~10_combout\ & (\inst70|Mux22~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~10_combout\,
	datab => \inst70|Mux22~16_combout\,
	datac => \inst70|Mux22~9_combout\,
	datad => \inst70|Mux22~18_combout\,
	combout => \inst70|Mux22~19_combout\);

-- Location: LCCOMB_X25_Y26_N20
\inst70|Mux23~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux23~1_combout\ = (\inst70|Mux23~0_combout\ & (((\inst12|q\(8))) # (!\ReadRegister1[1]~input_o\))) # (!\inst70|Mux23~0_combout\ & (\ReadRegister1[1]~input_o\ & ((\inst11|q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux23~0_combout\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst12|q\(8),
	datad => \inst11|q\(8),
	combout => \inst70|Mux23~1_combout\);

-- Location: FF_X23_Y22_N23
\inst16|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[8]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(8));

-- Location: LCCOMB_X23_Y22_N22
\inst70|Mux23~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux23~18_combout\ = (\inst70|Mux23~17_combout\ & (((\inst16|q\(8)) # (!\ReadRegister1[0]~input_o\)))) # (!\inst70|Mux23~17_combout\ & (\inst14|q\(8) & ((\ReadRegister1[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux23~17_combout\,
	datab => \inst14|q\(8),
	datac => \inst16|q\(8),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux23~18_combout\);

-- Location: FF_X26_Y23_N31
\inst4|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[8]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(8));

-- Location: FF_X30_Y21_N29
\inst8|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[8]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(8));

-- Location: FF_X25_Y21_N21
\inst5|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[8]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(8));

-- Location: FF_X25_Y21_N11
\inst7|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[8]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(8));

-- Location: LCCOMB_X25_Y21_N20
\inst70|Mux23~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux23~12_combout\ = (\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\) # ((\inst7|q\(8))))) # (!\ReadRegister1[1]~input_o\ & (!\ReadRegister1[0]~input_o\ & (\inst5|q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst5|q\(8),
	datad => \inst7|q\(8),
	combout => \inst70|Mux23~12_combout\);

-- Location: LCCOMB_X30_Y21_N28
\inst70|Mux23~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux23~13_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux23~12_combout\ & ((\inst8|q\(8)))) # (!\inst70|Mux23~12_combout\ & (\inst6|q\(8))))) # (!\ReadRegister1[0]~input_o\ & (((\inst70|Mux23~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|q\(8),
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst8|q\(8),
	datad => \inst70|Mux23~12_combout\,
	combout => \inst70|Mux23~13_combout\);

-- Location: LCCOMB_X26_Y23_N6
\inst70|Mux23~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux23~14_combout\ = (\inst70|Mux0~18_combout\ & (((\inst70|Mux23~13_combout\) # (!\inst70|Mux0~17_combout\)))) # (!\inst70|Mux0~18_combout\ & (\inst2|q\(8) & ((\inst70|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|q\(8),
	datab => \inst70|Mux23~13_combout\,
	datac => \inst70|Mux0~18_combout\,
	datad => \inst70|Mux0~17_combout\,
	combout => \inst70|Mux23~14_combout\);

-- Location: LCCOMB_X26_Y23_N30
\inst70|Mux23~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux23~15_combout\ = (\inst70|Mux0~14_combout\ & ((\inst70|Mux23~14_combout\ & ((\inst4|q\(8)))) # (!\inst70|Mux23~14_combout\ & (\inst3|q\(8))))) # (!\inst70|Mux0~14_combout\ & (((\inst70|Mux23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~14_combout\,
	datab => \inst3|q\(8),
	datac => \inst4|q\(8),
	datad => \inst70|Mux23~14_combout\,
	combout => \inst70|Mux23~15_combout\);

-- Location: LCCOMB_X24_Y24_N20
\inst70|Mux23~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux23~16_combout\ = (\inst70|Mux0~13_combout\ & (((\inst70|Mux0~10_combout\)))) # (!\inst70|Mux0~13_combout\ & ((\inst70|Mux0~10_combout\ & (\inst70|Mux23~11_combout\)) # (!\inst70|Mux0~10_combout\ & ((\inst70|Mux23~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux23~11_combout\,
	datab => \inst70|Mux0~13_combout\,
	datac => \inst70|Mux23~15_combout\,
	datad => \inst70|Mux0~10_combout\,
	combout => \inst70|Mux23~16_combout\);

-- Location: LCCOMB_X24_Y24_N22
\inst70|Mux23~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux23~19_combout\ = (\inst70|Mux0~13_combout\ & ((\inst70|Mux23~16_combout\ & ((\inst70|Mux23~18_combout\))) # (!\inst70|Mux23~16_combout\ & (\inst70|Mux23~1_combout\)))) # (!\inst70|Mux0~13_combout\ & (((\inst70|Mux23~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux23~1_combout\,
	datab => \inst70|Mux23~18_combout\,
	datac => \inst70|Mux0~13_combout\,
	datad => \inst70|Mux23~16_combout\,
	combout => \inst70|Mux23~19_combout\);

-- Location: FF_X23_Y27_N21
\inst22|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[7]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(7));

-- Location: FF_X23_Y27_N31
\inst30|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[7]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(7));

-- Location: LCCOMB_X23_Y27_N30
\inst70|Mux24~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux24~3_combout\ = (\inst70|Mux24~2_combout\ & (((\inst30|q\(7)) # (!\ReadRegister1[2]~input_o\)))) # (!\inst70|Mux24~2_combout\ & (\inst22|q\(7) & ((\ReadRegister1[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux24~2_combout\,
	datab => \inst22|q\(7),
	datac => \inst30|q\(7),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux24~3_combout\);

-- Location: LCCOMB_X24_Y26_N24
\inst70|Mux24~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux24~6_combout\ = (\ReadRegister1[0]~input_o\ & (((\inst70|Mux24~3_combout\) # (\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & (\inst70|Mux24~5_combout\ & ((!\ReadRegister1[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux24~5_combout\,
	datab => \inst70|Mux24~3_combout\,
	datac => \ReadRegister1[0]~input_o\,
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux24~6_combout\);

-- Location: LCCOMB_X22_Y24_N6
\inst70|Mux24~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux24~0_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst23|q\(7)) # ((\ReadRegister1[3]~input_o\)))) # (!\ReadRegister1[2]~input_o\ & (((\inst19|q\(7) & !\ReadRegister1[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst23|q\(7),
	datac => \inst19|q\(7),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux24~0_combout\);

-- Location: LCCOMB_X24_Y26_N14
\inst70|Mux24~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux24~1_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux24~0_combout\ & (\inst31|q\(7))) # (!\inst70|Mux24~0_combout\ & ((\inst27|q\(7)))))) # (!\ReadRegister1[3]~input_o\ & (\inst70|Mux24~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst70|Mux24~0_combout\,
	datac => \inst31|q\(7),
	datad => \inst27|q\(7),
	combout => \inst70|Mux24~1_combout\);

-- Location: LCCOMB_X27_Y28_N2
\inst70|Mux24~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux24~7_combout\ = (\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\) # ((\inst24|q\(7))))) # (!\ReadRegister1[2]~input_o\ & (!\ReadRegister1[3]~input_o\ & (\inst20|q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst20|q\(7),
	datad => \inst24|q\(7),
	combout => \inst70|Mux24~7_combout\);

-- Location: LCCOMB_X26_Y28_N14
\inst70|Mux24~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux24~8_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux24~7_combout\ & ((\inst63|q\(7)))) # (!\inst70|Mux24~7_combout\ & (\inst28|q\(7))))) # (!\ReadRegister1[3]~input_o\ & (((\inst70|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst28|q\(7),
	datac => \inst63|q\(7),
	datad => \inst70|Mux24~7_combout\,
	combout => \inst70|Mux24~8_combout\);

-- Location: LCCOMB_X24_Y26_N10
\inst70|Mux24~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux24~9_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux24~6_combout\ & ((\inst70|Mux24~8_combout\))) # (!\inst70|Mux24~6_combout\ & (\inst70|Mux24~1_combout\)))) # (!\ReadRegister1[1]~input_o\ & (\inst70|Mux24~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst70|Mux24~6_combout\,
	datac => \inst70|Mux24~1_combout\,
	datad => \inst70|Mux24~8_combout\,
	combout => \inst70|Mux24~9_combout\);

-- Location: LCCOMB_X24_Y25_N6
\inst70|Mux24~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux24~18_combout\ = (\inst70|Mux24~17_combout\ & (((\inst16|q\(7)) # (!\ReadRegister1[1]~input_o\)))) # (!\inst70|Mux24~17_combout\ & (\inst15|q\(7) & ((\ReadRegister1[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux24~17_combout\,
	datab => \inst15|q\(7),
	datac => \inst16|q\(7),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux24~18_combout\);

-- Location: LCCOMB_X25_Y24_N20
\inst70|Mux24~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux24~13_combout\ = (\inst70|Mux24~12_combout\ & (((\inst8|q\(7))) # (!\ReadRegister1[1]~input_o\))) # (!\inst70|Mux24~12_combout\ & (\ReadRegister1[1]~input_o\ & ((\inst7|q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux24~12_combout\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst8|q\(7),
	datad => \inst7|q\(7),
	combout => \inst70|Mux24~13_combout\);

-- Location: LCCOMB_X26_Y23_N16
\inst70|Mux24~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux24~14_combout\ = (\inst70|Mux0~17_combout\ & ((\inst70|Mux0~18_combout\ & ((\inst70|Mux24~13_combout\))) # (!\inst70|Mux0~18_combout\ & (\inst2|q\(7))))) # (!\inst70|Mux0~17_combout\ & (((\inst70|Mux0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~17_combout\,
	datab => \inst2|q\(7),
	datac => \inst70|Mux0~18_combout\,
	datad => \inst70|Mux24~13_combout\,
	combout => \inst70|Mux24~14_combout\);

-- Location: FF_X26_Y23_N27
\inst4|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[7]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(7));

-- Location: LCCOMB_X26_Y23_N26
\inst70|Mux24~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux24~15_combout\ = (\inst70|Mux0~14_combout\ & ((\inst70|Mux24~14_combout\ & (\inst4|q\(7))) # (!\inst70|Mux24~14_combout\ & ((\inst3|q\(7)))))) # (!\inst70|Mux0~14_combout\ & (\inst70|Mux24~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~14_combout\,
	datab => \inst70|Mux24~14_combout\,
	datac => \inst4|q\(7),
	datad => \inst3|q\(7),
	combout => \inst70|Mux24~15_combout\);

-- Location: LCCOMB_X24_Y26_N28
\inst70|Mux24~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux24~16_combout\ = (\inst70|Mux0~10_combout\ & (((\inst70|Mux0~13_combout\)))) # (!\inst70|Mux0~10_combout\ & ((\inst70|Mux0~13_combout\ & (\inst70|Mux24~11_combout\)) # (!\inst70|Mux0~13_combout\ & ((\inst70|Mux24~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux24~11_combout\,
	datab => \inst70|Mux24~15_combout\,
	datac => \inst70|Mux0~10_combout\,
	datad => \inst70|Mux0~13_combout\,
	combout => \inst70|Mux24~16_combout\);

-- Location: LCCOMB_X24_Y26_N30
\inst70|Mux24~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux24~19_combout\ = (\inst70|Mux0~10_combout\ & ((\inst70|Mux24~16_combout\ & ((\inst70|Mux24~18_combout\))) # (!\inst70|Mux24~16_combout\ & (\inst70|Mux24~9_combout\)))) # (!\inst70|Mux0~10_combout\ & (((\inst70|Mux24~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux24~9_combout\,
	datab => \inst70|Mux24~18_combout\,
	datac => \inst70|Mux0~10_combout\,
	datad => \inst70|Mux24~16_combout\,
	combout => \inst70|Mux24~19_combout\);

-- Location: LCCOMB_X25_Y26_N28
\inst70|Mux25~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux25~1_combout\ = (\inst70|Mux25~0_combout\ & (((\inst12|q\(6))) # (!\ReadRegister1[1]~input_o\))) # (!\inst70|Mux25~0_combout\ & (\ReadRegister1[1]~input_o\ & ((\inst11|q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux25~0_combout\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst12|q\(6),
	datad => \inst11|q\(6),
	combout => \inst70|Mux25~1_combout\);

-- Location: FF_X23_Y25_N7
\inst31|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[6]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(6));

-- Location: FF_X23_Y25_N13
\inst27|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[6]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(6));

-- Location: LCCOMB_X23_Y25_N6
\inst70|Mux25~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux25~5_combout\ = (\inst70|Mux25~4_combout\ & (((\inst31|q\(6))) # (!\ReadRegister1[3]~input_o\))) # (!\inst70|Mux25~4_combout\ & (\ReadRegister1[3]~input_o\ & ((\inst27|q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux25~4_combout\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst31|q\(6),
	datad => \inst27|q\(6),
	combout => \inst70|Mux25~5_combout\);

-- Location: LCCOMB_X22_Y25_N28
\inst70|Mux25~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux25~8_combout\ = (\ReadRegister1[1]~input_o\ & (((\ReadRegister1[0]~input_o\) # (\inst70|Mux25~5_combout\)))) # (!\ReadRegister1[1]~input_o\ & (\inst70|Mux25~7_combout\ & (!\ReadRegister1[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux25~7_combout\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \ReadRegister1[0]~input_o\,
	datad => \inst70|Mux25~5_combout\,
	combout => \inst70|Mux25~8_combout\);

-- Location: FF_X25_Y16_N31
\inst18|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[6]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(6));

-- Location: FF_X25_Y16_N29
\inst26|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[6]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(6));

-- Location: LCCOMB_X25_Y16_N30
\inst70|Mux25~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux25~2_combout\ = (\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\) # ((\inst26|q\(6))))) # (!\ReadRegister1[3]~input_o\ & (!\ReadRegister1[2]~input_o\ & (\inst18|q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst18|q\(6),
	datad => \inst26|q\(6),
	combout => \inst70|Mux25~2_combout\);

-- Location: FF_X23_Y27_N3
\inst30|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[6]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(6));

-- Location: LCCOMB_X23_Y27_N2
\inst70|Mux25~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux25~3_combout\ = (\inst70|Mux25~2_combout\ & (((\inst30|q\(6)) # (!\ReadRegister1[2]~input_o\)))) # (!\inst70|Mux25~2_combout\ & (\inst22|q\(6) & ((\ReadRegister1[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|q\(6),
	datab => \inst70|Mux25~2_combout\,
	datac => \inst30|q\(6),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux25~3_combout\);

-- Location: FF_X26_Y28_N17
\inst28|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[6]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst28|q\(6));

-- Location: FF_X26_Y28_N27
\inst63|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[6]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(6));

-- Location: FF_X27_Y28_N7
\inst20|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[6]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(6));

-- Location: FF_X27_Y28_N5
\inst24|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[6]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst24|q\(6));

-- Location: LCCOMB_X27_Y28_N6
\inst70|Mux25~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux25~9_combout\ = (\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\) # ((\inst24|q\(6))))) # (!\ReadRegister1[2]~input_o\ & (!\ReadRegister1[3]~input_o\ & (\inst20|q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst20|q\(6),
	datad => \inst24|q\(6),
	combout => \inst70|Mux25~9_combout\);

-- Location: LCCOMB_X26_Y28_N26
\inst70|Mux25~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux25~10_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux25~9_combout\ & ((\inst63|q\(6)))) # (!\inst70|Mux25~9_combout\ & (\inst28|q\(6))))) # (!\ReadRegister1[3]~input_o\ & (((\inst70|Mux25~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst28|q\(6),
	datac => \inst63|q\(6),
	datad => \inst70|Mux25~9_combout\,
	combout => \inst70|Mux25~10_combout\);

-- Location: LCCOMB_X22_Y25_N30
\inst70|Mux25~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux25~11_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux25~8_combout\ & ((\inst70|Mux25~10_combout\))) # (!\inst70|Mux25~8_combout\ & (\inst70|Mux25~3_combout\)))) # (!\ReadRegister1[0]~input_o\ & (\inst70|Mux25~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst70|Mux25~8_combout\,
	datac => \inst70|Mux25~3_combout\,
	datad => \inst70|Mux25~10_combout\,
	combout => \inst70|Mux25~11_combout\);

-- Location: LCCOMB_X22_Y25_N24
\inst70|Mux25~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux25~16_combout\ = (\inst70|Mux0~13_combout\ & (((\inst70|Mux0~10_combout\)))) # (!\inst70|Mux0~13_combout\ & ((\inst70|Mux0~10_combout\ & ((\inst70|Mux25~11_combout\))) # (!\inst70|Mux0~10_combout\ & (\inst70|Mux25~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux25~15_combout\,
	datab => \inst70|Mux0~13_combout\,
	datac => \inst70|Mux25~11_combout\,
	datad => \inst70|Mux0~10_combout\,
	combout => \inst70|Mux25~16_combout\);

-- Location: FF_X23_Y22_N27
\inst16|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[6]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(6));

-- Location: LCCOMB_X25_Y22_N24
\inst70|Mux25~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux25~17_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst15|q\(6)) # ((\ReadRegister1[0]~input_o\)))) # (!\ReadRegister1[1]~input_o\ & (((\inst13|q\(6) & !\ReadRegister1[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|q\(6),
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst13|q\(6),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux25~17_combout\);

-- Location: LCCOMB_X23_Y22_N26
\inst70|Mux25~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux25~18_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux25~17_combout\ & ((\inst16|q\(6)))) # (!\inst70|Mux25~17_combout\ & (\inst14|q\(6))))) # (!\ReadRegister1[0]~input_o\ & (((\inst70|Mux25~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst14|q\(6),
	datac => \inst16|q\(6),
	datad => \inst70|Mux25~17_combout\,
	combout => \inst70|Mux25~18_combout\);

-- Location: LCCOMB_X22_Y25_N18
\inst70|Mux25~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux25~19_combout\ = (\inst70|Mux25~16_combout\ & (((\inst70|Mux25~18_combout\) # (!\inst70|Mux0~13_combout\)))) # (!\inst70|Mux25~16_combout\ & (\inst70|Mux25~1_combout\ & ((\inst70|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux25~1_combout\,
	datab => \inst70|Mux25~16_combout\,
	datac => \inst70|Mux25~18_combout\,
	datad => \inst70|Mux0~13_combout\,
	combout => \inst70|Mux25~19_combout\);

-- Location: FF_X27_Y28_N11
\inst20|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[5]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(5));

-- Location: LCCOMB_X27_Y28_N10
\inst70|Mux26~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux26~7_combout\ = (\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\) # ((\inst24|q\(5))))) # (!\ReadRegister1[2]~input_o\ & (!\ReadRegister1[3]~input_o\ & (\inst20|q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst20|q\(5),
	datad => \inst24|q\(5),
	combout => \inst70|Mux26~7_combout\);

-- Location: LCCOMB_X26_Y28_N22
\inst70|Mux26~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux26~8_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux26~7_combout\ & (\inst63|q\(5))) # (!\inst70|Mux26~7_combout\ & ((\inst28|q\(5)))))) # (!\ReadRegister1[3]~input_o\ & (\inst70|Mux26~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst70|Mux26~7_combout\,
	datac => \inst63|q\(5),
	datad => \inst28|q\(5),
	combout => \inst70|Mux26~8_combout\);

-- Location: LCCOMB_X30_Y27_N14
\inst70|Mux26~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux26~5_combout\ = (\inst70|Mux26~4_combout\ & (((\inst29|q\(5)) # (!\ReadRegister1[2]~input_o\)))) # (!\inst70|Mux26~4_combout\ & (\inst21|q\(5) & ((\ReadRegister1[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux26~4_combout\,
	datab => \inst21|q\(5),
	datac => \inst29|q\(5),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux26~5_combout\);

-- Location: LCCOMB_X25_Y16_N2
\inst70|Mux26~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux26~2_combout\ = (\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\) # ((\inst26|q\(5))))) # (!\ReadRegister1[3]~input_o\ & (!\ReadRegister1[2]~input_o\ & (\inst18|q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst18|q\(5),
	datad => \inst26|q\(5),
	combout => \inst70|Mux26~2_combout\);

-- Location: LCCOMB_X24_Y16_N2
\inst70|Mux26~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux26~3_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux26~2_combout\ & ((\inst30|q\(5)))) # (!\inst70|Mux26~2_combout\ & (\inst22|q\(5))))) # (!\ReadRegister1[2]~input_o\ & (((\inst70|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst22|q\(5),
	datac => \inst30|q\(5),
	datad => \inst70|Mux26~2_combout\,
	combout => \inst70|Mux26~3_combout\);

-- Location: LCCOMB_X22_Y25_N20
\inst70|Mux26~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux26~6_combout\ = (\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\) # ((\inst70|Mux26~3_combout\)))) # (!\ReadRegister1[0]~input_o\ & (!\ReadRegister1[1]~input_o\ & (\inst70|Mux26~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst70|Mux26~5_combout\,
	datad => \inst70|Mux26~3_combout\,
	combout => \inst70|Mux26~6_combout\);

-- Location: LCCOMB_X22_Y25_N6
\inst70|Mux26~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux26~9_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux26~6_combout\ & ((\inst70|Mux26~8_combout\))) # (!\inst70|Mux26~6_combout\ & (\inst70|Mux26~1_combout\)))) # (!\ReadRegister1[1]~input_o\ & (((\inst70|Mux26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux26~1_combout\,
	datab => \inst70|Mux26~8_combout\,
	datac => \ReadRegister1[1]~input_o\,
	datad => \inst70|Mux26~6_combout\,
	combout => \inst70|Mux26~9_combout\);

-- Location: LCCOMB_X25_Y22_N2
\inst70|Mux26~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux26~17_combout\ = (\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\) # ((\inst14|q\(5))))) # (!\ReadRegister1[0]~input_o\ & (!\ReadRegister1[1]~input_o\ & (\inst13|q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst13|q\(5),
	datad => \inst14|q\(5),
	combout => \inst70|Mux26~17_combout\);

-- Location: LCCOMB_X23_Y26_N14
\inst70|Mux26~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux26~18_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux26~17_combout\ & ((\inst16|q\(5)))) # (!\inst70|Mux26~17_combout\ & (\inst15|q\(5))))) # (!\ReadRegister1[1]~input_o\ & (((\inst70|Mux26~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|q\(5),
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst16|q\(5),
	datad => \inst70|Mux26~17_combout\,
	combout => \inst70|Mux26~18_combout\);

-- Location: FF_X25_Y24_N25
\inst8|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[5]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(5));

-- Location: FF_X25_Y20_N9
\inst6|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[5]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(5));

-- Location: FF_X25_Y20_N19
\inst5|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[5]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(5));

-- Location: LCCOMB_X25_Y20_N18
\inst70|Mux26~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux26~12_combout\ = (\ReadRegister1[1]~input_o\ & (((\ReadRegister1[0]~input_o\)))) # (!\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\ & (\inst6|q\(5))) # (!\ReadRegister1[0]~input_o\ & ((\inst5|q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \inst6|q\(5),
	datac => \inst5|q\(5),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux26~12_combout\);

-- Location: LCCOMB_X25_Y24_N24
\inst70|Mux26~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux26~13_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux26~12_combout\ & ((\inst8|q\(5)))) # (!\inst70|Mux26~12_combout\ & (\inst7|q\(5))))) # (!\ReadRegister1[1]~input_o\ & (((\inst70|Mux26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|q\(5),
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst8|q\(5),
	datad => \inst70|Mux26~12_combout\,
	combout => \inst70|Mux26~13_combout\);

-- Location: FF_X27_Y23_N11
\inst2|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[5]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(5));

-- Location: LCCOMB_X26_Y23_N18
\inst70|Mux26~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux26~14_combout\ = (\inst70|Mux0~17_combout\ & ((\inst70|Mux0~18_combout\ & (\inst70|Mux26~13_combout\)) # (!\inst70|Mux0~18_combout\ & ((\inst2|q\(5)))))) # (!\inst70|Mux0~17_combout\ & (((\inst70|Mux0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~17_combout\,
	datab => \inst70|Mux26~13_combout\,
	datac => \inst70|Mux0~18_combout\,
	datad => \inst2|q\(5),
	combout => \inst70|Mux26~14_combout\);

-- Location: FF_X26_Y23_N23
\inst4|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[5]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(5));

-- Location: FF_X26_Y23_N29
\inst3|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[5]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(5));

-- Location: LCCOMB_X26_Y23_N22
\inst70|Mux26~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux26~15_combout\ = (\inst70|Mux0~14_combout\ & ((\inst70|Mux26~14_combout\ & (\inst4|q\(5))) # (!\inst70|Mux26~14_combout\ & ((\inst3|q\(5)))))) # (!\inst70|Mux0~14_combout\ & (\inst70|Mux26~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~14_combout\,
	datab => \inst70|Mux26~14_combout\,
	datac => \inst4|q\(5),
	datad => \inst3|q\(5),
	combout => \inst70|Mux26~15_combout\);

-- Location: LCCOMB_X23_Y26_N20
\inst70|Mux26~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux26~16_combout\ = (\inst70|Mux0~13_combout\ & ((\inst70|Mux26~11_combout\) # ((\inst70|Mux0~10_combout\)))) # (!\inst70|Mux0~13_combout\ & (((!\inst70|Mux0~10_combout\ & \inst70|Mux26~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux26~11_combout\,
	datab => \inst70|Mux0~13_combout\,
	datac => \inst70|Mux0~10_combout\,
	datad => \inst70|Mux26~15_combout\,
	combout => \inst70|Mux26~16_combout\);

-- Location: LCCOMB_X22_Y25_N8
\inst70|Mux26~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux26~19_combout\ = (\inst70|Mux0~10_combout\ & ((\inst70|Mux26~16_combout\ & ((\inst70|Mux26~18_combout\))) # (!\inst70|Mux26~16_combout\ & (\inst70|Mux26~9_combout\)))) # (!\inst70|Mux0~10_combout\ & (((\inst70|Mux26~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux26~9_combout\,
	datab => \inst70|Mux0~10_combout\,
	datac => \inst70|Mux26~18_combout\,
	datad => \inst70|Mux26~16_combout\,
	combout => \inst70|Mux26~19_combout\);

-- Location: FF_X23_Y22_N31
\inst16|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[4]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|q\(4));

-- Location: LCCOMB_X23_Y22_N30
\inst70|Mux27~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux27~18_combout\ = (\inst70|Mux27~17_combout\ & (((\inst16|q\(4))) # (!\ReadRegister1[0]~input_o\))) # (!\inst70|Mux27~17_combout\ & (\ReadRegister1[0]~input_o\ & ((\inst14|q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux27~17_combout\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst16|q\(4),
	datad => \inst14|q\(4),
	combout => \inst70|Mux27~18_combout\);

-- Location: LCCOMB_X28_Y20_N18
\inst70|Mux27~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux27~15_combout\ = (\inst70|Mux27~14_combout\ & (((\inst4|q\(4)) # (!\inst70|Mux0~14_combout\)))) # (!\inst70|Mux27~14_combout\ & (\inst3|q\(4) & ((\inst70|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux27~14_combout\,
	datab => \inst3|q\(4),
	datac => \inst4|q\(4),
	datad => \inst70|Mux0~14_combout\,
	combout => \inst70|Mux27~15_combout\);

-- Location: FF_X22_Y21_N19
\inst31|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[4]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(4));

-- Location: LCCOMB_X22_Y21_N18
\inst70|Mux27~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux27~5_combout\ = (\inst70|Mux27~4_combout\ & (((\inst31|q\(4))) # (!\ReadRegister1[3]~input_o\))) # (!\inst70|Mux27~4_combout\ & (\ReadRegister1[3]~input_o\ & ((\inst27|q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux27~4_combout\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst31|q\(4),
	datad => \inst27|q\(4),
	combout => \inst70|Mux27~5_combout\);

-- Location: FF_X29_Y27_N5
\inst17|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[4]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(4));

-- Location: LCCOMB_X29_Y27_N4
\inst70|Mux27~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux27~6_combout\ = (\ReadRegister1[2]~input_o\ & (((\ReadRegister1[3]~input_o\)))) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & (\inst25|q\(4))) # (!\ReadRegister1[3]~input_o\ & ((\inst17|q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst25|q\(4),
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst17|q\(4),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux27~6_combout\);

-- Location: LCCOMB_X30_Y27_N10
\inst70|Mux27~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux27~7_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux27~6_combout\ & (\inst29|q\(4))) # (!\inst70|Mux27~6_combout\ & ((\inst21|q\(4)))))) # (!\ReadRegister1[2]~input_o\ & (\inst70|Mux27~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst70|Mux27~6_combout\,
	datac => \inst29|q\(4),
	datad => \inst21|q\(4),
	combout => \inst70|Mux27~7_combout\);

-- Location: LCCOMB_X25_Y20_N26
\inst70|Mux27~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux27~8_combout\ = (\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\) # ((\inst70|Mux27~5_combout\)))) # (!\ReadRegister1[1]~input_o\ & (!\ReadRegister1[0]~input_o\ & ((\inst70|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst70|Mux27~5_combout\,
	datad => \inst70|Mux27~7_combout\,
	combout => \inst70|Mux27~8_combout\);

-- Location: FF_X27_Y28_N23
\inst20|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[4]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst20|q\(4));

-- Location: LCCOMB_X27_Y28_N22
\inst70|Mux27~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux27~9_combout\ = (\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\) # ((\inst24|q\(4))))) # (!\ReadRegister1[2]~input_o\ & (!\ReadRegister1[3]~input_o\ & (\inst20|q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst20|q\(4),
	datad => \inst24|q\(4),
	combout => \inst70|Mux27~9_combout\);

-- Location: LCCOMB_X26_Y28_N10
\inst70|Mux27~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux27~10_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux27~9_combout\ & ((\inst63|q\(4)))) # (!\inst70|Mux27~9_combout\ & (\inst28|q\(4))))) # (!\ReadRegister1[3]~input_o\ & (((\inst70|Mux27~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst28|q\(4),
	datac => \inst63|q\(4),
	datad => \inst70|Mux27~9_combout\,
	combout => \inst70|Mux27~10_combout\);

-- Location: LCCOMB_X25_Y20_N28
\inst70|Mux27~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux27~11_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux27~8_combout\ & ((\inst70|Mux27~10_combout\))) # (!\inst70|Mux27~8_combout\ & (\inst70|Mux27~3_combout\)))) # (!\ReadRegister1[0]~input_o\ & (((\inst70|Mux27~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux27~3_combout\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst70|Mux27~8_combout\,
	datad => \inst70|Mux27~10_combout\,
	combout => \inst70|Mux27~11_combout\);

-- Location: LCCOMB_X25_Y20_N14
\inst70|Mux27~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux27~16_combout\ = (\inst70|Mux0~10_combout\ & (((\inst70|Mux0~13_combout\) # (\inst70|Mux27~11_combout\)))) # (!\inst70|Mux0~10_combout\ & (\inst70|Mux27~15_combout\ & (!\inst70|Mux0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~10_combout\,
	datab => \inst70|Mux27~15_combout\,
	datac => \inst70|Mux0~13_combout\,
	datad => \inst70|Mux27~11_combout\,
	combout => \inst70|Mux27~16_combout\);

-- Location: FF_X26_Y18_N11
\inst12|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[4]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(4));

-- Location: LCCOMB_X26_Y18_N10
\inst70|Mux27~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux27~1_combout\ = (\inst70|Mux27~0_combout\ & (((\inst12|q\(4))) # (!\ReadRegister1[1]~input_o\))) # (!\inst70|Mux27~0_combout\ & (\ReadRegister1[1]~input_o\ & ((\inst11|q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux27~0_combout\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst12|q\(4),
	datad => \inst11|q\(4),
	combout => \inst70|Mux27~1_combout\);

-- Location: LCCOMB_X25_Y20_N0
\inst70|Mux27~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux27~19_combout\ = (\inst70|Mux27~16_combout\ & ((\inst70|Mux27~18_combout\) # ((!\inst70|Mux0~13_combout\)))) # (!\inst70|Mux27~16_combout\ & (((\inst70|Mux0~13_combout\ & \inst70|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux27~18_combout\,
	datab => \inst70|Mux27~16_combout\,
	datac => \inst70|Mux0~13_combout\,
	datad => \inst70|Mux27~1_combout\,
	combout => \inst70|Mux27~19_combout\);

-- Location: FF_X22_Y21_N21
\inst27|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[3]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(3));

-- Location: FF_X22_Y21_N23
\inst31|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[3]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(3));

-- Location: FF_X22_Y24_N23
\inst19|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[3]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|q\(3));

-- Location: FF_X22_Y24_N13
\inst23|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[3]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst23|q\(3));

-- Location: LCCOMB_X22_Y24_N22
\inst70|Mux28~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux28~0_combout\ = (\ReadRegister1[3]~input_o\ & (\ReadRegister1[2]~input_o\)) # (!\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\ & ((\inst23|q\(3)))) # (!\ReadRegister1[2]~input_o\ & (\inst19|q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst19|q\(3),
	datad => \inst23|q\(3),
	combout => \inst70|Mux28~0_combout\);

-- Location: LCCOMB_X22_Y21_N22
\inst70|Mux28~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux28~1_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux28~0_combout\ & ((\inst31|q\(3)))) # (!\inst70|Mux28~0_combout\ & (\inst27|q\(3))))) # (!\ReadRegister1[3]~input_o\ & (((\inst70|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst27|q\(3),
	datac => \inst31|q\(3),
	datad => \inst70|Mux28~0_combout\,
	combout => \inst70|Mux28~1_combout\);

-- Location: LCCOMB_X29_Y27_N24
\inst70|Mux28~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux28~4_combout\ = (\ReadRegister1[2]~input_o\ & (((\ReadRegister1[3]~input_o\)))) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & (\inst25|q\(3))) # (!\ReadRegister1[3]~input_o\ & ((\inst17|q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst25|q\(3),
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst17|q\(3),
	datad => \ReadRegister1[3]~input_o\,
	combout => \inst70|Mux28~4_combout\);

-- Location: FF_X30_Y27_N23
\inst29|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[3]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst29|q\(3));

-- Location: LCCOMB_X30_Y27_N22
\inst70|Mux28~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux28~5_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux28~4_combout\ & (\inst29|q\(3))) # (!\inst70|Mux28~4_combout\ & ((\inst21|q\(3)))))) # (!\ReadRegister1[2]~input_o\ & (\inst70|Mux28~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst70|Mux28~4_combout\,
	datac => \inst29|q\(3),
	datad => \inst21|q\(3),
	combout => \inst70|Mux28~5_combout\);

-- Location: FF_X25_Y16_N11
\inst18|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[3]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(3));

-- Location: FF_X25_Y16_N1
\inst26|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[3]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(3));

-- Location: LCCOMB_X25_Y16_N10
\inst70|Mux28~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux28~2_combout\ = (\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\) # ((\inst26|q\(3))))) # (!\ReadRegister1[3]~input_o\ & (!\ReadRegister1[2]~input_o\ & (\inst18|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst18|q\(3),
	datad => \inst26|q\(3),
	combout => \inst70|Mux28~2_combout\);

-- Location: FF_X24_Y16_N11
\inst30|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[3]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(3));

-- Location: FF_X24_Y16_N1
\inst22|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[3]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(3));

-- Location: LCCOMB_X24_Y16_N10
\inst70|Mux28~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux28~3_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux28~2_combout\ & (\inst30|q\(3))) # (!\inst70|Mux28~2_combout\ & ((\inst22|q\(3)))))) # (!\ReadRegister1[2]~input_o\ & (\inst70|Mux28~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst70|Mux28~2_combout\,
	datac => \inst30|q\(3),
	datad => \inst22|q\(3),
	combout => \inst70|Mux28~3_combout\);

-- Location: LCCOMB_X28_Y21_N26
\inst70|Mux28~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux28~6_combout\ = (\ReadRegister1[0]~input_o\ & (((\inst70|Mux28~3_combout\) # (\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & (\inst70|Mux28~5_combout\ & ((!\ReadRegister1[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst70|Mux28~5_combout\,
	datac => \inst70|Mux28~3_combout\,
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux28~6_combout\);

-- Location: LCCOMB_X28_Y21_N12
\inst70|Mux28~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux28~9_combout\ = (\inst70|Mux28~6_combout\ & ((\inst70|Mux28~8_combout\) # ((!\ReadRegister1[1]~input_o\)))) # (!\inst70|Mux28~6_combout\ & (((\inst70|Mux28~1_combout\ & \ReadRegister1[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux28~8_combout\,
	datab => \inst70|Mux28~1_combout\,
	datac => \inst70|Mux28~6_combout\,
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux28~9_combout\);

-- Location: FF_X25_Y22_N19
\inst13|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[3]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(3));

-- Location: FF_X24_Y22_N19
\inst14|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[3]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(3));

-- Location: LCCOMB_X25_Y22_N18
\inst70|Mux28~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux28~17_combout\ = (\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\) # ((\inst14|q\(3))))) # (!\ReadRegister1[0]~input_o\ & (!\ReadRegister1[1]~input_o\ & (\inst13|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst13|q\(3),
	datad => \inst14|q\(3),
	combout => \inst70|Mux28~17_combout\);

-- Location: LCCOMB_X27_Y22_N0
\inst70|Mux28~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux28~18_combout\ = (\inst70|Mux28~17_combout\ & (((\inst16|q\(3)) # (!\ReadRegister1[1]~input_o\)))) # (!\inst70|Mux28~17_combout\ & (\inst15|q\(3) & ((\ReadRegister1[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|q\(3),
	datab => \inst70|Mux28~17_combout\,
	datac => \inst16|q\(3),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux28~18_combout\);

-- Location: FF_X26_Y23_N11
\inst4|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[3]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(3));

-- Location: LCCOMB_X26_Y23_N20
\inst70|Mux28~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux28~14_combout\ = (\inst70|Mux0~18_combout\ & ((\inst70|Mux28~13_combout\) # ((!\inst70|Mux0~17_combout\)))) # (!\inst70|Mux0~18_combout\ & (((\inst2|q\(3) & \inst70|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux28~13_combout\,
	datab => \inst2|q\(3),
	datac => \inst70|Mux0~18_combout\,
	datad => \inst70|Mux0~17_combout\,
	combout => \inst70|Mux28~14_combout\);

-- Location: LCCOMB_X26_Y23_N10
\inst70|Mux28~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux28~15_combout\ = (\inst70|Mux0~14_combout\ & ((\inst70|Mux28~14_combout\ & ((\inst4|q\(3)))) # (!\inst70|Mux28~14_combout\ & (\inst3|q\(3))))) # (!\inst70|Mux0~14_combout\ & (((\inst70|Mux28~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~14_combout\,
	datab => \inst3|q\(3),
	datac => \inst4|q\(3),
	datad => \inst70|Mux28~14_combout\,
	combout => \inst70|Mux28~15_combout\);

-- Location: LCCOMB_X28_Y21_N14
\inst70|Mux28~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux28~16_combout\ = (\inst70|Mux0~13_combout\ & ((\inst70|Mux28~11_combout\) # ((\inst70|Mux0~10_combout\)))) # (!\inst70|Mux0~13_combout\ & (((\inst70|Mux28~15_combout\ & !\inst70|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux28~11_combout\,
	datab => \inst70|Mux28~15_combout\,
	datac => \inst70|Mux0~13_combout\,
	datad => \inst70|Mux0~10_combout\,
	combout => \inst70|Mux28~16_combout\);

-- Location: LCCOMB_X28_Y21_N16
\inst70|Mux28~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux28~19_combout\ = (\inst70|Mux28~16_combout\ & (((\inst70|Mux28~18_combout\) # (!\inst70|Mux0~10_combout\)))) # (!\inst70|Mux28~16_combout\ & (\inst70|Mux28~9_combout\ & ((\inst70|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux28~9_combout\,
	datab => \inst70|Mux28~18_combout\,
	datac => \inst70|Mux28~16_combout\,
	datad => \inst70|Mux0~10_combout\,
	combout => \inst70|Mux28~19_combout\);

-- Location: FF_X26_Y28_N31
\inst63|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[2]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst63|q\(2));

-- Location: LCCOMB_X27_Y28_N14
\inst70|Mux29~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux29~9_combout\ = (\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\) # ((\inst24|q\(2))))) # (!\ReadRegister1[2]~input_o\ & (!\ReadRegister1[3]~input_o\ & (\inst20|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst20|q\(2),
	datad => \inst24|q\(2),
	combout => \inst70|Mux29~9_combout\);

-- Location: LCCOMB_X26_Y28_N30
\inst70|Mux29~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux29~10_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst70|Mux29~9_combout\ & ((\inst63|q\(2)))) # (!\inst70|Mux29~9_combout\ & (\inst28|q\(2))))) # (!\ReadRegister1[3]~input_o\ & (((\inst70|Mux29~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst28|q\(2),
	datac => \inst63|q\(2),
	datad => \inst70|Mux29~9_combout\,
	combout => \inst70|Mux29~10_combout\);

-- Location: LCCOMB_X25_Y16_N14
\inst70|Mux29~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux29~2_combout\ = (\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\) # ((\inst26|q\(2))))) # (!\ReadRegister1[3]~input_o\ & (!\ReadRegister1[2]~input_o\ & (\inst18|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst18|q\(2),
	datad => \inst26|q\(2),
	combout => \inst70|Mux29~2_combout\);

-- Location: LCCOMB_X24_Y16_N6
\inst70|Mux29~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux29~3_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux29~2_combout\ & (\inst30|q\(2))) # (!\inst70|Mux29~2_combout\ & ((\inst22|q\(2)))))) # (!\ReadRegister1[2]~input_o\ & (\inst70|Mux29~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst70|Mux29~2_combout\,
	datac => \inst30|q\(2),
	datad => \inst22|q\(2),
	combout => \inst70|Mux29~3_combout\);

-- Location: LCCOMB_X23_Y26_N16
\inst70|Mux29~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux29~11_combout\ = (\inst70|Mux29~8_combout\ & (((\inst70|Mux29~10_combout\)) # (!\ReadRegister1[0]~input_o\))) # (!\inst70|Mux29~8_combout\ & (\ReadRegister1[0]~input_o\ & ((\inst70|Mux29~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux29~8_combout\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst70|Mux29~10_combout\,
	datad => \inst70|Mux29~3_combout\,
	combout => \inst70|Mux29~11_combout\);

-- Location: LCCOMB_X23_Y26_N26
\inst70|Mux29~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux29~16_combout\ = (\inst70|Mux0~13_combout\ & (((\inst70|Mux0~10_combout\)))) # (!\inst70|Mux0~13_combout\ & ((\inst70|Mux0~10_combout\ & ((\inst70|Mux29~11_combout\))) # (!\inst70|Mux0~10_combout\ & (\inst70|Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux29~15_combout\,
	datab => \inst70|Mux0~13_combout\,
	datac => \inst70|Mux0~10_combout\,
	datad => \inst70|Mux29~11_combout\,
	combout => \inst70|Mux29~16_combout\);

-- Location: LCCOMB_X23_Y26_N8
\inst70|Mux29~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux29~1_combout\ = (\inst70|Mux29~0_combout\ & (((\inst12|q\(2))) # (!\ReadRegister1[1]~input_o\))) # (!\inst70|Mux29~0_combout\ & (\ReadRegister1[1]~input_o\ & ((\inst11|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux29~0_combout\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst12|q\(2),
	datad => \inst11|q\(2),
	combout => \inst70|Mux29~1_combout\);

-- Location: LCCOMB_X23_Y26_N10
\inst70|Mux29~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux29~18_combout\ = (\inst70|Mux29~17_combout\ & (((\inst16|q\(2)) # (!\ReadRegister1[0]~input_o\)))) # (!\inst70|Mux29~17_combout\ & (\inst14|q\(2) & ((\ReadRegister1[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux29~17_combout\,
	datab => \inst14|q\(2),
	datac => \inst16|q\(2),
	datad => \ReadRegister1[0]~input_o\,
	combout => \inst70|Mux29~18_combout\);

-- Location: LCCOMB_X23_Y26_N4
\inst70|Mux29~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux29~19_combout\ = (\inst70|Mux29~16_combout\ & (((\inst70|Mux29~18_combout\)) # (!\inst70|Mux0~13_combout\))) # (!\inst70|Mux29~16_combout\ & (\inst70|Mux0~13_combout\ & (\inst70|Mux29~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux29~16_combout\,
	datab => \inst70|Mux0~13_combout\,
	datac => \inst70|Mux29~1_combout\,
	datad => \inst70|Mux29~18_combout\,
	combout => \inst70|Mux29~19_combout\);

-- Location: FF_X23_Y21_N31
\inst13|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[1]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|q\(1));

-- Location: FF_X23_Y21_N29
\inst14|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[1]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst14|q\(1));

-- Location: LCCOMB_X23_Y21_N30
\inst70|Mux30~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux30~17_combout\ = (\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\) # ((\inst14|q\(1))))) # (!\ReadRegister1[0]~input_o\ & (!\ReadRegister1[1]~input_o\ & (\inst13|q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst13|q\(1),
	datad => \inst14|q\(1),
	combout => \inst70|Mux30~17_combout\);

-- Location: LCCOMB_X24_Y24_N16
\inst70|Mux30~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux30~18_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux30~17_combout\ & ((\inst16|q\(1)))) # (!\inst70|Mux30~17_combout\ & (\inst15|q\(1))))) # (!\ReadRegister1[1]~input_o\ & (((\inst70|Mux30~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|q\(1),
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst16|q\(1),
	datad => \inst70|Mux30~17_combout\,
	combout => \inst70|Mux30~18_combout\);

-- Location: FF_X23_Y25_N31
\inst31|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[1]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(1));

-- Location: FF_X23_Y25_N29
\inst27|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[1]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst27|q\(1));

-- Location: LCCOMB_X23_Y25_N30
\inst70|Mux30~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux30~1_combout\ = (\inst70|Mux30~0_combout\ & (((\inst31|q\(1))) # (!\ReadRegister1[3]~input_o\))) # (!\inst70|Mux30~0_combout\ & (\ReadRegister1[3]~input_o\ & ((\inst27|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux30~0_combout\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst31|q\(1),
	datad => \inst27|q\(1),
	combout => \inst70|Mux30~1_combout\);

-- Location: FF_X22_Y23_N1
\inst22|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[1]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst22|q\(1));

-- Location: FF_X22_Y23_N11
\inst30|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[1]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(1));

-- Location: FF_X25_Y16_N9
\inst26|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[1]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst26|q\(1));

-- Location: FF_X25_Y16_N19
\inst18|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[1]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(1));

-- Location: LCCOMB_X25_Y16_N18
\inst70|Mux30~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux30~2_combout\ = (\ReadRegister1[3]~input_o\ & ((\inst26|q\(1)) # ((\ReadRegister1[2]~input_o\)))) # (!\ReadRegister1[3]~input_o\ & (((\inst18|q\(1) & !\ReadRegister1[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \inst26|q\(1),
	datac => \inst18|q\(1),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux30~2_combout\);

-- Location: LCCOMB_X22_Y23_N10
\inst70|Mux30~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux30~3_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux30~2_combout\ & ((\inst30|q\(1)))) # (!\inst70|Mux30~2_combout\ & (\inst22|q\(1))))) # (!\ReadRegister1[2]~input_o\ & (((\inst70|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst22|q\(1),
	datac => \inst30|q\(1),
	datad => \inst70|Mux30~2_combout\,
	combout => \inst70|Mux30~3_combout\);

-- Location: FF_X21_Y27_N31
\inst17|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[1]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst17|q\(1));

-- Location: LCCOMB_X21_Y27_N30
\inst70|Mux30~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux30~4_combout\ = (\ReadRegister1[2]~input_o\ & (\ReadRegister1[3]~input_o\)) # (!\ReadRegister1[2]~input_o\ & ((\ReadRegister1[3]~input_o\ & ((\inst25|q\(1)))) # (!\ReadRegister1[3]~input_o\ & (\inst17|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst17|q\(1),
	datad => \inst25|q\(1),
	combout => \inst70|Mux30~4_combout\);

-- Location: LCCOMB_X22_Y27_N18
\inst70|Mux30~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux30~5_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux30~4_combout\ & ((\inst29|q\(1)))) # (!\inst70|Mux30~4_combout\ & (\inst21|q\(1))))) # (!\ReadRegister1[2]~input_o\ & (((\inst70|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst21|q\(1),
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst29|q\(1),
	datad => \inst70|Mux30~4_combout\,
	combout => \inst70|Mux30~5_combout\);

-- Location: LCCOMB_X24_Y24_N0
\inst70|Mux30~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux30~6_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux30~3_combout\) # ((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & (((!\ReadRegister1[1]~input_o\ & \inst70|Mux30~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst70|Mux30~3_combout\,
	datac => \ReadRegister1[1]~input_o\,
	datad => \inst70|Mux30~5_combout\,
	combout => \inst70|Mux30~6_combout\);

-- Location: LCCOMB_X24_Y24_N26
\inst70|Mux30~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux30~9_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux30~6_combout\ & (\inst70|Mux30~8_combout\)) # (!\inst70|Mux30~6_combout\ & ((\inst70|Mux30~1_combout\))))) # (!\ReadRegister1[1]~input_o\ & (((\inst70|Mux30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux30~8_combout\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst70|Mux30~1_combout\,
	datad => \inst70|Mux30~6_combout\,
	combout => \inst70|Mux30~9_combout\);

-- Location: FF_X22_Y25_N23
\inst8|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[1]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(1));

-- Location: LCCOMB_X25_Y20_N24
\inst70|Mux30~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux30~12_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst6|q\(1)) # ((\ReadRegister1[1]~input_o\)))) # (!\ReadRegister1[0]~input_o\ & (((\inst5|q\(1) & !\ReadRegister1[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|q\(1),
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst5|q\(1),
	datad => \ReadRegister1[1]~input_o\,
	combout => \inst70|Mux30~12_combout\);

-- Location: LCCOMB_X22_Y25_N22
\inst70|Mux30~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux30~13_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux30~12_combout\ & ((\inst8|q\(1)))) # (!\inst70|Mux30~12_combout\ & (\inst7|q\(1))))) # (!\ReadRegister1[1]~input_o\ & (((\inst70|Mux30~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|q\(1),
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst8|q\(1),
	datad => \inst70|Mux30~12_combout\,
	combout => \inst70|Mux30~13_combout\);

-- Location: LCCOMB_X26_Y24_N20
\inst70|Mux30~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux30~14_combout\ = (\inst70|Mux0~18_combout\ & (((\inst70|Mux30~13_combout\) # (!\inst70|Mux0~17_combout\)))) # (!\inst70|Mux0~18_combout\ & (\inst2|q\(1) & ((\inst70|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|q\(1),
	datab => \inst70|Mux30~13_combout\,
	datac => \inst70|Mux0~18_combout\,
	datad => \inst70|Mux0~17_combout\,
	combout => \inst70|Mux30~14_combout\);

-- Location: FF_X26_Y24_N27
\inst4|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[1]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(1));

-- Location: LCCOMB_X26_Y24_N26
\inst70|Mux30~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux30~15_combout\ = (\inst70|Mux0~14_combout\ & ((\inst70|Mux30~14_combout\ & (\inst4|q\(1))) # (!\inst70|Mux30~14_combout\ & ((\inst3|q\(1)))))) # (!\inst70|Mux0~14_combout\ & (\inst70|Mux30~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~14_combout\,
	datab => \inst70|Mux30~14_combout\,
	datac => \inst4|q\(1),
	datad => \inst3|q\(1),
	combout => \inst70|Mux30~15_combout\);

-- Location: LCCOMB_X24_Y24_N12
\inst70|Mux30~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux30~16_combout\ = (\inst70|Mux0~10_combout\ & (((\inst70|Mux0~13_combout\)))) # (!\inst70|Mux0~10_combout\ & ((\inst70|Mux0~13_combout\ & (\inst70|Mux30~11_combout\)) # (!\inst70|Mux0~13_combout\ & ((\inst70|Mux30~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux30~11_combout\,
	datab => \inst70|Mux0~10_combout\,
	datac => \inst70|Mux0~13_combout\,
	datad => \inst70|Mux30~15_combout\,
	combout => \inst70|Mux30~16_combout\);

-- Location: LCCOMB_X24_Y24_N30
\inst70|Mux30~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux30~19_combout\ = (\inst70|Mux0~10_combout\ & ((\inst70|Mux30~16_combout\ & (\inst70|Mux30~18_combout\)) # (!\inst70|Mux30~16_combout\ & ((\inst70|Mux30~9_combout\))))) # (!\inst70|Mux0~10_combout\ & (((\inst70|Mux30~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux30~18_combout\,
	datab => \inst70|Mux0~10_combout\,
	datac => \inst70|Mux30~9_combout\,
	datad => \inst70|Mux30~16_combout\,
	combout => \inst70|Mux30~19_combout\);

-- Location: LCCOMB_X26_Y20_N20
\inst70|Mux31~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux31~17_combout\ = (\ReadRegister1[0]~input_o\ & (\ReadRegister1[1]~input_o\)) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & ((\inst15|q\(0)))) # (!\ReadRegister1[1]~input_o\ & (\inst13|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst13|q\(0),
	datad => \inst15|q\(0),
	combout => \inst70|Mux31~17_combout\);

-- Location: LCCOMB_X24_Y23_N26
\inst70|Mux31~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux31~18_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux31~17_combout\ & ((\inst16|q\(0)))) # (!\inst70|Mux31~17_combout\ & (\inst14|q\(0))))) # (!\ReadRegister1[0]~input_o\ & (((\inst70|Mux31~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst14|q\(0),
	datac => \inst16|q\(0),
	datad => \inst70|Mux31~17_combout\,
	combout => \inst70|Mux31~18_combout\);

-- Location: FF_X24_Y23_N9
\inst12|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[0]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|q\(0));

-- Location: FF_X25_Y19_N7
\inst9|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[0]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|q\(0));

-- Location: LCCOMB_X25_Y19_N6
\inst70|Mux31~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux31~0_combout\ = (\ReadRegister1[1]~input_o\ & (\ReadRegister1[0]~input_o\)) # (!\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\ & ((\inst10|q\(0)))) # (!\ReadRegister1[0]~input_o\ & (\inst9|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst9|q\(0),
	datad => \inst10|q\(0),
	combout => \inst70|Mux31~0_combout\);

-- Location: LCCOMB_X24_Y23_N8
\inst70|Mux31~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux31~1_combout\ = (\ReadRegister1[1]~input_o\ & ((\inst70|Mux31~0_combout\ & ((\inst12|q\(0)))) # (!\inst70|Mux31~0_combout\ & (\inst11|q\(0))))) # (!\ReadRegister1[1]~input_o\ & (((\inst70|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|q\(0),
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst12|q\(0),
	datad => \inst70|Mux31~0_combout\,
	combout => \inst70|Mux31~1_combout\);

-- Location: FF_X23_Y24_N19
\inst3|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[0]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|q\(0));

-- Location: FF_X23_Y24_N21
\inst4|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[0]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|q\(0));

-- Location: FF_X31_Y22_N11
\inst5|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[0]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|q\(0));

-- Location: FF_X31_Y22_N17
\inst7|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[0]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|q\(0));

-- Location: LCCOMB_X31_Y22_N10
\inst70|Mux31~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux31~12_combout\ = (\ReadRegister1[1]~input_o\ & ((\ReadRegister1[0]~input_o\) # ((\inst7|q\(0))))) # (!\ReadRegister1[1]~input_o\ & (!\ReadRegister1[0]~input_o\ & (\inst5|q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[1]~input_o\,
	datab => \ReadRegister1[0]~input_o\,
	datac => \inst5|q\(0),
	datad => \inst7|q\(0),
	combout => \inst70|Mux31~12_combout\);

-- Location: FF_X25_Y25_N13
\inst8|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[0]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst8|q\(0));

-- Location: FF_X25_Y25_N27
\inst6|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[0]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|q\(0));

-- Location: LCCOMB_X25_Y25_N12
\inst70|Mux31~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux31~13_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux31~12_combout\ & (\inst8|q\(0))) # (!\inst70|Mux31~12_combout\ & ((\inst6|q\(0)))))) # (!\ReadRegister1[0]~input_o\ & (\inst70|Mux31~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \inst70|Mux31~12_combout\,
	datac => \inst8|q\(0),
	datad => \inst6|q\(0),
	combout => \inst70|Mux31~13_combout\);

-- Location: FF_X25_Y23_N23
\inst2|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[0]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|q\(0));

-- Location: LCCOMB_X23_Y24_N12
\inst70|Mux31~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux31~14_combout\ = (\inst70|Mux0~18_combout\ & ((\inst70|Mux31~13_combout\) # ((!\inst70|Mux0~17_combout\)))) # (!\inst70|Mux0~18_combout\ & (((\inst2|q\(0) & \inst70|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~18_combout\,
	datab => \inst70|Mux31~13_combout\,
	datac => \inst2|q\(0),
	datad => \inst70|Mux0~17_combout\,
	combout => \inst70|Mux31~14_combout\);

-- Location: LCCOMB_X23_Y24_N20
\inst70|Mux31~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux31~15_combout\ = (\inst70|Mux0~14_combout\ & ((\inst70|Mux31~14_combout\ & ((\inst4|q\(0)))) # (!\inst70|Mux31~14_combout\ & (\inst3|q\(0))))) # (!\inst70|Mux0~14_combout\ & (((\inst70|Mux31~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~14_combout\,
	datab => \inst3|q\(0),
	datac => \inst4|q\(0),
	datad => \inst70|Mux31~14_combout\,
	combout => \inst70|Mux31~15_combout\);

-- Location: FF_X22_Y23_N31
\inst30|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[0]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst30|q\(0));

-- Location: FF_X25_Y16_N7
\inst18|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[0]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst18|q\(0));

-- Location: LCCOMB_X25_Y16_N6
\inst70|Mux31~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux31~2_combout\ = (\ReadRegister1[3]~input_o\ & ((\ReadRegister1[2]~input_o\) # ((\inst26|q\(0))))) # (!\ReadRegister1[3]~input_o\ & (!\ReadRegister1[2]~input_o\ & (\inst18|q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[3]~input_o\,
	datab => \ReadRegister1[2]~input_o\,
	datac => \inst18|q\(0),
	datad => \inst26|q\(0),
	combout => \inst70|Mux31~2_combout\);

-- Location: LCCOMB_X22_Y23_N30
\inst70|Mux31~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux31~3_combout\ = (\ReadRegister1[2]~input_o\ & ((\inst70|Mux31~2_combout\ & ((\inst30|q\(0)))) # (!\inst70|Mux31~2_combout\ & (\inst22|q\(0))))) # (!\ReadRegister1[2]~input_o\ & (((\inst70|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[2]~input_o\,
	datab => \inst22|q\(0),
	datac => \inst30|q\(0),
	datad => \inst70|Mux31~2_combout\,
	combout => \inst70|Mux31~3_combout\);

-- Location: LCCOMB_X31_Y26_N14
\inst70|Mux31~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux31~7_combout\ = (\inst70|Mux31~6_combout\ & (((\inst29|q\(0)) # (!\ReadRegister1[2]~input_o\)))) # (!\inst70|Mux31~6_combout\ & (\inst21|q\(0) & ((\ReadRegister1[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux31~6_combout\,
	datab => \inst21|q\(0),
	datac => \inst29|q\(0),
	datad => \ReadRegister1[2]~input_o\,
	combout => \inst70|Mux31~7_combout\);

-- Location: FF_X21_Y25_N11
\inst31|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \writeData[0]~input_o\,
	sload => VCC,
	ena => \inst1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst31|q\(0));

-- Location: LCCOMB_X21_Y25_N10
\inst70|Mux31~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux31~5_combout\ = (\inst70|Mux31~4_combout\ & (((\inst31|q\(0))) # (!\ReadRegister1[3]~input_o\))) # (!\inst70|Mux31~4_combout\ & (\ReadRegister1[3]~input_o\ & ((\inst27|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux31~4_combout\,
	datab => \ReadRegister1[3]~input_o\,
	datac => \inst31|q\(0),
	datad => \inst27|q\(0),
	combout => \inst70|Mux31~5_combout\);

-- Location: LCCOMB_X24_Y23_N6
\inst70|Mux31~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux31~8_combout\ = (\ReadRegister1[0]~input_o\ & (\ReadRegister1[1]~input_o\)) # (!\ReadRegister1[0]~input_o\ & ((\ReadRegister1[1]~input_o\ & ((\inst70|Mux31~5_combout\))) # (!\ReadRegister1[1]~input_o\ & (\inst70|Mux31~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ReadRegister1[0]~input_o\,
	datab => \ReadRegister1[1]~input_o\,
	datac => \inst70|Mux31~7_combout\,
	datad => \inst70|Mux31~5_combout\,
	combout => \inst70|Mux31~8_combout\);

-- Location: LCCOMB_X24_Y23_N0
\inst70|Mux31~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux31~11_combout\ = (\ReadRegister1[0]~input_o\ & ((\inst70|Mux31~8_combout\ & (\inst70|Mux31~10_combout\)) # (!\inst70|Mux31~8_combout\ & ((\inst70|Mux31~3_combout\))))) # (!\ReadRegister1[0]~input_o\ & (((\inst70|Mux31~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux31~10_combout\,
	datab => \inst70|Mux31~3_combout\,
	datac => \ReadRegister1[0]~input_o\,
	datad => \inst70|Mux31~8_combout\,
	combout => \inst70|Mux31~11_combout\);

-- Location: LCCOMB_X24_Y23_N18
\inst70|Mux31~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux31~16_combout\ = (\inst70|Mux0~10_combout\ & (((\inst70|Mux0~13_combout\) # (\inst70|Mux31~11_combout\)))) # (!\inst70|Mux0~10_combout\ & (\inst70|Mux31~15_combout\ & (!\inst70|Mux0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux0~10_combout\,
	datab => \inst70|Mux31~15_combout\,
	datac => \inst70|Mux0~13_combout\,
	datad => \inst70|Mux31~11_combout\,
	combout => \inst70|Mux31~16_combout\);

-- Location: LCCOMB_X24_Y23_N4
\inst70|Mux31~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \inst70|Mux31~19_combout\ = (\inst70|Mux0~13_combout\ & ((\inst70|Mux31~16_combout\ & (\inst70|Mux31~18_combout\)) # (!\inst70|Mux31~16_combout\ & ((\inst70|Mux31~1_combout\))))) # (!\inst70|Mux0~13_combout\ & (((\inst70|Mux31~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst70|Mux31~18_combout\,
	datab => \inst70|Mux31~1_combout\,
	datac => \inst70|Mux0~13_combout\,
	datad => \inst70|Mux31~16_combout\,
	combout => \inst70|Mux31~19_combout\);

ww_ReadData0(31) <= \ReadData0[31]~output_o\;

ww_ReadData0(30) <= \ReadData0[30]~output_o\;

ww_ReadData0(29) <= \ReadData0[29]~output_o\;

ww_ReadData0(28) <= \ReadData0[28]~output_o\;

ww_ReadData0(27) <= \ReadData0[27]~output_o\;

ww_ReadData0(26) <= \ReadData0[26]~output_o\;

ww_ReadData0(25) <= \ReadData0[25]~output_o\;

ww_ReadData0(24) <= \ReadData0[24]~output_o\;

ww_ReadData0(23) <= \ReadData0[23]~output_o\;

ww_ReadData0(22) <= \ReadData0[22]~output_o\;

ww_ReadData0(21) <= \ReadData0[21]~output_o\;

ww_ReadData0(20) <= \ReadData0[20]~output_o\;

ww_ReadData0(19) <= \ReadData0[19]~output_o\;

ww_ReadData0(18) <= \ReadData0[18]~output_o\;

ww_ReadData0(17) <= \ReadData0[17]~output_o\;

ww_ReadData0(16) <= \ReadData0[16]~output_o\;

ww_ReadData0(15) <= \ReadData0[15]~output_o\;

ww_ReadData0(14) <= \ReadData0[14]~output_o\;

ww_ReadData0(13) <= \ReadData0[13]~output_o\;

ww_ReadData0(12) <= \ReadData0[12]~output_o\;

ww_ReadData0(11) <= \ReadData0[11]~output_o\;

ww_ReadData0(10) <= \ReadData0[10]~output_o\;

ww_ReadData0(9) <= \ReadData0[9]~output_o\;

ww_ReadData0(8) <= \ReadData0[8]~output_o\;

ww_ReadData0(7) <= \ReadData0[7]~output_o\;

ww_ReadData0(6) <= \ReadData0[6]~output_o\;

ww_ReadData0(5) <= \ReadData0[5]~output_o\;

ww_ReadData0(4) <= \ReadData0[4]~output_o\;

ww_ReadData0(3) <= \ReadData0[3]~output_o\;

ww_ReadData0(2) <= \ReadData0[2]~output_o\;

ww_ReadData0(1) <= \ReadData0[1]~output_o\;

ww_ReadData0(0) <= \ReadData0[0]~output_o\;

ww_ReadData1(31) <= \ReadData1[31]~output_o\;

ww_ReadData1(30) <= \ReadData1[30]~output_o\;

ww_ReadData1(29) <= \ReadData1[29]~output_o\;

ww_ReadData1(28) <= \ReadData1[28]~output_o\;

ww_ReadData1(27) <= \ReadData1[27]~output_o\;

ww_ReadData1(26) <= \ReadData1[26]~output_o\;

ww_ReadData1(25) <= \ReadData1[25]~output_o\;

ww_ReadData1(24) <= \ReadData1[24]~output_o\;

ww_ReadData1(23) <= \ReadData1[23]~output_o\;

ww_ReadData1(22) <= \ReadData1[22]~output_o\;

ww_ReadData1(21) <= \ReadData1[21]~output_o\;

ww_ReadData1(20) <= \ReadData1[20]~output_o\;

ww_ReadData1(19) <= \ReadData1[19]~output_o\;

ww_ReadData1(18) <= \ReadData1[18]~output_o\;

ww_ReadData1(17) <= \ReadData1[17]~output_o\;

ww_ReadData1(16) <= \ReadData1[16]~output_o\;

ww_ReadData1(15) <= \ReadData1[15]~output_o\;

ww_ReadData1(14) <= \ReadData1[14]~output_o\;

ww_ReadData1(13) <= \ReadData1[13]~output_o\;

ww_ReadData1(12) <= \ReadData1[12]~output_o\;

ww_ReadData1(11) <= \ReadData1[11]~output_o\;

ww_ReadData1(10) <= \ReadData1[10]~output_o\;

ww_ReadData1(9) <= \ReadData1[9]~output_o\;

ww_ReadData1(8) <= \ReadData1[8]~output_o\;

ww_ReadData1(7) <= \ReadData1[7]~output_o\;

ww_ReadData1(6) <= \ReadData1[6]~output_o\;

ww_ReadData1(5) <= \ReadData1[5]~output_o\;

ww_ReadData1(4) <= \ReadData1[4]~output_o\;

ww_ReadData1(3) <= \ReadData1[3]~output_o\;

ww_ReadData1(2) <= \ReadData1[2]~output_o\;

ww_ReadData1(1) <= \ReadData1[1]~output_o\;

ww_ReadData1(0) <= \ReadData1[0]~output_o\;
END structure;


