DATA_SRAM.v,verilog,xil_defaultlib,../../../../BNNProcessor.srcs/sources_1/ip/DATA_SRAM/sim/DATA_SRAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
