<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="14" e="12"/>
<c f="1" b="29" e="29"/>
<c f="1" b="30" e="30"/>
<c f="1" b="31" e="30"/>
<c f="1" b="40" e="40"/>
<c f="1" b="41" e="41"/>
<c f="1" b="42" e="41"/>
</Comments>
<Macros>
<m f="1" bl="27" bc="3" el="28" ec="43"/>
<m f="1" bl="39" bc="3" el="39" ec="69"/>
<m f="1" bl="50" bc="3" el="51" ec="43"/>
<m f="1" bl="56" bc="3" el="57" ec="43"/>
<m f="1" bl="78" bc="3" el="78" ec="65"/>
</Macros>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="13" e="13"/>
<c f="2" b="14" e="14"/>
<c f="2" b="16" e="14"/>
<c f="2" b="25" e="25"/>
<c f="2" b="26" e="26"/>
<c f="2" b="27" e="26"/>
<c f="2" b="29" e="29"/>
<c f="2" b="30" e="29"/>
<c f="2" b="41" e="41"/>
<c f="2" b="42" e="41"/>
<c f="2" b="45" e="45"/>
<c f="2" b="46" e="46"/>
<c f="2" b="47" e="46"/>
<c f="2" b="49" e="49"/>
<c f="2" b="50" e="50"/>
<c f="2" b="51" e="50"/>
<c f="2" b="53" e="53"/>
<c f="2" b="54" e="54"/>
<c f="2" b="55" e="54"/>
<c f="2" b="58" e="58"/>
<c f="2" b="59" e="59"/>
<c f="2" b="60" e="59"/>
<c f="2" b="62" e="62"/>
<c f="2" b="63" e="63"/>
<c f="2" b="64" e="63"/>
<c f="2" b="69" e="69"/>
<c f="2" b="70" e="70"/>
<c f="2" b="71" e="70"/>
<c f="2" b="79" e="79"/>
<c f="2" b="80" e="79"/>
<c f="2" b="84" e="84"/>
<c f="2" b="85" e="85"/>
<c f="2" b="86" e="85"/>
<c f="2" b="88" e="88"/>
<c f="2" b="89" e="89"/>
<c f="2" b="90" e="89"/>
<c f="2" b="92" e="92"/>
<c f="2" b="93" e="93"/>
<c f="2" b="94" e="94"/>
<c f="2" b="95" e="94"/>
<c f="2" b="97" e="97"/>
<c f="2" b="98" e="98"/>
<c f="2" b="99" e="98"/>
<c f="2" b="102" e="102"/>
<c f="2" b="103" e="103"/>
<c f="2" b="104" e="104"/>
<c f="2" b="105" e="105"/>
<c f="2" b="106" e="106"/>
<c f="2" b="107" e="107"/>
<c f="2" b="108" e="108"/>
<c f="2" b="109" e="108"/>
<c f="2" b="110" e="110"/>
<c f="2" b="111" e="110"/>
<c f="2" b="111" e="111"/>
<c f="2" b="112" e="111"/>
<c f="2" b="112" e="112"/>
<c f="2" b="114" e="114"/>
<c f="2" b="115" e="115"/>
<c f="2" b="116" e="115"/>
<c f="2" b="118" e="118"/>
<c f="2" b="119" e="119"/>
<c f="2" b="120" e="119"/>
<c f="2" b="123" e="123"/>
<c f="2" b="124" e="124"/>
<c f="2" b="125" e="125"/>
<c f="2" b="126" e="126"/>
<c f="2" b="127" e="127"/>
<c f="2" b="128" e="128"/>
<c f="2" b="129" e="129"/>
<c f="2" b="130" e="130"/>
<c f="2" b="131" e="131"/>
<c f="2" b="132" e="132"/>
<c f="2" b="133" e="133"/>
<c f="2" b="134" e="134"/>
<c f="2" b="135" e="134"/>
<c f="2" b="139" e="139"/>
<c f="2" b="140" e="140"/>
<c f="2" b="141" e="140"/>
<c f="2" b="148" e="148"/>
<c f="2" b="149" e="149"/>
<c f="2" b="150" e="149"/>
<c f="2" b="155" e="155"/>
<c f="2" b="156" e="155"/>
<c f="2" b="156" e="156"/>
<c f="2" b="157" e="156"/>
<c f="2" b="157" e="157"/>
<c f="2" b="158" e="157"/>
<c f="2" b="158" e="158"/>
<c f="2" b="159" e="158"/>
<c f="2" b="159" e="159"/>
<c f="2" b="160" e="159"/>
<c f="2" b="160" e="160"/>
<c f="2" b="161" e="160"/>
<c f="2" b="161" e="161"/>
<c f="2" b="162" e="161"/>
<c f="2" b="162" e="162"/>
<c f="2" b="163" e="162"/>
<c f="2" b="163" e="163"/>
<c f="2" b="164" e="163"/>
<c f="2" b="164" e="164"/>
<c f="2" b="165" e="164"/>
<c f="2" b="165" e="165"/>
<c f="2" b="166" e="166"/>
<c f="2" b="167" e="166"/>
<c f="2" b="167" e="167"/>
<c f="2" b="168" e="168"/>
<c f="2" b="169" e="168"/>
<c f="2" b="169" e="169"/>
<c f="2" b="170" e="169"/>
<c f="2" b="170" e="170"/>
<c f="2" b="171" e="171"/>
<c f="2" b="173" e="171"/>
<c f="2" b="177" e="177"/>
<c f="2" b="178" e="177"/>
<c f="2" b="178" e="178"/>
<c f="2" b="179" e="178"/>
<c f="2" b="179" e="179"/>
<c f="2" b="180" e="179"/>
<c f="2" b="180" e="180"/>
<c f="2" b="181" e="180"/>
<c f="2" b="181" e="181"/>
<c f="2" b="183" e="181"/>
<c f="2" b="184" e="184"/>
<c f="2" b="185" e="185"/>
<c f="2" b="186" e="186"/>
<c f="2" b="187" e="187"/>
<c f="2" b="188" e="187"/>
<c f="2" b="193" e="193"/>
<c f="2" b="194" e="193"/>
<c f="2" b="196" e="196"/>
<c f="2" b="197" e="197"/>
<c f="2" b="198" e="198"/>
<c f="2" b="199" e="198"/>
<c f="2" b="204" e="204"/>
<c f="2" b="205" e="205"/>
<c f="2" b="206" e="206"/>
<c f="2" b="207" e="206"/>
<c f="2" b="216" e="216"/>
<c f="2" b="217" e="216"/>
<c f="2" b="219" e="219"/>
<c f="2" b="220" e="219"/>
<c f="2" b="222" e="222"/>
<c f="2" b="223" e="222"/>
<c f="2" b="224" e="224"/>
<c f="2" b="225" e="224"/>
<c f="2" b="230" e="230"/>
<c f="2" b="231" e="231"/>
<c f="2" b="232" e="231"/>
<c f="2" b="237" e="237"/>
<c f="2" b="238" e="238"/>
<c f="2" b="239" e="238"/>
<c f="2" b="266" e="266"/>
<c f="2" b="267" e="267"/>
<c f="2" b="268" e="268"/>
<c f="2" b="269" e="268"/>
<c f="2" b="280" e="280"/>
<c f="2" b="281" e="281"/>
<c f="2" b="282" e="282"/>
<c f="2" b="283" e="282"/>
<c f="2" b="294" e="294"/>
<c f="2" b="295" e="295"/>
<c f="2" b="296" e="296"/>
<c f="2" b="297" e="297"/>
<c f="2" b="298" e="298"/>
<c f="2" b="299" e="298"/>
<c f="2" b="303" e="303"/>
<c f="2" b="304" e="304"/>
<c f="2" b="305" e="304"/>
<c f="2" b="309" e="309"/>
<c f="2" b="310" e="309"/>
<c f="2" b="320" e="320"/>
<c f="2" b="321" e="321"/>
<c f="2" b="322" e="321"/>
<c f="2" b="326" e="326"/>
<c f="2" b="327" e="327"/>
<c f="2" b="328" e="328"/>
<c f="2" b="329" e="328"/>
<c f="2" b="331" e="331"/>
<c f="2" b="332" e="332"/>
<c f="2" b="333" e="332"/>
<c f="2" b="336" e="336"/>
<c f="2" b="337" e="337"/>
<c f="2" b="338" e="338"/>
<c f="2" b="339" e="338"/>
<c f="2" b="341" e="341"/>
<c f="2" b="342" e="342"/>
<c f="2" b="343" e="343"/>
<c f="2" b="344" e="343"/>
<c f="2" b="346" e="346"/>
<c f="2" b="347" e="347"/>
<c f="2" b="348" e="348"/>
<c f="2" b="349" e="348"/>
<c f="2" b="351" e="351"/>
<c f="2" b="352" e="352"/>
<c f="2" b="353" e="352"/>
<c f="2" b="357" e="357"/>
<c f="2" b="358" e="358"/>
<c f="2" b="359" e="358"/>
<c f="2" b="363" e="363"/>
<c f="2" b="364" e="364"/>
<c f="2" b="365" e="365"/>
<c f="2" b="366" e="365"/>
<c f="2" b="370" e="370"/>
<c f="2" b="371" e="371"/>
<c f="2" b="372" e="372"/>
<c f="2" b="373" e="372"/>
<c f="2" b="377" e="377"/>
<c f="2" b="378" e="378"/>
<c f="2" b="379" e="379"/>
<c f="2" b="380" e="380"/>
<c f="2" b="381" e="380"/>
<c f="2" b="383" e="383"/>
<c f="2" b="384" e="383"/>
<c f="2" b="386" e="386"/>
<c f="2" b="387" e="387"/>
<c f="2" b="388" e="387"/>
<c f="2" b="397" e="397"/>
<c f="2" b="398" e="398"/>
<c f="2" b="399" e="398"/>
<c f="2" b="404" e="404"/>
<c f="2" b="405" e="404"/>
<c f="2" b="411" e="411"/>
<c f="2" b="412" e="411"/>
<c f="2" b="416" e="416"/>
<c f="2" b="417" e="416"/>
<c f="2" b="419" e="419"/>
<c f="2" b="420" e="419"/>
<c f="2" b="424" e="424"/>
<c f="2" b="425" e="425"/>
<c f="2" b="426" e="425"/>
<c f="2" b="432" e="432"/>
<c f="2" b="433" e="433"/>
<c f="2" b="434" e="434"/>
<c f="2" b="436" e="436"/>
<c f="2" b="437" e="437"/>
<c f="2" b="439" e="439"/>
<c f="2" b="440" e="440"/>
<c f="2" b="441" e="440"/>
<c f="2" b="446" e="446"/>
<c f="2" b="447" e="446"/>
<c f="2" b="452" e="452"/>
<c f="2" b="453" e="453"/>
<c f="2" b="454" e="453"/>
<c f="2" b="460" e="460"/>
<c f="2" b="461" e="460"/>
<c f="2" b="466" e="466"/>
<c f="2" b="467" e="467"/>
<c f="2" b="468" e="467"/>
<c f="2" b="475" e="475"/>
<c f="2" b="476" e="476"/>
<c f="2" b="477" e="477"/>
<c f="2" b="479" e="479"/>
<c f="2" b="480" e="480"/>
<c f="2" b="481" e="481"/>
<c f="2" b="482" e="482"/>
<c f="2" b="483" e="483"/>
<c f="2" b="484" e="484"/>
<c f="2" b="485" e="485"/>
<c f="2" b="487" e="487"/>
<c f="2" b="488" e="488"/>
<c f="2" b="489" e="488"/>
<c f="2" b="491" e="491"/>
<c f="2" b="492" e="492"/>
<c f="2" b="493" e="492"/>
<c f="2" b="496" e="496"/>
<c f="2" b="497" e="496"/>
<c f="2" b="501" e="501"/>
<c f="2" b="502" e="502"/>
<c f="2" b="503" e="502"/>
<c f="2" b="505" e="505"/>
<c f="2" b="506" e="506"/>
<c f="2" b="507" e="507"/>
<c f="2" b="508" e="508"/>
<c f="2" b="509" e="508"/>
<c f="2" b="513" e="513"/>
<c f="2" b="514" e="514"/>
<c f="2" b="515" e="515"/>
<c f="2" b="516" e="516"/>
<c f="2" b="517" e="517"/>
<c f="2" b="518" e="518"/>
<c f="2" b="519" e="519"/>
<c f="2" b="520" e="520"/>
<c f="2" b="522" e="522"/>
<c f="2" b="523" e="522"/>
<c f="2" b="534" e="534"/>
<c f="2" b="535" e="534"/>
<c f="2" b="539" e="539"/>
<c f="2" b="540" e="539"/>
<c f="2" b="544" e="544"/>
<c f="2" b="545" e="544"/>
<c f="2" b="552" e="552"/>
<c f="2" b="553" e="553"/>
<c f="2" b="554" e="554"/>
<c f="2" b="555" e="554"/>
<c f="2" b="569" e="569"/>
<c f="2" b="570" e="569"/>
<c f="2" b="590" e="590"/>
<c f="2" b="591" e="590"/>
<c f="2" b="614" e="614"/>
<c f="2" b="616" e="614"/>
</Comments>
<Macros>
<m f="2" bl="65" bc="5" el="65" ec="63"/>
<m f="2" bl="208" bc="7" el="208" ec="65"/>
<m f="2" bl="315" bc="5" el="316" ec="70"/>
<m f="2" bl="400" bc="5" el="400" ec="70"/>
<m f="2" bl="406" bc="5" el="407" ec="69"/>
<m f="2" bl="495" bc="5" el="495" ec="50"/>
<m f="2" bl="529" bc="5" el="529" ec="71"/>
<m f="2" bl="546" bc="5" el="546" ec="63"/>
<m f="2" bl="585" bc="5" el="585" ec="70"/>
<m f="2" bl="608" bc="5" el="608" ec="63"/>
</Macros>
<tun>
<ns name="llvm" id="ae72dec5e45591990dac31159522f29e_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="23" lineend="614" original="">
<tyd name="MCPhysReg" id="ae72dec5e45591990dac31159522f29e_b7c117fcda867791c0458dda48294408" file="2" linestart="27" lineend="27">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</tyd>
<cr namespace="llvm" access="none" depth="0" pod="true" kind="class" name="MCRegisterClass" id="ae72dec5e45591990dac31159522f29e_848f3ae253fe25a26932e187481896be" file="2" linestart="30" lineend="100">
<cr access="public" kind="class" name="MCRegisterClass" id="ae72dec5e45591990dac31159522f29e_3642fdd33fd276712ce4016c2994375a" file="2" linestart="30" lineend="30"/>
<Decl access="public"/>
<tyd name="iterator" id="ae72dec5e45591990dac31159522f29e_7979516d3e0690fb76b4a3a1a5da7b09" file="2" linestart="32" lineend="32">
<pt>
<QualType const="true">
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</QualType>
</pt>
</tyd>
<tyd name="const_iterator" id="ae72dec5e45591990dac31159522f29e_e981ca6ec964cdc3033e83c03b9d9dc5" file="2" linestart="33" lineend="33">
<pt>
<QualType const="true">
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</QualType>
</pt>
</tyd>
<fl name="Name" id="ae72dec5e45591990dac31159522f29e_ee706afd1cb02f2cdf2f6e683c199bbd" file="2" linestart="35" lineend="35" isPtr="true" isLiteral="true" access="public" proto="const char *">
<pt>
<QualType const="true">
<bt name="char"/>
</QualType>
</pt>
</fl>
<fl name="RegsBegin" id="ae72dec5e45591990dac31159522f29e_cafcc9f9d7cb9b6d264a51c9124a02ff" file="2" linestart="36" lineend="36" const="true" isPtr="true" isLiteral="true" access="public" proto="const iterator">
<QualType const="true">
<Tdef>
<pt>
<QualType const="true">
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</QualType>
</pt>
</Tdef>
</QualType>
</fl>
<fl name="RegSet" id="ae72dec5e45591990dac31159522f29e_57b7cf0af398927598e08d5388573448" file="2" linestart="37" lineend="37" const="true" isPtr="true" isLiteral="true" access="public" proto="const uint8_t *const">
<QualType const="true">
<pt>
<QualType const="true">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
</QualType>
</pt>
</QualType>
</fl>
<fl name="RegsSize" id="ae72dec5e45591990dac31159522f29e_2f02013d08b51a810db7a6a815b79dc6" file="2" linestart="38" lineend="38" const="true" isLiteral="true" access="public" proto="const uint16_t">
<QualType const="true">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</QualType>
</fl>
<fl name="RegSetSize" id="ae72dec5e45591990dac31159522f29e_862b2771613184627dcdab0f7499a2a5" file="2" linestart="39" lineend="39" const="true" isLiteral="true" access="public" proto="const uint16_t">
<QualType const="true">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</QualType>
</fl>
<fl name="ID" id="ae72dec5e45591990dac31159522f29e_cc32c18ecc5ebc173b2dae21276f99ee" file="2" linestart="40" lineend="40" const="true" isLiteral="true" access="public" proto="const uint16_t">
<QualType const="true">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</QualType>
</fl>
<fl name="RegSize" id="ae72dec5e45591990dac31159522f29e_63942bb2a55ddd09e93d79ec9f8f2d71" file="2" linestart="41" lineend="41" const="true" isLiteral="true" access="public" proto="const uint16_t">
<QualType const="true">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</QualType>
</fl>
<fl name="Alignment" id="ae72dec5e45591990dac31159522f29e_b2a105f1beaf7eafcf2b17e217e848dd" file="2" linestart="41" lineend="41" const="true" isLiteral="true" access="public" proto="const uint16_t">
<QualType const="true">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</QualType>
</fl>
<fl name="CopyCost" id="ae72dec5e45591990dac31159522f29e_673ea7b2c7e5747796995c294d636d3b" file="2" linestart="42" lineend="42" const="true" isLiteral="true" access="public" proto="const int8_t">
<QualType const="true">
<Tdef>
<bt name="signed char"/>
</Tdef>
</QualType>
</fl>
<fl name="Allocatable" id="ae72dec5e45591990dac31159522f29e_161ea5dc4ed93ea24dc227b85eaba388" file="2" linestart="43" lineend="43" const="true" isLiteral="true" access="public" proto="const bool">
<QualType const="true">
<bt name="bool"/>
</QualType>
</fl>
<m name="getID" id="ae72dec5e45591990dac31159522f29e_10cae52b25e666f6df86886b7fe59830" file="2" linestart="47" lineend="47" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<Stmt>
<u lb="47" cb="26" le="47" ce="39">
<rx lb="47" cb="28" le="47" ce="35" pvirg="true">
<n32 lb="47" cb="35">
<n32 lb="47" cb="35">
<mex lb="47" cb="35" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_cc32c18ecc5ebc173b2dae21276f99ee" nm="ID" arrow="1">
<n19 lb="47" cb="35"/>
</mex>
</n32>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getName" id="ae72dec5e45591990dac31159522f29e_cbe97d905be997ec25d643340196ac2e" file="2" linestart="51" lineend="51" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const char *">
<pt>
<QualType const="true">
<bt name="char"/>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="51" cb="31" le="51" ce="46">
<rx lb="51" cb="33" le="51" ce="40" pvirg="true">
<n32 lb="51" cb="40">
<mex lb="51" cb="40" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_ee706afd1cb02f2cdf2f6e683c199bbd" nm="Name" arrow="1">
<n19 lb="51" cb="40"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="begin" id="ae72dec5e45591990dac31159522f29e_b927258de4a78af8a7738ab29b86739b" file="2" linestart="55" lineend="55" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="iterator">
<Tdef>
<pt>
<QualType const="true">
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</QualType>
</pt>
</Tdef>
</fpt>
<Stmt>
<u lb="55" cb="32" le="55" ce="52">
<rx lb="55" cb="34" le="55" ce="41" pvirg="true">
<n32 lb="55" cb="41">
<mex lb="55" cb="41" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_cafcc9f9d7cb9b6d264a51c9124a02ff" nm="RegsBegin" arrow="1">
<n19 lb="55" cb="41"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="end" id="ae72dec5e45591990dac31159522f29e_37c6a78f242a5411032fd1a5dd4dcc20" file="2" linestart="56" lineend="56" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="iterator">
<Tdef>
<pt>
<QualType const="true">
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</QualType>
</pt>
</Tdef>
</fpt>
<Stmt>
<u lb="56" cb="32" le="56" ce="63">
<rx lb="56" cb="34" le="56" ce="53" pvirg="true">
<xop lb="56" cb="41" le="56" ce="53" kind="+">
<n32 lb="56" cb="41">
<mex lb="56" cb="41" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_cafcc9f9d7cb9b6d264a51c9124a02ff" nm="RegsBegin" arrow="1">
<n19 lb="56" cb="41"/>
</mex>
</n32>
<n32 lb="56" cb="53">
<n32 lb="56" cb="53">
<mex lb="56" cb="53" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_2f02013d08b51a810db7a6a815b79dc6" nm="RegsSize" arrow="1">
<n19 lb="56" cb="53"/>
</mex>
</n32>
</n32>
</xop>
</rx>
</u>

</Stmt>
</m>
<m name="getNumRegs" id="ae72dec5e45591990dac31159522f29e_8814b5eec7ea00095d6febcc7e7cd0ef" file="2" linestart="60" lineend="60" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<Stmt>
<u lb="60" cb="31" le="60" ce="50">
<rx lb="60" cb="33" le="60" ce="40" pvirg="true">
<n32 lb="60" cb="40">
<n32 lb="60" cb="40">
<mex lb="60" cb="40" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_2f02013d08b51a810db7a6a815b79dc6" nm="RegsSize" arrow="1">
<n19 lb="60" cb="40"/>
</mex>
</n32>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getRegister" id="ae72dec5e45591990dac31159522f29e_dd4d34694f5ab990d77a7662c5c74ce8" file="2" linestart="64" lineend="67" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="i" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="64" cb="42" le="67" ce="3">
<ocast lb="65" cb="5" le="65" ce="5">
<bt name="void"/>
<n46 lb="65" cb="5" le="65" ce="5">
<exp pvirg="true"/>
<xop lb="65" cb="5" le="65" ce="5" kind="||">
<n46 lb="65" cb="5" le="65" ce="5">
<exp pvirg="true"/>
<uo lb="65" cb="5" le="65" ce="5" kind="!">
<uo lb="65" cb="5" le="65" ce="5" kind="!">
<n46 lb="65" cb="5" le="65" ce="5">
<exp pvirg="true"/>
<xop lb="65" cb="5" le="65" ce="5" kind="&amp;&amp;">
<xop lb="65" cb="5" le="65" ce="5" kind="&lt;">
<n32 lb="65" cb="5">
<drx lb="65" cb="5" kind="lvalue" nm="i"/>
</n32>
<mce lb="65" cb="5" le="65" ce="5" nbparm="0" id="ae72dec5e45591990dac31159522f29e_8814b5eec7ea00095d6febcc7e7cd0ef">
<exp pvirg="true"/>
<mex lb="65" cb="5" id="ae72dec5e45591990dac31159522f29e_8814b5eec7ea00095d6febcc7e7cd0ef" nm="getNumRegs" arrow="1">
<n19 lb="65" cb="5"/>
</mex>
</mce>
</xop>
<n32 lb="65" cb="5">
<n32 lb="65" cb="5">
<n52 lb="65" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="65" cb="5" le="65" ce="5">
<n46 lb="65" cb="5" le="65" ce="5">
<exp pvirg="true"/>
<xop lb="65" cb="5" le="65" ce="5" kind=",">
<ce lb="65" cb="5" le="65" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="65" cb="5">
<drx lb="65" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="65" cb="5">
<n52 lb="65" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="65" cb="5">
<n52 lb="65" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="65" cb="5">
<n45 lb="65" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="65" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="66" cb="5" le="66" ce="23" pvirg="true">
<n32 lb="66" cb="12" le="66" ce="23">
<n32 lb="66" cb="12" le="66" ce="23">
<n2 lb="66" cb="12" le="66" ce="23">
<exp pvirg="true"/>
<n32 lb="66" cb="12">
<mex lb="66" cb="12" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_cafcc9f9d7cb9b6d264a51c9124a02ff" nm="RegsBegin" arrow="1">
<n19 lb="66" cb="12"/>
</mex>
</n32>
<n32 lb="66" cb="22">
<drx lb="66" cb="22" kind="lvalue" nm="i"/>
</n32>
</n2>
</n32>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="contains" id="ae72dec5e45591990dac31159522f29e_56ea94e8db80f89f05588bc2f4853a38" file="2" linestart="71" lineend="77" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="71" cb="37" le="77" ce="3">
<dst lb="72" cb="5" le="72" ce="30">
<exp pvirg="true"/>
<Var nm="InByte" value="true">
<bt name="unsigned int"/>
<xop lb="72" cb="23" le="72" ce="29" kind="%">
<n32 lb="72" cb="23">
<drx lb="72" cb="23" kind="lvalue" nm="Reg"/>
</n32>
<n32 lb="72" cb="29">
<n45 lb="72" cb="29">
<flit/>
</n45>
</n32>
</xop>
</Var>
</dst>
<dst lb="73" cb="5" le="73" ce="28">
<exp pvirg="true"/>
<Var nm="Byte" value="true">
<bt name="unsigned int"/>
<xop lb="73" cb="21" le="73" ce="27" kind="/">
<n32 lb="73" cb="21">
<drx lb="73" cb="21" kind="lvalue" nm="Reg"/>
</n32>
<n32 lb="73" cb="27">
<n45 lb="73" cb="27"/>
</n32>
</xop>
</Var>
</dst>
<if lb="74" cb="5" le="75" ce="14">
<xop lb="74" cb="9" le="74" ce="17" kind="&gt;=">
<n32 lb="74" cb="9">
<drx lb="74" cb="9" kind="lvalue" nm="Byte"/>
</n32>
<n32 lb="74" cb="17">
<n32 lb="74" cb="17">
<mex lb="74" cb="17" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_862b2771613184627dcdab0f7499a2a5" nm="RegSetSize" arrow="1">
<n19 lb="74" cb="17"/>
</mex>
</n32>
</n32>
</xop>
<rx lb="75" cb="7" le="75" ce="14" pvirg="true">
<n9 lb="75" cb="14"/>
</rx>
</if>
<rx lb="76" cb="5" le="76" ce="46" pvirg="true">
<xop lb="76" cb="12" le="76" ce="46" kind="!=">
<n46 lb="76" cb="12" le="76" ce="41">
<exp pvirg="true"/>
<xop lb="76" cb="13" le="76" ce="40" kind="&amp;">
<n32 lb="76" cb="13" le="76" ce="24">
<n32 lb="76" cb="13" le="76" ce="24">
<n2 lb="76" cb="13" le="76" ce="24">
<exp pvirg="true"/>
<n32 lb="76" cb="13">
<mex lb="76" cb="13" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_57b7cf0af398927598e08d5388573448" nm="RegSet" arrow="1">
<n19 lb="76" cb="13"/>
</mex>
</n32>
<n32 lb="76" cb="20">
<drx lb="76" cb="20" kind="lvalue" nm="Byte"/>
</n32>
</n2>
</n32>
</n32>
<n46 lb="76" cb="28" le="76" ce="40">
<exp pvirg="true"/>
<xop lb="76" cb="29" le="76" ce="34" kind="&lt;&lt;">
<n45 lb="76" cb="29">
<flit/>
</n45>
<n32 lb="76" cb="34">
<drx lb="76" cb="34" kind="lvalue" nm="InByte"/>
</n32>
</xop>
</n46>
</xop>
</n46>
<n45 lb="76" cb="46">
<flit/>
</n45>
</xop>
</rx>
</u>

</Stmt>
</m>
<m name="contains" id="ae72dec5e45591990dac31159522f29e_67810d9c393e56b8e7ffafe548b9f1a7" file="2" linestart="80" lineend="82" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Reg1" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Reg2" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="80" cb="53" le="82" ce="3">
<rx lb="81" cb="5" le="81" ce="43" pvirg="true">
<xop lb="81" cb="12" le="81" ce="43" kind="&amp;&amp;">
<mce lb="81" cb="12" le="81" ce="25" nbparm="1" id="ae72dec5e45591990dac31159522f29e_56ea94e8db80f89f05588bc2f4853a38">
<exp pvirg="true"/>
<mex lb="81" cb="12" id="ae72dec5e45591990dac31159522f29e_56ea94e8db80f89f05588bc2f4853a38" nm="contains" arrow="1">
<n19 lb="81" cb="12"/>
</mex>
<n32 lb="81" cb="21">
<drx lb="81" cb="21" kind="lvalue" nm="Reg1"/>
</n32>
</mce>
<mce lb="81" cb="30" le="81" ce="43" nbparm="1" id="ae72dec5e45591990dac31159522f29e_56ea94e8db80f89f05588bc2f4853a38">
<exp pvirg="true"/>
<mex lb="81" cb="30" id="ae72dec5e45591990dac31159522f29e_56ea94e8db80f89f05588bc2f4853a38" nm="contains" arrow="1">
<n19 lb="81" cb="30"/>
</mex>
<n32 lb="81" cb="39">
<drx lb="81" cb="39" kind="lvalue" nm="Reg2"/>
</n32>
</mce>
</xop>
</rx>
</u>

</Stmt>
</m>
<m name="getSize" id="ae72dec5e45591990dac31159522f29e_d5a5a9e8bf21cd567ac0acf7913bb3d3" file="2" linestart="86" lineend="86" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<Stmt>
<u lb="86" cb="28" le="86" ce="46">
<rx lb="86" cb="30" le="86" ce="37" pvirg="true">
<n32 lb="86" cb="37">
<n32 lb="86" cb="37">
<mex lb="86" cb="37" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_63942bb2a55ddd09e93d79ec9f8f2d71" nm="RegSize" arrow="1">
<n19 lb="86" cb="37"/>
</mex>
</n32>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getAlignment" id="ae72dec5e45591990dac31159522f29e_5416cf357d5e838c8114eacbed73adb0" file="2" linestart="90" lineend="90" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<Stmt>
<u lb="90" cb="33" le="90" ce="53">
<rx lb="90" cb="35" le="90" ce="42" pvirg="true">
<n32 lb="90" cb="42">
<n32 lb="90" cb="42">
<mex lb="90" cb="42" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_b2a105f1beaf7eafcf2b17e217e848dd" nm="Alignment" arrow="1">
<n19 lb="90" cb="42"/>
</mex>
</n32>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getCopyCost" id="ae72dec5e45591990dac31159522f29e_ecf2d0bf6fe99c56f3a98b12876571fe" file="2" linestart="95" lineend="95" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<Stmt>
<u lb="95" cb="27" le="95" ce="46">
<rx lb="95" cb="29" le="95" ce="36" pvirg="true">
<n32 lb="95" cb="36">
<n32 lb="95" cb="36">
<mex lb="95" cb="36" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_673ea7b2c7e5747796995c294d636d3b" nm="CopyCost" arrow="1">
<n19 lb="95" cb="36"/>
</mex>
</n32>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="isAllocatable" id="ae72dec5e45591990dac31159522f29e_41c01980eab508c1442c4505b91cf344" file="2" linestart="99" lineend="99" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="99" cb="30" le="99" ce="52">
<rx lb="99" cb="32" le="99" ce="39" pvirg="true">
<n32 lb="99" cb="39">
<mex lb="99" cb="39" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_161ea5dc4ed93ea24dc227b85eaba388" nm="Allocatable" arrow="1">
<n19 lb="99" cb="39"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
</cr>
<cr namespace="llvm" access="none" depth="0" pod="true" kind="struct" name="MCRegisterDesc" id="ae72dec5e45591990dac31159522f29e_1c68f7b2dca32b37224be1c39968aa5b" file="2" linestart="109" lineend="121">
<cr access="public" kind="struct" name="MCRegisterDesc" id="ae72dec5e45591990dac31159522f29e_b3ca8cb381237f177c7b6028b128851c" file="2" linestart="109" lineend="109"/>
<fl name="Name" id="ae72dec5e45591990dac31159522f29e_180502b8881cc61700602b29b7b8387b" file="2" linestart="110" lineend="110" isLiteral="true" access="public" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fl>
<fl name="SubRegs" id="ae72dec5e45591990dac31159522f29e_1a79e9795985b551d183797ca409044d" file="2" linestart="111" lineend="111" isLiteral="true" access="public" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fl>
<fl name="SuperRegs" id="ae72dec5e45591990dac31159522f29e_0cc97ab794d235138365eb7181f00d6a" file="2" linestart="112" lineend="112" isLiteral="true" access="public" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fl>
<fl name="SubRegIndices" id="ae72dec5e45591990dac31159522f29e_1fdd1a50ecce18ce691c08781a74cc70" file="2" linestart="116" lineend="116" isLiteral="true" access="public" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fl>
<fl name="RegUnits" id="ae72dec5e45591990dac31159522f29e_bdf8c9080dfe6de2195a1ea31041e054" file="2" linestart="120" lineend="120" isLiteral="true" access="public" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fl>
</cr>
<cr namespace="llvm" access="none" depth="0" kind="class" name="MCRegisterInfo" id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1" file="2" linestart="135" lineend="430">
<cr access="public" kind="class" name="MCRegisterInfo" id="ae72dec5e45591990dac31159522f29e_b37528de96c33334c55708ba563c08ef" file="2" linestart="135" lineend="135"/>
<Decl access="public"/>
<tyd name="regclass_iterator" id="ae72dec5e45591990dac31159522f29e_7bb0695b2bcf31446c24b6adbbd065cb" file="2" linestart="137" lineend="137">
<pt>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_848f3ae253fe25a26932e187481896be"/>
</rt>
</QualType>
</pt>
</tyd>
<cr parent="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1" access="public" depth="0" pod="true" kind="struct" name="DwarfLLVMRegPair" id="ae72dec5e45591990dac31159522f29e_8871b92f3866178050586980303873cd" file="2" linestart="141" lineend="146">
<cr access="public" kind="struct" name="DwarfLLVMRegPair" id="ae72dec5e45591990dac31159522f29e_d468cdb19cc839173a1d9c8e78b48be0" file="2" linestart="141" lineend="141"/>
<fl name="FromReg" id="ae72dec5e45591990dac31159522f29e_4aa58351e8aaf0a27ac18ffe42c9c698" file="2" linestart="142" lineend="142" isLiteral="true" access="public" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<fl name="ToReg" id="ae72dec5e45591990dac31159522f29e_1caeb32bccd6549a9ef8c3bc76f309d7" file="2" linestart="143" lineend="143" isLiteral="true" access="public" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<m name="operator&lt;" id="ae72dec5e45591990dac31159522f29e_a3fe12faa315054ed9e9d573ac16dfbf" file="2" linestart="145" lineend="145" operator="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="RHS" proto="llvm::MCRegisterInfo::DwarfLLVMRegPair" isLiteral="true" access2="none">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_8871b92f3866178050586980303873cd"/>
</rt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="145" cb="48" le="145" ce="80">
<rx lb="145" cb="50" le="145" ce="71" pvirg="true">
<xop lb="145" cb="57" le="145" ce="71" kind="&lt;">
<n32 lb="145" cb="57">
<mex lb="145" cb="57" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_4aa58351e8aaf0a27ac18ffe42c9c698" nm="FromReg" arrow="1">
<n19 lb="145" cb="57"/>
</mex>
</n32>
<n32 lb="145" cb="67" le="145" ce="71">
<mex lb="145" cb="67" le="145" ce="71" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_4aa58351e8aaf0a27ac18ffe42c9c698" nm="FromReg" point="1">
<drx lb="145" cb="67" kind="lvalue" nm="RHS"/>
</mex>
</n32>
</xop>
</rx>
</u>

</Stmt>
</m>
<c name="DwarfLLVMRegPair" id="ae72dec5e45591990dac31159522f29e_81df3649a606993cd965fc40e20f35bf" file="2" linestart="141" lineend="141" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</c>
<c name="DwarfLLVMRegPair" id="ae72dec5e45591990dac31159522f29e_296e0a2ae4c60a09a4c5b4c454689628" file="2" linestart="141" lineend="141" copyconst="true" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::MCRegisterInfo::DwarfLLVMRegPair &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_8871b92f3866178050586980303873cd"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="141" cb="10"/>

</Stmt>
</c>
<c name="DwarfLLVMRegPair" id="ae72dec5e45591990dac31159522f29e_d83cc617aca75ed18279156a85357152" file="2" linestart="141" lineend="141" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::MCRegisterInfo::DwarfLLVMRegPair &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_8871b92f3866178050586980303873cd"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</c>
<d name="~DwarfLLVMRegPair" id="ae72dec5e45591990dac31159522f29e_e8ce1e3593efc2d656d8434476379883" file="2" linestart="141" lineend="141" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="141" cb="10"/>

</Stmt>
</d>
</cr>
<cr parent="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1" access="public" depth="0" pod="true" kind="struct" name="SubRegCoveredBits" id="ae72dec5e45591990dac31159522f29e_6168ff33913cfcd178c15f6ac26c02a0" file="2" linestart="150" lineend="153">
<cr access="public" kind="struct" name="SubRegCoveredBits" id="ae72dec5e45591990dac31159522f29e_69b20e0bf54fae09ce9a716022140efe" file="2" linestart="150" lineend="150"/>
<fl name="Offset" id="ae72dec5e45591990dac31159522f29e_bf91555d78fb449e20df38b25edd7b8c" file="2" linestart="151" lineend="151" isLiteral="true" access="public" proto="uint16_t">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</fl>
<fl name="Size" id="ae72dec5e45591990dac31159522f29e_f52ba3c928202523283e465b7952a2d2" file="2" linestart="152" lineend="152" isLiteral="true" access="public" proto="uint16_t">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</fl>
</cr>
<Decl access="private"/>
<fl name="Desc" id="ae72dec5e45591990dac31159522f29e_35c6d017bf5f629854d2f7f3fb4bc44c" file="2" linestart="155" lineend="155" isPtr="true" isLiteral="true" access="private" proto="const llvm::MCRegisterDesc *">
<pt>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_1c68f7b2dca32b37224be1c39968aa5b"/>
</rt>
</QualType>
</pt>
</fl>
<fl name="NumRegs" id="ae72dec5e45591990dac31159522f29e_3d2ca60ac6b0bc3f5e665b42b516b2a2" file="2" linestart="156" lineend="156" isLiteral="true" access="private" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<fl name="RAReg" id="ae72dec5e45591990dac31159522f29e_d77ba0d55bd9bb0c427564d678963835" file="2" linestart="157" lineend="157" isLiteral="true" access="private" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<fl name="PCReg" id="ae72dec5e45591990dac31159522f29e_f5551eb59d859f1f476202f4feb34385" file="2" linestart="158" lineend="158" isLiteral="true" access="private" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<fl name="Classes" id="ae72dec5e45591990dac31159522f29e_97dcaacb48e7faea42fc7321ec8c5e46" file="2" linestart="159" lineend="159" isPtr="true" isLiteral="true" access="private" proto="const llvm::MCRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_848f3ae253fe25a26932e187481896be"/>
</rt>
</QualType>
</pt>
</fl>
<fl name="NumClasses" id="ae72dec5e45591990dac31159522f29e_ffef280f7e96241db0fabbb5fbda6ded" file="2" linestart="160" lineend="160" isLiteral="true" access="private" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<fl name="NumRegUnits" id="ae72dec5e45591990dac31159522f29e_db419856b163c83f7fb4f9370130b844" file="2" linestart="161" lineend="161" isLiteral="true" access="private" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<fl name="RegUnitRoots" id="ae72dec5e45591990dac31159522f29e_4b6b8666ff5d7fda379faabbed2c11b9" file="2" linestart="162" lineend="162" isPtr="true" isLiteral="true" access="private" proto="const MCPhysReg (*)[2]">
<pt>
<Paren/>
</pt>
</fl>
<fl name="DiffLists" id="ae72dec5e45591990dac31159522f29e_909b4f08237d3a53c9de7e1fda922a48" file="2" linestart="163" lineend="163" isPtr="true" isLiteral="true" access="private" proto="const MCPhysReg *">
<pt>
<QualType const="true">
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</QualType>
</pt>
</fl>
<fl name="RegStrings" id="ae72dec5e45591990dac31159522f29e_4ed94242f5e0987f8fc8e45b0ec02eb6" file="2" linestart="164" lineend="164" isPtr="true" isLiteral="true" access="private" proto="const char *">
<pt>
<QualType const="true">
<bt name="char"/>
</QualType>
</pt>
</fl>
<fl name="SubRegIndices" id="ae72dec5e45591990dac31159522f29e_497c6b4294e917bb358c389c413e7e0a" file="2" linestart="165" lineend="165" isPtr="true" isLiteral="true" access="private" proto="const uint16_t *">
<pt>
<QualType const="true">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</QualType>
</pt>
</fl>
<fl name="SubRegIdxRanges" id="ae72dec5e45591990dac31159522f29e_70e74799b7a696c7ed13dad8a9945df7" file="2" linestart="167" lineend="167" isPtr="true" isLiteral="true" access="private" proto="const llvm::MCRegisterInfo::SubRegCoveredBits *">
<pt>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_6168ff33913cfcd178c15f6ac26c02a0"/>
</rt>
</QualType>
</pt>
</fl>
<fl name="NumSubRegIndices" id="ae72dec5e45591990dac31159522f29e_71a3e07b5a218b352c845d506c8843d8" file="2" linestart="169" lineend="169" isLiteral="true" access="private" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<fl name="RegEncodingTable" id="ae72dec5e45591990dac31159522f29e_b69c3a2cbbd541a610e7775f9bf38bbd" file="2" linestart="170" lineend="170" isPtr="true" isLiteral="true" access="private" proto="const uint16_t *">
<pt>
<QualType const="true">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</QualType>
</pt>
</fl>
<fl name="L2DwarfRegsSize" id="ae72dec5e45591990dac31159522f29e_8eaea9bd372fa3d3acd3f11d0f95e9a9" file="2" linestart="173" lineend="173" isLiteral="true" access="private" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<fl name="EHL2DwarfRegsSize" id="ae72dec5e45591990dac31159522f29e_decc9061edddb346c7337e8b449cadfe" file="2" linestart="174" lineend="174" isLiteral="true" access="private" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<fl name="Dwarf2LRegsSize" id="ae72dec5e45591990dac31159522f29e_ff6e3577d18713267865c8ae82f6f8ad" file="2" linestart="175" lineend="175" isLiteral="true" access="private" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<fl name="EHDwarf2LRegsSize" id="ae72dec5e45591990dac31159522f29e_98dbed7b29c39cb0570e9c455758317e" file="2" linestart="176" lineend="176" isLiteral="true" access="private" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<fl name="L2DwarfRegs" id="ae72dec5e45591990dac31159522f29e_4eab3ac1696df72eacb0b0a47b848ce9" file="2" linestart="177" lineend="177" isPtr="true" isLiteral="true" access="private" proto="const llvm::MCRegisterInfo::DwarfLLVMRegPair *">
<pt>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_8871b92f3866178050586980303873cd"/>
</rt>
</QualType>
</pt>
</fl>
<fl name="EHL2DwarfRegs" id="ae72dec5e45591990dac31159522f29e_8bad77004eaa6f4ba9eac4298bb6859f" file="2" linestart="178" lineend="178" isPtr="true" isLiteral="true" access="private" proto="const llvm::MCRegisterInfo::DwarfLLVMRegPair *">
<pt>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_8871b92f3866178050586980303873cd"/>
</rt>
</QualType>
</pt>
</fl>
<fl name="Dwarf2LRegs" id="ae72dec5e45591990dac31159522f29e_5f0b590b8567dc3e5b712b2b0f6f6516" file="2" linestart="179" lineend="179" isPtr="true" isLiteral="true" access="private" proto="const llvm::MCRegisterInfo::DwarfLLVMRegPair *">
<pt>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_8871b92f3866178050586980303873cd"/>
</rt>
</QualType>
</pt>
</fl>
<fl name="EHDwarf2LRegs" id="ae72dec5e45591990dac31159522f29e_596f422f0a0d2c929b6886067ff0d01b" file="2" linestart="180" lineend="180" isPtr="true" isLiteral="true" access="private" proto="const llvm::MCRegisterInfo::DwarfLLVMRegPair *">
<pt>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_8871b92f3866178050586980303873cd"/>
</rt>
</QualType>
</pt>
</fl>
<fl name="L2SEHRegs" id="ae72dec5e45591990dac31159522f29e_01186871cb16709267f87d77836d6674" file="2" linestart="181" lineend="181" access="private" proto="DenseMap&lt;unsigned int, int&gt;">
<tss>
<templatebase id="a2e0511a2f7df2d0d224b4855fe9d8ec_6c3b609a49f5ba6a1fa3fad8d9fe38bc"/>
<template_arguments>
<bt name="unsigned int"/>
<bt name="int"/>
</template_arguments>
</tss>
</fl>
<Decl access="public"/>
<cr parent="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1" access="public" depth="0" kind="class" name="DiffListIterator" id="ae72dec5e45591990dac31159522f29e_b2a57d2312b1a84d80a1b8dfa85df83a" file="2" linestart="188" lineend="228">
<cr access="public" kind="class" name="DiffListIterator" id="ae72dec5e45591990dac31159522f29e_d6d66294750972342932571b22f8536f" file="2" linestart="188" lineend="188"/>
<fl name="Val" id="ae72dec5e45591990dac31159522f29e_6ce8bbcbb833a907a81a65db3f18c20b" file="2" linestart="189" lineend="189" isLiteral="true" access="private" proto="uint16_t">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</fl>
<fl name="List" id="ae72dec5e45591990dac31159522f29e_109ab4aefceaa62778eb4392ba308b6c" file="2" linestart="190" lineend="190" isPtr="true" isLiteral="true" access="private" proto="const MCPhysReg *">
<pt>
<QualType const="true">
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</QualType>
</pt>
</fl>
<Decl access="protected"/>
<c name="DiffListIterator" id="ae72dec5e45591990dac31159522f29e_b9b3f22a6cc0b725b5323c8a2930196a" file="2" linestart="194" lineend="194" access="protected" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<initlist id="ae72dec5e45591990dac31159522f29e_6ce8bbcbb833a907a81a65db3f18c20b">
<Stmt>
<n32 lb="194" cb="30">
<n45 lb="194" cb="30">
<flit/>
</n45>
</n32>

</Stmt>
</initlist>
<initlist id="ae72dec5e45591990dac31159522f29e_109ab4aefceaa62778eb4392ba308b6c">
<Stmt>
<n32 lb="194" cb="39">
<n16 lb="194" cb="39">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</initlist>
<Stmt>
<u lb="194" cb="48" le="194" ce="49"/>

</Stmt>
</c>
<m name="init" id="ae72dec5e45591990dac31159522f29e_2d44d71c4875c283ad603cd012ad6006" file="2" linestart="199" lineend="202" access="protected" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="InitVal" proto="MCPhysReg" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="DiffList" proto="const MCPhysReg *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="199" cb="61" le="202" ce="5">
<xop lb="200" cb="7" le="200" ce="13" kind="=">
<mex lb="200" cb="7" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_6ce8bbcbb833a907a81a65db3f18c20b" nm="Val" arrow="1">
<n19 lb="200" cb="7"/>
</mex>
<n32 lb="200" cb="13">
<drx lb="200" cb="13" kind="lvalue" nm="InitVal"/>
</n32>
</xop>
<xop lb="201" cb="7" le="201" ce="14" kind="=">
<mex lb="201" cb="7" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_109ab4aefceaa62778eb4392ba308b6c" nm="List" arrow="1">
<n19 lb="201" cb="7"/>
</mex>
<n32 lb="201" cb="14">
<drx lb="201" cb="14" kind="lvalue" nm="DiffList"/>
</n32>
</xop>
</u>

</Stmt>
</m>
<m name="advance" id="ae72dec5e45591990dac31159522f29e_d5e679f01223950b286bfda9d33a62c1" file="2" linestart="207" lineend="212" access="protected" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<Stmt>
<u lb="207" cb="24" le="212" ce="5">
<ocast lb="208" cb="7" le="208" ce="7">
<bt name="void"/>
<n46 lb="208" cb="7" le="208" ce="7">
<exp pvirg="true"/>
<xop lb="208" cb="7" le="208" ce="7" kind="||">
<n46 lb="208" cb="7" le="208" ce="7">
<exp pvirg="true"/>
<uo lb="208" cb="7" le="208" ce="7" kind="!">
<uo lb="208" cb="7" le="208" ce="7" kind="!">
<n46 lb="208" cb="7" le="208" ce="7">
<exp pvirg="true"/>
<xop lb="208" cb="7" le="208" ce="7" kind="&amp;&amp;">
<mce lb="208" cb="7" le="208" ce="7" nbparm="0" id="ae72dec5e45591990dac31159522f29e_b149c34fbc5b3a9037296cd9b156372c">
<exp pvirg="true"/>
<mex lb="208" cb="7" id="ae72dec5e45591990dac31159522f29e_b149c34fbc5b3a9037296cd9b156372c" nm="isValid" arrow="1">
<n32 lb="208" cb="7">
<n19 lb="208" cb="7"/>
</n32>
</mex>
</mce>
<n32 lb="208" cb="7">
<n32 lb="208" cb="7">
<n52 lb="208" cb="7">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="208" cb="7" le="208" ce="7">
<n46 lb="208" cb="7" le="208" ce="7">
<exp pvirg="true"/>
<xop lb="208" cb="7" le="208" ce="7" kind=",">
<ce lb="208" cb="7" le="208" ce="7" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="208" cb="7">
<drx lb="208" cb="7" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="208" cb="7">
<n52 lb="208" cb="7">
<slit/>
</n52>
</n32>
<n32 lb="208" cb="7">
<n52 lb="208" cb="7">
<slit/>
</n52>
</n32>
<n32 lb="208" cb="7">
<n45 lb="208" cb="7">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="208" cb="7">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="209" cb="7" le="209" ce="28">
<exp pvirg="true"/>
<Var nm="D" value="true">
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
<n32 lb="209" cb="21" le="209" ce="26">
<uo lb="209" cb="21" le="209" ce="26" kind="*">
<uo lb="209" cb="22" le="209" ce="26" kind="++">
<mex lb="209" cb="22" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_109ab4aefceaa62778eb4392ba308b6c" nm="List" arrow="1">
<n19 lb="209" cb="22"/>
</mex>
</uo>
</uo>
</n32>
</Var>
</dst>
<cao lb="210" cb="7" le="210" ce="14" kind="+=">
<mex lb="210" cb="7" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_6ce8bbcbb833a907a81a65db3f18c20b" nm="Val" arrow="1">
<n19 lb="210" cb="7"/>
</mex>
<n32 lb="210" cb="14">
<n32 lb="210" cb="14">
<drx lb="210" cb="14" kind="lvalue" nm="D"/>
</n32>
</n32>
</cao>
<rx lb="211" cb="7" le="211" ce="14" pvirg="true">
<n32 lb="211" cb="14">
<n32 lb="211" cb="14">
<drx lb="211" cb="14" kind="lvalue" nm="D"/>
</n32>
</n32>
</rx>
</u>

</Stmt>
</m>
<Decl access="public"/>
<m name="isValid" id="ae72dec5e45591990dac31159522f29e_b149c34fbc5b3a9037296cd9b156372c" file="2" linestart="217" lineend="217" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="217" cb="26" le="217" ce="41">
<rx lb="217" cb="28" le="217" ce="35" pvirg="true">
<n32 lb="217" cb="35">
<n32 lb="217" cb="35">
<mex lb="217" cb="35" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_109ab4aefceaa62778eb4392ba308b6c" nm="List" arrow="1">
<n19 lb="217" cb="35"/>
</mex>
</n32>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="operator*" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c" file="2" linestart="220" lineend="220" operator="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<Stmt>
<u lb="220" cb="32" le="220" ce="46">
<rx lb="220" cb="34" le="220" ce="41" pvirg="true">
<n32 lb="220" cb="41">
<n32 lb="220" cb="41">
<mex lb="220" cb="41" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_6ce8bbcbb833a907a81a65db3f18c20b" nm="Val" arrow="1">
<n19 lb="220" cb="41"/>
</mex>
</n32>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="operator++" id="ae72dec5e45591990dac31159522f29e_91adf2cff3d5ab60cda07fdc16a93974" file="2" linestart="223" lineend="227" operator="true" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="223" cb="23" le="227" ce="5">
<if lb="225" cb="7" le="226" ce="16">
<uo lb="225" cb="11" le="225" ce="20" kind="!">
<n32 lb="225" cb="12" le="225" ce="20">
<mce lb="225" cb="12" le="225" ce="20" nbparm="0" id="ae72dec5e45591990dac31159522f29e_d5e679f01223950b286bfda9d33a62c1">
<exp pvirg="true"/>
<mex lb="225" cb="12" id="ae72dec5e45591990dac31159522f29e_d5e679f01223950b286bfda9d33a62c1" nm="advance" arrow="1">
<n19 lb="225" cb="12"/>
</mex>
</mce>
</n32>
</uo>
<xop lb="226" cb="9" le="226" ce="16" kind="=">
<mex lb="226" cb="9" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_109ab4aefceaa62778eb4392ba308b6c" nm="List" arrow="1">
<n19 lb="226" cb="9"/>
</mex>
<n32 lb="226" cb="16">
<n16 lb="226" cb="16">
<exp pvirg="true"/>
</n16>
</n32>
</xop>
</if>
</u>

</Stmt>
</m>
<c name="DiffListIterator" id="ae72dec5e45591990dac31159522f29e_0d9e2ca5a7b3435484c6eebb14c8c061" file="2" linestart="188" lineend="188" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::MCRegisterInfo::DiffListIterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_b2a57d2312b1a84d80a1b8dfa85df83a"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<c name="DiffListIterator" id="ae72dec5e45591990dac31159522f29e_8b8976d7cc9e4d34f6c41c45e651d548" file="2" linestart="188" lineend="188" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::MCRegisterInfo::DiffListIterator &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_b2a57d2312b1a84d80a1b8dfa85df83a"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</c>
<d name="~DiffListIterator" id="ae72dec5e45591990dac31159522f29e_bdfeaa52af9060e7d0e854fe034befda" file="2" linestart="188" lineend="188" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</d>
<m name="operator=" id="ae72dec5e45591990dac31159522f29e_f9d44b6ff0b046d4a1d72a4a16b7892f" file="2" linestart="188" implicit="true" operator="true" access="public" inline="true">
<fpt proto="llvm::MCRegisterInfo::DiffListIterator &amp;">
<lrf>
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_b2a57d2312b1a84d80a1b8dfa85df83a"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::MCRegisterInfo::DiffListIterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_b2a57d2312b1a84d80a1b8dfa85df83a"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="ae72dec5e45591990dac31159522f29e_6d5c3c4dcf302423c5e6a6e367be4c8b" file="2" linestart="188" lineend="188" implicit="true" operator="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="llvm::MCRegisterInfo::DiffListIterator &amp;">
<lrf>
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_b2a57d2312b1a84d80a1b8dfa85df83a"/>
</rt>
</lrf>
</fpt>
<p name="" proto="llvm::MCRegisterInfo::DiffListIterator &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_b2a57d2312b1a84d80a1b8dfa85df83a"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="188" cb="9">
<xop lb="188" cb="9" kind="=">
<mex lb="188" cb="9" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_6ce8bbcbb833a907a81a65db3f18c20b" nm="Val" arrow="1">
<n19 lb="188" cb="9"/>
</mex>
<n32 lb="188" cb="9">
<mex lb="188" cb="9" kind="xvalue" id="ae72dec5e45591990dac31159522f29e_6ce8bbcbb833a907a81a65db3f18c20b" nm="Val" point="1">
<scast lb="188" cb="9">
<cast cast="NoOp">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_b2a57d2312b1a84d80a1b8dfa85df83a"/>
</rt>
</cast>
<drx lb="188" cb="9" kind="lvalue" nm=""/>
</scast>
</mex>
</n32>
</xop>
<xop lb="188" cb="9" kind="=">
<mex lb="188" cb="9" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_109ab4aefceaa62778eb4392ba308b6c" nm="List" arrow="1">
<n19 lb="188" cb="9"/>
</mex>
<n32 lb="188" cb="9">
<mex lb="188" cb="9" kind="xvalue" id="ae72dec5e45591990dac31159522f29e_109ab4aefceaa62778eb4392ba308b6c" nm="List" point="1">
<scast lb="188" cb="9">
<cast cast="NoOp">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_b2a57d2312b1a84d80a1b8dfa85df83a"/>
</rt>
</cast>
<drx lb="188" cb="9" kind="lvalue" nm=""/>
</scast>
</mex>
</n32>
</xop>
<rx lb="188" cb="9" pvirg="true">
<uo lb="188" cb="9" kind="*">
<n19 lb="188" cb="9"/>
</uo>
</rx>
</u>

</Stmt>
</m>
</cr>
<Decl>
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_50d5bdeab999bd0b7fd27e9bf4630003"/>
</rt>
</Decl>
<Decl>
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_903214c337f606987cc82767ae3c0ca8"/>
</rt>
</Decl>
<Decl>
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_d8872a9ff0c3784235264841e1d321f1"/>
</rt>
</Decl>
<Decl>
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_bc366d3ac277e46b79e54e21ef5efb8d"/>
</rt>
</Decl>
<m name="InitMCRegisterInfo" id="ae72dec5e45591990dac31159522f29e_b6ac6b44be90df682890faba1e563700" file="2" linestart="239" lineend="264" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="D" proto="const llvm::MCRegisterDesc *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_1c68f7b2dca32b37224be1c39968aa5b"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="NR" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="RA" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="PC" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="C" proto="const llvm::MCRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_848f3ae253fe25a26932e187481896be"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="NC" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="RURoots" proto="const MCPhysReg (*)[2]" isPtr="true" isLiteral="true" access2="none">
<pt>
<Paren/>
</pt>
<Stmt>

</Stmt>
</p>
<p name="NRU" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="const MCPhysReg *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Strings" proto="const char *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<bt name="char"/>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SubIndices" proto="const uint16_t *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="NumIndices" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SubIdxRanges" proto="const llvm::MCRegisterInfo::SubRegCoveredBits *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_6168ff33913cfcd178c15f6ac26c02a0"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="RET" proto="const uint16_t *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="249" cb="48" le="264" ce="3">
<xop lb="250" cb="5" le="250" ce="12" kind="=">
<mex lb="250" cb="5" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_35c6d017bf5f629854d2f7f3fb4bc44c" nm="Desc" arrow="1">
<n19 lb="250" cb="5"/>
</mex>
<n32 lb="250" cb="12">
<drx lb="250" cb="12" kind="lvalue" nm="D"/>
</n32>
</xop>
<xop lb="251" cb="5" le="251" ce="15" kind="=">
<mex lb="251" cb="5" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_3d2ca60ac6b0bc3f5e665b42b516b2a2" nm="NumRegs" arrow="1">
<n19 lb="251" cb="5"/>
</mex>
<n32 lb="251" cb="15">
<drx lb="251" cb="15" kind="lvalue" nm="NR"/>
</n32>
</xop>
<xop lb="252" cb="5" le="252" ce="13" kind="=">
<mex lb="252" cb="5" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_d77ba0d55bd9bb0c427564d678963835" nm="RAReg" arrow="1">
<n19 lb="252" cb="5"/>
</mex>
<n32 lb="252" cb="13">
<drx lb="252" cb="13" kind="lvalue" nm="RA"/>
</n32>
</xop>
<xop lb="253" cb="5" le="253" ce="13" kind="=">
<mex lb="253" cb="5" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_f5551eb59d859f1f476202f4feb34385" nm="PCReg" arrow="1">
<n19 lb="253" cb="5"/>
</mex>
<n32 lb="253" cb="13">
<drx lb="253" cb="13" kind="lvalue" nm="PC"/>
</n32>
</xop>
<xop lb="254" cb="5" le="254" ce="15" kind="=">
<mex lb="254" cb="5" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_97dcaacb48e7faea42fc7321ec8c5e46" nm="Classes" arrow="1">
<n19 lb="254" cb="5"/>
</mex>
<n32 lb="254" cb="15">
<drx lb="254" cb="15" kind="lvalue" nm="C"/>
</n32>
</xop>
<xop lb="255" cb="5" le="255" ce="17" kind="=">
<mex lb="255" cb="5" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_909b4f08237d3a53c9de7e1fda922a48" nm="DiffLists" arrow="1">
<n19 lb="255" cb="5"/>
</mex>
<n32 lb="255" cb="17">
<drx lb="255" cb="17" kind="lvalue" nm="DL"/>
</n32>
</xop>
<xop lb="256" cb="5" le="256" ce="18" kind="=">
<mex lb="256" cb="5" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_4ed94242f5e0987f8fc8e45b0ec02eb6" nm="RegStrings" arrow="1">
<n19 lb="256" cb="5"/>
</mex>
<n32 lb="256" cb="18">
<drx lb="256" cb="18" kind="lvalue" nm="Strings"/>
</n32>
</xop>
<xop lb="257" cb="5" le="257" ce="18" kind="=">
<mex lb="257" cb="5" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_ffef280f7e96241db0fabbb5fbda6ded" nm="NumClasses" arrow="1">
<n19 lb="257" cb="5"/>
</mex>
<n32 lb="257" cb="18">
<drx lb="257" cb="18" kind="lvalue" nm="NC"/>
</n32>
</xop>
<xop lb="258" cb="5" le="258" ce="20" kind="=">
<mex lb="258" cb="5" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_4b6b8666ff5d7fda379faabbed2c11b9" nm="RegUnitRoots" arrow="1">
<n19 lb="258" cb="5"/>
</mex>
<n32 lb="258" cb="20">
<drx lb="258" cb="20" kind="lvalue" nm="RURoots"/>
</n32>
</xop>
<xop lb="259" cb="5" le="259" ce="19" kind="=">
<mex lb="259" cb="5" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_db419856b163c83f7fb4f9370130b844" nm="NumRegUnits" arrow="1">
<n19 lb="259" cb="5"/>
</mex>
<n32 lb="259" cb="19">
<drx lb="259" cb="19" kind="lvalue" nm="NRU"/>
</n32>
</xop>
<xop lb="260" cb="5" le="260" ce="21" kind="=">
<mex lb="260" cb="5" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_497c6b4294e917bb358c389c413e7e0a" nm="SubRegIndices" arrow="1">
<n19 lb="260" cb="5"/>
</mex>
<n32 lb="260" cb="21">
<drx lb="260" cb="21" kind="lvalue" nm="SubIndices"/>
</n32>
</xop>
<xop lb="261" cb="5" le="261" ce="24" kind="=">
<mex lb="261" cb="5" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_71a3e07b5a218b352c845d506c8843d8" nm="NumSubRegIndices" arrow="1">
<n19 lb="261" cb="5"/>
</mex>
<n32 lb="261" cb="24">
<drx lb="261" cb="24" kind="lvalue" nm="NumIndices"/>
</n32>
</xop>
<xop lb="262" cb="5" le="262" ce="23" kind="=">
<mex lb="262" cb="5" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_70e74799b7a696c7ed13dad8a9945df7" nm="SubRegIdxRanges" arrow="1">
<n19 lb="262" cb="5"/>
</mex>
<n32 lb="262" cb="23">
<drx lb="262" cb="23" kind="lvalue" nm="SubIdxRanges"/>
</n32>
</xop>
<xop lb="263" cb="5" le="263" ce="24" kind="=">
<mex lb="263" cb="5" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_b69c3a2cbbd541a610e7775f9bf38bbd" nm="RegEncodingTable" arrow="1">
<n19 lb="263" cb="5"/>
</mex>
<n32 lb="263" cb="24">
<drx lb="263" cb="24" kind="lvalue" nm="RET"/>
</n32>
</xop>
</u>

</Stmt>
</m>
<m name="mapLLVMRegsToDwarfRegs" id="ae72dec5e45591990dac31159522f29e_6f2729c046f611998767d031da80e13d" file="2" linestart="269" lineend="278" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="Map" proto="const llvm::MCRegisterInfo::DwarfLLVMRegPair *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_8871b92f3866178050586980303873cd"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Size" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="isEH" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="270" cb="42" le="278" ce="3">
<if lb="271" cb="5" le="277" ce="5" else="true" elselb="274" elsecb="12">
<n32 lb="271" cb="9">
<drx lb="271" cb="9" kind="lvalue" nm="isEH"/>
</n32>
<u lb="271" cb="15" le="274" ce="5">
<xop lb="272" cb="7" le="272" ce="23" kind="=">
<mex lb="272" cb="7" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_8bad77004eaa6f4ba9eac4298bb6859f" nm="EHL2DwarfRegs" arrow="1">
<n19 lb="272" cb="7"/>
</mex>
<n32 lb="272" cb="23">
<drx lb="272" cb="23" kind="lvalue" nm="Map"/>
</n32>
</xop>
<xop lb="273" cb="7" le="273" ce="27" kind="=">
<mex lb="273" cb="7" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_decc9061edddb346c7337e8b449cadfe" nm="EHL2DwarfRegsSize" arrow="1">
<n19 lb="273" cb="7"/>
</mex>
<n32 lb="273" cb="27">
<drx lb="273" cb="27" kind="lvalue" nm="Size"/>
</n32>
</xop>
</u>
<u lb="274" cb="12" le="277" ce="5">
<xop lb="275" cb="7" le="275" ce="21" kind="=">
<mex lb="275" cb="7" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_4eab3ac1696df72eacb0b0a47b848ce9" nm="L2DwarfRegs" arrow="1">
<n19 lb="275" cb="7"/>
</mex>
<n32 lb="275" cb="21">
<drx lb="275" cb="21" kind="lvalue" nm="Map"/>
</n32>
</xop>
<xop lb="276" cb="7" le="276" ce="25" kind="=">
<mex lb="276" cb="7" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_8eaea9bd372fa3d3acd3f11d0f95e9a9" nm="L2DwarfRegsSize" arrow="1">
<n19 lb="276" cb="7"/>
</mex>
<n32 lb="276" cb="25">
<drx lb="276" cb="25" kind="lvalue" nm="Size"/>
</n32>
</xop>
</u>
</if>
</u>

</Stmt>
</m>
<m name="mapDwarfRegsToLLVMRegs" id="ae72dec5e45591990dac31159522f29e_a0cebeaee85674b33b90d2fc44d9305f" file="2" linestart="283" lineend="292" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="Map" proto="const llvm::MCRegisterInfo::DwarfLLVMRegPair *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_8871b92f3866178050586980303873cd"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Size" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="isEH" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="284" cb="42" le="292" ce="3">
<if lb="285" cb="5" le="291" ce="5" else="true" elselb="288" elsecb="12">
<n32 lb="285" cb="9">
<drx lb="285" cb="9" kind="lvalue" nm="isEH"/>
</n32>
<u lb="285" cb="15" le="288" ce="5">
<xop lb="286" cb="7" le="286" ce="23" kind="=">
<mex lb="286" cb="7" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_596f422f0a0d2c929b6886067ff0d01b" nm="EHDwarf2LRegs" arrow="1">
<n19 lb="286" cb="7"/>
</mex>
<n32 lb="286" cb="23">
<drx lb="286" cb="23" kind="lvalue" nm="Map"/>
</n32>
</xop>
<xop lb="287" cb="7" le="287" ce="27" kind="=">
<mex lb="287" cb="7" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_98dbed7b29c39cb0570e9c455758317e" nm="EHDwarf2LRegsSize" arrow="1">
<n19 lb="287" cb="7"/>
</mex>
<n32 lb="287" cb="27">
<drx lb="287" cb="27" kind="lvalue" nm="Size"/>
</n32>
</xop>
</u>
<u lb="288" cb="12" le="291" ce="5">
<xop lb="289" cb="7" le="289" ce="21" kind="=">
<mex lb="289" cb="7" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_5f0b590b8567dc3e5b712b2b0f6f6516" nm="Dwarf2LRegs" arrow="1">
<n19 lb="289" cb="7"/>
</mex>
<n32 lb="289" cb="21">
<drx lb="289" cb="21" kind="lvalue" nm="Map"/>
</n32>
</xop>
<xop lb="290" cb="7" le="290" ce="25" kind="=">
<mex lb="290" cb="7" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_ff6e3577d18713267865c8ae82f6f8ad" nm="Dwarf2LRegsSize" arrow="1">
<n19 lb="290" cb="7"/>
</mex>
<n32 lb="290" cb="25">
<drx lb="290" cb="25" kind="lvalue" nm="Size"/>
</n32>
</xop>
</u>
</if>
</u>

</Stmt>
</m>
<m name="mapLLVMRegToSEHReg" id="ae72dec5e45591990dac31159522f29e_584b1735d4d0df1a0fca2176fdef1cdf" file="2" linestart="299" lineend="301" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="LLVMReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SEHReg" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="299" cb="57" le="301" ce="3">
<xop lb="300" cb="5" le="300" ce="26" kind="=">
<ocx lb="300" cb="5" le="300" ce="22" nbparm="2" id="a2e0511a2f7df2d0d224b4855fe9d8ec_f82954b2b5dbfef4594d53b500165d04">
<exp pvirg="true"/>
<n32 lb="300" cb="14" le="300" ce="22">
<drx lb="300" cb="14" le="300" ce="22" kind="lvalue" id="a2e0511a2f7df2d0d224b4855fe9d8ec_f82954b2b5dbfef4594d53b500165d04" nm="operator[]"/>
</n32>
<n32 lb="300" cb="5">
<mex lb="300" cb="5" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_01186871cb16709267f87d77836d6674" nm="L2SEHRegs" arrow="1">
<n19 lb="300" cb="5"/>
</mex>
</n32>
<n32 lb="300" cb="15">
<drx lb="300" cb="15" kind="lvalue" nm="LLVMReg"/>
</n32>
</ocx>
<n32 lb="300" cb="26">
<drx lb="300" cb="26" kind="lvalue" nm="SEHReg"/>
</n32>
</xop>
</u>

</Stmt>
</m>
<m name="getRARegister" id="ae72dec5e45591990dac31159522f29e_70b03a1ae7114f9fdeb3dce7c8b46fda" file="2" linestart="305" lineend="307" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<Stmt>
<u lb="305" cb="34" le="307" ce="3">
<rx lb="306" cb="5" le="306" ce="12" pvirg="true">
<n32 lb="306" cb="12">
<mex lb="306" cb="12" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_d77ba0d55bd9bb0c427564d678963835" nm="RAReg" arrow="1">
<n19 lb="306" cb="12"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getProgramCounter" id="ae72dec5e45591990dac31159522f29e_e324563dadd81d81ef259afc57eaafb8" file="2" linestart="310" lineend="312" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<Stmt>
<u lb="310" cb="38" le="312" ce="3">
<rx lb="311" cb="5" le="311" ce="12" pvirg="true">
<n32 lb="311" cb="12">
<mex lb="311" cb="12" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_f5551eb59d859f1f476202f4feb34385" nm="PCReg" arrow="1">
<n19 lb="311" cb="12"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="operator[]" id="ae72dec5e45591990dac31159522f29e_6babc56e3c20a1e6df5649a7ce60072e" file="2" linestart="314" lineend="318" operator="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::MCRegisterDesc &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_1c68f7b2dca32b37224be1c39968aa5b"/>
</rt>
</QualType>
</lrf>
</fpt>
<p name="RegNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="314" cb="58" le="318" ce="3">
<ocast lb="315" cb="5" le="315" ce="5">
<bt name="void"/>
<n46 lb="315" cb="5" le="315" ce="5">
<exp pvirg="true"/>
<xop lb="315" cb="5" le="315" ce="5" kind="||">
<n46 lb="315" cb="5" le="315" ce="5">
<exp pvirg="true"/>
<uo lb="315" cb="5" le="315" ce="5" kind="!">
<uo lb="315" cb="5" le="315" ce="5" kind="!">
<n46 lb="315" cb="5" le="315" ce="5">
<exp pvirg="true"/>
<xop lb="315" cb="5" le="315" ce="5" kind="&amp;&amp;">
<xop lb="315" cb="5" le="315" ce="5" kind="&lt;">
<n32 lb="315" cb="5">
<drx lb="315" cb="5" kind="lvalue" nm="RegNo"/>
</n32>
<n32 lb="315" cb="5">
<mex lb="315" cb="5" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_3d2ca60ac6b0bc3f5e665b42b516b2a2" nm="NumRegs" arrow="1">
<n19 lb="315" cb="5"/>
</mex>
</n32>
</xop>
<n32 lb="315" cb="5">
<n32 lb="315" cb="5">
<n52 lb="315" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="315" cb="5" le="315" ce="5">
<n46 lb="315" cb="5" le="315" ce="5">
<exp pvirg="true"/>
<xop lb="315" cb="5" le="315" ce="5" kind=",">
<ce lb="315" cb="5" le="315" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="315" cb="5">
<drx lb="315" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="315" cb="5">
<n52 lb="315" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="315" cb="5">
<n52 lb="315" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="315" cb="5">
<n45 lb="315" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="315" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="317" cb="5" le="317" ce="22" pvirg="true">
<n2 lb="317" cb="12" le="317" ce="22">
<exp pvirg="true"/>
<n32 lb="317" cb="12">
<mex lb="317" cb="12" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_35c6d017bf5f629854d2f7f3fb4bc44c" nm="Desc" arrow="1">
<n19 lb="317" cb="12"/>
</mex>
</n32>
<n32 lb="317" cb="17">
<drx lb="317" cb="17" kind="lvalue" nm="RegNo"/>
</n32>
</n2>
</rx>
</u>

</Stmt>
</m>
<m name="get" id="ae72dec5e45591990dac31159522f29e_d9cc45710fee8b116b0b0b08ba9db571" file="2" linestart="322" lineend="324" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::MCRegisterDesc &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_1c68f7b2dca32b37224be1c39968aa5b"/>
</rt>
</QualType>
</lrf>
</fpt>
<p name="RegNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="322" cb="51" le="324" ce="3">
<rx lb="323" cb="5" le="323" ce="28" pvirg="true">
<mce lb="323" cb="12" le="323" ce="28" nbparm="1" id="ae72dec5e45591990dac31159522f29e_6babc56e3c20a1e6df5649a7ce60072e">
<exp pvirg="true"/>
<mex lb="323" cb="12" le="323" ce="21" id="ae72dec5e45591990dac31159522f29e_6babc56e3c20a1e6df5649a7ce60072e" nm="operator[]" arrow="1">
<n19 lb="323" cb="12"/>
</mex>
<n32 lb="323" cb="23">
<drx lb="323" cb="23" kind="lvalue" nm="RegNo"/>
</n32>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="getSubReg" id="ae72dec5e45591990dac31159522f29e_f66d01cfa6af0bfc0f9d0c567148a031" file="2" linestart="329" lineend="329" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Idx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getMatchingSuperReg" id="ae72dec5e45591990dac31159522f29e_5b57b20757c8f9b2ba323ed4c1d69b86" file="2" linestart="333" lineend="334" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SubIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::MCRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_848f3ae253fe25a26932e187481896be"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getSubRegIndex" id="ae72dec5e45591990dac31159522f29e_771f1caac057fe9227ff4514d39bba4f" file="2" linestart="339" lineend="339" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="RegNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SubRegNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getSubRegIdxSize" id="ae72dec5e45591990dac31159522f29e_287de1ed518bbe32f89909051b29ad9f" file="2" linestart="344" lineend="344" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Idx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getSubRegIdxOffset" id="ae72dec5e45591990dac31159522f29e_aefc89344ed60c5b4a6c207a9fea2829" file="2" linestart="349" lineend="349" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Idx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getName" id="ae72dec5e45591990dac31159522f29e_8d444941bf18e93bb356eb9688c363e4" file="2" linestart="353" lineend="355" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const char *">
<pt>
<QualType const="true">
<bt name="char"/>
</QualType>
</pt>
</fpt>
<p name="RegNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="353" cb="45" le="355" ce="3">
<rx lb="354" cb="5" le="354" ce="36" pvirg="true">
<xop lb="354" cb="12" le="354" ce="36" kind="+">
<n32 lb="354" cb="12">
<mex lb="354" cb="12" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_4ed94242f5e0987f8fc8e45b0ec02eb6" nm="RegStrings" arrow="1">
<n19 lb="354" cb="12"/>
</mex>
</n32>
<n32 lb="354" cb="25" le="354" ce="36">
<mex lb="354" cb="25" le="354" ce="36" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_180502b8881cc61700602b29b7b8387b" nm="Name" point="1">
<mce lb="354" cb="25" le="354" ce="34" nbparm="1" id="ae72dec5e45591990dac31159522f29e_d9cc45710fee8b116b0b0b08ba9db571">
<exp pvirg="true"/>
<mex lb="354" cb="25" id="ae72dec5e45591990dac31159522f29e_d9cc45710fee8b116b0b0b08ba9db571" nm="get" arrow="1">
<n19 lb="354" cb="25"/>
</mex>
<n32 lb="354" cb="29">
<drx lb="354" cb="29" kind="lvalue" nm="RegNo"/>
</n32>
</mce>
</mex>
</n32>
</xop>
</rx>
</u>

</Stmt>
</m>
<m name="getNumRegs" id="ae72dec5e45591990dac31159522f29e_d4787d9be57e6a64c2bff9b6aac0b4ca" file="2" linestart="359" lineend="361" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<Stmt>
<u lb="359" cb="31" le="361" ce="3">
<rx lb="360" cb="5" le="360" ce="12" pvirg="true">
<n32 lb="360" cb="12">
<mex lb="360" cb="12" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_3d2ca60ac6b0bc3f5e665b42b516b2a2" nm="NumRegs" arrow="1">
<n19 lb="360" cb="12"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getNumSubRegIndices" id="ae72dec5e45591990dac31159522f29e_5347c51721f570d3d2dbe7181bc2f820" file="2" linestart="366" lineend="368" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<Stmt>
<u lb="366" cb="40" le="368" ce="3">
<rx lb="367" cb="5" le="367" ce="12" pvirg="true">
<n32 lb="367" cb="12">
<mex lb="367" cb="12" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_71a3e07b5a218b352c845d506c8843d8" nm="NumSubRegIndices" arrow="1">
<n19 lb="367" cb="12"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getNumRegUnits" id="ae72dec5e45591990dac31159522f29e_cdcbff7eb98cc7d0b6b7ed2863f6cae2" file="2" linestart="373" lineend="375" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<Stmt>
<u lb="373" cb="35" le="375" ce="3">
<rx lb="374" cb="5" le="374" ce="12" pvirg="true">
<n32 lb="374" cb="12">
<mex lb="374" cb="12" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_db419856b163c83f7fb4f9370130b844" nm="NumRegUnits" arrow="1">
<n19 lb="374" cb="12"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getDwarfRegNum" id="ae72dec5e45591990dac31159522f29e_8b2ec2129376ac206a2600dc7ad9c42f" file="2" linestart="381" lineend="381" access="public" hasbody="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="RegNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="isEH" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getLLVMRegNum" id="ae72dec5e45591990dac31159522f29e_cbc3fdfc2e7237ac63749cc246599101" file="2" linestart="384" lineend="384" access="public" hasbody="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="RegNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="isEH" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getSEHRegNum" id="ae72dec5e45591990dac31159522f29e_cc1ac0b9cf4ed1a8d6336b1c3cf0ab4c" file="2" linestart="388" lineend="388" access="public" hasbody="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="RegNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="regclass_begin" id="ae72dec5e45591990dac31159522f29e_56f1e122e71074ae9c613b75e8b9755a" file="2" linestart="390" lineend="390" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="regclass_iterator">
<Tdef>
<pt>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_848f3ae253fe25a26932e187481896be"/>
</rt>
</QualType>
</pt>
</Tdef>
</fpt>
<Stmt>
<u lb="390" cb="44" le="390" ce="62">
<rx lb="390" cb="46" le="390" ce="53" pvirg="true">
<n32 lb="390" cb="53">
<mex lb="390" cb="53" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_97dcaacb48e7faea42fc7321ec8c5e46" nm="Classes" arrow="1">
<n19 lb="390" cb="53"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="regclass_end" id="ae72dec5e45591990dac31159522f29e_a339c8812ab0854b34a42407fb6f71e5" file="2" linestart="391" lineend="391" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="regclass_iterator">
<Tdef>
<pt>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_848f3ae253fe25a26932e187481896be"/>
</rt>
</QualType>
</pt>
</Tdef>
</fpt>
<Stmt>
<u lb="391" cb="42" le="391" ce="71">
<rx lb="391" cb="44" le="391" ce="59" pvirg="true">
<xop lb="391" cb="51" le="391" ce="59" kind="+">
<n32 lb="391" cb="51">
<mex lb="391" cb="51" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_97dcaacb48e7faea42fc7321ec8c5e46" nm="Classes" arrow="1">
<n19 lb="391" cb="51"/>
</mex>
</n32>
<n32 lb="391" cb="59">
<mex lb="391" cb="59" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_ffef280f7e96241db0fabbb5fbda6ded" nm="NumClasses" arrow="1">
<n19 lb="391" cb="59"/>
</mex>
</n32>
</xop>
</rx>
</u>

</Stmt>
</m>
<m name="getNumRegClasses" id="ae72dec5e45591990dac31159522f29e_5505102d8dce0df7b3a1d21fa7118803" file="2" linestart="393" lineend="395" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<Stmt>
<u lb="393" cb="37" le="395" ce="3">
<rx lb="394" cb="5" le="394" ce="54" pvirg="true">
<ocast lb="394" cb="12" le="394" ce="54">
<bt name="unsigned int"/>
<n32 lb="394" cb="22" le="394" ce="54">
<n46 lb="394" cb="22" le="394" ce="54">
<exp pvirg="true"/>
<xop lb="394" cb="23" le="394" ce="53" kind="-">
<mce lb="394" cb="23" le="394" ce="36" nbparm="0" id="ae72dec5e45591990dac31159522f29e_a339c8812ab0854b34a42407fb6f71e5">
<exp pvirg="true"/>
<mex lb="394" cb="23" id="ae72dec5e45591990dac31159522f29e_a339c8812ab0854b34a42407fb6f71e5" nm="regclass_end" arrow="1">
<n19 lb="394" cb="23"/>
</mex>
</mce>
<mce lb="394" cb="38" le="394" ce="53" nbparm="0" id="ae72dec5e45591990dac31159522f29e_56f1e122e71074ae9c613b75e8b9755a">
<exp pvirg="true"/>
<mex lb="394" cb="38" id="ae72dec5e45591990dac31159522f29e_56f1e122e71074ae9c613b75e8b9755a" nm="regclass_begin" arrow="1">
<n19 lb="394" cb="38"/>
</mex>
</mce>
</xop>
</n46>
</n32>
</ocast>
</rx>
</u>

</Stmt>
</m>
<m name="getRegClass" id="ae72dec5e45591990dac31159522f29e_62b592dde6cde0888b77b18d1723480d" file="2" linestart="399" lineend="402" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::MCRegisterClass &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_848f3ae253fe25a26932e187481896be"/>
</rt>
</QualType>
</lrf>
</fpt>
<p name="i" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="399" cb="56" le="402" ce="3">
<ocast lb="400" cb="5" le="400" ce="5">
<bt name="void"/>
<n46 lb="400" cb="5" le="400" ce="5">
<exp pvirg="true"/>
<xop lb="400" cb="5" le="400" ce="5" kind="||">
<n46 lb="400" cb="5" le="400" ce="5">
<exp pvirg="true"/>
<uo lb="400" cb="5" le="400" ce="5" kind="!">
<uo lb="400" cb="5" le="400" ce="5" kind="!">
<n46 lb="400" cb="5" le="400" ce="5">
<exp pvirg="true"/>
<xop lb="400" cb="5" le="400" ce="5" kind="&amp;&amp;">
<xop lb="400" cb="5" le="400" ce="5" kind="&lt;">
<n32 lb="400" cb="5">
<drx lb="400" cb="5" kind="lvalue" nm="i"/>
</n32>
<mce lb="400" cb="5" le="400" ce="5" nbparm="0" id="ae72dec5e45591990dac31159522f29e_5505102d8dce0df7b3a1d21fa7118803">
<exp pvirg="true"/>
<mex lb="400" cb="5" id="ae72dec5e45591990dac31159522f29e_5505102d8dce0df7b3a1d21fa7118803" nm="getNumRegClasses" arrow="1">
<n19 lb="400" cb="5"/>
</mex>
</mce>
</xop>
<n32 lb="400" cb="5">
<n32 lb="400" cb="5">
<n52 lb="400" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="400" cb="5" le="400" ce="5">
<n46 lb="400" cb="5" le="400" ce="5">
<exp pvirg="true"/>
<xop lb="400" cb="5" le="400" ce="5" kind=",">
<ce lb="400" cb="5" le="400" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="400" cb="5">
<drx lb="400" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="400" cb="5">
<n52 lb="400" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="400" cb="5">
<n52 lb="400" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="400" cb="5">
<n45 lb="400" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="400" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="401" cb="5" le="401" ce="21" pvirg="true">
<n2 lb="401" cb="12" le="401" ce="21">
<exp pvirg="true"/>
<n32 lb="401" cb="12">
<mex lb="401" cb="12" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_97dcaacb48e7faea42fc7321ec8c5e46" nm="Classes" arrow="1">
<n19 lb="401" cb="12"/>
</mex>
</n32>
<n32 lb="401" cb="20">
<drx lb="401" cb="20" kind="lvalue" nm="i"/>
</n32>
</n2>
</rx>
</u>

</Stmt>
</m>
<m name="getEncodingValue" id="ae72dec5e45591990dac31159522f29e_fd26dcca2d5c11590d566f3619dee5a5" file="2" linestart="405" lineend="409" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="uint16_t">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</fpt>
<p name="RegNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="405" cb="51" le="409" ce="3">
<ocast lb="406" cb="5" le="406" ce="5">
<bt name="void"/>
<n46 lb="406" cb="5" le="406" ce="5">
<exp pvirg="true"/>
<xop lb="406" cb="5" le="406" ce="5" kind="||">
<n46 lb="406" cb="5" le="406" ce="5">
<exp pvirg="true"/>
<uo lb="406" cb="5" le="406" ce="5" kind="!">
<uo lb="406" cb="5" le="406" ce="5" kind="!">
<n46 lb="406" cb="5" le="406" ce="5">
<exp pvirg="true"/>
<xop lb="406" cb="5" le="406" ce="5" kind="&amp;&amp;">
<xop lb="406" cb="5" le="406" ce="5" kind="&lt;">
<n32 lb="406" cb="5">
<drx lb="406" cb="5" kind="lvalue" nm="RegNo"/>
</n32>
<n32 lb="406" cb="5">
<mex lb="406" cb="5" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_3d2ca60ac6b0bc3f5e665b42b516b2a2" nm="NumRegs" arrow="1">
<n19 lb="406" cb="5"/>
</mex>
</n32>
</xop>
<n32 lb="406" cb="5">
<n32 lb="406" cb="5">
<n52 lb="406" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="406" cb="5" le="406" ce="5">
<n46 lb="406" cb="5" le="406" ce="5">
<exp pvirg="true"/>
<xop lb="406" cb="5" le="406" ce="5" kind=",">
<ce lb="406" cb="5" le="406" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="406" cb="5">
<drx lb="406" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="406" cb="5">
<n52 lb="406" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="406" cb="5">
<n52 lb="406" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="406" cb="5">
<n45 lb="406" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="406" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="408" cb="5" le="408" ce="34" pvirg="true">
<n32 lb="408" cb="12" le="408" ce="34">
<n2 lb="408" cb="12" le="408" ce="34">
<exp pvirg="true"/>
<n32 lb="408" cb="12">
<mex lb="408" cb="12" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_b69c3a2cbbd541a610e7775f9bf38bbd" nm="RegEncodingTable" arrow="1">
<n19 lb="408" cb="12"/>
</mex>
</n32>
<n32 lb="408" cb="29">
<drx lb="408" cb="29" kind="lvalue" nm="RegNo"/>
</n32>
</n2>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="isSubRegister" id="ae72dec5e45591990dac31159522f29e_2cd18174836f58452295e4d17e89fbf9" file="2" linestart="412" lineend="414" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="RegA" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="RegB" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="412" cb="58" le="414" ce="3">
<rx lb="413" cb="5" le="413" ce="38" pvirg="true">
<mce lb="413" cb="12" le="413" ce="38" nbparm="2" id="ae72dec5e45591990dac31159522f29e_df4309dc04ff4fd52403af0bdbc8ca77">
<exp pvirg="true"/>
<mex lb="413" cb="12" id="ae72dec5e45591990dac31159522f29e_df4309dc04ff4fd52403af0bdbc8ca77" nm="isSuperRegister" arrow="1">
<n19 lb="413" cb="12"/>
</mex>
<n32 lb="413" cb="28">
<drx lb="413" cb="28" kind="lvalue" nm="RegB"/>
</n32>
<n32 lb="413" cb="34">
<drx lb="413" cb="34" kind="lvalue" nm="RegA"/>
</n32>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="isSuperRegister" id="ae72dec5e45591990dac31159522f29e_df4309dc04ff4fd52403af0bdbc8ca77" file="2" linestart="417" lineend="417" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="RegA" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="RegB" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="isSubRegisterEq" id="ae72dec5e45591990dac31159522f29e_88e37147d28af2c5e0c9e31cdb579150" file="2" linestart="420" lineend="422" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="RegA" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="RegB" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="420" cb="60" le="422" ce="3">
<rx lb="421" cb="5" le="421" ce="40" pvirg="true">
<mce lb="421" cb="12" le="421" ce="40" nbparm="2" id="ae72dec5e45591990dac31159522f29e_89861cd6b5f2098aca058c0c33be4f93">
<exp pvirg="true"/>
<mex lb="421" cb="12" id="ae72dec5e45591990dac31159522f29e_89861cd6b5f2098aca058c0c33be4f93" nm="isSuperRegisterEq" arrow="1">
<n19 lb="421" cb="12"/>
</mex>
<n32 lb="421" cb="30">
<drx lb="421" cb="30" kind="lvalue" nm="RegB"/>
</n32>
<n32 lb="421" cb="36">
<drx lb="421" cb="36" kind="lvalue" nm="RegA"/>
</n32>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="isSuperRegisterEq" id="ae72dec5e45591990dac31159522f29e_89861cd6b5f2098aca058c0c33be4f93" file="2" linestart="426" lineend="428" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="RegA" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="RegB" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="426" cb="62" le="428" ce="3">
<rx lb="427" cb="5" le="427" ce="54" pvirg="true">
<xop lb="427" cb="12" le="427" ce="54" kind="||">
<xop lb="427" cb="12" le="427" ce="20" kind="==">
<n32 lb="427" cb="12">
<drx lb="427" cb="12" kind="lvalue" nm="RegA"/>
</n32>
<n32 lb="427" cb="20">
<drx lb="427" cb="20" kind="lvalue" nm="RegB"/>
</n32>
</xop>
<mce lb="427" cb="28" le="427" ce="54" nbparm="2" id="ae72dec5e45591990dac31159522f29e_df4309dc04ff4fd52403af0bdbc8ca77">
<exp pvirg="true"/>
<mex lb="427" cb="28" id="ae72dec5e45591990dac31159522f29e_df4309dc04ff4fd52403af0bdbc8ca77" nm="isSuperRegister" arrow="1">
<n19 lb="427" cb="28"/>
</mex>
<n32 lb="427" cb="44">
<drx lb="427" cb="44" kind="lvalue" nm="RegA"/>
</n32>
<n32 lb="427" cb="50">
<drx lb="427" cb="50" kind="lvalue" nm="RegB"/>
</n32>
</mce>
</xop>
</rx>
</u>

</Stmt>
</m>
</cr>
<cr namespace="llvm" access="none" depth="1" kind="class" name="MCSubRegIterator" id="ae72dec5e45591990dac31159522f29e_50d5bdeab999bd0b7fd27e9bf4630003" file="2" linestart="441" lineend="450" previous="ae72dec5e45591990dac31159522f29e_50d5bdeab999bd0b7fd27e9bf4630003">
<base access="public">
<ety>
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_b2a57d2312b1a84d80a1b8dfa85df83a"/>
</rt>
</ety>
</base>
<cr access="public" kind="class" name="MCSubRegIterator" id="ae72dec5e45591990dac31159522f29e_f670d4661a12fa272d8b75a7496a72c0" file="2" linestart="441" lineend="441"/>
<Decl access="public"/>
<c name="MCSubRegIterator" id="ae72dec5e45591990dac31159522f29e_1b475c72908559e8ac94e438047c7bc9" file="2" linestart="443" lineend="449" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="MCRI" proto="const llvm::MCRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="IncludeSelf" proto="bool" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="bool"/>
<Stmt>
<n9 lb="444" cb="41"/>

</Stmt>
</p>
<BaseInit>
<n10 lb="443" cb="3">
<typeptr id="ae72dec5e45591990dac31159522f29e_b9b3f22a6cc0b725b5323c8a2930196a"/>
<temp/>
</n10>

</BaseInit>
<Stmt>
<u lb="444" cb="48" le="449" ce="3">
<mce lb="445" cb="5" le="445" ce="55" nbparm="2" id="ae72dec5e45591990dac31159522f29e_2d44d71c4875c283ad603cd012ad6006">
<exp pvirg="true"/>
<mex lb="445" cb="5" id="ae72dec5e45591990dac31159522f29e_2d44d71c4875c283ad603cd012ad6006" nm="init" arrow="1">
<n32 lb="445" cb="5">
<n19 lb="445" cb="5"/>
</n32>
</mex>
<n32 lb="445" cb="10">
<n32 lb="445" cb="10">
<drx lb="445" cb="10" kind="lvalue" nm="Reg"/>
</n32>
</n32>
<xop lb="445" cb="15" le="445" ce="48" kind="+">
<n32 lb="445" cb="15" le="445" ce="21">
<mex lb="445" cb="15" le="445" ce="21" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_909b4f08237d3a53c9de7e1fda922a48" nm="DiffLists" arrow="1">
<n32 lb="445" cb="15">
<drx lb="445" cb="15" kind="lvalue" nm="MCRI"/>
</n32>
</mex>
</n32>
<n32 lb="445" cb="33" le="445" ce="48">
<mex lb="445" cb="33" le="445" ce="48" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_1a79e9795985b551d183797ca409044d" nm="SubRegs" point="1">
<mce lb="445" cb="33" le="445" ce="46" nbparm="1" id="ae72dec5e45591990dac31159522f29e_d9cc45710fee8b116b0b0b08ba9db571">
<exp pvirg="true"/>
<mex lb="445" cb="33" le="445" ce="39" id="ae72dec5e45591990dac31159522f29e_d9cc45710fee8b116b0b0b08ba9db571" nm="get" arrow="1">
<n32 lb="445" cb="33">
<drx lb="445" cb="33" kind="lvalue" nm="MCRI"/>
</n32>
</mex>
<n32 lb="445" cb="43">
<drx lb="445" cb="43" kind="lvalue" nm="Reg"/>
</n32>
</mce>
</mex>
</n32>
</xop>
</mce>
<if lb="447" cb="5" le="448" ce="10">
<uo lb="447" cb="9" le="447" ce="10" kind="!">
<n32 lb="447" cb="10">
<drx lb="447" cb="10" kind="lvalue" nm="IncludeSelf"/>
</n32>
</uo>
<ocx lb="448" cb="7" le="448" ce="10" nbparm="1" id="ae72dec5e45591990dac31159522f29e_91adf2cff3d5ab60cda07fdc16a93974">
<exp pvirg="true"/>
<n32 lb="448" cb="7">
<drx lb="448" cb="7" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_91adf2cff3d5ab60cda07fdc16a93974" nm="operator++"/>
</n32>
<n32 lb="448" cb="9" le="448" ce="10">
<uo lb="448" cb="9" le="448" ce="10" kind="*">
<n19 lb="448" cb="10"/>
</uo>
</n32>
</ocx>
</if>
</u>

</Stmt>
</c>
<c name="MCSubRegIterator" id="ae72dec5e45591990dac31159522f29e_43323491dfa0304fd87fdec85c34886c" file="2" linestart="441" lineend="441" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::MCSubRegIterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_50d5bdeab999bd0b7fd27e9bf4630003"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<c name="MCSubRegIterator" id="ae72dec5e45591990dac31159522f29e_0c79fc162a1b1c5924d89ce35630d54f" file="2" linestart="441" lineend="441" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::MCSubRegIterator &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_50d5bdeab999bd0b7fd27e9bf4630003"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
<cr namespace="llvm" access="none" depth="1" kind="class" name="MCSuperRegIterator" id="ae72dec5e45591990dac31159522f29e_903214c337f606987cc82767ae3c0ca8" file="2" linestart="454" lineend="464" previous="ae72dec5e45591990dac31159522f29e_903214c337f606987cc82767ae3c0ca8">
<base access="public">
<ety>
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_b2a57d2312b1a84d80a1b8dfa85df83a"/>
</rt>
</ety>
</base>
<cr access="public" kind="class" name="MCSuperRegIterator" id="ae72dec5e45591990dac31159522f29e_4b2b21d8e0db246190fe7d231bc015aa" file="2" linestart="454" lineend="454"/>
<Decl access="public"/>
<c name="MCSuperRegIterator" id="ae72dec5e45591990dac31159522f29e_0cd72422d526871c85fa94f44feff92c" file="2" linestart="456" lineend="456" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<BaseInit>
<n10 lb="456" cb="3">
<typeptr id="ae72dec5e45591990dac31159522f29e_b9b3f22a6cc0b725b5323c8a2930196a"/>
<temp/>
</n10>

</BaseInit>
<Stmt>
<u lb="456" cb="24" le="456" ce="25"/>

</Stmt>
</c>
<c name="MCSuperRegIterator" id="ae72dec5e45591990dac31159522f29e_8680e9c0239f3c3466b6b43e603e0a8e" file="2" linestart="457" lineend="463" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="MCRI" proto="const llvm::MCRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="IncludeSelf" proto="bool" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="bool"/>
<Stmt>
<n9 lb="458" cb="41"/>

</Stmt>
</p>
<BaseInit>
<n10 lb="457" cb="3">
<typeptr id="ae72dec5e45591990dac31159522f29e_b9b3f22a6cc0b725b5323c8a2930196a"/>
<temp/>
</n10>

</BaseInit>
<Stmt>
<u lb="458" cb="48" le="463" ce="3">
<mce lb="459" cb="5" le="459" ce="57" nbparm="2" id="ae72dec5e45591990dac31159522f29e_2d44d71c4875c283ad603cd012ad6006">
<exp pvirg="true"/>
<mex lb="459" cb="5" id="ae72dec5e45591990dac31159522f29e_2d44d71c4875c283ad603cd012ad6006" nm="init" arrow="1">
<n32 lb="459" cb="5">
<n19 lb="459" cb="5"/>
</n32>
</mex>
<n32 lb="459" cb="10">
<n32 lb="459" cb="10">
<drx lb="459" cb="10" kind="lvalue" nm="Reg"/>
</n32>
</n32>
<xop lb="459" cb="15" le="459" ce="48" kind="+">
<n32 lb="459" cb="15" le="459" ce="21">
<mex lb="459" cb="15" le="459" ce="21" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_909b4f08237d3a53c9de7e1fda922a48" nm="DiffLists" arrow="1">
<n32 lb="459" cb="15">
<drx lb="459" cb="15" kind="lvalue" nm="MCRI"/>
</n32>
</mex>
</n32>
<n32 lb="459" cb="33" le="459" ce="48">
<mex lb="459" cb="33" le="459" ce="48" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_0cc97ab794d235138365eb7181f00d6a" nm="SuperRegs" point="1">
<mce lb="459" cb="33" le="459" ce="46" nbparm="1" id="ae72dec5e45591990dac31159522f29e_d9cc45710fee8b116b0b0b08ba9db571">
<exp pvirg="true"/>
<mex lb="459" cb="33" le="459" ce="39" id="ae72dec5e45591990dac31159522f29e_d9cc45710fee8b116b0b0b08ba9db571" nm="get" arrow="1">
<n32 lb="459" cb="33">
<drx lb="459" cb="33" kind="lvalue" nm="MCRI"/>
</n32>
</mex>
<n32 lb="459" cb="43">
<drx lb="459" cb="43" kind="lvalue" nm="Reg"/>
</n32>
</mce>
</mex>
</n32>
</xop>
</mce>
<if lb="461" cb="5" le="462" ce="10">
<uo lb="461" cb="9" le="461" ce="10" kind="!">
<n32 lb="461" cb="10">
<drx lb="461" cb="10" kind="lvalue" nm="IncludeSelf"/>
</n32>
</uo>
<ocx lb="462" cb="7" le="462" ce="10" nbparm="1" id="ae72dec5e45591990dac31159522f29e_91adf2cff3d5ab60cda07fdc16a93974">
<exp pvirg="true"/>
<n32 lb="462" cb="7">
<drx lb="462" cb="7" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_91adf2cff3d5ab60cda07fdc16a93974" nm="operator++"/>
</n32>
<n32 lb="462" cb="9" le="462" ce="10">
<uo lb="462" cb="9" le="462" ce="10" kind="*">
<n19 lb="462" cb="10"/>
</uo>
</n32>
</ocx>
</if>
</u>

</Stmt>
</c>
<c name="MCSuperRegIterator" id="ae72dec5e45591990dac31159522f29e_e3170abcbc4e0fc102dffc9874393f07" file="2" linestart="454" lineend="454" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::MCSuperRegIterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_903214c337f606987cc82767ae3c0ca8"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<c name="MCSuperRegIterator" id="ae72dec5e45591990dac31159522f29e_962fd38e5e305538d336f0cbfa5ca91f" file="2" linestart="454" lineend="454" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::MCSuperRegIterator &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_903214c337f606987cc82767ae3c0ca8"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="operator=" id="ae72dec5e45591990dac31159522f29e_e89d243e6656a9601b98e0995692a2e6" file="2" linestart="454" implicit="true" operator="true" access="public" inline="true">
<fpt proto="llvm::MCSuperRegIterator &amp;">
<lrf>
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_903214c337f606987cc82767ae3c0ca8"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::MCSuperRegIterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_903214c337f606987cc82767ae3c0ca8"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="ae72dec5e45591990dac31159522f29e_981fea934773bd4adaf37a7eab75da81" file="2" linestart="454" lineend="454" implicit="true" operator="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="llvm::MCSuperRegIterator &amp;">
<lrf>
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_903214c337f606987cc82767ae3c0ca8"/>
</rt>
</lrf>
</fpt>
<p name="" proto="llvm::MCSuperRegIterator &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_903214c337f606987cc82767ae3c0ca8"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="454" cb="7">
<mce lb="454" cb="7" nbparm="1" id="ae72dec5e45591990dac31159522f29e_6d5c3c4dcf302423c5e6a6e367be4c8b">
<exp pvirg="true"/>
<mex lb="454" cb="7" id="ae72dec5e45591990dac31159522f29e_6d5c3c4dcf302423c5e6a6e367be4c8b" nm="operator=" point="1">
<n32 lb="454" cb="7">
<uo lb="454" cb="7" kind="*">
<n19 lb="454" cb="7"/>
</uo>
</n32>
</mex>
<n32 lb="454" cb="7">
<scast lb="454" cb="7">
<cast cast="NoOp">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_903214c337f606987cc82767ae3c0ca8"/>
</rt>
</cast>
<drx lb="454" cb="7" kind="lvalue" nm=""/>
</scast>
</n32>
</mce>
<rx lb="454" cb="7" pvirg="true">
<uo lb="454" cb="7" kind="*">
<n19 lb="454" cb="7"/>
</uo>
</rx>
</u>

</Stmt>
</m>
<d name="~MCSuperRegIterator" id="ae72dec5e45591990dac31159522f29e_d09c61545a33d033552308f7601f3bf2" file="2" linestart="454" lineend="454" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="454" cb="7"/>

</Stmt>
</d>
</cr>
<m name="isSuperRegister" id="ae72dec5e45591990dac31159522f29e_df4309dc04ff4fd52403af0bdbc8ca77" file="2" linestart="468" lineend="473" previous="ae72dec5e45591990dac31159522f29e_df4309dc04ff4fd52403af0bdbc8ca77" access="public" inline="true" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="RegA" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="RegB" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="468" cb="80" le="473" ce="1">
<fx lb="469" cb="3" le="471" ce="14">
<dst lb="469" cb="8" le="469" ce="40">
<exp pvirg="true"/>
<Var nm="I" value="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_903214c337f606987cc82767ae3c0ca8"/>
</rt>
<n10 lb="469" cb="27" le="469" ce="39">
<typeptr id="ae72dec5e45591990dac31159522f29e_8680e9c0239f3c3466b6b43e603e0a8e"/>
<temp/>
<n32 lb="469" cb="29">
<drx lb="469" cb="29" kind="lvalue" nm="RegA"/>
</n32>
<n19 lb="469" cb="35"/>
<n12>
<exp pvirg="true"/>
</n12>
</n10>
</Var>
</dst>
<mce lb="469" cb="42" le="469" ce="52" nbparm="0" id="ae72dec5e45591990dac31159522f29e_b149c34fbc5b3a9037296cd9b156372c">
<exp pvirg="true"/>
<mex lb="469" cb="42" le="469" ce="44" id="ae72dec5e45591990dac31159522f29e_b149c34fbc5b3a9037296cd9b156372c" nm="isValid" point="1">
<n32 lb="469" cb="42">
<drx lb="469" cb="42" kind="lvalue" nm="I"/>
</n32>
</mex>
</mce>
<ocx lb="469" cb="55" le="469" ce="57" nbparm="1" id="ae72dec5e45591990dac31159522f29e_91adf2cff3d5ab60cda07fdc16a93974">
<exp pvirg="true"/>
<n32 lb="469" cb="55">
<drx lb="469" cb="55" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_91adf2cff3d5ab60cda07fdc16a93974" nm="operator++"/>
</n32>
<n32 lb="469" cb="57">
<drx lb="469" cb="57" kind="lvalue" nm="I"/>
</n32>
</ocx>
<if lb="470" cb="5" le="471" ce="14">
<xop lb="470" cb="9" le="470" ce="15" kind="==">
<ocx lb="470" cb="9" le="470" ce="10" nbparm="1" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c">
<exp pvirg="true"/>
<n32 lb="470" cb="9">
<drx lb="470" cb="9" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c" nm="operator*"/>
</n32>
<n32 lb="470" cb="10">
<drx lb="470" cb="10" kind="lvalue" nm="I"/>
</n32>
</ocx>
<n32 lb="470" cb="15">
<drx lb="470" cb="15" kind="lvalue" nm="RegB"/>
</n32>
</xop>
<rx lb="471" cb="7" le="471" ce="14" pvirg="true">
<n9 lb="471" cb="14"/>
</rx>
</if>
</fx>
<rx lb="472" cb="3" le="472" ce="10" pvirg="true">
<n9 lb="472" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<cr namespace="llvm" access="none" depth="1" kind="class" name="MCRegUnitIterator" id="ae72dec5e45591990dac31159522f29e_d8872a9ff0c3784235264841e1d321f1" file="2" linestart="489" lineend="511" previous="ae72dec5e45591990dac31159522f29e_d8872a9ff0c3784235264841e1d321f1">
<base access="public">
<ety>
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_b2a57d2312b1a84d80a1b8dfa85df83a"/>
</rt>
</ety>
</base>
<cr access="public" kind="class" name="MCRegUnitIterator" id="ae72dec5e45591990dac31159522f29e_50f97831ff07a9b47f5cbfeb7885e3d9" file="2" linestart="489" lineend="489"/>
<Decl access="public"/>
<c name="MCRegUnitIterator" id="ae72dec5e45591990dac31159522f29e_4e70e75b476eb762916f817d3aeba6e8" file="2" linestart="493" lineend="493" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<BaseInit>
<n10 lb="493" cb="3">
<typeptr id="ae72dec5e45591990dac31159522f29e_b9b3f22a6cc0b725b5323c8a2930196a"/>
<temp/>
</n10>

</BaseInit>
<Stmt>
<u lb="493" cb="23" le="493" ce="24"/>

</Stmt>
</c>
<c name="MCRegUnitIterator" id="ae72dec5e45591990dac31159522f29e_bac5f1cead2994afee61ec9ad8464c68" file="2" linestart="494" lineend="510" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="MCRI" proto="const llvm::MCRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<BaseInit>
<n10 lb="494" cb="3">
<typeptr id="ae72dec5e45591990dac31159522f29e_b9b3f22a6cc0b725b5323c8a2930196a"/>
<temp/>
</n10>

</BaseInit>
<Stmt>
<u lb="494" cb="63" le="510" ce="3">
<ocast lb="495" cb="5" le="495" ce="5">
<bt name="void"/>
<n46 lb="495" cb="5" le="495" ce="5">
<exp pvirg="true"/>
<xop lb="495" cb="5" le="495" ce="5" kind="||">
<n46 lb="495" cb="5" le="495" ce="5">
<exp pvirg="true"/>
<uo lb="495" cb="5" le="495" ce="5" kind="!">
<uo lb="495" cb="5" le="495" ce="5" kind="!">
<n46 lb="495" cb="5" le="495" ce="5">
<exp pvirg="true"/>
<xop lb="495" cb="5" le="495" ce="5" kind="&amp;&amp;">
<n32 lb="495" cb="5">
<n32 lb="495" cb="5">
<drx lb="495" cb="5" kind="lvalue" nm="Reg"/>
</n32>
</n32>
<n32 lb="495" cb="5">
<n32 lb="495" cb="5">
<n52 lb="495" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="495" cb="5" le="495" ce="5">
<n46 lb="495" cb="5" le="495" ce="5">
<exp pvirg="true"/>
<xop lb="495" cb="5" le="495" ce="5" kind=",">
<ce lb="495" cb="5" le="495" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="495" cb="5">
<drx lb="495" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="495" cb="5">
<n52 lb="495" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="495" cb="5">
<n52 lb="495" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="495" cb="5">
<n45 lb="495" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="495" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="497" cb="5" le="497" ce="42">
<exp pvirg="true"/>
<Var nm="RU" value="true">
<bt name="unsigned int"/>
<n32 lb="497" cb="19" le="497" ce="34">
<mex lb="497" cb="19" le="497" ce="34" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_bdf8c9080dfe6de2195a1ea31041e054" nm="RegUnits" point="1">
<mce lb="497" cb="19" le="497" ce="32" nbparm="1" id="ae72dec5e45591990dac31159522f29e_d9cc45710fee8b116b0b0b08ba9db571">
<exp pvirg="true"/>
<mex lb="497" cb="19" le="497" ce="25" id="ae72dec5e45591990dac31159522f29e_d9cc45710fee8b116b0b0b08ba9db571" nm="get" arrow="1">
<n32 lb="497" cb="19">
<drx lb="497" cb="19" kind="lvalue" nm="MCRI"/>
</n32>
</mex>
<n32 lb="497" cb="29">
<drx lb="497" cb="29" kind="lvalue" nm="Reg"/>
</n32>
</mce>
</mex>
</n32>
</Var>
</dst>
<dst lb="498" cb="5" le="498" ce="29">
<exp pvirg="true"/>
<Var nm="Scale" value="true">
<bt name="unsigned int"/>
<xop lb="498" cb="22" le="498" ce="27" kind="&amp;">
<n32 lb="498" cb="22">
<drx lb="498" cb="22" kind="lvalue" nm="RU"/>
</n32>
<n32 lb="498" cb="27">
<n45 lb="498" cb="27">
<flit/>
</n45>
</n32>
</xop>
</Var>
</dst>
<dst lb="499" cb="5" le="499" ce="30">
<exp pvirg="true"/>
<Var nm="Offset" value="true">
<bt name="unsigned int"/>
<xop lb="499" cb="23" le="499" ce="29" kind="&gt;&gt;">
<n32 lb="499" cb="23">
<drx lb="499" cb="23" kind="lvalue" nm="RU"/>
</n32>
<n45 lb="499" cb="29">
<flit/>
</n45>
</xop>
</Var>
</dst>
<mce lb="503" cb="5" le="503" ce="47" nbparm="2" id="ae72dec5e45591990dac31159522f29e_2d44d71c4875c283ad603cd012ad6006">
<exp pvirg="true"/>
<mex lb="503" cb="5" id="ae72dec5e45591990dac31159522f29e_2d44d71c4875c283ad603cd012ad6006" nm="init" arrow="1">
<n32 lb="503" cb="5">
<n19 lb="503" cb="5"/>
</n32>
</mex>
<n32 lb="503" cb="10" le="503" ce="16">
<xop lb="503" cb="10" le="503" ce="16" kind="*">
<n32 lb="503" cb="10">
<drx lb="503" cb="10" kind="lvalue" nm="Reg"/>
</n32>
<n32 lb="503" cb="16">
<drx lb="503" cb="16" kind="lvalue" nm="Scale"/>
</n32>
</xop>
</n32>
<xop lb="503" cb="23" le="503" ce="41" kind="+">
<n32 lb="503" cb="23" le="503" ce="29">
<mex lb="503" cb="23" le="503" ce="29" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_909b4f08237d3a53c9de7e1fda922a48" nm="DiffLists" arrow="1">
<n32 lb="503" cb="23">
<drx lb="503" cb="23" kind="lvalue" nm="MCRI"/>
</n32>
</mex>
</n32>
<n32 lb="503" cb="41">
<drx lb="503" cb="41" kind="lvalue" nm="Offset"/>
</n32>
</xop>
</mce>
<mce lb="509" cb="5" le="509" ce="13" nbparm="0" id="ae72dec5e45591990dac31159522f29e_d5e679f01223950b286bfda9d33a62c1">
<exp pvirg="true"/>
<mex lb="509" cb="5" id="ae72dec5e45591990dac31159522f29e_d5e679f01223950b286bfda9d33a62c1" nm="advance" arrow="1">
<n32 lb="509" cb="5">
<n19 lb="509" cb="5"/>
</n32>
</mex>
</mce>
</u>

</Stmt>
</c>
<c name="MCRegUnitIterator" id="ae72dec5e45591990dac31159522f29e_32c24a7ec066681955da4d3278046e5c" file="2" linestart="489" lineend="489" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::MCRegUnitIterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_d8872a9ff0c3784235264841e1d321f1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<c name="MCRegUnitIterator" id="ae72dec5e45591990dac31159522f29e_f5c19c9f8b5af4c030a8cc416b64bf0c" file="2" linestart="489" lineend="489" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::MCRegUnitIterator &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_d8872a9ff0c3784235264841e1d321f1"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</c>
<d name="~MCRegUnitIterator" id="ae72dec5e45591990dac31159522f29e_f3c5689cc9b05b15dec5966ea7c93b28" file="2" linestart="489" lineend="489" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="489" cb="7"/>

</Stmt>
</d>
<m name="operator=" id="ae72dec5e45591990dac31159522f29e_b9244206a865362e9b0369671ecccad6" file="2" linestart="489" implicit="true" operator="true" access="public" inline="true">
<fpt proto="llvm::MCRegUnitIterator &amp;">
<lrf>
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_d8872a9ff0c3784235264841e1d321f1"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::MCRegUnitIterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_d8872a9ff0c3784235264841e1d321f1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="ae72dec5e45591990dac31159522f29e_a8dd4f0b702945ec581e918790b3148a" file="2" linestart="489" lineend="489" implicit="true" operator="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="llvm::MCRegUnitIterator &amp;">
<lrf>
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_d8872a9ff0c3784235264841e1d321f1"/>
</rt>
</lrf>
</fpt>
<p name="" proto="llvm::MCRegUnitIterator &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_d8872a9ff0c3784235264841e1d321f1"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="489" cb="7">
<mce lb="489" cb="7" nbparm="1" id="ae72dec5e45591990dac31159522f29e_6d5c3c4dcf302423c5e6a6e367be4c8b">
<exp pvirg="true"/>
<mex lb="489" cb="7" id="ae72dec5e45591990dac31159522f29e_6d5c3c4dcf302423c5e6a6e367be4c8b" nm="operator=" point="1">
<n32 lb="489" cb="7">
<uo lb="489" cb="7" kind="*">
<n19 lb="489" cb="7"/>
</uo>
</n32>
</mex>
<n32 lb="489" cb="7">
<scast lb="489" cb="7">
<cast cast="NoOp">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_d8872a9ff0c3784235264841e1d321f1"/>
</rt>
</cast>
<drx lb="489" cb="7" kind="lvalue" nm=""/>
</scast>
</n32>
</mce>
<rx lb="489" cb="7" pvirg="true">
<uo lb="489" cb="7" kind="*">
<n19 lb="489" cb="7"/>
</uo>
</rx>
</u>

</Stmt>
</m>
</cr>
<cr namespace="llvm" access="none" depth="0" kind="class" name="MCRegUnitRootIterator" id="ae72dec5e45591990dac31159522f29e_bc366d3ac277e46b79e54e21ef5efb8d" file="2" linestart="523" lineend="550" previous="ae72dec5e45591990dac31159522f29e_bc366d3ac277e46b79e54e21ef5efb8d">
<cr access="public" kind="class" name="MCRegUnitRootIterator" id="ae72dec5e45591990dac31159522f29e_dc03945913b0c6117b9dca4f7dcf4248" file="2" linestart="523" lineend="523"/>
<fl name="Reg0" id="ae72dec5e45591990dac31159522f29e_c6f176459fb2dac1ee5246991f2d7030" file="2" linestart="524" lineend="524" isLiteral="true" access="private" proto="uint16_t">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</fl>
<fl name="Reg1" id="ae72dec5e45591990dac31159522f29e_1d4a6b660c0d4fe2a620bd60302694db" file="2" linestart="525" lineend="525" isLiteral="true" access="private" proto="uint16_t">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</fl>
<Decl access="public"/>
<c name="MCRegUnitRootIterator" id="ae72dec5e45591990dac31159522f29e_828a2ce39e9ca1b1914ee85d4b465f76" file="2" linestart="527" lineend="527" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<initlist id="ae72dec5e45591990dac31159522f29e_c6f176459fb2dac1ee5246991f2d7030">
<Stmt>
<n32 lb="527" cb="34">
<n45 lb="527" cb="34">
<flit/>
</n45>
</n32>

</Stmt>
</initlist>
<initlist id="ae72dec5e45591990dac31159522f29e_1d4a6b660c0d4fe2a620bd60302694db">
<Stmt>
<n32 lb="527" cb="43">
<n45 lb="527" cb="43"/>
</n32>

</Stmt>
</initlist>
<Stmt>
<u lb="527" cb="46" le="527" ce="47"/>

</Stmt>
</c>
<c name="MCRegUnitRootIterator" id="ae72dec5e45591990dac31159522f29e_7d86b7122c47e496c026d42f43e7fa23" file="2" linestart="528" lineend="532" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="RegUnit" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="MCRI" proto="const llvm::MCRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="528" cb="71" le="532" ce="3">
<ocast lb="529" cb="5" le="529" ce="5">
<bt name="void"/>
<n46 lb="529" cb="5" le="529" ce="5">
<exp pvirg="true"/>
<xop lb="529" cb="5" le="529" ce="5" kind="||">
<n46 lb="529" cb="5" le="529" ce="5">
<exp pvirg="true"/>
<uo lb="529" cb="5" le="529" ce="5" kind="!">
<uo lb="529" cb="5" le="529" ce="5" kind="!">
<n46 lb="529" cb="5" le="529" ce="5">
<exp pvirg="true"/>
<xop lb="529" cb="5" le="529" ce="5" kind="&amp;&amp;">
<xop lb="529" cb="5" le="529" ce="5" kind="&lt;">
<n32 lb="529" cb="5">
<drx lb="529" cb="5" kind="lvalue" nm="RegUnit"/>
</n32>
<mce lb="529" cb="5" le="529" ce="5" nbparm="0" id="ae72dec5e45591990dac31159522f29e_cdcbff7eb98cc7d0b6b7ed2863f6cae2">
<exp pvirg="true"/>
<mex lb="529" cb="5" le="529" ce="5" id="ae72dec5e45591990dac31159522f29e_cdcbff7eb98cc7d0b6b7ed2863f6cae2" nm="getNumRegUnits" arrow="1">
<n32 lb="529" cb="5">
<drx lb="529" cb="5" kind="lvalue" nm="MCRI"/>
</n32>
</mex>
</mce>
</xop>
<n32 lb="529" cb="5">
<n32 lb="529" cb="5">
<n52 lb="529" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="529" cb="5" le="529" ce="5">
<n46 lb="529" cb="5" le="529" ce="5">
<exp pvirg="true"/>
<xop lb="529" cb="5" le="529" ce="5" kind=",">
<ce lb="529" cb="5" le="529" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="529" cb="5">
<drx lb="529" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="529" cb="5">
<n52 lb="529" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="529" cb="5">
<n52 lb="529" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="529" cb="5">
<n45 lb="529" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="529" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<xop lb="530" cb="5" le="530" ce="41" kind="=">
<mex lb="530" cb="5" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_c6f176459fb2dac1ee5246991f2d7030" nm="Reg0" arrow="1">
<n19 lb="530" cb="5"/>
</mex>
<n32 lb="530" cb="12" le="530" ce="41">
<n2 lb="530" cb="12" le="530" ce="41">
<exp pvirg="true"/>
<n32 lb="530" cb="12" le="530" ce="38">
<n2 lb="530" cb="12" le="530" ce="38">
<exp pvirg="true"/>
<n32 lb="530" cb="12" le="530" ce="18">
<mex lb="530" cb="12" le="530" ce="18" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_4b6b8666ff5d7fda379faabbed2c11b9" nm="RegUnitRoots" arrow="1">
<n32 lb="530" cb="12">
<drx lb="530" cb="12" kind="lvalue" nm="MCRI"/>
</n32>
</mex>
</n32>
<n32 lb="530" cb="31">
<drx lb="530" cb="31" kind="lvalue" nm="RegUnit"/>
</n32>
</n2>
</n32>
<n45 lb="530" cb="40"/>
</n2>
</n32>
</xop>
<xop lb="531" cb="5" le="531" ce="41" kind="=">
<mex lb="531" cb="5" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_1d4a6b660c0d4fe2a620bd60302694db" nm="Reg1" arrow="1">
<n19 lb="531" cb="5"/>
</mex>
<n32 lb="531" cb="12" le="531" ce="41">
<n2 lb="531" cb="12" le="531" ce="41">
<exp pvirg="true"/>
<n32 lb="531" cb="12" le="531" ce="38">
<n2 lb="531" cb="12" le="531" ce="38">
<exp pvirg="true"/>
<n32 lb="531" cb="12" le="531" ce="18">
<mex lb="531" cb="12" le="531" ce="18" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_4b6b8666ff5d7fda379faabbed2c11b9" nm="RegUnitRoots" arrow="1">
<n32 lb="531" cb="12">
<drx lb="531" cb="12" kind="lvalue" nm="MCRI"/>
</n32>
</mex>
</n32>
<n32 lb="531" cb="31">
<drx lb="531" cb="31" kind="lvalue" nm="RegUnit"/>
</n32>
</n2>
</n32>
<n45 lb="531" cb="40">
<flit/>
</n45>
</n2>
</n32>
</xop>
</u>

</Stmt>
</c>
<m name="operator*" id="ae72dec5e45591990dac31159522f29e_9a7629bc858aadf43559004a60c927d1" file="2" linestart="535" lineend="537" operator="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<Stmt>
<u lb="535" cb="30" le="537" ce="3">
<rx lb="536" cb="5" le="536" ce="12" pvirg="true">
<n32 lb="536" cb="12">
<n32 lb="536" cb="12">
<mex lb="536" cb="12" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_c6f176459fb2dac1ee5246991f2d7030" nm="Reg0" arrow="1">
<n19 lb="536" cb="12"/>
</mex>
</n32>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="isValid" id="ae72dec5e45591990dac31159522f29e_74590626b3fea6e5ddcdb945c6664d2c" file="2" linestart="540" lineend="542" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="540" cb="24" le="542" ce="3">
<rx lb="541" cb="5" le="541" ce="12" pvirg="true">
<n32 lb="541" cb="12">
<n32 lb="541" cb="12">
<mex lb="541" cb="12" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_c6f176459fb2dac1ee5246991f2d7030" nm="Reg0" arrow="1">
<n19 lb="541" cb="12"/>
</mex>
</n32>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="operator++" id="ae72dec5e45591990dac31159522f29e_9b1f30e125e2571d75d9822d839b07d8" file="2" linestart="545" lineend="549" operator="true" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="545" cb="21" le="549" ce="3">
<ocast lb="546" cb="5" le="546" ce="5">
<bt name="void"/>
<n46 lb="546" cb="5" le="546" ce="5">
<exp pvirg="true"/>
<xop lb="546" cb="5" le="546" ce="5" kind="||">
<n46 lb="546" cb="5" le="546" ce="5">
<exp pvirg="true"/>
<uo lb="546" cb="5" le="546" ce="5" kind="!">
<uo lb="546" cb="5" le="546" ce="5" kind="!">
<n46 lb="546" cb="5" le="546" ce="5">
<exp pvirg="true"/>
<xop lb="546" cb="5" le="546" ce="5" kind="&amp;&amp;">
<mce lb="546" cb="5" le="546" ce="5" nbparm="0" id="ae72dec5e45591990dac31159522f29e_74590626b3fea6e5ddcdb945c6664d2c">
<exp pvirg="true"/>
<mex lb="546" cb="5" id="ae72dec5e45591990dac31159522f29e_74590626b3fea6e5ddcdb945c6664d2c" nm="isValid" arrow="1">
<n32 lb="546" cb="5">
<n19 lb="546" cb="5"/>
</n32>
</mex>
</mce>
<n32 lb="546" cb="5">
<n32 lb="546" cb="5">
<n52 lb="546" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="546" cb="5" le="546" ce="5">
<n46 lb="546" cb="5" le="546" ce="5">
<exp pvirg="true"/>
<xop lb="546" cb="5" le="546" ce="5" kind=",">
<ce lb="546" cb="5" le="546" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="546" cb="5">
<drx lb="546" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="546" cb="5">
<n52 lb="546" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="546" cb="5">
<n52 lb="546" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="546" cb="5">
<n45 lb="546" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="546" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<xop lb="547" cb="5" le="547" ce="12" kind="=">
<mex lb="547" cb="5" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_c6f176459fb2dac1ee5246991f2d7030" nm="Reg0" arrow="1">
<n19 lb="547" cb="5"/>
</mex>
<n32 lb="547" cb="12">
<mex lb="547" cb="12" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_1d4a6b660c0d4fe2a620bd60302694db" nm="Reg1" arrow="1">
<n19 lb="547" cb="12"/>
</mex>
</n32>
</xop>
<xop lb="548" cb="5" le="548" ce="12" kind="=">
<mex lb="548" cb="5" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_1d4a6b660c0d4fe2a620bd60302694db" nm="Reg1" arrow="1">
<n19 lb="548" cb="5"/>
</mex>
<n32 lb="548" cb="12">
<n45 lb="548" cb="12"/>
</n32>
</xop>
</u>

</Stmt>
</m>
<c name="MCRegUnitRootIterator" id="ae72dec5e45591990dac31159522f29e_2900da0f5c9403eb156f89a843aa11cc" file="2" linestart="523" lineend="523" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::MCRegUnitRootIterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_bc366d3ac277e46b79e54e21ef5efb8d"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<c name="MCRegUnitRootIterator" id="ae72dec5e45591990dac31159522f29e_acc21791b1402bf539f572a16abbb33b" file="2" linestart="523" lineend="523" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::MCRegUnitRootIterator &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_bc366d3ac277e46b79e54e21ef5efb8d"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="operator=" id="ae72dec5e45591990dac31159522f29e_2889cdb79f33ec1fa81f97b5e2a761cc" file="2" linestart="523" implicit="true" operator="true" access="public" inline="true">
<fpt proto="llvm::MCRegUnitRootIterator &amp;">
<lrf>
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_bc366d3ac277e46b79e54e21ef5efb8d"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::MCRegUnitRootIterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_bc366d3ac277e46b79e54e21ef5efb8d"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="ae72dec5e45591990dac31159522f29e_0727ebf9be4e6cbfb6d89a2949c042ac" file="2" linestart="523" lineend="523" implicit="true" operator="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="llvm::MCRegUnitRootIterator &amp;">
<lrf>
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_bc366d3ac277e46b79e54e21ef5efb8d"/>
</rt>
</lrf>
</fpt>
<p name="" proto="llvm::MCRegUnitRootIterator &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_bc366d3ac277e46b79e54e21ef5efb8d"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="523" cb="7">
<xop lb="523" cb="7" kind="=">
<mex lb="523" cb="7" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_c6f176459fb2dac1ee5246991f2d7030" nm="Reg0" arrow="1">
<n19 lb="523" cb="7"/>
</mex>
<n32 lb="523" cb="7">
<mex lb="523" cb="7" kind="xvalue" id="ae72dec5e45591990dac31159522f29e_c6f176459fb2dac1ee5246991f2d7030" nm="Reg0" point="1">
<scast lb="523" cb="7">
<cast cast="NoOp">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_bc366d3ac277e46b79e54e21ef5efb8d"/>
</rt>
</cast>
<drx lb="523" cb="7" kind="lvalue" nm=""/>
</scast>
</mex>
</n32>
</xop>
<xop lb="523" cb="7" kind="=">
<mex lb="523" cb="7" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_1d4a6b660c0d4fe2a620bd60302694db" nm="Reg1" arrow="1">
<n19 lb="523" cb="7"/>
</mex>
<n32 lb="523" cb="7">
<mex lb="523" cb="7" kind="xvalue" id="ae72dec5e45591990dac31159522f29e_1d4a6b660c0d4fe2a620bd60302694db" nm="Reg1" point="1">
<scast lb="523" cb="7">
<cast cast="NoOp">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_bc366d3ac277e46b79e54e21ef5efb8d"/>
</rt>
</cast>
<drx lb="523" cb="7" kind="lvalue" nm=""/>
</scast>
</mex>
</n32>
</xop>
<rx lb="523" cb="7" pvirg="true">
<uo lb="523" cb="7" kind="*">
<n19 lb="523" cb="7"/>
</uo>
</rx>
</u>

</Stmt>
</m>
<d name="~MCRegUnitRootIterator" id="ae72dec5e45591990dac31159522f29e_fccad72455d23754a110437b481a38aa" file="2" linestart="523" lineend="523" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="523" cb="7"/>

</Stmt>
</d>
</cr>
<cr namespace="llvm" access="none" depth="0" kind="class" name="MCRegAliasIterator" id="ae72dec5e45591990dac31159522f29e_02900cbba634ec13ce9ad3abe1ee70f5" file="2" linestart="555" lineend="612">
<cr access="public" kind="class" name="MCRegAliasIterator" id="ae72dec5e45591990dac31159522f29e_518bd0d3f3717517b79f76f974323898" file="2" linestart="555" lineend="555"/>
<Decl access="private"/>
<fl name="Reg" id="ae72dec5e45591990dac31159522f29e_eca392ecc2fc13af2a5901a53ceaefc9" file="2" linestart="557" lineend="557" isLiteral="true" access="private" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<fl name="MCRI" id="ae72dec5e45591990dac31159522f29e_af6d3a170e48e6f25718d439a553119c" file="2" linestart="558" lineend="558" isPtr="true" isLiteral="true" access="private" proto="const llvm::MCRegisterInfo *">
<pt>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</pt>
</fl>
<fl name="IncludeSelf" id="ae72dec5e45591990dac31159522f29e_ddde0da26d484587214160fa0937007c" file="2" linestart="559" lineend="559" isLiteral="true" access="private" proto="bool">
<bt name="bool"/>
</fl>
<fl name="RI" id="ae72dec5e45591990dac31159522f29e_ed61e621c129959f36490b2e7ebf6fe7" file="2" linestart="561" lineend="561" access="private" proto="llvm::MCRegUnitIterator">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_d8872a9ff0c3784235264841e1d321f1"/>
</rt>
</fl>
<fl name="RRI" id="ae72dec5e45591990dac31159522f29e_68fb3593acae80ce50774643698a1fd7" file="2" linestart="562" lineend="562" access="private" proto="llvm::MCRegUnitRootIterator">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_bc366d3ac277e46b79e54e21ef5efb8d"/>
</rt>
</fl>
<fl name="SI" id="ae72dec5e45591990dac31159522f29e_115a34a9e0ce17badd515183706289eb" file="2" linestart="563" lineend="563" access="private" proto="llvm::MCSuperRegIterator">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_903214c337f606987cc82767ae3c0ca8"/>
</rt>
</fl>
<Decl access="public"/>
<c name="MCRegAliasIterator" id="ae72dec5e45591990dac31159522f29e_8ad0f6763d13c5d7bf63cfc0d38697a3" file="2" linestart="565" lineend="578" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="MCRI" proto="const llvm::MCRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="IncludeSelf" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<initlist id="ae72dec5e45591990dac31159522f29e_eca392ecc2fc13af2a5901a53ceaefc9">
<Stmt>
<n32 lb="567" cb="11">
<drx lb="567" cb="11" kind="lvalue" nm="Reg"/>
</n32>

</Stmt>
</initlist>
<initlist id="ae72dec5e45591990dac31159522f29e_af6d3a170e48e6f25718d439a553119c">
<Stmt>
<n32 lb="567" cb="22">
<drx lb="567" cb="22" kind="lvalue" nm="MCRI"/>
</n32>

</Stmt>
</initlist>
<initlist id="ae72dec5e45591990dac31159522f29e_ddde0da26d484587214160fa0937007c">
<Stmt>
<n32 lb="567" cb="41">
<drx lb="567" cb="41" kind="lvalue" nm="IncludeSelf"/>
</n32>

</Stmt>
</initlist>
<Stmt>
<u lb="567" cb="54" le="578" ce="3">
<fx lb="570" cb="5" le="577" ce="5">
<ocx lb="570" cb="10" le="570" ce="42" nbparm="2" id="ae72dec5e45591990dac31159522f29e_a8dd4f0b702945ec581e918790b3148a">
<exp pvirg="true"/>
<n32 lb="570" cb="13">
<drx lb="570" cb="13" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_a8dd4f0b702945ec581e918790b3148a" nm="operator="/>
</n32>
<mex lb="570" cb="10" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_ed61e621c129959f36490b2e7ebf6fe7" nm="RI" arrow="1">
<n19 lb="570" cb="10"/>
</mex>
<mte lb="570" cb="15" le="570" ce="42">
<exp pvirg="true"/>
<n11 lb="570" cb="15" le="570" ce="42">
<typeptr id="ae72dec5e45591990dac31159522f29e_bac5f1cead2994afee61ec9ad8464c68"/>
<temp/>
<n32 lb="570" cb="33">
<drx lb="570" cb="33" kind="lvalue" nm="Reg"/>
</n32>
<n32 lb="570" cb="38">
<drx lb="570" cb="38" kind="lvalue" nm="MCRI"/>
</n32>
</n11>
</mte>
</ocx>
<mce lb="570" cb="45" le="570" ce="56" nbparm="0" id="ae72dec5e45591990dac31159522f29e_b149c34fbc5b3a9037296cd9b156372c">
<exp pvirg="true"/>
<mex lb="570" cb="45" le="570" ce="48" id="ae72dec5e45591990dac31159522f29e_b149c34fbc5b3a9037296cd9b156372c" nm="isValid" point="1">
<n32 lb="570" cb="45">
<mex lb="570" cb="45" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_ed61e621c129959f36490b2e7ebf6fe7" nm="RI" arrow="1">
<n19 lb="570" cb="45"/>
</mex>
</n32>
</mex>
</mce>
<ocx lb="570" cb="59" le="570" ce="61" nbparm="1" id="ae72dec5e45591990dac31159522f29e_91adf2cff3d5ab60cda07fdc16a93974">
<exp pvirg="true"/>
<n32 lb="570" cb="59">
<drx lb="570" cb="59" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_91adf2cff3d5ab60cda07fdc16a93974" nm="operator++"/>
</n32>
<n32 lb="570" cb="61">
<mex lb="570" cb="61" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_ed61e621c129959f36490b2e7ebf6fe7" nm="RI" arrow="1">
<n19 lb="570" cb="61"/>
</mex>
</n32>
</ocx>
<u lb="570" cb="65" le="577" ce="5">
<fx lb="571" cb="7" le="576" ce="7">
<ocx lb="571" cb="12" le="571" ce="49" nbparm="2" id="ae72dec5e45591990dac31159522f29e_0727ebf9be4e6cbfb6d89a2949c042ac">
<exp pvirg="true"/>
<n32 lb="571" cb="16">
<drx lb="571" cb="16" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_0727ebf9be4e6cbfb6d89a2949c042ac" nm="operator="/>
</n32>
<mex lb="571" cb="12" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_68fb3593acae80ce50774643698a1fd7" nm="RRI" arrow="1">
<n19 lb="571" cb="12"/>
</mex>
<mte lb="571" cb="18" le="571" ce="49">
<exp pvirg="true"/>
<n11 lb="571" cb="18" le="571" ce="49">
<typeptr id="ae72dec5e45591990dac31159522f29e_7d86b7122c47e496c026d42f43e7fa23"/>
<temp/>
<ocx lb="571" cb="40" le="571" ce="41" nbparm="1" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c">
<exp pvirg="true"/>
<n32 lb="571" cb="40">
<drx lb="571" cb="40" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c" nm="operator*"/>
</n32>
<n32 lb="571" cb="41">
<mex lb="571" cb="41" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_ed61e621c129959f36490b2e7ebf6fe7" nm="RI" arrow="1">
<n19 lb="571" cb="41"/>
</mex>
</n32>
</ocx>
<n32 lb="571" cb="45">
<drx lb="571" cb="45" kind="lvalue" nm="MCRI"/>
</n32>
</n11>
</mte>
</ocx>
<mce lb="571" cb="52" le="571" ce="64" nbparm="0" id="ae72dec5e45591990dac31159522f29e_74590626b3fea6e5ddcdb945c6664d2c">
<exp pvirg="true"/>
<mex lb="571" cb="52" le="571" ce="56" id="ae72dec5e45591990dac31159522f29e_74590626b3fea6e5ddcdb945c6664d2c" nm="isValid" point="1">
<n32 lb="571" cb="52">
<mex lb="571" cb="52" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_68fb3593acae80ce50774643698a1fd7" nm="RRI" arrow="1">
<n19 lb="571" cb="52"/>
</mex>
</n32>
</mex>
</mce>
<ocx lb="571" cb="67" le="571" ce="69" nbparm="1" id="ae72dec5e45591990dac31159522f29e_9b1f30e125e2571d75d9822d839b07d8">
<exp pvirg="true"/>
<n32 lb="571" cb="67">
<drx lb="571" cb="67" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_9b1f30e125e2571d75d9822d839b07d8" nm="operator++"/>
</n32>
<mex lb="571" cb="69" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_68fb3593acae80ce50774643698a1fd7" nm="RRI" arrow="1">
<n19 lb="571" cb="69"/>
</mex>
</ocx>
<u lb="571" cb="74" le="576" ce="7">
<fx lb="572" cb="9" le="575" ce="9">
<ocx lb="572" cb="14" le="572" ce="54" nbparm="2" id="ae72dec5e45591990dac31159522f29e_981fea934773bd4adaf37a7eab75da81">
<exp pvirg="true"/>
<n32 lb="572" cb="17">
<drx lb="572" cb="17" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_981fea934773bd4adaf37a7eab75da81" nm="operator="/>
</n32>
<mex lb="572" cb="14" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_115a34a9e0ce17badd515183706289eb" nm="SI" arrow="1">
<n19 lb="572" cb="14"/>
</mex>
<mte lb="572" cb="19" le="572" ce="54">
<exp pvirg="true"/>
<n11 lb="572" cb="19" le="572" ce="54">
<typeptr id="ae72dec5e45591990dac31159522f29e_8680e9c0239f3c3466b6b43e603e0a8e"/>
<temp/>
<ocx lb="572" cb="38" le="572" ce="39" nbparm="1" id="ae72dec5e45591990dac31159522f29e_9a7629bc858aadf43559004a60c927d1">
<exp pvirg="true"/>
<n32 lb="572" cb="38">
<drx lb="572" cb="38" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_9a7629bc858aadf43559004a60c927d1" nm="operator*"/>
</n32>
<n32 lb="572" cb="39">
<mex lb="572" cb="39" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_68fb3593acae80ce50774643698a1fd7" nm="RRI" arrow="1">
<n19 lb="572" cb="39"/>
</mex>
</n32>
</ocx>
<n32 lb="572" cb="44">
<drx lb="572" cb="44" kind="lvalue" nm="MCRI"/>
</n32>
<n9 lb="572" cb="50"/>
</n11>
</mte>
</ocx>
<mce lb="572" cb="57" le="572" ce="68" nbparm="0" id="ae72dec5e45591990dac31159522f29e_b149c34fbc5b3a9037296cd9b156372c">
<exp pvirg="true"/>
<mex lb="572" cb="57" le="572" ce="60" id="ae72dec5e45591990dac31159522f29e_b149c34fbc5b3a9037296cd9b156372c" nm="isValid" point="1">
<n32 lb="572" cb="57">
<mex lb="572" cb="57" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_115a34a9e0ce17badd515183706289eb" nm="SI" arrow="1">
<n19 lb="572" cb="57"/>
</mex>
</n32>
</mex>
</mce>
<ocx lb="572" cb="71" le="572" ce="73" nbparm="1" id="ae72dec5e45591990dac31159522f29e_91adf2cff3d5ab60cda07fdc16a93974">
<exp pvirg="true"/>
<n32 lb="572" cb="71">
<drx lb="572" cb="71" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_91adf2cff3d5ab60cda07fdc16a93974" nm="operator++"/>
</n32>
<n32 lb="572" cb="73">
<mex lb="572" cb="73" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_115a34a9e0ce17badd515183706289eb" nm="SI" arrow="1">
<n19 lb="572" cb="73"/>
</mex>
</n32>
</ocx>
<u lb="572" cb="77" le="575" ce="9">
<if lb="573" cb="11" le="574" ce="13">
<uo lb="573" cb="15" le="573" ce="43" kind="!">
<n46 lb="573" cb="16" le="573" ce="43">
<exp pvirg="true"/>
<xop lb="573" cb="17" le="573" ce="41" kind="&amp;&amp;">
<uo lb="573" cb="17" le="573" ce="18" kind="!">
<n32 lb="573" cb="18">
<drx lb="573" cb="18" kind="lvalue" nm="IncludeSelf"/>
</n32>
</uo>
<xop lb="573" cb="33" le="573" ce="41" kind="==">
<n32 lb="573" cb="33">
<drx lb="573" cb="33" kind="lvalue" nm="Reg"/>
</n32>
<ocx lb="573" cb="40" le="573" ce="41" nbparm="1" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c">
<exp pvirg="true"/>
<n32 lb="573" cb="40">
<drx lb="573" cb="40" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c" nm="operator*"/>
</n32>
<n32 lb="573" cb="41">
<mex lb="573" cb="41" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_115a34a9e0ce17badd515183706289eb" nm="SI" arrow="1">
<n19 lb="573" cb="41"/>
</mex>
</n32>
</ocx>
</xop>
</xop>
</n46>
</uo>
<rx lb="574" cb="13" pvirg="true"/>
</if>
</u>
</fx>
</u>
</fx>
</u>
</fx>
</u>

</Stmt>
</c>
<m name="isValid" id="ae72dec5e45591990dac31159522f29e_e321c2a0fb0a75f662293ce5918311de" file="2" linestart="580" lineend="582" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="580" cb="24" le="582" ce="3">
<rx lb="581" cb="5" le="581" ce="23" pvirg="true">
<mce lb="581" cb="12" le="581" ce="23" nbparm="0" id="ae72dec5e45591990dac31159522f29e_b149c34fbc5b3a9037296cd9b156372c">
<exp pvirg="true"/>
<mex lb="581" cb="12" le="581" ce="15" id="ae72dec5e45591990dac31159522f29e_b149c34fbc5b3a9037296cd9b156372c" nm="isValid" point="1">
<n32 lb="581" cb="12">
<mex lb="581" cb="12" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_ed61e621c129959f36490b2e7ebf6fe7" nm="RI" arrow="1">
<n19 lb="581" cb="12"/>
</mex>
</n32>
</mex>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="operator*" id="ae72dec5e45591990dac31159522f29e_a7207c859d76cccb860b7a5165f1d28d" file="2" linestart="584" lineend="587" operator="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<Stmt>
<u lb="584" cb="30" le="587" ce="3">
<ocast lb="585" cb="5" le="585" ce="5">
<bt name="void"/>
<n46 lb="585" cb="5" le="585" ce="5">
<exp pvirg="true"/>
<xop lb="585" cb="5" le="585" ce="5" kind="||">
<n46 lb="585" cb="5" le="585" ce="5">
<exp pvirg="true"/>
<uo lb="585" cb="5" le="585" ce="5" kind="!">
<uo lb="585" cb="5" le="585" ce="5" kind="!">
<n46 lb="585" cb="5" le="585" ce="5">
<exp pvirg="true"/>
<xop lb="585" cb="5" le="585" ce="5" kind="&amp;&amp;">
<mce lb="585" cb="5" le="585" ce="5" nbparm="0" id="ae72dec5e45591990dac31159522f29e_b149c34fbc5b3a9037296cd9b156372c">
<exp pvirg="true"/>
<mex lb="585" cb="5" le="585" ce="5" id="ae72dec5e45591990dac31159522f29e_b149c34fbc5b3a9037296cd9b156372c" nm="isValid" point="1">
<n32 lb="585" cb="5">
<mex lb="585" cb="5" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_115a34a9e0ce17badd515183706289eb" nm="SI" arrow="1">
<n19 lb="585" cb="5"/>
</mex>
</n32>
</mex>
</mce>
<n32 lb="585" cb="5">
<n32 lb="585" cb="5">
<n52 lb="585" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="585" cb="5" le="585" ce="5">
<n46 lb="585" cb="5" le="585" ce="5">
<exp pvirg="true"/>
<xop lb="585" cb="5" le="585" ce="5" kind=",">
<ce lb="585" cb="5" le="585" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="585" cb="5">
<drx lb="585" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="585" cb="5">
<n52 lb="585" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="585" cb="5">
<n52 lb="585" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="585" cb="5">
<n45 lb="585" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="585" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="586" cb="5" le="586" ce="13" pvirg="true">
<ocx lb="586" cb="12" le="586" ce="13" nbparm="1" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c">
<exp pvirg="true"/>
<n32 lb="586" cb="12">
<drx lb="586" cb="12" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c" nm="operator*"/>
</n32>
<n32 lb="586" cb="13">
<mex lb="586" cb="13" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_115a34a9e0ce17badd515183706289eb" nm="SI" arrow="1">
<n19 lb="586" cb="13"/>
</mex>
</n32>
</ocx>
</rx>
</u>

</Stmt>
</m>
<m name="advance" id="ae72dec5e45591990dac31159522f29e_8ba4199c8fd9106adeb21cfca3ae946e" file="2" linestart="589" lineend="605" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="589" cb="18" le="605" ce="3">
<ocx lb="591" cb="5" le="591" ce="7" nbparm="1" id="ae72dec5e45591990dac31159522f29e_91adf2cff3d5ab60cda07fdc16a93974">
<exp pvirg="true"/>
<n32 lb="591" cb="5">
<drx lb="591" cb="5" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_91adf2cff3d5ab60cda07fdc16a93974" nm="operator++"/>
</n32>
<n32 lb="591" cb="7">
<mex lb="591" cb="7" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_115a34a9e0ce17badd515183706289eb" nm="SI" arrow="1">
<n19 lb="591" cb="7"/>
</mex>
</n32>
</ocx>
<if lb="592" cb="5" le="592" ce="23">
<mce lb="592" cb="9" le="592" ce="20" nbparm="0" id="ae72dec5e45591990dac31159522f29e_b149c34fbc5b3a9037296cd9b156372c">
<exp pvirg="true"/>
<mex lb="592" cb="9" le="592" ce="12" id="ae72dec5e45591990dac31159522f29e_b149c34fbc5b3a9037296cd9b156372c" nm="isValid" point="1">
<n32 lb="592" cb="9">
<mex lb="592" cb="9" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_115a34a9e0ce17badd515183706289eb" nm="SI" arrow="1">
<n19 lb="592" cb="9"/>
</mex>
</n32>
</mex>
</mce>
<rx lb="592" cb="23" pvirg="true"/>
</if>
<ocx lb="594" cb="5" le="594" ce="7" nbparm="1" id="ae72dec5e45591990dac31159522f29e_9b1f30e125e2571d75d9822d839b07d8">
<exp pvirg="true"/>
<n32 lb="594" cb="5">
<drx lb="594" cb="5" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_9b1f30e125e2571d75d9822d839b07d8" nm="operator++"/>
</n32>
<mex lb="594" cb="7" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_68fb3593acae80ce50774643698a1fd7" nm="RRI" arrow="1">
<n19 lb="594" cb="7"/>
</mex>
</ocx>
<if lb="595" cb="5" le="598" ce="5">
<mce lb="595" cb="9" le="595" ce="21" nbparm="0" id="ae72dec5e45591990dac31159522f29e_74590626b3fea6e5ddcdb945c6664d2c">
<exp pvirg="true"/>
<mex lb="595" cb="9" le="595" ce="13" id="ae72dec5e45591990dac31159522f29e_74590626b3fea6e5ddcdb945c6664d2c" nm="isValid" point="1">
<n32 lb="595" cb="9">
<mex lb="595" cb="9" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_68fb3593acae80ce50774643698a1fd7" nm="RRI" arrow="1">
<n19 lb="595" cb="9"/>
</mex>
</n32>
</mex>
</mce>
<u lb="595" cb="24" le="598" ce="5">
<ocx lb="596" cb="7" le="596" ce="47" nbparm="2" id="ae72dec5e45591990dac31159522f29e_981fea934773bd4adaf37a7eab75da81">
<exp pvirg="true"/>
<n32 lb="596" cb="10">
<drx lb="596" cb="10" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_981fea934773bd4adaf37a7eab75da81" nm="operator="/>
</n32>
<mex lb="596" cb="7" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_115a34a9e0ce17badd515183706289eb" nm="SI" arrow="1">
<n19 lb="596" cb="7"/>
</mex>
<mte lb="596" cb="12" le="596" ce="47">
<exp pvirg="true"/>
<n11 lb="596" cb="12" le="596" ce="47">
<typeptr id="ae72dec5e45591990dac31159522f29e_8680e9c0239f3c3466b6b43e603e0a8e"/>
<temp/>
<ocx lb="596" cb="31" le="596" ce="32" nbparm="1" id="ae72dec5e45591990dac31159522f29e_9a7629bc858aadf43559004a60c927d1">
<exp pvirg="true"/>
<n32 lb="596" cb="31">
<drx lb="596" cb="31" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_9a7629bc858aadf43559004a60c927d1" nm="operator*"/>
</n32>
<n32 lb="596" cb="32">
<mex lb="596" cb="32" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_68fb3593acae80ce50774643698a1fd7" nm="RRI" arrow="1">
<n19 lb="596" cb="32"/>
</mex>
</n32>
</ocx>
<n32 lb="596" cb="37">
<mex lb="596" cb="37" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_af6d3a170e48e6f25718d439a553119c" nm="MCRI" arrow="1">
<n19 lb="596" cb="37"/>
</mex>
</n32>
<n9 lb="596" cb="43"/>
</n11>
</mte>
</ocx>
<rx lb="597" cb="7" pvirg="true"/>
</u>
</if>
<ocx lb="600" cb="5" le="600" ce="7" nbparm="1" id="ae72dec5e45591990dac31159522f29e_91adf2cff3d5ab60cda07fdc16a93974">
<exp pvirg="true"/>
<n32 lb="600" cb="5">
<drx lb="600" cb="5" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_91adf2cff3d5ab60cda07fdc16a93974" nm="operator++"/>
</n32>
<n32 lb="600" cb="7">
<mex lb="600" cb="7" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_ed61e621c129959f36490b2e7ebf6fe7" nm="RI" arrow="1">
<n19 lb="600" cb="7"/>
</mex>
</n32>
</ocx>
<if lb="601" cb="5" le="604" ce="5">
<mce lb="601" cb="9" le="601" ce="20" nbparm="0" id="ae72dec5e45591990dac31159522f29e_b149c34fbc5b3a9037296cd9b156372c">
<exp pvirg="true"/>
<mex lb="601" cb="9" le="601" ce="12" id="ae72dec5e45591990dac31159522f29e_b149c34fbc5b3a9037296cd9b156372c" nm="isValid" point="1">
<n32 lb="601" cb="9">
<mex lb="601" cb="9" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_ed61e621c129959f36490b2e7ebf6fe7" nm="RI" arrow="1">
<n19 lb="601" cb="9"/>
</mex>
</n32>
</mex>
</mce>
<u lb="601" cb="23" le="604" ce="5">
<ocx lb="602" cb="7" le="602" ce="44" nbparm="2" id="ae72dec5e45591990dac31159522f29e_0727ebf9be4e6cbfb6d89a2949c042ac">
<exp pvirg="true"/>
<n32 lb="602" cb="11">
<drx lb="602" cb="11" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_0727ebf9be4e6cbfb6d89a2949c042ac" nm="operator="/>
</n32>
<mex lb="602" cb="7" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_68fb3593acae80ce50774643698a1fd7" nm="RRI" arrow="1">
<n19 lb="602" cb="7"/>
</mex>
<mte lb="602" cb="13" le="602" ce="44">
<exp pvirg="true"/>
<n11 lb="602" cb="13" le="602" ce="44">
<typeptr id="ae72dec5e45591990dac31159522f29e_7d86b7122c47e496c026d42f43e7fa23"/>
<temp/>
<ocx lb="602" cb="35" le="602" ce="36" nbparm="1" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c">
<exp pvirg="true"/>
<n32 lb="602" cb="35">
<drx lb="602" cb="35" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c" nm="operator*"/>
</n32>
<n32 lb="602" cb="36">
<mex lb="602" cb="36" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_ed61e621c129959f36490b2e7ebf6fe7" nm="RI" arrow="1">
<n19 lb="602" cb="36"/>
</mex>
</n32>
</ocx>
<n32 lb="602" cb="40">
<mex lb="602" cb="40" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_af6d3a170e48e6f25718d439a553119c" nm="MCRI" arrow="1">
<n19 lb="602" cb="40"/>
</mex>
</n32>
</n11>
</mte>
</ocx>
<ocx lb="603" cb="7" le="603" ce="47" nbparm="2" id="ae72dec5e45591990dac31159522f29e_981fea934773bd4adaf37a7eab75da81">
<exp pvirg="true"/>
<n32 lb="603" cb="10">
<drx lb="603" cb="10" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_981fea934773bd4adaf37a7eab75da81" nm="operator="/>
</n32>
<mex lb="603" cb="7" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_115a34a9e0ce17badd515183706289eb" nm="SI" arrow="1">
<n19 lb="603" cb="7"/>
</mex>
<mte lb="603" cb="12" le="603" ce="47">
<exp pvirg="true"/>
<n11 lb="603" cb="12" le="603" ce="47">
<typeptr id="ae72dec5e45591990dac31159522f29e_8680e9c0239f3c3466b6b43e603e0a8e"/>
<temp/>
<ocx lb="603" cb="31" le="603" ce="32" nbparm="1" id="ae72dec5e45591990dac31159522f29e_9a7629bc858aadf43559004a60c927d1">
<exp pvirg="true"/>
<n32 lb="603" cb="31">
<drx lb="603" cb="31" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_9a7629bc858aadf43559004a60c927d1" nm="operator*"/>
</n32>
<n32 lb="603" cb="32">
<mex lb="603" cb="32" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_68fb3593acae80ce50774643698a1fd7" nm="RRI" arrow="1">
<n19 lb="603" cb="32"/>
</mex>
</n32>
</ocx>
<n32 lb="603" cb="37">
<mex lb="603" cb="37" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_af6d3a170e48e6f25718d439a553119c" nm="MCRI" arrow="1">
<n19 lb="603" cb="37"/>
</mex>
</n32>
<n9 lb="603" cb="43"/>
</n11>
</mte>
</ocx>
</u>
</if>
</u>

</Stmt>
</m>
<m name="operator++" id="ae72dec5e45591990dac31159522f29e_06646b8879e5622d9d400d90646905bc" file="2" linestart="607" lineend="611" operator="true" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="607" cb="21" le="611" ce="3">
<ocast lb="608" cb="5" le="608" ce="5">
<bt name="void"/>
<n46 lb="608" cb="5" le="608" ce="5">
<exp pvirg="true"/>
<xop lb="608" cb="5" le="608" ce="5" kind="||">
<n46 lb="608" cb="5" le="608" ce="5">
<exp pvirg="true"/>
<uo lb="608" cb="5" le="608" ce="5" kind="!">
<uo lb="608" cb="5" le="608" ce="5" kind="!">
<n46 lb="608" cb="5" le="608" ce="5">
<exp pvirg="true"/>
<xop lb="608" cb="5" le="608" ce="5" kind="&amp;&amp;">
<mce lb="608" cb="5" le="608" ce="5" nbparm="0" id="ae72dec5e45591990dac31159522f29e_e321c2a0fb0a75f662293ce5918311de">
<exp pvirg="true"/>
<mex lb="608" cb="5" id="ae72dec5e45591990dac31159522f29e_e321c2a0fb0a75f662293ce5918311de" nm="isValid" arrow="1">
<n32 lb="608" cb="5">
<n19 lb="608" cb="5"/>
</n32>
</mex>
</mce>
<n32 lb="608" cb="5">
<n32 lb="608" cb="5">
<n52 lb="608" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="608" cb="5" le="608" ce="5">
<n46 lb="608" cb="5" le="608" ce="5">
<exp pvirg="true"/>
<xop lb="608" cb="5" le="608" ce="5" kind=",">
<ce lb="608" cb="5" le="608" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="608" cb="5">
<drx lb="608" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="608" cb="5">
<n52 lb="608" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="608" cb="5">
<n52 lb="608" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="608" cb="5">
<n45 lb="608" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="608" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dos lb="609" cb="5" le="610" ce="51">
<mce lb="609" cb="8" le="609" ce="16" nbparm="0" id="ae72dec5e45591990dac31159522f29e_8ba4199c8fd9106adeb21cfca3ae946e">
<exp pvirg="true"/>
<mex lb="609" cb="8" id="ae72dec5e45591990dac31159522f29e_8ba4199c8fd9106adeb21cfca3ae946e" nm="advance" arrow="1">
<n19 lb="609" cb="8"/>
</mex>
</mce>
<xop lb="610" cb="12" le="610" ce="48" kind="&amp;&amp;">
<xop lb="610" cb="12" le="610" ce="36" kind="&amp;&amp;">
<uo lb="610" cb="12" le="610" ce="13" kind="!">
<n32 lb="610" cb="13">
<mex lb="610" cb="13" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_ddde0da26d484587214160fa0937007c" nm="IncludeSelf" arrow="1">
<n19 lb="610" cb="13"/>
</mex>
</n32>
</uo>
<mce lb="610" cb="28" le="610" ce="36" nbparm="0" id="ae72dec5e45591990dac31159522f29e_e321c2a0fb0a75f662293ce5918311de">
<exp pvirg="true"/>
<mex lb="610" cb="28" id="ae72dec5e45591990dac31159522f29e_e321c2a0fb0a75f662293ce5918311de" nm="isValid" arrow="1">
<n32 lb="610" cb="28">
<n19 lb="610" cb="28"/>
</n32>
</mex>
</mce>
</xop>
<xop lb="610" cb="41" le="610" ce="48" kind="==">
<ocx lb="610" cb="41" le="610" ce="42" nbparm="1" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c">
<exp pvirg="true"/>
<n32 lb="610" cb="41">
<drx lb="610" cb="41" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c" nm="operator*"/>
</n32>
<n32 lb="610" cb="42">
<mex lb="610" cb="42" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_115a34a9e0ce17badd515183706289eb" nm="SI" arrow="1">
<n19 lb="610" cb="42"/>
</mex>
</n32>
</ocx>
<n32 lb="610" cb="48">
<mex lb="610" cb="48" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_eca392ecc2fc13af2a5901a53ceaefc9" nm="Reg" arrow="1">
<n19 lb="610" cb="48"/>
</mex>
</n32>
</xop>
</xop>
</dos>
</u>

</Stmt>
</m>
<m name="operator=" id="ae72dec5e45591990dac31159522f29e_1bcbbe32b98047a89a9a414a83194484" file="2" linestart="555" implicit="true" operator="true" access="public" inline="true">
<fpt proto="llvm::MCRegAliasIterator &amp;">
<lrf>
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_02900cbba634ec13ce9ad3abe1ee70f5"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::MCRegAliasIterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_02900cbba634ec13ce9ad3abe1ee70f5"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="ae72dec5e45591990dac31159522f29e_701b22f11abb997e35d44b701d09c8e7" file="2" linestart="555" implicit="true" operator="true" access="public" inline="true">
<fpt proto="llvm::MCRegAliasIterator &amp;">
<lrf>
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_02900cbba634ec13ce9ad3abe1ee70f5"/>
</rt>
</lrf>
</fpt>
<p name="" proto="llvm::MCRegAliasIterator &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_02900cbba634ec13ce9ad3abe1ee70f5"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</m>
</cr>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="7dc419a0fe6648a58fb78ebdbb1aec2d_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="16" lineend="16"/>
<m name="getMatchingSuperReg" id="7dc419a0fe6648a58fb78ebdbb1aec2d_5b57b20757c8f9b2ba323ed4c1d69b86" file="1" linestart="18" lineend="24" previous="ae72dec5e45591990dac31159522f29e_5b57b20757c8f9b2ba323ed4c1d69b86" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SubIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::MCRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_848f3ae253fe25a26932e187481896be"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="19" cb="79" le="24" ce="1">
<fx lb="20" cb="3" le="22" ce="15">
<dst lb="20" cb="8" le="20" ce="44">
<exp pvirg="true"/>
<Var nm="Supers" value="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_903214c337f606987cc82767ae3c0ca8"/>
</rt>
<n10 lb="20" cb="27" le="20" ce="43">
<typeptr id="ae72dec5e45591990dac31159522f29e_8680e9c0239f3c3466b6b43e603e0a8e"/>
<temp/>
<n32 lb="20" cb="34">
<drx lb="20" cb="34" kind="lvalue" nm="Reg"/>
</n32>
<n19 lb="20" cb="39"/>
<n12>
<exp pvirg="true"/>
</n12>
</n10>
</Var>
</dst>
<mce lb="20" cb="46" le="20" ce="61" nbparm="0" id="ae72dec5e45591990dac31159522f29e_b149c34fbc5b3a9037296cd9b156372c">
<exp pvirg="true"/>
<mex lb="20" cb="46" le="20" ce="53" id="ae72dec5e45591990dac31159522f29e_b149c34fbc5b3a9037296cd9b156372c" nm="isValid" point="1">
<n32 lb="20" cb="46">
<drx lb="20" cb="46" kind="lvalue" nm="Supers"/>
</n32>
</mex>
</mce>
<ocx lb="20" cb="64" le="20" ce="66" nbparm="1" id="ae72dec5e45591990dac31159522f29e_91adf2cff3d5ab60cda07fdc16a93974">
<exp pvirg="true"/>
<n32 lb="20" cb="64">
<drx lb="20" cb="64" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_91adf2cff3d5ab60cda07fdc16a93974" nm="operator++"/>
</n32>
<n32 lb="20" cb="66">
<drx lb="20" cb="66" kind="lvalue" nm="Supers"/>
</n32>
</ocx>
<if lb="21" cb="5" le="22" ce="15">
<xop lb="21" cb="9" le="21" ce="66" kind="&amp;&amp;">
<mce lb="21" cb="9" le="21" ce="29" nbparm="1" id="ae72dec5e45591990dac31159522f29e_56ea94e8db80f89f05588bc2f4853a38">
<exp pvirg="true"/>
<mex lb="21" cb="9" le="21" ce="13" id="ae72dec5e45591990dac31159522f29e_56ea94e8db80f89f05588bc2f4853a38" nm="contains" arrow="1">
<n32 lb="21" cb="9">
<drx lb="21" cb="9" kind="lvalue" nm="RC"/>
</n32>
</mex>
<ocx lb="21" cb="22" le="21" ce="23" nbparm="1" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c">
<exp pvirg="true"/>
<n32 lb="21" cb="22">
<drx lb="21" cb="22" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c" nm="operator*"/>
</n32>
<n32 lb="21" cb="23">
<drx lb="21" cb="23" kind="lvalue" nm="Supers"/>
</n32>
</ocx>
</mce>
<xop lb="21" cb="34" le="21" ce="66" kind="==">
<n32 lb="21" cb="34">
<drx lb="21" cb="34" kind="lvalue" nm="Reg"/>
</n32>
<mce lb="21" cb="41" le="21" ce="66" nbparm="2" id="ae72dec5e45591990dac31159522f29e_f66d01cfa6af0bfc0f9d0c567148a031">
<exp pvirg="true"/>
<mex lb="21" cb="41" id="ae72dec5e45591990dac31159522f29e_f66d01cfa6af0bfc0f9d0c567148a031" nm="getSubReg" arrow="1">
<n19 lb="21" cb="41"/>
</mex>
<ocx lb="21" cb="51" le="21" ce="52" nbparm="1" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c">
<exp pvirg="true"/>
<n32 lb="21" cb="51">
<drx lb="21" cb="51" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c" nm="operator*"/>
</n32>
<n32 lb="21" cb="52">
<drx lb="21" cb="52" kind="lvalue" nm="Supers"/>
</n32>
</ocx>
<n32 lb="21" cb="60">
<drx lb="21" cb="60" kind="lvalue" nm="SubIdx"/>
</n32>
</mce>
</xop>
</xop>
<rx lb="22" cb="7" le="22" ce="15" pvirg="true">
<ocx lb="22" cb="14" le="22" ce="15" nbparm="1" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c">
<exp pvirg="true"/>
<n32 lb="22" cb="14">
<drx lb="22" cb="14" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c" nm="operator*"/>
</n32>
<n32 lb="22" cb="15">
<drx lb="22" cb="15" kind="lvalue" nm="Supers"/>
</n32>
</ocx>
</rx>
</if>
</fx>
<rx lb="23" cb="3" le="23" ce="10" pvirg="true">
<n32 lb="23" cb="10">
<n45 lb="23" cb="10">
<flit/>
</n45>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getSubReg" id="7dc419a0fe6648a58fb78ebdbb1aec2d_f66d01cfa6af0bfc0f9d0c567148a031" file="1" linestart="26" lineend="36" previous="ae72dec5e45591990dac31159522f29e_f66d01cfa6af0bfc0f9d0c567148a031" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Idx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="26" cb="70" le="36" ce="1">
<ocast lb="27" cb="3" le="27" ce="3">
<bt name="void"/>
<n46 lb="27" cb="3" le="27" ce="3">
<exp pvirg="true"/>
<xop lb="27" cb="3" le="27" ce="3" kind="||">
<n46 lb="27" cb="3" le="27" ce="3">
<exp pvirg="true"/>
<uo lb="27" cb="3" le="27" ce="3" kind="!">
<uo lb="27" cb="3" le="27" ce="3" kind="!">
<n46 lb="27" cb="3" le="27" ce="3">
<exp pvirg="true"/>
<xop lb="27" cb="3" le="27" ce="3" kind="&amp;&amp;">
<xop lb="27" cb="3" le="27" ce="3" kind="&amp;&amp;">
<n32 lb="27" cb="3">
<n32 lb="27" cb="3">
<drx lb="27" cb="3" kind="lvalue" nm="Idx"/>
</n32>
</n32>
<xop lb="27" cb="3" le="27" ce="3" kind="&lt;">
<n32 lb="27" cb="3">
<drx lb="27" cb="3" kind="lvalue" nm="Idx"/>
</n32>
<mce lb="27" cb="3" le="27" ce="3" nbparm="0" id="ae72dec5e45591990dac31159522f29e_5347c51721f570d3d2dbe7181bc2f820">
<exp pvirg="true"/>
<mex lb="27" cb="3" id="ae72dec5e45591990dac31159522f29e_5347c51721f570d3d2dbe7181bc2f820" nm="getNumSubRegIndices" arrow="1">
<n19 lb="27" cb="3"/>
</mex>
</mce>
</xop>
</xop>
<n32 lb="27" cb="3">
<n32 lb="27" cb="3">
<n52 lb="27" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="27" cb="3" le="27" ce="3">
<n46 lb="27" cb="3" le="27" ce="3">
<exp pvirg="true"/>
<xop lb="27" cb="3" le="27" ce="3" kind=",">
<ce lb="27" cb="3" le="27" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="27" cb="3">
<drx lb="27" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="27" cb="3">
<n52 lb="27" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="27" cb="3">
<n52 lb="27" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="27" cb="3">
<n45 lb="27" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="27" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="31" cb="3" le="31" ce="63">
<exp pvirg="true"/>
<Var nm="SRI">
<pt>
<QualType const="true">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</QualType>
</pt>
<xop lb="31" cb="25" le="31" ce="50" kind="+">
<n32 lb="31" cb="25">
<mex lb="31" cb="25" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_497c6b4294e917bb358c389c413e7e0a" nm="SubRegIndices" arrow="1">
<n19 lb="31" cb="25"/>
</mex>
</n32>
<n32 lb="31" cb="41" le="31" ce="50">
<mex lb="31" cb="41" le="31" ce="50" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_1fdd1a50ecce18ce691c08781a74cc70" nm="SubRegIndices" point="1">
<mce lb="31" cb="41" le="31" ce="48" nbparm="1" id="ae72dec5e45591990dac31159522f29e_d9cc45710fee8b116b0b0b08ba9db571">
<exp pvirg="true"/>
<mex lb="31" cb="41" id="ae72dec5e45591990dac31159522f29e_d9cc45710fee8b116b0b0b08ba9db571" nm="get" arrow="1">
<n19 lb="31" cb="41"/>
</mex>
<n32 lb="31" cb="45">
<drx lb="31" cb="45" kind="lvalue" nm="Reg"/>
</n32>
</mce>
</mex>
</n32>
</xop>
</Var>
</dst>
<fx lb="32" cb="3" le="34" ce="15">
<dst lb="32" cb="8" le="32" ce="40">
<exp pvirg="true"/>
<Var nm="Subs" value="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_50d5bdeab999bd0b7fd27e9bf4630003"/>
</rt>
<n10 lb="32" cb="25" le="32" ce="39">
<typeptr id="ae72dec5e45591990dac31159522f29e_1b475c72908559e8ac94e438047c7bc9"/>
<temp/>
<n32 lb="32" cb="30">
<drx lb="32" cb="30" kind="lvalue" nm="Reg"/>
</n32>
<n19 lb="32" cb="35"/>
<n12>
<exp pvirg="true"/>
</n12>
</n10>
</Var>
</dst>
<mce lb="32" cb="42" le="32" ce="55" nbparm="0" id="ae72dec5e45591990dac31159522f29e_b149c34fbc5b3a9037296cd9b156372c">
<exp pvirg="true"/>
<mex lb="32" cb="42" le="32" ce="47" id="ae72dec5e45591990dac31159522f29e_b149c34fbc5b3a9037296cd9b156372c" nm="isValid" point="1">
<n32 lb="32" cb="42">
<drx lb="32" cb="42" kind="lvalue" nm="Subs"/>
</n32>
</mex>
</mce>
<xop lb="32" cb="58" le="32" ce="68" kind=",">
<ocx lb="32" cb="58" le="32" ce="60" nbparm="1" id="ae72dec5e45591990dac31159522f29e_91adf2cff3d5ab60cda07fdc16a93974">
<exp pvirg="true"/>
<n32 lb="32" cb="58">
<drx lb="32" cb="58" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_91adf2cff3d5ab60cda07fdc16a93974" nm="operator++"/>
</n32>
<n32 lb="32" cb="60">
<drx lb="32" cb="60" kind="lvalue" nm="Subs"/>
</n32>
</ocx>
<uo lb="32" cb="66" le="32" ce="68" kind="++">
<drx lb="32" cb="68" kind="lvalue" nm="SRI"/>
</uo>
</xop>
<if lb="33" cb="5" le="34" ce="15">
<xop lb="33" cb="9" le="33" ce="17" kind="==">
<n32 lb="33" cb="9" le="33" ce="10">
<n32 lb="33" cb="9" le="33" ce="10">
<uo lb="33" cb="9" le="33" ce="10" kind="*">
<n32 lb="33" cb="10">
<drx lb="33" cb="10" kind="lvalue" nm="SRI"/>
</n32>
</uo>
</n32>
</n32>
<n32 lb="33" cb="17">
<drx lb="33" cb="17" kind="lvalue" nm="Idx"/>
</n32>
</xop>
<rx lb="34" cb="7" le="34" ce="15" pvirg="true">
<ocx lb="34" cb="14" le="34" ce="15" nbparm="1" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c">
<exp pvirg="true"/>
<n32 lb="34" cb="14">
<drx lb="34" cb="14" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c" nm="operator*"/>
</n32>
<n32 lb="34" cb="15">
<drx lb="34" cb="15" kind="lvalue" nm="Subs"/>
</n32>
</ocx>
</rx>
</if>
</fx>
<rx lb="35" cb="3" le="35" ce="10" pvirg="true">
<n32 lb="35" cb="10">
<n45 lb="35" cb="10"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getSubRegIndex" id="7dc419a0fe6648a58fb78ebdbb1aec2d_771f1caac057fe9227ff4514d39bba4f" file="1" linestart="38" lineend="47" previous="ae72dec5e45591990dac31159522f29e_771f1caac057fe9227ff4514d39bba4f" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SubReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="38" cb="78" le="47" ce="1">
<ocast lb="39" cb="3" le="39" ce="3">
<bt name="void"/>
<n46 lb="39" cb="3" le="39" ce="3">
<exp pvirg="true"/>
<xop lb="39" cb="3" le="39" ce="3" kind="||">
<n46 lb="39" cb="3" le="39" ce="3">
<exp pvirg="true"/>
<uo lb="39" cb="3" le="39" ce="3" kind="!">
<uo lb="39" cb="3" le="39" ce="3" kind="!">
<n46 lb="39" cb="3" le="39" ce="3">
<exp pvirg="true"/>
<xop lb="39" cb="3" le="39" ce="3" kind="&amp;&amp;">
<xop lb="39" cb="3" le="39" ce="3" kind="&amp;&amp;">
<n32 lb="39" cb="3">
<n32 lb="39" cb="3">
<drx lb="39" cb="3" kind="lvalue" nm="SubReg"/>
</n32>
</n32>
<xop lb="39" cb="3" le="39" ce="3" kind="&lt;">
<n32 lb="39" cb="3">
<drx lb="39" cb="3" kind="lvalue" nm="SubReg"/>
</n32>
<mce lb="39" cb="3" le="39" ce="3" nbparm="0" id="ae72dec5e45591990dac31159522f29e_d4787d9be57e6a64c2bff9b6aac0b4ca">
<exp pvirg="true"/>
<mex lb="39" cb="3" id="ae72dec5e45591990dac31159522f29e_d4787d9be57e6a64c2bff9b6aac0b4ca" nm="getNumRegs" arrow="1">
<n19 lb="39" cb="3"/>
</mex>
</mce>
</xop>
</xop>
<n32 lb="39" cb="3">
<n32 lb="39" cb="3">
<n52 lb="39" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="39" cb="3" le="39" ce="3">
<n46 lb="39" cb="3" le="39" ce="3">
<exp pvirg="true"/>
<xop lb="39" cb="3" le="39" ce="3" kind=",">
<ce lb="39" cb="3" le="39" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="39" cb="3">
<drx lb="39" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="39" cb="3">
<n52 lb="39" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="39" cb="3">
<n52 lb="39" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="39" cb="3">
<n45 lb="39" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="39" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="42" cb="3" le="42" ce="63">
<exp pvirg="true"/>
<Var nm="SRI">
<pt>
<QualType const="true">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</QualType>
</pt>
<xop lb="42" cb="25" le="42" ce="50" kind="+">
<n32 lb="42" cb="25">
<mex lb="42" cb="25" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_497c6b4294e917bb358c389c413e7e0a" nm="SubRegIndices" arrow="1">
<n19 lb="42" cb="25"/>
</mex>
</n32>
<n32 lb="42" cb="41" le="42" ce="50">
<mex lb="42" cb="41" le="42" ce="50" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_1fdd1a50ecce18ce691c08781a74cc70" nm="SubRegIndices" point="1">
<mce lb="42" cb="41" le="42" ce="48" nbparm="1" id="ae72dec5e45591990dac31159522f29e_d9cc45710fee8b116b0b0b08ba9db571">
<exp pvirg="true"/>
<mex lb="42" cb="41" id="ae72dec5e45591990dac31159522f29e_d9cc45710fee8b116b0b0b08ba9db571" nm="get" arrow="1">
<n19 lb="42" cb="41"/>
</mex>
<n32 lb="42" cb="45">
<drx lb="42" cb="45" kind="lvalue" nm="Reg"/>
</n32>
</mce>
</mex>
</n32>
</xop>
</Var>
</dst>
<fx lb="43" cb="3" le="45" ce="15">
<dst lb="43" cb="8" le="43" ce="40">
<exp pvirg="true"/>
<Var nm="Subs" value="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_50d5bdeab999bd0b7fd27e9bf4630003"/>
</rt>
<n10 lb="43" cb="25" le="43" ce="39">
<typeptr id="ae72dec5e45591990dac31159522f29e_1b475c72908559e8ac94e438047c7bc9"/>
<temp/>
<n32 lb="43" cb="30">
<drx lb="43" cb="30" kind="lvalue" nm="Reg"/>
</n32>
<n19 lb="43" cb="35"/>
<n12>
<exp pvirg="true"/>
</n12>
</n10>
</Var>
</dst>
<mce lb="43" cb="42" le="43" ce="55" nbparm="0" id="ae72dec5e45591990dac31159522f29e_b149c34fbc5b3a9037296cd9b156372c">
<exp pvirg="true"/>
<mex lb="43" cb="42" le="43" ce="47" id="ae72dec5e45591990dac31159522f29e_b149c34fbc5b3a9037296cd9b156372c" nm="isValid" point="1">
<n32 lb="43" cb="42">
<drx lb="43" cb="42" kind="lvalue" nm="Subs"/>
</n32>
</mex>
</mce>
<xop lb="43" cb="58" le="43" ce="68" kind=",">
<ocx lb="43" cb="58" le="43" ce="60" nbparm="1" id="ae72dec5e45591990dac31159522f29e_91adf2cff3d5ab60cda07fdc16a93974">
<exp pvirg="true"/>
<n32 lb="43" cb="58">
<drx lb="43" cb="58" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_91adf2cff3d5ab60cda07fdc16a93974" nm="operator++"/>
</n32>
<n32 lb="43" cb="60">
<drx lb="43" cb="60" kind="lvalue" nm="Subs"/>
</n32>
</ocx>
<uo lb="43" cb="66" le="43" ce="68" kind="++">
<drx lb="43" cb="68" kind="lvalue" nm="SRI"/>
</uo>
</xop>
<if lb="44" cb="5" le="45" ce="15">
<xop lb="44" cb="9" le="44" ce="18" kind="==">
<ocx lb="44" cb="9" le="44" ce="10" nbparm="1" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c">
<exp pvirg="true"/>
<n32 lb="44" cb="9">
<drx lb="44" cb="9" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c" nm="operator*"/>
</n32>
<n32 lb="44" cb="10">
<drx lb="44" cb="10" kind="lvalue" nm="Subs"/>
</n32>
</ocx>
<n32 lb="44" cb="18">
<drx lb="44" cb="18" kind="lvalue" nm="SubReg"/>
</n32>
</xop>
<rx lb="45" cb="7" le="45" ce="15" pvirg="true">
<n32 lb="45" cb="14" le="45" ce="15">
<n32 lb="45" cb="14" le="45" ce="15">
<uo lb="45" cb="14" le="45" ce="15" kind="*">
<n32 lb="45" cb="15">
<drx lb="45" cb="15" kind="lvalue" nm="SRI"/>
</n32>
</uo>
</n32>
</n32>
</rx>
</if>
</fx>
<rx lb="46" cb="3" le="46" ce="10" pvirg="true">
<n32 lb="46" cb="10">
<n45 lb="46" cb="10"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getSubRegIdxSize" id="7dc419a0fe6648a58fb78ebdbb1aec2d_287de1ed518bbe32f89909051b29ad9f" file="1" linestart="49" lineend="53" previous="ae72dec5e45591990dac31159522f29e_287de1ed518bbe32f89909051b29ad9f" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Idx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="49" cb="63" le="53" ce="1">
<ocast lb="50" cb="3" le="50" ce="3">
<bt name="void"/>
<n46 lb="50" cb="3" le="50" ce="3">
<exp pvirg="true"/>
<xop lb="50" cb="3" le="50" ce="3" kind="||">
<n46 lb="50" cb="3" le="50" ce="3">
<exp pvirg="true"/>
<uo lb="50" cb="3" le="50" ce="3" kind="!">
<uo lb="50" cb="3" le="50" ce="3" kind="!">
<n46 lb="50" cb="3" le="50" ce="3">
<exp pvirg="true"/>
<xop lb="50" cb="3" le="50" ce="3" kind="&amp;&amp;">
<xop lb="50" cb="3" le="50" ce="3" kind="&amp;&amp;">
<n32 lb="50" cb="3">
<n32 lb="50" cb="3">
<drx lb="50" cb="3" kind="lvalue" nm="Idx"/>
</n32>
</n32>
<xop lb="50" cb="3" le="50" ce="3" kind="&lt;">
<n32 lb="50" cb="3">
<drx lb="50" cb="3" kind="lvalue" nm="Idx"/>
</n32>
<mce lb="50" cb="3" le="50" ce="3" nbparm="0" id="ae72dec5e45591990dac31159522f29e_5347c51721f570d3d2dbe7181bc2f820">
<exp pvirg="true"/>
<mex lb="50" cb="3" id="ae72dec5e45591990dac31159522f29e_5347c51721f570d3d2dbe7181bc2f820" nm="getNumSubRegIndices" arrow="1">
<n19 lb="50" cb="3"/>
</mex>
</mce>
</xop>
</xop>
<n32 lb="50" cb="3">
<n32 lb="50" cb="3">
<n52 lb="50" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="50" cb="3" le="50" ce="3">
<n46 lb="50" cb="3" le="50" ce="3">
<exp pvirg="true"/>
<xop lb="50" cb="3" le="50" ce="3" kind=",">
<ce lb="50" cb="3" le="50" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="50" cb="3">
<drx lb="50" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="50" cb="3">
<n52 lb="50" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="50" cb="3">
<n52 lb="50" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="50" cb="3">
<n45 lb="50" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="50" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="52" cb="3" le="52" ce="31" pvirg="true">
<n32 lb="52" cb="10" le="52" ce="31">
<n32 lb="52" cb="10" le="52" ce="31">
<mex lb="52" cb="10" le="52" ce="31" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_f52ba3c928202523283e465b7952a2d2" nm="Size" point="1">
<n2 lb="52" cb="10" le="52" ce="29">
<exp pvirg="true"/>
<n32 lb="52" cb="10">
<mex lb="52" cb="10" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_70e74799b7a696c7ed13dad8a9945df7" nm="SubRegIdxRanges" arrow="1">
<n19 lb="52" cb="10"/>
</mex>
</n32>
<n32 lb="52" cb="26">
<drx lb="52" cb="26" kind="lvalue" nm="Idx"/>
</n32>
</n2>
</mex>
</n32>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getSubRegIdxOffset" id="7dc419a0fe6648a58fb78ebdbb1aec2d_aefc89344ed60c5b4a6c207a9fea2829" file="1" linestart="55" lineend="59" previous="ae72dec5e45591990dac31159522f29e_aefc89344ed60c5b4a6c207a9fea2829" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Idx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="55" cb="65" le="59" ce="1">
<ocast lb="56" cb="3" le="56" ce="3">
<bt name="void"/>
<n46 lb="56" cb="3" le="56" ce="3">
<exp pvirg="true"/>
<xop lb="56" cb="3" le="56" ce="3" kind="||">
<n46 lb="56" cb="3" le="56" ce="3">
<exp pvirg="true"/>
<uo lb="56" cb="3" le="56" ce="3" kind="!">
<uo lb="56" cb="3" le="56" ce="3" kind="!">
<n46 lb="56" cb="3" le="56" ce="3">
<exp pvirg="true"/>
<xop lb="56" cb="3" le="56" ce="3" kind="&amp;&amp;">
<xop lb="56" cb="3" le="56" ce="3" kind="&amp;&amp;">
<n32 lb="56" cb="3">
<n32 lb="56" cb="3">
<drx lb="56" cb="3" kind="lvalue" nm="Idx"/>
</n32>
</n32>
<xop lb="56" cb="3" le="56" ce="3" kind="&lt;">
<n32 lb="56" cb="3">
<drx lb="56" cb="3" kind="lvalue" nm="Idx"/>
</n32>
<mce lb="56" cb="3" le="56" ce="3" nbparm="0" id="ae72dec5e45591990dac31159522f29e_5347c51721f570d3d2dbe7181bc2f820">
<exp pvirg="true"/>
<mex lb="56" cb="3" id="ae72dec5e45591990dac31159522f29e_5347c51721f570d3d2dbe7181bc2f820" nm="getNumSubRegIndices" arrow="1">
<n19 lb="56" cb="3"/>
</mex>
</mce>
</xop>
</xop>
<n32 lb="56" cb="3">
<n32 lb="56" cb="3">
<n52 lb="56" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="56" cb="3" le="56" ce="3">
<n46 lb="56" cb="3" le="56" ce="3">
<exp pvirg="true"/>
<xop lb="56" cb="3" le="56" ce="3" kind=",">
<ce lb="56" cb="3" le="56" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="56" cb="3">
<drx lb="56" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="56" cb="3">
<n52 lb="56" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="56" cb="3">
<n52 lb="56" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="56" cb="3">
<n45 lb="56" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="56" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="58" cb="3" le="58" ce="31" pvirg="true">
<n32 lb="58" cb="10" le="58" ce="31">
<n32 lb="58" cb="10" le="58" ce="31">
<mex lb="58" cb="10" le="58" ce="31" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_bf91555d78fb449e20df38b25edd7b8c" nm="Offset" point="1">
<n2 lb="58" cb="10" le="58" ce="29">
<exp pvirg="true"/>
<n32 lb="58" cb="10">
<mex lb="58" cb="10" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_70e74799b7a696c7ed13dad8a9945df7" nm="SubRegIdxRanges" arrow="1">
<n19 lb="58" cb="10"/>
</mex>
</n32>
<n32 lb="58" cb="26">
<drx lb="58" cb="26" kind="lvalue" nm="Idx"/>
</n32>
</n2>
</mex>
</n32>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getDwarfRegNum" id="7dc419a0fe6648a58fb78ebdbb1aec2d_8b2ec2129376ac206a2600dc7ad9c42f" file="1" linestart="61" lineend="70" previous="ae72dec5e45591990dac31159522f29e_8b2ec2129376ac206a2600dc7ad9c42f" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="RegNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="isEH" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="61" cb="70" le="70" ce="1">
<dst lb="62" cb="3" le="62" ce="65">
<exp pvirg="true"/>
<Var nm="M">
<pt>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_8871b92f3866178050586980303873cd"/>
</rt>
</QualType>
</pt>
<n32 lb="62" cb="31" le="62" ce="54">
<co lb="62" cb="31" le="62" ce="54">
<exp pvirg="true"/>
<n32 lb="62" cb="31">
<drx lb="62" cb="31" kind="lvalue" nm="isEH"/>
</n32>
<mex lb="62" cb="38" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_8bad77004eaa6f4ba9eac4298bb6859f" nm="EHL2DwarfRegs" arrow="1">
<n19 lb="62" cb="38"/>
</mex>
<mex lb="62" cb="54" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_4eab3ac1696df72eacb0b0a47b848ce9" nm="L2DwarfRegs" arrow="1">
<n19 lb="62" cb="54"/>
</mex>
</co>
</n32>
</Var>
</dst>
<dst lb="63" cb="3" le="63" ce="61">
<exp pvirg="true"/>
<Var nm="Size" value="true">
<bt name="unsigned int"/>
<n32 lb="63" cb="19" le="63" ce="46">
<co lb="63" cb="19" le="63" ce="46">
<exp pvirg="true"/>
<n32 lb="63" cb="19">
<drx lb="63" cb="19" kind="lvalue" nm="isEH"/>
</n32>
<mex lb="63" cb="26" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_decc9061edddb346c7337e8b449cadfe" nm="EHL2DwarfRegsSize" arrow="1">
<n19 lb="63" cb="26"/>
</mex>
<mex lb="63" cb="46" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_8eaea9bd372fa3d3acd3f11d0f95e9a9" nm="L2DwarfRegsSize" arrow="1">
<n19 lb="63" cb="46"/>
</mex>
</co>
</n32>
</Var>
</dst>
<dst lb="65" cb="3" le="65" ce="39">
<exp pvirg="true"/>
<Var nm="Key" value="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_8871b92f3866178050586980303873cd"/>
</rt>
<il lb="65" cb="26" le="65" ce="38">
<exp pvirg="true"/>
<n32 lb="65" cb="28">
<drx lb="65" cb="28" kind="lvalue" nm="RegNum"/>
</n32>
<n32 lb="65" cb="36">
<n45 lb="65" cb="36">
<flit/>
</n45>
</n32>
</il>
</Var>
</dst>
<dst lb="66" cb="3" le="66" ce="63">
<exp pvirg="true"/>
<Var nm="I">
<pt>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_8871b92f3866178050586980303873cd"/>
</rt>
</QualType>
</pt>
<ce lb="66" cb="31" le="66" ce="62" nbparm="3" id="94a7e75d7a66258cfa0b786887370f56_46ad7210eb2a4f81330470d926c49e71">
<exp pvirg="true"/>
<n32 lb="66" cb="31" le="66" ce="36">
<drx lb="66" cb="31" le="66" ce="36" kind="lvalue" id="94a7e75d7a66258cfa0b786887370f56_46ad7210eb2a4f81330470d926c49e71" nm="lower_bound">
<template_arguments>
<pt>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_8871b92f3866178050586980303873cd"/>
</rt>
</QualType>
</pt>
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_8871b92f3866178050586980303873cd"/>
</rt>
</template_arguments>
</drx>
</n32>
<n32 lb="66" cb="48">
<drx lb="66" cb="48" kind="lvalue" nm="M"/>
</n32>
<xop lb="66" cb="51" le="66" ce="53" kind="+">
<n32 lb="66" cb="51">
<drx lb="66" cb="51" kind="lvalue" nm="M"/>
</n32>
<n32 lb="66" cb="53">
<drx lb="66" cb="53" kind="lvalue" nm="Size"/>
</n32>
</xop>
<n32 lb="66" cb="59">
<drx lb="66" cb="59" kind="lvalue" nm="Key"/>
</n32>
</ce>
</Var>
</dst>
<if lb="67" cb="3" le="68" ce="13">
<xop lb="67" cb="7" le="67" ce="36" kind="||">
<xop lb="67" cb="7" le="67" ce="14" kind="==">
<n32 lb="67" cb="7">
<drx lb="67" cb="7" kind="lvalue" nm="I"/>
</n32>
<xop lb="67" cb="12" le="67" ce="14" kind="+">
<n32 lb="67" cb="12">
<drx lb="67" cb="12" kind="lvalue" nm="M"/>
</n32>
<n32 lb="67" cb="14">
<drx lb="67" cb="14" kind="lvalue" nm="Size"/>
</n32>
</xop>
</xop>
<xop lb="67" cb="22" le="67" ce="36" kind="!=">
<n32 lb="67" cb="22" le="67" ce="25">
<mex lb="67" cb="22" le="67" ce="25" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_4aa58351e8aaf0a27ac18ffe42c9c698" nm="FromReg" arrow="1">
<n32 lb="67" cb="22">
<drx lb="67" cb="22" kind="lvalue" nm="I"/>
</n32>
</mex>
</n32>
<n32 lb="67" cb="36">
<drx lb="67" cb="36" kind="lvalue" nm="RegNum"/>
</n32>
</xop>
</xop>
<rx lb="68" cb="5" le="68" ce="13" pvirg="true">
<uo lb="68" cb="12" le="68" ce="13" kind="-">
<n45 lb="68" cb="13">
<flit/>
</n45>
</uo>
</rx>
</if>
<rx lb="69" cb="3" le="69" ce="13" pvirg="true">
<n32 lb="69" cb="10" le="69" ce="13">
<n32 lb="69" cb="10" le="69" ce="13">
<mex lb="69" cb="10" le="69" ce="13" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_1caeb32bccd6549a9ef8c3bc76f309d7" nm="ToReg" arrow="1">
<n32 lb="69" cb="10">
<drx lb="69" cb="10" kind="lvalue" nm="I"/>
</n32>
</mex>
</n32>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getLLVMRegNum" id="7dc419a0fe6648a58fb78ebdbb1aec2d_cbc3fdfc2e7237ac63749cc246599101" file="1" linestart="72" lineend="80" previous="ae72dec5e45591990dac31159522f29e_cbc3fdfc2e7237ac63749cc246599101" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="RegNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="isEH" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="72" cb="69" le="80" ce="1">
<dst lb="73" cb="3" le="73" ce="65">
<exp pvirg="true"/>
<Var nm="M">
<pt>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_8871b92f3866178050586980303873cd"/>
</rt>
</QualType>
</pt>
<n32 lb="73" cb="31" le="73" ce="54">
<co lb="73" cb="31" le="73" ce="54">
<exp pvirg="true"/>
<n32 lb="73" cb="31">
<drx lb="73" cb="31" kind="lvalue" nm="isEH"/>
</n32>
<mex lb="73" cb="38" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_596f422f0a0d2c929b6886067ff0d01b" nm="EHDwarf2LRegs" arrow="1">
<n19 lb="73" cb="38"/>
</mex>
<mex lb="73" cb="54" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_5f0b590b8567dc3e5b712b2b0f6f6516" nm="Dwarf2LRegs" arrow="1">
<n19 lb="73" cb="54"/>
</mex>
</co>
</n32>
</Var>
</dst>
<dst lb="74" cb="3" le="74" ce="61">
<exp pvirg="true"/>
<Var nm="Size" value="true">
<bt name="unsigned int"/>
<n32 lb="74" cb="19" le="74" ce="46">
<co lb="74" cb="19" le="74" ce="46">
<exp pvirg="true"/>
<n32 lb="74" cb="19">
<drx lb="74" cb="19" kind="lvalue" nm="isEH"/>
</n32>
<mex lb="74" cb="26" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_98dbed7b29c39cb0570e9c455758317e" nm="EHDwarf2LRegsSize" arrow="1">
<n19 lb="74" cb="26"/>
</mex>
<mex lb="74" cb="46" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_ff6e3577d18713267865c8ae82f6f8ad" nm="Dwarf2LRegsSize" arrow="1">
<n19 lb="74" cb="46"/>
</mex>
</co>
</n32>
</Var>
</dst>
<dst lb="76" cb="3" le="76" ce="39">
<exp pvirg="true"/>
<Var nm="Key" value="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_8871b92f3866178050586980303873cd"/>
</rt>
<il lb="76" cb="26" le="76" ce="38">
<exp pvirg="true"/>
<n32 lb="76" cb="28">
<drx lb="76" cb="28" kind="lvalue" nm="RegNum"/>
</n32>
<n32 lb="76" cb="36">
<n45 lb="76" cb="36">
<flit/>
</n45>
</n32>
</il>
</Var>
</dst>
<dst lb="77" cb="3" le="77" ce="63">
<exp pvirg="true"/>
<Var nm="I">
<pt>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_8871b92f3866178050586980303873cd"/>
</rt>
</QualType>
</pt>
<ce lb="77" cb="31" le="77" ce="62" nbparm="3" id="94a7e75d7a66258cfa0b786887370f56_46ad7210eb2a4f81330470d926c49e71">
<exp pvirg="true"/>
<n32 lb="77" cb="31" le="77" ce="36">
<drx lb="77" cb="31" le="77" ce="36" kind="lvalue" id="94a7e75d7a66258cfa0b786887370f56_46ad7210eb2a4f81330470d926c49e71" nm="lower_bound">
<template_arguments>
<pt>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_8871b92f3866178050586980303873cd"/>
</rt>
</QualType>
</pt>
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_8871b92f3866178050586980303873cd"/>
</rt>
</template_arguments>
</drx>
</n32>
<n32 lb="77" cb="48">
<drx lb="77" cb="48" kind="lvalue" nm="M"/>
</n32>
<xop lb="77" cb="51" le="77" ce="53" kind="+">
<n32 lb="77" cb="51">
<drx lb="77" cb="51" kind="lvalue" nm="M"/>
</n32>
<n32 lb="77" cb="53">
<drx lb="77" cb="53" kind="lvalue" nm="Size"/>
</n32>
</xop>
<n32 lb="77" cb="59">
<drx lb="77" cb="59" kind="lvalue" nm="Key"/>
</n32>
</ce>
</Var>
</dst>
<ocast lb="78" cb="3" le="78" ce="3">
<bt name="void"/>
<n46 lb="78" cb="3" le="78" ce="3">
<exp pvirg="true"/>
<xop lb="78" cb="3" le="78" ce="3" kind="||">
<n46 lb="78" cb="3" le="78" ce="3">
<exp pvirg="true"/>
<uo lb="78" cb="3" le="78" ce="3" kind="!">
<uo lb="78" cb="3" le="78" ce="3" kind="!">
<n46 lb="78" cb="3" le="78" ce="3">
<exp pvirg="true"/>
<xop lb="78" cb="3" le="78" ce="3" kind="&amp;&amp;">
<xop lb="78" cb="3" le="78" ce="3" kind="&amp;&amp;">
<xop lb="78" cb="3" le="78" ce="3" kind="!=">
<n32 lb="78" cb="3">
<drx lb="78" cb="3" kind="lvalue" nm="I"/>
</n32>
<xop lb="78" cb="3" le="78" ce="3" kind="+">
<n32 lb="78" cb="3">
<drx lb="78" cb="3" kind="lvalue" nm="M"/>
</n32>
<n32 lb="78" cb="3">
<drx lb="78" cb="3" kind="lvalue" nm="Size"/>
</n32>
</xop>
</xop>
<xop lb="78" cb="3" le="78" ce="3" kind="==">
<n32 lb="78" cb="3" le="78" ce="3">
<mex lb="78" cb="3" le="78" ce="3" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_4aa58351e8aaf0a27ac18ffe42c9c698" nm="FromReg" arrow="1">
<n32 lb="78" cb="3">
<drx lb="78" cb="3" kind="lvalue" nm="I"/>
</n32>
</mex>
</n32>
<n32 lb="78" cb="3">
<drx lb="78" cb="3" kind="lvalue" nm="RegNum"/>
</n32>
</xop>
</xop>
<n32 lb="78" cb="3">
<n32 lb="78" cb="3">
<n52 lb="78" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="78" cb="3" le="78" ce="3">
<n46 lb="78" cb="3" le="78" ce="3">
<exp pvirg="true"/>
<xop lb="78" cb="3" le="78" ce="3" kind=",">
<ce lb="78" cb="3" le="78" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="78" cb="3">
<drx lb="78" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="78" cb="3">
<n52 lb="78" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="78" cb="3">
<n52 lb="78" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="78" cb="3">
<n45 lb="78" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="78" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="79" cb="3" le="79" ce="13" pvirg="true">
<n32 lb="79" cb="10" le="79" ce="13">
<n32 lb="79" cb="10" le="79" ce="13">
<mex lb="79" cb="10" le="79" ce="13" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_1caeb32bccd6549a9ef8c3bc76f309d7" nm="ToReg" arrow="1">
<n32 lb="79" cb="10">
<drx lb="79" cb="10" kind="lvalue" nm="I"/>
</n32>
</mex>
</n32>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getSEHRegNum" id="7dc419a0fe6648a58fb78ebdbb1aec2d_cc1ac0b9cf4ed1a8d6336b1c3cf0ab4c" file="1" linestart="82" lineend="86" previous="ae72dec5e45591990dac31159522f29e_cc1ac0b9cf4ed1a8d6336b1c3cf0ab4c" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="RegNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="82" cb="57" le="86" ce="1">
<dst lb="83" cb="3" le="83" ce="75">
<exp pvirg="true"/>
<Var nm="I" value="true">
<QualType const="true">
<ety>
<Tdef>
<tss>
<templatebase id="a2e0511a2f7df2d0d224b4855fe9d8ec_60b009f109954f255d4ca86590f6311a"/>
<template_arguments>
<sttp/>
<sttp/>
<sttp/>
<Stmt>
<n9 lb="53" cb="38"/>

</Stmt>
</template_arguments>
</tss>
</Tdef>
</ety>
</QualType>
<n10 lb="83" cb="53" le="83" ce="74">
<typeptr id="a2e0511a2f7df2d0d224b4855fe9d8ec_45dc46e6612ba16b50790323ba386ba2">
<template_arguments>
<bt name="unsigned int"/>
<bt name="int"/>
<rt>
<cts id="cfe03d1553f274887b9564e27e52571f_072e3182b5848a7e986aa9470d63cbcc">
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</cts>
</rt>
<integer value="1"/>
</template_arguments>
</typeptr>
<temp/>
<mte lb="83" cb="53" le="83" ce="74">
<exp pvirg="true"/>
<mce lb="83" cb="53" le="83" ce="74" nbparm="1" id="a2e0511a2f7df2d0d224b4855fe9d8ec_ddec1bc9fb854736671b75f9c54462f4">
<exp pvirg="true"/>
<mex lb="83" cb="53" le="83" ce="63" id="a2e0511a2f7df2d0d224b4855fe9d8ec_ddec1bc9fb854736671b75f9c54462f4" nm="find" point="1">
<n32 lb="83" cb="53">
<mex lb="83" cb="53" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_01186871cb16709267f87d77836d6674" nm="L2SEHRegs" arrow="1">
<n19 lb="83" cb="53"/>
</mex>
</n32>
</mex>
<n32 lb="83" cb="68">
<drx lb="83" cb="68" kind="lvalue" nm="RegNum"/>
</n32>
</mce>
</mte>
</n10>
</Var>
</dst>
<if lb="84" cb="3" le="84" ce="41">
<ocx lb="84" cb="7" le="84" ce="26" nbparm="2" id="a2e0511a2f7df2d0d224b4855fe9d8ec_f945d9aa830b17a46afe173ab332a830">
<exp pvirg="true"/>
<n32 lb="84" cb="9">
<drx lb="84" cb="9" kind="lvalue" id="a2e0511a2f7df2d0d224b4855fe9d8ec_f945d9aa830b17a46afe173ab332a830" nm="operator=="/>
</n32>
<drx lb="84" cb="7" kind="lvalue" nm="I"/>
<mte lb="84" cb="12" le="84" ce="26">
<exp pvirg="true"/>
<n32 lb="84" cb="12" le="84" ce="26">
<mce lb="84" cb="12" le="84" ce="26" nbparm="0" id="a2e0511a2f7df2d0d224b4855fe9d8ec_03d22271aa10a760650bc783f42645b1">
<exp pvirg="true"/>
<mex lb="84" cb="12" le="84" ce="22" id="a2e0511a2f7df2d0d224b4855fe9d8ec_03d22271aa10a760650bc783f42645b1" nm="end" point="1">
<n32 lb="84" cb="12">
<mex lb="84" cb="12" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_01186871cb16709267f87d77836d6674" nm="L2SEHRegs" arrow="1">
<n19 lb="84" cb="12"/>
</mex>
</n32>
</mex>
</mce>
</n32>
</mte>
</ocx>
<rx lb="84" cb="29" le="84" ce="41" pvirg="true">
<ocast lb="84" cb="36" le="84" ce="41">
<bt name="int"/>
<n32 lb="84" cb="41">
<n32 lb="84" cb="41">
<drx lb="84" cb="41" kind="lvalue" nm="RegNum"/>
</n32>
</n32>
</ocast>
</rx>
</if>
<rx lb="85" cb="3" le="85" ce="13" pvirg="true">
<n32 lb="85" cb="10" le="85" ce="13">
<mex lb="85" cb="10" le="85" ce="13" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_baa302102c51c9664d2a1b64bdaa08dd" nm="second" arrow="1">
<ocx lb="85" cb="10" nbparm="1" id="a2e0511a2f7df2d0d224b4855fe9d8ec_de3a02decd775e6a148c4a1098c8a8fa">
<exp pvirg="true"/>
<n32 lb="85" cb="11">
<drx lb="85" cb="11" kind="lvalue" id="a2e0511a2f7df2d0d224b4855fe9d8ec_de3a02decd775e6a148c4a1098c8a8fa" nm="operator-&gt;"/>
</n32>
<drx lb="85" cb="10" kind="lvalue" nm="I"/>
</ocx>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
</tun>
</Root>
