./sim_define.v

../../src/rtl/myCPU/pipeline/rev00/alu.sv
../../src/rtl/myCPU/pipeline/rev00/PCSrc_logic.sv
../../src/rtl/myCPU/pipeline/rev00/ASYNC_RAM_DP_WBE.v
../../src/rtl/myCPU/pipeline/rev00/aludec.sv
../../src/rtl/myCPU/pipeline/rev00/branch_logic.sv
../../src/rtl/myCPU/pipeline/rev00/controller.sv
../../src/rtl/myCPU/pipeline/rev00/datapath.sv
../../src/rtl/myCPU/pipeline/rev00/maindec.sv
../../src/rtl/myCPU/pipeline/rev00/reg_file_async.v
../../src/rtl/myCPU/pipeline/rev00/riscvsingle.sv
../../src/rtl/myCPU/pipeline/rev00/RV32I_System.v

../../src/rtl/myCPU/pipeline/rev00/building_blocks/adder.sv
../../src/rtl/myCPU/pipeline/rev00/building_blocks/be_logic.sv
../../src/rtl/myCPU/pipeline/rev00/building_blocks/extend.sv
../../src/rtl/myCPU/pipeline/rev00/building_blocks/flopenr.sv
../../src/rtl/myCPU/pipeline/rev00/building_blocks/flopr.sv
../../src/rtl/myCPU/pipeline/rev00/building_blocks/mux2.sv
../../src/rtl/myCPU/pipeline/rev00/building_blocks/mux3.sv

../../testbench/cpu_tb.v
