<div id="pf19f" class="pf w0 h0" data-page-no="19f"><div class="pc pc19f w0 h0"><img class="bi x0 ya5 w2 hb" alt="" src="bg19f.png"/><div class="t m0 x9 hc ya6 ff1 fs6 fc0 sc0 ls0 ws0">Chapter 26</div><div class="t m0 x9 hc ya7 ff1 fs6 fc0 sc0 ls0 ws0">Flash Memory Controller (FMC)</div><div class="t m0 x9 hd ya8 ff1 fs7 fc0 sc0 ls0 ws22c">26.1 Introduction</div><div class="t m0 x9 hf ya34 ff3 fs5 fc0 sc0 ls0 ws0">The Flash Memory Controller (FMC) is a memory acceleration unit that provides:</div><div class="t m0 x33 hf ya35 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>an interface between bus masters and the 32-bit program flash memory.</div><div class="t m0 x33 hf ya36 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>a buffer and a cache that can accelerate program flash memory data transfers.</div><div class="t m0 x9 he y24de ff1 fs1 fc0 sc0 ls0 ws18f">26.1.1 Overview</div><div class="t m0 x9 hf y24df ff3 fs5 fc0 sc0 ls0 ws0">The Flash Memory Controller manages the interface between bus masters and the 32-bit</div><div class="t m0 x9 hf y24e0 ff3 fs5 fc0 sc0 ls0 ws0">program flash memory. The FMC receives status information detailing the configuration</div><div class="t m0 x9 hf y24e1 ff3 fs5 fc0 sc0 ls0 ws0">of the flash memory and uses this information to ensure a proper interface. The FMC</div><div class="t m0 x9 hf y24e2 ff3 fs5 fc0 sc0 ls0 ws0">supports 8-bit, 16-bit, and 32-bit read operations from the program flash memory. A write</div><div class="t m0 x9 hf y24e3 ff3 fs5 fc0 sc0 ls0 ws0">operation to program flash memory results in a bus error.</div><div class="t m0 x9 hf y24e4 ff3 fs5 fc0 sc0 ls0 ws0">In addition, the FMC provides two separate mechanisms for accelerating the interface</div><div class="t m0 x9 hf y24e5 ff3 fs5 fc0 sc0 ls0 ws0">between bus masters and program flash memory. A 32-bit speculation buffer can prefetch</div><div class="t m0 x9 hf y24e6 ff3 fs5 fc0 sc0 ls0 ws0">the next 32-bit flash memory location, and a 4-way, 4-set program flash memory cache</div><div class="t m0 x9 hf y24e7 ff3 fs5 fc0 sc0 ls0 ws0">can store previously accessed program flash memory data for quick access times.</div><div class="t m0 x9 he y24e8 ff1 fs1 fc0 sc0 ls0 ws18f">26.1.2 Features</div><div class="t m0 x9 hf y24e9 ff3 fs5 fc0 sc0 ls0 ws0">The FMC&apos;s features include:</div><div class="t m0 x33 hf y24ea ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Interface between bus masters and the 32-bit program flash memory:</div><div class="t m0 x2 hf y24eb ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>8-bit, 16-bit, and 32-bit read operations to nonvolatile flash memory.</div><div class="t m0 x33 hf y24ec ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Acceleration of data transfer from the program flash memory to the device:</div><div class="t m0 x8 h6 ybc ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ybd ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>415</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
