module or_gate
(output a, b,
input out);

or g1 (out, a, b);

endmodule 