This is a digital hardware design of UART communicating protocol using VHDL as the HDL. 
Description of the design files are documented as HTML files. The one can open these files via downloading the repository and using any web browser in their operating system. 
Testbenches are also provided.
