INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/G531GW/Desktop/Universidad/7_Septimo_Semestre/Sistemas_Electronicos_Digitales_SED/FPGAs/Tetris/Trabajo_V.5/Trabajo_V.5.gen/sources_1/ip/clk_wiz_tetris/clk_wiz_tetris_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_tetris_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/G531GW/Desktop/Universidad/7_Septimo_Semestre/Sistemas_Electronicos_Digitales_SED/FPGAs/Tetris/Trabajo_V.5/Trabajo_V.5.gen/sources_1/ip/clk_wiz_tetris/clk_wiz_tetris.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_tetris
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/G531GW/Desktop/Universidad/7_Septimo_Semestre/Sistemas_Electronicos_Digitales_SED/FPGAs/Tetris/Trabajo_V.5/Trabajo_V.5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
