INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86137/Desktop/verilog/project_1/1120190699关晓宇/1120190699关晓宇.srcs/sources_1/new/SeqDetect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SeqDetect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86137/Desktop/verilog/project_1/1120190699关晓宇/1120190699关晓宇.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
