
---------- Begin Simulation Statistics ----------
final_tick                                33524652000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 188163                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425528                       # Number of bytes of host memory used
host_op_rate                                   353103                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    71.16                       # Real time elapsed on the host
host_tick_rate                              471104162                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13390008                       # Number of instructions simulated
sim_ops                                      25127474                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033525                       # Number of seconds simulated
sim_ticks                                 33524652000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.704930                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3503928                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2501869                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        32866                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1828767                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1219                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       34542029                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.149144                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    3366662                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          193                       # TLB misses on write requests
system.cpu0.numCycles                        67049304                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                18916380                       # Class of committed instruction
system.cpu0.tickCycles                       32507275                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   39                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    3390008                       # Number of instructions committed
system.cpu1.committedOps                      6211094                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             19.778509                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1968718                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     559112                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2018                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2934845                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        11029                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       56851199                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.050560                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1272402                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          175                       # TLB misses on write requests
system.cpu1.numCycles                        67049304                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.03%      0.03% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                3068906     49.41%     49.44% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.01%     49.45% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.02%     49.48% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.00%     49.48% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     49.48% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     49.48% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     49.48% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     49.48% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     49.48% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     49.48% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     49.48% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.01%     49.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     49.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.02%     49.51% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     49.51% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.02%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.01%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.01%     49.55% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     49.55% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     49.55% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     49.55% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     49.55% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     49.55% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     49.55% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     49.55% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     49.55% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     49.55% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     49.55% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     49.55% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     49.55% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     49.55% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     49.55% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     49.55% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     49.55% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     49.55% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     49.55% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     49.55% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     49.55% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     49.55% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     49.55% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     49.55% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     49.55% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     49.55% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     49.55% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      3.21%     52.76% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      2.15%     54.91% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.03%     54.94% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         2798824     45.06%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 6211094                       # Class of committed instruction
system.cpu1.tickCycles                       10198105                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       401389                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        803819                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2655474                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          130                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5311012                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            130                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              16376                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       390047                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11342                       # Transaction distribution
system.membus.trans_dist::ReadExReq            386054                       # Transaction distribution
system.membus.trans_dist::ReadExResp           386054                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         16376                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1206249                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1206249                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1206249                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     50718528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     50718528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                50718528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            402430                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  402430    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              402430                       # Request fanout histogram
system.membus.reqLayer4.occupancy          2535359000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2125503750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33524652000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1730759                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1730759                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1730759                       # number of overall hits
system.cpu0.icache.overall_hits::total        1730759                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1635850                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1635850                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1635850                       # number of overall misses
system.cpu0.icache.overall_misses::total      1635850                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  21593021000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  21593021000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  21593021000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  21593021000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3366609                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3366609                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3366609                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3366609                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.485904                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.485904                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.485904                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.485904                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13199.878351                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13199.878351                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13199.878351                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13199.878351                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1635834                       # number of writebacks
system.cpu0.icache.writebacks::total          1635834                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1635850                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1635850                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1635850                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1635850                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  19957171000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  19957171000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  19957171000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  19957171000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.485904                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.485904                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.485904                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.485904                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12199.878351                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12199.878351                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12199.878351                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12199.878351                       # average overall mshr miss latency
system.cpu0.icache.replacements               1635834                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1730759                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1730759                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1635850                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1635850                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  21593021000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  21593021000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3366609                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3366609                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.485904                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.485904                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13199.878351                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13199.878351                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1635850                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1635850                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  19957171000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  19957171000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.485904                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.485904                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12199.878351                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12199.878351                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33524652000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999586                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3366609                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1635850                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.058018                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999586                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         28568722                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        28568722                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33524652000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33524652000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33524652000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33524652000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33524652000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33524652000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3402009                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3402009                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3402009                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3402009                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       722680                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        722680                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       722680                       # number of overall misses
system.cpu0.dcache.overall_misses::total       722680                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  14354778500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14354778500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  14354778500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14354778500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      4124689                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4124689                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      4124689                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4124689                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.175208                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.175208                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.175208                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.175208                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 19863.256905                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19863.256905                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 19863.256905                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19863.256905                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       419885                       # number of writebacks
system.cpu0.dcache.writebacks::total           419885                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        85415                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        85415                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        85415                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        85415                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       637265                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       637265                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       637265                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       637265                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  11263324500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11263324500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  11263324500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11263324500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.154500                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.154500                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.154500                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.154500                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17674.475297                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17674.475297                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17674.475297                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17674.475297                       # average overall mshr miss latency
system.cpu0.dcache.replacements                637249                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1963604                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1963604                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       466700                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       466700                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   7023538500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7023538500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2430304                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2430304                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.192034                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.192034                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 15049.364688                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15049.364688                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        18089                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        18089                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       448611                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       448611                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   6314679000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6314679000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.184590                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.184590                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14076.068130                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14076.068130                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1438405                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1438405                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       255980                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       255980                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7331240000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7331240000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.151075                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.151075                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 28639.893742                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28639.893742                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        67326                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        67326                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4948645500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4948645500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26231.330902                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26231.330902                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33524652000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999612                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4039274                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           637265                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.338453                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999612                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         33634777                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        33634777                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33524652000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33524652000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33524652000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1263475                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1263475                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1263475                       # number of overall hits
system.cpu1.icache.overall_hits::total        1263475                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8884                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8884                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8884                       # number of overall misses
system.cpu1.icache.overall_misses::total         8884                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    243141000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    243141000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    243141000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    243141000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1272359                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1272359                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1272359                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1272359                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006982                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006982                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006982                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006982                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27368.415128                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27368.415128                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27368.415128                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27368.415128                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8868                       # number of writebacks
system.cpu1.icache.writebacks::total             8868                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8884                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8884                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8884                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8884                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    234257000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    234257000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    234257000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    234257000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006982                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006982                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006982                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006982                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26368.415128                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26368.415128                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26368.415128                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26368.415128                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8868                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1263475                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1263475                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8884                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8884                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    243141000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    243141000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1272359                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1272359                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006982                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006982                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27368.415128                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27368.415128                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8884                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8884                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    234257000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    234257000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006982                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006982                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26368.415128                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26368.415128                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33524652000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999567                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1272359                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8884                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           143.219158                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999567                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10187756                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10187756                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33524652000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33524652000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33524652000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33524652000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33524652000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33524652000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2754736                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2754736                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2754736                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2754736                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       728610                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        728610                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       728610                       # number of overall misses
system.cpu1.dcache.overall_misses::total       728610                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  59085751000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  59085751000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  59085751000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  59085751000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3483346                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3483346                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3483346                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3483346                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.209170                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.209170                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.209170                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.209170                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81093.796407                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81093.796407                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81093.796407                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81093.796407                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       359186                       # number of writebacks
system.cpu1.dcache.writebacks::total           359186                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       355071                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       355071                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       355071                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       355071                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       373539                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       373539                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       373539                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       373539                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  29418977500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  29418977500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  29418977500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  29418977500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.107236                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.107236                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.107236                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.107236                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 78757.445675                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 78757.445675                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 78757.445675                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 78757.445675                       # average overall mshr miss latency
system.cpu1.dcache.replacements                373523                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       540187                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         540187                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16391                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16391                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    428118500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    428118500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       556578                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       556578                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.029450                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029450                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 26119.120249                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26119.120249                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          303                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16088                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16088                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    398510500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    398510500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.028905                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.028905                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 24770.667578                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24770.667578                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2214549                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2214549                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       712219                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       712219                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  58657632500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  58657632500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2926768                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2926768                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.243347                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.243347                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 82358.982981                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82358.982981                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       354768                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       354768                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       357451                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       357451                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  29020467000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  29020467000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.122132                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.122132                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 81187.259233                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 81187.259233                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33524652000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999596                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3128275                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           373539                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.374694                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999596                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         28240307                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        28240307                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33524652000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33524652000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33524652000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1632468                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              595135                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7141                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18364                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2253108                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1632468                       # number of overall hits
system.l2.overall_hits::.cpu0.data             595135                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7141                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18364                       # number of overall hits
system.l2.overall_hits::total                 2253108                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              3382                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             42130                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1743                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            355175                       # number of demand (read+write) misses
system.l2.demand_misses::total                 402430                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             3382                       # number of overall misses
system.l2.overall_misses::.cpu0.data            42130                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1743                       # number of overall misses
system.l2.overall_misses::.cpu1.data           355175                       # number of overall misses
system.l2.overall_misses::total                402430                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    297348000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   3759756000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    141347000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  28571103500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      32769554500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    297348000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   3759756000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    141347000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  28571103500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     32769554500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1635850                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          637265                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8884                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          373539                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2655538                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1635850                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         637265                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8884                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         373539                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2655538                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002067                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.066111                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.196195                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.950838                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.151544                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002067                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.066111                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.196195                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.950838                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.151544                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87920.756949                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 89241.775457                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81094.090648                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 80442.327022                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81429.203837                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87920.756949                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 89241.775457                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81094.090648                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 80442.327022                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81429.203837                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              390047                       # number of writebacks
system.l2.writebacks::total                    390047                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         3382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        42130                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1743                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       355175                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            402430                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         3382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        42130                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1743                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       355175                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           402430                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    263528000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   3338456000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    123917000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  25019353500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28745254500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    263528000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   3338456000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    123917000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  25019353500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28745254500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002067                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.066111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.196195                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.950838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.151544                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002067                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.066111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.196195                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.950838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.151544                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77920.756949                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79241.775457                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71094.090648                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 70442.327022                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71429.203837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77920.756949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79241.775457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71094.090648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 70442.327022                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71429.203837                       # average overall mshr miss latency
system.l2.replacements                         401508                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       779071                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           779071                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       779071                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       779071                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1644702                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1644702                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1644702                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1644702                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data           154931                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5120                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                160051                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          33723                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         352331                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              386054                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3021071000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  28337174500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   31358245500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       357451                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            546105                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.178756                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.985676                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.706923                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 89584.882721                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 80427.707184                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81227.614531                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        33723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       352331                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         386054                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2683841000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  24813864500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  27497705500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.178756                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.985676                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.706923                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 79584.882721                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 70427.707184                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71227.614531                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1632468                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7141                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1639609                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         3382                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1743                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5125                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    297348000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    141347000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    438695000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1635850                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8884                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1644734                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002067                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.196195                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003116                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87920.756949                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81094.090648                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85599.024390                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         3382                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1743                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5125                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    263528000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    123917000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    387445000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002067                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.196195                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003116                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77920.756949                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71094.090648                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75599.024390                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       440204                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13244                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            453448                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         8407                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2844                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    738685000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    233929000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    972614000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       448611                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16088                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        464699                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.018740                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.176778                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.024211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87865.469252                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82253.516174                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86446.893609                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         8407                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2844                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        11251                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    654615000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    205489000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    860104000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.018740                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.176778                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.024211                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 77865.469252                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72253.516174                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76446.893609                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33524652000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.306588                       # Cycle average of tags in use
system.l2.tags.total_refs                     5311001                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    402532                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.193985                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.613273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      166.887215                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      472.043150                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.781898                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      380.981053                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000599                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.162976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.460980                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002717                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.372052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999323                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          182                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  42890628                       # Number of tag accesses
system.l2.tags.data_accesses                 42890628                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33524652000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        216448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2696320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        111552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      22731200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25755520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       216448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       111552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        328000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24963008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24963008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           3382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          42130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         355175                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              402430                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       390047                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             390047                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6456383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         80427979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          3327462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        678044324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             768256148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6456383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      3327462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9783845                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      744616469                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            744616469                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      744616469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6456383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        80427979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         3327462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       678044324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1512872617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    390046.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      3382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     42074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1743.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    355135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000222562250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24310                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24310                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1169251                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             366190                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      402430                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     390047                       # Number of write requests accepted
system.mem_ctrls.readBursts                    402430                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   390047                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     96                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             25041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             25302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             25165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             24282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             24404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24503                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4601952500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2011670000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12145715000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11438.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30188.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   356116                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  345186                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                402430                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               390047                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  369658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   28113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  24542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        91045                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    556.968356                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   343.670597                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   424.056920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18116     19.90%     19.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18471     20.29%     40.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5985      6.57%     46.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3713      4.08%     50.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2322      2.55%     53.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2047      2.25%     55.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1642      1.80%     57.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1783      1.96%     59.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36966     40.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        91045                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.549609                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.289677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.804803                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          24176     99.45%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            72      0.30%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            29      0.12%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           17      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            6      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24310                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.043439                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.040142                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.343611                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23892     98.28%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               46      0.19%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              129      0.53%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              223      0.92%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24310                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25749376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24961024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25755520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24963008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       768.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       744.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    768.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    744.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33524632000                       # Total gap between requests
system.mem_ctrls.avgGap                      42303.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       216448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2692736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       111552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     22728640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     24961024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6456383.201233527623                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 80321072.385777488351                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 3327461.833160863258                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 677967962.202858924866                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 744557288.767680525780                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         3382                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        42130                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1743                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       355175                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       390047                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    124202750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1598907000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     52454750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  10370150500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 832451775750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36724.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     37951.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30094.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     29197.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2134234.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            323891820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            172152585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1432990860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1017216180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2646025200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13641259380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1386090240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20619626265                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        615.058622                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3457507500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1119300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28947844500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            326190900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            173363190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1439673900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1018667340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2646025200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13632167310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1393746720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20629834560                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        615.363123                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3477361750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1119300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28927990250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33524652000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2109433                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1169118                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1644702                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          243162                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           546105                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          546105                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1644734                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       464699                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      4907534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1911779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26636                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1120601                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7966550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    209387776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     67657600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1136128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     46894400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              325075904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          401508                       # Total snoops (count)
system.tol2bus.snoopTraffic                  24963008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3057046                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000043                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006521                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3056916    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    130      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3057046                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5079279000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         565502591                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13352447                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         955958877                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2453822904                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33524652000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
