// Seed: 1731356553
module module_0 (
    output id_0,
    output reg id_1,
    output id_2,
    input id_3,
    output reg id_4,
    output id_5
    , id_19,
    input id_6,
    input id_7,
    output logic id_8,
    output logic id_9,
    output id_10,
    input id_11,
    input logic id_12,
    input logic id_13,
    input id_14,
    output id_15,
    output id_16,
    output logic id_17,
    input id_18
);
  assign id_2 = 1;
  always @(id_13) begin
    id_15 <= id_18;
    id_4  <= id_3;
    if (id_13) id_1 <= 1;
  end
endmodule
