
*** Running vivado
    with args -log CORE.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CORE.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source CORE.tcl -notrace
Command: synth_design -top CORE -part xc7a200tffg1156-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29072 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 355.746 ; gain = 99.039
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CORE' [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/CORE.sv:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_FRAC bound to: 15 - type: integer 
	Parameter COEFF_WIDTH bound to: 20 - type: integer 
	Parameter COEFF_FRAC bound to: 18 - type: integer 
	Parameter N_TAP bound to: 146 - type: integer 
	Parameter NUM_COEFF_DEPTH bound to: 3 - type: integer 
	Parameter DEN_COEFF_DEPTH bound to: 2 - type: integer 
	Parameter COEFF_DEPTH bound to: 32'sb00000000000000000000000000000101 
	Parameter Q bound to: 1 - type: integer 
	Parameter N bound to: 1 - type: integer 
	Parameter MAX_DEC_FACTOR bound to: 16 - type: integer 
	Parameter DEC_WIDTH bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'fractional_decimator' [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_FRAC bound to: 15 - type: integer 
	Parameter COEFF_WIDTH bound to: 20 - type: integer 
	Parameter COEFF_FRAC bound to: 18 - type: integer 
	Parameter N_TAP bound to: 146 - type: integer 
	Parameter M bound to: 3 - type: integer 
	Parameter PHASE_N_TAP bound to: 32'sb00000000000000000000000001001001 
	Parameter PROD_WIDTH bound to: 32'sb00000000000000000000000000100100 
	Parameter PROD_FRAC bound to: 32'sb00000000000000000000000000100001 
	Parameter ACC_WIDTH bound to: 32'sb00000000000000000000000000101011 
	Parameter ACC_FRAC bound to: 32'sb00000000000000000000000000100001 
	Parameter COUNTER_WIDTH bound to: 32'sb00000000000000000000000000000010 
	Parameter SCALE bound to: 1 - type: integer 
	Parameter COEFF0 bound to: 20'sb00000000000000001100 
	Parameter COEFF19 bound to: 20'sb11111111111000010100 
	Parameter COEFF1 bound to: 20'sb11111111111111110010 
	Parameter COEFF20 bound to: 20'sb11111111111101110110 
	Parameter COEFF2 bound to: 20'sb11111111111110001101 
	Parameter COEFF21 bound to: 20'sb00000000000110001101 
	Parameter COEFF3 bound to: 20'sb11111111111011000101 
	Parameter COEFF22 bound to: 20'sb00000000001001011000 
	Parameter COEFF4 bound to: 20'sb11111111110111010100 
	Parameter COEFF23 bound to: 20'sb00000000000011100001 
	Parameter COEFF5 bound to: 20'sb11111111110101000000 
	Parameter COEFF24 bound to: 20'sb11111111111001011001 
	Parameter COEFF6 bound to: 20'sb11111111110110010010 
	Parameter COEFF25 bound to: 20'sb11111111110100101001 
	Parameter COEFF7 bound to: 20'sb11111111111011011100 
	Parameter COEFF26 bound to: 20'sb11111111111010110000 
	Parameter COEFF8 bound to: 20'sb00000000000010000010 
	Parameter COEFF27 bound to: 20'sb00000000000110111010 
	Parameter COEFF9 bound to: 20'sb00000000000110000010 
	Parameter COEFF28 bound to: 20'sb00000000001101100111 
	Parameter COEFF10 bound to: 20'sb00000000000100110101 
	Parameter COEFF29 bound to: 20'sb00000000000111011010 
	Parameter COEFF11 bound to: 20'sb11111111111111100100 
	Parameter COEFF30 bound to: 20'sb11111111111000111110 
	Parameter COEFF12 bound to: 20'sb11111111111010101111 
	Parameter COEFF31 bound to: 20'sb11111111101111111000 
	Parameter COEFF13 bound to: 20'sb11111111111010101011 
	Parameter COEFF32 bound to: 20'sb11111111110101111110 
	Parameter COEFF14 bound to: 20'sb11111111111111101100 
	Parameter COEFF33 bound to: 20'sb00000000000110111101 
	Parameter COEFF15 bound to: 20'sb00000000000101011000 
	Parameter COEFF34 bound to: 20'sb00000000010010111100 
	Parameter COEFF16 bound to: 20'sb00000000000110010100 
	Parameter COEFF35 bound to: 20'sb00000000001101001101 
	Parameter COEFF17 bound to: 20'sb00000000000001001000 
	Parameter COEFF36 bound to: 20'sb11111111111001011011 
	Parameter COEFF18 bound to: 20'sb11111111111010010000 
	Parameter COEFF37 bound to: 20'sb11111111101001111100 
	Parameter COEFF38 bound to: 20'sb11111111101110111110 
	Parameter COEFF56 bound to: 20'sb11111110111101000011 
	Parameter COEFF39 bound to: 20'sb00000000000101111000 
	Parameter COEFF57 bound to: 20'sb11111111110001011010 
	Parameter COEFF40 bound to: 20'sb00000000011001100010 
	Parameter COEFF58 bound to: 20'sb00000000111101100111 
	Parameter COEFF41 bound to: 20'sb00000000010101101000 
	Parameter COEFF59 bound to: 20'sb00000001010110100010 
	Parameter COEFF42 bound to: 20'sb11111111111011010010 
	Parameter COEFF60 bound to: 20'sb00000000011000111111 
	Parameter COEFF43 bound to: 20'sb11111111100010100101 
	Parameter COEFF61 bound to: 20'sb11111110110100111100 
	Parameter COEFF44 bound to: 20'sb11111111100100110101 
	Parameter COEFF62 bound to: 20'sb11111110001011110001 
	Parameter COEFF45 bound to: 20'sb00000000000011000000 
	Parameter COEFF63 bound to: 20'sb11111111010110000100 
	Parameter COEFF46 bound to: 20'sb00000000100001110011 
	Parameter COEFF64 bound to: 20'sb00000001100000101101 
	Parameter COEFF47 bound to: 20'sb00000000100001111011 
	Parameter COEFF65 bound to: 20'sb00000010101000000111 
	Parameter COEFF48 bound to: 20'sb11111111111111011101 
	Parameter COEFF66 bound to: 20'sb00000001001010010010 
	Parameter COEFF49 bound to: 20'sb11111111011001001011 
	Parameter COEFF67 bound to: 20'sb11111101110011111101 
	Parameter COEFF50 bound to: 20'sb11111111010101101101 
	Parameter COEFF68 bound to: 20'sb11111011100001101111 
	Parameter COEFF51 bound to: 20'sb11111111111101001000 
	Parameter COEFF69 bound to: 20'sb11111101011110111001 
	Parameter COEFF52 bound to: 20'sb00000000101100110010 
	Parameter COEFF70 bound to: 20'sb00000100011011101001 
	Parameter COEFF53 bound to: 20'sb00000000110100111100 
	Parameter COEFF71 bound to: 20'sb00001101100100000010 
	Parameter COEFF54 bound to: 20'sb00000000000111101100 
	Parameter COEFF72 bound to: 20'sb00010011111111101100 
	Parameter COEFF55 bound to: 20'sb11111111001011111010 
INFO: [Synth 8-6157] synthesizing module 'rounding_overflow_arith' [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/rounding_overflow_handling.sv:11]
	Parameter ACC_WIDTH bound to: 43 - type: integer 
	Parameter ACC_FRAC bound to: 33 - type: integer 
	Parameter OUT_WIDTH bound to: 16 - type: integer 
	Parameter OUT_FRAC bound to: 15 - type: integer 
	Parameter SCALE bound to: 1 - type: integer 
	Parameter OUT_MAX_INT bound to: 32'sb00000000000000000111111111111111 
	Parameter OUT_MIN_INT bound to: 32'sb11111111111111111000000000000000 
	Parameter MAX_VAL bound to: 16'sb0111111111111111 
	Parameter MIN_VAL bound to: 16'sb1000000000000000 
	Parameter FRAC_DIFF bound to: 32'sb00000000000000000000000000010010 
	Parameter RAW_WIDTH bound to: 32'sb00000000000000000000000000011001 
INFO: [Synth 8-6155] done synthesizing module 'rounding_overflow_arith' (1#1) [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/rounding_overflow_handling.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'fractional_decimator' (2#1) [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:11]
INFO: [Synth 8-6157] synthesizing module 'IIR_chain' [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/iir_chain.sv:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_FRAC bound to: 15 - type: integer 
	Parameter COEFF_WIDTH bound to: 20 - type: integer 
	Parameter COEFF_FRAC bound to: 18 - type: integer 
	Parameter NUM_COEFF_DEPTH bound to: 3 - type: integer 
	Parameter DEN_COEFF_DEPTH bound to: 2 - type: integer 
	Parameter COEFF_DEPTH bound to: 32'sb00000000000000000000000000000101 
	Parameter NOTCH_1MHZ bound to: 1'b0 
	Parameter NOTCH_2_4MHZ bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'IIR' [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/iir.sv:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_FRAC bound to: 15 - type: integer 
	Parameter COEFF_WIDTH bound to: 20 - type: integer 
	Parameter COEFF_FRAC bound to: 18 - type: integer 
	Parameter IIR_NOTCH_FREQ bound to: 1 - type: integer 
	Parameter NUM_COEFF_DEPTH bound to: 3 - type: integer 
	Parameter DEN_COEFF_DEPTH bound to: 2 - type: integer 
	Parameter COEFF_DEPTH bound to: 32'sb00000000000000000000000000000101 
	Parameter PROD_WIDTH bound to: 32'sb00000000000000000000000000100100 
	Parameter PROD_FRAC bound to: 32'sb00000000000000000000000000100001 
	Parameter ACC_WIDTH bound to: 32'sb00000000000000000000000000100110 
	Parameter ACC_FRAC bound to: 32'sb00000000000000000000000000100001 
	Parameter SCALE bound to: 1 - type: integer 
	Parameter B0_1 bound to: 20'sb00110111000001100001 
	Parameter B1_1 bound to: 20'sb11001000111110011111 
	Parameter B2_1 bound to: 20'sb00110111000001100001 
	Parameter A1_1 bound to: 20'sb11001000111110011111 
	Parameter A2_1 bound to: 20'sb00101110000011000011 
	Parameter B0_2_4 bound to: 20'sb00110111000001100001 
	Parameter B1_2_4 bound to: 20'sb01011001000001111100 
	Parameter B2_2_4 bound to: 20'sb00110111000001100001 
	Parameter A1_2_4 bound to: 20'sb01011001000001111100 
	Parameter A2_2_4 bound to: 20'sb00101110000011000011 
	Parameter B0_INIT bound to: 20'sb00110111000001100001 
	Parameter B1_INIT bound to: 20'sb01011001000001111100 
	Parameter B2_INIT bound to: 20'sb00110111000001100001 
	Parameter A1_INIT bound to: 20'sb01011001000001111100 
	Parameter A2_INIT bound to: 20'sb00101110000011000011 
INFO: [Synth 8-6157] synthesizing module 'rounding_overflow_arith__parameterized0' [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/rounding_overflow_handling.sv:11]
	Parameter ACC_WIDTH bound to: 38 - type: integer 
	Parameter ACC_FRAC bound to: 33 - type: integer 
	Parameter OUT_WIDTH bound to: 16 - type: integer 
	Parameter OUT_FRAC bound to: 15 - type: integer 
	Parameter SCALE bound to: 1 - type: integer 
	Parameter OUT_MAX_INT bound to: 32'sb00000000000000000111111111111111 
	Parameter OUT_MIN_INT bound to: 32'sb11111111111111111000000000000000 
	Parameter MAX_VAL bound to: 16'sb0111111111111111 
	Parameter MIN_VAL bound to: 16'sb1000000000000000 
	Parameter FRAC_DIFF bound to: 32'sb00000000000000000000000000010010 
	Parameter RAW_WIDTH bound to: 32'sb00000000000000000000000000010100 
INFO: [Synth 8-6155] done synthesizing module 'rounding_overflow_arith__parameterized0' (2#1) [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/rounding_overflow_handling.sv:11]
WARNING: [Synth 8-6014] Unused sequential element x_delay_reg[2] was removed.  [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/iir.sv:96]
INFO: [Synth 8-6155] done synthesizing module 'IIR' (3#1) [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/iir.sv:11]
INFO: [Synth 8-6157] synthesizing module 'IIR__parameterized0' [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/iir.sv:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_FRAC bound to: 15 - type: integer 
	Parameter COEFF_WIDTH bound to: 20 - type: integer 
	Parameter COEFF_FRAC bound to: 18 - type: integer 
	Parameter IIR_NOTCH_FREQ bound to: 0 - type: integer 
	Parameter NUM_COEFF_DEPTH bound to: 3 - type: integer 
	Parameter DEN_COEFF_DEPTH bound to: 2 - type: integer 
	Parameter COEFF_DEPTH bound to: 32'sb00000000000000000000000000000101 
	Parameter PROD_WIDTH bound to: 32'sb00000000000000000000000000100100 
	Parameter PROD_FRAC bound to: 32'sb00000000000000000000000000100001 
	Parameter ACC_WIDTH bound to: 32'sb00000000000000000000000000100110 
	Parameter ACC_FRAC bound to: 32'sb00000000000000000000000000100001 
	Parameter SCALE bound to: 1 - type: integer 
	Parameter B0_1 bound to: 20'sb00110111000001100001 
	Parameter B1_1 bound to: 20'sb11001000111110011111 
	Parameter B2_1 bound to: 20'sb00110111000001100001 
	Parameter A1_1 bound to: 20'sb11001000111110011111 
	Parameter A2_1 bound to: 20'sb00101110000011000011 
	Parameter B0_2_4 bound to: 20'sb00110111000001100001 
	Parameter B1_2_4 bound to: 20'sb01011001000001111100 
	Parameter B2_2_4 bound to: 20'sb00110111000001100001 
	Parameter A1_2_4 bound to: 20'sb01011001000001111100 
	Parameter A2_2_4 bound to: 20'sb00101110000011000011 
	Parameter B0_INIT bound to: 20'sb00110111000001100001 
	Parameter B1_INIT bound to: 20'sb11001000111110011111 
	Parameter B2_INIT bound to: 20'sb00110111000001100001 
	Parameter A1_INIT bound to: 20'sb11001000111110011111 
	Parameter A2_INIT bound to: 20'sb00101110000011000011 
WARNING: [Synth 8-6014] Unused sequential element x_delay_reg[2] was removed.  [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/iir.sv:96]
INFO: [Synth 8-6155] done synthesizing module 'IIR__parameterized0' (3#1) [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/iir.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'IIR_chain' (4#1) [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/iir_chain.sv:11]
INFO: [Synth 8-6157] synthesizing module 'CIC' [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cic.sv:16]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_FRAC bound to: 15 - type: integer 
	Parameter Q bound to: 1 - type: integer 
	Parameter N bound to: 1 - type: integer 
	Parameter MAX_DEC_FACTOR bound to: 16 - type: integer 
	Parameter ACC_FRAC bound to: 15 - type: integer 
	Parameter ACC_WIDTH bound to: 32'sb00000000000000000000000000010100 
	Parameter DEC_WIDTH bound to: 32'sb00000000000000000000000000000100 
	Parameter SCALE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'COMB' [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/comb.sv:8]
	Parameter ACC_WIDTH bound to: 32'sb00000000000000000000000000010100 
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'COMB' (5#1) [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/comb.sv:8]
INFO: [Synth 8-6157] synthesizing module 'INTEG' [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/integrator.sv:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ACC_WIDTH bound to: 32'sb00000000000000000000000000010100 
INFO: [Synth 8-6155] done synthesizing module 'INTEG' (6#1) [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/integrator.sv:8]
INFO: [Synth 8-6157] synthesizing module 'rounding_overflow_arith__parameterized1' [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/rounding_overflow_handling.sv:11]
	Parameter ACC_WIDTH bound to: 20 - type: integer 
	Parameter ACC_FRAC bound to: 15 - type: integer 
	Parameter OUT_WIDTH bound to: 16 - type: integer 
	Parameter OUT_FRAC bound to: 15 - type: integer 
	Parameter SCALE bound to: 1 - type: integer 
	Parameter OUT_MAX_INT bound to: 32'sb00000000000000000111111111111111 
	Parameter OUT_MIN_INT bound to: 32'sb11111111111111111000000000000000 
	Parameter MAX_VAL bound to: 16'sb0111111111111111 
	Parameter MIN_VAL bound to: 16'sb1000000000000000 
	Parameter FRAC_DIFF bound to: 32'sb00000000000000000000000000000000 
	Parameter RAW_WIDTH bound to: 32'sb00000000000000000000000000010100 
INFO: [Synth 8-6155] done synthesizing module 'rounding_overflow_arith__parameterized1' (6#1) [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/rounding_overflow_handling.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'CIC' (7#1) [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cic.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'CORE' (8#1) [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/CORE.sv:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 414.500 ; gain = 157.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 414.500 ; gain = 157.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 414.500 ; gain = 157.793
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tffg1156-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc]
Finished Parsing XDC File [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/cstr_core.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CORE_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CORE_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 850.410 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 850.410 ; gain = 593.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tffg1156-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 850.410 ; gain = 593.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 850.410 ; gain = 593.703
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "dec_in_enable" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 850.410 ; gain = 593.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register delay_line_reg [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
Detailed RTL Component Info : 
+---Adders : 
	  73 Input     43 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 2     
	   3 Input     20 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	             1168 Bit    Registers := 1     
	               20 Bit    Registers := 158   
	               16 Bit    Registers := 12    
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Multipliers : 
	                36x36  Multipliers := 73    
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 73    
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register delay_line_reg [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
Hierarchical RTL Component report 
Module rounding_overflow_arith 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module fractional_decimator 
Detailed RTL Component Info : 
+---Adders : 
	  73 Input     43 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	             1168 Bit    Registers := 1     
	               20 Bit    Registers := 146   
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                36x36  Multipliers := 73    
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 73    
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rounding_overflow_arith__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module IIR 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 5     
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module IIR__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 5     
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module COMB 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module rounding_overflow_arith__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module CIC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:110]
DSP Report: Generating DSP prod_result[71], operation Mode is: A*B.
DSP Report: operator prod_result[71] is absorbed into DSP prod_result[71].
DSP Report: operator prod_result[71] is absorbed into DSP prod_result[71].
DSP Report: Generating DSP prod_result[71], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[71] is absorbed into DSP prod_result[71].
DSP Report: operator prod_result[71] is absorbed into DSP prod_result[71].
DSP Report: Generating DSP prod_result[71], operation Mode is: A*B.
DSP Report: operator prod_result[71] is absorbed into DSP prod_result[71].
DSP Report: operator prod_result[71] is absorbed into DSP prod_result[71].
DSP Report: Generating DSP prod_result[71], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[71] is absorbed into DSP prod_result[71].
DSP Report: operator prod_result[71] is absorbed into DSP prod_result[71].
DSP Report: Generating DSP prod_result[69], operation Mode is: A*B.
DSP Report: operator prod_result[69] is absorbed into DSP prod_result[69].
DSP Report: operator prod_result[69] is absorbed into DSP prod_result[69].
DSP Report: Generating DSP prod_result[69], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[69] is absorbed into DSP prod_result[69].
DSP Report: operator prod_result[69] is absorbed into DSP prod_result[69].
DSP Report: Generating DSP prod_result[69], operation Mode is: A*B.
DSP Report: operator prod_result[69] is absorbed into DSP prod_result[69].
DSP Report: operator prod_result[69] is absorbed into DSP prod_result[69].
DSP Report: Generating DSP prod_result[69], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[69] is absorbed into DSP prod_result[69].
DSP Report: operator prod_result[69] is absorbed into DSP prod_result[69].
DSP Report: Generating DSP prod_result[70], operation Mode is: A*B.
DSP Report: operator prod_result[70] is absorbed into DSP prod_result[70].
DSP Report: operator prod_result[70] is absorbed into DSP prod_result[70].
DSP Report: Generating DSP prod_result[70], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[70] is absorbed into DSP prod_result[70].
DSP Report: operator prod_result[70] is absorbed into DSP prod_result[70].
DSP Report: Generating DSP prod_result[70], operation Mode is: A*B.
DSP Report: operator prod_result[70] is absorbed into DSP prod_result[70].
DSP Report: operator prod_result[70] is absorbed into DSP prod_result[70].
DSP Report: Generating DSP prod_result[70], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[70] is absorbed into DSP prod_result[70].
DSP Report: operator prod_result[70] is absorbed into DSP prod_result[70].
DSP Report: Generating DSP prod_result[67], operation Mode is: A*B.
DSP Report: operator prod_result[67] is absorbed into DSP prod_result[67].
DSP Report: operator prod_result[67] is absorbed into DSP prod_result[67].
DSP Report: Generating DSP prod_result[67], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[67] is absorbed into DSP prod_result[67].
DSP Report: operator prod_result[67] is absorbed into DSP prod_result[67].
DSP Report: Generating DSP prod_result[67], operation Mode is: A*B.
DSP Report: operator prod_result[67] is absorbed into DSP prod_result[67].
DSP Report: operator prod_result[67] is absorbed into DSP prod_result[67].
DSP Report: Generating DSP prod_result[67], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[67] is absorbed into DSP prod_result[67].
DSP Report: operator prod_result[67] is absorbed into DSP prod_result[67].
DSP Report: Generating DSP prod_result[65], operation Mode is: A*B.
DSP Report: operator prod_result[65] is absorbed into DSP prod_result[65].
DSP Report: operator prod_result[65] is absorbed into DSP prod_result[65].
DSP Report: Generating DSP prod_result[65], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[65] is absorbed into DSP prod_result[65].
DSP Report: operator prod_result[65] is absorbed into DSP prod_result[65].
DSP Report: Generating DSP prod_result[65], operation Mode is: A*B.
DSP Report: operator prod_result[65] is absorbed into DSP prod_result[65].
DSP Report: operator prod_result[65] is absorbed into DSP prod_result[65].
DSP Report: Generating DSP prod_result[65], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[65] is absorbed into DSP prod_result[65].
DSP Report: operator prod_result[65] is absorbed into DSP prod_result[65].
DSP Report: Generating DSP prod_result[66], operation Mode is: A*B.
DSP Report: operator prod_result[66] is absorbed into DSP prod_result[66].
DSP Report: operator prod_result[66] is absorbed into DSP prod_result[66].
DSP Report: Generating DSP prod_result[66], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[66] is absorbed into DSP prod_result[66].
DSP Report: operator prod_result[66] is absorbed into DSP prod_result[66].
DSP Report: Generating DSP prod_result[66], operation Mode is: A*B.
DSP Report: operator prod_result[66] is absorbed into DSP prod_result[66].
DSP Report: operator prod_result[66] is absorbed into DSP prod_result[66].
DSP Report: Generating DSP prod_result[66], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[66] is absorbed into DSP prod_result[66].
DSP Report: operator prod_result[66] is absorbed into DSP prod_result[66].
DSP Report: Generating DSP prod_result[68], operation Mode is: A*B.
DSP Report: operator prod_result[68] is absorbed into DSP prod_result[68].
DSP Report: operator prod_result[68] is absorbed into DSP prod_result[68].
DSP Report: Generating DSP prod_result[68], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[68] is absorbed into DSP prod_result[68].
DSP Report: operator prod_result[68] is absorbed into DSP prod_result[68].
DSP Report: Generating DSP prod_result[68], operation Mode is: A*B.
DSP Report: operator prod_result[68] is absorbed into DSP prod_result[68].
DSP Report: operator prod_result[68] is absorbed into DSP prod_result[68].
DSP Report: Generating DSP prod_result[68], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[68] is absorbed into DSP prod_result[68].
DSP Report: operator prod_result[68] is absorbed into DSP prod_result[68].
DSP Report: Generating DSP prod_result[72], operation Mode is: A*B.
DSP Report: operator prod_result[72] is absorbed into DSP prod_result[72].
DSP Report: operator prod_result[72] is absorbed into DSP prod_result[72].
DSP Report: Generating DSP prod_result[72], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[72] is absorbed into DSP prod_result[72].
DSP Report: operator prod_result[72] is absorbed into DSP prod_result[72].
DSP Report: Generating DSP prod_result[72], operation Mode is: A*B.
DSP Report: operator prod_result[72] is absorbed into DSP prod_result[72].
DSP Report: operator prod_result[72] is absorbed into DSP prod_result[72].
DSP Report: Generating DSP prod_result[72], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[72] is absorbed into DSP prod_result[72].
DSP Report: operator prod_result[72] is absorbed into DSP prod_result[72].
DSP Report: Generating DSP prod_result[63], operation Mode is: A*B.
DSP Report: operator prod_result[63] is absorbed into DSP prod_result[63].
DSP Report: operator prod_result[63] is absorbed into DSP prod_result[63].
DSP Report: Generating DSP prod_result[63], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[63] is absorbed into DSP prod_result[63].
DSP Report: operator prod_result[63] is absorbed into DSP prod_result[63].
DSP Report: Generating DSP prod_result[63], operation Mode is: A*B.
DSP Report: operator prod_result[63] is absorbed into DSP prod_result[63].
DSP Report: operator prod_result[63] is absorbed into DSP prod_result[63].
DSP Report: Generating DSP prod_result[63], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[63] is absorbed into DSP prod_result[63].
DSP Report: operator prod_result[63] is absorbed into DSP prod_result[63].
DSP Report: Generating DSP prod_result[61], operation Mode is: A*B.
DSP Report: operator prod_result[61] is absorbed into DSP prod_result[61].
DSP Report: operator prod_result[61] is absorbed into DSP prod_result[61].
DSP Report: Generating DSP prod_result[61], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[61] is absorbed into DSP prod_result[61].
DSP Report: operator prod_result[61] is absorbed into DSP prod_result[61].
DSP Report: Generating DSP prod_result[61], operation Mode is: A*B.
DSP Report: operator prod_result[61] is absorbed into DSP prod_result[61].
DSP Report: operator prod_result[61] is absorbed into DSP prod_result[61].
DSP Report: Generating DSP prod_result[61], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[61] is absorbed into DSP prod_result[61].
DSP Report: operator prod_result[61] is absorbed into DSP prod_result[61].
DSP Report: Generating DSP prod_result[62], operation Mode is: A*B.
DSP Report: operator prod_result[62] is absorbed into DSP prod_result[62].
DSP Report: operator prod_result[62] is absorbed into DSP prod_result[62].
DSP Report: Generating DSP prod_result[62], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[62] is absorbed into DSP prod_result[62].
DSP Report: operator prod_result[62] is absorbed into DSP prod_result[62].
DSP Report: Generating DSP prod_result[62], operation Mode is: A*B.
DSP Report: operator prod_result[62] is absorbed into DSP prod_result[62].
DSP Report: operator prod_result[62] is absorbed into DSP prod_result[62].
DSP Report: Generating DSP prod_result[62], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[62] is absorbed into DSP prod_result[62].
DSP Report: operator prod_result[62] is absorbed into DSP prod_result[62].
DSP Report: Generating DSP prod_result[59], operation Mode is: A*B.
DSP Report: operator prod_result[59] is absorbed into DSP prod_result[59].
DSP Report: operator prod_result[59] is absorbed into DSP prod_result[59].
DSP Report: Generating DSP prod_result[59], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[59] is absorbed into DSP prod_result[59].
DSP Report: operator prod_result[59] is absorbed into DSP prod_result[59].
DSP Report: Generating DSP prod_result[59], operation Mode is: A*B.
DSP Report: operator prod_result[59] is absorbed into DSP prod_result[59].
DSP Report: operator prod_result[59] is absorbed into DSP prod_result[59].
DSP Report: Generating DSP prod_result[59], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[59] is absorbed into DSP prod_result[59].
DSP Report: operator prod_result[59] is absorbed into DSP prod_result[59].
DSP Report: Generating DSP prod_result[57], operation Mode is: A*B.
DSP Report: operator prod_result[57] is absorbed into DSP prod_result[57].
DSP Report: operator prod_result[57] is absorbed into DSP prod_result[57].
DSP Report: Generating DSP prod_result[57], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[57] is absorbed into DSP prod_result[57].
DSP Report: operator prod_result[57] is absorbed into DSP prod_result[57].
DSP Report: Generating DSP prod_result[57], operation Mode is: A*B.
DSP Report: operator prod_result[57] is absorbed into DSP prod_result[57].
DSP Report: operator prod_result[57] is absorbed into DSP prod_result[57].
DSP Report: Generating DSP prod_result[57], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[57] is absorbed into DSP prod_result[57].
DSP Report: operator prod_result[57] is absorbed into DSP prod_result[57].
DSP Report: Generating DSP prod_result[58], operation Mode is: A*B.
DSP Report: operator prod_result[58] is absorbed into DSP prod_result[58].
DSP Report: operator prod_result[58] is absorbed into DSP prod_result[58].
DSP Report: Generating DSP prod_result[58], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[58] is absorbed into DSP prod_result[58].
DSP Report: operator prod_result[58] is absorbed into DSP prod_result[58].
DSP Report: Generating DSP prod_result[58], operation Mode is: A*B.
DSP Report: operator prod_result[58] is absorbed into DSP prod_result[58].
DSP Report: operator prod_result[58] is absorbed into DSP prod_result[58].
DSP Report: Generating DSP prod_result[58], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[58] is absorbed into DSP prod_result[58].
DSP Report: operator prod_result[58] is absorbed into DSP prod_result[58].
DSP Report: Generating DSP prod_result[60], operation Mode is: A*B.
DSP Report: operator prod_result[60] is absorbed into DSP prod_result[60].
DSP Report: operator prod_result[60] is absorbed into DSP prod_result[60].
DSP Report: Generating DSP prod_result[60], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[60] is absorbed into DSP prod_result[60].
DSP Report: operator prod_result[60] is absorbed into DSP prod_result[60].
DSP Report: Generating DSP prod_result[60], operation Mode is: A*B.
DSP Report: operator prod_result[60] is absorbed into DSP prod_result[60].
DSP Report: operator prod_result[60] is absorbed into DSP prod_result[60].
DSP Report: Generating DSP prod_result[60], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[60] is absorbed into DSP prod_result[60].
DSP Report: operator prod_result[60] is absorbed into DSP prod_result[60].
DSP Report: Generating DSP prod_result[55], operation Mode is: A*B.
DSP Report: operator prod_result[55] is absorbed into DSP prod_result[55].
DSP Report: operator prod_result[55] is absorbed into DSP prod_result[55].
DSP Report: Generating DSP prod_result[55], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[55] is absorbed into DSP prod_result[55].
DSP Report: operator prod_result[55] is absorbed into DSP prod_result[55].
DSP Report: Generating DSP prod_result[55], operation Mode is: A*B.
DSP Report: operator prod_result[55] is absorbed into DSP prod_result[55].
DSP Report: operator prod_result[55] is absorbed into DSP prod_result[55].
DSP Report: Generating DSP prod_result[55], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[55] is absorbed into DSP prod_result[55].
DSP Report: operator prod_result[55] is absorbed into DSP prod_result[55].
DSP Report: Generating DSP prod_result[53], operation Mode is: A*B.
DSP Report: operator prod_result[53] is absorbed into DSP prod_result[53].
DSP Report: operator prod_result[53] is absorbed into DSP prod_result[53].
DSP Report: Generating DSP prod_result[53], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[53] is absorbed into DSP prod_result[53].
DSP Report: operator prod_result[53] is absorbed into DSP prod_result[53].
DSP Report: Generating DSP prod_result[53], operation Mode is: A*B.
DSP Report: operator prod_result[53] is absorbed into DSP prod_result[53].
DSP Report: operator prod_result[53] is absorbed into DSP prod_result[53].
DSP Report: Generating DSP prod_result[53], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[53] is absorbed into DSP prod_result[53].
DSP Report: operator prod_result[53] is absorbed into DSP prod_result[53].
DSP Report: Generating DSP prod_result[54], operation Mode is: A*B.
DSP Report: operator prod_result[54] is absorbed into DSP prod_result[54].
DSP Report: operator prod_result[54] is absorbed into DSP prod_result[54].
DSP Report: Generating DSP prod_result[54], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[54] is absorbed into DSP prod_result[54].
DSP Report: operator prod_result[54] is absorbed into DSP prod_result[54].
DSP Report: Generating DSP prod_result[54], operation Mode is: A*B.
DSP Report: operator prod_result[54] is absorbed into DSP prod_result[54].
DSP Report: operator prod_result[54] is absorbed into DSP prod_result[54].
DSP Report: Generating DSP prod_result[54], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[54] is absorbed into DSP prod_result[54].
DSP Report: operator prod_result[54] is absorbed into DSP prod_result[54].
DSP Report: Generating DSP prod_result[51], operation Mode is: A*B.
DSP Report: operator prod_result[51] is absorbed into DSP prod_result[51].
DSP Report: operator prod_result[51] is absorbed into DSP prod_result[51].
DSP Report: Generating DSP prod_result[51], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[51] is absorbed into DSP prod_result[51].
DSP Report: operator prod_result[51] is absorbed into DSP prod_result[51].
DSP Report: Generating DSP prod_result[51], operation Mode is: A*B.
DSP Report: operator prod_result[51] is absorbed into DSP prod_result[51].
DSP Report: operator prod_result[51] is absorbed into DSP prod_result[51].
DSP Report: Generating DSP prod_result[51], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[51] is absorbed into DSP prod_result[51].
DSP Report: operator prod_result[51] is absorbed into DSP prod_result[51].
DSP Report: Generating DSP prod_result[49], operation Mode is: A*B.
DSP Report: operator prod_result[49] is absorbed into DSP prod_result[49].
DSP Report: operator prod_result[49] is absorbed into DSP prod_result[49].
DSP Report: Generating DSP prod_result[49], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[49] is absorbed into DSP prod_result[49].
DSP Report: operator prod_result[49] is absorbed into DSP prod_result[49].
DSP Report: Generating DSP prod_result[49], operation Mode is: A*B.
DSP Report: operator prod_result[49] is absorbed into DSP prod_result[49].
DSP Report: operator prod_result[49] is absorbed into DSP prod_result[49].
DSP Report: Generating DSP prod_result[49], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[49] is absorbed into DSP prod_result[49].
DSP Report: operator prod_result[49] is absorbed into DSP prod_result[49].
DSP Report: Generating DSP prod_result[50], operation Mode is: A*B.
DSP Report: operator prod_result[50] is absorbed into DSP prod_result[50].
DSP Report: operator prod_result[50] is absorbed into DSP prod_result[50].
DSP Report: Generating DSP prod_result[50], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[50] is absorbed into DSP prod_result[50].
DSP Report: operator prod_result[50] is absorbed into DSP prod_result[50].
DSP Report: Generating DSP prod_result[50], operation Mode is: A*B.
DSP Report: operator prod_result[50] is absorbed into DSP prod_result[50].
DSP Report: operator prod_result[50] is absorbed into DSP prod_result[50].
DSP Report: Generating DSP prod_result[50], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[50] is absorbed into DSP prod_result[50].
DSP Report: operator prod_result[50] is absorbed into DSP prod_result[50].
DSP Report: Generating DSP prod_result[52], operation Mode is: A*B.
DSP Report: operator prod_result[52] is absorbed into DSP prod_result[52].
DSP Report: operator prod_result[52] is absorbed into DSP prod_result[52].
DSP Report: Generating DSP prod_result[52], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[52] is absorbed into DSP prod_result[52].
DSP Report: operator prod_result[52] is absorbed into DSP prod_result[52].
DSP Report: Generating DSP prod_result[52], operation Mode is: A*B.
DSP Report: operator prod_result[52] is absorbed into DSP prod_result[52].
DSP Report: operator prod_result[52] is absorbed into DSP prod_result[52].
DSP Report: Generating DSP prod_result[52], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[52] is absorbed into DSP prod_result[52].
DSP Report: operator prod_result[52] is absorbed into DSP prod_result[52].
DSP Report: Generating DSP prod_result[56], operation Mode is: A*B.
DSP Report: operator prod_result[56] is absorbed into DSP prod_result[56].
DSP Report: operator prod_result[56] is absorbed into DSP prod_result[56].
DSP Report: Generating DSP prod_result[56], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[56] is absorbed into DSP prod_result[56].
DSP Report: operator prod_result[56] is absorbed into DSP prod_result[56].
DSP Report: Generating DSP prod_result[56], operation Mode is: A*B.
DSP Report: operator prod_result[56] is absorbed into DSP prod_result[56].
DSP Report: operator prod_result[56] is absorbed into DSP prod_result[56].
DSP Report: Generating DSP prod_result[56], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[56] is absorbed into DSP prod_result[56].
DSP Report: operator prod_result[56] is absorbed into DSP prod_result[56].
DSP Report: Generating DSP prod_result[47], operation Mode is: A*B.
DSP Report: operator prod_result[47] is absorbed into DSP prod_result[47].
DSP Report: operator prod_result[47] is absorbed into DSP prod_result[47].
DSP Report: Generating DSP prod_result[47], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[47] is absorbed into DSP prod_result[47].
DSP Report: operator prod_result[47] is absorbed into DSP prod_result[47].
DSP Report: Generating DSP prod_result[47], operation Mode is: A*B.
DSP Report: operator prod_result[47] is absorbed into DSP prod_result[47].
DSP Report: operator prod_result[47] is absorbed into DSP prod_result[47].
DSP Report: Generating DSP prod_result[47], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[47] is absorbed into DSP prod_result[47].
DSP Report: operator prod_result[47] is absorbed into DSP prod_result[47].
DSP Report: Generating DSP prod_result[45], operation Mode is: A*B.
DSP Report: operator prod_result[45] is absorbed into DSP prod_result[45].
DSP Report: operator prod_result[45] is absorbed into DSP prod_result[45].
DSP Report: Generating DSP prod_result[45], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[45] is absorbed into DSP prod_result[45].
DSP Report: operator prod_result[45] is absorbed into DSP prod_result[45].
DSP Report: Generating DSP prod_result[45], operation Mode is: A*B.
DSP Report: operator prod_result[45] is absorbed into DSP prod_result[45].
DSP Report: operator prod_result[45] is absorbed into DSP prod_result[45].
DSP Report: Generating DSP prod_result[45], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[45] is absorbed into DSP prod_result[45].
DSP Report: operator prod_result[45] is absorbed into DSP prod_result[45].
DSP Report: Generating DSP prod_result[46], operation Mode is: A*B.
DSP Report: operator prod_result[46] is absorbed into DSP prod_result[46].
DSP Report: operator prod_result[46] is absorbed into DSP prod_result[46].
DSP Report: Generating DSP prod_result[46], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[46] is absorbed into DSP prod_result[46].
DSP Report: operator prod_result[46] is absorbed into DSP prod_result[46].
DSP Report: Generating DSP prod_result[46], operation Mode is: A*B.
DSP Report: operator prod_result[46] is absorbed into DSP prod_result[46].
DSP Report: operator prod_result[46] is absorbed into DSP prod_result[46].
DSP Report: Generating DSP prod_result[46], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[46] is absorbed into DSP prod_result[46].
DSP Report: operator prod_result[46] is absorbed into DSP prod_result[46].
DSP Report: Generating DSP prod_result[43], operation Mode is: A*B.
DSP Report: operator prod_result[43] is absorbed into DSP prod_result[43].
DSP Report: operator prod_result[43] is absorbed into DSP prod_result[43].
DSP Report: Generating DSP prod_result[43], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[43] is absorbed into DSP prod_result[43].
DSP Report: operator prod_result[43] is absorbed into DSP prod_result[43].
DSP Report: Generating DSP prod_result[43], operation Mode is: A*B.
DSP Report: operator prod_result[43] is absorbed into DSP prod_result[43].
DSP Report: operator prod_result[43] is absorbed into DSP prod_result[43].
DSP Report: Generating DSP prod_result[43], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[43] is absorbed into DSP prod_result[43].
DSP Report: operator prod_result[43] is absorbed into DSP prod_result[43].
DSP Report: Generating DSP prod_result[41], operation Mode is: A*B.
DSP Report: operator prod_result[41] is absorbed into DSP prod_result[41].
DSP Report: operator prod_result[41] is absorbed into DSP prod_result[41].
DSP Report: Generating DSP prod_result[41], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[41] is absorbed into DSP prod_result[41].
DSP Report: operator prod_result[41] is absorbed into DSP prod_result[41].
DSP Report: Generating DSP prod_result[41], operation Mode is: A*B.
DSP Report: operator prod_result[41] is absorbed into DSP prod_result[41].
DSP Report: operator prod_result[41] is absorbed into DSP prod_result[41].
DSP Report: Generating DSP prod_result[41], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[41] is absorbed into DSP prod_result[41].
DSP Report: operator prod_result[41] is absorbed into DSP prod_result[41].
DSP Report: Generating DSP prod_result[42], operation Mode is: A*B.
DSP Report: operator prod_result[42] is absorbed into DSP prod_result[42].
DSP Report: operator prod_result[42] is absorbed into DSP prod_result[42].
DSP Report: Generating DSP prod_result[42], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[42] is absorbed into DSP prod_result[42].
DSP Report: operator prod_result[42] is absorbed into DSP prod_result[42].
DSP Report: Generating DSP prod_result[42], operation Mode is: A*B.
DSP Report: operator prod_result[42] is absorbed into DSP prod_result[42].
DSP Report: operator prod_result[42] is absorbed into DSP prod_result[42].
DSP Report: Generating DSP prod_result[42], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[42] is absorbed into DSP prod_result[42].
DSP Report: operator prod_result[42] is absorbed into DSP prod_result[42].
DSP Report: Generating DSP prod_result[44], operation Mode is: A*B.
DSP Report: operator prod_result[44] is absorbed into DSP prod_result[44].
DSP Report: operator prod_result[44] is absorbed into DSP prod_result[44].
DSP Report: Generating DSP prod_result[44], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[44] is absorbed into DSP prod_result[44].
DSP Report: operator prod_result[44] is absorbed into DSP prod_result[44].
DSP Report: Generating DSP prod_result[44], operation Mode is: A*B.
DSP Report: operator prod_result[44] is absorbed into DSP prod_result[44].
DSP Report: operator prod_result[44] is absorbed into DSP prod_result[44].
DSP Report: Generating DSP prod_result[44], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[44] is absorbed into DSP prod_result[44].
DSP Report: operator prod_result[44] is absorbed into DSP prod_result[44].
DSP Report: Generating DSP prod_result[39], operation Mode is: A*B.
DSP Report: operator prod_result[39] is absorbed into DSP prod_result[39].
DSP Report: operator prod_result[39] is absorbed into DSP prod_result[39].
DSP Report: Generating DSP prod_result[39], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[39] is absorbed into DSP prod_result[39].
DSP Report: operator prod_result[39] is absorbed into DSP prod_result[39].
DSP Report: Generating DSP prod_result[39], operation Mode is: A*B.
DSP Report: operator prod_result[39] is absorbed into DSP prod_result[39].
DSP Report: operator prod_result[39] is absorbed into DSP prod_result[39].
DSP Report: Generating DSP prod_result[39], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[39] is absorbed into DSP prod_result[39].
DSP Report: operator prod_result[39] is absorbed into DSP prod_result[39].
DSP Report: Generating DSP prod_result[37], operation Mode is: A*B.
DSP Report: operator prod_result[37] is absorbed into DSP prod_result[37].
DSP Report: operator prod_result[37] is absorbed into DSP prod_result[37].
DSP Report: Generating DSP prod_result[37], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[37] is absorbed into DSP prod_result[37].
DSP Report: operator prod_result[37] is absorbed into DSP prod_result[37].
DSP Report: Generating DSP prod_result[37], operation Mode is: A*B.
DSP Report: operator prod_result[37] is absorbed into DSP prod_result[37].
DSP Report: operator prod_result[37] is absorbed into DSP prod_result[37].
DSP Report: Generating DSP prod_result[37], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[37] is absorbed into DSP prod_result[37].
DSP Report: operator prod_result[37] is absorbed into DSP prod_result[37].
DSP Report: Generating DSP prod_result[38], operation Mode is: A*B.
DSP Report: operator prod_result[38] is absorbed into DSP prod_result[38].
DSP Report: operator prod_result[38] is absorbed into DSP prod_result[38].
DSP Report: Generating DSP prod_result[38], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[38] is absorbed into DSP prod_result[38].
DSP Report: operator prod_result[38] is absorbed into DSP prod_result[38].
DSP Report: Generating DSP prod_result[38], operation Mode is: A*B.
DSP Report: operator prod_result[38] is absorbed into DSP prod_result[38].
DSP Report: operator prod_result[38] is absorbed into DSP prod_result[38].
DSP Report: Generating DSP prod_result[38], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[38] is absorbed into DSP prod_result[38].
DSP Report: operator prod_result[38] is absorbed into DSP prod_result[38].
DSP Report: Generating DSP prod_result[35], operation Mode is: A*B.
DSP Report: operator prod_result[35] is absorbed into DSP prod_result[35].
DSP Report: operator prod_result[35] is absorbed into DSP prod_result[35].
DSP Report: Generating DSP prod_result[35], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[35] is absorbed into DSP prod_result[35].
DSP Report: operator prod_result[35] is absorbed into DSP prod_result[35].
DSP Report: Generating DSP prod_result[35], operation Mode is: A*B.
DSP Report: operator prod_result[35] is absorbed into DSP prod_result[35].
DSP Report: operator prod_result[35] is absorbed into DSP prod_result[35].
DSP Report: Generating DSP prod_result[35], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[35] is absorbed into DSP prod_result[35].
DSP Report: operator prod_result[35] is absorbed into DSP prod_result[35].
DSP Report: Generating DSP prod_result[33], operation Mode is: A*B.
DSP Report: operator prod_result[33] is absorbed into DSP prod_result[33].
DSP Report: operator prod_result[33] is absorbed into DSP prod_result[33].
DSP Report: Generating DSP prod_result[33], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[33] is absorbed into DSP prod_result[33].
DSP Report: operator prod_result[33] is absorbed into DSP prod_result[33].
DSP Report: Generating DSP prod_result[33], operation Mode is: A*B.
DSP Report: operator prod_result[33] is absorbed into DSP prod_result[33].
DSP Report: operator prod_result[33] is absorbed into DSP prod_result[33].
DSP Report: Generating DSP prod_result[33], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[33] is absorbed into DSP prod_result[33].
DSP Report: operator prod_result[33] is absorbed into DSP prod_result[33].
DSP Report: Generating DSP prod_result[34], operation Mode is: A*B.
DSP Report: operator prod_result[34] is absorbed into DSP prod_result[34].
DSP Report: operator prod_result[34] is absorbed into DSP prod_result[34].
DSP Report: Generating DSP prod_result[34], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[34] is absorbed into DSP prod_result[34].
DSP Report: operator prod_result[34] is absorbed into DSP prod_result[34].
DSP Report: Generating DSP prod_result[34], operation Mode is: A*B.
DSP Report: operator prod_result[34] is absorbed into DSP prod_result[34].
DSP Report: operator prod_result[34] is absorbed into DSP prod_result[34].
DSP Report: Generating DSP prod_result[34], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[34] is absorbed into DSP prod_result[34].
DSP Report: operator prod_result[34] is absorbed into DSP prod_result[34].
DSP Report: Generating DSP prod_result[36], operation Mode is: A*B.
DSP Report: operator prod_result[36] is absorbed into DSP prod_result[36].
DSP Report: operator prod_result[36] is absorbed into DSP prod_result[36].
DSP Report: Generating DSP prod_result[36], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[36] is absorbed into DSP prod_result[36].
DSP Report: operator prod_result[36] is absorbed into DSP prod_result[36].
DSP Report: Generating DSP prod_result[36], operation Mode is: A*B.
DSP Report: operator prod_result[36] is absorbed into DSP prod_result[36].
DSP Report: operator prod_result[36] is absorbed into DSP prod_result[36].
DSP Report: Generating DSP prod_result[36], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[36] is absorbed into DSP prod_result[36].
DSP Report: operator prod_result[36] is absorbed into DSP prod_result[36].
DSP Report: Generating DSP prod_result[40], operation Mode is: A*B.
DSP Report: operator prod_result[40] is absorbed into DSP prod_result[40].
DSP Report: operator prod_result[40] is absorbed into DSP prod_result[40].
DSP Report: Generating DSP prod_result[40], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[40] is absorbed into DSP prod_result[40].
DSP Report: operator prod_result[40] is absorbed into DSP prod_result[40].
DSP Report: Generating DSP prod_result[40], operation Mode is: A*B.
DSP Report: operator prod_result[40] is absorbed into DSP prod_result[40].
DSP Report: operator prod_result[40] is absorbed into DSP prod_result[40].
DSP Report: Generating DSP prod_result[40], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[40] is absorbed into DSP prod_result[40].
DSP Report: operator prod_result[40] is absorbed into DSP prod_result[40].
DSP Report: Generating DSP prod_result[48], operation Mode is: A*B.
DSP Report: operator prod_result[48] is absorbed into DSP prod_result[48].
DSP Report: operator prod_result[48] is absorbed into DSP prod_result[48].
DSP Report: Generating DSP prod_result[48], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[48] is absorbed into DSP prod_result[48].
DSP Report: operator prod_result[48] is absorbed into DSP prod_result[48].
DSP Report: Generating DSP prod_result[48], operation Mode is: A*B.
DSP Report: operator prod_result[48] is absorbed into DSP prod_result[48].
DSP Report: operator prod_result[48] is absorbed into DSP prod_result[48].
DSP Report: Generating DSP prod_result[48], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[48] is absorbed into DSP prod_result[48].
DSP Report: operator prod_result[48] is absorbed into DSP prod_result[48].
DSP Report: Generating DSP prod_result[31], operation Mode is: A*B.
DSP Report: operator prod_result[31] is absorbed into DSP prod_result[31].
DSP Report: operator prod_result[31] is absorbed into DSP prod_result[31].
DSP Report: Generating DSP prod_result[31], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[31] is absorbed into DSP prod_result[31].
DSP Report: operator prod_result[31] is absorbed into DSP prod_result[31].
DSP Report: Generating DSP prod_result[31], operation Mode is: A*B.
DSP Report: operator prod_result[31] is absorbed into DSP prod_result[31].
DSP Report: operator prod_result[31] is absorbed into DSP prod_result[31].
DSP Report: Generating DSP prod_result[31], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[31] is absorbed into DSP prod_result[31].
DSP Report: operator prod_result[31] is absorbed into DSP prod_result[31].
DSP Report: Generating DSP prod_result[29], operation Mode is: A*B.
DSP Report: operator prod_result[29] is absorbed into DSP prod_result[29].
DSP Report: operator prod_result[29] is absorbed into DSP prod_result[29].
DSP Report: Generating DSP prod_result[29], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[29] is absorbed into DSP prod_result[29].
DSP Report: operator prod_result[29] is absorbed into DSP prod_result[29].
DSP Report: Generating DSP prod_result[29], operation Mode is: A*B.
DSP Report: operator prod_result[29] is absorbed into DSP prod_result[29].
DSP Report: operator prod_result[29] is absorbed into DSP prod_result[29].
DSP Report: Generating DSP prod_result[29], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[29] is absorbed into DSP prod_result[29].
DSP Report: operator prod_result[29] is absorbed into DSP prod_result[29].
DSP Report: Generating DSP prod_result[30], operation Mode is: A*B.
DSP Report: operator prod_result[30] is absorbed into DSP prod_result[30].
DSP Report: operator prod_result[30] is absorbed into DSP prod_result[30].
DSP Report: Generating DSP prod_result[30], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[30] is absorbed into DSP prod_result[30].
DSP Report: operator prod_result[30] is absorbed into DSP prod_result[30].
DSP Report: Generating DSP prod_result[30], operation Mode is: A*B.
DSP Report: operator prod_result[30] is absorbed into DSP prod_result[30].
DSP Report: operator prod_result[30] is absorbed into DSP prod_result[30].
DSP Report: Generating DSP prod_result[30], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[30] is absorbed into DSP prod_result[30].
DSP Report: operator prod_result[30] is absorbed into DSP prod_result[30].
DSP Report: Generating DSP prod_result[27], operation Mode is: A*B.
DSP Report: operator prod_result[27] is absorbed into DSP prod_result[27].
DSP Report: operator prod_result[27] is absorbed into DSP prod_result[27].
DSP Report: Generating DSP prod_result[27], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[27] is absorbed into DSP prod_result[27].
DSP Report: operator prod_result[27] is absorbed into DSP prod_result[27].
DSP Report: Generating DSP prod_result[27], operation Mode is: A*B.
DSP Report: operator prod_result[27] is absorbed into DSP prod_result[27].
DSP Report: operator prod_result[27] is absorbed into DSP prod_result[27].
DSP Report: Generating DSP prod_result[27], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[27] is absorbed into DSP prod_result[27].
DSP Report: operator prod_result[27] is absorbed into DSP prod_result[27].
DSP Report: Generating DSP prod_result[25], operation Mode is: A*B.
DSP Report: operator prod_result[25] is absorbed into DSP prod_result[25].
DSP Report: operator prod_result[25] is absorbed into DSP prod_result[25].
DSP Report: Generating DSP prod_result[25], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[25] is absorbed into DSP prod_result[25].
DSP Report: operator prod_result[25] is absorbed into DSP prod_result[25].
DSP Report: Generating DSP prod_result[25], operation Mode is: A*B.
DSP Report: operator prod_result[25] is absorbed into DSP prod_result[25].
DSP Report: operator prod_result[25] is absorbed into DSP prod_result[25].
DSP Report: Generating DSP prod_result[25], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[25] is absorbed into DSP prod_result[25].
DSP Report: operator prod_result[25] is absorbed into DSP prod_result[25].
DSP Report: Generating DSP prod_result[26], operation Mode is: A*B.
DSP Report: operator prod_result[26] is absorbed into DSP prod_result[26].
DSP Report: operator prod_result[26] is absorbed into DSP prod_result[26].
DSP Report: Generating DSP prod_result[26], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[26] is absorbed into DSP prod_result[26].
DSP Report: operator prod_result[26] is absorbed into DSP prod_result[26].
DSP Report: Generating DSP prod_result[26], operation Mode is: A*B.
DSP Report: operator prod_result[26] is absorbed into DSP prod_result[26].
DSP Report: operator prod_result[26] is absorbed into DSP prod_result[26].
DSP Report: Generating DSP prod_result[26], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[26] is absorbed into DSP prod_result[26].
DSP Report: operator prod_result[26] is absorbed into DSP prod_result[26].
DSP Report: Generating DSP prod_result[28], operation Mode is: A*B.
DSP Report: operator prod_result[28] is absorbed into DSP prod_result[28].
DSP Report: operator prod_result[28] is absorbed into DSP prod_result[28].
DSP Report: Generating DSP prod_result[28], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[28] is absorbed into DSP prod_result[28].
DSP Report: operator prod_result[28] is absorbed into DSP prod_result[28].
DSP Report: Generating DSP prod_result[28], operation Mode is: A*B.
DSP Report: operator prod_result[28] is absorbed into DSP prod_result[28].
DSP Report: operator prod_result[28] is absorbed into DSP prod_result[28].
DSP Report: Generating DSP prod_result[28], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[28] is absorbed into DSP prod_result[28].
DSP Report: operator prod_result[28] is absorbed into DSP prod_result[28].
DSP Report: Generating DSP prod_result[23], operation Mode is: A*B.
DSP Report: operator prod_result[23] is absorbed into DSP prod_result[23].
DSP Report: operator prod_result[23] is absorbed into DSP prod_result[23].
DSP Report: Generating DSP prod_result[23], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[23] is absorbed into DSP prod_result[23].
DSP Report: operator prod_result[23] is absorbed into DSP prod_result[23].
DSP Report: Generating DSP prod_result[23], operation Mode is: A*B.
DSP Report: operator prod_result[23] is absorbed into DSP prod_result[23].
DSP Report: operator prod_result[23] is absorbed into DSP prod_result[23].
DSP Report: Generating DSP prod_result[23], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[23] is absorbed into DSP prod_result[23].
DSP Report: operator prod_result[23] is absorbed into DSP prod_result[23].
DSP Report: Generating DSP prod_result[21], operation Mode is: A*B.
DSP Report: operator prod_result[21] is absorbed into DSP prod_result[21].
DSP Report: operator prod_result[21] is absorbed into DSP prod_result[21].
DSP Report: Generating DSP prod_result[21], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[21] is absorbed into DSP prod_result[21].
DSP Report: operator prod_result[21] is absorbed into DSP prod_result[21].
DSP Report: Generating DSP prod_result[21], operation Mode is: A*B.
DSP Report: operator prod_result[21] is absorbed into DSP prod_result[21].
DSP Report: operator prod_result[21] is absorbed into DSP prod_result[21].
DSP Report: Generating DSP prod_result[21], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[21] is absorbed into DSP prod_result[21].
DSP Report: operator prod_result[21] is absorbed into DSP prod_result[21].
DSP Report: Generating DSP prod_result[22], operation Mode is: A*B.
DSP Report: operator prod_result[22] is absorbed into DSP prod_result[22].
DSP Report: operator prod_result[22] is absorbed into DSP prod_result[22].
DSP Report: Generating DSP prod_result[22], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[22] is absorbed into DSP prod_result[22].
DSP Report: operator prod_result[22] is absorbed into DSP prod_result[22].
DSP Report: Generating DSP prod_result[22], operation Mode is: A*B.
DSP Report: operator prod_result[22] is absorbed into DSP prod_result[22].
DSP Report: operator prod_result[22] is absorbed into DSP prod_result[22].
DSP Report: Generating DSP prod_result[22], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[22] is absorbed into DSP prod_result[22].
DSP Report: operator prod_result[22] is absorbed into DSP prod_result[22].
DSP Report: Generating DSP prod_result[19], operation Mode is: A*B.
DSP Report: operator prod_result[19] is absorbed into DSP prod_result[19].
DSP Report: operator prod_result[19] is absorbed into DSP prod_result[19].
DSP Report: Generating DSP prod_result[19], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[19] is absorbed into DSP prod_result[19].
DSP Report: operator prod_result[19] is absorbed into DSP prod_result[19].
DSP Report: Generating DSP prod_result[19], operation Mode is: A*B.
DSP Report: operator prod_result[19] is absorbed into DSP prod_result[19].
DSP Report: operator prod_result[19] is absorbed into DSP prod_result[19].
DSP Report: Generating DSP prod_result[19], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[19] is absorbed into DSP prod_result[19].
DSP Report: operator prod_result[19] is absorbed into DSP prod_result[19].
DSP Report: Generating DSP prod_result[17], operation Mode is: A*B.
DSP Report: operator prod_result[17] is absorbed into DSP prod_result[17].
DSP Report: operator prod_result[17] is absorbed into DSP prod_result[17].
DSP Report: Generating DSP prod_result[17], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[17] is absorbed into DSP prod_result[17].
DSP Report: operator prod_result[17] is absorbed into DSP prod_result[17].
DSP Report: Generating DSP prod_result[17], operation Mode is: A*B.
DSP Report: operator prod_result[17] is absorbed into DSP prod_result[17].
DSP Report: operator prod_result[17] is absorbed into DSP prod_result[17].
DSP Report: Generating DSP prod_result[17], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[17] is absorbed into DSP prod_result[17].
DSP Report: operator prod_result[17] is absorbed into DSP prod_result[17].
DSP Report: Generating DSP prod_result[18], operation Mode is: A*B.
DSP Report: operator prod_result[18] is absorbed into DSP prod_result[18].
DSP Report: operator prod_result[18] is absorbed into DSP prod_result[18].
DSP Report: Generating DSP prod_result[18], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[18] is absorbed into DSP prod_result[18].
DSP Report: operator prod_result[18] is absorbed into DSP prod_result[18].
DSP Report: Generating DSP prod_result[18], operation Mode is: A*B.
DSP Report: operator prod_result[18] is absorbed into DSP prod_result[18].
DSP Report: operator prod_result[18] is absorbed into DSP prod_result[18].
DSP Report: Generating DSP prod_result[18], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[18] is absorbed into DSP prod_result[18].
DSP Report: operator prod_result[18] is absorbed into DSP prod_result[18].
DSP Report: Generating DSP prod_result[20], operation Mode is: A*B.
DSP Report: operator prod_result[20] is absorbed into DSP prod_result[20].
DSP Report: operator prod_result[20] is absorbed into DSP prod_result[20].
DSP Report: Generating DSP prod_result[20], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[20] is absorbed into DSP prod_result[20].
DSP Report: operator prod_result[20] is absorbed into DSP prod_result[20].
DSP Report: Generating DSP prod_result[20], operation Mode is: A*B.
DSP Report: operator prod_result[20] is absorbed into DSP prod_result[20].
DSP Report: operator prod_result[20] is absorbed into DSP prod_result[20].
DSP Report: Generating DSP prod_result[20], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[20] is absorbed into DSP prod_result[20].
DSP Report: operator prod_result[20] is absorbed into DSP prod_result[20].
DSP Report: Generating DSP prod_result[24], operation Mode is: A*B.
DSP Report: operator prod_result[24] is absorbed into DSP prod_result[24].
DSP Report: operator prod_result[24] is absorbed into DSP prod_result[24].
DSP Report: Generating DSP prod_result[24], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[24] is absorbed into DSP prod_result[24].
DSP Report: operator prod_result[24] is absorbed into DSP prod_result[24].
DSP Report: Generating DSP prod_result[24], operation Mode is: A*B.
DSP Report: operator prod_result[24] is absorbed into DSP prod_result[24].
DSP Report: operator prod_result[24] is absorbed into DSP prod_result[24].
DSP Report: Generating DSP prod_result[24], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[24] is absorbed into DSP prod_result[24].
DSP Report: operator prod_result[24] is absorbed into DSP prod_result[24].
DSP Report: Generating DSP prod_result[15], operation Mode is: A*B.
DSP Report: operator prod_result[15] is absorbed into DSP prod_result[15].
DSP Report: operator prod_result[15] is absorbed into DSP prod_result[15].
DSP Report: Generating DSP prod_result[15], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[15] is absorbed into DSP prod_result[15].
DSP Report: operator prod_result[15] is absorbed into DSP prod_result[15].
DSP Report: Generating DSP prod_result[15], operation Mode is: A*B.
DSP Report: operator prod_result[15] is absorbed into DSP prod_result[15].
DSP Report: operator prod_result[15] is absorbed into DSP prod_result[15].
DSP Report: Generating DSP prod_result[15], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[15] is absorbed into DSP prod_result[15].
DSP Report: operator prod_result[15] is absorbed into DSP prod_result[15].
DSP Report: Generating DSP prod_result[13], operation Mode is: A*B.
DSP Report: operator prod_result[13] is absorbed into DSP prod_result[13].
DSP Report: operator prod_result[13] is absorbed into DSP prod_result[13].
DSP Report: Generating DSP prod_result[13], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[13] is absorbed into DSP prod_result[13].
DSP Report: operator prod_result[13] is absorbed into DSP prod_result[13].
DSP Report: Generating DSP prod_result[13], operation Mode is: A*B.
DSP Report: operator prod_result[13] is absorbed into DSP prod_result[13].
DSP Report: operator prod_result[13] is absorbed into DSP prod_result[13].
DSP Report: Generating DSP prod_result[13], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[13] is absorbed into DSP prod_result[13].
DSP Report: operator prod_result[13] is absorbed into DSP prod_result[13].
DSP Report: Generating DSP prod_result[14], operation Mode is: A*B.
DSP Report: operator prod_result[14] is absorbed into DSP prod_result[14].
DSP Report: operator prod_result[14] is absorbed into DSP prod_result[14].
DSP Report: Generating DSP prod_result[14], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[14] is absorbed into DSP prod_result[14].
DSP Report: operator prod_result[14] is absorbed into DSP prod_result[14].
DSP Report: Generating DSP prod_result[14], operation Mode is: A*B.
DSP Report: operator prod_result[14] is absorbed into DSP prod_result[14].
DSP Report: operator prod_result[14] is absorbed into DSP prod_result[14].
DSP Report: Generating DSP prod_result[14], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[14] is absorbed into DSP prod_result[14].
DSP Report: operator prod_result[14] is absorbed into DSP prod_result[14].
DSP Report: Generating DSP prod_result[11], operation Mode is: A*B.
DSP Report: operator prod_result[11] is absorbed into DSP prod_result[11].
DSP Report: operator prod_result[11] is absorbed into DSP prod_result[11].
DSP Report: Generating DSP prod_result[11], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[11] is absorbed into DSP prod_result[11].
DSP Report: operator prod_result[11] is absorbed into DSP prod_result[11].
DSP Report: Generating DSP prod_result[11], operation Mode is: A*B.
DSP Report: operator prod_result[11] is absorbed into DSP prod_result[11].
DSP Report: operator prod_result[11] is absorbed into DSP prod_result[11].
DSP Report: Generating DSP prod_result[11], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[11] is absorbed into DSP prod_result[11].
DSP Report: operator prod_result[11] is absorbed into DSP prod_result[11].
DSP Report: Generating DSP prod_result[9], operation Mode is: A*B.
DSP Report: operator prod_result[9] is absorbed into DSP prod_result[9].
DSP Report: operator prod_result[9] is absorbed into DSP prod_result[9].
DSP Report: Generating DSP prod_result[9], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[9] is absorbed into DSP prod_result[9].
DSP Report: operator prod_result[9] is absorbed into DSP prod_result[9].
DSP Report: Generating DSP prod_result[9], operation Mode is: A*B.
DSP Report: operator prod_result[9] is absorbed into DSP prod_result[9].
DSP Report: operator prod_result[9] is absorbed into DSP prod_result[9].
DSP Report: Generating DSP prod_result[9], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[9] is absorbed into DSP prod_result[9].
DSP Report: operator prod_result[9] is absorbed into DSP prod_result[9].
DSP Report: Generating DSP prod_result[10], operation Mode is: A*B.
DSP Report: operator prod_result[10] is absorbed into DSP prod_result[10].
DSP Report: operator prod_result[10] is absorbed into DSP prod_result[10].
DSP Report: Generating DSP prod_result[10], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[10] is absorbed into DSP prod_result[10].
DSP Report: operator prod_result[10] is absorbed into DSP prod_result[10].
DSP Report: Generating DSP prod_result[10], operation Mode is: A*B.
DSP Report: operator prod_result[10] is absorbed into DSP prod_result[10].
DSP Report: operator prod_result[10] is absorbed into DSP prod_result[10].
DSP Report: Generating DSP prod_result[10], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[10] is absorbed into DSP prod_result[10].
DSP Report: operator prod_result[10] is absorbed into DSP prod_result[10].
DSP Report: Generating DSP prod_result[12], operation Mode is: A*B.
DSP Report: operator prod_result[12] is absorbed into DSP prod_result[12].
DSP Report: operator prod_result[12] is absorbed into DSP prod_result[12].
DSP Report: Generating DSP prod_result[12], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[12] is absorbed into DSP prod_result[12].
DSP Report: operator prod_result[12] is absorbed into DSP prod_result[12].
DSP Report: Generating DSP prod_result[12], operation Mode is: A*B.
DSP Report: operator prod_result[12] is absorbed into DSP prod_result[12].
DSP Report: operator prod_result[12] is absorbed into DSP prod_result[12].
DSP Report: Generating DSP prod_result[12], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[12] is absorbed into DSP prod_result[12].
DSP Report: operator prod_result[12] is absorbed into DSP prod_result[12].
DSP Report: Generating DSP prod_result[7], operation Mode is: A*B.
DSP Report: operator prod_result[7] is absorbed into DSP prod_result[7].
DSP Report: operator prod_result[7] is absorbed into DSP prod_result[7].
DSP Report: Generating DSP prod_result[7], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[7] is absorbed into DSP prod_result[7].
DSP Report: operator prod_result[7] is absorbed into DSP prod_result[7].
DSP Report: Generating DSP prod_result[7], operation Mode is: A*B.
DSP Report: operator prod_result[7] is absorbed into DSP prod_result[7].
DSP Report: operator prod_result[7] is absorbed into DSP prod_result[7].
DSP Report: Generating DSP prod_result[7], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[7] is absorbed into DSP prod_result[7].
DSP Report: operator prod_result[7] is absorbed into DSP prod_result[7].
DSP Report: Generating DSP prod_result[5], operation Mode is: A*B.
DSP Report: operator prod_result[5] is absorbed into DSP prod_result[5].
DSP Report: operator prod_result[5] is absorbed into DSP prod_result[5].
DSP Report: Generating DSP prod_result[5], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[5] is absorbed into DSP prod_result[5].
DSP Report: operator prod_result[5] is absorbed into DSP prod_result[5].
DSP Report: Generating DSP prod_result[5], operation Mode is: A*B.
DSP Report: operator prod_result[5] is absorbed into DSP prod_result[5].
DSP Report: operator prod_result[5] is absorbed into DSP prod_result[5].
DSP Report: Generating DSP prod_result[5], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[5] is absorbed into DSP prod_result[5].
DSP Report: operator prod_result[5] is absorbed into DSP prod_result[5].
DSP Report: Generating DSP prod_result[6], operation Mode is: A*B.
DSP Report: operator prod_result[6] is absorbed into DSP prod_result[6].
DSP Report: operator prod_result[6] is absorbed into DSP prod_result[6].
DSP Report: Generating DSP prod_result[6], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[6] is absorbed into DSP prod_result[6].
DSP Report: operator prod_result[6] is absorbed into DSP prod_result[6].
DSP Report: Generating DSP prod_result[6], operation Mode is: A*B.
DSP Report: operator prod_result[6] is absorbed into DSP prod_result[6].
DSP Report: operator prod_result[6] is absorbed into DSP prod_result[6].
DSP Report: Generating DSP prod_result[6], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[6] is absorbed into DSP prod_result[6].
DSP Report: operator prod_result[6] is absorbed into DSP prod_result[6].
DSP Report: Generating DSP prod_result[3], operation Mode is: A*B.
DSP Report: operator prod_result[3] is absorbed into DSP prod_result[3].
DSP Report: operator prod_result[3] is absorbed into DSP prod_result[3].
DSP Report: Generating DSP prod_result[3], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[3] is absorbed into DSP prod_result[3].
DSP Report: operator prod_result[3] is absorbed into DSP prod_result[3].
DSP Report: Generating DSP prod_result[3], operation Mode is: A*B.
DSP Report: operator prod_result[3] is absorbed into DSP prod_result[3].
DSP Report: operator prod_result[3] is absorbed into DSP prod_result[3].
DSP Report: Generating DSP prod_result[3], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[3] is absorbed into DSP prod_result[3].
DSP Report: operator prod_result[3] is absorbed into DSP prod_result[3].
DSP Report: Generating DSP prod_result[1], operation Mode is: A*B.
DSP Report: operator prod_result[1] is absorbed into DSP prod_result[1].
DSP Report: operator prod_result[1] is absorbed into DSP prod_result[1].
DSP Report: Generating DSP prod_result[1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[1] is absorbed into DSP prod_result[1].
DSP Report: operator prod_result[1] is absorbed into DSP prod_result[1].
DSP Report: Generating DSP prod_result[1], operation Mode is: A*B.
DSP Report: operator prod_result[1] is absorbed into DSP prod_result[1].
DSP Report: operator prod_result[1] is absorbed into DSP prod_result[1].
DSP Report: Generating DSP prod_result[1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[1] is absorbed into DSP prod_result[1].
DSP Report: operator prod_result[1] is absorbed into DSP prod_result[1].
DSP Report: Generating DSP prod_result[2], operation Mode is: A*B.
DSP Report: operator prod_result[2] is absorbed into DSP prod_result[2].
DSP Report: operator prod_result[2] is absorbed into DSP prod_result[2].
DSP Report: Generating DSP prod_result[2], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[2] is absorbed into DSP prod_result[2].
DSP Report: operator prod_result[2] is absorbed into DSP prod_result[2].
DSP Report: Generating DSP prod_result[2], operation Mode is: A*B.
DSP Report: operator prod_result[2] is absorbed into DSP prod_result[2].
DSP Report: operator prod_result[2] is absorbed into DSP prod_result[2].
DSP Report: Generating DSP prod_result[2], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[2] is absorbed into DSP prod_result[2].
DSP Report: operator prod_result[2] is absorbed into DSP prod_result[2].
DSP Report: Generating DSP prod_result[4], operation Mode is: A*B.
DSP Report: operator prod_result[4] is absorbed into DSP prod_result[4].
DSP Report: operator prod_result[4] is absorbed into DSP prod_result[4].
DSP Report: Generating DSP prod_result[4], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[4] is absorbed into DSP prod_result[4].
DSP Report: operator prod_result[4] is absorbed into DSP prod_result[4].
DSP Report: Generating DSP prod_result[4], operation Mode is: A*B.
DSP Report: operator prod_result[4] is absorbed into DSP prod_result[4].
DSP Report: operator prod_result[4] is absorbed into DSP prod_result[4].
DSP Report: Generating DSP prod_result[4], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[4] is absorbed into DSP prod_result[4].
DSP Report: operator prod_result[4] is absorbed into DSP prod_result[4].
DSP Report: Generating DSP prod_result[8], operation Mode is: A*B.
DSP Report: operator prod_result[8] is absorbed into DSP prod_result[8].
DSP Report: operator prod_result[8] is absorbed into DSP prod_result[8].
DSP Report: Generating DSP prod_result[8], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[8] is absorbed into DSP prod_result[8].
DSP Report: operator prod_result[8] is absorbed into DSP prod_result[8].
DSP Report: Generating DSP prod_result[8], operation Mode is: A*B.
DSP Report: operator prod_result[8] is absorbed into DSP prod_result[8].
DSP Report: operator prod_result[8] is absorbed into DSP prod_result[8].
DSP Report: Generating DSP prod_result[8], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[8] is absorbed into DSP prod_result[8].
DSP Report: operator prod_result[8] is absorbed into DSP prod_result[8].
DSP Report: Generating DSP prod_result[16], operation Mode is: A*B.
DSP Report: operator prod_result[16] is absorbed into DSP prod_result[16].
DSP Report: operator prod_result[16] is absorbed into DSP prod_result[16].
DSP Report: Generating DSP prod_result[16], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[16] is absorbed into DSP prod_result[16].
DSP Report: operator prod_result[16] is absorbed into DSP prod_result[16].
DSP Report: Generating DSP prod_result[16], operation Mode is: A*B.
DSP Report: operator prod_result[16] is absorbed into DSP prod_result[16].
DSP Report: operator prod_result[16] is absorbed into DSP prod_result[16].
DSP Report: Generating DSP prod_result[16], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[16] is absorbed into DSP prod_result[16].
DSP Report: operator prod_result[16] is absorbed into DSP prod_result[16].
DSP Report: Generating DSP prod_result[32], operation Mode is: A*B.
DSP Report: operator prod_result[32] is absorbed into DSP prod_result[32].
DSP Report: operator prod_result[32] is absorbed into DSP prod_result[32].
DSP Report: Generating DSP prod_result[32], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[32] is absorbed into DSP prod_result[32].
DSP Report: operator prod_result[32] is absorbed into DSP prod_result[32].
DSP Report: Generating DSP prod_result[32], operation Mode is: A*B.
DSP Report: operator prod_result[32] is absorbed into DSP prod_result[32].
DSP Report: operator prod_result[32] is absorbed into DSP prod_result[32].
DSP Report: Generating DSP prod_result[32], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[32] is absorbed into DSP prod_result[32].
DSP Report: operator prod_result[32] is absorbed into DSP prod_result[32].
DSP Report: Generating DSP prod_result[64], operation Mode is: A*B.
DSP Report: operator prod_result[64] is absorbed into DSP prod_result[64].
DSP Report: operator prod_result[64] is absorbed into DSP prod_result[64].
DSP Report: Generating DSP prod_result[64], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[64] is absorbed into DSP prod_result[64].
DSP Report: operator prod_result[64] is absorbed into DSP prod_result[64].
DSP Report: Generating DSP prod_result[64], operation Mode is: A*B.
DSP Report: operator prod_result[64] is absorbed into DSP prod_result[64].
DSP Report: operator prod_result[64] is absorbed into DSP prod_result[64].
DSP Report: Generating DSP prod_result[64], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[64] is absorbed into DSP prod_result[64].
DSP Report: operator prod_result[64] is absorbed into DSP prod_result[64].
DSP Report: Generating DSP prod_result[0], operation Mode is: A*B.
DSP Report: operator prod_result[0] is absorbed into DSP prod_result[0].
DSP Report: operator prod_result[0] is absorbed into DSP prod_result[0].
DSP Report: Generating DSP prod_result[0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[0] is absorbed into DSP prod_result[0].
DSP Report: operator prod_result[0] is absorbed into DSP prod_result[0].
DSP Report: Generating DSP prod_result[0], operation Mode is: A*B.
DSP Report: operator prod_result[0] is absorbed into DSP prod_result[0].
DSP Report: operator prod_result[0] is absorbed into DSP prod_result[0].
DSP Report: Generating DSP prod_result[0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_result[0] is absorbed into DSP prod_result[0].
DSP Report: operator prod_result[0] is absorbed into DSP prod_result[0].
DSP Report: Generating DSP IIR/IIR_2_4MHZ_NOTCH/result_acc2, operation Mode is: A*B.
DSP Report: operator IIR/IIR_2_4MHZ_NOTCH/result_acc2 is absorbed into DSP IIR/IIR_2_4MHZ_NOTCH/result_acc2.
DSP Report: Generating DSP IIR/IIR_2_4MHZ_NOTCH/result_acc0, operation Mode is: PCIN+A*B.
DSP Report: operator IIR/IIR_2_4MHZ_NOTCH/result_acc0 is absorbed into DSP IIR/IIR_2_4MHZ_NOTCH/result_acc0.
DSP Report: operator IIR/IIR_2_4MHZ_NOTCH/result_acc3 is absorbed into DSP IIR/IIR_2_4MHZ_NOTCH/result_acc0.
DSP Report: Generating DSP IIR/IIR_2_4MHZ_NOTCH/result_acc0, operation Mode is: PCIN+A*B.
DSP Report: operator IIR/IIR_2_4MHZ_NOTCH/result_acc0 is absorbed into DSP IIR/IIR_2_4MHZ_NOTCH/result_acc0.
DSP Report: operator IIR/IIR_2_4MHZ_NOTCH/result_acc3 is absorbed into DSP IIR/IIR_2_4MHZ_NOTCH/result_acc0.
DSP Report: Generating DSP IIR/IIR_2_4MHZ_NOTCH/result_acc2, operation Mode is: A*B.
DSP Report: operator IIR/IIR_2_4MHZ_NOTCH/result_acc2 is absorbed into DSP IIR/IIR_2_4MHZ_NOTCH/result_acc2.
DSP Report: Generating DSP IIR/IIR_2_4MHZ_NOTCH/result_acc1, operation Mode is: PCIN+A*B.
DSP Report: operator IIR/IIR_2_4MHZ_NOTCH/result_acc1 is absorbed into DSP IIR/IIR_2_4MHZ_NOTCH/result_acc1.
DSP Report: operator IIR/IIR_2_4MHZ_NOTCH/result_acc2 is absorbed into DSP IIR/IIR_2_4MHZ_NOTCH/result_acc1.
DSP Report: Generating DSP IIR/IIR_1MHZ_NOTCH/result_acc2, operation Mode is: A*B.
DSP Report: operator IIR/IIR_1MHZ_NOTCH/result_acc2 is absorbed into DSP IIR/IIR_1MHZ_NOTCH/result_acc2.
DSP Report: Generating DSP IIR/IIR_1MHZ_NOTCH/result_acc0, operation Mode is: PCIN+A*B.
DSP Report: operator IIR/IIR_1MHZ_NOTCH/result_acc0 is absorbed into DSP IIR/IIR_1MHZ_NOTCH/result_acc0.
DSP Report: operator IIR/IIR_1MHZ_NOTCH/result_acc3 is absorbed into DSP IIR/IIR_1MHZ_NOTCH/result_acc0.
DSP Report: Generating DSP IIR/IIR_1MHZ_NOTCH/result_acc0, operation Mode is: PCIN+A*B.
DSP Report: operator IIR/IIR_1MHZ_NOTCH/result_acc0 is absorbed into DSP IIR/IIR_1MHZ_NOTCH/result_acc0.
DSP Report: operator IIR/IIR_1MHZ_NOTCH/result_acc3 is absorbed into DSP IIR/IIR_1MHZ_NOTCH/result_acc0.
DSP Report: Generating DSP IIR/IIR_1MHZ_NOTCH/result_acc2, operation Mode is: A*B.
DSP Report: operator IIR/IIR_1MHZ_NOTCH/result_acc2 is absorbed into DSP IIR/IIR_1MHZ_NOTCH/result_acc2.
DSP Report: Generating DSP IIR/IIR_1MHZ_NOTCH/result_acc1, operation Mode is: PCIN+A*B.
DSP Report: operator IIR/IIR_1MHZ_NOTCH/result_acc1 is absorbed into DSP IIR/IIR_1MHZ_NOTCH/result_acc1.
DSP Report: operator IIR/IIR_1MHZ_NOTCH/result_acc2 is absorbed into DSP IIR/IIR_1MHZ_NOTCH/result_acc1.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[2][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[2][12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[2][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[2][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[2][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[2][16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[2][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[2][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[2][19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_1MHZ_NOTCH/num_coeff_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_1MHZ_NOTCH/num_coeff_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_1MHZ_NOTCH/num_coeff_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_1MHZ_NOTCH/num_coeff_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_1MHZ_NOTCH/num_coeff_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_1MHZ_NOTCH/num_coeff_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_1MHZ_NOTCH/num_coeff_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_1MHZ_NOTCH/num_coeff_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_1MHZ_NOTCH/num_coeff_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_1MHZ_NOTCH/num_coeff_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_1MHZ_NOTCH/num_coeff_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_1MHZ_NOTCH/num_coeff_reg[2][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_1MHZ_NOTCH/num_coeff_reg[2][12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_1MHZ_NOTCH/num_coeff_reg[2][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_1MHZ_NOTCH/num_coeff_reg[2][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_1MHZ_NOTCH/num_coeff_reg[2][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_1MHZ_NOTCH/num_coeff_reg[2][16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_1MHZ_NOTCH/num_coeff_reg[2][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_1MHZ_NOTCH/num_coeff_reg[2][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_1MHZ_NOTCH/num_coeff_reg[2][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/den_coeff_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/den_coeff_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/den_coeff_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/den_coeff_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/den_coeff_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/den_coeff_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/den_coeff_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/den_coeff_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/den_coeff_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/den_coeff_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/den_coeff_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/den_coeff_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/den_coeff_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/den_coeff_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/den_coeff_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/den_coeff_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/den_coeff_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/den_coeff_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/den_coeff_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/den_coeff_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_2_4MHZ_NOTCH/num_coeff_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_1MHZ_NOTCH/den_coeff_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_1MHZ_NOTCH/den_coeff_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_1MHZ_NOTCH/den_coeff_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_1MHZ_NOTCH/den_coeff_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_1MHZ_NOTCH/den_coeff_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_1MHZ_NOTCH/den_coeff_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_1MHZ_NOTCH/den_coeff_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_1MHZ_NOTCH/den_coeff_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_1MHZ_NOTCH/den_coeff_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_1MHZ_NOTCH/den_coeff_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_1MHZ_NOTCH/den_coeff_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_1MHZ_NOTCH/den_coeff_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_1MHZ_NOTCH/den_coeff_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_1MHZ_NOTCH/den_coeff_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_1MHZ_NOTCH/den_coeff_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_1MHZ_NOTCH/den_coeff_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_1MHZ_NOTCH/den_coeff_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIR/IIR_1MHZ_NOTCH/den_coeff_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_1MHZ_NOTCH/den_coeff_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IIR/IIR_1MHZ_NOTCH/den_coeff_reg[0][19] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[71][19]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[71][18]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[71][17]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[71][16]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[71][15]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[71][14]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[71][13]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[71][12]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[71][11]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[71][10]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[71][9]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[71][8]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[71][7]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[71][6]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[71][5]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[71][4]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[71][3]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[71][2]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[71][1]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[71][0]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[71][19]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[71][18]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[71][17]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[71][16]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[71][15]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[71][14]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[71][13]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[71][12]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[71][11]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[71][10]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[71][9]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[71][8]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[71][7]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[71][6]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[71][5]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[71][4]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[71][3]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[71][2]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[71][1]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[71][0]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[69][19]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[69][18]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[69][17]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[69][16]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[69][15]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[69][14]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[69][13]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[69][12]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[69][11]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[69][10]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[69][9]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[69][8]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[69][7]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[69][6]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[69][5]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[69][4]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[69][3]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[69][2]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[69][1]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[69][0]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[69][19]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[69][18]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[69][17]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[69][16]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[69][15]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[69][14]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[69][13]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[69][12]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[69][11]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[69][10]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[69][9]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[69][8]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[69][7]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[69][6]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[69][5]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[69][4]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[69][3]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[69][2]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[69][1]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase1_reg[69][0]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[70][19]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[70][18]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[70][17]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[70][16]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[70][15]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[70][14]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[70][13]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[70][12]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[70][11]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[70][10]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[70][9]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[70][8]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[70][7]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[70][6]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[70][5]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[70][4]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[70][3]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[70][2]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[70][1]) is unused and will be removed from module fractional_decimator.
WARNING: [Synth 8-3332] Sequential element (coeff_phase2_reg[70][0]) is unused and will be removed from module fractional_decimator.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 850.410 ; gain = 593.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+---------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fractional_decimator | (PCIN>>17)+A*B | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IIR                  | A*B            | 20     | 16     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IIR                  | PCIN+A*B       | 20     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IIR                  | PCIN+A*B       | 20     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IIR                  | A*B            | 20     | 16     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IIR                  | PCIN+A*B       | 20     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IIR                  | A*B            | 20     | 16     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IIR                  | PCIN+A*B       | 20     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IIR                  | PCIN+A*B       | 20     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IIR                  | A*B            | 20     | 16     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IIR                  | PCIN+A*B       | 20     | 16     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/fractional_decimator.sv:106]
INFO: [Common 17-14] Message 'Synth 8-5844' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 896.383 ; gain = 639.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 996.703 ; gain = 739.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1037.438 ; gain = 780.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_0_4903 is driving 108 big block pins (URAM, BRAM and DSP loads). Created 11 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_4913 is driving 114 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_4898 is driving 122 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1037.438 ; gain = 780.730
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1037.438 ; gain = 780.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1037.438 ; gain = 780.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1037.438 ; gain = 780.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1037.438 ; gain = 780.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1037.438 ; gain = 780.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   819|
|3     |DSP48E1 |   302|
|4     |LUT1    |    95|
|5     |LUT2    |  1693|
|6     |LUT3    |  1428|
|7     |LUT4    |  1323|
|8     |LUT5    |    39|
|9     |LUT6    |    85|
|10    |FDCE    |  1440|
|11    |IBUF    |    28|
|12    |OBUF    |    61|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------+------------------------------------------+------+
|      |Instance               |Module                                    |Cells |
+------+-----------------------+------------------------------------------+------+
|1     |top                    |                                          |  7314|
|2     |  CIC                  |CIC                                       |   164|
|3     |    ARITH_HANDLER      |rounding_overflow_arith__parameterized1   |     4|
|4     |    COMB_INST_0        |COMB                                      |    75|
|5     |    INTEG_INST_0       |INTEG                                     |    40|
|6     |  FRACTIONAL_DECIMATOR |fractional_decimator                      |  6543|
|7     |  IIR                  |IIR_chain                                 |   490|
|8     |    IIR_1MHZ_NOTCH     |IIR__parameterized0                       |   225|
|9     |      ROUNDING_INST    |rounding_overflow_arith__parameterized0_0 |     7|
|10    |    IIR_2_4MHZ_NOTCH   |IIR                                       |   265|
|11    |      ROUNDING_INST    |rounding_overflow_arith__parameterized0   |     7|
+------+-----------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1037.438 ; gain = 780.730
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3120 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1037.438 ; gain = 344.820
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1037.438 ; gain = 780.730
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1149 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'CORE' is not ideal for floorplanning, since the cellview 'fractional_decimator' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
316 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 1037.438 ; gain = 793.602
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Mustafa/Projects/Digital_Design/Si_Clash/DFE_Filter_Array/FPGA_Imp/core_v/core_v.runs/synth_1/CORE.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CORE_utilization_synth.rpt -pb CORE_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1037.438 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 19 21:08:30 2025...
