

================================================================
== Vivado HLS Report for 'fc_6'
================================================================
* Date:           Wed Oct 31 20:17:58 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        lenet
* Solution:       lenet
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.434|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  13356|  13356|  13356|  13356|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+------+------+----------+-----------+-----------+------+----------+
        |           |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1   |  1320|  1320|        11|          -|          -|   120|    no    |
        |- Loop 2   |  1320|  1320|        11|          -|          -|   120|    no    |
        |- Loop 3   |  1320|  1320|        11|          -|          -|   120|    no    |
        |- Loop 4   |  1320|  1320|        11|          -|          -|   120|    no    |
        |- Loop 5   |  1320|  1320|        11|          -|          -|   120|    no    |
        |- Loop 6   |  1320|  1320|        11|          -|          -|   120|    no    |
        |- Loop 7   |  1320|  1320|        11|          -|          -|   120|    no    |
        |- Loop 8   |  1320|  1320|        11|          -|          -|   120|    no    |
        |- Loop 9   |  1320|  1320|        11|          -|          -|   120|    no    |
        |- Loop 10  |  1320|  1320|        11|          -|          -|   120|    no    |
        +-----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    946|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|   1764|
|Register         |        -|      -|    2073|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    2421|   3421|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       2|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |conv1_fadd_32ns_3bkb_U64  |conv1_fadd_32ns_3bkb  |        0|      2|  205|  390|
    |conv1_fmul_32ns_3cud_U65  |conv1_fmul_32ns_3cud  |        0|      3|  143|  321|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      5|  348|  711|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |c_3_1_fu_878_p2        |     +    |      0|  0|  15|           7|           1|
    |c_3_2_fu_925_p2        |     +    |      0|  0|  15|           7|           1|
    |c_3_3_fu_972_p2        |     +    |      0|  0|  15|           7|           1|
    |c_3_4_fu_1019_p2       |     +    |      0|  0|  15|           7|           1|
    |c_3_5_fu_1066_p2       |     +    |      0|  0|  15|           7|           1|
    |c_3_6_fu_1113_p2       |     +    |      0|  0|  15|           7|           1|
    |c_3_7_fu_1160_p2       |     +    |      0|  0|  15|           7|           1|
    |c_3_8_fu_1207_p2       |     +    |      0|  0|  15|           7|           1|
    |c_3_9_fu_1254_p2       |     +    |      0|  0|  15|           7|           1|
    |c_3_fu_833_p2          |     +    |      0|  0|  15|           7|           1|
    |sum1_fu_889_p2         |     +    |      0|  0|  38|          31|           1|
    |sum2_fu_1171_p2        |     +    |      0|  0|  38|          31|           3|
    |sum3_fu_936_p2         |     +    |      0|  0|  38|          31|           2|
    |sum4_fu_1218_p2        |     +    |      0|  0|  38|          31|           4|
    |sum5_fu_983_p2         |     +    |      0|  0|  38|          31|           2|
    |sum6_fu_1265_p2        |     +    |      0|  0|  38|          31|           4|
    |sum7_fu_1030_p2        |     +    |      0|  0|  38|          31|           3|
    |sum9_fu_1077_p2        |     +    |      0|  0|  38|          31|           3|
    |sum_fu_1124_p2         |     +    |      0|  0|  38|          31|           3|
    |tmp_44_fu_844_p2       |     +    |      0|  0|  38|          31|           7|
    |tmp_46_fu_894_p2       |     +    |      0|  0|  38|          31|           8|
    |tmp_48_fu_941_p2       |     +    |      0|  0|  38|          31|           9|
    |tmp_50_fu_988_p2       |     +    |      0|  0|  38|          31|           9|
    |tmp_52_fu_1035_p2      |     +    |      0|  0|  38|          31|          10|
    |tmp_54_fu_1082_p2      |     +    |      0|  0|  38|          31|          10|
    |tmp_56_fu_1129_p2      |     +    |      0|  0|  38|          31|          10|
    |tmp_58_fu_1176_p2      |     +    |      0|  0|  38|          31|          10|
    |tmp_60_fu_1223_p2      |     +    |      0|  0|  38|          31|          11|
    |exitcond_1_fu_872_p2   |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_2_fu_919_p2   |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_3_fu_966_p2   |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_4_fu_1013_p2  |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_5_fu_1060_p2  |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_6_fu_1107_p2  |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_7_fu_1154_p2  |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_8_fu_1201_p2  |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_9_fu_1248_p2  |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_fu_827_p2     |   icmp   |      0|  0|  11|           7|           5|
    |ap_block_state119_io   |    or    |      0|  0|   2|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 946|         699|         170|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+------+-----------+-----+-----------+
    |                 Name                 |  LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                             |  1177|        258|    1|        258|
    |ap_sig_ioackin_m_axi_bias_ARREADY     |     9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_weights_ARREADY  |     9|          2|    1|          2|
    |bias_blk_n_AR                         |     9|          2|    1|          2|
    |bias_blk_n_R                          |     9|          2|    1|          2|
    |c_1_reg_571                           |     9|          2|    7|         14|
    |c_2_reg_594                           |     9|          2|    7|         14|
    |c_4_reg_640                           |     9|          2|    7|         14|
    |c_5_reg_663                           |     9|          2|    7|         14|
    |c_6_reg_686                           |     9|          2|    7|         14|
    |c_7_reg_709                           |     9|          2|    7|         14|
    |c_8_reg_732                           |     9|          2|    7|         14|
    |c_9_reg_755                           |     9|          2|    7|         14|
    |c_reg_548                             |     9|          2|    7|         14|
    |c_s_reg_617                           |     9|          2|    7|         14|
    |grp_fu_766_p0                         |    50|         11|   32|        352|
    |grp_fu_766_p1                         |    53|         12|   32|        384|
    |grp_fu_780_p0                         |    50|         11|   32|        352|
    |input_0_0_address0                    |    50|         11|    7|         77|
    |m_axi_bias_ARADDR                     |    50|         11|   32|        352|
    |m_axi_weights_ARADDR                  |    50|         11|   32|        352|
    |output_r_address0                     |    50|         11|    4|         44|
    |tmp_1_32_reg_559                      |     9|          2|   32|         64|
    |tmp_2_35_reg_582                      |     9|          2|   32|         64|
    |tmp_3_38_reg_605                      |     9|          2|   32|         64|
    |tmp_4_41_reg_628                      |     9|          2|   32|         64|
    |tmp_5_44_reg_651                      |     9|          2|   32|         64|
    |tmp_6_47_reg_674                      |     9|          2|   32|         64|
    |tmp_7_50_reg_697                      |     9|          2|   32|         64|
    |tmp_8_53_reg_720                      |     9|          2|   32|         64|
    |tmp_9_56_reg_743                      |     9|          2|   32|         64|
    |tmp_s_reg_536                         |     9|          2|   32|         64|
    |weights_blk_n_AR                      |     9|          2|    1|          2|
    |weights_blk_n_R                       |     9|          2|    1|          2|
    +--------------------------------------+------+-----------+-----+-----------+
    |Total                                 |  1764|        388|  568|       2963|
    +--------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                             |  257|   0|  257|          0|
    |ap_reg_ioackin_m_axi_bias_ARREADY     |    1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_weights_ARREADY  |    1|   0|    1|          0|
    |bias_addr_1_read_reg_1413             |   32|   0|   32|          0|
    |bias_addr_2_read_reg_1463             |   32|   0|   32|          0|
    |bias_addr_3_read_reg_1513             |   32|   0|   32|          0|
    |bias_addr_4_read_reg_1563             |   32|   0|   32|          0|
    |bias_addr_5_read_reg_1613             |   32|   0|   32|          0|
    |bias_addr_6_read_reg_1663             |   32|   0|   32|          0|
    |bias_addr_7_read_reg_1713             |   32|   0|   32|          0|
    |bias_addr_8_read_reg_1763             |   32|   0|   32|          0|
    |bias_addr_9_read_reg_1802             |   32|   0|   32|          0|
    |bias_addr_read_reg_1350               |   32|   0|   32|          0|
    |c_1_reg_571                           |    7|   0|    7|          0|
    |c_2_reg_594                           |    7|   0|    7|          0|
    |c_3_1_reg_1376                        |    7|   0|    7|          0|
    |c_3_2_reg_1426                        |    7|   0|    7|          0|
    |c_3_3_reg_1476                        |    7|   0|    7|          0|
    |c_3_4_reg_1526                        |    7|   0|    7|          0|
    |c_3_5_reg_1576                        |    7|   0|    7|          0|
    |c_3_6_reg_1626                        |    7|   0|    7|          0|
    |c_3_7_reg_1676                        |    7|   0|    7|          0|
    |c_3_8_reg_1726                        |    7|   0|    7|          0|
    |c_3_9_reg_1776                        |    7|   0|    7|          0|
    |c_3_reg_1318                          |    7|   0|    7|          0|
    |c_4_reg_640                           |    7|   0|    7|          0|
    |c_5_reg_663                           |    7|   0|    7|          0|
    |c_6_reg_686                           |    7|   0|    7|          0|
    |c_7_reg_709                           |    7|   0|    7|          0|
    |c_8_reg_732                           |    7|   0|    7|          0|
    |c_9_reg_755                           |    7|   0|    7|          0|
    |c_reg_548                             |    7|   0|    7|          0|
    |c_s_reg_617                           |    7|   0|    7|          0|
    |reg_784                               |   32|   0|   32|          0|
    |reg_789                               |   32|   0|   32|          0|
    |reg_794                               |   32|   0|   32|          0|
    |sext2_cast_reg_1355                   |   30|   0|   31|          1|
    |sext_cast_reg_1302                    |   30|   0|   31|          1|
    |sum1_reg_1386                         |   31|   0|   31|          0|
    |sum2_reg_1686                         |   31|   0|   31|          0|
    |sum3_reg_1436                         |   31|   0|   31|          0|
    |sum4_reg_1736                         |   31|   0|   31|          0|
    |sum5_reg_1486                         |   31|   0|   31|          0|
    |sum6_reg_1786                         |   31|   0|   31|          0|
    |sum7_reg_1536                         |   31|   0|   31|          0|
    |sum9_reg_1586                         |   31|   0|   31|          0|
    |sum_reg_1636                          |   31|   0|   31|          0|
    |tmp_1_32_reg_559                      |   32|   0|   32|          0|
    |tmp_2_35_reg_582                      |   32|   0|   32|          0|
    |tmp_3_38_reg_605                      |   32|   0|   32|          0|
    |tmp_44_reg_1328                       |   31|   0|   31|          0|
    |tmp_46_reg_1391                       |   31|   0|   31|          0|
    |tmp_48_reg_1441                       |   31|   0|   31|          0|
    |tmp_4_41_reg_628                      |   32|   0|   32|          0|
    |tmp_50_reg_1491                       |   31|   0|   31|          0|
    |tmp_52_reg_1541                       |   31|   0|   31|          0|
    |tmp_54_reg_1591                       |   31|   0|   31|          0|
    |tmp_56_reg_1641                       |   31|   0|   31|          0|
    |tmp_58_reg_1691                       |   31|   0|   31|          0|
    |tmp_5_44_reg_651                      |   32|   0|   32|          0|
    |tmp_60_reg_1741                       |   31|   0|   31|          0|
    |tmp_6_47_reg_674                      |   32|   0|   32|          0|
    |tmp_7_50_reg_697                      |   32|   0|   32|          0|
    |tmp_8_53_reg_720                      |   32|   0|   32|          0|
    |tmp_9_56_reg_743                      |   32|   0|   32|          0|
    |tmp_s_reg_536                         |   32|   0|   32|          0|
    |weights_addr_1_read_reg_1396          |   32|   0|   32|          0|
    |weights_addr_2_read_reg_1446          |   32|   0|   32|          0|
    |weights_addr_3_read_reg_1496          |   32|   0|   32|          0|
    |weights_addr_4_read_reg_1546          |   32|   0|   32|          0|
    |weights_addr_5_read_reg_1596          |   32|   0|   32|          0|
    |weights_addr_6_read_reg_1646          |   32|   0|   32|          0|
    |weights_addr_7_read_reg_1696          |   32|   0|   32|          0|
    |weights_addr_8_read_reg_1746          |   32|   0|   32|          0|
    |weights_addr_9_read_reg_1791          |   32|   0|   32|          0|
    |weights_addr_read_reg_1333            |   32|   0|   32|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 | 2073|   0| 2075|          2|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |      fc_6      | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |      fc_6      | return value |
|ap_start                |  in |    1| ap_ctrl_hs |      fc_6      | return value |
|ap_done                 | out |    1| ap_ctrl_hs |      fc_6      | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |      fc_6      | return value |
|ap_ready                | out |    1| ap_ctrl_hs |      fc_6      | return value |
|input_0_0_address0      | out |    7|  ap_memory |    input_0_0   |     array    |
|input_0_0_ce0           | out |    1|  ap_memory |    input_0_0   |     array    |
|input_0_0_q0            |  in |   32|  ap_memory |    input_0_0   |     array    |
|m_axi_weights_AWVALID   | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWREADY   |  in |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWADDR    | out |   32|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWID      | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWLEN     | out |   32|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWSIZE    | out |    3|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWBURST   | out |    2|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWLOCK    | out |    2|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWCACHE   | out |    4|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWPROT    | out |    3|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWQOS     | out |    4|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWREGION  | out |    4|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWUSER    | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_WVALID    | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_WREADY    |  in |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_WDATA     | out |   32|    m_axi   |     weights    |    pointer   |
|m_axi_weights_WSTRB     | out |    4|    m_axi   |     weights    |    pointer   |
|m_axi_weights_WLAST     | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_WID       | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_WUSER     | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARVALID   | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARREADY   |  in |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARADDR    | out |   32|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARID      | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARLEN     | out |   32|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARSIZE    | out |    3|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARBURST   | out |    2|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARLOCK    | out |    2|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARCACHE   | out |    4|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARPROT    | out |    3|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARQOS     | out |    4|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARREGION  | out |    4|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARUSER    | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_RVALID    |  in |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_RREADY    | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_RDATA     |  in |   32|    m_axi   |     weights    |    pointer   |
|m_axi_weights_RLAST     |  in |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_RID       |  in |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_RUSER     |  in |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_RRESP     |  in |    2|    m_axi   |     weights    |    pointer   |
|m_axi_weights_BVALID    |  in |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_BREADY    | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_BRESP     |  in |    2|    m_axi   |     weights    |    pointer   |
|m_axi_weights_BID       |  in |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_BUSER     |  in |    1|    m_axi   |     weights    |    pointer   |
|weights_offset          |  in |   30|   ap_none  | weights_offset |    scalar    |
|m_axi_bias_AWVALID      | out |    1|    m_axi   |      bias      |    pointer   |
|m_axi_bias_AWREADY      |  in |    1|    m_axi   |      bias      |    pointer   |
|m_axi_bias_AWADDR       | out |   32|    m_axi   |      bias      |    pointer   |
|m_axi_bias_AWID         | out |    1|    m_axi   |      bias      |    pointer   |
|m_axi_bias_AWLEN        | out |   32|    m_axi   |      bias      |    pointer   |
|m_axi_bias_AWSIZE       | out |    3|    m_axi   |      bias      |    pointer   |
|m_axi_bias_AWBURST      | out |    2|    m_axi   |      bias      |    pointer   |
|m_axi_bias_AWLOCK       | out |    2|    m_axi   |      bias      |    pointer   |
|m_axi_bias_AWCACHE      | out |    4|    m_axi   |      bias      |    pointer   |
|m_axi_bias_AWPROT       | out |    3|    m_axi   |      bias      |    pointer   |
|m_axi_bias_AWQOS        | out |    4|    m_axi   |      bias      |    pointer   |
|m_axi_bias_AWREGION     | out |    4|    m_axi   |      bias      |    pointer   |
|m_axi_bias_AWUSER       | out |    1|    m_axi   |      bias      |    pointer   |
|m_axi_bias_WVALID       | out |    1|    m_axi   |      bias      |    pointer   |
|m_axi_bias_WREADY       |  in |    1|    m_axi   |      bias      |    pointer   |
|m_axi_bias_WDATA        | out |   32|    m_axi   |      bias      |    pointer   |
|m_axi_bias_WSTRB        | out |    4|    m_axi   |      bias      |    pointer   |
|m_axi_bias_WLAST        | out |    1|    m_axi   |      bias      |    pointer   |
|m_axi_bias_WID          | out |    1|    m_axi   |      bias      |    pointer   |
|m_axi_bias_WUSER        | out |    1|    m_axi   |      bias      |    pointer   |
|m_axi_bias_ARVALID      | out |    1|    m_axi   |      bias      |    pointer   |
|m_axi_bias_ARREADY      |  in |    1|    m_axi   |      bias      |    pointer   |
|m_axi_bias_ARADDR       | out |   32|    m_axi   |      bias      |    pointer   |
|m_axi_bias_ARID         | out |    1|    m_axi   |      bias      |    pointer   |
|m_axi_bias_ARLEN        | out |   32|    m_axi   |      bias      |    pointer   |
|m_axi_bias_ARSIZE       | out |    3|    m_axi   |      bias      |    pointer   |
|m_axi_bias_ARBURST      | out |    2|    m_axi   |      bias      |    pointer   |
|m_axi_bias_ARLOCK       | out |    2|    m_axi   |      bias      |    pointer   |
|m_axi_bias_ARCACHE      | out |    4|    m_axi   |      bias      |    pointer   |
|m_axi_bias_ARPROT       | out |    3|    m_axi   |      bias      |    pointer   |
|m_axi_bias_ARQOS        | out |    4|    m_axi   |      bias      |    pointer   |
|m_axi_bias_ARREGION     | out |    4|    m_axi   |      bias      |    pointer   |
|m_axi_bias_ARUSER       | out |    1|    m_axi   |      bias      |    pointer   |
|m_axi_bias_RVALID       |  in |    1|    m_axi   |      bias      |    pointer   |
|m_axi_bias_RREADY       | out |    1|    m_axi   |      bias      |    pointer   |
|m_axi_bias_RDATA        |  in |   32|    m_axi   |      bias      |    pointer   |
|m_axi_bias_RLAST        |  in |    1|    m_axi   |      bias      |    pointer   |
|m_axi_bias_RID          |  in |    1|    m_axi   |      bias      |    pointer   |
|m_axi_bias_RUSER        |  in |    1|    m_axi   |      bias      |    pointer   |
|m_axi_bias_RRESP        |  in |    2|    m_axi   |      bias      |    pointer   |
|m_axi_bias_BVALID       |  in |    1|    m_axi   |      bias      |    pointer   |
|m_axi_bias_BREADY       | out |    1|    m_axi   |      bias      |    pointer   |
|m_axi_bias_BRESP        |  in |    2|    m_axi   |      bias      |    pointer   |
|m_axi_bias_BID          |  in |    1|    m_axi   |      bias      |    pointer   |
|m_axi_bias_BUSER        |  in |    1|    m_axi   |      bias      |    pointer   |
|bias_offset             |  in |   30|   ap_none  |   bias_offset  |    scalar    |
|output_r_address0       | out |    4|  ap_memory |    output_r    |     array    |
|output_r_ce0            | out |    1|  ap_memory |    output_r    |     array    |
|output_r_we0            | out |    1|  ap_memory |    output_r    |     array    |
|output_r_d0             | out |   32|  ap_memory |    output_r    |     array    |
+------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 257
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!exitcond)
	19  / (exitcond)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	8  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / (!exitcond_1)
	44  / (exitcond_1)
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	33  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / (!exitcond_2)
	69  / (exitcond_2)
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	58  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / (!exitcond_3)
	94  / (exitcond_3)
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	83  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / (!exitcond_4)
	119  / (exitcond_4)
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	108  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / (!exitcond_5)
	144  / (exitcond_5)
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	133  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / (!exitcond_6)
	169  / (exitcond_6)
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	158  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / (!exitcond_7)
	194  / (exitcond_7)
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	183  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / (!exitcond_8)
	219  / (exitcond_8)
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	208  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	226  / true
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / (!exitcond_9)
	244  / (exitcond_9)
234 --> 
	235  / true
235 --> 
	236  / true
236 --> 
	237  / true
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	242  / true
242 --> 
	243  / true
243 --> 
	233  / true
244 --> 
	245  / true
245 --> 
	246  / true
246 --> 
	247  / true
247 --> 
	248  / true
248 --> 
	249  / true
249 --> 
	250  / true
250 --> 
	251  / true
251 --> 
	252  / true
252 --> 
	253  / true
253 --> 
	254  / true
254 --> 
	255  / true
255 --> 
	256  / true
256 --> 
	257  / true
257 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.75>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%weights_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %weights_offset)"   --->   Operation 258 'read' 'weights_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_43 = zext i30 %weights_offset_read to i64"   --->   Operation 259 'zext' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr float* %weights, i64 %tmp_43"   --->   Operation 260 'getelementptr' 'weights_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [7/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 261 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 262 [6/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 262 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 263 [5/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 263 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 264 [4/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 264 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 265 [3/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 265 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 266 [2/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 266 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%bias_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %bias_offset)"   --->   Operation 267 'read' 'bias_offset_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %bias, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 120, [10 x i8]* @p_str10, [6 x i8]* @p_str8, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 268 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %weights, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1200, [12 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 269 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:238]   --->   Operation 270 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [10 x float]* %output_r, i64 0, i64 0" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:239]   --->   Operation 271 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%sext_cast = zext i30 %weights_offset_read to i31" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 272 'zext' 'sext_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 273 [1/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 273 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 274 [1/1] (1.76ns)   --->   "br label %2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 274 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_s = phi float [ 0.000000e+00, %0 ], [ %tmp_13, %3 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 275 'phi' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "%c = phi i7 [ 0, %0 ], [ %c_3, %3 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 276 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 277 [1/1] (1.48ns)   --->   "%exitcond = icmp eq i7 %c, -8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 277 'icmp' 'exitcond' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 278 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 278 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 279 [1/1] (1.87ns)   --->   "%c_3 = add i7 %c, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 279 'add' 'c_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %1, label %3" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 280 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_11 = zext i7 %c to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 281 'zext' 'tmp_11' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "%input_0_0_addr = getelementptr [120 x float]* %input_0_0, i64 0, i64 %tmp_11" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 282 'getelementptr' 'input_0_0_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 283 [2/2] (3.25ns)   --->   "%input_0_0_load = load float* %input_0_0_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 283 'load' 'input_0_0_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 284 [1/1] (2.49ns)   --->   "%tmp_44 = add i31 %sext_cast, 120" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 284 'add' 'tmp_44' <Predicate = (exitcond)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 285 [1/1] (8.75ns)   --->   "%weights_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %weights_addr)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 285 'read' 'weights_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 286 [1/2] (3.25ns)   --->   "%input_0_0_load = load float* %input_0_0_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 286 'load' 'input_0_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 10 <SV = 9> <Delay = 6.76>
ST_10 : Operation 287 [4/4] (6.76ns)   --->   "%tmp_12 = fmul float %weights_addr_read, %input_0_0_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 287 'fmul' 'tmp_12' <Predicate = true> <Delay = 6.76> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 288 [3/4] (5.70ns)   --->   "%tmp_12 = fmul float %weights_addr_read, %input_0_0_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 288 'fmul' 'tmp_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 289 [2/4] (5.70ns)   --->   "%tmp_12 = fmul float %weights_addr_read, %input_0_0_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 289 'fmul' 'tmp_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.70>
ST_13 : Operation 290 [1/4] (5.70ns)   --->   "%tmp_12 = fmul float %weights_addr_read, %input_0_0_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 290 'fmul' 'tmp_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 9.43>
ST_14 : Operation 291 [5/5] (9.43ns)   --->   "%tmp_13 = fadd float %tmp_s, %tmp_12" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 291 'fadd' 'tmp_13' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 292 [4/5] (7.25ns)   --->   "%tmp_13 = fadd float %tmp_s, %tmp_12" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 292 'fadd' 'tmp_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 293 [3/5] (7.25ns)   --->   "%tmp_13 = fadd float %tmp_s, %tmp_12" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 293 'fadd' 'tmp_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 294 [2/5] (7.25ns)   --->   "%tmp_13 = fadd float %tmp_s, %tmp_12" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 294 'fadd' 'tmp_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 295 [1/5] (7.25ns)   --->   "%tmp_13 = fadd float %tmp_s, %tmp_12" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 295 'fadd' 'tmp_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 296 [1/1] (0.00ns)   --->   "br label %2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 296 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 8> <Delay = 8.75>
ST_19 : Operation 297 [1/1] (0.00ns)   --->   "%sext2 = zext i30 %bias_offset_read to i64"   --->   Operation 297 'zext' 'sext2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 298 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr float* %bias, i64 %sext2"   --->   Operation 298 'getelementptr' 'bias_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 299 [7/7] (8.75ns)   --->   "%bias_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 299 'readreq' 'bias_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_45 = zext i31 %tmp_44 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 300 'zext' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 301 [1/1] (0.00ns)   --->   "%weights_addr_1 = getelementptr float* %weights, i64 %tmp_45" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 301 'getelementptr' 'weights_addr_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 302 [7/7] (8.75ns)   --->   "%p_rd_req1 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_1, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 302 'readreq' 'p_rd_req1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 9> <Delay = 8.75>
ST_20 : Operation 303 [6/7] (8.75ns)   --->   "%bias_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 303 'readreq' 'bias_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 304 [6/7] (8.75ns)   --->   "%p_rd_req1 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_1, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 304 'readreq' 'p_rd_req1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 10> <Delay = 8.75>
ST_21 : Operation 305 [5/7] (8.75ns)   --->   "%bias_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 305 'readreq' 'bias_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 306 [5/7] (8.75ns)   --->   "%p_rd_req1 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_1, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 306 'readreq' 'p_rd_req1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 11> <Delay = 8.75>
ST_22 : Operation 307 [4/7] (8.75ns)   --->   "%bias_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 307 'readreq' 'bias_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 308 [4/7] (8.75ns)   --->   "%p_rd_req1 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_1, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 308 'readreq' 'p_rd_req1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 12> <Delay = 8.75>
ST_23 : Operation 309 [3/7] (8.75ns)   --->   "%bias_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 309 'readreq' 'bias_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 310 [3/7] (8.75ns)   --->   "%p_rd_req1 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_1, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 310 'readreq' 'p_rd_req1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 13> <Delay = 8.75>
ST_24 : Operation 311 [2/7] (8.75ns)   --->   "%bias_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 311 'readreq' 'bias_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 312 [2/7] (8.75ns)   --->   "%p_rd_req1 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_1, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 312 'readreq' 'p_rd_req1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 14> <Delay = 8.75>
ST_25 : Operation 313 [1/7] (8.75ns)   --->   "%bias_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 313 'readreq' 'bias_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 314 [1/7] (8.75ns)   --->   "%p_rd_req1 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_1, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 314 'readreq' 'p_rd_req1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 15> <Delay = 8.75>
ST_26 : Operation 315 [1/1] (8.75ns)   --->   "%bias_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %bias_addr)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 315 'read' 'bias_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 16> <Delay = 9.43>
ST_27 : Operation 316 [5/5] (9.43ns)   --->   "%tmp_1 = fadd float %tmp_s, %bias_addr_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 316 'fadd' 'tmp_1' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 17> <Delay = 7.25>
ST_28 : Operation 317 [4/5] (7.25ns)   --->   "%tmp_1 = fadd float %tmp_s, %bias_addr_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 317 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 18> <Delay = 7.25>
ST_29 : Operation 318 [3/5] (7.25ns)   --->   "%tmp_1 = fadd float %tmp_s, %bias_addr_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 318 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 19> <Delay = 7.25>
ST_30 : Operation 319 [2/5] (7.25ns)   --->   "%tmp_1 = fadd float %tmp_s, %bias_addr_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 319 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 20> <Delay = 7.25>
ST_31 : Operation 320 [1/5] (7.25ns)   --->   "%tmp_1 = fadd float %tmp_s, %bias_addr_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 320 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 21> <Delay = 2.32>
ST_32 : Operation 321 [1/1] (0.00ns)   --->   "%sext2_cast = zext i30 %bias_offset_read to i31"   --->   Operation 321 'zext' 'sext2_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 322 [1/1] (2.32ns)   --->   "store float %tmp_1, float* %output_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 322 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_32 : Operation 323 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:246]   --->   Operation 323 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:238]   --->   Operation 324 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 325 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr [10 x float]* %output_r, i64 0, i64 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:239]   --->   Operation 325 'getelementptr' 'output_addr_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 326 [1/1] (1.76ns)   --->   "br label %5" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 326 'br' <Predicate = true> <Delay = 1.76>

State 33 <SV = 22> <Delay = 3.25>
ST_33 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_1_32 = phi float [ 0.000000e+00, %1 ], [ %tmp_32_1, %6 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 327 'phi' 'tmp_1_32' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 328 [1/1] (0.00ns)   --->   "%c_1 = phi i7 [ 0, %1 ], [ %c_3_1, %6 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 328 'phi' 'c_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 329 [1/1] (1.48ns)   --->   "%exitcond_1 = icmp eq i7 %c_1, -8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 329 'icmp' 'exitcond_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 330 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 330 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 331 [1/1] (1.87ns)   --->   "%c_3_1 = add i7 %c_1, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 331 'add' 'c_3_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 332 [1/1] (0.00ns)   --->   "br i1 %exitcond_1, label %4, label %6" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 332 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_30_1 = zext i7 %c_1 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 333 'zext' 'tmp_30_1' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_33 : Operation 334 [1/1] (0.00ns)   --->   "%input_0_0_addr_1 = getelementptr [120 x float]* %input_0_0, i64 0, i64 %tmp_30_1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 334 'getelementptr' 'input_0_0_addr_1' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_33 : Operation 335 [2/2] (3.25ns)   --->   "%input_0_0_load_1 = load float* %input_0_0_addr_1, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 335 'load' 'input_0_0_load_1' <Predicate = (!exitcond_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_33 : Operation 336 [1/1] (2.49ns)   --->   "%sum1 = add i31 %sext2_cast, 1"   --->   Operation 336 'add' 'sum1' <Predicate = (exitcond_1)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 337 [1/1] (2.49ns)   --->   "%tmp_46 = add i31 %sext_cast, 240" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 337 'add' 'tmp_46' <Predicate = (exitcond_1)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 23> <Delay = 8.75>
ST_34 : Operation 338 [1/1] (8.75ns)   --->   "%weights_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %weights_addr_1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 338 'read' 'weights_addr_1_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 339 [1/2] (3.25ns)   --->   "%input_0_0_load_1 = load float* %input_0_0_addr_1, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 339 'load' 'input_0_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 35 <SV = 24> <Delay = 6.76>
ST_35 : Operation 340 [4/4] (6.76ns)   --->   "%tmp_31_1 = fmul float %weights_addr_1_read, %input_0_0_load_1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 340 'fmul' 'tmp_31_1' <Predicate = true> <Delay = 6.76> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 25> <Delay = 5.70>
ST_36 : Operation 341 [3/4] (5.70ns)   --->   "%tmp_31_1 = fmul float %weights_addr_1_read, %input_0_0_load_1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 341 'fmul' 'tmp_31_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 26> <Delay = 5.70>
ST_37 : Operation 342 [2/4] (5.70ns)   --->   "%tmp_31_1 = fmul float %weights_addr_1_read, %input_0_0_load_1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 342 'fmul' 'tmp_31_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 27> <Delay = 5.70>
ST_38 : Operation 343 [1/4] (5.70ns)   --->   "%tmp_31_1 = fmul float %weights_addr_1_read, %input_0_0_load_1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 343 'fmul' 'tmp_31_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 28> <Delay = 9.43>
ST_39 : Operation 344 [5/5] (9.43ns)   --->   "%tmp_32_1 = fadd float %tmp_1_32, %tmp_31_1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 344 'fadd' 'tmp_32_1' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 29> <Delay = 7.25>
ST_40 : Operation 345 [4/5] (7.25ns)   --->   "%tmp_32_1 = fadd float %tmp_1_32, %tmp_31_1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 345 'fadd' 'tmp_32_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 30> <Delay = 7.25>
ST_41 : Operation 346 [3/5] (7.25ns)   --->   "%tmp_32_1 = fadd float %tmp_1_32, %tmp_31_1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 346 'fadd' 'tmp_32_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 31> <Delay = 7.25>
ST_42 : Operation 347 [2/5] (7.25ns)   --->   "%tmp_32_1 = fadd float %tmp_1_32, %tmp_31_1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 347 'fadd' 'tmp_32_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 32> <Delay = 7.25>
ST_43 : Operation 348 [1/5] (7.25ns)   --->   "%tmp_32_1 = fadd float %tmp_1_32, %tmp_31_1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 348 'fadd' 'tmp_32_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 349 [1/1] (0.00ns)   --->   "br label %5" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 349 'br' <Predicate = true> <Delay = 0.00>

State 44 <SV = 23> <Delay = 8.75>
ST_44 : Operation 350 [1/1] (0.00ns)   --->   "%sum1_cast = zext i31 %sum1 to i64"   --->   Operation 350 'zext' 'sum1_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 351 [1/1] (0.00ns)   --->   "%bias_addr_1 = getelementptr float* %bias, i64 %sum1_cast"   --->   Operation 351 'getelementptr' 'bias_addr_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 352 [7/7] (8.75ns)   --->   "%bias_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_1, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 352 'readreq' 'bias_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_47 = zext i31 %tmp_46 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 353 'zext' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 354 [1/1] (0.00ns)   --->   "%weights_addr_2 = getelementptr float* %weights, i64 %tmp_47" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 354 'getelementptr' 'weights_addr_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 355 [7/7] (8.75ns)   --->   "%p_rd_req2 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_2, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 355 'readreq' 'p_rd_req2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 24> <Delay = 8.75>
ST_45 : Operation 356 [6/7] (8.75ns)   --->   "%bias_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_1, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 356 'readreq' 'bias_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 357 [6/7] (8.75ns)   --->   "%p_rd_req2 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_2, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 357 'readreq' 'p_rd_req2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 25> <Delay = 8.75>
ST_46 : Operation 358 [5/7] (8.75ns)   --->   "%bias_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_1, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 358 'readreq' 'bias_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 359 [5/7] (8.75ns)   --->   "%p_rd_req2 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_2, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 359 'readreq' 'p_rd_req2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 26> <Delay = 8.75>
ST_47 : Operation 360 [4/7] (8.75ns)   --->   "%bias_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_1, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 360 'readreq' 'bias_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 361 [4/7] (8.75ns)   --->   "%p_rd_req2 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_2, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 361 'readreq' 'p_rd_req2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 27> <Delay = 8.75>
ST_48 : Operation 362 [3/7] (8.75ns)   --->   "%bias_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_1, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 362 'readreq' 'bias_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 363 [3/7] (8.75ns)   --->   "%p_rd_req2 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_2, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 363 'readreq' 'p_rd_req2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 28> <Delay = 8.75>
ST_49 : Operation 364 [2/7] (8.75ns)   --->   "%bias_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_1, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 364 'readreq' 'bias_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 365 [2/7] (8.75ns)   --->   "%p_rd_req2 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_2, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 365 'readreq' 'p_rd_req2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 29> <Delay = 8.75>
ST_50 : Operation 366 [1/7] (8.75ns)   --->   "%bias_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_1, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 366 'readreq' 'bias_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 367 [1/7] (8.75ns)   --->   "%p_rd_req2 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_2, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 367 'readreq' 'p_rd_req2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 30> <Delay = 8.75>
ST_51 : Operation 368 [1/1] (8.75ns)   --->   "%bias_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %bias_addr_1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 368 'read' 'bias_addr_1_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 31> <Delay = 9.43>
ST_52 : Operation 369 [5/5] (9.43ns)   --->   "%tmp_29_1 = fadd float %tmp_1_32, %bias_addr_1_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 369 'fadd' 'tmp_29_1' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 32> <Delay = 7.25>
ST_53 : Operation 370 [4/5] (7.25ns)   --->   "%tmp_29_1 = fadd float %tmp_1_32, %bias_addr_1_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 370 'fadd' 'tmp_29_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 33> <Delay = 7.25>
ST_54 : Operation 371 [3/5] (7.25ns)   --->   "%tmp_29_1 = fadd float %tmp_1_32, %bias_addr_1_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 371 'fadd' 'tmp_29_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 34> <Delay = 7.25>
ST_55 : Operation 372 [2/5] (7.25ns)   --->   "%tmp_29_1 = fadd float %tmp_1_32, %bias_addr_1_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 372 'fadd' 'tmp_29_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 35> <Delay = 7.25>
ST_56 : Operation 373 [1/5] (7.25ns)   --->   "%tmp_29_1 = fadd float %tmp_1_32, %bias_addr_1_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 373 'fadd' 'tmp_29_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 36> <Delay = 2.32>
ST_57 : Operation 374 [1/1] (2.32ns)   --->   "store float %tmp_29_1, float* %output_addr_1, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 374 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_57 : Operation 375 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_2)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:246]   --->   Operation 375 'specregionend' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:238]   --->   Operation 376 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 377 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr [10 x float]* %output_r, i64 0, i64 2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:239]   --->   Operation 377 'getelementptr' 'output_addr_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 378 [1/1] (1.76ns)   --->   "br label %8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 378 'br' <Predicate = true> <Delay = 1.76>

State 58 <SV = 37> <Delay = 3.25>
ST_58 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_2_35 = phi float [ 0.000000e+00, %4 ], [ %tmp_32_2, %9 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 379 'phi' 'tmp_2_35' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 380 [1/1] (0.00ns)   --->   "%c_2 = phi i7 [ 0, %4 ], [ %c_3_2, %9 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 380 'phi' 'c_2' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 381 [1/1] (1.48ns)   --->   "%exitcond_2 = icmp eq i7 %c_2, -8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 381 'icmp' 'exitcond_2' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 382 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 382 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 383 [1/1] (1.87ns)   --->   "%c_3_2 = add i7 %c_2, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 383 'add' 'c_3_2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 384 [1/1] (0.00ns)   --->   "br i1 %exitcond_2, label %7, label %9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 384 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_30_2 = zext i7 %c_2 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 385 'zext' 'tmp_30_2' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_58 : Operation 386 [1/1] (0.00ns)   --->   "%input_0_0_addr_2 = getelementptr [120 x float]* %input_0_0, i64 0, i64 %tmp_30_2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 386 'getelementptr' 'input_0_0_addr_2' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_58 : Operation 387 [2/2] (3.25ns)   --->   "%input_0_0_load_2 = load float* %input_0_0_addr_2, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 387 'load' 'input_0_0_load_2' <Predicate = (!exitcond_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_58 : Operation 388 [1/1] (2.49ns)   --->   "%sum3 = add i31 %sext2_cast, 2"   --->   Operation 388 'add' 'sum3' <Predicate = (exitcond_2)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 389 [1/1] (2.49ns)   --->   "%tmp_48 = add i31 %sext_cast, 360" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 389 'add' 'tmp_48' <Predicate = (exitcond_2)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 38> <Delay = 8.75>
ST_59 : Operation 390 [1/1] (8.75ns)   --->   "%weights_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %weights_addr_2)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 390 'read' 'weights_addr_2_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 391 [1/2] (3.25ns)   --->   "%input_0_0_load_2 = load float* %input_0_0_addr_2, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 391 'load' 'input_0_0_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 60 <SV = 39> <Delay = 6.76>
ST_60 : Operation 392 [4/4] (6.76ns)   --->   "%tmp_31_2 = fmul float %weights_addr_2_read, %input_0_0_load_2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 392 'fmul' 'tmp_31_2' <Predicate = true> <Delay = 6.76> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 40> <Delay = 5.70>
ST_61 : Operation 393 [3/4] (5.70ns)   --->   "%tmp_31_2 = fmul float %weights_addr_2_read, %input_0_0_load_2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 393 'fmul' 'tmp_31_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 41> <Delay = 5.70>
ST_62 : Operation 394 [2/4] (5.70ns)   --->   "%tmp_31_2 = fmul float %weights_addr_2_read, %input_0_0_load_2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 394 'fmul' 'tmp_31_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 42> <Delay = 5.70>
ST_63 : Operation 395 [1/4] (5.70ns)   --->   "%tmp_31_2 = fmul float %weights_addr_2_read, %input_0_0_load_2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 395 'fmul' 'tmp_31_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 43> <Delay = 9.43>
ST_64 : Operation 396 [5/5] (9.43ns)   --->   "%tmp_32_2 = fadd float %tmp_2_35, %tmp_31_2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 396 'fadd' 'tmp_32_2' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 44> <Delay = 7.25>
ST_65 : Operation 397 [4/5] (7.25ns)   --->   "%tmp_32_2 = fadd float %tmp_2_35, %tmp_31_2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 397 'fadd' 'tmp_32_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 45> <Delay = 7.25>
ST_66 : Operation 398 [3/5] (7.25ns)   --->   "%tmp_32_2 = fadd float %tmp_2_35, %tmp_31_2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 398 'fadd' 'tmp_32_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 46> <Delay = 7.25>
ST_67 : Operation 399 [2/5] (7.25ns)   --->   "%tmp_32_2 = fadd float %tmp_2_35, %tmp_31_2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 399 'fadd' 'tmp_32_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 47> <Delay = 7.25>
ST_68 : Operation 400 [1/5] (7.25ns)   --->   "%tmp_32_2 = fadd float %tmp_2_35, %tmp_31_2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 400 'fadd' 'tmp_32_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 401 [1/1] (0.00ns)   --->   "br label %8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 401 'br' <Predicate = true> <Delay = 0.00>

State 69 <SV = 38> <Delay = 8.75>
ST_69 : Operation 402 [1/1] (0.00ns)   --->   "%sum3_cast = zext i31 %sum3 to i64"   --->   Operation 402 'zext' 'sum3_cast' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 403 [1/1] (0.00ns)   --->   "%bias_addr_2 = getelementptr float* %bias, i64 %sum3_cast"   --->   Operation 403 'getelementptr' 'bias_addr_2' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 404 [7/7] (8.75ns)   --->   "%bias_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_2, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 404 'readreq' 'bias_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_49 = zext i31 %tmp_48 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 405 'zext' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 406 [1/1] (0.00ns)   --->   "%weights_addr_3 = getelementptr float* %weights, i64 %tmp_49" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 406 'getelementptr' 'weights_addr_3' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 407 [7/7] (8.75ns)   --->   "%p_rd_req3 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_3, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 407 'readreq' 'p_rd_req3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 39> <Delay = 8.75>
ST_70 : Operation 408 [6/7] (8.75ns)   --->   "%bias_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_2, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 408 'readreq' 'bias_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 409 [6/7] (8.75ns)   --->   "%p_rd_req3 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_3, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 409 'readreq' 'p_rd_req3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 40> <Delay = 8.75>
ST_71 : Operation 410 [5/7] (8.75ns)   --->   "%bias_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_2, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 410 'readreq' 'bias_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 411 [5/7] (8.75ns)   --->   "%p_rd_req3 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_3, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 411 'readreq' 'p_rd_req3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 41> <Delay = 8.75>
ST_72 : Operation 412 [4/7] (8.75ns)   --->   "%bias_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_2, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 412 'readreq' 'bias_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 413 [4/7] (8.75ns)   --->   "%p_rd_req3 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_3, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 413 'readreq' 'p_rd_req3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 42> <Delay = 8.75>
ST_73 : Operation 414 [3/7] (8.75ns)   --->   "%bias_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_2, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 414 'readreq' 'bias_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 415 [3/7] (8.75ns)   --->   "%p_rd_req3 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_3, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 415 'readreq' 'p_rd_req3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 43> <Delay = 8.75>
ST_74 : Operation 416 [2/7] (8.75ns)   --->   "%bias_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_2, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 416 'readreq' 'bias_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 417 [2/7] (8.75ns)   --->   "%p_rd_req3 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_3, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 417 'readreq' 'p_rd_req3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 44> <Delay = 8.75>
ST_75 : Operation 418 [1/7] (8.75ns)   --->   "%bias_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_2, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 418 'readreq' 'bias_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 419 [1/7] (8.75ns)   --->   "%p_rd_req3 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_3, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 419 'readreq' 'p_rd_req3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 45> <Delay = 8.75>
ST_76 : Operation 420 [1/1] (8.75ns)   --->   "%bias_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %bias_addr_2)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 420 'read' 'bias_addr_2_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 46> <Delay = 9.43>
ST_77 : Operation 421 [5/5] (9.43ns)   --->   "%tmp_29_2 = fadd float %tmp_2_35, %bias_addr_2_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 421 'fadd' 'tmp_29_2' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 47> <Delay = 7.25>
ST_78 : Operation 422 [4/5] (7.25ns)   --->   "%tmp_29_2 = fadd float %tmp_2_35, %bias_addr_2_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 422 'fadd' 'tmp_29_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 48> <Delay = 7.25>
ST_79 : Operation 423 [3/5] (7.25ns)   --->   "%tmp_29_2 = fadd float %tmp_2_35, %bias_addr_2_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 423 'fadd' 'tmp_29_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 49> <Delay = 7.25>
ST_80 : Operation 424 [2/5] (7.25ns)   --->   "%tmp_29_2 = fadd float %tmp_2_35, %bias_addr_2_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 424 'fadd' 'tmp_29_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 50> <Delay = 7.25>
ST_81 : Operation 425 [1/5] (7.25ns)   --->   "%tmp_29_2 = fadd float %tmp_2_35, %bias_addr_2_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 425 'fadd' 'tmp_29_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 51> <Delay = 2.32>
ST_82 : Operation 426 [1/1] (2.32ns)   --->   "store float %tmp_29_2, float* %output_addr_2, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 426 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_82 : Operation 427 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_3)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:246]   --->   Operation 427 'specregionend' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:238]   --->   Operation 428 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 429 [1/1] (0.00ns)   --->   "%output_addr_3 = getelementptr [10 x float]* %output_r, i64 0, i64 3" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:239]   --->   Operation 429 'getelementptr' 'output_addr_3' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 430 [1/1] (1.76ns)   --->   "br label %11" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 430 'br' <Predicate = true> <Delay = 1.76>

State 83 <SV = 52> <Delay = 3.25>
ST_83 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_3_38 = phi float [ 0.000000e+00, %7 ], [ %tmp_32_3, %12 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 431 'phi' 'tmp_3_38' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 432 [1/1] (0.00ns)   --->   "%c_s = phi i7 [ 0, %7 ], [ %c_3_3, %12 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 432 'phi' 'c_s' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 433 [1/1] (1.48ns)   --->   "%exitcond_3 = icmp eq i7 %c_s, -8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 433 'icmp' 'exitcond_3' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 434 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 434 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 435 [1/1] (1.87ns)   --->   "%c_3_3 = add i7 %c_s, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 435 'add' 'c_3_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 436 [1/1] (0.00ns)   --->   "br i1 %exitcond_3, label %10, label %12" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 436 'br' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_30_3 = zext i7 %c_s to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 437 'zext' 'tmp_30_3' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_83 : Operation 438 [1/1] (0.00ns)   --->   "%input_0_0_addr_3 = getelementptr [120 x float]* %input_0_0, i64 0, i64 %tmp_30_3" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 438 'getelementptr' 'input_0_0_addr_3' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_83 : Operation 439 [2/2] (3.25ns)   --->   "%input_0_0_load_3 = load float* %input_0_0_addr_3, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 439 'load' 'input_0_0_load_3' <Predicate = (!exitcond_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_83 : Operation 440 [1/1] (2.49ns)   --->   "%sum5 = add i31 %sext2_cast, 3"   --->   Operation 440 'add' 'sum5' <Predicate = (exitcond_3)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 441 [1/1] (2.49ns)   --->   "%tmp_50 = add i31 %sext_cast, 480" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 441 'add' 'tmp_50' <Predicate = (exitcond_3)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 53> <Delay = 8.75>
ST_84 : Operation 442 [1/1] (8.75ns)   --->   "%weights_addr_3_read = call float @_ssdm_op_Read.m_axi.floatP(float* %weights_addr_3)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 442 'read' 'weights_addr_3_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 443 [1/2] (3.25ns)   --->   "%input_0_0_load_3 = load float* %input_0_0_addr_3, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 443 'load' 'input_0_0_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 85 <SV = 54> <Delay = 6.76>
ST_85 : Operation 444 [4/4] (6.76ns)   --->   "%tmp_31_3 = fmul float %weights_addr_3_read, %input_0_0_load_3" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 444 'fmul' 'tmp_31_3' <Predicate = true> <Delay = 6.76> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 55> <Delay = 5.70>
ST_86 : Operation 445 [3/4] (5.70ns)   --->   "%tmp_31_3 = fmul float %weights_addr_3_read, %input_0_0_load_3" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 445 'fmul' 'tmp_31_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 56> <Delay = 5.70>
ST_87 : Operation 446 [2/4] (5.70ns)   --->   "%tmp_31_3 = fmul float %weights_addr_3_read, %input_0_0_load_3" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 446 'fmul' 'tmp_31_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 57> <Delay = 5.70>
ST_88 : Operation 447 [1/4] (5.70ns)   --->   "%tmp_31_3 = fmul float %weights_addr_3_read, %input_0_0_load_3" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 447 'fmul' 'tmp_31_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 58> <Delay = 9.43>
ST_89 : Operation 448 [5/5] (9.43ns)   --->   "%tmp_32_3 = fadd float %tmp_3_38, %tmp_31_3" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 448 'fadd' 'tmp_32_3' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 59> <Delay = 7.25>
ST_90 : Operation 449 [4/5] (7.25ns)   --->   "%tmp_32_3 = fadd float %tmp_3_38, %tmp_31_3" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 449 'fadd' 'tmp_32_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 60> <Delay = 7.25>
ST_91 : Operation 450 [3/5] (7.25ns)   --->   "%tmp_32_3 = fadd float %tmp_3_38, %tmp_31_3" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 450 'fadd' 'tmp_32_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 61> <Delay = 7.25>
ST_92 : Operation 451 [2/5] (7.25ns)   --->   "%tmp_32_3 = fadd float %tmp_3_38, %tmp_31_3" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 451 'fadd' 'tmp_32_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 62> <Delay = 7.25>
ST_93 : Operation 452 [1/5] (7.25ns)   --->   "%tmp_32_3 = fadd float %tmp_3_38, %tmp_31_3" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 452 'fadd' 'tmp_32_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 453 [1/1] (0.00ns)   --->   "br label %11" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 453 'br' <Predicate = true> <Delay = 0.00>

State 94 <SV = 53> <Delay = 8.75>
ST_94 : Operation 454 [1/1] (0.00ns)   --->   "%sum5_cast = zext i31 %sum5 to i64"   --->   Operation 454 'zext' 'sum5_cast' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 455 [1/1] (0.00ns)   --->   "%bias_addr_3 = getelementptr float* %bias, i64 %sum5_cast"   --->   Operation 455 'getelementptr' 'bias_addr_3' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 456 [7/7] (8.75ns)   --->   "%bias_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_3, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 456 'readreq' 'bias_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_51 = zext i31 %tmp_50 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 457 'zext' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 458 [1/1] (0.00ns)   --->   "%weights_addr_4 = getelementptr float* %weights, i64 %tmp_51" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 458 'getelementptr' 'weights_addr_4' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 459 [7/7] (8.75ns)   --->   "%p_rd_req4 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_4, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 459 'readreq' 'p_rd_req4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 54> <Delay = 8.75>
ST_95 : Operation 460 [6/7] (8.75ns)   --->   "%bias_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_3, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 460 'readreq' 'bias_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 461 [6/7] (8.75ns)   --->   "%p_rd_req4 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_4, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 461 'readreq' 'p_rd_req4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 55> <Delay = 8.75>
ST_96 : Operation 462 [5/7] (8.75ns)   --->   "%bias_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_3, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 462 'readreq' 'bias_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 463 [5/7] (8.75ns)   --->   "%p_rd_req4 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_4, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 463 'readreq' 'p_rd_req4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 56> <Delay = 8.75>
ST_97 : Operation 464 [4/7] (8.75ns)   --->   "%bias_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_3, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 464 'readreq' 'bias_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 465 [4/7] (8.75ns)   --->   "%p_rd_req4 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_4, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 465 'readreq' 'p_rd_req4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 57> <Delay = 8.75>
ST_98 : Operation 466 [3/7] (8.75ns)   --->   "%bias_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_3, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 466 'readreq' 'bias_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 467 [3/7] (8.75ns)   --->   "%p_rd_req4 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_4, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 467 'readreq' 'p_rd_req4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 58> <Delay = 8.75>
ST_99 : Operation 468 [2/7] (8.75ns)   --->   "%bias_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_3, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 468 'readreq' 'bias_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 469 [2/7] (8.75ns)   --->   "%p_rd_req4 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_4, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 469 'readreq' 'p_rd_req4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 59> <Delay = 8.75>
ST_100 : Operation 470 [1/7] (8.75ns)   --->   "%bias_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_3, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 470 'readreq' 'bias_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 471 [1/7] (8.75ns)   --->   "%p_rd_req4 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_4, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 471 'readreq' 'p_rd_req4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 60> <Delay = 8.75>
ST_101 : Operation 472 [1/1] (8.75ns)   --->   "%bias_addr_3_read = call float @_ssdm_op_Read.m_axi.floatP(float* %bias_addr_3)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 472 'read' 'bias_addr_3_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 61> <Delay = 9.43>
ST_102 : Operation 473 [5/5] (9.43ns)   --->   "%tmp_29_3 = fadd float %tmp_3_38, %bias_addr_3_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 473 'fadd' 'tmp_29_3' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 62> <Delay = 7.25>
ST_103 : Operation 474 [4/5] (7.25ns)   --->   "%tmp_29_3 = fadd float %tmp_3_38, %bias_addr_3_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 474 'fadd' 'tmp_29_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 63> <Delay = 7.25>
ST_104 : Operation 475 [3/5] (7.25ns)   --->   "%tmp_29_3 = fadd float %tmp_3_38, %bias_addr_3_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 475 'fadd' 'tmp_29_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 64> <Delay = 7.25>
ST_105 : Operation 476 [2/5] (7.25ns)   --->   "%tmp_29_3 = fadd float %tmp_3_38, %bias_addr_3_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 476 'fadd' 'tmp_29_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 65> <Delay = 7.25>
ST_106 : Operation 477 [1/5] (7.25ns)   --->   "%tmp_29_3 = fadd float %tmp_3_38, %bias_addr_3_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 477 'fadd' 'tmp_29_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 66> <Delay = 2.32>
ST_107 : Operation 478 [1/1] (2.32ns)   --->   "store float %tmp_29_3, float* %output_addr_3, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 478 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_107 : Operation 479 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_4)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:246]   --->   Operation 479 'specregionend' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:238]   --->   Operation 480 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 481 [1/1] (0.00ns)   --->   "%output_addr_4 = getelementptr [10 x float]* %output_r, i64 0, i64 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:239]   --->   Operation 481 'getelementptr' 'output_addr_4' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 482 [1/1] (1.76ns)   --->   "br label %14" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 482 'br' <Predicate = true> <Delay = 1.76>

State 108 <SV = 67> <Delay = 3.25>
ST_108 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_4_41 = phi float [ 0.000000e+00, %10 ], [ %tmp_32_4, %15 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 483 'phi' 'tmp_4_41' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 484 [1/1] (0.00ns)   --->   "%c_4 = phi i7 [ 0, %10 ], [ %c_3_4, %15 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 484 'phi' 'c_4' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 485 [1/1] (1.48ns)   --->   "%exitcond_4 = icmp eq i7 %c_4, -8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 485 'icmp' 'exitcond_4' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 486 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 486 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 487 [1/1] (1.87ns)   --->   "%c_3_4 = add i7 %c_4, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 487 'add' 'c_3_4' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 488 [1/1] (0.00ns)   --->   "br i1 %exitcond_4, label %13, label %15" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 488 'br' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_30_4 = zext i7 %c_4 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 489 'zext' 'tmp_30_4' <Predicate = (!exitcond_4)> <Delay = 0.00>
ST_108 : Operation 490 [1/1] (0.00ns)   --->   "%input_0_0_addr_4 = getelementptr [120 x float]* %input_0_0, i64 0, i64 %tmp_30_4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 490 'getelementptr' 'input_0_0_addr_4' <Predicate = (!exitcond_4)> <Delay = 0.00>
ST_108 : Operation 491 [2/2] (3.25ns)   --->   "%input_0_0_load_4 = load float* %input_0_0_addr_4, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 491 'load' 'input_0_0_load_4' <Predicate = (!exitcond_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_108 : Operation 492 [1/1] (2.49ns)   --->   "%sum7 = add i31 %sext2_cast, 4"   --->   Operation 492 'add' 'sum7' <Predicate = (exitcond_4)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 493 [1/1] (2.49ns)   --->   "%tmp_52 = add i31 %sext_cast, 600" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 493 'add' 'tmp_52' <Predicate = (exitcond_4)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 68> <Delay = 8.75>
ST_109 : Operation 494 [1/1] (8.75ns)   --->   "%weights_addr_4_read = call float @_ssdm_op_Read.m_axi.floatP(float* %weights_addr_4)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 494 'read' 'weights_addr_4_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 495 [1/2] (3.25ns)   --->   "%input_0_0_load_4 = load float* %input_0_0_addr_4, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 495 'load' 'input_0_0_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 110 <SV = 69> <Delay = 6.76>
ST_110 : Operation 496 [4/4] (6.76ns)   --->   "%tmp_31_4 = fmul float %weights_addr_4_read, %input_0_0_load_4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 496 'fmul' 'tmp_31_4' <Predicate = true> <Delay = 6.76> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 70> <Delay = 5.70>
ST_111 : Operation 497 [3/4] (5.70ns)   --->   "%tmp_31_4 = fmul float %weights_addr_4_read, %input_0_0_load_4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 497 'fmul' 'tmp_31_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 71> <Delay = 5.70>
ST_112 : Operation 498 [2/4] (5.70ns)   --->   "%tmp_31_4 = fmul float %weights_addr_4_read, %input_0_0_load_4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 498 'fmul' 'tmp_31_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 72> <Delay = 5.70>
ST_113 : Operation 499 [1/4] (5.70ns)   --->   "%tmp_31_4 = fmul float %weights_addr_4_read, %input_0_0_load_4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 499 'fmul' 'tmp_31_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 73> <Delay = 9.43>
ST_114 : Operation 500 [5/5] (9.43ns)   --->   "%tmp_32_4 = fadd float %tmp_4_41, %tmp_31_4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 500 'fadd' 'tmp_32_4' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 74> <Delay = 7.25>
ST_115 : Operation 501 [4/5] (7.25ns)   --->   "%tmp_32_4 = fadd float %tmp_4_41, %tmp_31_4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 501 'fadd' 'tmp_32_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 75> <Delay = 7.25>
ST_116 : Operation 502 [3/5] (7.25ns)   --->   "%tmp_32_4 = fadd float %tmp_4_41, %tmp_31_4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 502 'fadd' 'tmp_32_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 76> <Delay = 7.25>
ST_117 : Operation 503 [2/5] (7.25ns)   --->   "%tmp_32_4 = fadd float %tmp_4_41, %tmp_31_4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 503 'fadd' 'tmp_32_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 77> <Delay = 7.25>
ST_118 : Operation 504 [1/5] (7.25ns)   --->   "%tmp_32_4 = fadd float %tmp_4_41, %tmp_31_4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 504 'fadd' 'tmp_32_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 505 [1/1] (0.00ns)   --->   "br label %14" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 505 'br' <Predicate = true> <Delay = 0.00>

State 119 <SV = 68> <Delay = 8.75>
ST_119 : Operation 506 [1/1] (0.00ns)   --->   "%sum7_cast = zext i31 %sum7 to i64"   --->   Operation 506 'zext' 'sum7_cast' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 507 [1/1] (0.00ns)   --->   "%bias_addr_4 = getelementptr float* %bias, i64 %sum7_cast"   --->   Operation 507 'getelementptr' 'bias_addr_4' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 508 [7/7] (8.75ns)   --->   "%bias_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_4, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 508 'readreq' 'bias_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_53 = zext i31 %tmp_52 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 509 'zext' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 510 [1/1] (0.00ns)   --->   "%weights_addr_5 = getelementptr float* %weights, i64 %tmp_53" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 510 'getelementptr' 'weights_addr_5' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 511 [7/7] (8.75ns)   --->   "%p_rd_req5 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_5, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 511 'readreq' 'p_rd_req5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 69> <Delay = 8.75>
ST_120 : Operation 512 [6/7] (8.75ns)   --->   "%bias_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_4, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 512 'readreq' 'bias_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 513 [6/7] (8.75ns)   --->   "%p_rd_req5 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_5, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 513 'readreq' 'p_rd_req5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 70> <Delay = 8.75>
ST_121 : Operation 514 [5/7] (8.75ns)   --->   "%bias_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_4, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 514 'readreq' 'bias_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 515 [5/7] (8.75ns)   --->   "%p_rd_req5 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_5, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 515 'readreq' 'p_rd_req5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 71> <Delay = 8.75>
ST_122 : Operation 516 [4/7] (8.75ns)   --->   "%bias_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_4, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 516 'readreq' 'bias_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 517 [4/7] (8.75ns)   --->   "%p_rd_req5 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_5, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 517 'readreq' 'p_rd_req5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 72> <Delay = 8.75>
ST_123 : Operation 518 [3/7] (8.75ns)   --->   "%bias_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_4, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 518 'readreq' 'bias_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 519 [3/7] (8.75ns)   --->   "%p_rd_req5 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_5, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 519 'readreq' 'p_rd_req5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 73> <Delay = 8.75>
ST_124 : Operation 520 [2/7] (8.75ns)   --->   "%bias_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_4, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 520 'readreq' 'bias_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 521 [2/7] (8.75ns)   --->   "%p_rd_req5 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_5, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 521 'readreq' 'p_rd_req5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 74> <Delay = 8.75>
ST_125 : Operation 522 [1/7] (8.75ns)   --->   "%bias_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_4, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 522 'readreq' 'bias_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 523 [1/7] (8.75ns)   --->   "%p_rd_req5 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_5, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 523 'readreq' 'p_rd_req5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 75> <Delay = 8.75>
ST_126 : Operation 524 [1/1] (8.75ns)   --->   "%bias_addr_4_read = call float @_ssdm_op_Read.m_axi.floatP(float* %bias_addr_4)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 524 'read' 'bias_addr_4_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 76> <Delay = 9.43>
ST_127 : Operation 525 [5/5] (9.43ns)   --->   "%tmp_29_4 = fadd float %tmp_4_41, %bias_addr_4_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 525 'fadd' 'tmp_29_4' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 77> <Delay = 7.25>
ST_128 : Operation 526 [4/5] (7.25ns)   --->   "%tmp_29_4 = fadd float %tmp_4_41, %bias_addr_4_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 526 'fadd' 'tmp_29_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 78> <Delay = 7.25>
ST_129 : Operation 527 [3/5] (7.25ns)   --->   "%tmp_29_4 = fadd float %tmp_4_41, %bias_addr_4_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 527 'fadd' 'tmp_29_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 79> <Delay = 7.25>
ST_130 : Operation 528 [2/5] (7.25ns)   --->   "%tmp_29_4 = fadd float %tmp_4_41, %bias_addr_4_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 528 'fadd' 'tmp_29_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 80> <Delay = 7.25>
ST_131 : Operation 529 [1/5] (7.25ns)   --->   "%tmp_29_4 = fadd float %tmp_4_41, %bias_addr_4_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 529 'fadd' 'tmp_29_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 81> <Delay = 2.32>
ST_132 : Operation 530 [1/1] (2.32ns)   --->   "store float %tmp_29_4, float* %output_addr_4, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 530 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_132 : Operation 531 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_5)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:246]   --->   Operation 531 'specregionend' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:238]   --->   Operation 532 'specregionbegin' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 533 [1/1] (0.00ns)   --->   "%output_addr_5 = getelementptr [10 x float]* %output_r, i64 0, i64 5" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:239]   --->   Operation 533 'getelementptr' 'output_addr_5' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 534 [1/1] (1.76ns)   --->   "br label %17" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 534 'br' <Predicate = true> <Delay = 1.76>

State 133 <SV = 82> <Delay = 3.25>
ST_133 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_5_44 = phi float [ 0.000000e+00, %13 ], [ %tmp_32_5, %18 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 535 'phi' 'tmp_5_44' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 536 [1/1] (0.00ns)   --->   "%c_5 = phi i7 [ 0, %13 ], [ %c_3_5, %18 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 536 'phi' 'c_5' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 537 [1/1] (1.48ns)   --->   "%exitcond_5 = icmp eq i7 %c_5, -8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 537 'icmp' 'exitcond_5' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 538 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 538 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 539 [1/1] (1.87ns)   --->   "%c_3_5 = add i7 %c_5, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 539 'add' 'c_3_5' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 540 [1/1] (0.00ns)   --->   "br i1 %exitcond_5, label %16, label %18" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 540 'br' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_30_5 = zext i7 %c_5 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 541 'zext' 'tmp_30_5' <Predicate = (!exitcond_5)> <Delay = 0.00>
ST_133 : Operation 542 [1/1] (0.00ns)   --->   "%input_0_0_addr_5 = getelementptr [120 x float]* %input_0_0, i64 0, i64 %tmp_30_5" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 542 'getelementptr' 'input_0_0_addr_5' <Predicate = (!exitcond_5)> <Delay = 0.00>
ST_133 : Operation 543 [2/2] (3.25ns)   --->   "%input_0_0_load_5 = load float* %input_0_0_addr_5, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 543 'load' 'input_0_0_load_5' <Predicate = (!exitcond_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_133 : Operation 544 [1/1] (2.49ns)   --->   "%sum9 = add i31 %sext2_cast, 5"   --->   Operation 544 'add' 'sum9' <Predicate = (exitcond_5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 545 [1/1] (2.49ns)   --->   "%tmp_54 = add i31 %sext_cast, 720" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 545 'add' 'tmp_54' <Predicate = (exitcond_5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 83> <Delay = 8.75>
ST_134 : Operation 546 [1/1] (8.75ns)   --->   "%weights_addr_5_read = call float @_ssdm_op_Read.m_axi.floatP(float* %weights_addr_5)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 546 'read' 'weights_addr_5_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 547 [1/2] (3.25ns)   --->   "%input_0_0_load_5 = load float* %input_0_0_addr_5, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 547 'load' 'input_0_0_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 135 <SV = 84> <Delay = 6.76>
ST_135 : Operation 548 [4/4] (6.76ns)   --->   "%tmp_31_5 = fmul float %weights_addr_5_read, %input_0_0_load_5" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 548 'fmul' 'tmp_31_5' <Predicate = true> <Delay = 6.76> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 85> <Delay = 5.70>
ST_136 : Operation 549 [3/4] (5.70ns)   --->   "%tmp_31_5 = fmul float %weights_addr_5_read, %input_0_0_load_5" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 549 'fmul' 'tmp_31_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 86> <Delay = 5.70>
ST_137 : Operation 550 [2/4] (5.70ns)   --->   "%tmp_31_5 = fmul float %weights_addr_5_read, %input_0_0_load_5" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 550 'fmul' 'tmp_31_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 87> <Delay = 5.70>
ST_138 : Operation 551 [1/4] (5.70ns)   --->   "%tmp_31_5 = fmul float %weights_addr_5_read, %input_0_0_load_5" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 551 'fmul' 'tmp_31_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 88> <Delay = 9.43>
ST_139 : Operation 552 [5/5] (9.43ns)   --->   "%tmp_32_5 = fadd float %tmp_5_44, %tmp_31_5" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 552 'fadd' 'tmp_32_5' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 89> <Delay = 7.25>
ST_140 : Operation 553 [4/5] (7.25ns)   --->   "%tmp_32_5 = fadd float %tmp_5_44, %tmp_31_5" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 553 'fadd' 'tmp_32_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 90> <Delay = 7.25>
ST_141 : Operation 554 [3/5] (7.25ns)   --->   "%tmp_32_5 = fadd float %tmp_5_44, %tmp_31_5" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 554 'fadd' 'tmp_32_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 91> <Delay = 7.25>
ST_142 : Operation 555 [2/5] (7.25ns)   --->   "%tmp_32_5 = fadd float %tmp_5_44, %tmp_31_5" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 555 'fadd' 'tmp_32_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 92> <Delay = 7.25>
ST_143 : Operation 556 [1/5] (7.25ns)   --->   "%tmp_32_5 = fadd float %tmp_5_44, %tmp_31_5" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 556 'fadd' 'tmp_32_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 557 [1/1] (0.00ns)   --->   "br label %17" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 557 'br' <Predicate = true> <Delay = 0.00>

State 144 <SV = 83> <Delay = 8.75>
ST_144 : Operation 558 [1/1] (0.00ns)   --->   "%sum9_cast = zext i31 %sum9 to i64"   --->   Operation 558 'zext' 'sum9_cast' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 559 [1/1] (0.00ns)   --->   "%bias_addr_5 = getelementptr float* %bias, i64 %sum9_cast"   --->   Operation 559 'getelementptr' 'bias_addr_5' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 560 [7/7] (8.75ns)   --->   "%bias_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_5, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 560 'readreq' 'bias_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_55 = zext i31 %tmp_54 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 561 'zext' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 562 [1/1] (0.00ns)   --->   "%weights_addr_6 = getelementptr float* %weights, i64 %tmp_55" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 562 'getelementptr' 'weights_addr_6' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 563 [7/7] (8.75ns)   --->   "%p_rd_req6 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_6, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 563 'readreq' 'p_rd_req6' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 84> <Delay = 8.75>
ST_145 : Operation 564 [6/7] (8.75ns)   --->   "%bias_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_5, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 564 'readreq' 'bias_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 565 [6/7] (8.75ns)   --->   "%p_rd_req6 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_6, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 565 'readreq' 'p_rd_req6' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 85> <Delay = 8.75>
ST_146 : Operation 566 [5/7] (8.75ns)   --->   "%bias_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_5, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 566 'readreq' 'bias_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 567 [5/7] (8.75ns)   --->   "%p_rd_req6 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_6, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 567 'readreq' 'p_rd_req6' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 147 <SV = 86> <Delay = 8.75>
ST_147 : Operation 568 [4/7] (8.75ns)   --->   "%bias_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_5, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 568 'readreq' 'bias_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 569 [4/7] (8.75ns)   --->   "%p_rd_req6 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_6, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 569 'readreq' 'p_rd_req6' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 148 <SV = 87> <Delay = 8.75>
ST_148 : Operation 570 [3/7] (8.75ns)   --->   "%bias_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_5, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 570 'readreq' 'bias_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 571 [3/7] (8.75ns)   --->   "%p_rd_req6 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_6, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 571 'readreq' 'p_rd_req6' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 88> <Delay = 8.75>
ST_149 : Operation 572 [2/7] (8.75ns)   --->   "%bias_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_5, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 572 'readreq' 'bias_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 573 [2/7] (8.75ns)   --->   "%p_rd_req6 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_6, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 573 'readreq' 'p_rd_req6' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 150 <SV = 89> <Delay = 8.75>
ST_150 : Operation 574 [1/7] (8.75ns)   --->   "%bias_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_5, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 574 'readreq' 'bias_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 575 [1/7] (8.75ns)   --->   "%p_rd_req6 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_6, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 575 'readreq' 'p_rd_req6' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 90> <Delay = 8.75>
ST_151 : Operation 576 [1/1] (8.75ns)   --->   "%bias_addr_5_read = call float @_ssdm_op_Read.m_axi.floatP(float* %bias_addr_5)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 576 'read' 'bias_addr_5_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 91> <Delay = 9.43>
ST_152 : Operation 577 [5/5] (9.43ns)   --->   "%tmp_29_5 = fadd float %tmp_5_44, %bias_addr_5_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 577 'fadd' 'tmp_29_5' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 92> <Delay = 7.25>
ST_153 : Operation 578 [4/5] (7.25ns)   --->   "%tmp_29_5 = fadd float %tmp_5_44, %bias_addr_5_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 578 'fadd' 'tmp_29_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 93> <Delay = 7.25>
ST_154 : Operation 579 [3/5] (7.25ns)   --->   "%tmp_29_5 = fadd float %tmp_5_44, %bias_addr_5_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 579 'fadd' 'tmp_29_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 94> <Delay = 7.25>
ST_155 : Operation 580 [2/5] (7.25ns)   --->   "%tmp_29_5 = fadd float %tmp_5_44, %bias_addr_5_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 580 'fadd' 'tmp_29_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 95> <Delay = 7.25>
ST_156 : Operation 581 [1/5] (7.25ns)   --->   "%tmp_29_5 = fadd float %tmp_5_44, %bias_addr_5_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 581 'fadd' 'tmp_29_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 96> <Delay = 2.32>
ST_157 : Operation 582 [1/1] (2.32ns)   --->   "store float %tmp_29_5, float* %output_addr_5, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 582 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_157 : Operation 583 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_6)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:246]   --->   Operation 583 'specregionend' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:238]   --->   Operation 584 'specregionbegin' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 585 [1/1] (0.00ns)   --->   "%output_addr_6 = getelementptr [10 x float]* %output_r, i64 0, i64 6" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:239]   --->   Operation 585 'getelementptr' 'output_addr_6' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 586 [1/1] (1.76ns)   --->   "br label %20" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 586 'br' <Predicate = true> <Delay = 1.76>

State 158 <SV = 97> <Delay = 3.25>
ST_158 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_6_47 = phi float [ 0.000000e+00, %16 ], [ %tmp_32_6, %21 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 587 'phi' 'tmp_6_47' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 588 [1/1] (0.00ns)   --->   "%c_6 = phi i7 [ 0, %16 ], [ %c_3_6, %21 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 588 'phi' 'c_6' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 589 [1/1] (1.48ns)   --->   "%exitcond_6 = icmp eq i7 %c_6, -8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 589 'icmp' 'exitcond_6' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 590 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 590 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 591 [1/1] (1.87ns)   --->   "%c_3_6 = add i7 %c_6, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 591 'add' 'c_3_6' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 592 [1/1] (0.00ns)   --->   "br i1 %exitcond_6, label %19, label %21" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 592 'br' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_30_6 = zext i7 %c_6 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 593 'zext' 'tmp_30_6' <Predicate = (!exitcond_6)> <Delay = 0.00>
ST_158 : Operation 594 [1/1] (0.00ns)   --->   "%input_0_0_addr_6 = getelementptr [120 x float]* %input_0_0, i64 0, i64 %tmp_30_6" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 594 'getelementptr' 'input_0_0_addr_6' <Predicate = (!exitcond_6)> <Delay = 0.00>
ST_158 : Operation 595 [2/2] (3.25ns)   --->   "%input_0_0_load_6 = load float* %input_0_0_addr_6, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 595 'load' 'input_0_0_load_6' <Predicate = (!exitcond_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_158 : Operation 596 [1/1] (2.49ns)   --->   "%sum = add i31 %sext2_cast, 6"   --->   Operation 596 'add' 'sum' <Predicate = (exitcond_6)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 597 [1/1] (2.49ns)   --->   "%tmp_56 = add i31 %sext_cast, 840" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 597 'add' 'tmp_56' <Predicate = (exitcond_6)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 98> <Delay = 8.75>
ST_159 : Operation 598 [1/1] (8.75ns)   --->   "%weights_addr_6_read = call float @_ssdm_op_Read.m_axi.floatP(float* %weights_addr_6)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 598 'read' 'weights_addr_6_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 599 [1/2] (3.25ns)   --->   "%input_0_0_load_6 = load float* %input_0_0_addr_6, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 599 'load' 'input_0_0_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 160 <SV = 99> <Delay = 6.76>
ST_160 : Operation 600 [4/4] (6.76ns)   --->   "%tmp_31_6 = fmul float %weights_addr_6_read, %input_0_0_load_6" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 600 'fmul' 'tmp_31_6' <Predicate = true> <Delay = 6.76> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 100> <Delay = 5.70>
ST_161 : Operation 601 [3/4] (5.70ns)   --->   "%tmp_31_6 = fmul float %weights_addr_6_read, %input_0_0_load_6" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 601 'fmul' 'tmp_31_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 101> <Delay = 5.70>
ST_162 : Operation 602 [2/4] (5.70ns)   --->   "%tmp_31_6 = fmul float %weights_addr_6_read, %input_0_0_load_6" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 602 'fmul' 'tmp_31_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 102> <Delay = 5.70>
ST_163 : Operation 603 [1/4] (5.70ns)   --->   "%tmp_31_6 = fmul float %weights_addr_6_read, %input_0_0_load_6" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 603 'fmul' 'tmp_31_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 103> <Delay = 9.43>
ST_164 : Operation 604 [5/5] (9.43ns)   --->   "%tmp_32_6 = fadd float %tmp_6_47, %tmp_31_6" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 604 'fadd' 'tmp_32_6' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 104> <Delay = 7.25>
ST_165 : Operation 605 [4/5] (7.25ns)   --->   "%tmp_32_6 = fadd float %tmp_6_47, %tmp_31_6" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 605 'fadd' 'tmp_32_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 105> <Delay = 7.25>
ST_166 : Operation 606 [3/5] (7.25ns)   --->   "%tmp_32_6 = fadd float %tmp_6_47, %tmp_31_6" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 606 'fadd' 'tmp_32_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 106> <Delay = 7.25>
ST_167 : Operation 607 [2/5] (7.25ns)   --->   "%tmp_32_6 = fadd float %tmp_6_47, %tmp_31_6" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 607 'fadd' 'tmp_32_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 107> <Delay = 7.25>
ST_168 : Operation 608 [1/5] (7.25ns)   --->   "%tmp_32_6 = fadd float %tmp_6_47, %tmp_31_6" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 608 'fadd' 'tmp_32_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 609 [1/1] (0.00ns)   --->   "br label %20" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 609 'br' <Predicate = true> <Delay = 0.00>

State 169 <SV = 98> <Delay = 8.75>
ST_169 : Operation 610 [1/1] (0.00ns)   --->   "%sum11_cast = zext i31 %sum to i64"   --->   Operation 610 'zext' 'sum11_cast' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 611 [1/1] (0.00ns)   --->   "%bias_addr_6 = getelementptr float* %bias, i64 %sum11_cast"   --->   Operation 611 'getelementptr' 'bias_addr_6' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 612 [7/7] (8.75ns)   --->   "%bias_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_6, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 612 'readreq' 'bias_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_57 = zext i31 %tmp_56 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 613 'zext' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 614 [1/1] (0.00ns)   --->   "%weights_addr_7 = getelementptr float* %weights, i64 %tmp_57" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 614 'getelementptr' 'weights_addr_7' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 615 [7/7] (8.75ns)   --->   "%p_rd_req7 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_7, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 615 'readreq' 'p_rd_req7' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 170 <SV = 99> <Delay = 8.75>
ST_170 : Operation 616 [6/7] (8.75ns)   --->   "%bias_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_6, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 616 'readreq' 'bias_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 617 [6/7] (8.75ns)   --->   "%p_rd_req7 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_7, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 617 'readreq' 'p_rd_req7' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 171 <SV = 100> <Delay = 8.75>
ST_171 : Operation 618 [5/7] (8.75ns)   --->   "%bias_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_6, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 618 'readreq' 'bias_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 619 [5/7] (8.75ns)   --->   "%p_rd_req7 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_7, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 619 'readreq' 'p_rd_req7' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 172 <SV = 101> <Delay = 8.75>
ST_172 : Operation 620 [4/7] (8.75ns)   --->   "%bias_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_6, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 620 'readreq' 'bias_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 621 [4/7] (8.75ns)   --->   "%p_rd_req7 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_7, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 621 'readreq' 'p_rd_req7' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 173 <SV = 102> <Delay = 8.75>
ST_173 : Operation 622 [3/7] (8.75ns)   --->   "%bias_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_6, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 622 'readreq' 'bias_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 623 [3/7] (8.75ns)   --->   "%p_rd_req7 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_7, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 623 'readreq' 'p_rd_req7' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 174 <SV = 103> <Delay = 8.75>
ST_174 : Operation 624 [2/7] (8.75ns)   --->   "%bias_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_6, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 624 'readreq' 'bias_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 625 [2/7] (8.75ns)   --->   "%p_rd_req7 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_7, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 625 'readreq' 'p_rd_req7' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 175 <SV = 104> <Delay = 8.75>
ST_175 : Operation 626 [1/7] (8.75ns)   --->   "%bias_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_6, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 626 'readreq' 'bias_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 627 [1/7] (8.75ns)   --->   "%p_rd_req7 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_7, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 627 'readreq' 'p_rd_req7' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 176 <SV = 105> <Delay = 8.75>
ST_176 : Operation 628 [1/1] (8.75ns)   --->   "%bias_addr_6_read = call float @_ssdm_op_Read.m_axi.floatP(float* %bias_addr_6)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 628 'read' 'bias_addr_6_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 177 <SV = 106> <Delay = 9.43>
ST_177 : Operation 629 [5/5] (9.43ns)   --->   "%tmp_29_6 = fadd float %tmp_6_47, %bias_addr_6_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 629 'fadd' 'tmp_29_6' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 107> <Delay = 7.25>
ST_178 : Operation 630 [4/5] (7.25ns)   --->   "%tmp_29_6 = fadd float %tmp_6_47, %bias_addr_6_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 630 'fadd' 'tmp_29_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 108> <Delay = 7.25>
ST_179 : Operation 631 [3/5] (7.25ns)   --->   "%tmp_29_6 = fadd float %tmp_6_47, %bias_addr_6_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 631 'fadd' 'tmp_29_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 109> <Delay = 7.25>
ST_180 : Operation 632 [2/5] (7.25ns)   --->   "%tmp_29_6 = fadd float %tmp_6_47, %bias_addr_6_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 632 'fadd' 'tmp_29_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 110> <Delay = 7.25>
ST_181 : Operation 633 [1/5] (7.25ns)   --->   "%tmp_29_6 = fadd float %tmp_6_47, %bias_addr_6_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 633 'fadd' 'tmp_29_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 111> <Delay = 2.32>
ST_182 : Operation 634 [1/1] (2.32ns)   --->   "store float %tmp_29_6, float* %output_addr_6, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 634 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_182 : Operation 635 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_7)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:246]   --->   Operation 635 'specregionend' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:238]   --->   Operation 636 'specregionbegin' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 637 [1/1] (0.00ns)   --->   "%output_addr_7 = getelementptr [10 x float]* %output_r, i64 0, i64 7" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:239]   --->   Operation 637 'getelementptr' 'output_addr_7' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 638 [1/1] (1.76ns)   --->   "br label %23" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 638 'br' <Predicate = true> <Delay = 1.76>

State 183 <SV = 112> <Delay = 3.25>
ST_183 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_7_50 = phi float [ 0.000000e+00, %19 ], [ %tmp_32_7, %24 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 639 'phi' 'tmp_7_50' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 640 [1/1] (0.00ns)   --->   "%c_7 = phi i7 [ 0, %19 ], [ %c_3_7, %24 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 640 'phi' 'c_7' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 641 [1/1] (1.48ns)   --->   "%exitcond_7 = icmp eq i7 %c_7, -8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 641 'icmp' 'exitcond_7' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 642 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 642 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 643 [1/1] (1.87ns)   --->   "%c_3_7 = add i7 %c_7, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 643 'add' 'c_3_7' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 644 [1/1] (0.00ns)   --->   "br i1 %exitcond_7, label %22, label %24" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 644 'br' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 645 [1/1] (0.00ns)   --->   "%tmp_30_7 = zext i7 %c_7 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 645 'zext' 'tmp_30_7' <Predicate = (!exitcond_7)> <Delay = 0.00>
ST_183 : Operation 646 [1/1] (0.00ns)   --->   "%input_0_0_addr_7 = getelementptr [120 x float]* %input_0_0, i64 0, i64 %tmp_30_7" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 646 'getelementptr' 'input_0_0_addr_7' <Predicate = (!exitcond_7)> <Delay = 0.00>
ST_183 : Operation 647 [2/2] (3.25ns)   --->   "%input_0_0_load_7 = load float* %input_0_0_addr_7, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 647 'load' 'input_0_0_load_7' <Predicate = (!exitcond_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_183 : Operation 648 [1/1] (2.49ns)   --->   "%sum2 = add i31 %sext2_cast, 7"   --->   Operation 648 'add' 'sum2' <Predicate = (exitcond_7)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 649 [1/1] (2.49ns)   --->   "%tmp_58 = add i31 %sext_cast, 960" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 649 'add' 'tmp_58' <Predicate = (exitcond_7)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 113> <Delay = 8.75>
ST_184 : Operation 650 [1/1] (8.75ns)   --->   "%weights_addr_7_read = call float @_ssdm_op_Read.m_axi.floatP(float* %weights_addr_7)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 650 'read' 'weights_addr_7_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 651 [1/2] (3.25ns)   --->   "%input_0_0_load_7 = load float* %input_0_0_addr_7, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 651 'load' 'input_0_0_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 185 <SV = 114> <Delay = 6.76>
ST_185 : Operation 652 [4/4] (6.76ns)   --->   "%tmp_31_7 = fmul float %weights_addr_7_read, %input_0_0_load_7" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 652 'fmul' 'tmp_31_7' <Predicate = true> <Delay = 6.76> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 115> <Delay = 5.70>
ST_186 : Operation 653 [3/4] (5.70ns)   --->   "%tmp_31_7 = fmul float %weights_addr_7_read, %input_0_0_load_7" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 653 'fmul' 'tmp_31_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 116> <Delay = 5.70>
ST_187 : Operation 654 [2/4] (5.70ns)   --->   "%tmp_31_7 = fmul float %weights_addr_7_read, %input_0_0_load_7" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 654 'fmul' 'tmp_31_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 117> <Delay = 5.70>
ST_188 : Operation 655 [1/4] (5.70ns)   --->   "%tmp_31_7 = fmul float %weights_addr_7_read, %input_0_0_load_7" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 655 'fmul' 'tmp_31_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 118> <Delay = 9.43>
ST_189 : Operation 656 [5/5] (9.43ns)   --->   "%tmp_32_7 = fadd float %tmp_7_50, %tmp_31_7" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 656 'fadd' 'tmp_32_7' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 119> <Delay = 7.25>
ST_190 : Operation 657 [4/5] (7.25ns)   --->   "%tmp_32_7 = fadd float %tmp_7_50, %tmp_31_7" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 657 'fadd' 'tmp_32_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 120> <Delay = 7.25>
ST_191 : Operation 658 [3/5] (7.25ns)   --->   "%tmp_32_7 = fadd float %tmp_7_50, %tmp_31_7" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 658 'fadd' 'tmp_32_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 121> <Delay = 7.25>
ST_192 : Operation 659 [2/5] (7.25ns)   --->   "%tmp_32_7 = fadd float %tmp_7_50, %tmp_31_7" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 659 'fadd' 'tmp_32_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 122> <Delay = 7.25>
ST_193 : Operation 660 [1/5] (7.25ns)   --->   "%tmp_32_7 = fadd float %tmp_7_50, %tmp_31_7" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 660 'fadd' 'tmp_32_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 661 [1/1] (0.00ns)   --->   "br label %23" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 661 'br' <Predicate = true> <Delay = 0.00>

State 194 <SV = 113> <Delay = 8.75>
ST_194 : Operation 662 [1/1] (0.00ns)   --->   "%sum13_cast = zext i31 %sum2 to i64"   --->   Operation 662 'zext' 'sum13_cast' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 663 [1/1] (0.00ns)   --->   "%bias_addr_7 = getelementptr float* %bias, i64 %sum13_cast"   --->   Operation 663 'getelementptr' 'bias_addr_7' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 664 [7/7] (8.75ns)   --->   "%bias_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_7, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 664 'readreq' 'bias_load_7_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 665 [1/1] (0.00ns)   --->   "%tmp_59 = zext i31 %tmp_58 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 665 'zext' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 666 [1/1] (0.00ns)   --->   "%weights_addr_8 = getelementptr float* %weights, i64 %tmp_59" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 666 'getelementptr' 'weights_addr_8' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 667 [7/7] (8.75ns)   --->   "%p_rd_req8 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_8, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 667 'readreq' 'p_rd_req8' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 195 <SV = 114> <Delay = 8.75>
ST_195 : Operation 668 [6/7] (8.75ns)   --->   "%bias_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_7, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 668 'readreq' 'bias_load_7_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 669 [6/7] (8.75ns)   --->   "%p_rd_req8 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_8, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 669 'readreq' 'p_rd_req8' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 196 <SV = 115> <Delay = 8.75>
ST_196 : Operation 670 [5/7] (8.75ns)   --->   "%bias_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_7, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 670 'readreq' 'bias_load_7_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 671 [5/7] (8.75ns)   --->   "%p_rd_req8 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_8, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 671 'readreq' 'p_rd_req8' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 197 <SV = 116> <Delay = 8.75>
ST_197 : Operation 672 [4/7] (8.75ns)   --->   "%bias_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_7, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 672 'readreq' 'bias_load_7_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 673 [4/7] (8.75ns)   --->   "%p_rd_req8 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_8, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 673 'readreq' 'p_rd_req8' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 198 <SV = 117> <Delay = 8.75>
ST_198 : Operation 674 [3/7] (8.75ns)   --->   "%bias_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_7, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 674 'readreq' 'bias_load_7_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 675 [3/7] (8.75ns)   --->   "%p_rd_req8 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_8, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 675 'readreq' 'p_rd_req8' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 199 <SV = 118> <Delay = 8.75>
ST_199 : Operation 676 [2/7] (8.75ns)   --->   "%bias_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_7, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 676 'readreq' 'bias_load_7_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 677 [2/7] (8.75ns)   --->   "%p_rd_req8 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_8, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 677 'readreq' 'p_rd_req8' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 200 <SV = 119> <Delay = 8.75>
ST_200 : Operation 678 [1/7] (8.75ns)   --->   "%bias_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_7, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 678 'readreq' 'bias_load_7_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 679 [1/7] (8.75ns)   --->   "%p_rd_req8 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_8, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 679 'readreq' 'p_rd_req8' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 201 <SV = 120> <Delay = 8.75>
ST_201 : Operation 680 [1/1] (8.75ns)   --->   "%bias_addr_7_read = call float @_ssdm_op_Read.m_axi.floatP(float* %bias_addr_7)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 680 'read' 'bias_addr_7_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 202 <SV = 121> <Delay = 9.43>
ST_202 : Operation 681 [5/5] (9.43ns)   --->   "%tmp_29_7 = fadd float %tmp_7_50, %bias_addr_7_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 681 'fadd' 'tmp_29_7' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 122> <Delay = 7.25>
ST_203 : Operation 682 [4/5] (7.25ns)   --->   "%tmp_29_7 = fadd float %tmp_7_50, %bias_addr_7_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 682 'fadd' 'tmp_29_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 123> <Delay = 7.25>
ST_204 : Operation 683 [3/5] (7.25ns)   --->   "%tmp_29_7 = fadd float %tmp_7_50, %bias_addr_7_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 683 'fadd' 'tmp_29_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 124> <Delay = 7.25>
ST_205 : Operation 684 [2/5] (7.25ns)   --->   "%tmp_29_7 = fadd float %tmp_7_50, %bias_addr_7_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 684 'fadd' 'tmp_29_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 125> <Delay = 7.25>
ST_206 : Operation 685 [1/5] (7.25ns)   --->   "%tmp_29_7 = fadd float %tmp_7_50, %bias_addr_7_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 685 'fadd' 'tmp_29_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 126> <Delay = 2.32>
ST_207 : Operation 686 [1/1] (2.32ns)   --->   "store float %tmp_29_7, float* %output_addr_7, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 686 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_207 : Operation 687 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_8)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:246]   --->   Operation 687 'specregionend' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:238]   --->   Operation 688 'specregionbegin' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 689 [1/1] (0.00ns)   --->   "%output_addr_8 = getelementptr [10 x float]* %output_r, i64 0, i64 8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:239]   --->   Operation 689 'getelementptr' 'output_addr_8' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 690 [1/1] (1.76ns)   --->   "br label %26" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 690 'br' <Predicate = true> <Delay = 1.76>

State 208 <SV = 127> <Delay = 3.25>
ST_208 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_8_53 = phi float [ 0.000000e+00, %22 ], [ %tmp_32_8, %27 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 691 'phi' 'tmp_8_53' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 692 [1/1] (0.00ns)   --->   "%c_8 = phi i7 [ 0, %22 ], [ %c_3_8, %27 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 692 'phi' 'c_8' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 693 [1/1] (1.48ns)   --->   "%exitcond_8 = icmp eq i7 %c_8, -8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 693 'icmp' 'exitcond_8' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 694 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 694 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 695 [1/1] (1.87ns)   --->   "%c_3_8 = add i7 %c_8, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 695 'add' 'c_3_8' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 696 [1/1] (0.00ns)   --->   "br i1 %exitcond_8, label %25, label %27" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 696 'br' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_30_8 = zext i7 %c_8 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 697 'zext' 'tmp_30_8' <Predicate = (!exitcond_8)> <Delay = 0.00>
ST_208 : Operation 698 [1/1] (0.00ns)   --->   "%input_0_0_addr_8 = getelementptr [120 x float]* %input_0_0, i64 0, i64 %tmp_30_8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 698 'getelementptr' 'input_0_0_addr_8' <Predicate = (!exitcond_8)> <Delay = 0.00>
ST_208 : Operation 699 [2/2] (3.25ns)   --->   "%input_0_0_load_8 = load float* %input_0_0_addr_8, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 699 'load' 'input_0_0_load_8' <Predicate = (!exitcond_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_208 : Operation 700 [1/1] (2.49ns)   --->   "%sum4 = add i31 %sext2_cast, 8"   --->   Operation 700 'add' 'sum4' <Predicate = (exitcond_8)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 701 [1/1] (2.49ns)   --->   "%tmp_60 = add i31 %sext_cast, 1080" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 701 'add' 'tmp_60' <Predicate = (exitcond_8)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 128> <Delay = 8.75>
ST_209 : Operation 702 [1/1] (8.75ns)   --->   "%weights_addr_8_read = call float @_ssdm_op_Read.m_axi.floatP(float* %weights_addr_8)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 702 'read' 'weights_addr_8_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_209 : Operation 703 [1/2] (3.25ns)   --->   "%input_0_0_load_8 = load float* %input_0_0_addr_8, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 703 'load' 'input_0_0_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 210 <SV = 129> <Delay = 6.76>
ST_210 : Operation 704 [4/4] (6.76ns)   --->   "%tmp_31_8 = fmul float %weights_addr_8_read, %input_0_0_load_8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 704 'fmul' 'tmp_31_8' <Predicate = true> <Delay = 6.76> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 130> <Delay = 5.70>
ST_211 : Operation 705 [3/4] (5.70ns)   --->   "%tmp_31_8 = fmul float %weights_addr_8_read, %input_0_0_load_8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 705 'fmul' 'tmp_31_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 131> <Delay = 5.70>
ST_212 : Operation 706 [2/4] (5.70ns)   --->   "%tmp_31_8 = fmul float %weights_addr_8_read, %input_0_0_load_8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 706 'fmul' 'tmp_31_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 132> <Delay = 5.70>
ST_213 : Operation 707 [1/4] (5.70ns)   --->   "%tmp_31_8 = fmul float %weights_addr_8_read, %input_0_0_load_8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 707 'fmul' 'tmp_31_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 133> <Delay = 9.43>
ST_214 : Operation 708 [5/5] (9.43ns)   --->   "%tmp_32_8 = fadd float %tmp_8_53, %tmp_31_8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 708 'fadd' 'tmp_32_8' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 134> <Delay = 7.25>
ST_215 : Operation 709 [4/5] (7.25ns)   --->   "%tmp_32_8 = fadd float %tmp_8_53, %tmp_31_8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 709 'fadd' 'tmp_32_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 135> <Delay = 7.25>
ST_216 : Operation 710 [3/5] (7.25ns)   --->   "%tmp_32_8 = fadd float %tmp_8_53, %tmp_31_8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 710 'fadd' 'tmp_32_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 136> <Delay = 7.25>
ST_217 : Operation 711 [2/5] (7.25ns)   --->   "%tmp_32_8 = fadd float %tmp_8_53, %tmp_31_8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 711 'fadd' 'tmp_32_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 137> <Delay = 7.25>
ST_218 : Operation 712 [1/5] (7.25ns)   --->   "%tmp_32_8 = fadd float %tmp_8_53, %tmp_31_8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 712 'fadd' 'tmp_32_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 713 [1/1] (0.00ns)   --->   "br label %26" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 713 'br' <Predicate = true> <Delay = 0.00>

State 219 <SV = 128> <Delay = 8.75>
ST_219 : Operation 714 [1/1] (0.00ns)   --->   "%sum15_cast = zext i31 %sum4 to i64"   --->   Operation 714 'zext' 'sum15_cast' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 715 [1/1] (0.00ns)   --->   "%bias_addr_8 = getelementptr float* %bias, i64 %sum15_cast"   --->   Operation 715 'getelementptr' 'bias_addr_8' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 716 [7/7] (8.75ns)   --->   "%bias_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_8, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 716 'readreq' 'bias_load_8_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_219 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_61 = zext i31 %tmp_60 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 717 'zext' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 718 [1/1] (0.00ns)   --->   "%weights_addr_9 = getelementptr float* %weights, i64 %tmp_61" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 718 'getelementptr' 'weights_addr_9' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 719 [7/7] (8.75ns)   --->   "%p_rd_req9 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_9, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 719 'readreq' 'p_rd_req9' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 220 <SV = 129> <Delay = 8.75>
ST_220 : Operation 720 [6/7] (8.75ns)   --->   "%bias_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_8, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 720 'readreq' 'bias_load_8_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_220 : Operation 721 [6/7] (8.75ns)   --->   "%p_rd_req9 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_9, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 721 'readreq' 'p_rd_req9' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 221 <SV = 130> <Delay = 8.75>
ST_221 : Operation 722 [5/7] (8.75ns)   --->   "%bias_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_8, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 722 'readreq' 'bias_load_8_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_221 : Operation 723 [5/7] (8.75ns)   --->   "%p_rd_req9 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_9, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 723 'readreq' 'p_rd_req9' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 222 <SV = 131> <Delay = 8.75>
ST_222 : Operation 724 [4/7] (8.75ns)   --->   "%bias_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_8, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 724 'readreq' 'bias_load_8_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_222 : Operation 725 [4/7] (8.75ns)   --->   "%p_rd_req9 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_9, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 725 'readreq' 'p_rd_req9' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 223 <SV = 132> <Delay = 8.75>
ST_223 : Operation 726 [3/7] (8.75ns)   --->   "%bias_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_8, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 726 'readreq' 'bias_load_8_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_223 : Operation 727 [3/7] (8.75ns)   --->   "%p_rd_req9 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_9, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 727 'readreq' 'p_rd_req9' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 224 <SV = 133> <Delay = 8.75>
ST_224 : Operation 728 [2/7] (8.75ns)   --->   "%bias_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_8, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 728 'readreq' 'bias_load_8_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_224 : Operation 729 [2/7] (8.75ns)   --->   "%p_rd_req9 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_9, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 729 'readreq' 'p_rd_req9' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 225 <SV = 134> <Delay = 8.75>
ST_225 : Operation 730 [1/7] (8.75ns)   --->   "%bias_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_8, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 730 'readreq' 'bias_load_8_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_225 : Operation 731 [1/7] (8.75ns)   --->   "%p_rd_req9 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %weights_addr_9, i32 120)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 731 'readreq' 'p_rd_req9' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 226 <SV = 135> <Delay = 8.75>
ST_226 : Operation 732 [1/1] (8.75ns)   --->   "%bias_addr_8_read = call float @_ssdm_op_Read.m_axi.floatP(float* %bias_addr_8)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 732 'read' 'bias_addr_8_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 227 <SV = 136> <Delay = 9.43>
ST_227 : Operation 733 [5/5] (9.43ns)   --->   "%tmp_29_8 = fadd float %tmp_8_53, %bias_addr_8_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 733 'fadd' 'tmp_29_8' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 137> <Delay = 7.25>
ST_228 : Operation 734 [4/5] (7.25ns)   --->   "%tmp_29_8 = fadd float %tmp_8_53, %bias_addr_8_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 734 'fadd' 'tmp_29_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 138> <Delay = 7.25>
ST_229 : Operation 735 [3/5] (7.25ns)   --->   "%tmp_29_8 = fadd float %tmp_8_53, %bias_addr_8_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 735 'fadd' 'tmp_29_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 139> <Delay = 7.25>
ST_230 : Operation 736 [2/5] (7.25ns)   --->   "%tmp_29_8 = fadd float %tmp_8_53, %bias_addr_8_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 736 'fadd' 'tmp_29_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 140> <Delay = 7.25>
ST_231 : Operation 737 [1/5] (7.25ns)   --->   "%tmp_29_8 = fadd float %tmp_8_53, %bias_addr_8_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 737 'fadd' 'tmp_29_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 141> <Delay = 2.32>
ST_232 : Operation 738 [1/1] (2.32ns)   --->   "store float %tmp_29_8, float* %output_addr_8, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 738 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_232 : Operation 739 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_9)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:246]   --->   Operation 739 'specregionend' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 740 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:238]   --->   Operation 740 'specregionbegin' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 741 [1/1] (0.00ns)   --->   "%output_addr_9 = getelementptr [10 x float]* %output_r, i64 0, i64 9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:239]   --->   Operation 741 'getelementptr' 'output_addr_9' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 742 [1/1] (1.76ns)   --->   "br label %29" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 742 'br' <Predicate = true> <Delay = 1.76>

State 233 <SV = 142> <Delay = 3.25>
ST_233 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_9_56 = phi float [ 0.000000e+00, %25 ], [ %tmp_32_9, %30 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 743 'phi' 'tmp_9_56' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 744 [1/1] (0.00ns)   --->   "%c_9 = phi i7 [ 0, %25 ], [ %c_3_9, %30 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 744 'phi' 'c_9' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 745 [1/1] (1.48ns)   --->   "%exitcond_9 = icmp eq i7 %c_9, -8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 745 'icmp' 'exitcond_9' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 746 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 746 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 747 [1/1] (1.87ns)   --->   "%c_3_9 = add i7 %c_9, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 747 'add' 'c_3_9' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 748 [1/1] (0.00ns)   --->   "br i1 %exitcond_9, label %28, label %30" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 748 'br' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 749 [1/1] (0.00ns)   --->   "%tmp_30_9 = zext i7 %c_9 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 749 'zext' 'tmp_30_9' <Predicate = (!exitcond_9)> <Delay = 0.00>
ST_233 : Operation 750 [1/1] (0.00ns)   --->   "%input_0_0_addr_9 = getelementptr [120 x float]* %input_0_0, i64 0, i64 %tmp_30_9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 750 'getelementptr' 'input_0_0_addr_9' <Predicate = (!exitcond_9)> <Delay = 0.00>
ST_233 : Operation 751 [2/2] (3.25ns)   --->   "%input_0_0_load_9 = load float* %input_0_0_addr_9, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 751 'load' 'input_0_0_load_9' <Predicate = (!exitcond_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_233 : Operation 752 [1/1] (2.49ns)   --->   "%sum6 = add i31 %sext2_cast, 9"   --->   Operation 752 'add' 'sum6' <Predicate = (exitcond_9)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 143> <Delay = 8.75>
ST_234 : Operation 753 [1/1] (8.75ns)   --->   "%weights_addr_9_read = call float @_ssdm_op_Read.m_axi.floatP(float* %weights_addr_9)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 753 'read' 'weights_addr_9_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_234 : Operation 754 [1/2] (3.25ns)   --->   "%input_0_0_load_9 = load float* %input_0_0_addr_9, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 754 'load' 'input_0_0_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 235 <SV = 144> <Delay = 6.76>
ST_235 : Operation 755 [4/4] (6.76ns)   --->   "%tmp_31_9 = fmul float %weights_addr_9_read, %input_0_0_load_9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 755 'fmul' 'tmp_31_9' <Predicate = true> <Delay = 6.76> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 145> <Delay = 5.70>
ST_236 : Operation 756 [3/4] (5.70ns)   --->   "%tmp_31_9 = fmul float %weights_addr_9_read, %input_0_0_load_9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 756 'fmul' 'tmp_31_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 146> <Delay = 5.70>
ST_237 : Operation 757 [2/4] (5.70ns)   --->   "%tmp_31_9 = fmul float %weights_addr_9_read, %input_0_0_load_9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 757 'fmul' 'tmp_31_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 147> <Delay = 5.70>
ST_238 : Operation 758 [1/4] (5.70ns)   --->   "%tmp_31_9 = fmul float %weights_addr_9_read, %input_0_0_load_9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 758 'fmul' 'tmp_31_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 148> <Delay = 9.43>
ST_239 : Operation 759 [5/5] (9.43ns)   --->   "%tmp_32_9 = fadd float %tmp_9_56, %tmp_31_9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 759 'fadd' 'tmp_32_9' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 149> <Delay = 7.25>
ST_240 : Operation 760 [4/5] (7.25ns)   --->   "%tmp_32_9 = fadd float %tmp_9_56, %tmp_31_9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 760 'fadd' 'tmp_32_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 150> <Delay = 7.25>
ST_241 : Operation 761 [3/5] (7.25ns)   --->   "%tmp_32_9 = fadd float %tmp_9_56, %tmp_31_9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 761 'fadd' 'tmp_32_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 151> <Delay = 7.25>
ST_242 : Operation 762 [2/5] (7.25ns)   --->   "%tmp_32_9 = fadd float %tmp_9_56, %tmp_31_9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 762 'fadd' 'tmp_32_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 152> <Delay = 7.25>
ST_243 : Operation 763 [1/5] (7.25ns)   --->   "%tmp_32_9 = fadd float %tmp_9_56, %tmp_31_9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:243]   --->   Operation 763 'fadd' 'tmp_32_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 764 [1/1] (0.00ns)   --->   "br label %29" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:241]   --->   Operation 764 'br' <Predicate = true> <Delay = 0.00>

State 244 <SV = 143> <Delay = 8.75>
ST_244 : Operation 765 [1/1] (0.00ns)   --->   "%sum17_cast = zext i31 %sum6 to i64"   --->   Operation 765 'zext' 'sum17_cast' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 766 [1/1] (0.00ns)   --->   "%bias_addr_9 = getelementptr float* %bias, i64 %sum17_cast"   --->   Operation 766 'getelementptr' 'bias_addr_9' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 767 [7/7] (8.75ns)   --->   "%bias_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_9, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 767 'readreq' 'bias_load_9_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 245 <SV = 144> <Delay = 8.75>
ST_245 : Operation 768 [6/7] (8.75ns)   --->   "%bias_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_9, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 768 'readreq' 'bias_load_9_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 246 <SV = 145> <Delay = 8.75>
ST_246 : Operation 769 [5/7] (8.75ns)   --->   "%bias_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_9, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 769 'readreq' 'bias_load_9_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 247 <SV = 146> <Delay = 8.75>
ST_247 : Operation 770 [4/7] (8.75ns)   --->   "%bias_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_9, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 770 'readreq' 'bias_load_9_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 248 <SV = 147> <Delay = 8.75>
ST_248 : Operation 771 [3/7] (8.75ns)   --->   "%bias_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_9, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 771 'readreq' 'bias_load_9_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 249 <SV = 148> <Delay = 8.75>
ST_249 : Operation 772 [2/7] (8.75ns)   --->   "%bias_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_9, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 772 'readreq' 'bias_load_9_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 250 <SV = 149> <Delay = 8.75>
ST_250 : Operation 773 [1/7] (8.75ns)   --->   "%bias_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr_9, i32 1)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 773 'readreq' 'bias_load_9_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 251 <SV = 150> <Delay = 8.75>
ST_251 : Operation 774 [1/1] (8.75ns)   --->   "%bias_addr_9_read = call float @_ssdm_op_Read.m_axi.floatP(float* %bias_addr_9)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 774 'read' 'bias_addr_9_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 252 <SV = 151> <Delay = 9.43>
ST_252 : Operation 775 [5/5] (9.43ns)   --->   "%tmp_29_9 = fadd float %tmp_9_56, %bias_addr_9_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 775 'fadd' 'tmp_29_9' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 152> <Delay = 7.25>
ST_253 : Operation 776 [4/5] (7.25ns)   --->   "%tmp_29_9 = fadd float %tmp_9_56, %bias_addr_9_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 776 'fadd' 'tmp_29_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 153> <Delay = 7.25>
ST_254 : Operation 777 [3/5] (7.25ns)   --->   "%tmp_29_9 = fadd float %tmp_9_56, %bias_addr_9_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 777 'fadd' 'tmp_29_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 154> <Delay = 7.25>
ST_255 : Operation 778 [2/5] (7.25ns)   --->   "%tmp_29_9 = fadd float %tmp_9_56, %bias_addr_9_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 778 'fadd' 'tmp_29_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 155> <Delay = 7.25>
ST_256 : Operation 779 [1/5] (7.25ns)   --->   "%tmp_29_9 = fadd float %tmp_9_56, %bias_addr_9_read" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 779 'fadd' 'tmp_29_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 156> <Delay = 2.32>
ST_257 : Operation 780 [1/1] (2.32ns)   --->   "store float %tmp_29_9, float* %output_addr_9, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:245]   --->   Operation 780 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_257 : Operation 781 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_10)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:246]   --->   Operation 781 'specregionend' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 782 [1/1] (0.00ns)   --->   "ret void" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:247]   --->   Operation 782 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ weights_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ bias_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weights_offset_read (read             ) [ 001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_43              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights_addr        (getelementptr    ) [ 001111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_offset_read    (read             ) [ 000000001111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_268        (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_269        (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                 (specregionbegin  ) [ 000000001111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
output_addr         (getelementptr    ) [ 000000001111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_cast           (zext             ) [ 000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000]
p_rd_req            (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_274        (br               ) [ 000000011111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s               (phi              ) [ 000000001111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c                   (phi              ) [ 000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond            (icmp             ) [ 000000001111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_30            (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_3                 (add              ) [ 000000011111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_280        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_0_0_addr      (getelementptr    ) [ 000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_44              (add              ) [ 000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights_addr_read   (read             ) [ 000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_0_0_load      (load             ) [ 000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12              (fmul             ) [ 000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13              (fadd             ) [ 000000011111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_296        (br               ) [ 000000011111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext2               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_addr           (getelementptr    ) [ 000000000000000000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_45              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights_addr_1      (getelementptr    ) [ 000000000000000000001111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_load_req       (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_rd_req1           (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_addr_read      (read             ) [ 000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1               (fadd             ) [ 000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext2_cast          (zext             ) [ 000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000]
StgValue_322        (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty               (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2               (specregionbegin  ) [ 000000000000000000000000000000000111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
output_addr_1       (getelementptr    ) [ 000000000000000000000000000000000111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_326        (br               ) [ 000000000000000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_32            (phi              ) [ 000000000000000000000000000000000111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_1                 (phi              ) [ 000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond_1          (icmp             ) [ 000000000000000000000000000000000111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_33            (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_3_1               (add              ) [ 000000000000000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_332        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_30_1            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_0_0_addr_1    (getelementptr    ) [ 000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum1                (add              ) [ 000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_46              (add              ) [ 000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights_addr_1_read (read             ) [ 000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_0_0_load_1    (load             ) [ 000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_31_1            (fmul             ) [ 000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_32_1            (fadd             ) [ 000000000000000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_349        (br               ) [ 000000000000000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum1_cast           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_addr_1         (getelementptr    ) [ 000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_47              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights_addr_2      (getelementptr    ) [ 000000000000000000000000000000000000000000000111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_load_1_req     (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_rd_req2           (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_addr_1_read    (read             ) [ 000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_29_1            (fadd             ) [ 000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_374        (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_31            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3               (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000011111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
output_addr_2       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000011111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_378        (br               ) [ 000000000000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_35            (phi              ) [ 000000000000000000000000000000000000000000000000000000000011111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_2                 (phi              ) [ 000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond_2          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000011111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_36            (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_3_2               (add              ) [ 000000000000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_384        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_30_2            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_0_0_addr_2    (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum3                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_48              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights_addr_2_read (read             ) [ 000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_0_0_load_2    (load             ) [ 000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_31_2            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_32_2            (fadd             ) [ 000000000000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_401        (br               ) [ 000000000000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum3_cast           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_addr_2         (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_49              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights_addr_3      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_load_2_req     (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_rd_req3           (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_addr_2_read    (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_29_2            (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_426        (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_34            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4               (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
output_addr_3       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_430        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_38            (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_s                 (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond_3          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_39            (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_3_3               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_436        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_30_3            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_0_0_addr_3    (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum5                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_50              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights_addr_3_read (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_0_0_load_3    (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_31_3            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_32_3            (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_453        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum5_cast           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_addr_3         (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_51              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights_addr_4      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_load_3_req     (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_rd_req4           (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_addr_3_read    (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_29_3            (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_478        (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_37            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5               (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
output_addr_4       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_482        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_41            (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_4                 (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond_4          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_42            (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_3_4               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_488        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_30_4            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_0_0_addr_4    (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum7                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_52              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights_addr_4_read (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_0_0_load_4    (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_31_4            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_32_4            (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_505        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum7_cast           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_addr_4         (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_53              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights_addr_5      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_load_4_req     (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_rd_req5           (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_addr_4_read    (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_29_4            (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_530        (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_40            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6               (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
output_addr_5       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_534        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_44            (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_5                 (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond_5          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_45            (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_3_5               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_540        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_30_5            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_0_0_addr_5    (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum9                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_54              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights_addr_5_read (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_0_0_load_5    (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_31_5            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_32_5            (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_557        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum9_cast           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_addr_5         (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_55              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights_addr_6      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_load_5_req     (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_rd_req6           (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_addr_5_read    (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_29_5            (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_582        (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_43            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7               (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000]
output_addr_6       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_586        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_47            (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000]
c_6                 (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond_6          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_48            (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_3_6               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_592        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_30_6            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_0_0_addr_6    (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum                 (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_56              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights_addr_6_read (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_0_0_load_6    (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_31_6            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_32_6            (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_609        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum11_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_addr_6         (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_57              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights_addr_7      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111110000000000000000000000000000000000000000000000000000000000000000]
bias_load_6_req     (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_rd_req7           (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_addr_6_read    (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_29_6            (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_634        (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_46            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8               (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111100000000000000000000000000000000000000000000000000]
output_addr_7       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111100000000000000000000000000000000000000000000000000]
StgValue_638        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000000]
tmp_7_50            (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111000000000000000000000000000000000000000000000000000]
c_7                 (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond_7          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111110000000000000000000000000000000000000000000000000000000000000000]
empty_51            (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_3_7               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000000]
StgValue_644        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_30_7            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_0_0_addr_7    (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000]
sum2                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000]
tmp_58              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000]
weights_addr_7_read (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000]
input_0_0_load_7    (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000]
tmp_31_7            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000]
tmp_32_7            (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000000]
StgValue_661        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000000]
sum13_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_addr_7         (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000000]
tmp_59              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights_addr_8      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111000000000000000000000000000000000000000]
bias_load_7_req     (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_rd_req8           (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_addr_7_read    (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000]
tmp_29_7            (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000]
StgValue_686        (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_49            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9               (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111110000000000000000000000000]
output_addr_8       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111110000000000000000000000000]
StgValue_690        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000000000]
tmp_8_53            (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111100000000000000000000000000]
c_8                 (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000]
exitcond_8          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111000000000000000000000000000000000000000]
empty_54            (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_3_8               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000000000]
StgValue_696        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_30_8            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_0_0_addr_8    (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000]
sum4                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
tmp_60              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
weights_addr_8_read (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000]
input_0_0_load_8    (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000]
tmp_31_8            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000]
tmp_32_8            (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000000000]
StgValue_713        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000000000]
sum15_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_addr_8         (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000]
tmp_61              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights_addr_9      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111100000000000000]
bias_load_8_req     (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_rd_req9           (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_addr_8_read    (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000]
tmp_29_8            (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000]
StgValue_738        (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_52            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10              (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111]
output_addr_9       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111]
StgValue_742        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111100000000000000]
tmp_9_56            (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111110]
c_9                 (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000]
exitcond_9          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111100000000000000]
empty_57            (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_3_9               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111100000000000000]
StgValue_748        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_30_9            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_0_0_addr_9    (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000]
sum6                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000]
weights_addr_9_read (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000]
input_0_0_load_9    (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000]
tmp_31_9            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000]
tmp_32_9            (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111100000000000000]
StgValue_764        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111100000000000000]
sum17_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_addr_9         (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111000000]
bias_load_9_req     (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_addr_9_read    (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110]
tmp_29_9            (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
StgValue_780        (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_55            (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_782        (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bias_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="weights_offset_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="30" slack="0"/>
<pin id="116" dir="0" index="1" bw="30" slack="0"/>
<pin id="117" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_offset_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_readreq_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="8" slack="0"/>
<pin id="124" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_rd_req/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="bias_offset_read_read_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="30" slack="0"/>
<pin id="129" dir="0" index="1" bw="30" slack="0"/>
<pin id="130" dir="1" index="2" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_offset_read/7 "/>
</bind>
</comp>

<comp id="133" class="1004" name="weights_addr_read_read_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="8"/>
<pin id="136" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_addr_read/9 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_readreq_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="bias_load_req/19 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_readreq_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="8" slack="0"/>
<pin id="149" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_rd_req1/19 "/>
</bind>
</comp>

<comp id="152" class="1004" name="bias_addr_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="7"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_addr_read/26 "/>
</bind>
</comp>

<comp id="157" class="1004" name="weights_addr_1_read_read_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="15"/>
<pin id="160" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_addr_1_read/34 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_readreq_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="bias_load_1_req/44 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_readreq_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="0" index="2" bw="8" slack="0"/>
<pin id="173" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_rd_req2/44 "/>
</bind>
</comp>

<comp id="176" class="1004" name="bias_addr_1_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="7"/>
<pin id="179" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_addr_1_read/51 "/>
</bind>
</comp>

<comp id="181" class="1004" name="weights_addr_2_read_read_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="15"/>
<pin id="184" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_addr_2_read/59 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_readreq_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="bias_load_2_req/69 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_readreq_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="8" slack="0"/>
<pin id="197" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_rd_req3/69 "/>
</bind>
</comp>

<comp id="200" class="1004" name="bias_addr_2_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="7"/>
<pin id="203" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_addr_2_read/76 "/>
</bind>
</comp>

<comp id="205" class="1004" name="weights_addr_3_read_read_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="15"/>
<pin id="208" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_addr_3_read/84 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_readreq_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="bias_load_3_req/94 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_readreq_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="0" index="2" bw="8" slack="0"/>
<pin id="221" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_rd_req4/94 "/>
</bind>
</comp>

<comp id="224" class="1004" name="bias_addr_3_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="7"/>
<pin id="227" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_addr_3_read/101 "/>
</bind>
</comp>

<comp id="229" class="1004" name="weights_addr_4_read_read_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="15"/>
<pin id="232" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_addr_4_read/109 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_readreq_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="bias_load_4_req/119 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_readreq_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="0" index="2" bw="8" slack="0"/>
<pin id="245" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_rd_req5/119 "/>
</bind>
</comp>

<comp id="248" class="1004" name="bias_addr_4_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="7"/>
<pin id="251" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_addr_4_read/126 "/>
</bind>
</comp>

<comp id="253" class="1004" name="weights_addr_5_read_read_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="15"/>
<pin id="256" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_addr_5_read/134 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_readreq_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="bias_load_5_req/144 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_readreq_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="0" index="2" bw="8" slack="0"/>
<pin id="269" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_rd_req6/144 "/>
</bind>
</comp>

<comp id="272" class="1004" name="bias_addr_5_read_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="7"/>
<pin id="275" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_addr_5_read/151 "/>
</bind>
</comp>

<comp id="277" class="1004" name="weights_addr_6_read_read_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="15"/>
<pin id="280" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_addr_6_read/159 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_readreq_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="bias_load_6_req/169 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_readreq_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="0" index="2" bw="8" slack="0"/>
<pin id="293" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_rd_req7/169 "/>
</bind>
</comp>

<comp id="296" class="1004" name="bias_addr_6_read_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="7"/>
<pin id="299" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_addr_6_read/176 "/>
</bind>
</comp>

<comp id="301" class="1004" name="weights_addr_7_read_read_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="15"/>
<pin id="304" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_addr_7_read/184 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_readreq_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="bias_load_7_req/194 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_readreq_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="0" index="2" bw="8" slack="0"/>
<pin id="317" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_rd_req8/194 "/>
</bind>
</comp>

<comp id="320" class="1004" name="bias_addr_7_read_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="7"/>
<pin id="323" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_addr_7_read/201 "/>
</bind>
</comp>

<comp id="325" class="1004" name="weights_addr_8_read_read_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="15"/>
<pin id="328" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_addr_8_read/209 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_readreq_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="bias_load_8_req/219 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_readreq_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="0" index="2" bw="8" slack="0"/>
<pin id="341" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_rd_req9/219 "/>
</bind>
</comp>

<comp id="344" class="1004" name="bias_addr_8_read_read_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="7"/>
<pin id="347" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_addr_8_read/226 "/>
</bind>
</comp>

<comp id="349" class="1004" name="weights_addr_9_read_read_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="15"/>
<pin id="352" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_addr_9_read/234 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_readreq_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="0" index="2" bw="1" slack="0"/>
<pin id="358" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="bias_load_9_req/244 "/>
</bind>
</comp>

<comp id="361" class="1004" name="bias_addr_9_read_read_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="7"/>
<pin id="364" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_addr_9_read/251 "/>
</bind>
</comp>

<comp id="366" class="1004" name="output_addr_gep_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="1" index="3" bw="4" slack="15"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/7 "/>
</bind>
</comp>

<comp id="374" class="1004" name="input_0_0_addr_gep_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="7" slack="0"/>
<pin id="378" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_0_addr/8 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_access_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_0_load/8 input_0_0_load_1/33 input_0_0_load_2/58 input_0_0_load_3/83 input_0_0_load_4/108 input_0_0_load_5/133 input_0_0_load_6/158 input_0_0_load_7/183 input_0_0_load_8/208 input_0_0_load_9/233 "/>
</bind>
</comp>

<comp id="387" class="1004" name="grp_access_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="15"/>
<pin id="389" dir="0" index="1" bw="32" slack="1"/>
<pin id="390" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_322/32 StgValue_374/57 StgValue_426/82 StgValue_478/107 StgValue_530/132 StgValue_582/157 StgValue_634/182 StgValue_686/207 StgValue_738/232 StgValue_780/257 "/>
</bind>
</comp>

<comp id="392" class="1004" name="output_addr_1_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="1" slack="0"/>
<pin id="396" dir="1" index="3" bw="4" slack="15"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/32 "/>
</bind>
</comp>

<comp id="400" class="1004" name="input_0_0_addr_1_gep_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="7" slack="0"/>
<pin id="404" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_0_addr_1/33 "/>
</bind>
</comp>

<comp id="408" class="1004" name="output_addr_2_gep_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="3" slack="0"/>
<pin id="412" dir="1" index="3" bw="4" slack="15"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_2/57 "/>
</bind>
</comp>

<comp id="416" class="1004" name="input_0_0_addr_2_gep_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="7" slack="0"/>
<pin id="420" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_0_addr_2/58 "/>
</bind>
</comp>

<comp id="424" class="1004" name="output_addr_3_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="3" slack="0"/>
<pin id="428" dir="1" index="3" bw="4" slack="15"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_3/82 "/>
</bind>
</comp>

<comp id="432" class="1004" name="input_0_0_addr_3_gep_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="7" slack="0"/>
<pin id="436" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_0_addr_3/83 "/>
</bind>
</comp>

<comp id="440" class="1004" name="output_addr_4_gep_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="4" slack="0"/>
<pin id="444" dir="1" index="3" bw="4" slack="15"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_4/107 "/>
</bind>
</comp>

<comp id="448" class="1004" name="input_0_0_addr_4_gep_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="7" slack="0"/>
<pin id="452" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_0_addr_4/108 "/>
</bind>
</comp>

<comp id="456" class="1004" name="output_addr_5_gep_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="0" index="2" bw="4" slack="0"/>
<pin id="460" dir="1" index="3" bw="4" slack="15"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_5/132 "/>
</bind>
</comp>

<comp id="464" class="1004" name="input_0_0_addr_5_gep_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="0" index="2" bw="7" slack="0"/>
<pin id="468" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_0_addr_5/133 "/>
</bind>
</comp>

<comp id="472" class="1004" name="output_addr_6_gep_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="4" slack="0"/>
<pin id="476" dir="1" index="3" bw="4" slack="15"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_6/157 "/>
</bind>
</comp>

<comp id="480" class="1004" name="input_0_0_addr_6_gep_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="0" index="2" bw="7" slack="0"/>
<pin id="484" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_0_addr_6/158 "/>
</bind>
</comp>

<comp id="488" class="1004" name="output_addr_7_gep_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="0" index="2" bw="4" slack="0"/>
<pin id="492" dir="1" index="3" bw="4" slack="15"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_7/182 "/>
</bind>
</comp>

<comp id="496" class="1004" name="input_0_0_addr_7_gep_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="0" index="2" bw="7" slack="0"/>
<pin id="500" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_0_addr_7/183 "/>
</bind>
</comp>

<comp id="504" class="1004" name="output_addr_8_gep_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="0" index="2" bw="5" slack="0"/>
<pin id="508" dir="1" index="3" bw="4" slack="15"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_8/207 "/>
</bind>
</comp>

<comp id="512" class="1004" name="input_0_0_addr_8_gep_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="0" index="2" bw="7" slack="0"/>
<pin id="516" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_0_addr_8/208 "/>
</bind>
</comp>

<comp id="520" class="1004" name="output_addr_9_gep_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="0" index="2" bw="5" slack="0"/>
<pin id="524" dir="1" index="3" bw="4" slack="15"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_9/232 "/>
</bind>
</comp>

<comp id="528" class="1004" name="input_0_0_addr_9_gep_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="0" index="2" bw="7" slack="0"/>
<pin id="532" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_0_addr_9/233 "/>
</bind>
</comp>

<comp id="536" class="1005" name="tmp_s_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s (phireg) "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_s_phi_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="543" dir="0" index="2" bw="32" slack="1"/>
<pin id="544" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="545" dir="1" index="4" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="548" class="1005" name="c_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="7" slack="1"/>
<pin id="550" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="552" class="1004" name="c_phi_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="555" dir="0" index="2" bw="7" slack="0"/>
<pin id="556" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="557" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/8 "/>
</bind>
</comp>

<comp id="559" class="1005" name="tmp_1_32_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="1"/>
<pin id="561" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_32 (phireg) "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_1_32_phi_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="1"/>
<pin id="565" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="566" dir="0" index="2" bw="32" slack="1"/>
<pin id="567" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="568" dir="1" index="4" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_1_32/33 "/>
</bind>
</comp>

<comp id="571" class="1005" name="c_1_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="7" slack="1"/>
<pin id="573" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c_1 (phireg) "/>
</bind>
</comp>

<comp id="575" class="1004" name="c_1_phi_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="1"/>
<pin id="577" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="578" dir="0" index="2" bw="7" slack="0"/>
<pin id="579" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="580" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_1/33 "/>
</bind>
</comp>

<comp id="582" class="1005" name="tmp_2_35_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_35 (phireg) "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_2_35_phi_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="589" dir="0" index="2" bw="32" slack="1"/>
<pin id="590" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="591" dir="1" index="4" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_2_35/58 "/>
</bind>
</comp>

<comp id="594" class="1005" name="c_2_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="7" slack="1"/>
<pin id="596" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c_2 (phireg) "/>
</bind>
</comp>

<comp id="598" class="1004" name="c_2_phi_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="1"/>
<pin id="600" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="601" dir="0" index="2" bw="7" slack="0"/>
<pin id="602" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="603" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_2/58 "/>
</bind>
</comp>

<comp id="605" class="1005" name="tmp_3_38_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="1"/>
<pin id="607" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_38 (phireg) "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_3_38_phi_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="612" dir="0" index="2" bw="32" slack="1"/>
<pin id="613" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="614" dir="1" index="4" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_3_38/83 "/>
</bind>
</comp>

<comp id="617" class="1005" name="c_s_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="7" slack="1"/>
<pin id="619" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c_s (phireg) "/>
</bind>
</comp>

<comp id="621" class="1004" name="c_s_phi_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="1"/>
<pin id="623" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="624" dir="0" index="2" bw="7" slack="0"/>
<pin id="625" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="626" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_s/83 "/>
</bind>
</comp>

<comp id="628" class="1005" name="tmp_4_41_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_41 (phireg) "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_4_41_phi_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="1"/>
<pin id="634" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="635" dir="0" index="2" bw="32" slack="1"/>
<pin id="636" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="637" dir="1" index="4" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_4_41/108 "/>
</bind>
</comp>

<comp id="640" class="1005" name="c_4_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="7" slack="1"/>
<pin id="642" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c_4 (phireg) "/>
</bind>
</comp>

<comp id="644" class="1004" name="c_4_phi_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="1"/>
<pin id="646" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="647" dir="0" index="2" bw="7" slack="0"/>
<pin id="648" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="649" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_4/108 "/>
</bind>
</comp>

<comp id="651" class="1005" name="tmp_5_44_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="1"/>
<pin id="653" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_44 (phireg) "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_5_44_phi_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="1"/>
<pin id="657" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="658" dir="0" index="2" bw="32" slack="1"/>
<pin id="659" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="660" dir="1" index="4" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_5_44/133 "/>
</bind>
</comp>

<comp id="663" class="1005" name="c_5_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="7" slack="1"/>
<pin id="665" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c_5 (phireg) "/>
</bind>
</comp>

<comp id="667" class="1004" name="c_5_phi_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="1"/>
<pin id="669" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="670" dir="0" index="2" bw="7" slack="0"/>
<pin id="671" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="672" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_5/133 "/>
</bind>
</comp>

<comp id="674" class="1005" name="tmp_6_47_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_47 (phireg) "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_6_47_phi_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="681" dir="0" index="2" bw="32" slack="1"/>
<pin id="682" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="683" dir="1" index="4" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_6_47/158 "/>
</bind>
</comp>

<comp id="686" class="1005" name="c_6_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="7" slack="1"/>
<pin id="688" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c_6 (phireg) "/>
</bind>
</comp>

<comp id="690" class="1004" name="c_6_phi_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="1"/>
<pin id="692" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="693" dir="0" index="2" bw="7" slack="0"/>
<pin id="694" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="695" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_6/158 "/>
</bind>
</comp>

<comp id="697" class="1005" name="tmp_7_50_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="1"/>
<pin id="699" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_50 (phireg) "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_7_50_phi_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="1"/>
<pin id="703" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="704" dir="0" index="2" bw="32" slack="1"/>
<pin id="705" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="706" dir="1" index="4" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_7_50/183 "/>
</bind>
</comp>

<comp id="709" class="1005" name="c_7_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="7" slack="1"/>
<pin id="711" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c_7 (phireg) "/>
</bind>
</comp>

<comp id="713" class="1004" name="c_7_phi_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="1"/>
<pin id="715" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="716" dir="0" index="2" bw="7" slack="0"/>
<pin id="717" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="718" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_7/183 "/>
</bind>
</comp>

<comp id="720" class="1005" name="tmp_8_53_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="1"/>
<pin id="722" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_53 (phireg) "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_8_53_phi_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="1"/>
<pin id="726" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="727" dir="0" index="2" bw="32" slack="1"/>
<pin id="728" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="729" dir="1" index="4" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_8_53/208 "/>
</bind>
</comp>

<comp id="732" class="1005" name="c_8_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="7" slack="1"/>
<pin id="734" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c_8 (phireg) "/>
</bind>
</comp>

<comp id="736" class="1004" name="c_8_phi_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="1"/>
<pin id="738" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="739" dir="0" index="2" bw="7" slack="0"/>
<pin id="740" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="741" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_8/208 "/>
</bind>
</comp>

<comp id="743" class="1005" name="tmp_9_56_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="1"/>
<pin id="745" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_56 (phireg) "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp_9_56_phi_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="1"/>
<pin id="749" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="750" dir="0" index="2" bw="32" slack="1"/>
<pin id="751" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="752" dir="1" index="4" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_9_56/233 "/>
</bind>
</comp>

<comp id="755" class="1005" name="c_9_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="7" slack="1"/>
<pin id="757" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c_9 (phireg) "/>
</bind>
</comp>

<comp id="759" class="1004" name="c_9_phi_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="1"/>
<pin id="761" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="762" dir="0" index="2" bw="7" slack="0"/>
<pin id="763" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="764" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_9/233 "/>
</bind>
</comp>

<comp id="766" class="1004" name="grp_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="6"/>
<pin id="768" dir="0" index="1" bw="32" slack="1"/>
<pin id="769" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_13/14 tmp_1/27 tmp_32_1/39 tmp_29_1/52 tmp_32_2/64 tmp_29_2/77 tmp_32_3/89 tmp_29_3/102 tmp_32_4/114 tmp_29_4/127 tmp_32_5/139 tmp_29_5/152 tmp_32_6/164 tmp_29_6/177 tmp_32_7/189 tmp_29_7/202 tmp_32_8/214 tmp_29_8/227 tmp_32_9/239 tmp_29_9/252 "/>
</bind>
</comp>

<comp id="780" class="1004" name="grp_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="1"/>
<pin id="782" dir="0" index="1" bw="32" slack="1"/>
<pin id="783" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_12/10 tmp_31_1/35 tmp_31_2/60 tmp_31_3/85 tmp_31_4/110 tmp_31_5/135 tmp_31_6/160 tmp_31_7/185 tmp_31_8/210 tmp_31_9/235 "/>
</bind>
</comp>

<comp id="784" class="1005" name="reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="1"/>
<pin id="786" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_0_0_load input_0_0_load_1 input_0_0_load_2 input_0_0_load_3 input_0_0_load_4 input_0_0_load_5 input_0_0_load_6 input_0_0_load_7 input_0_0_load_8 input_0_0_load_9 "/>
</bind>
</comp>

<comp id="789" class="1005" name="reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="1"/>
<pin id="791" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 tmp_31_1 tmp_31_2 tmp_31_3 tmp_31_4 tmp_31_5 tmp_31_6 tmp_31_7 tmp_31_8 tmp_31_9 "/>
</bind>
</comp>

<comp id="794" class="1005" name="reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="1"/>
<pin id="796" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 tmp_1 tmp_29_1 tmp_29_2 tmp_29_3 tmp_29_4 tmp_29_5 tmp_29_6 tmp_29_7 tmp_29_8 tmp_29_9 "/>
</bind>
</comp>

<comp id="800" class="1005" name="reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="1"/>
<pin id="802" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32_1 tmp_32_2 tmp_32_3 tmp_32_4 tmp_32_5 tmp_32_6 tmp_32_7 tmp_32_8 tmp_32_9 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_43_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="30" slack="0"/>
<pin id="815" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43/1 "/>
</bind>
</comp>

<comp id="817" class="1004" name="weights_addr_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="0"/>
<pin id="819" dir="0" index="1" bw="32" slack="0"/>
<pin id="820" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr/1 "/>
</bind>
</comp>

<comp id="824" class="1004" name="sext_cast_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="30" slack="6"/>
<pin id="826" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext_cast/7 "/>
</bind>
</comp>

<comp id="827" class="1004" name="exitcond_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="7" slack="0"/>
<pin id="829" dir="0" index="1" bw="7" slack="0"/>
<pin id="830" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="833" class="1004" name="c_3_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="7" slack="0"/>
<pin id="835" dir="0" index="1" bw="1" slack="0"/>
<pin id="836" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_3/8 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_11_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="7" slack="0"/>
<pin id="841" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="844" class="1004" name="tmp_44_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="30" slack="1"/>
<pin id="846" dir="0" index="1" bw="8" slack="0"/>
<pin id="847" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_44/8 "/>
</bind>
</comp>

<comp id="849" class="1004" name="sext2_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="30" slack="2"/>
<pin id="851" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext2/19 "/>
</bind>
</comp>

<comp id="852" class="1004" name="bias_addr_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="0"/>
<pin id="854" dir="0" index="1" bw="32" slack="0"/>
<pin id="855" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/19 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_45_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="31" slack="1"/>
<pin id="861" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_45/19 "/>
</bind>
</comp>

<comp id="862" class="1004" name="weights_addr_1_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="0"/>
<pin id="864" dir="0" index="1" bw="32" slack="0"/>
<pin id="865" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr_1/19 "/>
</bind>
</comp>

<comp id="869" class="1004" name="sext2_cast_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="30" slack="15"/>
<pin id="871" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext2_cast/32 "/>
</bind>
</comp>

<comp id="872" class="1004" name="exitcond_1_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="7" slack="0"/>
<pin id="874" dir="0" index="1" bw="7" slack="0"/>
<pin id="875" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_1/33 "/>
</bind>
</comp>

<comp id="878" class="1004" name="c_3_1_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="7" slack="0"/>
<pin id="880" dir="0" index="1" bw="1" slack="0"/>
<pin id="881" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_3_1/33 "/>
</bind>
</comp>

<comp id="884" class="1004" name="tmp_30_1_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="7" slack="0"/>
<pin id="886" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_1/33 "/>
</bind>
</comp>

<comp id="889" class="1004" name="sum1_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="30" slack="1"/>
<pin id="891" dir="0" index="1" bw="1" slack="0"/>
<pin id="892" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum1/33 "/>
</bind>
</comp>

<comp id="894" class="1004" name="tmp_46_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="30" slack="16"/>
<pin id="896" dir="0" index="1" bw="9" slack="0"/>
<pin id="897" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_46/33 "/>
</bind>
</comp>

<comp id="899" class="1004" name="sum1_cast_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="31" slack="1"/>
<pin id="901" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum1_cast/44 "/>
</bind>
</comp>

<comp id="902" class="1004" name="bias_addr_1_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="0"/>
<pin id="904" dir="0" index="1" bw="32" slack="0"/>
<pin id="905" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr_1/44 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tmp_47_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="31" slack="1"/>
<pin id="911" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_47/44 "/>
</bind>
</comp>

<comp id="912" class="1004" name="weights_addr_2_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="0"/>
<pin id="914" dir="0" index="1" bw="32" slack="0"/>
<pin id="915" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr_2/44 "/>
</bind>
</comp>

<comp id="919" class="1004" name="exitcond_2_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="7" slack="0"/>
<pin id="921" dir="0" index="1" bw="7" slack="0"/>
<pin id="922" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_2/58 "/>
</bind>
</comp>

<comp id="925" class="1004" name="c_3_2_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="7" slack="0"/>
<pin id="927" dir="0" index="1" bw="1" slack="0"/>
<pin id="928" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_3_2/58 "/>
</bind>
</comp>

<comp id="931" class="1004" name="tmp_30_2_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="7" slack="0"/>
<pin id="933" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_2/58 "/>
</bind>
</comp>

<comp id="936" class="1004" name="sum3_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="30" slack="16"/>
<pin id="938" dir="0" index="1" bw="3" slack="0"/>
<pin id="939" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum3/58 "/>
</bind>
</comp>

<comp id="941" class="1004" name="tmp_48_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="30" slack="31"/>
<pin id="943" dir="0" index="1" bw="10" slack="0"/>
<pin id="944" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_48/58 "/>
</bind>
</comp>

<comp id="946" class="1004" name="sum3_cast_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="31" slack="1"/>
<pin id="948" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum3_cast/69 "/>
</bind>
</comp>

<comp id="949" class="1004" name="bias_addr_2_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="0"/>
<pin id="951" dir="0" index="1" bw="32" slack="0"/>
<pin id="952" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr_2/69 "/>
</bind>
</comp>

<comp id="956" class="1004" name="tmp_49_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="31" slack="1"/>
<pin id="958" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_49/69 "/>
</bind>
</comp>

<comp id="959" class="1004" name="weights_addr_3_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="0"/>
<pin id="961" dir="0" index="1" bw="32" slack="0"/>
<pin id="962" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr_3/69 "/>
</bind>
</comp>

<comp id="966" class="1004" name="exitcond_3_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="7" slack="0"/>
<pin id="968" dir="0" index="1" bw="7" slack="0"/>
<pin id="969" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_3/83 "/>
</bind>
</comp>

<comp id="972" class="1004" name="c_3_3_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="7" slack="0"/>
<pin id="974" dir="0" index="1" bw="1" slack="0"/>
<pin id="975" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_3_3/83 "/>
</bind>
</comp>

<comp id="978" class="1004" name="tmp_30_3_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="7" slack="0"/>
<pin id="980" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_3/83 "/>
</bind>
</comp>

<comp id="983" class="1004" name="sum5_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="30" slack="31"/>
<pin id="985" dir="0" index="1" bw="3" slack="0"/>
<pin id="986" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum5/83 "/>
</bind>
</comp>

<comp id="988" class="1004" name="tmp_50_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="30" slack="46"/>
<pin id="990" dir="0" index="1" bw="10" slack="0"/>
<pin id="991" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_50/83 "/>
</bind>
</comp>

<comp id="993" class="1004" name="sum5_cast_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="31" slack="1"/>
<pin id="995" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum5_cast/94 "/>
</bind>
</comp>

<comp id="996" class="1004" name="bias_addr_3_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="0"/>
<pin id="998" dir="0" index="1" bw="32" slack="0"/>
<pin id="999" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr_3/94 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="tmp_51_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="31" slack="1"/>
<pin id="1005" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_51/94 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="weights_addr_4_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="32" slack="0"/>
<pin id="1008" dir="0" index="1" bw="32" slack="0"/>
<pin id="1009" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr_4/94 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="exitcond_4_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="7" slack="0"/>
<pin id="1015" dir="0" index="1" bw="7" slack="0"/>
<pin id="1016" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_4/108 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="c_3_4_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="7" slack="0"/>
<pin id="1021" dir="0" index="1" bw="1" slack="0"/>
<pin id="1022" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_3_4/108 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="tmp_30_4_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="7" slack="0"/>
<pin id="1027" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_4/108 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="sum7_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="30" slack="46"/>
<pin id="1032" dir="0" index="1" bw="4" slack="0"/>
<pin id="1033" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum7/108 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="tmp_52_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="30" slack="61"/>
<pin id="1037" dir="0" index="1" bw="11" slack="0"/>
<pin id="1038" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_52/108 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="sum7_cast_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="31" slack="1"/>
<pin id="1042" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum7_cast/119 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="bias_addr_4_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="32" slack="0"/>
<pin id="1045" dir="0" index="1" bw="32" slack="0"/>
<pin id="1046" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr_4/119 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="tmp_53_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="31" slack="1"/>
<pin id="1052" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_53/119 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="weights_addr_5_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="0"/>
<pin id="1055" dir="0" index="1" bw="32" slack="0"/>
<pin id="1056" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr_5/119 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="exitcond_5_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="7" slack="0"/>
<pin id="1062" dir="0" index="1" bw="7" slack="0"/>
<pin id="1063" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_5/133 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="c_3_5_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="7" slack="0"/>
<pin id="1068" dir="0" index="1" bw="1" slack="0"/>
<pin id="1069" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_3_5/133 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="tmp_30_5_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="7" slack="0"/>
<pin id="1074" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_5/133 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="sum9_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="30" slack="61"/>
<pin id="1079" dir="0" index="1" bw="4" slack="0"/>
<pin id="1080" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum9/133 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="tmp_54_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="30" slack="76"/>
<pin id="1084" dir="0" index="1" bw="11" slack="0"/>
<pin id="1085" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_54/133 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="sum9_cast_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="31" slack="1"/>
<pin id="1089" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum9_cast/144 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="bias_addr_5_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="0"/>
<pin id="1092" dir="0" index="1" bw="32" slack="0"/>
<pin id="1093" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr_5/144 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="tmp_55_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="31" slack="1"/>
<pin id="1099" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_55/144 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="weights_addr_6_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="0"/>
<pin id="1102" dir="0" index="1" bw="32" slack="0"/>
<pin id="1103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr_6/144 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="exitcond_6_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="7" slack="0"/>
<pin id="1109" dir="0" index="1" bw="7" slack="0"/>
<pin id="1110" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_6/158 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="c_3_6_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="7" slack="0"/>
<pin id="1115" dir="0" index="1" bw="1" slack="0"/>
<pin id="1116" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_3_6/158 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="tmp_30_6_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="7" slack="0"/>
<pin id="1121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_6/158 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="sum_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="30" slack="76"/>
<pin id="1126" dir="0" index="1" bw="4" slack="0"/>
<pin id="1127" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/158 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="tmp_56_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="30" slack="91"/>
<pin id="1131" dir="0" index="1" bw="11" slack="0"/>
<pin id="1132" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_56/158 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="sum11_cast_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="31" slack="1"/>
<pin id="1136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum11_cast/169 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="bias_addr_6_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="0"/>
<pin id="1139" dir="0" index="1" bw="32" slack="0"/>
<pin id="1140" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr_6/169 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="tmp_57_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="31" slack="1"/>
<pin id="1146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_57/169 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="weights_addr_7_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="32" slack="0"/>
<pin id="1149" dir="0" index="1" bw="32" slack="0"/>
<pin id="1150" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr_7/169 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="exitcond_7_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="7" slack="0"/>
<pin id="1156" dir="0" index="1" bw="7" slack="0"/>
<pin id="1157" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_7/183 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="c_3_7_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="7" slack="0"/>
<pin id="1162" dir="0" index="1" bw="1" slack="0"/>
<pin id="1163" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_3_7/183 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="tmp_30_7_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="7" slack="0"/>
<pin id="1168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_7/183 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="sum2_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="30" slack="91"/>
<pin id="1173" dir="0" index="1" bw="4" slack="0"/>
<pin id="1174" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/183 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="tmp_58_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="30" slack="106"/>
<pin id="1178" dir="0" index="1" bw="11" slack="0"/>
<pin id="1179" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_58/183 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="sum13_cast_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="31" slack="1"/>
<pin id="1183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum13_cast/194 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="bias_addr_7_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="32" slack="0"/>
<pin id="1186" dir="0" index="1" bw="32" slack="0"/>
<pin id="1187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr_7/194 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="tmp_59_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="31" slack="1"/>
<pin id="1193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_59/194 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="weights_addr_8_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="32" slack="0"/>
<pin id="1196" dir="0" index="1" bw="32" slack="0"/>
<pin id="1197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr_8/194 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="exitcond_8_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="7" slack="0"/>
<pin id="1203" dir="0" index="1" bw="7" slack="0"/>
<pin id="1204" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_8/208 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="c_3_8_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="7" slack="0"/>
<pin id="1209" dir="0" index="1" bw="1" slack="0"/>
<pin id="1210" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_3_8/208 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="tmp_30_8_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="7" slack="0"/>
<pin id="1215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_8/208 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="sum4_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="30" slack="106"/>
<pin id="1220" dir="0" index="1" bw="5" slack="0"/>
<pin id="1221" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum4/208 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="tmp_60_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="30" slack="121"/>
<pin id="1225" dir="0" index="1" bw="12" slack="0"/>
<pin id="1226" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_60/208 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="sum15_cast_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="31" slack="1"/>
<pin id="1230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum15_cast/219 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="bias_addr_8_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="32" slack="0"/>
<pin id="1233" dir="0" index="1" bw="32" slack="0"/>
<pin id="1234" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr_8/219 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="tmp_61_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="31" slack="1"/>
<pin id="1240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_61/219 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="weights_addr_9_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="32" slack="0"/>
<pin id="1243" dir="0" index="1" bw="32" slack="0"/>
<pin id="1244" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr_9/219 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="exitcond_9_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="7" slack="0"/>
<pin id="1250" dir="0" index="1" bw="7" slack="0"/>
<pin id="1251" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_9/233 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="c_3_9_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="7" slack="0"/>
<pin id="1256" dir="0" index="1" bw="1" slack="0"/>
<pin id="1257" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_3_9/233 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="tmp_30_9_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="7" slack="0"/>
<pin id="1262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_9/233 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="sum6_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="30" slack="121"/>
<pin id="1267" dir="0" index="1" bw="5" slack="0"/>
<pin id="1268" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum6/233 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="sum17_cast_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="31" slack="1"/>
<pin id="1272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum17_cast/244 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="bias_addr_9_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="32" slack="0"/>
<pin id="1275" dir="0" index="1" bw="32" slack="0"/>
<pin id="1276" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr_9/244 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="weights_offset_read_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="30" slack="6"/>
<pin id="1282" dir="1" index="1" bw="30" slack="6"/>
</pin_list>
<bind>
<opset="weights_offset_read "/>
</bind>
</comp>

<comp id="1285" class="1005" name="weights_addr_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="32" slack="1"/>
<pin id="1287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr "/>
</bind>
</comp>

<comp id="1291" class="1005" name="bias_offset_read_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="30" slack="2"/>
<pin id="1293" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="bias_offset_read "/>
</bind>
</comp>

<comp id="1297" class="1005" name="output_addr_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="4" slack="15"/>
<pin id="1299" dir="1" index="1" bw="4" slack="15"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="1302" class="1005" name="sext_cast_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="31" slack="1"/>
<pin id="1304" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_cast "/>
</bind>
</comp>

<comp id="1318" class="1005" name="c_3_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="7" slack="0"/>
<pin id="1320" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="c_3 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="input_0_0_addr_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="7" slack="1"/>
<pin id="1325" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_0_0_addr "/>
</bind>
</comp>

<comp id="1328" class="1005" name="tmp_44_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="31" slack="1"/>
<pin id="1330" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="weights_addr_read_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="32" slack="1"/>
<pin id="1335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_read "/>
</bind>
</comp>

<comp id="1338" class="1005" name="bias_addr_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="32" slack="1"/>
<pin id="1340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="1344" class="1005" name="weights_addr_1_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="32" slack="1"/>
<pin id="1346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_1 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="bias_addr_read_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="32" slack="1"/>
<pin id="1352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr_read "/>
</bind>
</comp>

<comp id="1355" class="1005" name="sext2_cast_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="31" slack="1"/>
<pin id="1357" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext2_cast "/>
</bind>
</comp>

<comp id="1368" class="1005" name="output_addr_1_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="4" slack="15"/>
<pin id="1370" dir="1" index="1" bw="4" slack="15"/>
</pin_list>
<bind>
<opset="output_addr_1 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="c_3_1_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="7" slack="0"/>
<pin id="1378" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="c_3_1 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="input_0_0_addr_1_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="7" slack="1"/>
<pin id="1383" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_0_0_addr_1 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="sum1_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="31" slack="1"/>
<pin id="1388" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sum1 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="tmp_46_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="31" slack="1"/>
<pin id="1393" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="weights_addr_1_read_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="32" slack="1"/>
<pin id="1398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_1_read "/>
</bind>
</comp>

<comp id="1401" class="1005" name="bias_addr_1_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="32" slack="1"/>
<pin id="1403" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr_1 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="weights_addr_2_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="32" slack="1"/>
<pin id="1409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_2 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="bias_addr_1_read_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="32" slack="1"/>
<pin id="1415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr_1_read "/>
</bind>
</comp>

<comp id="1418" class="1005" name="output_addr_2_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="4" slack="15"/>
<pin id="1420" dir="1" index="1" bw="4" slack="15"/>
</pin_list>
<bind>
<opset="output_addr_2 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="c_3_2_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="7" slack="0"/>
<pin id="1428" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="c_3_2 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="input_0_0_addr_2_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="7" slack="1"/>
<pin id="1433" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_0_0_addr_2 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="sum3_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="31" slack="1"/>
<pin id="1438" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sum3 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="tmp_48_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="31" slack="1"/>
<pin id="1443" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="weights_addr_2_read_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="32" slack="1"/>
<pin id="1448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_2_read "/>
</bind>
</comp>

<comp id="1451" class="1005" name="bias_addr_2_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="32" slack="1"/>
<pin id="1453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr_2 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="weights_addr_3_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="32" slack="1"/>
<pin id="1459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_3 "/>
</bind>
</comp>

<comp id="1463" class="1005" name="bias_addr_2_read_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="32" slack="1"/>
<pin id="1465" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr_2_read "/>
</bind>
</comp>

<comp id="1468" class="1005" name="output_addr_3_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="4" slack="15"/>
<pin id="1470" dir="1" index="1" bw="4" slack="15"/>
</pin_list>
<bind>
<opset="output_addr_3 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="c_3_3_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="7" slack="0"/>
<pin id="1478" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="c_3_3 "/>
</bind>
</comp>

<comp id="1481" class="1005" name="input_0_0_addr_3_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="7" slack="1"/>
<pin id="1483" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_0_0_addr_3 "/>
</bind>
</comp>

<comp id="1486" class="1005" name="sum5_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="31" slack="1"/>
<pin id="1488" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sum5 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="tmp_50_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="31" slack="1"/>
<pin id="1493" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="weights_addr_3_read_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="32" slack="1"/>
<pin id="1498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_3_read "/>
</bind>
</comp>

<comp id="1501" class="1005" name="bias_addr_3_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="32" slack="1"/>
<pin id="1503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr_3 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="weights_addr_4_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="32" slack="1"/>
<pin id="1509" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_4 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="bias_addr_3_read_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="32" slack="1"/>
<pin id="1515" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr_3_read "/>
</bind>
</comp>

<comp id="1518" class="1005" name="output_addr_4_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="4" slack="15"/>
<pin id="1520" dir="1" index="1" bw="4" slack="15"/>
</pin_list>
<bind>
<opset="output_addr_4 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="c_3_4_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="7" slack="0"/>
<pin id="1528" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="c_3_4 "/>
</bind>
</comp>

<comp id="1531" class="1005" name="input_0_0_addr_4_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="7" slack="1"/>
<pin id="1533" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_0_0_addr_4 "/>
</bind>
</comp>

<comp id="1536" class="1005" name="sum7_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="31" slack="1"/>
<pin id="1538" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sum7 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="tmp_52_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="31" slack="1"/>
<pin id="1543" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_52 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="weights_addr_4_read_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="32" slack="1"/>
<pin id="1548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_4_read "/>
</bind>
</comp>

<comp id="1551" class="1005" name="bias_addr_4_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="32" slack="1"/>
<pin id="1553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr_4 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="weights_addr_5_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="32" slack="1"/>
<pin id="1559" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_5 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="bias_addr_4_read_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="32" slack="1"/>
<pin id="1565" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr_4_read "/>
</bind>
</comp>

<comp id="1568" class="1005" name="output_addr_5_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="4" slack="15"/>
<pin id="1570" dir="1" index="1" bw="4" slack="15"/>
</pin_list>
<bind>
<opset="output_addr_5 "/>
</bind>
</comp>

<comp id="1576" class="1005" name="c_3_5_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="7" slack="0"/>
<pin id="1578" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="c_3_5 "/>
</bind>
</comp>

<comp id="1581" class="1005" name="input_0_0_addr_5_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="7" slack="1"/>
<pin id="1583" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_0_0_addr_5 "/>
</bind>
</comp>

<comp id="1586" class="1005" name="sum9_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="31" slack="1"/>
<pin id="1588" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sum9 "/>
</bind>
</comp>

<comp id="1591" class="1005" name="tmp_54_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="31" slack="1"/>
<pin id="1593" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_54 "/>
</bind>
</comp>

<comp id="1596" class="1005" name="weights_addr_5_read_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="32" slack="1"/>
<pin id="1598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_5_read "/>
</bind>
</comp>

<comp id="1601" class="1005" name="bias_addr_5_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="32" slack="1"/>
<pin id="1603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr_5 "/>
</bind>
</comp>

<comp id="1607" class="1005" name="weights_addr_6_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="32" slack="1"/>
<pin id="1609" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_6 "/>
</bind>
</comp>

<comp id="1613" class="1005" name="bias_addr_5_read_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="32" slack="1"/>
<pin id="1615" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr_5_read "/>
</bind>
</comp>

<comp id="1618" class="1005" name="output_addr_6_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="4" slack="15"/>
<pin id="1620" dir="1" index="1" bw="4" slack="15"/>
</pin_list>
<bind>
<opset="output_addr_6 "/>
</bind>
</comp>

<comp id="1626" class="1005" name="c_3_6_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="7" slack="0"/>
<pin id="1628" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="c_3_6 "/>
</bind>
</comp>

<comp id="1631" class="1005" name="input_0_0_addr_6_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="7" slack="1"/>
<pin id="1633" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_0_0_addr_6 "/>
</bind>
</comp>

<comp id="1636" class="1005" name="sum_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="31" slack="1"/>
<pin id="1638" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="1641" class="1005" name="tmp_56_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="31" slack="1"/>
<pin id="1643" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_56 "/>
</bind>
</comp>

<comp id="1646" class="1005" name="weights_addr_6_read_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="32" slack="1"/>
<pin id="1648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_6_read "/>
</bind>
</comp>

<comp id="1651" class="1005" name="bias_addr_6_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="32" slack="1"/>
<pin id="1653" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr_6 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="weights_addr_7_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="32" slack="1"/>
<pin id="1659" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_7 "/>
</bind>
</comp>

<comp id="1663" class="1005" name="bias_addr_6_read_reg_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="32" slack="1"/>
<pin id="1665" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr_6_read "/>
</bind>
</comp>

<comp id="1668" class="1005" name="output_addr_7_reg_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="4" slack="15"/>
<pin id="1670" dir="1" index="1" bw="4" slack="15"/>
</pin_list>
<bind>
<opset="output_addr_7 "/>
</bind>
</comp>

<comp id="1676" class="1005" name="c_3_7_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="7" slack="0"/>
<pin id="1678" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="c_3_7 "/>
</bind>
</comp>

<comp id="1681" class="1005" name="input_0_0_addr_7_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="7" slack="1"/>
<pin id="1683" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_0_0_addr_7 "/>
</bind>
</comp>

<comp id="1686" class="1005" name="sum2_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="31" slack="1"/>
<pin id="1688" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sum2 "/>
</bind>
</comp>

<comp id="1691" class="1005" name="tmp_58_reg_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="31" slack="1"/>
<pin id="1693" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="1696" class="1005" name="weights_addr_7_read_reg_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="32" slack="1"/>
<pin id="1698" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_7_read "/>
</bind>
</comp>

<comp id="1701" class="1005" name="bias_addr_7_reg_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="32" slack="1"/>
<pin id="1703" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr_7 "/>
</bind>
</comp>

<comp id="1707" class="1005" name="weights_addr_8_reg_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="32" slack="1"/>
<pin id="1709" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_8 "/>
</bind>
</comp>

<comp id="1713" class="1005" name="bias_addr_7_read_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="32" slack="1"/>
<pin id="1715" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr_7_read "/>
</bind>
</comp>

<comp id="1718" class="1005" name="output_addr_8_reg_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="4" slack="15"/>
<pin id="1720" dir="1" index="1" bw="4" slack="15"/>
</pin_list>
<bind>
<opset="output_addr_8 "/>
</bind>
</comp>

<comp id="1726" class="1005" name="c_3_8_reg_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="7" slack="0"/>
<pin id="1728" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="c_3_8 "/>
</bind>
</comp>

<comp id="1731" class="1005" name="input_0_0_addr_8_reg_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="7" slack="1"/>
<pin id="1733" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_0_0_addr_8 "/>
</bind>
</comp>

<comp id="1736" class="1005" name="sum4_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="31" slack="1"/>
<pin id="1738" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sum4 "/>
</bind>
</comp>

<comp id="1741" class="1005" name="tmp_60_reg_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="31" slack="1"/>
<pin id="1743" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60 "/>
</bind>
</comp>

<comp id="1746" class="1005" name="weights_addr_8_read_reg_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="32" slack="1"/>
<pin id="1748" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_8_read "/>
</bind>
</comp>

<comp id="1751" class="1005" name="bias_addr_8_reg_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="32" slack="1"/>
<pin id="1753" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr_8 "/>
</bind>
</comp>

<comp id="1757" class="1005" name="weights_addr_9_reg_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="32" slack="1"/>
<pin id="1759" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_9 "/>
</bind>
</comp>

<comp id="1763" class="1005" name="bias_addr_8_read_reg_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="32" slack="1"/>
<pin id="1765" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr_8_read "/>
</bind>
</comp>

<comp id="1768" class="1005" name="output_addr_9_reg_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="4" slack="15"/>
<pin id="1770" dir="1" index="1" bw="4" slack="15"/>
</pin_list>
<bind>
<opset="output_addr_9 "/>
</bind>
</comp>

<comp id="1776" class="1005" name="c_3_9_reg_1776">
<pin_list>
<pin id="1777" dir="0" index="0" bw="7" slack="0"/>
<pin id="1778" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="c_3_9 "/>
</bind>
</comp>

<comp id="1781" class="1005" name="input_0_0_addr_9_reg_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="7" slack="1"/>
<pin id="1783" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_0_0_addr_9 "/>
</bind>
</comp>

<comp id="1786" class="1005" name="sum6_reg_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="31" slack="1"/>
<pin id="1788" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sum6 "/>
</bind>
</comp>

<comp id="1791" class="1005" name="weights_addr_9_read_reg_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="32" slack="1"/>
<pin id="1793" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_9_read "/>
</bind>
</comp>

<comp id="1796" class="1005" name="bias_addr_9_reg_1796">
<pin_list>
<pin id="1797" dir="0" index="0" bw="32" slack="1"/>
<pin id="1798" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr_9 "/>
</bind>
</comp>

<comp id="1802" class="1005" name="bias_addr_9_read_reg_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="32" slack="1"/>
<pin id="1804" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr_9_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="118"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="56" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="58" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="156"><net_src comp="56" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="56" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="58" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="180"><net_src comp="56" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="56" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="58" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="198"><net_src comp="14" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="56" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="56" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="14" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="58" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="222"><net_src comp="14" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="228"><net_src comp="56" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="56" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="58" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="246"><net_src comp="14" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="16" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="56" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="56" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="58" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="270"><net_src comp="14" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="16" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="276"><net_src comp="56" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="56" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="14" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="58" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="294"><net_src comp="14" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="16" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="300"><net_src comp="56" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="56" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="14" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="58" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="318"><net_src comp="14" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="16" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="324"><net_src comp="56" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="56" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="14" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="58" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="342"><net_src comp="14" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="16" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="348"><net_src comp="56" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="56" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="14" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="58" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="365"><net_src comp="56" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="10" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="40" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="40" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="379"><net_src comp="0" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="40" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="386"><net_src comp="374" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="397"><net_src comp="10" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="40" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="62" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="405"><net_src comp="0" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="40" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="400" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="413"><net_src comp="10" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="40" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="68" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="421"><net_src comp="0" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="40" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="416" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="429"><net_src comp="10" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="40" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="74" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="437"><net_src comp="0" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="40" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="432" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="445"><net_src comp="10" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="40" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="80" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="453"><net_src comp="0" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="40" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="448" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="461"><net_src comp="10" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="40" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="86" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="469"><net_src comp="0" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="40" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="464" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="477"><net_src comp="10" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="40" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="92" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="485"><net_src comp="0" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="40" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="480" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="493"><net_src comp="10" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="40" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="98" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="501"><net_src comp="0" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="40" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="496" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="509"><net_src comp="10" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="40" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="104" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="517"><net_src comp="0" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="40" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="512" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="525"><net_src comp="10" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="40" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="110" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="533"><net_src comp="0" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="40" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="528" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="539"><net_src comp="42" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="546"><net_src comp="536" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="540" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="551"><net_src comp="44" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="558"><net_src comp="548" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="562"><net_src comp="42" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="569"><net_src comp="559" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="563" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="574"><net_src comp="44" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="581"><net_src comp="571" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="585"><net_src comp="42" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="592"><net_src comp="582" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="586" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="597"><net_src comp="44" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="604"><net_src comp="594" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="608"><net_src comp="42" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="615"><net_src comp="605" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="609" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="620"><net_src comp="44" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="627"><net_src comp="617" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="631"><net_src comp="42" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="638"><net_src comp="628" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="632" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="643"><net_src comp="44" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="650"><net_src comp="640" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="654"><net_src comp="42" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="661"><net_src comp="651" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="655" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="666"><net_src comp="44" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="673"><net_src comp="663" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="677"><net_src comp="42" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="684"><net_src comp="674" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="678" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="689"><net_src comp="44" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="696"><net_src comp="686" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="700"><net_src comp="42" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="707"><net_src comp="697" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="701" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="712"><net_src comp="44" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="719"><net_src comp="709" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="723"><net_src comp="42" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="730"><net_src comp="720" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="731"><net_src comp="724" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="735"><net_src comp="44" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="742"><net_src comp="732" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="746"><net_src comp="42" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="753"><net_src comp="743" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="747" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="758"><net_src comp="44" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="765"><net_src comp="755" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="770"><net_src comp="536" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="559" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="772"><net_src comp="582" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="605" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="774"><net_src comp="628" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="775"><net_src comp="651" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="776"><net_src comp="674" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="777"><net_src comp="697" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="778"><net_src comp="720" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="779"><net_src comp="743" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="787"><net_src comp="381" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="792"><net_src comp="780" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="797"><net_src comp="766" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="803"><net_src comp="766" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="563" pin=2"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="806"><net_src comp="800" pin="1"/><net_sink comp="609" pin=2"/></net>

<net id="807"><net_src comp="800" pin="1"/><net_sink comp="632" pin=2"/></net>

<net id="808"><net_src comp="800" pin="1"/><net_sink comp="655" pin=2"/></net>

<net id="809"><net_src comp="800" pin="1"/><net_sink comp="678" pin=2"/></net>

<net id="810"><net_src comp="800" pin="1"/><net_sink comp="701" pin=2"/></net>

<net id="811"><net_src comp="800" pin="1"/><net_sink comp="724" pin=2"/></net>

<net id="812"><net_src comp="800" pin="1"/><net_sink comp="747" pin=2"/></net>

<net id="816"><net_src comp="114" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="821"><net_src comp="2" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="813" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="823"><net_src comp="817" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="831"><net_src comp="552" pin="4"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="46" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="837"><net_src comp="552" pin="4"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="52" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="842"><net_src comp="552" pin="4"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="848"><net_src comp="54" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="856"><net_src comp="6" pin="0"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="849" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="858"><net_src comp="852" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="866"><net_src comp="2" pin="0"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="859" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="868"><net_src comp="862" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="876"><net_src comp="575" pin="4"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="46" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="882"><net_src comp="575" pin="4"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="52" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="887"><net_src comp="575" pin="4"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="893"><net_src comp="64" pin="0"/><net_sink comp="889" pin=1"/></net>

<net id="898"><net_src comp="66" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="906"><net_src comp="6" pin="0"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="899" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="908"><net_src comp="902" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="916"><net_src comp="2" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="909" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="918"><net_src comp="912" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="923"><net_src comp="598" pin="4"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="46" pin="0"/><net_sink comp="919" pin=1"/></net>

<net id="929"><net_src comp="598" pin="4"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="52" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="934"><net_src comp="598" pin="4"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="940"><net_src comp="70" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="945"><net_src comp="72" pin="0"/><net_sink comp="941" pin=1"/></net>

<net id="953"><net_src comp="6" pin="0"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="946" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="955"><net_src comp="949" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="963"><net_src comp="2" pin="0"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="956" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="965"><net_src comp="959" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="970"><net_src comp="621" pin="4"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="46" pin="0"/><net_sink comp="966" pin=1"/></net>

<net id="976"><net_src comp="621" pin="4"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="52" pin="0"/><net_sink comp="972" pin=1"/></net>

<net id="981"><net_src comp="621" pin="4"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="987"><net_src comp="76" pin="0"/><net_sink comp="983" pin=1"/></net>

<net id="992"><net_src comp="78" pin="0"/><net_sink comp="988" pin=1"/></net>

<net id="1000"><net_src comp="6" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="993" pin="1"/><net_sink comp="996" pin=1"/></net>

<net id="1002"><net_src comp="996" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="1010"><net_src comp="2" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="1003" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1012"><net_src comp="1006" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="1017"><net_src comp="644" pin="4"/><net_sink comp="1013" pin=0"/></net>

<net id="1018"><net_src comp="46" pin="0"/><net_sink comp="1013" pin=1"/></net>

<net id="1023"><net_src comp="644" pin="4"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="52" pin="0"/><net_sink comp="1019" pin=1"/></net>

<net id="1028"><net_src comp="644" pin="4"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="1034"><net_src comp="82" pin="0"/><net_sink comp="1030" pin=1"/></net>

<net id="1039"><net_src comp="84" pin="0"/><net_sink comp="1035" pin=1"/></net>

<net id="1047"><net_src comp="6" pin="0"/><net_sink comp="1043" pin=0"/></net>

<net id="1048"><net_src comp="1040" pin="1"/><net_sink comp="1043" pin=1"/></net>

<net id="1049"><net_src comp="1043" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="1057"><net_src comp="2" pin="0"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="1050" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1059"><net_src comp="1053" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="1064"><net_src comp="667" pin="4"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="46" pin="0"/><net_sink comp="1060" pin=1"/></net>

<net id="1070"><net_src comp="667" pin="4"/><net_sink comp="1066" pin=0"/></net>

<net id="1071"><net_src comp="52" pin="0"/><net_sink comp="1066" pin=1"/></net>

<net id="1075"><net_src comp="667" pin="4"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="1081"><net_src comp="88" pin="0"/><net_sink comp="1077" pin=1"/></net>

<net id="1086"><net_src comp="90" pin="0"/><net_sink comp="1082" pin=1"/></net>

<net id="1094"><net_src comp="6" pin="0"/><net_sink comp="1090" pin=0"/></net>

<net id="1095"><net_src comp="1087" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1096"><net_src comp="1090" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="1104"><net_src comp="2" pin="0"/><net_sink comp="1100" pin=0"/></net>

<net id="1105"><net_src comp="1097" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1106"><net_src comp="1100" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="1111"><net_src comp="690" pin="4"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="46" pin="0"/><net_sink comp="1107" pin=1"/></net>

<net id="1117"><net_src comp="690" pin="4"/><net_sink comp="1113" pin=0"/></net>

<net id="1118"><net_src comp="52" pin="0"/><net_sink comp="1113" pin=1"/></net>

<net id="1122"><net_src comp="690" pin="4"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="1128"><net_src comp="94" pin="0"/><net_sink comp="1124" pin=1"/></net>

<net id="1133"><net_src comp="96" pin="0"/><net_sink comp="1129" pin=1"/></net>

<net id="1141"><net_src comp="6" pin="0"/><net_sink comp="1137" pin=0"/></net>

<net id="1142"><net_src comp="1134" pin="1"/><net_sink comp="1137" pin=1"/></net>

<net id="1143"><net_src comp="1137" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="1151"><net_src comp="2" pin="0"/><net_sink comp="1147" pin=0"/></net>

<net id="1152"><net_src comp="1144" pin="1"/><net_sink comp="1147" pin=1"/></net>

<net id="1153"><net_src comp="1147" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="1158"><net_src comp="713" pin="4"/><net_sink comp="1154" pin=0"/></net>

<net id="1159"><net_src comp="46" pin="0"/><net_sink comp="1154" pin=1"/></net>

<net id="1164"><net_src comp="713" pin="4"/><net_sink comp="1160" pin=0"/></net>

<net id="1165"><net_src comp="52" pin="0"/><net_sink comp="1160" pin=1"/></net>

<net id="1169"><net_src comp="713" pin="4"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="1175"><net_src comp="100" pin="0"/><net_sink comp="1171" pin=1"/></net>

<net id="1180"><net_src comp="102" pin="0"/><net_sink comp="1176" pin=1"/></net>

<net id="1188"><net_src comp="6" pin="0"/><net_sink comp="1184" pin=0"/></net>

<net id="1189"><net_src comp="1181" pin="1"/><net_sink comp="1184" pin=1"/></net>

<net id="1190"><net_src comp="1184" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="1198"><net_src comp="2" pin="0"/><net_sink comp="1194" pin=0"/></net>

<net id="1199"><net_src comp="1191" pin="1"/><net_sink comp="1194" pin=1"/></net>

<net id="1200"><net_src comp="1194" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="1205"><net_src comp="736" pin="4"/><net_sink comp="1201" pin=0"/></net>

<net id="1206"><net_src comp="46" pin="0"/><net_sink comp="1201" pin=1"/></net>

<net id="1211"><net_src comp="736" pin="4"/><net_sink comp="1207" pin=0"/></net>

<net id="1212"><net_src comp="52" pin="0"/><net_sink comp="1207" pin=1"/></net>

<net id="1216"><net_src comp="736" pin="4"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="1222"><net_src comp="106" pin="0"/><net_sink comp="1218" pin=1"/></net>

<net id="1227"><net_src comp="108" pin="0"/><net_sink comp="1223" pin=1"/></net>

<net id="1235"><net_src comp="6" pin="0"/><net_sink comp="1231" pin=0"/></net>

<net id="1236"><net_src comp="1228" pin="1"/><net_sink comp="1231" pin=1"/></net>

<net id="1237"><net_src comp="1231" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="1245"><net_src comp="2" pin="0"/><net_sink comp="1241" pin=0"/></net>

<net id="1246"><net_src comp="1238" pin="1"/><net_sink comp="1241" pin=1"/></net>

<net id="1247"><net_src comp="1241" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="1252"><net_src comp="759" pin="4"/><net_sink comp="1248" pin=0"/></net>

<net id="1253"><net_src comp="46" pin="0"/><net_sink comp="1248" pin=1"/></net>

<net id="1258"><net_src comp="759" pin="4"/><net_sink comp="1254" pin=0"/></net>

<net id="1259"><net_src comp="52" pin="0"/><net_sink comp="1254" pin=1"/></net>

<net id="1263"><net_src comp="759" pin="4"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="1269"><net_src comp="112" pin="0"/><net_sink comp="1265" pin=1"/></net>

<net id="1277"><net_src comp="6" pin="0"/><net_sink comp="1273" pin=0"/></net>

<net id="1278"><net_src comp="1270" pin="1"/><net_sink comp="1273" pin=1"/></net>

<net id="1279"><net_src comp="1273" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="1283"><net_src comp="114" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1288"><net_src comp="817" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="1290"><net_src comp="1285" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="1294"><net_src comp="127" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1296"><net_src comp="1291" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1300"><net_src comp="366" pin="3"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1305"><net_src comp="824" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1307"><net_src comp="1302" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1308"><net_src comp="1302" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="1309"><net_src comp="1302" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="1310"><net_src comp="1302" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1311"><net_src comp="1302" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1312"><net_src comp="1302" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1313"><net_src comp="1302" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1314"><net_src comp="1302" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1321"><net_src comp="833" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="552" pin=2"/></net>

<net id="1326"><net_src comp="374" pin="3"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="1331"><net_src comp="844" pin="2"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1336"><net_src comp="133" pin="2"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1341"><net_src comp="852" pin="2"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="1343"><net_src comp="1338" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="1347"><net_src comp="862" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="1349"><net_src comp="1344" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="1353"><net_src comp="152" pin="2"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="1358"><net_src comp="869" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="1360"><net_src comp="1355" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="1361"><net_src comp="1355" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="1362"><net_src comp="1355" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1363"><net_src comp="1355" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1364"><net_src comp="1355" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1365"><net_src comp="1355" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1366"><net_src comp="1355" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1367"><net_src comp="1355" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1371"><net_src comp="392" pin="3"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1379"><net_src comp="878" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="575" pin=2"/></net>

<net id="1384"><net_src comp="400" pin="3"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="1389"><net_src comp="889" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="1394"><net_src comp="894" pin="2"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1399"><net_src comp="157" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1404"><net_src comp="902" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="1406"><net_src comp="1401" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="1410"><net_src comp="912" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="1412"><net_src comp="1407" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="1416"><net_src comp="176" pin="2"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="1421"><net_src comp="408" pin="3"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1429"><net_src comp="925" pin="2"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="1434"><net_src comp="416" pin="3"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="1439"><net_src comp="936" pin="2"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="1444"><net_src comp="941" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="1449"><net_src comp="181" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1454"><net_src comp="949" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="1456"><net_src comp="1451" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="1460"><net_src comp="959" pin="2"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="1462"><net_src comp="1457" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="1466"><net_src comp="200" pin="2"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="1471"><net_src comp="424" pin="3"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1479"><net_src comp="972" pin="2"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="621" pin=2"/></net>

<net id="1484"><net_src comp="432" pin="3"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="1489"><net_src comp="983" pin="2"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1494"><net_src comp="988" pin="2"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1499"><net_src comp="205" pin="2"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1504"><net_src comp="996" pin="2"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="1506"><net_src comp="1501" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="1510"><net_src comp="1006" pin="2"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="1512"><net_src comp="1507" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="1516"><net_src comp="224" pin="2"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="1521"><net_src comp="440" pin="3"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1529"><net_src comp="1019" pin="2"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="644" pin=2"/></net>

<net id="1534"><net_src comp="448" pin="3"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="1539"><net_src comp="1030" pin="2"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1544"><net_src comp="1035" pin="2"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1549"><net_src comp="229" pin="2"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1554"><net_src comp="1043" pin="2"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="1556"><net_src comp="1551" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="1560"><net_src comp="1053" pin="2"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="1562"><net_src comp="1557" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="1566"><net_src comp="248" pin="2"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="1571"><net_src comp="456" pin="3"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1579"><net_src comp="1066" pin="2"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="667" pin=2"/></net>

<net id="1584"><net_src comp="464" pin="3"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="1589"><net_src comp="1077" pin="2"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1594"><net_src comp="1082" pin="2"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1599"><net_src comp="253" pin="2"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1604"><net_src comp="1090" pin="2"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="1606"><net_src comp="1601" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="1610"><net_src comp="1100" pin="2"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="1612"><net_src comp="1607" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="1616"><net_src comp="272" pin="2"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="1621"><net_src comp="472" pin="3"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1629"><net_src comp="1113" pin="2"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="690" pin=2"/></net>

<net id="1634"><net_src comp="480" pin="3"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="1639"><net_src comp="1124" pin="2"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1644"><net_src comp="1129" pin="2"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1649"><net_src comp="277" pin="2"/><net_sink comp="1646" pin=0"/></net>

<net id="1650"><net_src comp="1646" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1654"><net_src comp="1137" pin="2"/><net_sink comp="1651" pin=0"/></net>

<net id="1655"><net_src comp="1651" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="1656"><net_src comp="1651" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="1660"><net_src comp="1147" pin="2"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="1662"><net_src comp="1657" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="1666"><net_src comp="296" pin="2"/><net_sink comp="1663" pin=0"/></net>

<net id="1667"><net_src comp="1663" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="1671"><net_src comp="488" pin="3"/><net_sink comp="1668" pin=0"/></net>

<net id="1672"><net_src comp="1668" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1679"><net_src comp="1160" pin="2"/><net_sink comp="1676" pin=0"/></net>

<net id="1680"><net_src comp="1676" pin="1"/><net_sink comp="713" pin=2"/></net>

<net id="1684"><net_src comp="496" pin="3"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="1689"><net_src comp="1171" pin="2"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1694"><net_src comp="1176" pin="2"/><net_sink comp="1691" pin=0"/></net>

<net id="1695"><net_src comp="1691" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1699"><net_src comp="301" pin="2"/><net_sink comp="1696" pin=0"/></net>

<net id="1700"><net_src comp="1696" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1704"><net_src comp="1184" pin="2"/><net_sink comp="1701" pin=0"/></net>

<net id="1705"><net_src comp="1701" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="1706"><net_src comp="1701" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="1710"><net_src comp="1194" pin="2"/><net_sink comp="1707" pin=0"/></net>

<net id="1711"><net_src comp="1707" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="1712"><net_src comp="1707" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="1716"><net_src comp="320" pin="2"/><net_sink comp="1713" pin=0"/></net>

<net id="1717"><net_src comp="1713" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="1721"><net_src comp="504" pin="3"/><net_sink comp="1718" pin=0"/></net>

<net id="1722"><net_src comp="1718" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1729"><net_src comp="1207" pin="2"/><net_sink comp="1726" pin=0"/></net>

<net id="1730"><net_src comp="1726" pin="1"/><net_sink comp="736" pin=2"/></net>

<net id="1734"><net_src comp="512" pin="3"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="1739"><net_src comp="1218" pin="2"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="1228" pin=0"/></net>

<net id="1744"><net_src comp="1223" pin="2"/><net_sink comp="1741" pin=0"/></net>

<net id="1745"><net_src comp="1741" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1749"><net_src comp="325" pin="2"/><net_sink comp="1746" pin=0"/></net>

<net id="1750"><net_src comp="1746" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1754"><net_src comp="1231" pin="2"/><net_sink comp="1751" pin=0"/></net>

<net id="1755"><net_src comp="1751" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="1756"><net_src comp="1751" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="1760"><net_src comp="1241" pin="2"/><net_sink comp="1757" pin=0"/></net>

<net id="1761"><net_src comp="1757" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="1762"><net_src comp="1757" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="1766"><net_src comp="344" pin="2"/><net_sink comp="1763" pin=0"/></net>

<net id="1767"><net_src comp="1763" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="1771"><net_src comp="520" pin="3"/><net_sink comp="1768" pin=0"/></net>

<net id="1772"><net_src comp="1768" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1779"><net_src comp="1254" pin="2"/><net_sink comp="1776" pin=0"/></net>

<net id="1780"><net_src comp="1776" pin="1"/><net_sink comp="759" pin=2"/></net>

<net id="1784"><net_src comp="528" pin="3"/><net_sink comp="1781" pin=0"/></net>

<net id="1785"><net_src comp="1781" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="1789"><net_src comp="1265" pin="2"/><net_sink comp="1786" pin=0"/></net>

<net id="1790"><net_src comp="1786" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1794"><net_src comp="349" pin="2"/><net_sink comp="1791" pin=0"/></net>

<net id="1795"><net_src comp="1791" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1799"><net_src comp="1273" pin="2"/><net_sink comp="1796" pin=0"/></net>

<net id="1800"><net_src comp="1796" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="1801"><net_src comp="1796" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="1805"><net_src comp="361" pin="2"/><net_sink comp="1802" pin=0"/></net>

<net id="1806"><net_src comp="1802" pin="1"/><net_sink comp="766" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weights | {}
	Port: bias | {}
	Port: output_r | {32 57 82 107 132 157 182 207 232 257 }
 - Input state : 
	Port: fc_6 : input_0_0 | {8 9 33 34 58 59 83 84 108 109 133 134 158 159 183 184 208 209 233 234 }
	Port: fc_6 : weights | {1 2 3 4 5 6 7 9 19 20 21 22 23 24 25 34 44 45 46 47 48 49 50 59 69 70 71 72 73 74 75 84 94 95 96 97 98 99 100 109 119 120 121 122 123 124 125 134 144 145 146 147 148 149 150 159 169 170 171 172 173 174 175 184 194 195 196 197 198 199 200 209 219 220 221 222 223 224 225 234 }
	Port: fc_6 : weights_offset | {1 }
	Port: fc_6 : bias | {19 20 21 22 23 24 25 26 44 45 46 47 48 49 50 51 69 70 71 72 73 74 75 76 94 95 96 97 98 99 100 101 119 120 121 122 123 124 125 126 144 145 146 147 148 149 150 151 169 170 171 172 173 174 175 176 194 195 196 197 198 199 200 201 219 220 221 222 223 224 225 226 244 245 246 247 248 249 250 251 }
	Port: fc_6 : bias_offset | {7 }
  - Chain level:
	State 1
		weights_addr : 1
		p_rd_req : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		exitcond : 1
		c_3 : 1
		StgValue_280 : 2
		tmp_11 : 1
		input_0_0_addr : 2
		input_0_0_load : 3
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		bias_addr : 1
		bias_load_req : 2
		weights_addr_1 : 1
		p_rd_req1 : 2
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		exitcond_1 : 1
		c_3_1 : 1
		StgValue_332 : 2
		tmp_30_1 : 1
		input_0_0_addr_1 : 2
		input_0_0_load_1 : 3
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
		bias_addr_1 : 1
		bias_load_1_req : 2
		weights_addr_2 : 1
		p_rd_req2 : 2
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
		exitcond_2 : 1
		c_3_2 : 1
		StgValue_384 : 2
		tmp_30_2 : 1
		input_0_0_addr_2 : 2
		input_0_0_load_2 : 3
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
		bias_addr_2 : 1
		bias_load_2_req : 2
		weights_addr_3 : 1
		p_rd_req3 : 2
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
		exitcond_3 : 1
		c_3_3 : 1
		StgValue_436 : 2
		tmp_30_3 : 1
		input_0_0_addr_3 : 2
		input_0_0_load_3 : 3
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
		bias_addr_3 : 1
		bias_load_3_req : 2
		weights_addr_4 : 1
		p_rd_req4 : 2
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
		exitcond_4 : 1
		c_3_4 : 1
		StgValue_488 : 2
		tmp_30_4 : 1
		input_0_0_addr_4 : 2
		input_0_0_load_4 : 3
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
		bias_addr_4 : 1
		bias_load_4_req : 2
		weights_addr_5 : 1
		p_rd_req5 : 2
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
		exitcond_5 : 1
		c_3_5 : 1
		StgValue_540 : 2
		tmp_30_5 : 1
		input_0_0_addr_5 : 2
		input_0_0_load_5 : 3
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
		bias_addr_5 : 1
		bias_load_5_req : 2
		weights_addr_6 : 1
		p_rd_req6 : 2
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
		exitcond_6 : 1
		c_3_6 : 1
		StgValue_592 : 2
		tmp_30_6 : 1
		input_0_0_addr_6 : 2
		input_0_0_load_6 : 3
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
		bias_addr_6 : 1
		bias_load_6_req : 2
		weights_addr_7 : 1
		p_rd_req7 : 2
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
		exitcond_7 : 1
		c_3_7 : 1
		StgValue_644 : 2
		tmp_30_7 : 1
		input_0_0_addr_7 : 2
		input_0_0_load_7 : 3
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
		bias_addr_7 : 1
		bias_load_7_req : 2
		weights_addr_8 : 1
		p_rd_req8 : 2
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
		exitcond_8 : 1
		c_3_8 : 1
		StgValue_696 : 2
		tmp_30_8 : 1
		input_0_0_addr_8 : 2
		input_0_0_load_8 : 3
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
		bias_addr_8 : 1
		bias_load_8_req : 2
		weights_addr_9 : 1
		p_rd_req9 : 2
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
		exitcond_9 : 1
		c_3_9 : 1
		StgValue_748 : 2
		tmp_30_9 : 1
		input_0_0_addr_9 : 2
		input_0_0_load_9 : 3
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
		bias_addr_9 : 1
		bias_load_9_req : 2
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |            c_3_fu_833           |    0    |    0    |    15   |
|          |          tmp_44_fu_844          |    0    |    0    |    37   |
|          |           c_3_1_fu_878          |    0    |    0    |    15   |
|          |           sum1_fu_889           |    0    |    0    |    37   |
|          |          tmp_46_fu_894          |    0    |    0    |    37   |
|          |           c_3_2_fu_925          |    0    |    0    |    15   |
|          |           sum3_fu_936           |    0    |    0    |    37   |
|          |          tmp_48_fu_941          |    0    |    0    |    37   |
|          |           c_3_3_fu_972          |    0    |    0    |    15   |
|          |           sum5_fu_983           |    0    |    0    |    37   |
|          |          tmp_50_fu_988          |    0    |    0    |    37   |
|          |          c_3_4_fu_1019          |    0    |    0    |    15   |
|          |           sum7_fu_1030          |    0    |    0    |    37   |
|    add   |          tmp_52_fu_1035         |    0    |    0    |    37   |
|          |          c_3_5_fu_1066          |    0    |    0    |    15   |
|          |           sum9_fu_1077          |    0    |    0    |    37   |
|          |          tmp_54_fu_1082         |    0    |    0    |    37   |
|          |          c_3_6_fu_1113          |    0    |    0    |    15   |
|          |           sum_fu_1124           |    0    |    0    |    37   |
|          |          tmp_56_fu_1129         |    0    |    0    |    37   |
|          |          c_3_7_fu_1160          |    0    |    0    |    15   |
|          |           sum2_fu_1171          |    0    |    0    |    37   |
|          |          tmp_58_fu_1176         |    0    |    0    |    37   |
|          |          c_3_8_fu_1207          |    0    |    0    |    15   |
|          |           sum4_fu_1218          |    0    |    0    |    37   |
|          |          tmp_60_fu_1223         |    0    |    0    |    37   |
|          |          c_3_9_fu_1254          |    0    |    0    |    15   |
|          |           sum6_fu_1265          |    0    |    0    |    37   |
|----------|---------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_766           |    2    |   205   |   390   |
|----------|---------------------------------|---------|---------|---------|
|   fmul   |            grp_fu_780           |    3    |   143   |   321   |
|----------|---------------------------------|---------|---------|---------|
|          |         exitcond_fu_827         |    0    |    0    |    11   |
|          |        exitcond_1_fu_872        |    0    |    0    |    11   |
|          |        exitcond_2_fu_919        |    0    |    0    |    11   |
|          |        exitcond_3_fu_966        |    0    |    0    |    11   |
|   icmp   |        exitcond_4_fu_1013       |    0    |    0    |    11   |
|          |        exitcond_5_fu_1060       |    0    |    0    |    11   |
|          |        exitcond_6_fu_1107       |    0    |    0    |    11   |
|          |        exitcond_7_fu_1154       |    0    |    0    |    11   |
|          |        exitcond_8_fu_1201       |    0    |    0    |    11   |
|          |        exitcond_9_fu_1248       |    0    |    0    |    11   |
|----------|---------------------------------|---------|---------|---------|
|          | weights_offset_read_read_fu_114 |    0    |    0    |    0    |
|          |   bias_offset_read_read_fu_127  |    0    |    0    |    0    |
|          |  weights_addr_read_read_fu_133  |    0    |    0    |    0    |
|          |    bias_addr_read_read_fu_152   |    0    |    0    |    0    |
|          | weights_addr_1_read_read_fu_157 |    0    |    0    |    0    |
|          |   bias_addr_1_read_read_fu_176  |    0    |    0    |    0    |
|          | weights_addr_2_read_read_fu_181 |    0    |    0    |    0    |
|          |   bias_addr_2_read_read_fu_200  |    0    |    0    |    0    |
|          | weights_addr_3_read_read_fu_205 |    0    |    0    |    0    |
|          |   bias_addr_3_read_read_fu_224  |    0    |    0    |    0    |
|   read   | weights_addr_4_read_read_fu_229 |    0    |    0    |    0    |
|          |   bias_addr_4_read_read_fu_248  |    0    |    0    |    0    |
|          | weights_addr_5_read_read_fu_253 |    0    |    0    |    0    |
|          |   bias_addr_5_read_read_fu_272  |    0    |    0    |    0    |
|          | weights_addr_6_read_read_fu_277 |    0    |    0    |    0    |
|          |   bias_addr_6_read_read_fu_296  |    0    |    0    |    0    |
|          | weights_addr_7_read_read_fu_301 |    0    |    0    |    0    |
|          |   bias_addr_7_read_read_fu_320  |    0    |    0    |    0    |
|          | weights_addr_8_read_read_fu_325 |    0    |    0    |    0    |
|          |   bias_addr_8_read_read_fu_344  |    0    |    0    |    0    |
|          | weights_addr_9_read_read_fu_349 |    0    |    0    |    0    |
|          |   bias_addr_9_read_read_fu_361  |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        grp_readreq_fu_120       |    0    |    0    |    0    |
|          |        grp_readreq_fu_138       |    0    |    0    |    0    |
|          |        grp_readreq_fu_145       |    0    |    0    |    0    |
|          |        grp_readreq_fu_162       |    0    |    0    |    0    |
|          |        grp_readreq_fu_169       |    0    |    0    |    0    |
|          |        grp_readreq_fu_186       |    0    |    0    |    0    |
|          |        grp_readreq_fu_193       |    0    |    0    |    0    |
|          |        grp_readreq_fu_210       |    0    |    0    |    0    |
|          |        grp_readreq_fu_217       |    0    |    0    |    0    |
|  readreq |        grp_readreq_fu_234       |    0    |    0    |    0    |
|          |        grp_readreq_fu_241       |    0    |    0    |    0    |
|          |        grp_readreq_fu_258       |    0    |    0    |    0    |
|          |        grp_readreq_fu_265       |    0    |    0    |    0    |
|          |        grp_readreq_fu_282       |    0    |    0    |    0    |
|          |        grp_readreq_fu_289       |    0    |    0    |    0    |
|          |        grp_readreq_fu_306       |    0    |    0    |    0    |
|          |        grp_readreq_fu_313       |    0    |    0    |    0    |
|          |        grp_readreq_fu_330       |    0    |    0    |    0    |
|          |        grp_readreq_fu_337       |    0    |    0    |    0    |
|          |        grp_readreq_fu_354       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          tmp_43_fu_813          |    0    |    0    |    0    |
|          |         sext_cast_fu_824        |    0    |    0    |    0    |
|          |          tmp_11_fu_839          |    0    |    0    |    0    |
|          |           sext2_fu_849          |    0    |    0    |    0    |
|          |          tmp_45_fu_859          |    0    |    0    |    0    |
|          |        sext2_cast_fu_869        |    0    |    0    |    0    |
|          |         tmp_30_1_fu_884         |    0    |    0    |    0    |
|          |         sum1_cast_fu_899        |    0    |    0    |    0    |
|          |          tmp_47_fu_909          |    0    |    0    |    0    |
|          |         tmp_30_2_fu_931         |    0    |    0    |    0    |
|          |         sum3_cast_fu_946        |    0    |    0    |    0    |
|          |          tmp_49_fu_956          |    0    |    0    |    0    |
|          |         tmp_30_3_fu_978         |    0    |    0    |    0    |
|          |         sum5_cast_fu_993        |    0    |    0    |    0    |
|          |          tmp_51_fu_1003         |    0    |    0    |    0    |
|   zext   |         tmp_30_4_fu_1025        |    0    |    0    |    0    |
|          |        sum7_cast_fu_1040        |    0    |    0    |    0    |
|          |          tmp_53_fu_1050         |    0    |    0    |    0    |
|          |         tmp_30_5_fu_1072        |    0    |    0    |    0    |
|          |        sum9_cast_fu_1087        |    0    |    0    |    0    |
|          |          tmp_55_fu_1097         |    0    |    0    |    0    |
|          |         tmp_30_6_fu_1119        |    0    |    0    |    0    |
|          |        sum11_cast_fu_1134       |    0    |    0    |    0    |
|          |          tmp_57_fu_1144         |    0    |    0    |    0    |
|          |         tmp_30_7_fu_1166        |    0    |    0    |    0    |
|          |        sum13_cast_fu_1181       |    0    |    0    |    0    |
|          |          tmp_59_fu_1191         |    0    |    0    |    0    |
|          |         tmp_30_8_fu_1213        |    0    |    0    |    0    |
|          |        sum15_cast_fu_1228       |    0    |    0    |    0    |
|          |          tmp_61_fu_1238         |    0    |    0    |    0    |
|          |         tmp_30_9_fu_1260        |    0    |    0    |    0    |
|          |        sum17_cast_fu_1270       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    5    |   348   |   1637  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|  bias_addr_1_read_reg_1413 |   32   |
|    bias_addr_1_reg_1401    |   32   |
|  bias_addr_2_read_reg_1463 |   32   |
|    bias_addr_2_reg_1451    |   32   |
|  bias_addr_3_read_reg_1513 |   32   |
|    bias_addr_3_reg_1501    |   32   |
|  bias_addr_4_read_reg_1563 |   32   |
|    bias_addr_4_reg_1551    |   32   |
|  bias_addr_5_read_reg_1613 |   32   |
|    bias_addr_5_reg_1601    |   32   |
|  bias_addr_6_read_reg_1663 |   32   |
|    bias_addr_6_reg_1651    |   32   |
|  bias_addr_7_read_reg_1713 |   32   |
|    bias_addr_7_reg_1701    |   32   |
|  bias_addr_8_read_reg_1763 |   32   |
|    bias_addr_8_reg_1751    |   32   |
|  bias_addr_9_read_reg_1802 |   32   |
|    bias_addr_9_reg_1796    |   32   |
|   bias_addr_read_reg_1350  |   32   |
|     bias_addr_reg_1338     |   32   |
|  bias_offset_read_reg_1291 |   30   |
|         c_1_reg_571        |    7   |
|         c_2_reg_594        |    7   |
|       c_3_1_reg_1376       |    7   |
|       c_3_2_reg_1426       |    7   |
|       c_3_3_reg_1476       |    7   |
|       c_3_4_reg_1526       |    7   |
|       c_3_5_reg_1576       |    7   |
|       c_3_6_reg_1626       |    7   |
|       c_3_7_reg_1676       |    7   |
|       c_3_8_reg_1726       |    7   |
|       c_3_9_reg_1776       |    7   |
|        c_3_reg_1318        |    7   |
|         c_4_reg_640        |    7   |
|         c_5_reg_663        |    7   |
|         c_6_reg_686        |    7   |
|         c_7_reg_709        |    7   |
|         c_8_reg_732        |    7   |
|         c_9_reg_755        |    7   |
|          c_reg_548         |    7   |
|         c_s_reg_617        |    7   |
|  input_0_0_addr_1_reg_1381 |    7   |
|  input_0_0_addr_2_reg_1431 |    7   |
|  input_0_0_addr_3_reg_1481 |    7   |
|  input_0_0_addr_4_reg_1531 |    7   |
|  input_0_0_addr_5_reg_1581 |    7   |
|  input_0_0_addr_6_reg_1631 |    7   |
|  input_0_0_addr_7_reg_1681 |    7   |
|  input_0_0_addr_8_reg_1731 |    7   |
|  input_0_0_addr_9_reg_1781 |    7   |
|   input_0_0_addr_reg_1323  |    7   |
|   output_addr_1_reg_1368   |    4   |
|   output_addr_2_reg_1418   |    4   |
|   output_addr_3_reg_1468   |    4   |
|   output_addr_4_reg_1518   |    4   |
|   output_addr_5_reg_1568   |    4   |
|   output_addr_6_reg_1618   |    4   |
|   output_addr_7_reg_1668   |    4   |
|   output_addr_8_reg_1718   |    4   |
|   output_addr_9_reg_1768   |    4   |
|    output_addr_reg_1297    |    4   |
|           reg_784          |   32   |
|           reg_789          |   32   |
|           reg_794          |   32   |
|           reg_800          |   32   |
|     sext2_cast_reg_1355    |   31   |
|     sext_cast_reg_1302     |   31   |
|        sum1_reg_1386       |   31   |
|        sum2_reg_1686       |   31   |
|        sum3_reg_1436       |   31   |
|        sum4_reg_1736       |   31   |
|        sum5_reg_1486       |   31   |
|        sum6_reg_1786       |   31   |
|        sum7_reg_1536       |   31   |
|        sum9_reg_1586       |   31   |
|        sum_reg_1636        |   31   |
|      tmp_1_32_reg_559      |   32   |
|      tmp_2_35_reg_582      |   32   |
|      tmp_3_38_reg_605      |   32   |
|       tmp_44_reg_1328      |   31   |
|       tmp_46_reg_1391      |   31   |
|       tmp_48_reg_1441      |   31   |
|      tmp_4_41_reg_628      |   32   |
|       tmp_50_reg_1491      |   31   |
|       tmp_52_reg_1541      |   31   |
|       tmp_54_reg_1591      |   31   |
|       tmp_56_reg_1641      |   31   |
|       tmp_58_reg_1691      |   31   |
|      tmp_5_44_reg_651      |   32   |
|       tmp_60_reg_1741      |   31   |
|      tmp_6_47_reg_674      |   32   |
|      tmp_7_50_reg_697      |   32   |
|      tmp_8_53_reg_720      |   32   |
|      tmp_9_56_reg_743      |   32   |
|        tmp_s_reg_536       |   32   |
|weights_addr_1_read_reg_1396|   32   |
|   weights_addr_1_reg_1344  |   32   |
|weights_addr_2_read_reg_1446|   32   |
|   weights_addr_2_reg_1407  |   32   |
|weights_addr_3_read_reg_1496|   32   |
|   weights_addr_3_reg_1457  |   32   |
|weights_addr_4_read_reg_1546|   32   |
|   weights_addr_4_reg_1507  |   32   |
|weights_addr_5_read_reg_1596|   32   |
|   weights_addr_5_reg_1557  |   32   |
|weights_addr_6_read_reg_1646|   32   |
|   weights_addr_6_reg_1607  |   32   |
|weights_addr_7_read_reg_1696|   32   |
|   weights_addr_7_reg_1657  |   32   |
|weights_addr_8_read_reg_1746|   32   |
|   weights_addr_8_reg_1707  |   32   |
|weights_addr_9_read_reg_1791|   32   |
|   weights_addr_9_reg_1757  |   32   |
| weights_addr_read_reg_1333 |   32   |
|    weights_addr_reg_1285   |   32   |
|weights_offset_read_reg_1280|   30   |
+----------------------------+--------+
|            Total           |  2658  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_120 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_138 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_145 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_162 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_169 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_186 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_193 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_210 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_217 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_234 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_241 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_258 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_265 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_282 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_289 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_306 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_313 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_330 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_337 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_354 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_381 |  p0  |  20  |   7  |   140  ||    97   |
|  grp_access_fu_387 |  p0  |  10  |   4  |   40   ||    47   |
|    tmp_s_reg_536   |  p0  |   2  |  32  |   64   ||    9    |
|  tmp_1_32_reg_559  |  p0  |   2  |  32  |   64   ||    9    |
|  tmp_2_35_reg_582  |  p0  |   2  |  32  |   64   ||    9    |
|  tmp_3_38_reg_605  |  p0  |   2  |  32  |   64   ||    9    |
|  tmp_4_41_reg_628  |  p0  |   2  |  32  |   64   ||    9    |
|  tmp_5_44_reg_651  |  p0  |   2  |  32  |   64   ||    9    |
|  tmp_6_47_reg_674  |  p0  |   2  |  32  |   64   ||    9    |
|  tmp_7_50_reg_697  |  p0  |   2  |  32  |   64   ||    9    |
|  tmp_8_53_reg_720  |  p0  |   2  |  32  |   64   ||    9    |
|  tmp_9_56_reg_743  |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_766     |  p0  |  10  |  32  |   320  ||    47   |
|     grp_fu_766     |  p1  |  11  |  32  |   352  ||    50   |
|     grp_fu_780     |  p0  |  10  |  32  |   320  ||    47   |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  3092  || 63.6309 ||   558   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |  1637  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   63   |    -   |   558  |
|  Register |    -   |    -   |  2658  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   63   |  3006  |  2195  |
+-----------+--------+--------+--------+--------+
