0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/ara/Documents/projects/simple_uart/simple_uart.sv,1688273525,systemVerilog,,C:/Users/ara/Documents/projects/simple_uart/simple_uart_tb.sv,,serial_send,,uvm,,,,,,
C:/Users/ara/Documents/projects/simple_uart/simple_uart/simple_uart.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,uvm,,,,,,
C:/Users/ara/Documents/projects/simple_uart/simple_uart_tb.sv,1688272846,systemVerilog,,,,simple_uart_tb,,uvm,,,,,,
