# 
# Synthesis run script generated by Vivado
# 

set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7vx485tffg1157-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir /home/hoeflinc/ECE425/Lab09/lab09/lab09.cache/wt [current_project]
set_property parent.project_path /home/hoeflinc/ECE425/Lab09/lab09/lab09.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
read_verilog -library xil_defaultlib -sv {
  /home/hoeflinc/ECE425/Lab09/shifter.sv
  /home/hoeflinc/ECE425/Lab09/adder.sv
  /home/hoeflinc/ECE425/Lab09/mux4.sv
  /home/hoeflinc/ECE425/Lab09/zerodetect.sv
  /home/hoeflinc/ECE425/Lab09/mux2.sv
  /home/hoeflinc/ECE425/Lab09/aludec.sv
  /home/hoeflinc/ECE425/Lab09/regfile.sv
  /home/hoeflinc/ECE425/Lab09/mux3.sv
  /home/hoeflinc/ECE425/Lab09/mips_fsm.sv
  /home/hoeflinc/ECE425/Lab09/flopenr.sv
  /home/hoeflinc/ECE425/Lab09/flopen.sv
  /home/hoeflinc/ECE425/Lab09/alu.sv
  /home/hoeflinc/ECE425/Lab09/flop.sv
  /home/hoeflinc/ECE425/Lab09/datapath.sv
  /home/hoeflinc/ECE425/Lab09/controller.sv
  /home/hoeflinc/ECE425/Lab09/exmemory.sv
  /home/hoeflinc/ECE425/Lab09/mips.sv
  /home/hoeflinc/ECE425/Lab09/testbench.sv
}
foreach dcp [get_files -quiet -all *.dcp] {
  set_property used_in_implementation false $dcp
}

synth_design -top testbench -part xc7vx485tffg1157-1


write_checkpoint -force -noxdef testbench.dcp

catch { report_utilization -file testbench_utilization_synth.rpt -pb testbench_utilization_synth.pb }
