Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Student\Desktop\nf2\152a\ddr2\timer_1ms.v" into library work
Parsing module <timer_1ms>.
Analyzing Verilog file "C:\Users\Student\Desktop\nf2\152a\ddr2\clk_pixel.v" into library work
Parsing module <clk_pixel>.
Analyzing Verilog file "C:\Users\Student\Desktop\nf2\152a\ddr2\vga_sync.v" into library work
Parsing module <vga_sync>.
Analyzing Verilog file "C:\Users\Student\Desktop\nf2\152a\ddr2\graphic.v" into library work
Parsing module <graphic>.
Analyzing Verilog file "C:\Users\Student\Desktop\nf2\152a\ddr2\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Users\Student\Desktop\nf2\152a\ddr2\main.v" into library work
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <vga_sync>.

Elaborating module <clk_pixel>.

Elaborating module <debounce>.

Elaborating module <timer_1ms>.

Elaborating module <graphic>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "C:\Users\Student\Desktop\nf2\152a\ddr2\main.v".
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <vga_sync>.
    Related source file is "C:\Users\Student\Desktop\nf2\152a\ddr2\vga_sync.v".
    Found 11-bit register for signal <cnt_y>.
    Found 1-bit register for signal <in_hs>.
    Found 1-bit register for signal <in_vs>.
    Found 11-bit register for signal <cnt_x>.
    Found 11-bit subtractor for signal <x> created at line 58.
    Found 11-bit subtractor for signal <y> created at line 59.
    Found 11-bit adder for signal <cnt_y[10]_GND_2_o_add_3_OUT> created at line 39.
    Found 11-bit adder for signal <cnt_x[10]_GND_2_o_add_5_OUT> created at line 44.
    Found 11-bit comparator greater for signal <cnt_x[10]_GND_2_o_LessThan_12_o> created at line 49
    Found 11-bit comparator greater for signal <cnt_y[10]_GND_2_o_LessThan_13_o> created at line 50
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <vga_sync> synthesized.

Synthesizing Unit <clk_pixel>.
    Related source file is "C:\Users\Student\Desktop\nf2\152a\ddr2\clk_pixel.v".
    Found 1-bit register for signal <clk_pixel>.
    Found 1-bit register for signal <cnt>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <clk_pixel> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\Student\Desktop\nf2\152a\ddr2\debounce.v".
    Found 4-bit register for signal <cnt>.
    Found 1-bit register for signal <click>.
    Found 4-bit adder for signal <cnt[3]_GND_4_o_add_3_OUT> created at line 24.
    Found 4-bit comparator greater for signal <cnt[3]_PWR_5_o_LessThan_3_o> created at line 23
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <debounce> synthesized.

Synthesizing Unit <timer_1ms>.
    Related source file is "C:\Users\Student\Desktop\nf2\152a\ddr2\timer_1ms.v".
    Found 1-bit register for signal <clk_1ms>.
    Found 16-bit register for signal <cnt>.
    Found 16-bit adder for signal <cnt[15]_GND_5_o_add_2_OUT> created at line 21.
    Found 16-bit comparator greater for signal <n0000> created at line 17
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <timer_1ms> synthesized.

Synthesizing Unit <graphic>.
    Related source file is "C:\Users\Student\Desktop\nf2\152a\ddr2\graphic.v".
    Found 11-bit register for signal <rbar_y>.
    Found 11-bit register for signal <BAR_H>.
    Found 11-bit register for signal <BAR_W>.
    Found 6-bit register for signal <lscore>.
    Found 6-bit register for signal <rscore>.
    Found 11-bit register for signal <ball_x>.
    Found 11-bit register for signal <ball_y>.
    Found 1-bit register for signal <ball_move_y>.
    Found 1-bit register for signal <ball_move_x>.
    Found 8-bit register for signal <rgb_now>.
    Found 11-bit register for signal <lbar_y>.
    Found 11-bit subtractor for signal <lbar_y[10]_GND_6_o_sub_6_OUT> created at line 54.
    Found 11-bit subtractor for signal <rbar_y[10]_GND_6_o_sub_14_OUT> created at line 56.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_16_OUT> created at line 57.
    Found 11-bit subtractor for signal <ball_x[10]_GND_6_o_sub_25_OUT> created at line 70.
    Found 11-bit subtractor for signal <ball_y[10]_GND_6_o_sub_28_OUT> created at line 72.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_36_OUT> created at line 78.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_38_OUT> created at line 78.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_45_OUT> created at line 81.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_82_OUT> created at line 107.
    Found 11-bit subtractor for signal <GND_6_o_BAR_W[10]_sub_87_OUT> created at line 109.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_90_OUT> created at line 110.
    Found 11-bit subtractor for signal <ball_x[10]_GND_6_o_sub_95_OUT> created at line 114.
    Found 11-bit subtractor for signal <ball_y[10]_GND_6_o_sub_99_OUT> created at line 115.
    Found 11-bit adder for signal <lbar_y[10]_GND_6_o_add_9_OUT> created at line 55.
    Found 11-bit adder for signal <n0262> created at line 56.
    Found 11-bit adder for signal <rbar_y[10]_GND_6_o_add_17_OUT> created at line 57.
    Found 11-bit adder for signal <ball_x[10]_GND_6_o_add_23_OUT> created at line 69.
    Found 11-bit adder for signal <ball_y[10]_GND_6_o_add_26_OUT> created at line 71.
    Found 12-bit adder for signal <n0318[11:0]> created at line 78.
    Found 12-bit adder for signal <n0321[11:0]> created at line 78.
    Found 12-bit adder for signal <n0324[11:0]> created at line 81.
    Found 6-bit adder for signal <rscore[5]_GND_6_o_add_52_OUT> created at line 87.
    Found 6-bit adder for signal <lscore[5]_GND_6_o_add_54_OUT> created at line 89.
    Found 11-bit adder for signal <GND_6_o_BAR_W[10]_add_79_OUT> created at line 106.
    Found 12-bit adder for signal <n0292> created at line 107.
    Found 12-bit adder for signal <n0299> created at line 110.
    Found 11-bit adder for signal <ball_x[10]_GND_6_o_add_96_OUT> created at line 114.
    Found 11-bit adder for signal <ball_y[10]_GND_6_o_add_100_OUT> created at line 115.
    Found 11-bit adder for signal <GND_6_o_GND_6_o_add_32_OUT> created at line 77.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_42_OUT> created at line 80.
    Found 11-bit comparator greater for signal <BUS_0001_lbar_y[10]_LessThan_5_o> created at line 54
    Found 32-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_9_o> created at line 55
    Found 11-bit comparator greater for signal <BUS_0003_rbar_y[10]_LessThan_13_o> created at line 56
    Found 32-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_17_o> created at line 57
    Found 11-bit comparator lessequal for signal <n0031> created at line 75
    Found 11-bit comparator lessequal for signal <n0033> created at line 75
    Found 11-bit comparator equal for signal <ball_x[10]_GND_6_o_equal_34_o> created at line 77
    Found 32-bit comparator lessequal for signal <n0043> created at line 78
    Found 32-bit comparator lessequal for signal <n0048> created at line 78
    Found 11-bit comparator equal for signal <ball_x[10]_GND_6_o_equal_43_o> created at line 80
    Found 32-bit comparator lessequal for signal <n0057> created at line 81
    Found 32-bit comparator lessequal for signal <n0061> created at line 81
    Found 11-bit comparator greater for signal <ball_x[10]_GND_6_o_LessThan_52_o> created at line 86
    Found 11-bit comparator greater for signal <GND_6_o_ball_x[10]_LessThan_54_o> created at line 88
    Found 6-bit comparator greater for signal <lscore[5]_rscore[5]_LessThan_59_o> created at line 92
    Found 11-bit comparator greater for signal <x[10]_GND_6_o_LessThan_72_o> created at line 97
    Found 11-bit comparator greater for signal <y[10]_GND_6_o_LessThan_73_o> created at line 97
    Found 11-bit comparator lessequal for signal <n0097> created at line 102
    Found 11-bit comparator lessequal for signal <n0099> created at line 102
    Found 11-bit comparator lessequal for signal <n0105> created at line 106
    Found 32-bit comparator lessequal for signal <n0109> created at line 107
    Found 12-bit comparator lessequal for signal <n0112> created at line 107
    Found 11-bit comparator lessequal for signal <n0118> created at line 109
    Found 32-bit comparator lessequal for signal <n0122> created at line 110
    Found 12-bit comparator lessequal for signal <n0125> created at line 110
    Found 11-bit comparator lessequal for signal <n0131> created at line 114
    Found 11-bit comparator lessequal for signal <n0134> created at line 114
    Found 11-bit comparator lessequal for signal <n0138> created at line 115
    Found 11-bit comparator lessequal for signal <n0141> created at line 115
    Found 11-bit comparator lessequal for signal <n0146> created at line 119
    Found 11-bit comparator lessequal for signal <n0148> created at line 119
    Found 10-bit comparator greater for signal <y[10]_GND_6_o_LessThan_109_o> created at line 120
    Found 11-bit comparator lessequal for signal <n0156> created at line 122
    Found 11-bit comparator lessequal for signal <n0158> created at line 122
    Found 10-bit comparator greater for signal <y[10]_GND_6_o_LessThan_117_o> created at line 123
    Summary:
	inferred  28 Adder/Subtractor(s).
	inferred  88 D-type flip-flop(s).
	inferred  35 Comparator(s).
	inferred  29 Multiplexer(s).
Unit <graphic> synthesized.

Synthesizing Unit <div_11u_3u>.
    Related source file is "".
    Found 14-bit adder for signal <GND_7_o_b[2]_add_1_OUT> created at line 0.
    Found 13-bit adder for signal <GND_7_o_b[2]_add_3_OUT> created at line 0.
    Found 12-bit adder for signal <GND_7_o_b[2]_add_5_OUT> created at line 0.
    Found 11-bit adder for signal <a[10]_b[2]_add_7_OUT> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_7_o_add_9_OUT> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_7_o_add_11_OUT> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_7_o_add_13_OUT> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_7_o_add_15_OUT> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_7_o_add_17_OUT[10:0]> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_7_o_add_19_OUT[10:0]> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_7_o_add_21_OUT[10:0]> created at line 0.
    Found 14-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0012> created at line 0
    Summary:
	inferred  11 Adder/Subtractor(s).
	inferred  12 Comparator(s).
	inferred  91 Multiplexer(s).
Unit <div_11u_3u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 53
 11-bit adder                                          : 17
 11-bit addsub                                         : 2
 11-bit subtractor                                     : 9
 12-bit adder                                          : 6
 12-bit subtractor                                     : 5
 13-bit adder                                          : 1
 14-bit adder                                          : 1
 16-bit adder                                          : 5
 4-bit adder                                           : 5
 6-bit adder                                           : 2
# Registers                                            : 37
 1-bit register                                        : 16
 11-bit register                                       : 8
 16-bit register                                       : 5
 4-bit register                                        : 5
 6-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 59
 10-bit comparator greater                             : 2
 11-bit comparator equal                               : 2
 11-bit comparator greater                             : 8
 11-bit comparator lessequal                           : 23
 12-bit comparator lessequal                           : 3
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 16-bit comparator greater                             : 5
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 6
 4-bit comparator greater                              : 5
 6-bit comparator greater                              : 1
# Multiplexers                                         : 120
 1-bit 2-to-1 multiplexer                              : 91
 11-bit 2-to-1 multiplexer                             : 15
 6-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 5

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <debounce> synthesized (advanced).

Synthesizing (advanced) Unit <timer_1ms>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <timer_1ms> synthesized (advanced).

Synthesizing (advanced) Unit <vga_sync>.
The following registers are absorbed into counter <cnt_x>: 1 register on signal <cnt_x>.
The following registers are absorbed into counter <cnt_y>: 1 register on signal <cnt_y>.
Unit <vga_sync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 41
 11-bit adder                                          : 18
 11-bit addsub                                         : 2
 11-bit subtractor                                     : 9
 12-bit adder                                          : 5
 12-bit subtractor                                     : 5
 6-bit adder                                           : 2
# Counters                                             : 12
 11-bit up counter                                     : 2
 16-bit up counter                                     : 5
 4-bit up counter                                      : 5
# Registers                                            : 102
 Flip-Flops                                            : 102
# Comparators                                          : 59
 10-bit comparator greater                             : 2
 11-bit comparator equal                               : 2
 11-bit comparator greater                             : 8
 11-bit comparator lessequal                           : 23
 12-bit comparator lessequal                           : 3
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 16-bit comparator greater                             : 5
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 6
 4-bit comparator greater                              : 5
 6-bit comparator greater                              : 1
# Multiplexers                                         : 150
 1-bit 2-to-1 multiplexer                              : 125
 11-bit 2-to-1 multiplexer                             : 13
 6-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <g0/BAR_W_1> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <g0/BAR_W_2> has a constant value of 1 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <g0/BAR_W_3> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <g0/BAR_W_5> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <g0/BAR_W_6> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <g0/BAR_W_7> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <g0/BAR_W_8> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <g0/BAR_W_9> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <g0/BAR_W_10> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <g0/BAR_H_2> has a constant value of 1 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <g0/BAR_H_4> has a constant value of 1 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <g0/BAR_H_6> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <g0/BAR_H_8> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <g0/BAR_H_9> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <g0/BAR_H_10> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <g0/BAR_H_0> of sequential type is unconnected in block <main>.
INFO:Xst:2261 - The FF/Latch <g0/rgb_now_2> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <g0/rgb_now_4> 

Optimizing unit <main> ...
WARNING:Xst:1293 - FF/Latch <g0/lbar_y_9> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <g0/lbar_y_10> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <g0/rbar_y_9> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <g0/rbar_y_10> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <g0/ball_y_9> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <g0/ball_y_10> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <g0/ball_x_10> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <g0/ball_y_0> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <g0/ball_x_0> 
INFO:Xst:2261 - The FF/Latch <g0/BAR_H_1> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <g0/BAR_H_7> 
INFO:Xst:2261 - The FF/Latch <b0/m0/cnt_10> in Unit <main> is equivalent to the following 4 FFs/Latches, which will be removed : <b1/m0/cnt_10> <b2/m0/cnt_10> <b3/m0/cnt_10> <b4/m0/cnt_10> 
INFO:Xst:2261 - The FF/Latch <b0/m0/cnt_11> in Unit <main> is equivalent to the following 4 FFs/Latches, which will be removed : <b1/m0/cnt_11> <b2/m0/cnt_11> <b3/m0/cnt_11> <b4/m0/cnt_11> 
INFO:Xst:2261 - The FF/Latch <b0/m0/cnt_12> in Unit <main> is equivalent to the following 4 FFs/Latches, which will be removed : <b1/m0/cnt_12> <b2/m0/cnt_12> <b3/m0/cnt_12> <b4/m0/cnt_12> 
INFO:Xst:2261 - The FF/Latch <b0/m0/cnt_13> in Unit <main> is equivalent to the following 4 FFs/Latches, which will be removed : <b1/m0/cnt_13> <b2/m0/cnt_13> <b3/m0/cnt_13> <b4/m0/cnt_13> 
INFO:Xst:2261 - The FF/Latch <b0/m0/cnt_14> in Unit <main> is equivalent to the following 4 FFs/Latches, which will be removed : <b1/m0/cnt_14> <b2/m0/cnt_14> <b3/m0/cnt_14> <b4/m0/cnt_14> 
INFO:Xst:2261 - The FF/Latch <b0/m0/cnt_15> in Unit <main> is equivalent to the following 4 FFs/Latches, which will be removed : <b1/m0/cnt_15> <b2/m0/cnt_15> <b3/m0/cnt_15> <b4/m0/cnt_15> 
INFO:Xst:2261 - The FF/Latch <b0/m0/cnt_0> in Unit <main> is equivalent to the following 4 FFs/Latches, which will be removed : <b1/m0/cnt_0> <b2/m0/cnt_0> <b3/m0/cnt_0> <b4/m0/cnt_0> 
INFO:Xst:2261 - The FF/Latch <b0/m0/cnt_1> in Unit <main> is equivalent to the following 4 FFs/Latches, which will be removed : <b1/m0/cnt_1> <b2/m0/cnt_1> <b3/m0/cnt_1> <b4/m0/cnt_1> 
INFO:Xst:2261 - The FF/Latch <b0/m0/cnt_2> in Unit <main> is equivalent to the following 4 FFs/Latches, which will be removed : <b1/m0/cnt_2> <b2/m0/cnt_2> <b3/m0/cnt_2> <b4/m0/cnt_2> 
INFO:Xst:2261 - The FF/Latch <b0/m0/cnt_3> in Unit <main> is equivalent to the following 4 FFs/Latches, which will be removed : <b1/m0/cnt_3> <b2/m0/cnt_3> <b3/m0/cnt_3> <b4/m0/cnt_3> 
INFO:Xst:2261 - The FF/Latch <b0/m0/cnt_4> in Unit <main> is equivalent to the following 4 FFs/Latches, which will be removed : <b1/m0/cnt_4> <b2/m0/cnt_4> <b3/m0/cnt_4> <b4/m0/cnt_4> 
INFO:Xst:2261 - The FF/Latch <b0/m0/cnt_5> in Unit <main> is equivalent to the following 4 FFs/Latches, which will be removed : <b1/m0/cnt_5> <b2/m0/cnt_5> <b3/m0/cnt_5> <b4/m0/cnt_5> 
INFO:Xst:2261 - The FF/Latch <b0/m0/cnt_6> in Unit <main> is equivalent to the following 4 FFs/Latches, which will be removed : <b1/m0/cnt_6> <b2/m0/cnt_6> <b3/m0/cnt_6> <b4/m0/cnt_6> 
INFO:Xst:2261 - The FF/Latch <b0/m0/cnt_7> in Unit <main> is equivalent to the following 4 FFs/Latches, which will be removed : <b1/m0/cnt_7> <b2/m0/cnt_7> <b3/m0/cnt_7> <b4/m0/cnt_7> 
INFO:Xst:2261 - The FF/Latch <b0/m0/cnt_8> in Unit <main> is equivalent to the following 4 FFs/Latches, which will be removed : <b1/m0/cnt_8> <b2/m0/cnt_8> <b3/m0/cnt_8> <b4/m0/cnt_8> 
INFO:Xst:2261 - The FF/Latch <b0/m0/cnt_9> in Unit <main> is equivalent to the following 4 FFs/Latches, which will be removed : <b1/m0/cnt_9> <b2/m0/cnt_9> <b3/m0/cnt_9> <b4/m0/cnt_9> 
INFO:Xst:2261 - The FF/Latch <b0/m0/clk_1ms> in Unit <main> is equivalent to the following 4 FFs/Latches, which will be removed : <b1/m0/clk_1ms> <b2/m0/clk_1ms> <b3/m0/clk_1ms> <b4/m0/clk_1ms> 
INFO:Xst:3203 - The FF/Latch <g0/BAR_W_0> in Unit <main> is the opposite to the following FF/Latch, which will be removed : <g0/BAR_W_4> 
INFO:Xst:3203 - The FF/Latch <g0/BAR_H_1> in Unit <main> is the opposite to the following 2 FFs/Latches, which will be removed : <g0/BAR_H_3> <g0/BAR_H_5> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 9.
FlipFlop g0/BAR_H_1 has been replicated 2 time(s)
FlipFlop g0/ball_move_x has been replicated 2 time(s)
FlipFlop g0/ball_y_0 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 133
 Flip-Flops                                            : 133

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1119
#      GND                         : 1
#      INV                         : 42
#      LUT1                        : 35
#      LUT2                        : 32
#      LUT3                        : 60
#      LUT4                        : 225
#      LUT5                        : 100
#      LUT6                        : 219
#      MUXCY                       : 250
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 152
# FlipFlops/Latches                : 133
#      FD                          : 57
#      FDE                         : 5
#      FDR                         : 39
#      FDRE                        : 31
#      FDSE                        : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 7
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             133  out of  18224     0%  
 Number of Slice LUTs:                  713  out of   9112     7%  
    Number used as Logic:               713  out of   9112     7%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    737
   Number with an unused Flip Flop:     604  out of    737    81%  
   Number with an unused LUT:            24  out of    737     3%  
   Number of fully used LUT-FF pairs:   109  out of    737    14%  
   Number of unique control sets:        21

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    232     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 84    |
vga0/clk0/clk_pixel                | BUFG                   | 24    |
b0/m0/clk_1ms                      | BUFG                   | 25    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 13.049ns (Maximum Frequency: 76.637MHz)
   Minimum input arrival time before clock: 8.487ns
   Maximum output required time after clock: 4.382ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 13.049ns (frequency: 76.637MHz)
  Total number of paths / destination ports: 8451089 / 107
-------------------------------------------------------------------------
Delay:               13.049ns (Levels of Logic = 35)
  Source:            g0/BAR_H_1_1 (FF)
  Destination:       g0/rgb_now_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: g0/BAR_H_1_1 to g0/rgb_now_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  g0/BAR_H_1_1 (g0/BAR_H_1_1)
     INV:I->O             16   0.206   1.233  g0/Msub_GND_6_o_GND_6_o_sub_16_OUT_xor<1>11_INV_0 (g0/BAR_H<1>_inv)
     LUT4:I1->O            1   0.205   0.000  g0/Mcompar_BUS_0001_lbar_y[10]_LessThan_5_o_lut<1> (g0/Mcompar_BUS_0001_lbar_y[10]_LessThan_5_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  g0/Mcompar_BUS_0001_lbar_y[10]_LessThan_5_o_cy<1> (g0/Mcompar_BUS_0001_lbar_y[10]_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  g0/Mcompar_BUS_0001_lbar_y[10]_LessThan_5_o_cy<2> (g0/Mcompar_BUS_0001_lbar_y[10]_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  g0/Mcompar_BUS_0001_lbar_y[10]_LessThan_5_o_cy<3> (g0/Mcompar_BUS_0001_lbar_y[10]_LessThan_5_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  g0/Mcompar_BUS_0001_lbar_y[10]_LessThan_5_o_cy<4> (g0/Mcompar_BUS_0001_lbar_y[10]_LessThan_5_o_cy<4>)
     MUXCY:CI->O           1   0.213   0.580  g0/Mcompar_BUS_0001_lbar_y[10]_LessThan_5_o_cy<5> (g0/Mcompar_BUS_0001_lbar_y[10]_LessThan_5_o_cy<5>)
     LUT3:I2->O            1   0.205   0.000  g0/Mmux_n0303_rs_lut<0> (g0/Mmux_n0303_rs_lut<0>)
     MUXCY:S->O            1   0.172   0.000  g0/Mmux_n0303_rs_cy<0> (g0/Mmux_n0303_rs_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  g0/Mmux_n0303_rs_cy<1> (g0/Mmux_n0303_rs_cy<1>)
     XORCY:CI->O          21   0.180   1.342  g0/Mmux_n0303_rs_xor<2> (g0/Madd_lbar_y[10]_GND_6_o_add_9_OUT_lut<2>)
     LUT4:I1->O            1   0.205   0.000  g0/Mcompar_GND_6_o_GND_6_o_LessThan_9_o_lut<1> (g0/Mcompar_GND_6_o_GND_6_o_LessThan_9_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  g0/Mcompar_GND_6_o_GND_6_o_LessThan_9_o_cy<1> (g0/Mcompar_GND_6_o_GND_6_o_LessThan_9_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  g0/Mcompar_GND_6_o_GND_6_o_LessThan_9_o_cy<2> (g0/Mcompar_GND_6_o_GND_6_o_LessThan_9_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  g0/Mcompar_GND_6_o_GND_6_o_LessThan_9_o_cy<3> (g0/Mcompar_GND_6_o_GND_6_o_LessThan_9_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  g0/Mcompar_GND_6_o_GND_6_o_LessThan_9_o_cy<4> (g0/Mcompar_GND_6_o_GND_6_o_LessThan_9_o_cy<4>)
     MUXCY:CI->O          58   0.213   1.601  g0/Mcompar_GND_6_o_GND_6_o_LessThan_9_o_cy<5> (g0/Mcompar_GND_6_o_GND_6_o_LessThan_9_o_cy<5>)
     LUT5:I4->O            1   0.205   0.579  g0/Mmux_lbar_y[10]_lbar_y[10]_mux_63_OUT12 (g0/lbar_y[10]_lbar_y[10]_mux_63_OUT<0>)
     MUXCY:DI->O           1   0.145   0.000  g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<0> (g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<1> (g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<2> (g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<3> (g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<4> (g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<5> (g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<6> (g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<7> (g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<8> (g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<9> (g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<9>)
     MUXCY:CI->O           0   0.019   0.000  g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<10> (g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<10>)
     XORCY:CI->O           2   0.180   0.845  g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_xor<11> (g0/GND_6_o_GND_6_o_sub_82_OUT<11>)
     LUT3:I0->O            1   0.205   0.000  g0/Mcompar_GND_6_o_GND_6_o_LessThan_83_o_lut<5> (g0/Mcompar_GND_6_o_GND_6_o_LessThan_83_o_lut<5>)
     MUXCY:S->O            1   0.366   0.580  g0/Mcompar_GND_6_o_GND_6_o_LessThan_83_o_cy<5> (g0/GND_6_o_GND_6_o_LessThan_83_o)
     LUT3:I2->O            1   0.205   0.000  g0/GND_6_o_GND_6_o_AND_15_o1_lut (g0/GND_6_o_GND_6_o_AND_15_o1_lut)
     MUXCY:S->O            7   0.366   1.021  g0/GND_6_o_GND_6_o_AND_15_o1_cy (g0/GND_6_o_GND_6_o_AND_15_o)
     LUT5:I1->O            1   0.203   0.000  g0/GND_6_o_GND_6_o_mux_110_OUT<2>1 (g0/GND_6_o_GND_6_o_mux_110_OUT<2>)
     FDR:D                     0.102          g0/rgb_now_2
    ----------------------------------------
    Total                     13.049ns (4.690ns logic, 8.359ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vga0/clk0/clk_pixel'
  Clock period: 5.882ns (frequency: 169.996MHz)
  Total number of paths / destination ports: 632 / 57
-------------------------------------------------------------------------
Delay:               5.882ns (Levels of Logic = 3)
  Source:            vga0/cnt_x_4 (FF)
  Destination:       vga0/cnt_y_0 (FF)
  Source Clock:      vga0/clk0/clk_pixel rising
  Destination Clock: vga0/clk0/clk_pixel rising

  Data Path: vga0/cnt_x_4 to vga0/cnt_y_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             18   0.447   1.414  vga0/cnt_x_4 (vga0/cnt_x_4)
     LUT6:I0->O            1   0.203   0.580  vga0/cnt_x_maxed<10>_SW0 (N16)
     LUT6:I5->O           23   0.205   1.518  vga0/cnt_x_maxed<10> (vga0/cnt_x_maxed)
     LUT6:I0->O           11   0.203   0.882  vga0/_n00381 (vga0/_n0038)
     FDRE:R                    0.430          vga0/cnt_y_0
    ----------------------------------------
    Total                      5.882ns (1.488ns logic, 4.394ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'b0/m0/clk_1ms'
  Clock period: 2.568ns (frequency: 389.393MHz)
  Total number of paths / destination ports: 125 / 45
-------------------------------------------------------------------------
Delay:               2.568ns (Levels of Logic = 1)
  Source:            b4/cnt_2 (FF)
  Destination:       b4/cnt_0 (FF)
  Source Clock:      b0/m0/clk_1ms rising
  Destination Clock: b0/m0/clk_1ms rising

  Data Path: b4/cnt_2 to b4/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.447   0.912  b4/cnt_2 (b4/cnt_2)
     LUT3:I0->O            4   0.205   0.683  b4/cnt[3]_PWR_5_o_LessThan_3_o11 (b4/cnt[3]_PWR_5_o_LessThan_3_o)
     FDRE:CE                   0.322          b4/cnt_0
    ----------------------------------------
    Total                      2.568ns (0.974ns logic, 1.594ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3928 / 14
-------------------------------------------------------------------------
Offset:              8.487ns (Levels of Logic = 16)
  Source:            miao<0> (PAD)
  Destination:       g0/rgb_now_1 (FF)
  Destination Clock: clk rising

  Data Path: miao<0> to g0/rgb_now_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.222   1.636  miao_0_IBUF (miao_0_IBUF)
     LUT5:I0->O            2   0.203   0.864  g0/Madd_n0292_lut<4>_SW0 (N84)
     LUT6:I2->O            1   0.203   0.000  g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_lut<4> (g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_lut<4>)
     MUXCY:S->O            1   0.172   0.000  g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<4> (g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<5> (g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<6> (g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<7> (g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<8> (g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<9> (g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<9>)
     MUXCY:CI->O           0   0.019   0.000  g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<10> (g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_cy<10>)
     XORCY:CI->O           2   0.180   0.845  g0/Msub_GND_6_o_GND_6_o_sub_82_OUT_xor<11> (g0/GND_6_o_GND_6_o_sub_82_OUT<11>)
     LUT3:I0->O            1   0.205   0.000  g0/Mcompar_GND_6_o_GND_6_o_LessThan_83_o_lut<5> (g0/Mcompar_GND_6_o_GND_6_o_LessThan_83_o_lut<5>)
     MUXCY:S->O            1   0.366   0.580  g0/Mcompar_GND_6_o_GND_6_o_LessThan_83_o_cy<5> (g0/GND_6_o_GND_6_o_LessThan_83_o)
     LUT3:I2->O            1   0.205   0.000  g0/GND_6_o_GND_6_o_AND_15_o1_lut (g0/GND_6_o_GND_6_o_AND_15_o1_lut)
     MUXCY:S->O            7   0.366   1.021  g0/GND_6_o_GND_6_o_AND_15_o1_cy (g0/GND_6_o_GND_6_o_AND_15_o)
     LUT5:I1->O            1   0.203   0.000  g0/GND_6_o_GND_6_o_mux_110_OUT<2>1 (g0/GND_6_o_GND_6_o_mux_110_OUT<2>)
     FDR:D                     0.102          g0/rgb_now_2
    ----------------------------------------
    Total                      8.487ns (3.541ns logic, 4.946ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'b0/m0/clk_1ms'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              3.151ns (Levels of Logic = 2)
  Source:            BtnM (PAD)
  Destination:       b4/click (FF)
  Destination Clock: b0/m0/clk_1ms rising

  Data Path: BtnM to b4/click
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  BtnM_IBUF (BtnM_IBUF)
     INV:I->O              5   0.206   0.714  BtnM_inv1_INV_0 (BtnM_inv)
     FDRE:R                    0.430          b4/cnt_0
    ----------------------------------------
    Total                      3.151ns (1.858ns logic, 1.293ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            g0/rgb_now_2 (FF)
  Destination:       rgb<4> (PAD)
  Source Clock:      clk rising

  Data Path: g0/rgb_now_2 to rgb<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.616  g0/rgb_now_2 (g0/rgb_now_2)
     OBUF:I->O                 2.571          rgb_4_OBUF (rgb<4>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vga0/clk0/clk_pixel'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.382ns (Levels of Logic = 2)
  Source:            vga0/in_hs (FF)
  Destination:       hsync (PAD)
  Source Clock:      vga0/clk0/clk_pixel rising

  Data Path: vga0/in_hs to hsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  vga0/in_hs (vga0/in_hs)
     INV:I->O              1   0.206   0.579  vga0/hsync1_INV_0 (hsync_OBUF)
     OBUF:I->O                 2.571          hsync_OBUF (hsync)
    ----------------------------------------
    Total                      4.382ns (3.224ns logic, 1.158ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock b0/m0/clk_1ms
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
b0/m0/clk_1ms  |    2.568|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
b0/m0/clk_1ms      |   10.486|         |         |         |
clk                |   13.049|         |         |         |
vga0/clk0/clk_pixel|   19.330|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock vga0/clk0/clk_pixel
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
vga0/clk0/clk_pixel|    5.882|         |         |         |
-------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.92 secs
 
--> 

Total memory usage is 228680 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   23 (   0 filtered)
Number of infos    :   23 (   0 filtered)

