Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id F1B4A1E6942
	for <lists+qemu-devel@lfdr.de>; Thu, 28 May 2020 20:25:26 +0200 (CEST)
Received: from localhost ([::1]:59776 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1jeNDZ-00072e-IW
	for lists+qemu-devel@lfdr.de; Thu, 28 May 2020 14:25:25 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:58830)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1jeNBF-0005W0-N8; Thu, 28 May 2020 14:23:01 -0400
Received: from mail-io1-xd42.google.com ([2607:f8b0:4864:20::d42]:35074)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1jeNBE-0001EU-Ok; Thu, 28 May 2020 14:23:01 -0400
Received: by mail-io1-xd42.google.com with SMTP id s18so17178041ioe.2;
 Thu, 28 May 2020 11:23:00 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc; bh=ImvoxFhKSDSHWMHuGftf6lJGiwX1MOPpAeuT8BKaklI=;
 b=iIJ7MwbUGX1vKbIE9Z+fYpuVxrkmLt5m1dslxE/U9yJba25VID6Q9fTcyeJefSB3nP
 6OB7/gTVCusKWlBu5PT4Z62k9Chh+CPvtKGAuMV0EwFoY3+P1x/YDUz0/+axi8lhc5hg
 v43zIxRFjuYFyg/7SBigpebdkyMZEhhKXBO7NgFPtQbx2UI3nAH+FTiSJlQ0uZIYSF2n
 lcCpICw6KgOl3bOzj+lrRsX6RZieD9vGMn9aiCcZPCSTmXWWv700VQXoKGPn8euiKdZN
 6vC5nlaUrh+H2QTMnAi21TmNrYEXPQoRMwWGjSyA+LI6wpOu9BTRX2iQ7sFqH6DXdrfx
 nNrw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc;
 bh=ImvoxFhKSDSHWMHuGftf6lJGiwX1MOPpAeuT8BKaklI=;
 b=ZU5K1nNatIEf5/Sqn/izVxJkKFcM+0irdTcprEOTP7IeUm4Ky5gRQ/Y1M+b32QMxS4
 0ggGBxNFGkikwxs8bU1t0Us65YEeJqE2W8GlCFTNcWcKLYGJM8Q7bG5xYIswqj63apIy
 /3v02emmhE+OymS3YFvL8k/MF3T2QgVNOMoKZmR+9IhdW6GjLEzKXLLt5Eiqw09PDaJk
 Dtc8aIYc7kfcPyweCRDo7eLsIwyDxCGIHABffHFcuEsYxxz+BmjKaNibp6pkVbhxnRos
 wPc8LSJUPiI9KIUlTeHObwk3WRU3Q0JH54Z7tl1xMET4UzeMrE1Vc3Qir8WzCwAjFl1V
 ZuMw==
X-Gm-Message-State: AOAM531bxGSoHNfGO5iioLnL5Q4SogyZnGT9A08xHUBuZw4l25d8O0A5
 h4LtWRIlwn0g7omnrrkA8chJP+r5XE4YL5wXyl4=
X-Google-Smtp-Source: ABdhPJwQepYTP3EZ/kDeBTFzgHLLZJlOV1FSordGoVcQAfj50WDGf1iTuUoiuFRS8Q9V80+pdzuScmCAsxTT33LOqis=
X-Received: by 2002:a05:6638:dd3:: with SMTP id
 m19mr3880754jaj.106.1590690179218; 
 Thu, 28 May 2020 11:22:59 -0700 (PDT)
MIME-Version: 1.0
References: <925bdcd2b3536014306a8800975fb63592fd051a.1589489213.git.alistair.francis@wdc.com>
 <mhng-8a09dc11-68b8-4e28-9b50-3fc5a52837e6@palmerdabbelt-glaptop1>
 <CAKmqyKM7G+b0cZ2a0MGtqRCKc5WbCcAkTfzYfF+gbvYDyOMidA@mail.gmail.com>
In-Reply-To: <CAKmqyKM7G+b0cZ2a0MGtqRCKc5WbCcAkTfzYfF+gbvYDyOMidA@mail.gmail.com>
From: Alistair Francis <alistair23@gmail.com>
Date: Thu, 28 May 2020 11:13:57 -0700
Message-ID: <CAKmqyKP_Z=8gYqviEAveCd18OL0YXHW8k3k652KvTbJ9zbXPog@mail.gmail.com>
Subject: Re: [PATCH v1 2/2] sifive_e: Support the revB machine
To: Palmer Dabbelt <palmer@dabbelt.com>
Content-Type: text/plain; charset="UTF-8"
Received-SPF: pass client-ip=2607:f8b0:4864:20::d42;
 envelope-from=alistair23@gmail.com; helo=mail-io1-xd42.google.com
X-detected-operating-system: by eggs.gnu.org: No matching host in p0f cache.
 That's all we know.
X-Spam_score_int: -17
X-Spam_score: -1.8
X-Spam_bar: -
X-Spam_report: (-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_PASS=-0.001,
 URIBL_BLOCKED=0.001 autolearn=_AUTOLEARN
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: "open list:RISC-V" <qemu-riscv@nongnu.org>,
 Alistair Francis <Alistair.Francis@wdc.com>,
 "qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On Thu, May 21, 2020 at 8:57 AM Alistair Francis <alistair23@gmail.com> wrote:
>
> On Wed, May 20, 2020 at 4:08 PM Palmer Dabbelt <palmer@dabbelt.com> wrote:
> >
> > On Thu, 14 May 2020 13:47:10 PDT (-0700), Alistair Francis wrote:
> > > Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
> > > ---
> > >  hw/riscv/sifive_e.c         | 35 +++++++++++++++++++++++++++++++----
> > >  include/hw/riscv/sifive_e.h |  1 +
> > >  2 files changed, 32 insertions(+), 4 deletions(-)
> > >
> > > diff --git a/hw/riscv/sifive_e.c b/hw/riscv/sifive_e.c
> > > index 472a98970b..cb7818341b 100644
> > > --- a/hw/riscv/sifive_e.c
> > > +++ b/hw/riscv/sifive_e.c
> > > @@ -98,10 +98,14 @@ static void riscv_sifive_e_init(MachineState *machine)
> > >          memmap[SIFIVE_E_DTIM].base, main_mem);
> > >
> > >      /* Mask ROM reset vector */
> > > -    uint32_t reset_vec[2] = {
> > > -        0x204002b7,        /* 0x1000: lui     t0,0x20400 */
> > > -        0x00028067,        /* 0x1004: jr      t0 */
> > > -    };
> > > +    uint32_t reset_vec[2];
> > > +
> > > +    if (s->revb) {
> > > +        reset_vec[0] = 0x200102b7;        /* 0x1000: lui     t0,0x20010 */
> > > +    } else {
> > > +        reset_vec[0] = 0x204002b7;        /* 0x1000: lui     t0,0x20400 */
> > > +    }
> > > +    reset_vec[1] = 0x00028067;        /* 0x1004: jr      t0 */
> > >
> > >      /* copy in the reset vector in little_endian byte order */
> > >      for (i = 0; i < sizeof(reset_vec) >> 2; i++) {
> > > @@ -115,8 +119,31 @@ static void riscv_sifive_e_init(MachineState *machine)
> > >      }
> > >  }
> > >
> > > +static bool sifive_e_machine_get_revb(Object *obj, Error **errp)
> > > +{
> > > +    SiFiveEState *s = RISCV_E_MACHINE(obj);
> > > +
> > > +    return s->revb;
> > > +}
> > > +
> > > +static void sifive_e_machine_set_revb(Object *obj, bool value, Error **errp)
> > > +{
> > > +    SiFiveEState *s = RISCV_E_MACHINE(obj);
> > > +
> > > +    s->revb = value;
> > > +}
> > > +
> > >  static void sifive_e_machine_instance_init(Object *obj)
> > >  {
> > > +    SiFiveEState *s = RISCV_E_MACHINE(obj);
> > > +
> > > +    s->revb = false;
> > > +    object_property_add_bool(obj, "revb", sifive_e_machine_get_revb,
> > > +                             sifive_e_machine_set_revb, NULL);
> > > +    object_property_set_description(obj, "revb",
> > > +                                    "Set on to tell QEMU that it should model "
> > > +                                    "the revB HiFive1 board",
> > > +                                    NULL);
> > >  }
> > >
> > >  static void sifive_e_machine_class_init(ObjectClass *oc, void *data)
> > > diff --git a/include/hw/riscv/sifive_e.h b/include/hw/riscv/sifive_e.h
> > > index 414992119e..0d3cd07fcc 100644
> > > --- a/include/hw/riscv/sifive_e.h
> > > +++ b/include/hw/riscv/sifive_e.h
> > > @@ -45,6 +45,7 @@ typedef struct SiFiveEState {
> > >
> > >      /*< public >*/
> > >      SiFiveESoCState soc;
> > > +    bool revb;
> > >  } SiFiveEState;
> > >
> > >  #define TYPE_RISCV_E_MACHINE MACHINE_TYPE_NAME("sifive_e")
> >
> > IIRC there are way more differences between the un-suffixed FE310 and the Rev
> > B, specifically the interrupt map is all different.
>
> The three IRQs that QEMU uses for the SiFive E (UART0, UART1 and GPIO)
> all seem to be the same.

Ping!

>
> Alistair

