---  
tags:  
  - architecture  
  - instruction  
  - stage  
  - cpu  
share: "true"  
github_title: 2025-04-02-single-cycle-cpu  
title: 4. Single Cycle CPU  
date: 2025-04-02  
categories:  
  - Lecture Notes  
  - Computer Architecture  
---  
## Program Visible State  
  
- PC  
    - í˜„ì¬ ì‹¤í–‰ì¤‘ì¸ ëª…ë ¹ì–´ì˜ ì£¼ì†Œë¥¼ ì €ì¥í•˜ëŠ” 32ë¹„íŠ¸ ë ˆì§€ìŠ¤í„°  
- Registers  
    - 5-bitì˜ readí•  ë ˆì§€ìŠ¤í„° ì£¼ì†Œë¥¼ ë„£ìœ¼ë©´, ì €ì¥ëœ ê°’ì„ ì¶œë ¥í•œë‹¤.  
- Instruction memory  
    - ëª…ë ¹ì–´ ì£¼ì†Œë¥¼ ë„£ìœ¼ë©´ 32ë¹„íŠ¸ ëª…ë ¹ì–´ ê°’ì´ ë‚˜ì˜¨ë‹¤.  
- Data memory  
    - ì£¼ì†Œë¥¼ ë„£ìœ¼ë©´ ì €ì¥ëœ ë°ì´í„°ê°€ ë‚˜ì˜¨ë‹¤.  
  
â†’ ì‚¬ì‹¤ 1-cycle CPUë¼ í•œë²ˆì— ì½ê³  ì¨ì•¼í•¨. ìš°ë¦¬ ìƒì‹ìœ¼ë¡œëŠ” í†µí•˜ì§€ ì•ŠëŠ” ê²ƒì´ì§€ë§Œ, readëŠ” í•­ìƒ í•˜ë„ë¡ í•˜ê³ , write ì‹ í˜¸ë¥¼ half-cycleë¡œ ì£¼ë©´ í•˜ë‚˜ì˜ cycle ë‚´ì—ì„œ read/writeê°€ ëª¨ë‘ ê°€ëŠ¥í•´ì§„ë‹¤. (êµìœ¡ìš© ã…‹ã…‹)  
  
â†’ Combinational read, synchronous write.  
  
---  
  
## Instruction Processing  
  
There are 5 generic steps!  
  
1. `IF` : Instruction Fetch  
    - ë©”ëª¨ë¦¬ì—ì„œ ì£¼ì†Œë¥¼ ë°”íƒ•ìœ¼ë¡œ ëª…ë ¹ì–´ë¥¼ ë¶ˆëŸ¬ì˜¨ë‹¤.  
2. `ID` : Instruction Decode  
    - ë‚˜ì˜¨ ëª…ë ¹ì–´ë¥¼ ë°”íƒ•ìœ¼ë¡œ combinational logicì„ í†µí•´ ì´ê²Œ ì–´ë–¤ typeì˜ ëª…ë ¹ì–´ì¸ì§€ í™•ì¸í•œë‹¤.  
    - í•´ë‹¹ ê²°ê³¼ì— ë”°ë¼ control signalë“¤ì„ ì¼œê³  ëˆë‹¤.  
3. `EX` : Execution  
    - ê° typeì— ë”°ë¼ ì§€ì •ëœ í–‰ë™ì„ ìˆ˜í–‰í•œë‹¤.  
    - ALUì—ì„œ ë§ì…ˆì„ í•œë‹¤.  
4. `MEM`: ë©”ëª¨ë¦¬ì— ì—‘ì„¸ìŠ¤í•˜ì—¬ (load & store)ë¥¼ í•œë‹¤.  
5. `WB` : Loadì˜ ê²½ìš°ì—ëŠ” write-backì„ í•˜ì—¬ ë ˆì§€ìŠ¤í„°ì— ë‹¤ì‹œ ì¨ì¤˜ì•¼ í•œë‹¤.  
  
---  
  
### Letâ€™s Start with R-typeâ€¦  
  
GP[rd] â† GP[rs] + GP[rt]  
  
Note 1: ALU control signal has 3-bits  
  
Note 2: Wrtie_enable at register files enabled in half-cycle  
  
---  
  
### For I-type too  
  
Note 1: We need to sign-extend the immediate 16-bit to 32-bit.  
  
Note 2: We need to select signals by MUX. (Signals are actually in circuit, even though MUX did not select it), due to (is rt is destination?) and (what data should we add?)  
  
---  
  
### Letâ€™s add Load-Store datapath  
  
Note 1: Need to check whether it is load  
  
---  
  
### Now for jump?  
  
Note: Only for unconditional jump. J, JR(registerì˜ ê°’ ì£¼ì†Œë¡œ jump), JAL (PC+4 r31ì— ì €ì¥í•˜ê³  jump), JALR (PC+4ë¥¼ ì§€ì • ë ˆì§€ìŠ¤í„°ì— ì €ì¥í•˜ê³  JR ì í”„)  
  
---  
  
### Finally, for conditional jump  
  
---  
  
### ì–´ë–¤ê²Œ Decodeë˜ì—ˆì„ ë•Œ ì–´ë–¤ control ì‹ í˜¸ë¥¼ ì¼¤ì§€ê°€ ì‹œí—˜ì— ë‚˜ì˜¬ ê²ƒì´ë‹ˆ ê¼­ í™•ì¸í•  ê²ƒ.  
  
---  
  
<aside> ğŸ’¡  
  
OPCODEì˜ caseì— ë”°ë¼ control signalê³¼ ALU Controlì´ ë‹¬ë¼ì§„ë‹¤.  
  
</aside>  
  
---  
  
### Practice Here!  
