{
  "Top": "yolo_conv_top",
  "RtlTop": "yolo_conv_top",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_sdx -target=none",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_optimization_level=2",
      "config_export -vivado_phys_opt=place",
      "config_export -vivado_report_level=0"
    ]},
  "Args": {
    "inStream": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "ap_axi_fp<64, 2, 5, 6>",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "kinds": ["struct"],
            "dataType": "quad_fp_pack",
            "fields": {
              "sub_data_0": {
                "order": "0",
                "dataType": "ap_fixed"
              },
              "sub_data_1": {
                "order": "1",
                "dataType": "ap_fixed"
              },
              "sub_data_2": {
                "order": "2",
                "dataType": "ap_fixed"
              },
              "sub_data_3": {
                "order": "3",
                "dataType": "ap_fixed"
              }
            }
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint"
          },
          "user": {
            "order": "3",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "4",
            "dataType": "ap_uint"
          },
          "id": {
            "order": "5",
            "dataType": "ap_uint"
          },
          "dest": {
            "order": "6",
            "dataType": "ap_uint"
          }
        }
      }
    },
    "outStream": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "ap_axi_fp<64, 2, 5, 6>",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "kinds": ["struct"],
            "dataType": "quad_fp_pack",
            "fields": {
              "sub_data_0": {
                "order": "0",
                "dataType": "ap_fixed"
              },
              "sub_data_1": {
                "order": "1",
                "dataType": "ap_fixed"
              },
              "sub_data_2": {
                "order": "2",
                "dataType": "ap_fixed"
              },
              "sub_data_3": {
                "order": "3",
                "dataType": "ap_fixed"
              }
            }
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint"
          },
          "user": {
            "order": "3",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "4",
            "dataType": "ap_uint"
          },
          "id": {
            "order": "5",
            "dataType": "ap_uint"
          },
          "dest": {
            "order": "6",
            "dataType": "ap_uint"
          }
        }
      }
    },
    "output_ch": {
      "index": "2",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "6",
        "interfaceRef": "s_axi_CTRL_BUS",
        "registerRefs": ["output_ch_V"]
      }
    },
    "input_ch": {
      "index": "3",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "6",
        "interfaceRef": "s_axi_CTRL_BUS",
        "registerRefs": ["input_ch_V"]
      }
    },
    "fold_output_ch": {
      "index": "4",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "4",
        "interfaceRef": "s_axi_CTRL_BUS",
        "registerRefs": ["fold_output_ch_V"]
      }
    },
    "fold_input_ch": {
      "index": "5",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "4",
        "interfaceRef": "s_axi_CTRL_BUS",
        "registerRefs": ["fold_input_ch_V"]
      }
    },
    "input_h": {
      "index": "6",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "9",
        "interfaceRef": "s_axi_CTRL_BUS",
        "registerRefs": ["input_h_V"]
      }
    },
    "input_w": {
      "index": "7",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "9",
        "interfaceRef": "s_axi_CTRL_BUS",
        "registerRefs": ["input_w_V"]
      }
    },
    "real_input_h": {
      "index": "8",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "9",
        "interfaceRef": "s_axi_CTRL_BUS",
        "registerRefs": ["real_input_h_V"]
      }
    },
    "fold_win_area": {
      "index": "9",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "3",
        "interfaceRef": "s_axi_CTRL_BUS",
        "registerRefs": ["fold_win_area_V"]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "2802489",
    "Uncertainty": "2"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "yolo_conv_top",
    "Version": "1.0",
    "DisplayName": "Yolo_conv_top",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/src\/yolo_conv.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fifo_w16_d2_A.vhd",
      "impl\/vhdl\/out_stream_merge.vhd",
      "impl\/vhdl\/post_process.vhd",
      "impl\/vhdl\/slide_window.vhd",
      "impl\/vhdl\/window_macc.vhd",
      "impl\/vhdl\/yolo_conv_top_am_addmul_9ns_1ns_13ns_22_1_1.vhd",
      "impl\/vhdl\/yolo_conv_top_CTRL_BUS_s_axi.vhd",
      "impl\/vhdl\/yolo_conv_top_line_buff_group_0_va.vhd",
      "impl\/vhdl\/yolo_conv_top_local_mem_group_0_d.vhd",
      "impl\/vhdl\/yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1.vhd",
      "impl\/vhdl\/yolo_conv_top_mul_mul_16s_16s_32_1_0.vhd",
      "impl\/vhdl\/yolo_conv_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fifo_w16_d2_A.v",
      "impl\/verilog\/out_stream_merge.v",
      "impl\/verilog\/post_process.v",
      "impl\/verilog\/slide_window.v",
      "impl\/verilog\/window_macc.v",
      "impl\/verilog\/yolo_conv_top_am_addmul_9ns_1ns_13ns_22_1_1.v",
      "impl\/verilog\/yolo_conv_top_CTRL_BUS_s_axi.v",
      "impl\/verilog\/yolo_conv_top_line_buff_group_0_va.v",
      "impl\/verilog\/yolo_conv_top_local_mem_group_0_d.v",
      "impl\/verilog\/yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1.v",
      "impl\/verilog\/yolo_conv_top_mul_mul_16s_16s_32_1_0.v",
      "impl\/verilog\/yolo_conv_top.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/yolo_conv_top_v1_0\/data\/yolo_conv_top.mdd",
      "impl\/misc\/drivers\/yolo_conv_top_v1_0\/data\/yolo_conv_top.tcl",
      "impl\/misc\/drivers\/yolo_conv_top_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/yolo_conv_top_v1_0\/src\/xyolo_conv_top.c",
      "impl\/misc\/drivers\/yolo_conv_top_v1_0\/src\/xyolo_conv_top.h",
      "impl\/misc\/drivers\/yolo_conv_top_v1_0\/src\/xyolo_conv_top_hw.h",
      "impl\/misc\/drivers\/yolo_conv_top_v1_0\/src\/xyolo_conv_top_linux.c",
      "impl\/misc\/drivers\/yolo_conv_top_v1_0\/src\/xyolo_conv_top_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/xavier\/MSc_Project\/hls\/yolo_conv_hls_2019\/yolo_conv_fp_2019_64\/solution1\/.autopilot\/db\/yolo_conv_top.design.xml",
    "DebugDir": "\/home\/xavier\/MSc_Project\/hls\/yolo_conv_hls_2019\/yolo_conv_fp_2019_64\/solution1\/.debug",
    "ProtoInst": ["\/home\/xavier\/MSc_Project\/hls\/yolo_conv_hls_2019\/yolo_conv_fp_2019_64\/solution1\/.debug\/yolo_conv_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_CTRL_BUS inStream outStream",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "inStream": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "inStream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "struct",
          "Width": "64",
          "Fields": {
            "sub_data_0": {
              "Type": "real fixed signed 8",
              "Width": "16"
            },
            "sub_data_1": {
              "Type": "real fixed signed 8",
              "Width": "16"
            },
            "sub_data_2": {
              "Type": "real fixed signed 8",
              "Width": "16"
            },
            "sub_data_3": {
              "Type": "real fixed signed 8",
              "Width": "16"
            }
          }
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "5"
        }
      },
      "port_width": {
        "TDATA": "64",
        "TDEST": "6",
        "TID": "5",
        "TKEEP": "8",
        "TLAST": "1",
        "TSTRB": "8",
        "TUSER": "2"
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "CTRL_BUS",
      "bundle_role": "interrupt"
    },
    "outStream": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "outStream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "struct",
          "Width": "64",
          "Fields": {
            "sub_data_0": {
              "Type": "real fixed signed 8",
              "Width": "16"
            },
            "sub_data_1": {
              "Type": "real fixed signed 8",
              "Width": "16"
            },
            "sub_data_2": {
              "Type": "real fixed signed 8",
              "Width": "16"
            },
            "sub_data_3": {
              "Type": "real fixed signed 8",
              "Width": "16"
            }
          }
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "5"
        }
      },
      "port_width": {
        "TDATA": "64",
        "TDEST": "6",
        "TID": "5",
        "TKEEP": "8",
        "TLAST": "1",
        "TSTRB": "8",
        "TUSER": "2"
      }
    },
    "s_axi_CTRL_BUS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_CTRL_BUS",
      "param_prefix": "C_S_AXI_CTRL_BUS",
      "addr_bits": "7",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "output_ch_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of output_ch_V",
          "fields": [
            {
              "offset": "0",
              "width": "6",
              "name": "output_ch_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 5 to 0 Data signal of output_ch_V"
            },
            {
              "offset": "6",
              "width": "26",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "input_ch_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of input_ch_V",
          "fields": [
            {
              "offset": "0",
              "width": "6",
              "name": "input_ch_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 5 to 0 Data signal of input_ch_V"
            },
            {
              "offset": "6",
              "width": "26",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "fold_output_ch_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of fold_output_ch_V",
          "fields": [
            {
              "offset": "0",
              "width": "4",
              "name": "fold_output_ch_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 3 to 0 Data signal of fold_output_ch_V"
            },
            {
              "offset": "4",
              "width": "28",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "fold_input_ch_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of fold_input_ch_V",
          "fields": [
            {
              "offset": "0",
              "width": "4",
              "name": "fold_input_ch_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 3 to 0 Data signal of fold_input_ch_V"
            },
            {
              "offset": "4",
              "width": "28",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x30",
          "name": "input_h_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of input_h_V",
          "fields": [
            {
              "offset": "0",
              "width": "9",
              "name": "input_h_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 8 to 0 Data signal of input_h_V"
            },
            {
              "offset": "9",
              "width": "23",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x38",
          "name": "input_w_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of input_w_V",
          "fields": [
            {
              "offset": "0",
              "width": "9",
              "name": "input_w_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 8 to 0 Data signal of input_w_V"
            },
            {
              "offset": "9",
              "width": "23",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x40",
          "name": "real_input_h_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of real_input_h_V",
          "fields": [
            {
              "offset": "0",
              "width": "9",
              "name": "real_input_h_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 8 to 0 Data signal of real_input_h_V"
            },
            {
              "offset": "9",
              "width": "23",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x48",
          "name": "fold_win_area_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of fold_win_area_V",
          "fields": [
            {
              "offset": "0",
              "width": "3",
              "name": "fold_win_area_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 2 to 0 Data signal of fold_win_area_V"
            },
            {
              "offset": "3",
              "width": "29",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "3"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "7",
        "AWADDR": "7",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_CTRL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_CTRL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CTRL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_CTRL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CTRL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CTRL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "inStream_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "inStream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "inStream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "inStream_TDEST": {
      "dir": "in",
      "width": "6"
    },
    "inStream_TKEEP": {
      "dir": "in",
      "width": "8"
    },
    "inStream_TSTRB": {
      "dir": "in",
      "width": "8"
    },
    "inStream_TUSER": {
      "dir": "in",
      "width": "2"
    },
    "inStream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "inStream_TID": {
      "dir": "in",
      "width": "5"
    },
    "outStream_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "outStream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "outStream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "outStream_TDEST": {
      "dir": "out",
      "width": "6"
    },
    "outStream_TKEEP": {
      "dir": "out",
      "width": "8"
    },
    "outStream_TSTRB": {
      "dir": "out",
      "width": "8"
    },
    "outStream_TUSER": {
      "dir": "out",
      "width": "2"
    },
    "outStream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "outStream_TID": {
      "dir": "out",
      "width": "5"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "yolo_conv_top",
      "Instances": [
        {
          "ModuleName": "window_macc",
          "InstanceName": "grp_window_macc_fu_11214"
        },
        {
          "ModuleName": "window_macc",
          "InstanceName": "grp_window_macc_fu_11236"
        },
        {
          "ModuleName": "window_macc",
          "InstanceName": "grp_window_macc_fu_11258"
        },
        {
          "ModuleName": "window_macc",
          "InstanceName": "grp_window_macc_fu_11280"
        },
        {
          "ModuleName": "window_macc",
          "InstanceName": "grp_window_macc_fu_11302"
        },
        {
          "ModuleName": "window_macc",
          "InstanceName": "grp_window_macc_fu_11324"
        },
        {
          "ModuleName": "window_macc",
          "InstanceName": "grp_window_macc_fu_11346"
        },
        {
          "ModuleName": "window_macc",
          "InstanceName": "grp_window_macc_fu_11368"
        },
        {
          "ModuleName": "out_stream_merge",
          "InstanceName": "grp_out_stream_merge_fu_11390"
        },
        {
          "ModuleName": "post_process",
          "InstanceName": "grp_post_process_fu_11448"
        },
        {
          "ModuleName": "post_process",
          "InstanceName": "grp_post_process_fu_11459"
        },
        {
          "ModuleName": "slide_window",
          "InstanceName": "grp_slide_window_fu_11500"
        }
      ]
    },
    "Info": {
      "slide_window": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "window_macc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "post_process": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "out_stream_merge": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "yolo_conv_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "slide_window": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "3",
          "PipelineDepth": "4",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "6.756"
        },
        "Area": {
          "DSP48E": "0",
          "FF": "135",
          "LUT": "222",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "window_macc": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "1",
          "PipelineDepth": "8",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "7.493"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "9",
          "FF": "1421",
          "LUT": "1845",
          "URAM": "0"
        }
      },
      "post_process": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "6.140"
        },
        "Area": {
          "FF": "199",
          "LUT": "458",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "out_stream_merge": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "7",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "6.127"
        },
        "Area": {
          "FF": "250",
          "LUT": "1359",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "yolo_conv_top": {
        "Latency": {
          "LatencyBest": "2802489",
          "LatencyAvg": "2802489",
          "LatencyWorst": "2802489",
          "PipelineII": "2802490",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "9.634"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "8",
            "Latency": "7",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 2",
            "TripCount": "8",
            "Latency": "7",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 3",
            "TripCount": "8",
            "Latency": "7",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 4",
            "TripCount": "8",
            "Latency": "7",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 5",
            "TripCount": "144",
            "Latency": "144",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 6",
            "TripCount": "175142",
            "Latency": "2802307",
            "PipelineII": "16",
            "PipelineDepth": "52"
          }
        ],
        "Area": {
          "BRAM_18K": "84",
          "DSP48E": "74",
          "FF": "37020",
          "LUT": "37838",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "yolo_conv_top",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2019-07-20 19:04:16 BST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
