

================================================================
== Vitis HLS Report for 'DigitRec_Pipeline_SET_KNN_SET'
================================================================
* Date:           Sun Jun 23 07:13:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        digitrec
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.036 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  25.180 ns|  25.180 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SET_KNN_SET  |        3|        3|         1|          1|          1|     3|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.03>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:99]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%dists_0_1 = alloca i32 1"   --->   Operation 5 'alloca' 'dists_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%dists_1_1 = alloca i32 1"   --->   Operation 6 'alloca' 'dists_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%dists_2_1 = alloca i32 1"   --->   Operation 7 'alloca' 'dists_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%labels_0_1 = alloca i32 1"   --->   Operation 8 'alloca' 'labels_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%labels_1_1 = alloca i32 1"   --->   Operation 9 'alloca' 'labels_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%labels_2_1 = alloca i32 1"   --->   Operation 10 'alloca' 'labels_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%dists_0_0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dists_0_0"   --->   Operation 11 'read' 'dists_0_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%dists_1_0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dists_1_0"   --->   Operation 12 'read' 'dists_1_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%dists_2_0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dists_2_0"   --->   Operation 13 'read' 'dists_2_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%labels_0_0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %labels_0_0"   --->   Operation 14 'read' 'labels_0_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%labels_1_0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %labels_1_0"   --->   Operation 15 'read' 'labels_1_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%labels_2_0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %labels_2_0"   --->   Operation 16 'read' 'labels_2_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %labels_2_0_read, i32 %labels_2_1"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %labels_1_0_read, i32 %labels_1_1"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %labels_0_0_read, i32 %labels_0_1"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %dists_2_0_read, i32 %dists_2_1"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %dists_1_0_read, i32 %dists_1_1"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %dists_0_0_read, i32 %dists_0_1"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln99 = store i2 0, i2 %i" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:99]   --->   Operation 23 'store' 'store_ln99' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_3 = load i2 %i" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:99]   --->   Operation 25 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.56ns)   --->   "%icmp_ln99 = icmp_eq  i2 %i_3, i2 3" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:99]   --->   Operation 26 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.56ns)   --->   "%add_ln99 = add i2 %i_3, i2 1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:99]   --->   Operation 27 'add' 'add_ln99' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %for.inc.split, void %TRAINING_LOOP.exitStub" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:99]   --->   Operation 28 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln99 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:99]   --->   Operation 29 'specpipeline' 'specpipeline_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln99 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:99]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:99]   --->   Operation 31 'specloopname' 'specloopname_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.86ns)   --->   "%switch_ln102 = switch i2 %i_3, void %branch5, i2 0, void %for.inc.split.for.inc.split7_crit_edge, i2 1, void %for.inc.split.for.inc.split7_crit_edge8" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:102]   --->   Operation 32 'switch' 'switch_ln102' <Predicate = (!icmp_ln99)> <Delay = 1.86>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 256, i32 %dists_1_1"   --->   Operation 33 'store' 'store_ln0' <Predicate = (!icmp_ln99 & i_3 == 1)> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %labels_1_1"   --->   Operation 34 'store' 'store_ln0' <Predicate = (!icmp_ln99 & i_3 == 1)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.split732"   --->   Operation 35 'br' 'br_ln0' <Predicate = (!icmp_ln99 & i_3 == 1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 256, i32 %dists_0_1"   --->   Operation 36 'store' 'store_ln0' <Predicate = (!icmp_ln99 & i_3 == 0)> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %labels_0_1"   --->   Operation 37 'store' 'store_ln0' <Predicate = (!icmp_ln99 & i_3 == 0)> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.split732"   --->   Operation 38 'br' 'br_ln0' <Predicate = (!icmp_ln99 & i_3 == 0)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 256, i32 %dists_2_1"   --->   Operation 39 'store' 'store_ln0' <Predicate = (!icmp_ln99 & i_3 != 0 & i_3 != 1)> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %labels_2_1"   --->   Operation 40 'store' 'store_ln0' <Predicate = (!icmp_ln99 & i_3 != 0 & i_3 != 1)> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.split732"   --->   Operation 41 'br' 'br_ln0' <Predicate = (!icmp_ln99 & i_3 != 0 & i_3 != 1)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln99 = store i2 %add_ln99, i2 %i" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:99]   --->   Operation 42 'store' 'store_ln99' <Predicate = (!icmp_ln99)> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln99 = br void %for.inc" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:99]   --->   Operation 43 'br' 'br_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%dists_0_1_load = load i32 %dists_0_1"   --->   Operation 44 'load' 'dists_0_1_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%dists_1_1_load = load i32 %dists_1_1"   --->   Operation 45 'load' 'dists_1_1_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%dists_2_1_load = load i32 %dists_2_1"   --->   Operation 46 'load' 'dists_2_1_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%labels_0_1_load = load i32 %labels_0_1"   --->   Operation 47 'load' 'labels_0_1_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%labels_1_1_load = load i32 %labels_1_1"   --->   Operation 48 'load' 'labels_1_1_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%labels_2_1_load = load i32 %labels_2_1"   --->   Operation 49 'load' 'labels_2_1_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %labels_2_1_out, i32 %labels_2_1_load"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %labels_1_1_out, i32 %labels_1_1_load"   --->   Operation 51 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %labels_0_1_out, i32 %labels_0_1_load"   --->   Operation 52 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dists_2_1_out, i32 %dists_2_1_load"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dists_1_1_out, i32 %dists_1_1_load"   --->   Operation 54 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dists_0_1_out, i32 %dists_0_1_load"   --->   Operation 55 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 5.036ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln99', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:99) of constant 0 on local variable 'i', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:99 [32]  (1.588 ns)
	'load' operation 2 bit ('i', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:99) on local variable 'i', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:99 [35]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln99', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:99) [36]  (1.565 ns)
	'store' operation 0 bit ('store_ln99', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:99) of variable 'add_ln99', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:99 on local variable 'i', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:99 [57]  (1.588 ns)
	blocking operation 0.295094 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
