read -sv run_verilog_mid/adder_32b_9_92_62763f7413690ed4eb09777f03b44d02.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_92_62763f7413690ed4eb09777f03b44d02_yosys.v
