-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel0_U_drain_IO_L1_out_boundary_1_1_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    fifo_U_drain_out_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_U_drain_out_V_full_n : IN STD_LOGIC;
    fifo_U_drain_out_V_write : OUT STD_LOGIC;
    fifo_U_drain_local_in_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    fifo_U_drain_local_in_V_empty_n : IN STD_LOGIC;
    fifo_U_drain_local_in_V_read : OUT STD_LOGIC );
end;


architecture behav of kernel0_U_drain_IO_L1_out_boundary_1_1_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal fifo_U_drain_out_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal icmp_ln637_reg_629 : STD_LOGIC_VECTOR (0 downto 0);
    signal fifo_U_drain_local_in_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_02_0_i_reg_167 : STD_LOGIC_VECTOR (4 downto 0);
    signal c3_0_i_reg_179 : STD_LOGIC_VECTOR (4 downto 0);
    signal local_U_0_0_064_load_reg_525 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_243_load_reg_530 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_244_load_reg_535 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_245_load_reg_540 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_246_load_reg_545 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_247_load_reg_550 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_248_load_reg_555 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_249_load_reg_560 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_250_load_reg_565 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_251_load_reg_570 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_252_load_reg_575 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_253_load_reg_580 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_254_load_reg_585 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_255_load_reg_590 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_256_load_reg_595 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_257_load_reg_600 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_258_load_reg_605 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_259_load_reg_610 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_260_load_reg_615 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln587_fu_292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln587_reg_620 : STD_LOGIC_VECTOR (0 downto 0);
    signal c2_V_fu_298_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal c2_V_reg_624 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln637_fu_399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state5_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal c3_fu_405_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal c3_reg_633 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state5 : STD_LOGIC;
    signal ap_phi_mux_p_02_0_i_phi_fu_171_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_c3_0_i_phi_fu_183_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp1_iter0_fifo_data_reg_191 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter1_fifo_data_reg_191 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_78 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_local_U_0_0_064_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_243_fu_82 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_243_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_244_fu_86 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_244_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_245_fu_90 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_245_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_246_fu_94 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_246_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_247_fu_98 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_247_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_248_fu_102 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_248_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_249_fu_106 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_249_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_250_fu_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_250_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_251_fu_114 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_251_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_252_fu_118 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_252_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_253_fu_122 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_253_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_254_fu_126 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_254_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_255_fu_130 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_255_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_256_fu_134 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_256_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_257_fu_138 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_257_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_258_fu_142 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_258_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_259_fu_146 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_259_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_260_fu_150 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_260_load : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp1_stage0_01001 : BOOLEAN;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_condition_292 : BOOLEAN;
    signal ap_condition_143 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state5) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state5) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then 
                    ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state5);
                elsif ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp1_iter1_fifo_data_reg_191_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_143)) then
                if (((icmp_ln637_fu_399_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_0))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_191 <= local_U_0_0_064_load_reg_525;
                elsif ((ap_const_boolean_1 = ap_condition_292)) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_191 <= tmp_260_load_reg_615;
                elsif (((icmp_ln637_fu_399_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_11))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_191 <= tmp_259_load_reg_610;
                elsif (((icmp_ln637_fu_399_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_10))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_191 <= tmp_258_load_reg_605;
                elsif (((icmp_ln637_fu_399_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_F))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_191 <= tmp_257_load_reg_600;
                elsif (((icmp_ln637_fu_399_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_E))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_191 <= tmp_256_load_reg_595;
                elsif (((icmp_ln637_fu_399_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_D))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_191 <= tmp_255_load_reg_590;
                elsif (((icmp_ln637_fu_399_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_C))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_191 <= tmp_254_load_reg_585;
                elsif (((icmp_ln637_fu_399_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_B))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_191 <= tmp_253_load_reg_580;
                elsif (((icmp_ln637_fu_399_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_A))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_191 <= tmp_252_load_reg_575;
                elsif (((icmp_ln637_fu_399_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_9))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_191 <= tmp_251_load_reg_570;
                elsif (((icmp_ln637_fu_399_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_8))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_191 <= tmp_250_load_reg_565;
                elsif (((icmp_ln637_fu_399_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_7))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_191 <= tmp_249_load_reg_560;
                elsif (((icmp_ln637_fu_399_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_6))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_191 <= tmp_248_load_reg_555;
                elsif (((icmp_ln637_fu_399_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_5))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_191 <= tmp_247_load_reg_550;
                elsif (((icmp_ln637_fu_399_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_4))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_191 <= tmp_246_load_reg_545;
                elsif (((icmp_ln637_fu_399_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_3))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_191 <= tmp_245_load_reg_540;
                elsif (((icmp_ln637_fu_399_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_2))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_191 <= tmp_244_load_reg_535;
                elsif (((icmp_ln637_fu_399_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_1))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_191 <= tmp_243_load_reg_530;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_191 <= ap_phi_reg_pp1_iter0_fifo_data_reg_191;
                end if;
            end if; 
        end if;
    end process;

    c3_0_i_reg_179_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                c3_0_i_reg_179 <= ap_const_lv5_0;
            elsif (((icmp_ln637_reg_629 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                c3_0_i_reg_179 <= c3_reg_633;
            end if; 
        end if;
    end process;

    p_02_0_i_reg_167_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln587_reg_620 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_02_0_i_reg_167 <= c2_V_reg_624;
            elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_02_0_i_reg_167 <= ap_const_lv5_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln587_fu_292_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                c2_V_reg_624 <= c2_V_fu_298_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                c3_reg_633 <= c3_fu_405_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln587_reg_620 <= icmp_ln587_fu_292_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                icmp_ln637_reg_629 <= icmp_ln637_fu_399_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                local_U_0_0_064_load_reg_525 <= ap_sig_allocacmp_local_U_0_0_064_load;
                tmp_243_load_reg_530 <= ap_sig_allocacmp_tmp_243_load;
                tmp_244_load_reg_535 <= ap_sig_allocacmp_tmp_244_load;
                tmp_245_load_reg_540 <= ap_sig_allocacmp_tmp_245_load;
                tmp_246_load_reg_545 <= ap_sig_allocacmp_tmp_246_load;
                tmp_247_load_reg_550 <= ap_sig_allocacmp_tmp_247_load;
                tmp_248_load_reg_555 <= ap_sig_allocacmp_tmp_248_load;
                tmp_249_load_reg_560 <= ap_sig_allocacmp_tmp_249_load;
                tmp_250_load_reg_565 <= ap_sig_allocacmp_tmp_250_load;
                tmp_251_load_reg_570 <= ap_sig_allocacmp_tmp_251_load;
                tmp_252_load_reg_575 <= ap_sig_allocacmp_tmp_252_load;
                tmp_253_load_reg_580 <= ap_sig_allocacmp_tmp_253_load;
                tmp_254_load_reg_585 <= ap_sig_allocacmp_tmp_254_load;
                tmp_255_load_reg_590 <= ap_sig_allocacmp_tmp_255_load;
                tmp_256_load_reg_595 <= ap_sig_allocacmp_tmp_256_load;
                tmp_257_load_reg_600 <= ap_sig_allocacmp_tmp_257_load;
                tmp_258_load_reg_605 <= ap_sig_allocacmp_tmp_258_load;
                tmp_259_load_reg_610 <= ap_sig_allocacmp_tmp_259_load;
                tmp_260_load_reg_615 <= ap_sig_allocacmp_tmp_260_load;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_167 = ap_const_lv5_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_243_fu_82 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_167 = ap_const_lv5_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_244_fu_86 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_167 = ap_const_lv5_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_245_fu_90 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_167 = ap_const_lv5_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_246_fu_94 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_167 = ap_const_lv5_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_247_fu_98 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_167 = ap_const_lv5_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_248_fu_102 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_167 = ap_const_lv5_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_249_fu_106 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_167 = ap_const_lv5_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_250_fu_110 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_167 = ap_const_lv5_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_251_fu_114 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_167 = ap_const_lv5_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_252_fu_118 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_167 = ap_const_lv5_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_253_fu_122 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_167 = ap_const_lv5_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_254_fu_126 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_167 = ap_const_lv5_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_255_fu_130 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_167 = ap_const_lv5_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_256_fu_134 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_167 = ap_const_lv5_10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_257_fu_138 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_167 = ap_const_lv5_11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_258_fu_142 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_167 = ap_const_lv5_12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_259_fu_146 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((p_02_0_i_reg_167 = ap_const_lv5_0) or ((p_02_0_i_reg_167 = ap_const_lv5_13) or ((p_02_0_i_reg_167 = ap_const_lv5_14) or ((p_02_0_i_reg_167 = ap_const_lv5_15) or ((p_02_0_i_reg_167 = ap_const_lv5_16) or ((p_02_0_i_reg_167 = ap_const_lv5_17) or ((p_02_0_i_reg_167 = ap_const_lv5_18) or ((p_02_0_i_reg_167 = ap_const_lv5_19) or ((p_02_0_i_reg_167 = ap_const_lv5_1A) or ((p_02_0_i_reg_167 = ap_const_lv5_1B) or ((p_02_0_i_reg_167 = ap_const_lv5_1C) or ((p_02_0_i_reg_167 = ap_const_lv5_1D) or ((p_02_0_i_reg_167 = ap_const_lv5_1E) or (p_02_0_i_reg_167 = ap_const_lv5_1F)))))))))))))))) then
                tmp_260_fu_150 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_167 = ap_const_lv5_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_fu_78 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, icmp_ln587_fu_292_p2, icmp_ln637_fu_399_p2, ap_enable_reg_pp1_iter0, ap_block_pp0_stage0_subdone, ap_block_pp1_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln587_fu_292_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln587_fu_292_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if (not(((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (icmp_ln637_fu_399_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (icmp_ln637_fu_399_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state4 <= ap_CS_fsm(2);
    ap_CS_fsm_state7 <= ap_CS_fsm(4);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(fifo_U_drain_local_in_V_empty_n, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_11001 <= ((fifo_U_drain_local_in_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(fifo_U_drain_local_in_V_empty_n, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_subdone <= ((fifo_U_drain_local_in_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_01001_assign_proc : process(fifo_U_drain_out_V_full_n, ap_enable_reg_pp1_iter1, icmp_ln637_reg_629)
    begin
                ap_block_pp1_stage0_01001 <= ((icmp_ln637_reg_629 = ap_const_lv1_0) and (fifo_U_drain_out_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp1_stage0_11001_assign_proc : process(fifo_U_drain_out_V_full_n, ap_enable_reg_pp1_iter1, icmp_ln637_reg_629)
    begin
                ap_block_pp1_stage0_11001 <= ((icmp_ln637_reg_629 = ap_const_lv1_0) and (fifo_U_drain_out_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(fifo_U_drain_out_V_full_n, ap_enable_reg_pp1_iter1, icmp_ln637_reg_629)
    begin
                ap_block_pp1_stage0_subdone <= ((icmp_ln637_reg_629 = ap_const_lv1_0) and (fifo_U_drain_out_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter1_assign_proc : process(fifo_U_drain_local_in_V_empty_n)
    begin
                ap_block_state3_pp0_stage0_iter1 <= (fifo_U_drain_local_in_V_empty_n = ap_const_logic_0);
    end process;

        ap_block_state5_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_pp1_stage0_iter1_assign_proc : process(fifo_U_drain_out_V_full_n, icmp_ln637_reg_629)
    begin
                ap_block_state6_pp1_stage0_iter1 <= ((icmp_ln637_reg_629 = ap_const_lv1_0) and (fifo_U_drain_out_V_full_n = ap_const_logic_0));
    end process;


    ap_condition_143_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
                ap_condition_143 <= ((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001));
    end process;


    ap_condition_292_assign_proc : process(icmp_ln637_fu_399_p2, ap_phi_mux_c3_0_i_phi_fu_183_p4)
    begin
                ap_condition_292 <= (not((ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_0)) and not((ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_11)) and not((ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_10)) and not((ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_F)) and not((ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_E)) and not((ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_D)) and not((ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_C)) and not((ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_B)) and not((ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_A)) and not((ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_9)) and not((ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_8)) and not((ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_7)) and not((ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_6)) and not((ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_5)) and not((ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_4)) and not((ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_3)) and not((ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_2)) and not((ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_1)) and (icmp_ln637_fu_399_p2 = ap_const_lv1_0));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln587_fu_292_p2)
    begin
        if ((icmp_ln587_fu_292_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state5_assign_proc : process(icmp_ln637_fu_399_p2)
    begin
        if ((icmp_ln637_fu_399_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state5 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_c3_0_i_phi_fu_183_p4_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln637_reg_629, c3_0_i_reg_179, c3_reg_633)
    begin
        if (((icmp_ln637_reg_629 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_c3_0_i_phi_fu_183_p4 <= c3_reg_633;
        else 
            ap_phi_mux_c3_0_i_phi_fu_183_p4 <= c3_0_i_reg_179;
        end if; 
    end process;


    ap_phi_mux_p_02_0_i_phi_fu_171_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_167, icmp_ln587_reg_620, c2_V_reg_624)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln587_reg_620 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_p_02_0_i_phi_fu_171_p4 <= c2_V_reg_624;
        else 
            ap_phi_mux_p_02_0_i_phi_fu_171_p4 <= p_02_0_i_reg_167;
        end if; 
    end process;

    ap_phi_reg_pp1_iter0_fifo_data_reg_191 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_local_U_0_0_064_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_167, tmp_fu_78)
    begin
        if (((p_02_0_i_reg_167 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_local_U_0_0_064_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_local_U_0_0_064_load <= tmp_fu_78;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_243_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_167, tmp_243_fu_82)
    begin
        if (((p_02_0_i_reg_167 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_243_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_243_load <= tmp_243_fu_82;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_244_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_167, tmp_244_fu_86)
    begin
        if (((p_02_0_i_reg_167 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_244_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_244_load <= tmp_244_fu_86;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_245_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_167, tmp_245_fu_90)
    begin
        if (((p_02_0_i_reg_167 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_245_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_245_load <= tmp_245_fu_90;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_246_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_167, tmp_246_fu_94)
    begin
        if (((p_02_0_i_reg_167 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_246_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_246_load <= tmp_246_fu_94;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_247_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_167, tmp_247_fu_98)
    begin
        if (((p_02_0_i_reg_167 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_247_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_247_load <= tmp_247_fu_98;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_248_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_167, tmp_248_fu_102)
    begin
        if (((p_02_0_i_reg_167 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_248_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_248_load <= tmp_248_fu_102;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_249_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_167, tmp_249_fu_106)
    begin
        if (((p_02_0_i_reg_167 = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_249_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_249_load <= tmp_249_fu_106;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_250_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_167, tmp_250_fu_110)
    begin
        if (((p_02_0_i_reg_167 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_250_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_250_load <= tmp_250_fu_110;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_251_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_167, tmp_251_fu_114)
    begin
        if (((p_02_0_i_reg_167 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_251_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_251_load <= tmp_251_fu_114;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_252_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_167, tmp_252_fu_118)
    begin
        if (((p_02_0_i_reg_167 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_252_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_252_load <= tmp_252_fu_118;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_253_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_167, tmp_253_fu_122)
    begin
        if (((p_02_0_i_reg_167 = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_253_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_253_load <= tmp_253_fu_122;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_254_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_167, tmp_254_fu_126)
    begin
        if (((p_02_0_i_reg_167 = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_254_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_254_load <= tmp_254_fu_126;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_255_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_167, tmp_255_fu_130)
    begin
        if (((p_02_0_i_reg_167 = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_255_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_255_load <= tmp_255_fu_130;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_256_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_167, tmp_256_fu_134)
    begin
        if (((p_02_0_i_reg_167 = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_256_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_256_load <= tmp_256_fu_134;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_257_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_167, tmp_257_fu_138)
    begin
        if (((p_02_0_i_reg_167 = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_257_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_257_load <= tmp_257_fu_138;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_258_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_167, tmp_258_fu_142)
    begin
        if (((p_02_0_i_reg_167 = ap_const_lv5_11) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_258_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_258_load <= tmp_258_fu_142;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_259_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_167, tmp_259_fu_146)
    begin
        if (((p_02_0_i_reg_167 = ap_const_lv5_12) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_259_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_259_load <= tmp_259_fu_146;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_260_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_167, tmp_260_fu_150)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((p_02_0_i_reg_167 = ap_const_lv5_0) or ((p_02_0_i_reg_167 = ap_const_lv5_13) or ((p_02_0_i_reg_167 = ap_const_lv5_14) or ((p_02_0_i_reg_167 = ap_const_lv5_15) or ((p_02_0_i_reg_167 = ap_const_lv5_16) or ((p_02_0_i_reg_167 = ap_const_lv5_17) or ((p_02_0_i_reg_167 = ap_const_lv5_18) or ((p_02_0_i_reg_167 = ap_const_lv5_19) or ((p_02_0_i_reg_167 = ap_const_lv5_1A) or ((p_02_0_i_reg_167 = ap_const_lv5_1B) or ((p_02_0_i_reg_167 = ap_const_lv5_1C) or ((p_02_0_i_reg_167 = ap_const_lv5_1D) or ((p_02_0_i_reg_167 = ap_const_lv5_1E) or (p_02_0_i_reg_167 = ap_const_lv5_1F)))))))))))))))) then 
            ap_sig_allocacmp_tmp_260_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_260_load <= tmp_260_fu_150;
        end if; 
    end process;

    c2_V_fu_298_p2 <= std_logic_vector(unsigned(ap_phi_mux_p_02_0_i_phi_fu_171_p4) + unsigned(ap_const_lv5_1));
    c3_fu_405_p2 <= std_logic_vector(unsigned(ap_phi_mux_c3_0_i_phi_fu_183_p4) + unsigned(ap_const_lv5_1));

    fifo_U_drain_local_in_V_blk_n_assign_proc : process(fifo_U_drain_local_in_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_U_drain_local_in_V_blk_n <= fifo_U_drain_local_in_V_empty_n;
        else 
            fifo_U_drain_local_in_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_U_drain_local_in_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_U_drain_local_in_V_read <= ap_const_logic_1;
        else 
            fifo_U_drain_local_in_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_U_drain_out_V_blk_n_assign_proc : process(fifo_U_drain_out_V_full_n, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln637_reg_629)
    begin
        if (((icmp_ln637_reg_629 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            fifo_U_drain_out_V_blk_n <= fifo_U_drain_out_V_full_n;
        else 
            fifo_U_drain_out_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fifo_U_drain_out_V_din <= ap_phi_reg_pp1_iter1_fifo_data_reg_191;

    fifo_U_drain_out_V_write_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln637_reg_629, ap_block_pp1_stage0_11001)
    begin
        if (((icmp_ln637_reg_629 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            fifo_U_drain_out_V_write <= ap_const_logic_1;
        else 
            fifo_U_drain_out_V_write <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln587_fu_292_p2 <= "1" when (ap_phi_mux_p_02_0_i_phi_fu_171_p4 = ap_const_lv5_14) else "0";
    icmp_ln637_fu_399_p2 <= "1" when (ap_phi_mux_c3_0_i_phi_fu_183_p4 = ap_const_lv5_13) else "0";
end behav;
