<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ucisw2_vga.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="frameInformer.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="freq_gen.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="freq_gen.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="freq_gen.v"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="freq_gen_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/freq_gen.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="obrazek.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="rng.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="rs232.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="schematic.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="schematic.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="schematic.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="schematic.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="schematic.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="schematic.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="schematic.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="schematic.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="schematic.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="schematic.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="schematic.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="schematic.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="schematic.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="schematic.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="schematic.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="schematic.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="schematic.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="schematic.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="schematic.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="schematic.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="schematic.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="schematic.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="schematic.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="schematic.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="schematic.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="schematic_envsettings.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="schematic_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="schematic_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="schematic_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="schematic_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="schematic_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="schematic_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="schematic_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="schematic_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="schematic_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="schematic_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="schematic_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="schematic_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="schematic_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="schematic_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="schematic_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="vga_controller.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="xaw2verilog.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1560353781" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1560353781">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1560355956" xil_pn:in_ck="-5939092685393696835" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6888381346406427658" xil_pn:start_ts="1560355955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="schematic.vf"/>
    </transform>
    <transform xil_pn:end_ts="1560353782" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1935593648008311184" xil_pn:start_ts="1560353782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1560353782" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1560353782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1560355888" xil_pn:in_ck="1900621814997199444" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="975735013352385672" xil_pn:start_ts="1560355887">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="freq_gen.v"/>
    </transform>
    <transform xil_pn:end_ts="1560353782" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1560353782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1560353782" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7725184849294692390" xil_pn:start_ts="1560353782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1560355965" xil_pn:in_ck="386458424323361493" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-5667873541667333277" xil_pn:start_ts="1560355956">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="schematic.jhd"/>
      <outfile xil_pn:name="schematic.lso"/>
      <outfile xil_pn:name="schematic.ngc"/>
      <outfile xil_pn:name="schematic.ngr"/>
      <outfile xil_pn:name="schematic.prj"/>
      <outfile xil_pn:name="schematic.stx"/>
      <outfile xil_pn:name="schematic.syr"/>
      <outfile xil_pn:name="schematic.xst"/>
      <outfile xil_pn:name="schematic_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1560353792" xil_pn:in_ck="104304488467710" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119188923350945485" xil_pn:start_ts="1560353792">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1560355970" xil_pn:in_ck="-4664745836255818571" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2913519541056815539" xil_pn:start_ts="1560355965">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="schematic.bld"/>
      <outfile xil_pn:name="schematic.ngd"/>
      <outfile xil_pn:name="schematic_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1560355975" xil_pn:in_ck="-4664745836255818570" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1560355970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="schematic.pcf"/>
      <outfile xil_pn:name="schematic_map.map"/>
      <outfile xil_pn:name="schematic_map.mrp"/>
      <outfile xil_pn:name="schematic_map.ncd"/>
      <outfile xil_pn:name="schematic_map.ngm"/>
      <outfile xil_pn:name="schematic_map.xrpt"/>
      <outfile xil_pn:name="schematic_summary.xml"/>
      <outfile xil_pn:name="schematic_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1560355989" xil_pn:in_ck="-7519867418677246257" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1560355975">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="schematic.ncd"/>
      <outfile xil_pn:name="schematic.pad"/>
      <outfile xil_pn:name="schematic.par"/>
      <outfile xil_pn:name="schematic.ptwx"/>
      <outfile xil_pn:name="schematic.unroutes"/>
      <outfile xil_pn:name="schematic.xpi"/>
      <outfile xil_pn:name="schematic_pad.csv"/>
      <outfile xil_pn:name="schematic_pad.txt"/>
      <outfile xil_pn:name="schematic_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1560355994" xil_pn:in_ck="-5939092685393702284" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1560355989">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="schematic.bgn"/>
      <outfile xil_pn:name="schematic.bit"/>
      <outfile xil_pn:name="schematic.drc"/>
      <outfile xil_pn:name="schematic.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1560355989" xil_pn:in_ck="-4664745836255818702" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1560355986">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="schematic.twr"/>
      <outfile xil_pn:name="schematic.twx"/>
    </transform>
  </transforms>

</generated_project>
