// Seed: 1997767767
module module_0 (
    input  wor   id_0,
    output tri   id_1,
    input  tri   id_2,
    input  uwire id_3,
    input  wor   id_4,
    output uwire id_5
    , id_9,
    output uwire id_6,
    input  tri   id_7
);
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    input wire id_2,
    output wor id_3,
    output supply0 id_4,
    input logic id_5,
    input supply1 id_6,
    input wand id_7,
    input uwire id_8,
    output uwire id_9,
    output wor id_10,
    input wor id_11,
    input uwire id_12,
    output uwire id_13,
    output uwire id_14,
    input supply0 id_15,
    input tri id_16,
    input supply1 id_17,
    input supply0 id_18,
    output supply1 id_19,
    input tri id_20,
    input wor id_21,
    input tri1 id_22,
    output tri id_23,
    input wand id_24
);
  final @(posedge 1'b0 or posedge id_5);
  initial if (id_18) assert (1'h0 ^ id_2);
  assign id_23 = id_12;
  module_0(
      id_20, id_9, id_18, id_8, id_22, id_9, id_0, id_17
  );
endmodule
