;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-130
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SLT -30, 9
	ADD 80, 2
	SUB @121, 103
	ADD 3, 320
	DJN -1, @-20
	SUB #72, @250
	CMP -207, <-120
	ADD 100, 20
	MOV -4, <-20
	SPL 0, <101
	CMP @0, -5
	ADD 100, 20
	SUB -7, <-125
	CMP @121, 103
	CMP @0, -5
	JMN @72, #250
	JMN 0, 802
	SUB <121, -103
	SUB @-127, 100
	JMZ 100, 20
	JMN 12, #10
	JMN <121, 106
	ADD -1, <-20
	SUB -7, <-125
	MOV 0, 201
	ADD 80, 2
	ADD 100, 20
	SPL 0, <802
	SUB -30, 9
	ADD 12, @10
	SUB -30, 9
	ADD 12, @10
	ADD 0, <802
	ADD 0, <802
	SUB -30, 9
	ADD 0, <802
	SUB 300, -260
	CMP -207, <-120
	MOV -4, <-20
	MOV -4, <-20
	MOV -4, <-20
	MOV -4, <-20
	CMP -207, <-130
	MOV -4, <-20
	MOV -4, <-20
	MOV -1, <-20
	ADD 80, 2
