#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20101d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2020640 .scope module, "tb" "tb" 3 101;
 .timescale -12 -12;
L_0x2013fc0 .functor NOT 1, L_0x206ef40, C4<0>, C4<0>, C4<0>;
L_0x202b200 .functor XOR 1, L_0x206eb90, L_0x206ecc0, C4<0>, C4<0>;
L_0x2038ac0 .functor XOR 1, L_0x202b200, L_0x206ee00, C4<0>, C4<0>;
v0x205ce50_0 .net *"_ivl_10", 0 0, L_0x206ee00;  1 drivers
v0x205cf50_0 .net *"_ivl_12", 0 0, L_0x2038ac0;  1 drivers
v0x205d030_0 .net *"_ivl_2", 0 0, L_0x206eaf0;  1 drivers
v0x205d0f0_0 .net *"_ivl_4", 0 0, L_0x206eb90;  1 drivers
v0x205d1d0_0 .net *"_ivl_6", 0 0, L_0x206ecc0;  1 drivers
v0x205d300_0 .net *"_ivl_8", 0 0, L_0x202b200;  1 drivers
v0x205d3e0_0 .net "areset", 0 0, L_0x200e0b0;  1 drivers
v0x205d480_0 .var "clk", 0 0;
v0x205d520_0 .var/2u "stats1", 159 0;
v0x205d690_0 .var/2u "strobe", 0 0;
v0x205d750_0 .net "tb_match", 0 0, L_0x206ef40;  1 drivers
v0x205d7f0_0 .net "tb_mismatch", 0 0, L_0x2013fc0;  1 drivers
v0x205d890_0 .net "wavedrom_enable", 0 0, v0x205bf30_0;  1 drivers
v0x205d930_0 .net "wavedrom_title", 511 0, v0x205c020_0;  1 drivers
v0x205d9d0_0 .net "x", 0 0, v0x205c100_0;  1 drivers
v0x205da70_0 .net "z_dut", 0 0, v0x205cab0_0;  1 drivers
v0x205db40_0 .net "z_ref", 0 0, L_0x200ed30;  1 drivers
L_0x206eaf0 .concat [ 1 0 0 0], L_0x200ed30;
L_0x206eb90 .concat [ 1 0 0 0], L_0x200ed30;
L_0x206ecc0 .concat [ 1 0 0 0], v0x205cab0_0;
L_0x206ee00 .concat [ 1 0 0 0], L_0x200ed30;
L_0x206ef40 .cmp/eeq 1, L_0x206eaf0, L_0x2038ac0;
S_0x202a770 .scope module, "good1" "reference_module" 3 142, 3 4 0, S_0x2020640;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x2037b90 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0x2037bd0 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
L_0x200e2f0 .functor AND 1, L_0x206dec0, L_0x206e190, C4<1>, C4<1>;
L_0x200e5b0 .functor AND 1, L_0x206e560, L_0x206e7d0, C4<1>, C4<1>;
L_0x200ed30 .functor OR 1, L_0x200e2f0, L_0x200e5b0, C4<0>, C4<0>;
v0x2013b90_0 .net *"_ivl_0", 31 0, L_0x205dd50;  1 drivers
L_0x7f36692010a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2013ed0_0 .net *"_ivl_11", 30 0, L_0x7f36692010a8;  1 drivers
L_0x7f36692010f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x20140d0_0 .net/2u *"_ivl_12", 31 0, L_0x7f36692010f0;  1 drivers
v0x200e120_0 .net *"_ivl_14", 0 0, L_0x206e190;  1 drivers
v0x200e3c0_0 .net *"_ivl_17", 0 0, L_0x200e2f0;  1 drivers
v0x200e680_0 .net *"_ivl_18", 31 0, L_0x206e3d0;  1 drivers
L_0x7f3669201138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x200ee80_0 .net *"_ivl_21", 30 0, L_0x7f3669201138;  1 drivers
L_0x7f3669201180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x205a1c0_0 .net/2u *"_ivl_22", 31 0, L_0x7f3669201180;  1 drivers
v0x205a2a0_0 .net *"_ivl_24", 0 0, L_0x206e560;  1 drivers
v0x205a3f0_0 .net *"_ivl_26", 31 0, L_0x206e6e0;  1 drivers
L_0x7f36692011c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x205a4d0_0 .net *"_ivl_29", 30 0, L_0x7f36692011c8;  1 drivers
L_0x7f3669201018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x205a5b0_0 .net *"_ivl_3", 30 0, L_0x7f3669201018;  1 drivers
L_0x7f3669201210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x205a690_0 .net/2u *"_ivl_30", 31 0, L_0x7f3669201210;  1 drivers
v0x205a770_0 .net *"_ivl_32", 0 0, L_0x206e7d0;  1 drivers
v0x205a830_0 .net *"_ivl_35", 0 0, L_0x200e5b0;  1 drivers
L_0x7f3669201060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x205a8f0_0 .net/2u *"_ivl_4", 31 0, L_0x7f3669201060;  1 drivers
v0x205a9d0_0 .net *"_ivl_6", 0 0, L_0x206dec0;  1 drivers
v0x205aa90_0 .net *"_ivl_8", 31 0, L_0x206e030;  1 drivers
v0x205ab70_0 .net "areset", 0 0, L_0x200e0b0;  alias, 1 drivers
v0x205ac30_0 .net "clk", 0 0, v0x205d480_0;  1 drivers
v0x205acf0_0 .var "state", 0 0;
v0x205adb0_0 .net "x", 0 0, v0x205c100_0;  alias, 1 drivers
v0x205ae70_0 .net "z", 0 0, L_0x200ed30;  alias, 1 drivers
E_0x201e760 .event posedge, v0x205ab70_0, v0x205ac30_0;
L_0x205dd50 .concat [ 1 31 0 0], v0x205acf0_0, L_0x7f3669201018;
L_0x206dec0 .cmp/eq 32, L_0x205dd50, L_0x7f3669201060;
L_0x206e030 .concat [ 1 31 0 0], v0x205c100_0, L_0x7f36692010a8;
L_0x206e190 .cmp/eq 32, L_0x206e030, L_0x7f36692010f0;
L_0x206e3d0 .concat [ 1 31 0 0], v0x205acf0_0, L_0x7f3669201138;
L_0x206e560 .cmp/eq 32, L_0x206e3d0, L_0x7f3669201180;
L_0x206e6e0 .concat [ 1 31 0 0], v0x205c100_0, L_0x7f36692011c8;
L_0x206e7d0 .cmp/eq 32, L_0x206e6e0, L_0x7f3669201210;
S_0x205afb0 .scope module, "stim1" "stimulus_gen" 3 137, 3 29 0, S_0x2020640;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x200e0b0 .functor BUFZ 1, v0x205bdc0_0, C4<0>, C4<0>, C4<0>;
v0x205bc20_0 .net "areset", 0 0, L_0x200e0b0;  alias, 1 drivers
v0x205bcf0_0 .net "clk", 0 0, v0x205d480_0;  alias, 1 drivers
v0x205bdc0_0 .var "reset", 0 0;
v0x205be90_0 .net "tb_match", 0 0, L_0x206ef40;  alias, 1 drivers
v0x205bf30_0 .var "wavedrom_enable", 0 0;
v0x205c020_0 .var "wavedrom_title", 511 0;
v0x205c100_0 .var "x", 0 0;
E_0x201e240/0 .event negedge, v0x205ac30_0;
E_0x201e240/1 .event posedge, v0x205ac30_0;
E_0x201e240 .event/or E_0x201e240/0, E_0x201e240/1;
S_0x205b250 .scope task, "reset_test" "reset_test" 3 52, 3 52 0, S_0x205afb0;
 .timescale -12 -12;
v0x205b460_0 .var/2u "arfail", 0 0;
v0x205b540_0 .var "async", 0 0;
v0x205b600_0 .var/2u "datafail", 0 0;
v0x205b6a0_0 .var/2u "srfail", 0 0;
E_0x20069f0 .event posedge, v0x205ac30_0;
E_0x203cd40 .event negedge, v0x205ac30_0;
TD_tb.stim1.reset_test ;
    %wait E_0x20069f0;
    %wait E_0x20069f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x205bdc0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20069f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x203cd40;
    %load/vec4 v0x205be90_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x205b600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x205bdc0_0, 0;
    %wait E_0x20069f0;
    %load/vec4 v0x205be90_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x205b460_0, 0, 1;
    %wait E_0x20069f0;
    %load/vec4 v0x205be90_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x205b6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x205bdc0_0, 0;
    %load/vec4 v0x205b6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x205b460_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x205b540_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x205b600_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x205b540_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 68 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x205b760 .scope task, "wavedrom_start" "wavedrom_start" 3 44, 3 44 0, S_0x205afb0;
 .timescale -12 -12;
v0x205b960_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x205ba40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 47, 3 47 0, S_0x205afb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x205c240 .scope module, "top_module1" "top_module" 3 148, 4 1 0, S_0x2020640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x205a340 .param/l "A" 0 4 9, C4<0>;
P_0x205a380 .param/l "B" 0 4 9, C4<1>;
v0x205c610_0 .net "areset", 0 0, L_0x200e0b0;  alias, 1 drivers
v0x205c720_0 .net "clk", 0 0, v0x205d480_0;  alias, 1 drivers
v0x205c830_0 .var "next_state", 0 0;
v0x205c8d0_0 .var "state", 0 0;
v0x205c970_0 .net "x", 0 0, v0x205c100_0;  alias, 1 drivers
v0x205cab0_0 .var "z", 0 0;
E_0x201dfe0 .event anyedge, v0x205c8d0_0, v0x205adb0_0;
S_0x205cbf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 156, 3 156 0, S_0x2020640;
 .timescale -12 -12;
E_0x205cdd0 .event anyedge, v0x205d690_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x205d690_0;
    %nor/r;
    %assign/vec4 v0x205d690_0, 0;
    %wait E_0x205cdd0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x205afb0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x205c100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x205bdc0_0, 0;
    %wait E_0x20069f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x205bdc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x205c100_0, 0;
    %wait E_0x20069f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x205c100_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x205b540_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x205b250;
    %join;
    %wait E_0x203cd40;
    %wait E_0x20069f0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x205c100_0, 0;
    %assign/vec4 v0x205bdc0_0, 0;
    %wait E_0x20069f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x205c100_0, 0;
    %assign/vec4 v0x205bdc0_0, 0;
    %wait E_0x20069f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x205c100_0, 0;
    %assign/vec4 v0x205bdc0_0, 0;
    %wait E_0x20069f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x205c100_0, 0;
    %assign/vec4 v0x205bdc0_0, 0;
    %wait E_0x20069f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x205c100_0, 0;
    %assign/vec4 v0x205bdc0_0, 0;
    %wait E_0x20069f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x205c100_0, 0;
    %assign/vec4 v0x205bdc0_0, 0;
    %wait E_0x20069f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x205c100_0, 0;
    %assign/vec4 v0x205bdc0_0, 0;
    %wait E_0x20069f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x205c100_0, 0;
    %assign/vec4 v0x205bdc0_0, 0;
    %wait E_0x20069f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x205c100_0, 0;
    %assign/vec4 v0x205bdc0_0, 0;
    %wait E_0x203cd40;
    %fork TD_tb.stim1.wavedrom_stop, S_0x205ba40;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x201e240;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x205c100_0, 0;
    %assign/vec4 v0x205bdc0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 96 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x202a770;
T_5 ;
    %wait E_0x201e760;
    %load/vec4 v0x205ab70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x205acf0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x205acf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x205adb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %assign/vec4 v0x205acf0_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x205acf0_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x205c240;
T_6 ;
    %wait E_0x201e760;
    %load/vec4 v0x205c610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x205c8d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x205c830_0;
    %assign/vec4 v0x205c8d0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x205c240;
T_7 ;
    %wait E_0x201dfe0;
    %load/vec4 v0x205c8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x205c830_0, 0, 1;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0x205c970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x205c830_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x205c830_0, 0, 1;
T_7.5 ;
    %jmp T_7.3;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x205c830_0, 0, 1;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x205c240;
T_8 ;
    %wait E_0x201dfe0;
    %load/vec4 v0x205c8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x205cab0_0, 0, 1;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x205c970_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %store/vec4 v0x205cab0_0, 0, 1;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x205c970_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.6, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
    %store/vec4 v0x205cab0_0, 0, 1;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x2020640;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x205d480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x205d690_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x2020640;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x205d480_0;
    %inv;
    %store/vec4 v0x205d480_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x2020640;
T_11 ;
    %vpi_call/w 3 129 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 130 "$dumpvars", 32'sb00000000000000000000000000000001, v0x205bcf0_0, v0x205d7f0_0, v0x205d480_0, v0x205d3e0_0, v0x205d9d0_0, v0x205db40_0, v0x205da70_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x2020640;
T_12 ;
    %load/vec4 v0x205d520_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x205d520_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x205d520_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_12.1 ;
    %load/vec4 v0x205d520_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x205d520_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 168 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 169 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x205d520_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x205d520_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 170 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x2020640;
T_13 ;
    %wait E_0x201e240;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x205d520_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x205d520_0, 4, 32;
    %load/vec4 v0x205d750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x205d520_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 181 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x205d520_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x205d520_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x205d520_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x205db40_0;
    %load/vec4 v0x205db40_0;
    %load/vec4 v0x205da70_0;
    %xor;
    %load/vec4 v0x205db40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x205d520_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x205d520_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x205d520_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x205d520_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2014_q5b/ece241_2014_q5b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth1/machine/ece241_2014_q5b/iter0/response1/top_module.sv";
