<stg><name>FC_CIF_0_2_Pipeline_L2_L3</name>


<trans_list>

<trans id="286" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %sum = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %ic = alloca i32 1

]]></Node>
<StgValue><ssdm name="ic"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %ib = alloca i32 1

]]></Node>
<StgValue><ssdm name="ib"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="34" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_stream, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:5 %or_ln168_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %or_ln168

]]></Node>
<StgValue><ssdm name="or_ln168_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %sub151_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub151

]]></Node>
<StgValue><ssdm name="sub151_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
newFuncRoot:7 %bound4_read = read i34 @_ssdm_op_Read.ap_auto.i34, i34 %bound4

]]></Node>
<StgValue><ssdm name="bound4_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="34" op_1_bw="34">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i34 0, i34 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %store_ln156 = store i32 0, i32 %ib

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:10 %store_ln160 = store i3 0, i3 %ic

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %store_ln159 = store i32 0, i32 %sum

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %L4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="34" op_0_bw="34" op_1_bw="0">
<![CDATA[
L4:0 %indvar_flatten6_load = load i34 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="indvar_flatten6_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="34" op_1_bw="34">
<![CDATA[
L4:1 %icmp_ln156 = icmp_eq  i34 %indvar_flatten6_load, i34 %bound4_read

]]></Node>
<StgValue><ssdm name="icmp_ln156"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
L4:2 %add_ln156_1 = add i34 %indvar_flatten6_load, i34 1

]]></Node>
<StgValue><ssdm name="add_ln156_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
L4:3 %br_ln156 = br i1 %icmp_ln156, void %for.end141, void %for.inc167.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.end141:1 %ic_load = load i3 %ic

]]></Node>
<StgValue><ssdm name="ic_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end141:2 %ib_load = load i32 %ib

]]></Node>
<StgValue><ssdm name="ib_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:3 %add_ln156 = add i32 %ib_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln156"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end141:5 %icmp_ln160 = icmp_eq  i3 %ic_load, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln160"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.end141:6 %select_ln156 = select i1 %icmp_ln160, i3 0, i3 %ic_load

]]></Node>
<StgValue><ssdm name="select_ln156"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end141:8 %select_ln156_2 = select i1 %icmp_ln160, i32 %add_ln156, i32 %ib_load

]]></Node>
<StgValue><ssdm name="select_ln156_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="32">
<![CDATA[
for.end141:9 %trunc_ln163 = trunc i32 %select_ln156_2

]]></Node>
<StgValue><ssdm name="trunc_ln163"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
for.end141:10 %tmp_17 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln163, i2 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="6" op_0_bw="3">
<![CDATA[
for.end141:75 %zext_ln163 = zext i3 %select_ln156

]]></Node>
<StgValue><ssdm name="zext_ln163"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.end141:76 %add_ln163_15 = add i6 %tmp_17, i6 %zext_ln163

]]></Node>
<StgValue><ssdm name="add_ln163_15"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="2" op_0_bw="3">
<![CDATA[
for.end141:95 %trunc_ln163_1 = trunc i3 %select_ln156

]]></Node>
<StgValue><ssdm name="trunc_ln163_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end141:192 %add_ln160 = add i3 %select_ln156, i3 1

]]></Node>
<StgValue><ssdm name="add_ln160"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end141:193 %icmp_ln160_1 = icmp_eq  i3 %add_ln160, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln160_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:203 %icmp_ln168 = icmp_ne  i32 %select_ln156_2, i32 %sub151_read

]]></Node>
<StgValue><ssdm name="icmp_ln168"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end141:204 %or_ln168_1 = or i1 %or_ln168_read, i1 %icmp_ln168

]]></Node>
<StgValue><ssdm name="or_ln168_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end141:205 %valOut_last = xor i1 %or_ln168_1, i1 1

]]></Node>
<StgValue><ssdm name="valOut_last"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end141:208 %br_ln160 = br i1 %icmp_ln160_1, void %new.latch.L4.split, void %last.iter.L4.split

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="34" op_1_bw="34" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.L4.split:0 %store_ln156 = store i34 %add_ln156_1, i34 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.L4.split:1 %store_ln156 = store i32 %select_ln156_2, i32 %ib

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.L4.split:2 %store_ln160 = store i3 %add_ln160, i3 %ic

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="6">
<![CDATA[
for.end141:77 %zext_ln163_1 = zext i6 %add_ln163_15

]]></Node>
<StgValue><ssdm name="zext_ln163_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end141:82 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr = getelementptr i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i64 0, i64 %zext_ln163_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end141:83 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr = getelementptr i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i64 0, i64 %zext_ln163_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end141:84 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr = getelementptr i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i64 0, i64 %zext_ln163_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end141:85 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr = getelementptr i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i64 0, i64 %zext_ln163_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end141:90 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr = getelementptr i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i64 0, i64 %zext_ln163_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end141:91 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr = getelementptr i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i64 0, i64 %zext_ln163_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end141:92 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr = getelementptr i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i64 0, i64 %zext_ln163_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end141:93 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B = getelementptr i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, i64 0, i64 %zext_ln163_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="6">
<![CDATA[
for.end141:114 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="6">
<![CDATA[
for.end141:118 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="6">
<![CDATA[
for.end141:122 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="6">
<![CDATA[
for.end141:126 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="6">
<![CDATA[
for.end141:146 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_50 = load i6 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_50"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="6">
<![CDATA[
for.end141:150 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_51 = load i6 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_51"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="6">
<![CDATA[
for.end141:154 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_52 = load i6 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_52"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="6">
<![CDATA[
for.end141:158 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_53 = load i6 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_53"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16">
<![CDATA[
for.end141:27 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0_load"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16">
<![CDATA[
for.end141:28 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1_load"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16">
<![CDATA[
for.end141:29 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2_load"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16">
<![CDATA[
for.end141:30 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3_load"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16">
<![CDATA[
for.end141:31 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0_load"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16">
<![CDATA[
for.end141:32 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1_load"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16">
<![CDATA[
for.end141:33 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2_load"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16">
<![CDATA[
for.end141:34 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3_load"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16">
<![CDATA[
for.end141:35 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0_load"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16">
<![CDATA[
for.end141:36 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16">
<![CDATA[
for.end141:37 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2_load"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16">
<![CDATA[
for.end141:38 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3_load"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16">
<![CDATA[
for.end141:39 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0_load"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16">
<![CDATA[
for.end141:40 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1_load"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16">
<![CDATA[
for.end141:41 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2_load"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16">
<![CDATA[
for.end141:42 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3_load"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16">
<![CDATA[
for.end141:59 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_load_s = load i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_load_s"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16">
<![CDATA[
for.end141:60 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_load_s = load i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_load_s"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16">
<![CDATA[
for.end141:61 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_load_s = load i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_load_s"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16">
<![CDATA[
for.end141:62 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_load_s = load i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_load_s"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16">
<![CDATA[
for.end141:63 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0_load = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0_load"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16">
<![CDATA[
for.end141:64 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16">
<![CDATA[
for.end141:65 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_39 = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_39"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16">
<![CDATA[
for.end141:66 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_40 = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_40"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16">
<![CDATA[
for.end141:67 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_load_s_41 = load i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_load_s_41"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16">
<![CDATA[
for.end141:68 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_load_s_42 = load i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_load_s_42"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16">
<![CDATA[
for.end141:69 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_load_s_43 = load i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_load_s_43"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16">
<![CDATA[
for.end141:70 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_load_s_44 = load i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_load_s_44"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16">
<![CDATA[
for.end141:71 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_45 = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_45"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16">
<![CDATA[
for.end141:72 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_46 = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_46"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16">
<![CDATA[
for.end141:73 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_47 = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_47"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16">
<![CDATA[
for.end141:74 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_48 = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_48"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end141:78 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr = getelementptr i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i64 0, i64 %zext_ln163_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end141:79 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr = getelementptr i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i64 0, i64 %zext_ln163_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end141:80 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr = getelementptr i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i64 0, i64 %zext_ln163_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end141:81 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr = getelementptr i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i64 0, i64 %zext_ln163_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end141:86 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr = getelementptr i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i64 0, i64 %zext_ln163_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end141:87 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr = getelementptr i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i64 0, i64 %zext_ln163_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end141:88 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr = getelementptr i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i64 0, i64 %zext_ln163_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end141:89 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr = getelementptr i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i64 0, i64 %zext_ln163_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="6">
<![CDATA[
for.end141:98 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_load"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="6">
<![CDATA[
for.end141:102 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_load"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="6">
<![CDATA[
for.end141:106 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_load"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="6">
<![CDATA[
for.end141:110 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_load"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.end141:112 %tmp_6 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3_load, i2 %trunc_ln163_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="6">
<![CDATA[
for.end141:114 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_load"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.end141:116 %tmp_7 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3_load, i2 %trunc_ln163_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="16">
<![CDATA[
for.end141:117 %sext_ln163_10 = sext i16 %tmp_7

]]></Node>
<StgValue><ssdm name="sext_ln163_10"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="6">
<![CDATA[
for.end141:118 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_load"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="16">
<![CDATA[
for.end141:119 %sext_ln163_11 = sext i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_load

]]></Node>
<StgValue><ssdm name="sext_ln163_11"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.end141:120 %tmp_8 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3_load, i2 %trunc_ln163_1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="6">
<![CDATA[
for.end141:122 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_load"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.end141:124 %tmp_9 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3_load, i2 %trunc_ln163_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="16">
<![CDATA[
for.end141:125 %sext_ln163_14 = sext i16 %tmp_9

]]></Node>
<StgValue><ssdm name="sext_ln163_14"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="6">
<![CDATA[
for.end141:126 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_load"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="16">
<![CDATA[
for.end141:127 %sext_ln163_15 = sext i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_load

]]></Node>
<StgValue><ssdm name="sext_ln163_15"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="6">
<![CDATA[
for.end141:130 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_load"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="6">
<![CDATA[
for.end141:134 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_load"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="6">
<![CDATA[
for.end141:138 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_load = load i6 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_load"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="6">
<![CDATA[
for.end141:142 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_49 = load i6 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_49"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.end141:144 %tmp_13 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_load_s, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_load_s, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_load_s, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_load_s, i2 %trunc_ln163_1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="6">
<![CDATA[
for.end141:146 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_50 = load i6 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_50"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.end141:148 %tmp_14 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0_load, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_39, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_40, i2 %trunc_ln163_1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="16">
<![CDATA[
for.end141:149 %sext_ln163_26 = sext i16 %tmp_14

]]></Node>
<StgValue><ssdm name="sext_ln163_26"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="6">
<![CDATA[
for.end141:150 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_51 = load i6 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_51"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="16">
<![CDATA[
for.end141:151 %sext_ln163_27 = sext i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_51

]]></Node>
<StgValue><ssdm name="sext_ln163_27"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.end141:152 %tmp_15 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_load_s_41, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_load_s_42, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_load_s_43, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_load_s_44, i2 %trunc_ln163_1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="6">
<![CDATA[
for.end141:154 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_52 = load i6 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_52"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.end141:156 %tmp_16 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_45, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_46, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_47, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_48, i2 %trunc_ln163_1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="16">
<![CDATA[
for.end141:157 %sext_ln163_30 = sext i16 %tmp_16

]]></Node>
<StgValue><ssdm name="sext_ln163_30"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="6">
<![CDATA[
for.end141:158 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_53 = load i6 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_53"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="16">
<![CDATA[
for.end141:159 %sext_ln163_31 = sext i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_53

]]></Node>
<StgValue><ssdm name="sext_ln163_31"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:164 %mul_ln163_4 = mul i32 %sext_ln163_27, i32 %sext_ln163_26

]]></Node>
<StgValue><ssdm name="mul_ln163_4"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:165 %mul_ln163_5 = mul i32 %sext_ln163_15, i32 %sext_ln163_14

]]></Node>
<StgValue><ssdm name="mul_ln163_5"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:170 %mul_ln163_10 = mul i32 %sext_ln163_31, i32 %sext_ln163_30

]]></Node>
<StgValue><ssdm name="mul_ln163_10"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:173 %mul_ln163_13 = mul i32 %sext_ln163_11, i32 %sext_ln163_10

]]></Node>
<StgValue><ssdm name="mul_ln163_13"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16">
<![CDATA[
for.end141:11 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0_load"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16">
<![CDATA[
for.end141:12 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1_load"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16">
<![CDATA[
for.end141:13 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2_load"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16">
<![CDATA[
for.end141:14 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3_load"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16">
<![CDATA[
for.end141:15 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0_load"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16">
<![CDATA[
for.end141:16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1_load"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16">
<![CDATA[
for.end141:17 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2_load"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16">
<![CDATA[
for.end141:18 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3_load"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16">
<![CDATA[
for.end141:19 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0_load"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16">
<![CDATA[
for.end141:20 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1_load"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16">
<![CDATA[
for.end141:21 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2_load"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16">
<![CDATA[
for.end141:22 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3_load"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16">
<![CDATA[
for.end141:23 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0_load"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16">
<![CDATA[
for.end141:24 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1_load"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16">
<![CDATA[
for.end141:25 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2_load"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16">
<![CDATA[
for.end141:26 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3_load"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16">
<![CDATA[
for.end141:43 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0_load"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16">
<![CDATA[
for.end141:44 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1_load"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16">
<![CDATA[
for.end141:45 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2_load"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16">
<![CDATA[
for.end141:46 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3_load"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16">
<![CDATA[
for.end141:47 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0_load"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16">
<![CDATA[
for.end141:48 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1_load"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16">
<![CDATA[
for.end141:49 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2_load"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16">
<![CDATA[
for.end141:50 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3_load"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16">
<![CDATA[
for.end141:51 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0_load = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0_load"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16">
<![CDATA[
for.end141:52 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1_load = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1_load"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16">
<![CDATA[
for.end141:53 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2_load = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2_load"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16">
<![CDATA[
for.end141:54 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3_load = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3_load"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16">
<![CDATA[
for.end141:55 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0_load = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0_load"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16">
<![CDATA[
for.end141:56 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1_load = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1_load"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16">
<![CDATA[
for.end141:57 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2_load = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2_load"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16">
<![CDATA[
for.end141:58 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3_load = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3_load"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.end141:96 %tmp_2 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3_load, i2 %trunc_ln163_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="6">
<![CDATA[
for.end141:98 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_load"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.end141:100 %tmp_3 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3_load, i2 %trunc_ln163_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="16">
<![CDATA[
for.end141:101 %sext_ln163_2 = sext i16 %tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln163_2"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="6">
<![CDATA[
for.end141:102 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_load"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="16">
<![CDATA[
for.end141:103 %sext_ln163_3 = sext i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_load

]]></Node>
<StgValue><ssdm name="sext_ln163_3"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.end141:104 %tmp_4 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3_load, i2 %trunc_ln163_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="6">
<![CDATA[
for.end141:106 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_load"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.end141:108 %tmp_5 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3_load, i2 %trunc_ln163_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="16">
<![CDATA[
for.end141:109 %sext_ln163_6 = sext i16 %tmp_5

]]></Node>
<StgValue><ssdm name="sext_ln163_6"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="6">
<![CDATA[
for.end141:110 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_load"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="16">
<![CDATA[
for.end141:111 %sext_ln163_7 = sext i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_load

]]></Node>
<StgValue><ssdm name="sext_ln163_7"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="16">
<![CDATA[
for.end141:113 %sext_ln163_8 = sext i16 %tmp_6

]]></Node>
<StgValue><ssdm name="sext_ln163_8"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="16">
<![CDATA[
for.end141:115 %sext_ln163_9 = sext i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_load

]]></Node>
<StgValue><ssdm name="sext_ln163_9"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="16">
<![CDATA[
for.end141:121 %sext_ln163_12 = sext i16 %tmp_8

]]></Node>
<StgValue><ssdm name="sext_ln163_12"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="16">
<![CDATA[
for.end141:123 %sext_ln163_13 = sext i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_load

]]></Node>
<StgValue><ssdm name="sext_ln163_13"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.end141:128 %tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3_load, i2 %trunc_ln163_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="6">
<![CDATA[
for.end141:130 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_load"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.end141:132 %tmp_10 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3_load, i2 %trunc_ln163_1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="16">
<![CDATA[
for.end141:133 %sext_ln163_18 = sext i16 %tmp_10

]]></Node>
<StgValue><ssdm name="sext_ln163_18"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="6">
<![CDATA[
for.end141:134 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_load"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="16">
<![CDATA[
for.end141:135 %sext_ln163_19 = sext i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_load

]]></Node>
<StgValue><ssdm name="sext_ln163_19"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.end141:136 %tmp_11 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0_load, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1_load, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2_load, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3_load, i2 %trunc_ln163_1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="6">
<![CDATA[
for.end141:138 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_load = load i6 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_load"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
for.end141:140 %tmp_12 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0_load, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1_load, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2_load, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3_load, i2 %trunc_ln163_1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="16">
<![CDATA[
for.end141:141 %sext_ln163_22 = sext i16 %tmp_12

]]></Node>
<StgValue><ssdm name="sext_ln163_22"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="6">
<![CDATA[
for.end141:142 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_49 = load i6 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr

]]></Node>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_49"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="16">
<![CDATA[
for.end141:143 %sext_ln163_23 = sext i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_49

]]></Node>
<StgValue><ssdm name="sext_ln163_23"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="16">
<![CDATA[
for.end141:145 %sext_ln163_24 = sext i16 %tmp_13

]]></Node>
<StgValue><ssdm name="sext_ln163_24"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="16">
<![CDATA[
for.end141:147 %sext_ln163_25 = sext i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_50

]]></Node>
<StgValue><ssdm name="sext_ln163_25"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="16">
<![CDATA[
for.end141:153 %sext_ln163_28 = sext i16 %tmp_15

]]></Node>
<StgValue><ssdm name="sext_ln163_28"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="16">
<![CDATA[
for.end141:155 %sext_ln163_29 = sext i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_52

]]></Node>
<StgValue><ssdm name="sext_ln163_29"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:160 %mul_ln163 = mul i32 %sext_ln163_7, i32 %sext_ln163_6

]]></Node>
<StgValue><ssdm name="mul_ln163"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:161 %mul_ln163_1 = mul i32 %sext_ln163_9, i32 %sext_ln163_8

]]></Node>
<StgValue><ssdm name="mul_ln163_1"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:162 %mul_ln163_2 = mul i32 %sext_ln163_29, i32 %sext_ln163_28

]]></Node>
<StgValue><ssdm name="mul_ln163_2"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:164 %mul_ln163_4 = mul i32 %sext_ln163_27, i32 %sext_ln163_26

]]></Node>
<StgValue><ssdm name="mul_ln163_4"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:165 %mul_ln163_5 = mul i32 %sext_ln163_15, i32 %sext_ln163_14

]]></Node>
<StgValue><ssdm name="mul_ln163_5"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:167 %mul_ln163_7 = mul i32 %sext_ln163_25, i32 %sext_ln163_24

]]></Node>
<StgValue><ssdm name="mul_ln163_7"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:168 %mul_ln163_8 = mul i32 %sext_ln163_13, i32 %sext_ln163_12

]]></Node>
<StgValue><ssdm name="mul_ln163_8"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:170 %mul_ln163_10 = mul i32 %sext_ln163_31, i32 %sext_ln163_30

]]></Node>
<StgValue><ssdm name="mul_ln163_10"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:171 %mul_ln163_11 = mul i32 %sext_ln163_19, i32 %sext_ln163_18

]]></Node>
<StgValue><ssdm name="mul_ln163_11"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:172 %mul_ln163_12 = mul i32 %sext_ln163_23, i32 %sext_ln163_22

]]></Node>
<StgValue><ssdm name="mul_ln163_12"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:173 %mul_ln163_13 = mul i32 %sext_ln163_11, i32 %sext_ln163_10

]]></Node>
<StgValue><ssdm name="mul_ln163_13"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:174 %mul_ln163_14 = mul i32 %sext_ln163_3, i32 %sext_ln163_2

]]></Node>
<StgValue><ssdm name="mul_ln163_14"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="16">
<![CDATA[
for.end141:97 %sext_ln163 = sext i16 %tmp_2

]]></Node>
<StgValue><ssdm name="sext_ln163"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="16">
<![CDATA[
for.end141:99 %sext_ln163_1 = sext i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_load

]]></Node>
<StgValue><ssdm name="sext_ln163_1"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="16">
<![CDATA[
for.end141:105 %sext_ln163_4 = sext i16 %tmp_4

]]></Node>
<StgValue><ssdm name="sext_ln163_4"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="16">
<![CDATA[
for.end141:107 %sext_ln163_5 = sext i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_load

]]></Node>
<StgValue><ssdm name="sext_ln163_5"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="16">
<![CDATA[
for.end141:129 %sext_ln163_16 = sext i16 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln163_16"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="16">
<![CDATA[
for.end141:131 %sext_ln163_17 = sext i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_load

]]></Node>
<StgValue><ssdm name="sext_ln163_17"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="16">
<![CDATA[
for.end141:137 %sext_ln163_20 = sext i16 %tmp_11

]]></Node>
<StgValue><ssdm name="sext_ln163_20"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="16">
<![CDATA[
for.end141:139 %sext_ln163_21 = sext i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_load

]]></Node>
<StgValue><ssdm name="sext_ln163_21"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:160 %mul_ln163 = mul i32 %sext_ln163_7, i32 %sext_ln163_6

]]></Node>
<StgValue><ssdm name="mul_ln163"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:163 %mul_ln163_3 = mul i32 %sext_ln163_5, i32 %sext_ln163_4

]]></Node>
<StgValue><ssdm name="mul_ln163_3"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:164 %mul_ln163_4 = mul i32 %sext_ln163_27, i32 %sext_ln163_26

]]></Node>
<StgValue><ssdm name="mul_ln163_4"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:165 %mul_ln163_5 = mul i32 %sext_ln163_15, i32 %sext_ln163_14

]]></Node>
<StgValue><ssdm name="mul_ln163_5"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:166 %mul_ln163_6 = mul i32 %sext_ln163_17, i32 %sext_ln163_16

]]></Node>
<StgValue><ssdm name="mul_ln163_6"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:169 %mul_ln163_9 = mul i32 %sext_ln163_1, i32 %sext_ln163

]]></Node>
<StgValue><ssdm name="mul_ln163_9"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:170 %mul_ln163_10 = mul i32 %sext_ln163_31, i32 %sext_ln163_30

]]></Node>
<StgValue><ssdm name="mul_ln163_10"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:171 %mul_ln163_11 = mul i32 %sext_ln163_19, i32 %sext_ln163_18

]]></Node>
<StgValue><ssdm name="mul_ln163_11"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:172 %mul_ln163_12 = mul i32 %sext_ln163_23, i32 %sext_ln163_22

]]></Node>
<StgValue><ssdm name="mul_ln163_12"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:173 %mul_ln163_13 = mul i32 %sext_ln163_11, i32 %sext_ln163_10

]]></Node>
<StgValue><ssdm name="mul_ln163_13"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:174 %mul_ln163_14 = mul i32 %sext_ln163_3, i32 %sext_ln163_2

]]></Node>
<StgValue><ssdm name="mul_ln163_14"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:175 %mul_ln163_15 = mul i32 %sext_ln163_21, i32 %sext_ln163_20

]]></Node>
<StgValue><ssdm name="mul_ln163_15"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:179 %add_ln163_3 = add i32 %mul_ln163_1, i32 %mul_ln163_13

]]></Node>
<StgValue><ssdm name="add_ln163_3"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:180 %add_ln163_4 = add i32 %mul_ln163_8, i32 %mul_ln163_5

]]></Node>
<StgValue><ssdm name="add_ln163_4"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:186 %add_ln163_10 = add i32 %mul_ln163_7, i32 %mul_ln163_4

]]></Node>
<StgValue><ssdm name="add_ln163_10"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:187 %add_ln163_11 = add i32 %mul_ln163_2, i32 %mul_ln163_10

]]></Node>
<StgValue><ssdm name="add_ln163_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="242" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:160 %mul_ln163 = mul i32 %sext_ln163_7, i32 %sext_ln163_6

]]></Node>
<StgValue><ssdm name="mul_ln163"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:171 %mul_ln163_11 = mul i32 %sext_ln163_19, i32 %sext_ln163_18

]]></Node>
<StgValue><ssdm name="mul_ln163_11"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:172 %mul_ln163_12 = mul i32 %sext_ln163_23, i32 %sext_ln163_22

]]></Node>
<StgValue><ssdm name="mul_ln163_12"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:174 %mul_ln163_14 = mul i32 %sext_ln163_3, i32 %sext_ln163_2

]]></Node>
<StgValue><ssdm name="mul_ln163_14"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:176 %add_ln163 = add i32 %mul_ln163_9, i32 %mul_ln163_14

]]></Node>
<StgValue><ssdm name="add_ln163"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:177 %add_ln163_1 = add i32 %mul_ln163_3, i32 %mul_ln163

]]></Node>
<StgValue><ssdm name="add_ln163_1"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:179 %add_ln163_3 = add i32 %mul_ln163_1, i32 %mul_ln163_13

]]></Node>
<StgValue><ssdm name="add_ln163_3"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:180 %add_ln163_4 = add i32 %mul_ln163_8, i32 %mul_ln163_5

]]></Node>
<StgValue><ssdm name="add_ln163_4"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:181 %add_ln163_5 = add i32 %add_ln163_4, i32 %add_ln163_3

]]></Node>
<StgValue><ssdm name="add_ln163_5"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:183 %add_ln163_7 = add i32 %mul_ln163_6, i32 %mul_ln163_11

]]></Node>
<StgValue><ssdm name="add_ln163_7"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:184 %add_ln163_8 = add i32 %mul_ln163_15, i32 %mul_ln163_12

]]></Node>
<StgValue><ssdm name="add_ln163_8"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:186 %add_ln163_10 = add i32 %mul_ln163_7, i32 %mul_ln163_4

]]></Node>
<StgValue><ssdm name="add_ln163_10"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:187 %add_ln163_11 = add i32 %mul_ln163_2, i32 %mul_ln163_10

]]></Node>
<StgValue><ssdm name="add_ln163_11"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:188 %add_ln163_12 = add i32 %add_ln163_11, i32 %add_ln163_10

]]></Node>
<StgValue><ssdm name="add_ln163_12"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="256" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:176 %add_ln163 = add i32 %mul_ln163_9, i32 %mul_ln163_14

]]></Node>
<StgValue><ssdm name="add_ln163"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:177 %add_ln163_1 = add i32 %mul_ln163_3, i32 %mul_ln163

]]></Node>
<StgValue><ssdm name="add_ln163_1"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:178 %add_ln163_2 = add i32 %add_ln163_1, i32 %add_ln163

]]></Node>
<StgValue><ssdm name="add_ln163_2"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:182 %add_ln163_6 = add i32 %add_ln163_5, i32 %add_ln163_2

]]></Node>
<StgValue><ssdm name="add_ln163_6"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:183 %add_ln163_7 = add i32 %mul_ln163_6, i32 %mul_ln163_11

]]></Node>
<StgValue><ssdm name="add_ln163_7"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:184 %add_ln163_8 = add i32 %mul_ln163_15, i32 %mul_ln163_12

]]></Node>
<StgValue><ssdm name="add_ln163_8"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:185 %add_ln163_9 = add i32 %add_ln163_8, i32 %add_ln163_7

]]></Node>
<StgValue><ssdm name="add_ln163_9"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:189 %add_ln163_13 = add i32 %add_ln163_12, i32 %add_ln163_9

]]></Node>
<StgValue><ssdm name="add_ln163_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="264" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end141:0 %sum_load = load i32 %sum

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="265" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end141:7 %select_ln156_1 = select i1 %icmp_ln160, i32 0, i32 %sum_load

]]></Node>
<StgValue><ssdm name="select_ln156_1"/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:190 %add_ln163_14 = add i32 %add_ln163_13, i32 %add_ln163_6

]]></Node>
<StgValue><ssdm name="add_ln163_14"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:191 %sum_1 = add i32 %select_ln156_1, i32 %add_ln163_14

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end141:194 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sum_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end141:199 %tmp_19 = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %sum_1, i32 15, i32 31

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.L4.split:3 %store_ln159 = store i32 %sum_1, i32 %sum

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
new.latch.L4.split:4 %br_ln160 = br void %L4

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0">
<![CDATA[
for.inc167.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="272" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.end141:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L2_L3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.end141:94 %specpipeline_ln161 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specpipeline_ln161"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end141:195 %sub_ln166 = sub i32 0, i32 %sum_1

]]></Node>
<StgValue><ssdm name="sub_ln166"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end141:196 %tmp_18 = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %sub_ln166, i32 15, i32 31

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="18" op_0_bw="17">
<![CDATA[
for.end141:197 %zext_ln166 = zext i17 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln166"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.end141:198 %sub_ln166_1 = sub i18 0, i18 %zext_ln166

]]></Node>
<StgValue><ssdm name="sub_ln166_1"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="18" op_0_bw="17">
<![CDATA[
for.end141:200 %zext_ln166_1 = zext i17 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln166_1"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.end141:201 %output_data = select i1 %tmp, i18 %sub_ln166_1, i18 %zext_ln166_1

]]></Node>
<StgValue><ssdm name="output_data"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="18">
<![CDATA[
for.end141:202 %sext_ln166 = sext i18 %output_data

]]></Node>
<StgValue><ssdm name="sext_ln166"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
for.end141:206 %tmp_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 %valOut_last, i32 %sext_ln166

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="33">
<![CDATA[
for.end141:207 %zext_ln170 = zext i33 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln170"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
last.iter.L4.split:0 %write_ln170 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln170

]]></Node>
<StgValue><ssdm name="write_ln170"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
last.iter.L4.split:1 %br_ln160 = br void %new.latch.L4.split

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
