
11_GTIM_IC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006638  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b8  08006748  08006748  00007748  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006b00  08006b00  000081d4  2**0
                  CONTENTS
  4 .ARM          00000008  08006b00  08006b00  00007b00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006b08  08006b08  000081d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006b08  08006b08  00007b08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006b0c  08006b0c  00007b0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08006b10  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000208  200001d4  08006ce4  000081d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003dc  08006ce4  000083dc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000081d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ca21  00000000  00000000  000081fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021da  00000000  00000000  00014c1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cf8  00000000  00000000  00016df8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a12  00000000  00000000  00017af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018ca1  00000000  00000000  00018502  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f778  00000000  00000000  000311a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c558  00000000  00000000  0004091b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cce73  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004564  00000000  00000000  000cceb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000050  00000000  00000000  000d141c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08006730 	.word	0x08006730

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08006730 	.word	0x08006730

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b088      	sub	sp, #32
 8000a8c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a8e:	f107 0310 	add.w	r3, r7, #16
 8000a92:	2200      	movs	r2, #0
 8000a94:	601a      	str	r2, [r3, #0]
 8000a96:	605a      	str	r2, [r3, #4]
 8000a98:	609a      	str	r2, [r3, #8]
 8000a9a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a9c:	4b33      	ldr	r3, [pc, #204]	@ (8000b6c <MX_GPIO_Init+0xe4>)
 8000a9e:	699b      	ldr	r3, [r3, #24]
 8000aa0:	4a32      	ldr	r2, [pc, #200]	@ (8000b6c <MX_GPIO_Init+0xe4>)
 8000aa2:	f043 0310 	orr.w	r3, r3, #16
 8000aa6:	6193      	str	r3, [r2, #24]
 8000aa8:	4b30      	ldr	r3, [pc, #192]	@ (8000b6c <MX_GPIO_Init+0xe4>)
 8000aaa:	699b      	ldr	r3, [r3, #24]
 8000aac:	f003 0310 	and.w	r3, r3, #16
 8000ab0:	60fb      	str	r3, [r7, #12]
 8000ab2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ab4:	4b2d      	ldr	r3, [pc, #180]	@ (8000b6c <MX_GPIO_Init+0xe4>)
 8000ab6:	699b      	ldr	r3, [r3, #24]
 8000ab8:	4a2c      	ldr	r2, [pc, #176]	@ (8000b6c <MX_GPIO_Init+0xe4>)
 8000aba:	f043 0320 	orr.w	r3, r3, #32
 8000abe:	6193      	str	r3, [r2, #24]
 8000ac0:	4b2a      	ldr	r3, [pc, #168]	@ (8000b6c <MX_GPIO_Init+0xe4>)
 8000ac2:	699b      	ldr	r3, [r3, #24]
 8000ac4:	f003 0320 	and.w	r3, r3, #32
 8000ac8:	60bb      	str	r3, [r7, #8]
 8000aca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000acc:	4b27      	ldr	r3, [pc, #156]	@ (8000b6c <MX_GPIO_Init+0xe4>)
 8000ace:	699b      	ldr	r3, [r3, #24]
 8000ad0:	4a26      	ldr	r2, [pc, #152]	@ (8000b6c <MX_GPIO_Init+0xe4>)
 8000ad2:	f043 0304 	orr.w	r3, r3, #4
 8000ad6:	6193      	str	r3, [r2, #24]
 8000ad8:	4b24      	ldr	r3, [pc, #144]	@ (8000b6c <MX_GPIO_Init+0xe4>)
 8000ada:	699b      	ldr	r3, [r3, #24]
 8000adc:	f003 0304 	and.w	r3, r3, #4
 8000ae0:	607b      	str	r3, [r7, #4]
 8000ae2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ae4:	4b21      	ldr	r3, [pc, #132]	@ (8000b6c <MX_GPIO_Init+0xe4>)
 8000ae6:	699b      	ldr	r3, [r3, #24]
 8000ae8:	4a20      	ldr	r2, [pc, #128]	@ (8000b6c <MX_GPIO_Init+0xe4>)
 8000aea:	f043 0308 	orr.w	r3, r3, #8
 8000aee:	6193      	str	r3, [r2, #24]
 8000af0:	4b1e      	ldr	r3, [pc, #120]	@ (8000b6c <MX_GPIO_Init+0xe4>)
 8000af2:	699b      	ldr	r3, [r3, #24]
 8000af4:	f003 0308 	and.w	r3, r3, #8
 8000af8:	603b      	str	r3, [r7, #0]
 8000afa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin
 8000afc:	2201      	movs	r2, #1
 8000afe:	21ff      	movs	r1, #255	@ 0xff
 8000b00:	481b      	ldr	r0, [pc, #108]	@ (8000b70 <MX_GPIO_Init+0xe8>)
 8000b02:	f000 ffd7 	bl	8001ab4 <HAL_GPIO_WritePin>
                          |LED4_Pin|LED5_Pin|LED6_Pin|LED7_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BEEP_GPIO_Port, BEEP_Pin, GPIO_PIN_RESET);
 8000b06:	2200      	movs	r2, #0
 8000b08:	2101      	movs	r1, #1
 8000b0a:	481a      	ldr	r0, [pc, #104]	@ (8000b74 <MX_GPIO_Init+0xec>)
 8000b0c:	f000 ffd2 	bl	8001ab4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin
 8000b10:	23ff      	movs	r3, #255	@ 0xff
 8000b12:	613b      	str	r3, [r7, #16]
                          |LED4_Pin|LED5_Pin|LED6_Pin|LED7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b14:	2301      	movs	r3, #1
 8000b16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b18:	2301      	movs	r3, #1
 8000b1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b1c:	2302      	movs	r3, #2
 8000b1e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b20:	f107 0310 	add.w	r3, r7, #16
 8000b24:	4619      	mov	r1, r3
 8000b26:	4812      	ldr	r0, [pc, #72]	@ (8000b70 <MX_GPIO_Init+0xe8>)
 8000b28:	f000 fe40 	bl	80017ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BEEP_Pin;
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b30:	2301      	movs	r3, #1
 8000b32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000b34:	2302      	movs	r3, #2
 8000b36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b38:	2302      	movs	r3, #2
 8000b3a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BEEP_GPIO_Port, &GPIO_InitStruct);
 8000b3c:	f107 0310 	add.w	r3, r7, #16
 8000b40:	4619      	mov	r1, r3
 8000b42:	480c      	ldr	r0, [pc, #48]	@ (8000b74 <MX_GPIO_Init+0xec>)
 8000b44:	f000 fe32 	bl	80017ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUTTON1_Pin;
 8000b48:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b4c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b52:	2301      	movs	r3, #1
 8000b54:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON1_GPIO_Port, &GPIO_InitStruct);
 8000b56:	f107 0310 	add.w	r3, r7, #16
 8000b5a:	4619      	mov	r1, r3
 8000b5c:	4804      	ldr	r0, [pc, #16]	@ (8000b70 <MX_GPIO_Init+0xe8>)
 8000b5e:	f000 fe25 	bl	80017ac <HAL_GPIO_Init>

}
 8000b62:	bf00      	nop
 8000b64:	3720      	adds	r7, #32
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	40021000 	.word	0x40021000
 8000b70:	40010800 	.word	0x40010800
 8000b74:	40010c00 	.word	0x40010c00

08000b78 <HAL_TIM_IC_CaptureCallback>:
uint16_t cnt_val = 0;
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b082      	sub	sp, #8
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b88:	d164      	bne.n	8000c54 <HAL_TIM_IC_CaptureCallback+0xdc>
		if(rising_flag == 0){
 8000b8a:	4b34      	ldr	r3, [pc, #208]	@ (8000c5c <HAL_TIM_IC_CaptureCallback+0xe4>)
 8000b8c:	781b      	ldrb	r3, [r3, #0]
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d160      	bne.n	8000c54 <HAL_TIM_IC_CaptureCallback+0xdc>
			if(falling_flag == 1){
 8000b92:	4b33      	ldr	r3, [pc, #204]	@ (8000c60 <HAL_TIM_IC_CaptureCallback+0xe8>)
 8000b94:	781b      	ldrb	r3, [r3, #0]
 8000b96:	2b01      	cmp	r3, #1
 8000b98:	d11b      	bne.n	8000bd2 <HAL_TIM_IC_CaptureCallback+0x5a>
				//rising edge captured.
				rising_flag = 1;
 8000b9a:	4b30      	ldr	r3, [pc, #192]	@ (8000c5c <HAL_TIM_IC_CaptureCallback+0xe4>)
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	701a      	strb	r2, [r3, #0]
				cnt_val = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	6878      	ldr	r0, [r7, #4]
 8000ba4:	f002 f808 	bl	8002bb8 <HAL_TIM_ReadCapturedValue>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	b29a      	uxth	r2, r3
 8000bac:	4b2d      	ldr	r3, [pc, #180]	@ (8000c64 <HAL_TIM_IC_CaptureCallback+0xec>)
 8000bae:	801a      	strh	r2, [r3, #0]
				__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	6a1a      	ldr	r2, [r3, #32]
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	f022 020a 	bic.w	r2, r2, #10
 8000bbe:	621a      	str	r2, [r3, #32]
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	6a1a      	ldr	r2, [r3, #32]
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	f042 0202 	orr.w	r2, r2, #2
 8000bce:	621a      	str	r2, [r3, #32]
				__HAL_TIM_ENABLE(htim);
			}

		}
	}
}
 8000bd0:	e040      	b.n	8000c54 <HAL_TIM_IC_CaptureCallback+0xdc>
				falling_flag = 0;
 8000bd2:	4b23      	ldr	r3, [pc, #140]	@ (8000c60 <HAL_TIM_IC_CaptureCallback+0xe8>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	701a      	strb	r2, [r3, #0]
				rising_flag = 0;
 8000bd8:	4b20      	ldr	r3, [pc, #128]	@ (8000c5c <HAL_TIM_IC_CaptureCallback+0xe4>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	701a      	strb	r2, [r3, #0]
				overflow_val = 0;
 8000bde:	4b22      	ldr	r3, [pc, #136]	@ (8000c68 <HAL_TIM_IC_CaptureCallback+0xf0>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	701a      	strb	r2, [r3, #0]
				cnt_val = 0;
 8000be4:	4b1f      	ldr	r3, [pc, #124]	@ (8000c64 <HAL_TIM_IC_CaptureCallback+0xec>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	801a      	strh	r2, [r3, #0]
				falling_flag = 1;
 8000bea:	4b1d      	ldr	r3, [pc, #116]	@ (8000c60 <HAL_TIM_IC_CaptureCallback+0xe8>)
 8000bec:	2201      	movs	r2, #1
 8000bee:	701a      	strb	r2, [r3, #0]
				__HAL_TIM_DISABLE(htim);
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	6a1a      	ldr	r2, [r3, #32]
 8000bf6:	f241 1311 	movw	r3, #4369	@ 0x1111
 8000bfa:	4013      	ands	r3, r2
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d10f      	bne.n	8000c20 <HAL_TIM_IC_CaptureCallback+0xa8>
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	6a1a      	ldr	r2, [r3, #32]
 8000c06:	f240 4344 	movw	r3, #1092	@ 0x444
 8000c0a:	4013      	ands	r3, r2
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d107      	bne.n	8000c20 <HAL_TIM_IC_CaptureCallback+0xa8>
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	681a      	ldr	r2, [r3, #0]
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	f022 0201 	bic.w	r2, r2, #1
 8000c1e:	601a      	str	r2, [r3, #0]
				__HAL_TIM_SET_COUNTER(htim, 0);
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	2200      	movs	r2, #0
 8000c26:	625a      	str	r2, [r3, #36]	@ 0x24
				__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	6a1a      	ldr	r2, [r3, #32]
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	f022 020a 	bic.w	r2, r2, #10
 8000c36:	621a      	str	r2, [r3, #32]
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681a      	ldr	r2, [r3, #0]
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	6a12      	ldr	r2, [r2, #32]
 8000c42:	621a      	str	r2, [r3, #32]
				__HAL_TIM_ENABLE(htim);
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	681a      	ldr	r2, [r3, #0]
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	f042 0201 	orr.w	r2, r2, #1
 8000c52:	601a      	str	r2, [r3, #0]
}
 8000c54:	bf00      	nop
 8000c56:	3708      	adds	r7, #8
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	200001f1 	.word	0x200001f1
 8000c60:	200001f0 	.word	0x200001f0
 8000c64:	200001f4 	.word	0x200001f4
 8000c68:	200001f2 	.word	0x200001f2

08000c6c <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000c6c:	b480      	push	{r7}
 8000c6e:	b083      	sub	sp, #12
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000c7c:	d129      	bne.n	8000cd2 <HAL_TIM_PeriodElapsedCallback+0x66>
		if(rising_flag == 0){
 8000c7e:	4b17      	ldr	r3, [pc, #92]	@ (8000cdc <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000c80:	781b      	ldrb	r3, [r3, #0]
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d125      	bne.n	8000cd2 <HAL_TIM_PeriodElapsedCallback+0x66>
			if(falling_flag == 1)
 8000c86:	4b16      	ldr	r3, [pc, #88]	@ (8000ce0 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000c88:	781b      	ldrb	r3, [r3, #0]
 8000c8a:	2b01      	cmp	r3, #1
 8000c8c:	d121      	bne.n	8000cd2 <HAL_TIM_PeriodElapsedCallback+0x66>
			{
				if((overflow_val & 0XFF) == 0XFF) //overflow_val overflowed.
 8000c8e:	4b15      	ldr	r3, [pc, #84]	@ (8000ce4 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000c90:	781b      	ldrb	r3, [r3, #0]
 8000c92:	2bff      	cmp	r3, #255	@ 0xff
 8000c94:	d117      	bne.n	8000cc6 <HAL_TIM_PeriodElapsedCallback+0x5a>
				{
					rising_flag = 1;
 8000c96:	4b11      	ldr	r3, [pc, #68]	@ (8000cdc <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000c98:	2201      	movs	r2, #1
 8000c9a:	701a      	strb	r2, [r3, #0]
					__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	6a1a      	ldr	r2, [r3, #32]
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	f022 020a 	bic.w	r2, r2, #10
 8000caa:	621a      	str	r2, [r3, #32]
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	6a1a      	ldr	r2, [r3, #32]
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	f042 0202 	orr.w	r2, r2, #2
 8000cba:	621a      	str	r2, [r3, #32]
					cnt_val = 0XFFFF;
 8000cbc:	4b0a      	ldr	r3, [pc, #40]	@ (8000ce8 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8000cbe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000cc2:	801a      	strh	r2, [r3, #0]
				}

			}
		}
	}
}
 8000cc4:	e005      	b.n	8000cd2 <HAL_TIM_PeriodElapsedCallback+0x66>
					overflow_val++;
 8000cc6:	4b07      	ldr	r3, [pc, #28]	@ (8000ce4 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000cc8:	781b      	ldrb	r3, [r3, #0]
 8000cca:	3301      	adds	r3, #1
 8000ccc:	b2da      	uxtb	r2, r3
 8000cce:	4b05      	ldr	r3, [pc, #20]	@ (8000ce4 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000cd0:	701a      	strb	r2, [r3, #0]
}
 8000cd2:	bf00      	nop
 8000cd4:	370c      	adds	r7, #12
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bc80      	pop	{r7}
 8000cda:	4770      	bx	lr
 8000cdc:	200001f1 	.word	0x200001f1
 8000ce0:	200001f0 	.word	0x200001f0
 8000ce4:	200001f2 	.word	0x200001f2
 8000ce8:	200001f4 	.word	0x200001f4

08000cec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	uint32_t tmp = 0;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cf6:	f000 fb37 	bl	8001368 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cfa:	f000 f82f 	bl	8000d5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cfe:	f7ff fec3 	bl	8000a88 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000d02:	f000 fa8d 	bl	8001220 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000d06:	f000 f9af 	bl	8001068 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000d0a:	480e      	ldr	r0, [pc, #56]	@ (8000d44 <main+0x58>)
 8000d0c:	f001 fb4a 	bl	80023a4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8000d10:	2100      	movs	r1, #0
 8000d12:	480c      	ldr	r0, [pc, #48]	@ (8000d44 <main+0x58>)
 8000d14:	f001 fbf0 	bl	80024f8 <HAL_TIM_IC_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(rising_flag == 1){
 8000d18:	4b0b      	ldr	r3, [pc, #44]	@ (8000d48 <main+0x5c>)
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	2b01      	cmp	r3, #1
 8000d1e:	d1fb      	bne.n	8000d18 <main+0x2c>
		  tmp = overflow_val * 65536 + cnt_val;
 8000d20:	4b0a      	ldr	r3, [pc, #40]	@ (8000d4c <main+0x60>)
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	041b      	lsls	r3, r3, #16
 8000d26:	4a0a      	ldr	r2, [pc, #40]	@ (8000d50 <main+0x64>)
 8000d28:	8812      	ldrh	r2, [r2, #0]
 8000d2a:	4413      	add	r3, r2
 8000d2c:	607b      	str	r3, [r7, #4]
		  printf("button_down time:%ld(us)\r\n", tmp);
 8000d2e:	6879      	ldr	r1, [r7, #4]
 8000d30:	4808      	ldr	r0, [pc, #32]	@ (8000d54 <main+0x68>)
 8000d32:	f003 fd7b 	bl	800482c <iprintf>
		  rising_flag = 0;
 8000d36:	4b04      	ldr	r3, [pc, #16]	@ (8000d48 <main+0x5c>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	701a      	strb	r2, [r3, #0]
		  falling_flag = 0;
 8000d3c:	4b06      	ldr	r3, [pc, #24]	@ (8000d58 <main+0x6c>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	701a      	strb	r2, [r3, #0]
	  if(rising_flag == 1){
 8000d42:	e7e9      	b.n	8000d18 <main+0x2c>
 8000d44:	200001fc 	.word	0x200001fc
 8000d48:	200001f1 	.word	0x200001f1
 8000d4c:	200001f2 	.word	0x200001f2
 8000d50:	200001f4 	.word	0x200001f4
 8000d54:	08006748 	.word	0x08006748
 8000d58:	200001f0 	.word	0x200001f0

08000d5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b090      	sub	sp, #64	@ 0x40
 8000d60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d62:	f107 0318 	add.w	r3, r7, #24
 8000d66:	2228      	movs	r2, #40	@ 0x28
 8000d68:	2100      	movs	r1, #0
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f003 fdb3 	bl	80048d6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d70:	1d3b      	adds	r3, r7, #4
 8000d72:	2200      	movs	r2, #0
 8000d74:	601a      	str	r2, [r3, #0]
 8000d76:	605a      	str	r2, [r3, #4]
 8000d78:	609a      	str	r2, [r3, #8]
 8000d7a:	60da      	str	r2, [r3, #12]
 8000d7c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d7e:	2301      	movs	r3, #1
 8000d80:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d82:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d86:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d90:	2302      	movs	r3, #2
 8000d92:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d94:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d98:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000d9a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000d9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000da0:	f107 0318 	add.w	r3, r7, #24
 8000da4:	4618      	mov	r0, r3
 8000da6:	f000 fe9d 	bl	8001ae4 <HAL_RCC_OscConfig>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d001      	beq.n	8000db4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000db0:	f000 f819 	bl	8000de6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000db4:	230f      	movs	r3, #15
 8000db6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000db8:	2302      	movs	r3, #2
 8000dba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000dc0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000dc4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000dca:	1d3b      	adds	r3, r7, #4
 8000dcc:	2102      	movs	r1, #2
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f001 f90a 	bl	8001fe8 <HAL_RCC_ClockConfig>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d001      	beq.n	8000dde <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000dda:	f000 f804 	bl	8000de6 <Error_Handler>
  }
}
 8000dde:	bf00      	nop
 8000de0:	3740      	adds	r7, #64	@ 0x40
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}

08000de6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000de6:	b480      	push	{r7}
 8000de8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dea:	b672      	cpsid	i
}
 8000dec:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000dee:	bf00      	nop
 8000df0:	e7fd      	b.n	8000dee <Error_Handler+0x8>
	...

08000df4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	b085      	sub	sp, #20
 8000df8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000dfa:	4b15      	ldr	r3, [pc, #84]	@ (8000e50 <HAL_MspInit+0x5c>)
 8000dfc:	699b      	ldr	r3, [r3, #24]
 8000dfe:	4a14      	ldr	r2, [pc, #80]	@ (8000e50 <HAL_MspInit+0x5c>)
 8000e00:	f043 0301 	orr.w	r3, r3, #1
 8000e04:	6193      	str	r3, [r2, #24]
 8000e06:	4b12      	ldr	r3, [pc, #72]	@ (8000e50 <HAL_MspInit+0x5c>)
 8000e08:	699b      	ldr	r3, [r3, #24]
 8000e0a:	f003 0301 	and.w	r3, r3, #1
 8000e0e:	60bb      	str	r3, [r7, #8]
 8000e10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e12:	4b0f      	ldr	r3, [pc, #60]	@ (8000e50 <HAL_MspInit+0x5c>)
 8000e14:	69db      	ldr	r3, [r3, #28]
 8000e16:	4a0e      	ldr	r2, [pc, #56]	@ (8000e50 <HAL_MspInit+0x5c>)
 8000e18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e1c:	61d3      	str	r3, [r2, #28]
 8000e1e:	4b0c      	ldr	r3, [pc, #48]	@ (8000e50 <HAL_MspInit+0x5c>)
 8000e20:	69db      	ldr	r3, [r3, #28]
 8000e22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e26:	607b      	str	r3, [r7, #4]
 8000e28:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000e2a:	4b0a      	ldr	r3, [pc, #40]	@ (8000e54 <HAL_MspInit+0x60>)
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	60fb      	str	r3, [r7, #12]
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000e36:	60fb      	str	r3, [r7, #12]
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000e3e:	60fb      	str	r3, [r7, #12]
 8000e40:	4a04      	ldr	r2, [pc, #16]	@ (8000e54 <HAL_MspInit+0x60>)
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e46:	bf00      	nop
 8000e48:	3714      	adds	r7, #20
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bc80      	pop	{r7}
 8000e4e:	4770      	bx	lr
 8000e50:	40021000 	.word	0x40021000
 8000e54:	40010000 	.word	0x40010000

08000e58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e5c:	bf00      	nop
 8000e5e:	e7fd      	b.n	8000e5c <NMI_Handler+0x4>

08000e60 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e64:	bf00      	nop
 8000e66:	e7fd      	b.n	8000e64 <HardFault_Handler+0x4>

08000e68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e6c:	bf00      	nop
 8000e6e:	e7fd      	b.n	8000e6c <MemManage_Handler+0x4>

08000e70 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e74:	bf00      	nop
 8000e76:	e7fd      	b.n	8000e74 <BusFault_Handler+0x4>

08000e78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e7c:	bf00      	nop
 8000e7e:	e7fd      	b.n	8000e7c <UsageFault_Handler+0x4>

08000e80 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e84:	bf00      	nop
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bc80      	pop	{r7}
 8000e8a:	4770      	bx	lr

08000e8c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e90:	bf00      	nop
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bc80      	pop	{r7}
 8000e96:	4770      	bx	lr

08000e98 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e9c:	bf00      	nop
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bc80      	pop	{r7}
 8000ea2:	4770      	bx	lr

08000ea4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ea8:	f000 faa4 	bl	80013f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000eac:	bf00      	nop
 8000eae:	bd80      	pop	{r7, pc}

08000eb0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000eb4:	4802      	ldr	r0, [pc, #8]	@ (8000ec0 <TIM2_IRQHandler+0x10>)
 8000eb6:	f001 fc2b 	bl	8002710 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000eba:	bf00      	nop
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	200001fc 	.word	0x200001fc

08000ec4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000ec8:	4802      	ldr	r0, [pc, #8]	@ (8000ed4 <USART1_IRQHandler+0x10>)
 8000eca:	f002 fa57 	bl	800337c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000ece:	bf00      	nop
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	20000244 	.word	0x20000244

08000ed8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  return 1;
 8000edc:	2301      	movs	r3, #1
}
 8000ede:	4618      	mov	r0, r3
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bc80      	pop	{r7}
 8000ee4:	4770      	bx	lr

08000ee6 <_kill>:

int _kill(int pid, int sig)
{
 8000ee6:	b580      	push	{r7, lr}
 8000ee8:	b082      	sub	sp, #8
 8000eea:	af00      	add	r7, sp, #0
 8000eec:	6078      	str	r0, [r7, #4]
 8000eee:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000ef0:	f003 fd44 	bl	800497c <__errno>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2216      	movs	r2, #22
 8000ef8:	601a      	str	r2, [r3, #0]
  return -1;
 8000efa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	3708      	adds	r7, #8
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}

08000f06 <_exit>:

void _exit (int status)
{
 8000f06:	b580      	push	{r7, lr}
 8000f08:	b082      	sub	sp, #8
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000f0e:	f04f 31ff 	mov.w	r1, #4294967295
 8000f12:	6878      	ldr	r0, [r7, #4]
 8000f14:	f7ff ffe7 	bl	8000ee6 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000f18:	bf00      	nop
 8000f1a:	e7fd      	b.n	8000f18 <_exit+0x12>

08000f1c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b086      	sub	sp, #24
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	60f8      	str	r0, [r7, #12]
 8000f24:	60b9      	str	r1, [r7, #8]
 8000f26:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f28:	2300      	movs	r3, #0
 8000f2a:	617b      	str	r3, [r7, #20]
 8000f2c:	e00a      	b.n	8000f44 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f2e:	f3af 8000 	nop.w
 8000f32:	4601      	mov	r1, r0
 8000f34:	68bb      	ldr	r3, [r7, #8]
 8000f36:	1c5a      	adds	r2, r3, #1
 8000f38:	60ba      	str	r2, [r7, #8]
 8000f3a:	b2ca      	uxtb	r2, r1
 8000f3c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	3301      	adds	r3, #1
 8000f42:	617b      	str	r3, [r7, #20]
 8000f44:	697a      	ldr	r2, [r7, #20]
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	429a      	cmp	r2, r3
 8000f4a:	dbf0      	blt.n	8000f2e <_read+0x12>
  }

  return len;
 8000f4c:	687b      	ldr	r3, [r7, #4]
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	3718      	adds	r7, #24
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}

08000f56 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f56:	b580      	push	{r7, lr}
 8000f58:	b086      	sub	sp, #24
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	60f8      	str	r0, [r7, #12]
 8000f5e:	60b9      	str	r1, [r7, #8]
 8000f60:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f62:	2300      	movs	r3, #0
 8000f64:	617b      	str	r3, [r7, #20]
 8000f66:	e009      	b.n	8000f7c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f68:	68bb      	ldr	r3, [r7, #8]
 8000f6a:	1c5a      	adds	r2, r3, #1
 8000f6c:	60ba      	str	r2, [r7, #8]
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	4618      	mov	r0, r3
 8000f72:	f000 f943 	bl	80011fc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	3301      	adds	r3, #1
 8000f7a:	617b      	str	r3, [r7, #20]
 8000f7c:	697a      	ldr	r2, [r7, #20]
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	429a      	cmp	r2, r3
 8000f82:	dbf1      	blt.n	8000f68 <_write+0x12>
  }
  return len;
 8000f84:	687b      	ldr	r3, [r7, #4]
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	3718      	adds	r7, #24
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}

08000f8e <_close>:

int _close(int file)
{
 8000f8e:	b480      	push	{r7}
 8000f90:	b083      	sub	sp, #12
 8000f92:	af00      	add	r7, sp, #0
 8000f94:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f96:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	370c      	adds	r7, #12
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bc80      	pop	{r7}
 8000fa2:	4770      	bx	lr

08000fa4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000fb4:	605a      	str	r2, [r3, #4]
  return 0;
 8000fb6:	2300      	movs	r3, #0
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	370c      	adds	r7, #12
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bc80      	pop	{r7}
 8000fc0:	4770      	bx	lr

08000fc2 <_isatty>:

int _isatty(int file)
{
 8000fc2:	b480      	push	{r7}
 8000fc4:	b083      	sub	sp, #12
 8000fc6:	af00      	add	r7, sp, #0
 8000fc8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000fca:	2301      	movs	r3, #1
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	370c      	adds	r7, #12
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bc80      	pop	{r7}
 8000fd4:	4770      	bx	lr

08000fd6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fd6:	b480      	push	{r7}
 8000fd8:	b085      	sub	sp, #20
 8000fda:	af00      	add	r7, sp, #0
 8000fdc:	60f8      	str	r0, [r7, #12]
 8000fde:	60b9      	str	r1, [r7, #8]
 8000fe0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000fe2:	2300      	movs	r3, #0
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	3714      	adds	r7, #20
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bc80      	pop	{r7}
 8000fec:	4770      	bx	lr
	...

08000ff0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b086      	sub	sp, #24
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ff8:	4a14      	ldr	r2, [pc, #80]	@ (800104c <_sbrk+0x5c>)
 8000ffa:	4b15      	ldr	r3, [pc, #84]	@ (8001050 <_sbrk+0x60>)
 8000ffc:	1ad3      	subs	r3, r2, r3
 8000ffe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001004:	4b13      	ldr	r3, [pc, #76]	@ (8001054 <_sbrk+0x64>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d102      	bne.n	8001012 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800100c:	4b11      	ldr	r3, [pc, #68]	@ (8001054 <_sbrk+0x64>)
 800100e:	4a12      	ldr	r2, [pc, #72]	@ (8001058 <_sbrk+0x68>)
 8001010:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001012:	4b10      	ldr	r3, [pc, #64]	@ (8001054 <_sbrk+0x64>)
 8001014:	681a      	ldr	r2, [r3, #0]
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	4413      	add	r3, r2
 800101a:	693a      	ldr	r2, [r7, #16]
 800101c:	429a      	cmp	r2, r3
 800101e:	d207      	bcs.n	8001030 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001020:	f003 fcac 	bl	800497c <__errno>
 8001024:	4603      	mov	r3, r0
 8001026:	220c      	movs	r2, #12
 8001028:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800102a:	f04f 33ff 	mov.w	r3, #4294967295
 800102e:	e009      	b.n	8001044 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001030:	4b08      	ldr	r3, [pc, #32]	@ (8001054 <_sbrk+0x64>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001036:	4b07      	ldr	r3, [pc, #28]	@ (8001054 <_sbrk+0x64>)
 8001038:	681a      	ldr	r2, [r3, #0]
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	4413      	add	r3, r2
 800103e:	4a05      	ldr	r2, [pc, #20]	@ (8001054 <_sbrk+0x64>)
 8001040:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001042:	68fb      	ldr	r3, [r7, #12]
}
 8001044:	4618      	mov	r0, r3
 8001046:	3718      	adds	r7, #24
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	20005000 	.word	0x20005000
 8001050:	00000400 	.word	0x00000400
 8001054:	200001f8 	.word	0x200001f8
 8001058:	200003e0 	.word	0x200003e0

0800105c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001060:	bf00      	nop
 8001062:	46bd      	mov	sp, r7
 8001064:	bc80      	pop	{r7}
 8001066:	4770      	bx	lr

08001068 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b08a      	sub	sp, #40	@ 0x28
 800106c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800106e:	f107 0318 	add.w	r3, r7, #24
 8001072:	2200      	movs	r2, #0
 8001074:	601a      	str	r2, [r3, #0]
 8001076:	605a      	str	r2, [r3, #4]
 8001078:	609a      	str	r2, [r3, #8]
 800107a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800107c:	f107 0310 	add.w	r3, r7, #16
 8001080:	2200      	movs	r2, #0
 8001082:	601a      	str	r2, [r3, #0]
 8001084:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001086:	463b      	mov	r3, r7
 8001088:	2200      	movs	r2, #0
 800108a:	601a      	str	r2, [r3, #0]
 800108c:	605a      	str	r2, [r3, #4]
 800108e:	609a      	str	r2, [r3, #8]
 8001090:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001092:	4b2c      	ldr	r3, [pc, #176]	@ (8001144 <MX_TIM2_Init+0xdc>)
 8001094:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001098:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72 - 1;
 800109a:	4b2a      	ldr	r3, [pc, #168]	@ (8001144 <MX_TIM2_Init+0xdc>)
 800109c:	2247      	movs	r2, #71	@ 0x47
 800109e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010a0:	4b28      	ldr	r3, [pc, #160]	@ (8001144 <MX_TIM2_Init+0xdc>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80010a6:	4b27      	ldr	r3, [pc, #156]	@ (8001144 <MX_TIM2_Init+0xdc>)
 80010a8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80010ac:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010ae:	4b25      	ldr	r3, [pc, #148]	@ (8001144 <MX_TIM2_Init+0xdc>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010b4:	4b23      	ldr	r3, [pc, #140]	@ (8001144 <MX_TIM2_Init+0xdc>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80010ba:	4822      	ldr	r0, [pc, #136]	@ (8001144 <MX_TIM2_Init+0xdc>)
 80010bc:	f001 f922 	bl	8002304 <HAL_TIM_Base_Init>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 80010c6:	f7ff fe8e 	bl	8000de6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010ce:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80010d0:	f107 0318 	add.w	r3, r7, #24
 80010d4:	4619      	mov	r1, r3
 80010d6:	481b      	ldr	r0, [pc, #108]	@ (8001144 <MX_TIM2_Init+0xdc>)
 80010d8:	f001 fca6 	bl	8002a28 <HAL_TIM_ConfigClockSource>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80010e2:	f7ff fe80 	bl	8000de6 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80010e6:	4817      	ldr	r0, [pc, #92]	@ (8001144 <MX_TIM2_Init+0xdc>)
 80010e8:	f001 f9ae 	bl	8002448 <HAL_TIM_IC_Init>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80010f2:	f7ff fe78 	bl	8000de6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010f6:	2300      	movs	r3, #0
 80010f8:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010fa:	2300      	movs	r3, #0
 80010fc:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010fe:	f107 0310 	add.w	r3, r7, #16
 8001102:	4619      	mov	r1, r3
 8001104:	480f      	ldr	r0, [pc, #60]	@ (8001144 <MX_TIM2_Init+0xdc>)
 8001106:	f001 ffed 	bl	80030e4 <HAL_TIMEx_MasterConfigSynchronization>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8001110:	f7ff fe69 	bl	8000de6 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001114:	2302      	movs	r3, #2
 8001116:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001118:	2301      	movs	r3, #1
 800111a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800111c:	2300      	movs	r3, #0
 800111e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001120:	2300      	movs	r3, #0
 8001122:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001124:	463b      	mov	r3, r7
 8001126:	2200      	movs	r2, #0
 8001128:	4619      	mov	r1, r3
 800112a:	4806      	ldr	r0, [pc, #24]	@ (8001144 <MX_TIM2_Init+0xdc>)
 800112c:	f001 fbe0 	bl	80028f0 <HAL_TIM_IC_ConfigChannel>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d001      	beq.n	800113a <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8001136:	f7ff fe56 	bl	8000de6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800113a:	bf00      	nop
 800113c:	3728      	adds	r7, #40	@ 0x28
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	200001fc 	.word	0x200001fc

08001148 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b08a      	sub	sp, #40	@ 0x28
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001150:	f107 0314 	add.w	r3, r7, #20
 8001154:	2200      	movs	r2, #0
 8001156:	601a      	str	r2, [r3, #0]
 8001158:	605a      	str	r2, [r3, #4]
 800115a:	609a      	str	r2, [r3, #8]
 800115c:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM2)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001166:	d13e      	bne.n	80011e6 <HAL_TIM_Base_MspInit+0x9e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001168:	4b21      	ldr	r3, [pc, #132]	@ (80011f0 <HAL_TIM_Base_MspInit+0xa8>)
 800116a:	69db      	ldr	r3, [r3, #28]
 800116c:	4a20      	ldr	r2, [pc, #128]	@ (80011f0 <HAL_TIM_Base_MspInit+0xa8>)
 800116e:	f043 0301 	orr.w	r3, r3, #1
 8001172:	61d3      	str	r3, [r2, #28]
 8001174:	4b1e      	ldr	r3, [pc, #120]	@ (80011f0 <HAL_TIM_Base_MspInit+0xa8>)
 8001176:	69db      	ldr	r3, [r3, #28]
 8001178:	f003 0301 	and.w	r3, r3, #1
 800117c:	613b      	str	r3, [r7, #16]
 800117e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001180:	4b1b      	ldr	r3, [pc, #108]	@ (80011f0 <HAL_TIM_Base_MspInit+0xa8>)
 8001182:	699b      	ldr	r3, [r3, #24]
 8001184:	4a1a      	ldr	r2, [pc, #104]	@ (80011f0 <HAL_TIM_Base_MspInit+0xa8>)
 8001186:	f043 0304 	orr.w	r3, r3, #4
 800118a:	6193      	str	r3, [r2, #24]
 800118c:	4b18      	ldr	r3, [pc, #96]	@ (80011f0 <HAL_TIM_Base_MspInit+0xa8>)
 800118e:	699b      	ldr	r3, [r3, #24]
 8001190:	f003 0304 	and.w	r3, r3, #4
 8001194:	60fb      	str	r3, [r7, #12]
 8001196:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = BUTTON0_Pin;
 8001198:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800119c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800119e:	2300      	movs	r3, #0
 80011a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011a2:	2301      	movs	r3, #1
 80011a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BUTTON0_GPIO_Port, &GPIO_InitStruct);
 80011a6:	f107 0314 	add.w	r3, r7, #20
 80011aa:	4619      	mov	r1, r3
 80011ac:	4811      	ldr	r0, [pc, #68]	@ (80011f4 <HAL_TIM_Base_MspInit+0xac>)
 80011ae:	f000 fafd 	bl	80017ac <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 80011b2:	4b11      	ldr	r3, [pc, #68]	@ (80011f8 <HAL_TIM_Base_MspInit+0xb0>)
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80011b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80011be:	627b      	str	r3, [r7, #36]	@ 0x24
 80011c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011c2:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80011c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80011c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80011d0:	4a09      	ldr	r2, [pc, #36]	@ (80011f8 <HAL_TIM_Base_MspInit+0xb0>)
 80011d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011d4:	6053      	str	r3, [r2, #4]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 80011d6:	2200      	movs	r2, #0
 80011d8:	2103      	movs	r1, #3
 80011da:	201c      	movs	r0, #28
 80011dc:	f000 f9fd 	bl	80015da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80011e0:	201c      	movs	r0, #28
 80011e2:	f000 fa16 	bl	8001612 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80011e6:	bf00      	nop
 80011e8:	3728      	adds	r7, #40	@ 0x28
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	40021000 	.word	0x40021000
 80011f4:	40010800 	.word	0x40010800
 80011f8:	40010000 	.word	0x40010000

080011fc <__io_putchar>:
/* USER CODE END Header */
/* Includes ------------------------------------------------------------------*/
#include "usart.h"

/* USER CODE BEGIN 0 */
int __io_putchar(int ch){
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *) &ch, 1, 1000);
 8001204:	1d39      	adds	r1, r7, #4
 8001206:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800120a:	2201      	movs	r2, #1
 800120c:	4803      	ldr	r0, [pc, #12]	@ (800121c <__io_putchar+0x20>)
 800120e:	f002 f829 	bl	8003264 <HAL_UART_Transmit>
	return ch;
 8001212:	687b      	ldr	r3, [r7, #4]
}
 8001214:	4618      	mov	r0, r3
 8001216:	3708      	adds	r7, #8
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	20000244 	.word	0x20000244

08001220 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001224:	4b11      	ldr	r3, [pc, #68]	@ (800126c <MX_USART1_UART_Init+0x4c>)
 8001226:	4a12      	ldr	r2, [pc, #72]	@ (8001270 <MX_USART1_UART_Init+0x50>)
 8001228:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800122a:	4b10      	ldr	r3, [pc, #64]	@ (800126c <MX_USART1_UART_Init+0x4c>)
 800122c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001230:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001232:	4b0e      	ldr	r3, [pc, #56]	@ (800126c <MX_USART1_UART_Init+0x4c>)
 8001234:	2200      	movs	r2, #0
 8001236:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001238:	4b0c      	ldr	r3, [pc, #48]	@ (800126c <MX_USART1_UART_Init+0x4c>)
 800123a:	2200      	movs	r2, #0
 800123c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800123e:	4b0b      	ldr	r3, [pc, #44]	@ (800126c <MX_USART1_UART_Init+0x4c>)
 8001240:	2200      	movs	r2, #0
 8001242:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001244:	4b09      	ldr	r3, [pc, #36]	@ (800126c <MX_USART1_UART_Init+0x4c>)
 8001246:	220c      	movs	r2, #12
 8001248:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800124a:	4b08      	ldr	r3, [pc, #32]	@ (800126c <MX_USART1_UART_Init+0x4c>)
 800124c:	2200      	movs	r2, #0
 800124e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001250:	4b06      	ldr	r3, [pc, #24]	@ (800126c <MX_USART1_UART_Init+0x4c>)
 8001252:	2200      	movs	r2, #0
 8001254:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001256:	4805      	ldr	r0, [pc, #20]	@ (800126c <MX_USART1_UART_Init+0x4c>)
 8001258:	f001 ffb4 	bl	80031c4 <HAL_UART_Init>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001262:	f7ff fdc0 	bl	8000de6 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001266:	bf00      	nop
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	20000244 	.word	0x20000244
 8001270:	40013800 	.word	0x40013800

08001274 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b088      	sub	sp, #32
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800127c:	f107 0310 	add.w	r3, r7, #16
 8001280:	2200      	movs	r2, #0
 8001282:	601a      	str	r2, [r3, #0]
 8001284:	605a      	str	r2, [r3, #4]
 8001286:	609a      	str	r2, [r3, #8]
 8001288:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4a20      	ldr	r2, [pc, #128]	@ (8001310 <HAL_UART_MspInit+0x9c>)
 8001290:	4293      	cmp	r3, r2
 8001292:	d139      	bne.n	8001308 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001294:	4b1f      	ldr	r3, [pc, #124]	@ (8001314 <HAL_UART_MspInit+0xa0>)
 8001296:	699b      	ldr	r3, [r3, #24]
 8001298:	4a1e      	ldr	r2, [pc, #120]	@ (8001314 <HAL_UART_MspInit+0xa0>)
 800129a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800129e:	6193      	str	r3, [r2, #24]
 80012a0:	4b1c      	ldr	r3, [pc, #112]	@ (8001314 <HAL_UART_MspInit+0xa0>)
 80012a2:	699b      	ldr	r3, [r3, #24]
 80012a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012a8:	60fb      	str	r3, [r7, #12]
 80012aa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ac:	4b19      	ldr	r3, [pc, #100]	@ (8001314 <HAL_UART_MspInit+0xa0>)
 80012ae:	699b      	ldr	r3, [r3, #24]
 80012b0:	4a18      	ldr	r2, [pc, #96]	@ (8001314 <HAL_UART_MspInit+0xa0>)
 80012b2:	f043 0304 	orr.w	r3, r3, #4
 80012b6:	6193      	str	r3, [r2, #24]
 80012b8:	4b16      	ldr	r3, [pc, #88]	@ (8001314 <HAL_UART_MspInit+0xa0>)
 80012ba:	699b      	ldr	r3, [r3, #24]
 80012bc:	f003 0304 	and.w	r3, r3, #4
 80012c0:	60bb      	str	r3, [r7, #8]
 80012c2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80012c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80012c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ca:	2302      	movs	r3, #2
 80012cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012ce:	2303      	movs	r3, #3
 80012d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d2:	f107 0310 	add.w	r3, r7, #16
 80012d6:	4619      	mov	r1, r3
 80012d8:	480f      	ldr	r0, [pc, #60]	@ (8001318 <HAL_UART_MspInit+0xa4>)
 80012da:	f000 fa67 	bl	80017ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80012de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012e4:	2300      	movs	r3, #0
 80012e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e8:	2300      	movs	r3, #0
 80012ea:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ec:	f107 0310 	add.w	r3, r7, #16
 80012f0:	4619      	mov	r1, r3
 80012f2:	4809      	ldr	r0, [pc, #36]	@ (8001318 <HAL_UART_MspInit+0xa4>)
 80012f4:	f000 fa5a 	bl	80017ac <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 80012f8:	2200      	movs	r2, #0
 80012fa:	2103      	movs	r1, #3
 80012fc:	2025      	movs	r0, #37	@ 0x25
 80012fe:	f000 f96c 	bl	80015da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001302:	2025      	movs	r0, #37	@ 0x25
 8001304:	f000 f985 	bl	8001612 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001308:	bf00      	nop
 800130a:	3720      	adds	r7, #32
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	40013800 	.word	0x40013800
 8001314:	40021000 	.word	0x40021000
 8001318:	40010800 	.word	0x40010800

0800131c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800131c:	f7ff fe9e 	bl	800105c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001320:	480b      	ldr	r0, [pc, #44]	@ (8001350 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001322:	490c      	ldr	r1, [pc, #48]	@ (8001354 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001324:	4a0c      	ldr	r2, [pc, #48]	@ (8001358 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001326:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001328:	e002      	b.n	8001330 <LoopCopyDataInit>

0800132a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800132a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800132c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800132e:	3304      	adds	r3, #4

08001330 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001330:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001332:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001334:	d3f9      	bcc.n	800132a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001336:	4a09      	ldr	r2, [pc, #36]	@ (800135c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001338:	4c09      	ldr	r4, [pc, #36]	@ (8001360 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800133a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800133c:	e001      	b.n	8001342 <LoopFillZerobss>

0800133e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800133e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001340:	3204      	adds	r2, #4

08001342 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001342:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001344:	d3fb      	bcc.n	800133e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001346:	f003 fb1f 	bl	8004988 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800134a:	f7ff fccf 	bl	8000cec <main>
  bx lr
 800134e:	4770      	bx	lr
  ldr r0, =_sdata
 8001350:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001354:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001358:	08006b10 	.word	0x08006b10
  ldr r2, =_sbss
 800135c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001360:	200003dc 	.word	0x200003dc

08001364 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001364:	e7fe      	b.n	8001364 <ADC1_2_IRQHandler>
	...

08001368 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800136c:	4b08      	ldr	r3, [pc, #32]	@ (8001390 <HAL_Init+0x28>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a07      	ldr	r2, [pc, #28]	@ (8001390 <HAL_Init+0x28>)
 8001372:	f043 0310 	orr.w	r3, r3, #16
 8001376:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001378:	2003      	movs	r0, #3
 800137a:	f000 f923 	bl	80015c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800137e:	200f      	movs	r0, #15
 8001380:	f000 f808 	bl	8001394 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001384:	f7ff fd36 	bl	8000df4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001388:	2300      	movs	r3, #0
}
 800138a:	4618      	mov	r0, r3
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	40022000 	.word	0x40022000

08001394 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800139c:	4b12      	ldr	r3, [pc, #72]	@ (80013e8 <HAL_InitTick+0x54>)
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	4b12      	ldr	r3, [pc, #72]	@ (80013ec <HAL_InitTick+0x58>)
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	4619      	mov	r1, r3
 80013a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80013ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80013b2:	4618      	mov	r0, r3
 80013b4:	f000 f93b 	bl	800162e <HAL_SYSTICK_Config>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013be:	2301      	movs	r3, #1
 80013c0:	e00e      	b.n	80013e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2b0f      	cmp	r3, #15
 80013c6:	d80a      	bhi.n	80013de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013c8:	2200      	movs	r2, #0
 80013ca:	6879      	ldr	r1, [r7, #4]
 80013cc:	f04f 30ff 	mov.w	r0, #4294967295
 80013d0:	f000 f903 	bl	80015da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013d4:	4a06      	ldr	r2, [pc, #24]	@ (80013f0 <HAL_InitTick+0x5c>)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013da:	2300      	movs	r3, #0
 80013dc:	e000      	b.n	80013e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80013de:	2301      	movs	r3, #1
}
 80013e0:	4618      	mov	r0, r3
 80013e2:	3708      	adds	r7, #8
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	20000000 	.word	0x20000000
 80013ec:	20000008 	.word	0x20000008
 80013f0:	20000004 	.word	0x20000004

080013f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013f8:	4b05      	ldr	r3, [pc, #20]	@ (8001410 <HAL_IncTick+0x1c>)
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	461a      	mov	r2, r3
 80013fe:	4b05      	ldr	r3, [pc, #20]	@ (8001414 <HAL_IncTick+0x20>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4413      	add	r3, r2
 8001404:	4a03      	ldr	r2, [pc, #12]	@ (8001414 <HAL_IncTick+0x20>)
 8001406:	6013      	str	r3, [r2, #0]
}
 8001408:	bf00      	nop
 800140a:	46bd      	mov	sp, r7
 800140c:	bc80      	pop	{r7}
 800140e:	4770      	bx	lr
 8001410:	20000008 	.word	0x20000008
 8001414:	2000028c 	.word	0x2000028c

08001418 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
  return uwTick;
 800141c:	4b02      	ldr	r3, [pc, #8]	@ (8001428 <HAL_GetTick+0x10>)
 800141e:	681b      	ldr	r3, [r3, #0]
}
 8001420:	4618      	mov	r0, r3
 8001422:	46bd      	mov	sp, r7
 8001424:	bc80      	pop	{r7}
 8001426:	4770      	bx	lr
 8001428:	2000028c 	.word	0x2000028c

0800142c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800142c:	b480      	push	{r7}
 800142e:	b085      	sub	sp, #20
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	f003 0307 	and.w	r3, r3, #7
 800143a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800143c:	4b0c      	ldr	r3, [pc, #48]	@ (8001470 <__NVIC_SetPriorityGrouping+0x44>)
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001442:	68ba      	ldr	r2, [r7, #8]
 8001444:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001448:	4013      	ands	r3, r2
 800144a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001450:	68bb      	ldr	r3, [r7, #8]
 8001452:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001454:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001458:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800145c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800145e:	4a04      	ldr	r2, [pc, #16]	@ (8001470 <__NVIC_SetPriorityGrouping+0x44>)
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	60d3      	str	r3, [r2, #12]
}
 8001464:	bf00      	nop
 8001466:	3714      	adds	r7, #20
 8001468:	46bd      	mov	sp, r7
 800146a:	bc80      	pop	{r7}
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop
 8001470:	e000ed00 	.word	0xe000ed00

08001474 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001478:	4b04      	ldr	r3, [pc, #16]	@ (800148c <__NVIC_GetPriorityGrouping+0x18>)
 800147a:	68db      	ldr	r3, [r3, #12]
 800147c:	0a1b      	lsrs	r3, r3, #8
 800147e:	f003 0307 	and.w	r3, r3, #7
}
 8001482:	4618      	mov	r0, r3
 8001484:	46bd      	mov	sp, r7
 8001486:	bc80      	pop	{r7}
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	e000ed00 	.word	0xe000ed00

08001490 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001490:	b480      	push	{r7}
 8001492:	b083      	sub	sp, #12
 8001494:	af00      	add	r7, sp, #0
 8001496:	4603      	mov	r3, r0
 8001498:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800149a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	db0b      	blt.n	80014ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014a2:	79fb      	ldrb	r3, [r7, #7]
 80014a4:	f003 021f 	and.w	r2, r3, #31
 80014a8:	4906      	ldr	r1, [pc, #24]	@ (80014c4 <__NVIC_EnableIRQ+0x34>)
 80014aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ae:	095b      	lsrs	r3, r3, #5
 80014b0:	2001      	movs	r0, #1
 80014b2:	fa00 f202 	lsl.w	r2, r0, r2
 80014b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80014ba:	bf00      	nop
 80014bc:	370c      	adds	r7, #12
 80014be:	46bd      	mov	sp, r7
 80014c0:	bc80      	pop	{r7}
 80014c2:	4770      	bx	lr
 80014c4:	e000e100 	.word	0xe000e100

080014c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	4603      	mov	r3, r0
 80014d0:	6039      	str	r1, [r7, #0]
 80014d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	db0a      	blt.n	80014f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	b2da      	uxtb	r2, r3
 80014e0:	490c      	ldr	r1, [pc, #48]	@ (8001514 <__NVIC_SetPriority+0x4c>)
 80014e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014e6:	0112      	lsls	r2, r2, #4
 80014e8:	b2d2      	uxtb	r2, r2
 80014ea:	440b      	add	r3, r1
 80014ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014f0:	e00a      	b.n	8001508 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	b2da      	uxtb	r2, r3
 80014f6:	4908      	ldr	r1, [pc, #32]	@ (8001518 <__NVIC_SetPriority+0x50>)
 80014f8:	79fb      	ldrb	r3, [r7, #7]
 80014fa:	f003 030f 	and.w	r3, r3, #15
 80014fe:	3b04      	subs	r3, #4
 8001500:	0112      	lsls	r2, r2, #4
 8001502:	b2d2      	uxtb	r2, r2
 8001504:	440b      	add	r3, r1
 8001506:	761a      	strb	r2, [r3, #24]
}
 8001508:	bf00      	nop
 800150a:	370c      	adds	r7, #12
 800150c:	46bd      	mov	sp, r7
 800150e:	bc80      	pop	{r7}
 8001510:	4770      	bx	lr
 8001512:	bf00      	nop
 8001514:	e000e100 	.word	0xe000e100
 8001518:	e000ed00 	.word	0xe000ed00

0800151c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800151c:	b480      	push	{r7}
 800151e:	b089      	sub	sp, #36	@ 0x24
 8001520:	af00      	add	r7, sp, #0
 8001522:	60f8      	str	r0, [r7, #12]
 8001524:	60b9      	str	r1, [r7, #8]
 8001526:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	f003 0307 	and.w	r3, r3, #7
 800152e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001530:	69fb      	ldr	r3, [r7, #28]
 8001532:	f1c3 0307 	rsb	r3, r3, #7
 8001536:	2b04      	cmp	r3, #4
 8001538:	bf28      	it	cs
 800153a:	2304      	movcs	r3, #4
 800153c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800153e:	69fb      	ldr	r3, [r7, #28]
 8001540:	3304      	adds	r3, #4
 8001542:	2b06      	cmp	r3, #6
 8001544:	d902      	bls.n	800154c <NVIC_EncodePriority+0x30>
 8001546:	69fb      	ldr	r3, [r7, #28]
 8001548:	3b03      	subs	r3, #3
 800154a:	e000      	b.n	800154e <NVIC_EncodePriority+0x32>
 800154c:	2300      	movs	r3, #0
 800154e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001550:	f04f 32ff 	mov.w	r2, #4294967295
 8001554:	69bb      	ldr	r3, [r7, #24]
 8001556:	fa02 f303 	lsl.w	r3, r2, r3
 800155a:	43da      	mvns	r2, r3
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	401a      	ands	r2, r3
 8001560:	697b      	ldr	r3, [r7, #20]
 8001562:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001564:	f04f 31ff 	mov.w	r1, #4294967295
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	fa01 f303 	lsl.w	r3, r1, r3
 800156e:	43d9      	mvns	r1, r3
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001574:	4313      	orrs	r3, r2
         );
}
 8001576:	4618      	mov	r0, r3
 8001578:	3724      	adds	r7, #36	@ 0x24
 800157a:	46bd      	mov	sp, r7
 800157c:	bc80      	pop	{r7}
 800157e:	4770      	bx	lr

08001580 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	3b01      	subs	r3, #1
 800158c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001590:	d301      	bcc.n	8001596 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001592:	2301      	movs	r3, #1
 8001594:	e00f      	b.n	80015b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001596:	4a0a      	ldr	r2, [pc, #40]	@ (80015c0 <SysTick_Config+0x40>)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	3b01      	subs	r3, #1
 800159c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800159e:	210f      	movs	r1, #15
 80015a0:	f04f 30ff 	mov.w	r0, #4294967295
 80015a4:	f7ff ff90 	bl	80014c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015a8:	4b05      	ldr	r3, [pc, #20]	@ (80015c0 <SysTick_Config+0x40>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015ae:	4b04      	ldr	r3, [pc, #16]	@ (80015c0 <SysTick_Config+0x40>)
 80015b0:	2207      	movs	r2, #7
 80015b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015b4:	2300      	movs	r3, #0
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3708      	adds	r7, #8
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	e000e010 	.word	0xe000e010

080015c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015cc:	6878      	ldr	r0, [r7, #4]
 80015ce:	f7ff ff2d 	bl	800142c <__NVIC_SetPriorityGrouping>
}
 80015d2:	bf00      	nop
 80015d4:	3708      	adds	r7, #8
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}

080015da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015da:	b580      	push	{r7, lr}
 80015dc:	b086      	sub	sp, #24
 80015de:	af00      	add	r7, sp, #0
 80015e0:	4603      	mov	r3, r0
 80015e2:	60b9      	str	r1, [r7, #8]
 80015e4:	607a      	str	r2, [r7, #4]
 80015e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015e8:	2300      	movs	r3, #0
 80015ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015ec:	f7ff ff42 	bl	8001474 <__NVIC_GetPriorityGrouping>
 80015f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015f2:	687a      	ldr	r2, [r7, #4]
 80015f4:	68b9      	ldr	r1, [r7, #8]
 80015f6:	6978      	ldr	r0, [r7, #20]
 80015f8:	f7ff ff90 	bl	800151c <NVIC_EncodePriority>
 80015fc:	4602      	mov	r2, r0
 80015fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001602:	4611      	mov	r1, r2
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff ff5f 	bl	80014c8 <__NVIC_SetPriority>
}
 800160a:	bf00      	nop
 800160c:	3718      	adds	r7, #24
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}

08001612 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001612:	b580      	push	{r7, lr}
 8001614:	b082      	sub	sp, #8
 8001616:	af00      	add	r7, sp, #0
 8001618:	4603      	mov	r3, r0
 800161a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800161c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001620:	4618      	mov	r0, r3
 8001622:	f7ff ff35 	bl	8001490 <__NVIC_EnableIRQ>
}
 8001626:	bf00      	nop
 8001628:	3708      	adds	r7, #8
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}

0800162e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800162e:	b580      	push	{r7, lr}
 8001630:	b082      	sub	sp, #8
 8001632:	af00      	add	r7, sp, #0
 8001634:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001636:	6878      	ldr	r0, [r7, #4]
 8001638:	f7ff ffa2 	bl	8001580 <SysTick_Config>
 800163c:	4603      	mov	r3, r0
}
 800163e:	4618      	mov	r0, r3
 8001640:	3708      	adds	r7, #8
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}

08001646 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001646:	b480      	push	{r7}
 8001648:	b085      	sub	sp, #20
 800164a:	af00      	add	r7, sp, #0
 800164c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800164e:	2300      	movs	r3, #0
 8001650:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001658:	b2db      	uxtb	r3, r3
 800165a:	2b02      	cmp	r3, #2
 800165c:	d008      	beq.n	8001670 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2204      	movs	r2, #4
 8001662:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2200      	movs	r2, #0
 8001668:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800166c:	2301      	movs	r3, #1
 800166e:	e020      	b.n	80016b2 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	681a      	ldr	r2, [r3, #0]
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f022 020e 	bic.w	r2, r2, #14
 800167e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	681a      	ldr	r2, [r3, #0]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f022 0201 	bic.w	r2, r2, #1
 800168e:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001698:	2101      	movs	r1, #1
 800169a:	fa01 f202 	lsl.w	r2, r1, r2
 800169e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2201      	movs	r2, #1
 80016a4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	2200      	movs	r2, #0
 80016ac:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80016b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	3714      	adds	r7, #20
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bc80      	pop	{r7}
 80016ba:	4770      	bx	lr

080016bc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80016bc:	b580      	push	{r7, lr}
 80016be:	b084      	sub	sp, #16
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80016c4:	2300      	movs	r3, #0
 80016c6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80016ce:	b2db      	uxtb	r3, r3
 80016d0:	2b02      	cmp	r3, #2
 80016d2:	d005      	beq.n	80016e0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2204      	movs	r2, #4
 80016d8:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80016da:	2301      	movs	r3, #1
 80016dc:	73fb      	strb	r3, [r7, #15]
 80016de:	e051      	b.n	8001784 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f022 020e 	bic.w	r2, r2, #14
 80016ee:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	681a      	ldr	r2, [r3, #0]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f022 0201 	bic.w	r2, r2, #1
 80016fe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a22      	ldr	r2, [pc, #136]	@ (8001790 <HAL_DMA_Abort_IT+0xd4>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d029      	beq.n	800175e <HAL_DMA_Abort_IT+0xa2>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4a21      	ldr	r2, [pc, #132]	@ (8001794 <HAL_DMA_Abort_IT+0xd8>)
 8001710:	4293      	cmp	r3, r2
 8001712:	d022      	beq.n	800175a <HAL_DMA_Abort_IT+0x9e>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a1f      	ldr	r2, [pc, #124]	@ (8001798 <HAL_DMA_Abort_IT+0xdc>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d01a      	beq.n	8001754 <HAL_DMA_Abort_IT+0x98>
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a1e      	ldr	r2, [pc, #120]	@ (800179c <HAL_DMA_Abort_IT+0xe0>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d012      	beq.n	800174e <HAL_DMA_Abort_IT+0x92>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a1c      	ldr	r2, [pc, #112]	@ (80017a0 <HAL_DMA_Abort_IT+0xe4>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d00a      	beq.n	8001748 <HAL_DMA_Abort_IT+0x8c>
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4a1b      	ldr	r2, [pc, #108]	@ (80017a4 <HAL_DMA_Abort_IT+0xe8>)
 8001738:	4293      	cmp	r3, r2
 800173a:	d102      	bne.n	8001742 <HAL_DMA_Abort_IT+0x86>
 800173c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001740:	e00e      	b.n	8001760 <HAL_DMA_Abort_IT+0xa4>
 8001742:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001746:	e00b      	b.n	8001760 <HAL_DMA_Abort_IT+0xa4>
 8001748:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800174c:	e008      	b.n	8001760 <HAL_DMA_Abort_IT+0xa4>
 800174e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001752:	e005      	b.n	8001760 <HAL_DMA_Abort_IT+0xa4>
 8001754:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001758:	e002      	b.n	8001760 <HAL_DMA_Abort_IT+0xa4>
 800175a:	2310      	movs	r3, #16
 800175c:	e000      	b.n	8001760 <HAL_DMA_Abort_IT+0xa4>
 800175e:	2301      	movs	r3, #1
 8001760:	4a11      	ldr	r2, [pc, #68]	@ (80017a8 <HAL_DMA_Abort_IT+0xec>)
 8001762:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2201      	movs	r2, #1
 8001768:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2200      	movs	r2, #0
 8001770:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001778:	2b00      	cmp	r3, #0
 800177a:	d003      	beq.n	8001784 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001780:	6878      	ldr	r0, [r7, #4]
 8001782:	4798      	blx	r3
    } 
  }
  return status;
 8001784:	7bfb      	ldrb	r3, [r7, #15]
}
 8001786:	4618      	mov	r0, r3
 8001788:	3710      	adds	r7, #16
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	40020008 	.word	0x40020008
 8001794:	4002001c 	.word	0x4002001c
 8001798:	40020030 	.word	0x40020030
 800179c:	40020044 	.word	0x40020044
 80017a0:	40020058 	.word	0x40020058
 80017a4:	4002006c 	.word	0x4002006c
 80017a8:	40020000 	.word	0x40020000

080017ac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b08b      	sub	sp, #44	@ 0x2c
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017b6:	2300      	movs	r3, #0
 80017b8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80017ba:	2300      	movs	r3, #0
 80017bc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017be:	e169      	b.n	8001a94 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80017c0:	2201      	movs	r2, #1
 80017c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017c4:	fa02 f303 	lsl.w	r3, r2, r3
 80017c8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	69fa      	ldr	r2, [r7, #28]
 80017d0:	4013      	ands	r3, r2
 80017d2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80017d4:	69ba      	ldr	r2, [r7, #24]
 80017d6:	69fb      	ldr	r3, [r7, #28]
 80017d8:	429a      	cmp	r2, r3
 80017da:	f040 8158 	bne.w	8001a8e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	4a9a      	ldr	r2, [pc, #616]	@ (8001a4c <HAL_GPIO_Init+0x2a0>)
 80017e4:	4293      	cmp	r3, r2
 80017e6:	d05e      	beq.n	80018a6 <HAL_GPIO_Init+0xfa>
 80017e8:	4a98      	ldr	r2, [pc, #608]	@ (8001a4c <HAL_GPIO_Init+0x2a0>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d875      	bhi.n	80018da <HAL_GPIO_Init+0x12e>
 80017ee:	4a98      	ldr	r2, [pc, #608]	@ (8001a50 <HAL_GPIO_Init+0x2a4>)
 80017f0:	4293      	cmp	r3, r2
 80017f2:	d058      	beq.n	80018a6 <HAL_GPIO_Init+0xfa>
 80017f4:	4a96      	ldr	r2, [pc, #600]	@ (8001a50 <HAL_GPIO_Init+0x2a4>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d86f      	bhi.n	80018da <HAL_GPIO_Init+0x12e>
 80017fa:	4a96      	ldr	r2, [pc, #600]	@ (8001a54 <HAL_GPIO_Init+0x2a8>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d052      	beq.n	80018a6 <HAL_GPIO_Init+0xfa>
 8001800:	4a94      	ldr	r2, [pc, #592]	@ (8001a54 <HAL_GPIO_Init+0x2a8>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d869      	bhi.n	80018da <HAL_GPIO_Init+0x12e>
 8001806:	4a94      	ldr	r2, [pc, #592]	@ (8001a58 <HAL_GPIO_Init+0x2ac>)
 8001808:	4293      	cmp	r3, r2
 800180a:	d04c      	beq.n	80018a6 <HAL_GPIO_Init+0xfa>
 800180c:	4a92      	ldr	r2, [pc, #584]	@ (8001a58 <HAL_GPIO_Init+0x2ac>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d863      	bhi.n	80018da <HAL_GPIO_Init+0x12e>
 8001812:	4a92      	ldr	r2, [pc, #584]	@ (8001a5c <HAL_GPIO_Init+0x2b0>)
 8001814:	4293      	cmp	r3, r2
 8001816:	d046      	beq.n	80018a6 <HAL_GPIO_Init+0xfa>
 8001818:	4a90      	ldr	r2, [pc, #576]	@ (8001a5c <HAL_GPIO_Init+0x2b0>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d85d      	bhi.n	80018da <HAL_GPIO_Init+0x12e>
 800181e:	2b12      	cmp	r3, #18
 8001820:	d82a      	bhi.n	8001878 <HAL_GPIO_Init+0xcc>
 8001822:	2b12      	cmp	r3, #18
 8001824:	d859      	bhi.n	80018da <HAL_GPIO_Init+0x12e>
 8001826:	a201      	add	r2, pc, #4	@ (adr r2, 800182c <HAL_GPIO_Init+0x80>)
 8001828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800182c:	080018a7 	.word	0x080018a7
 8001830:	08001881 	.word	0x08001881
 8001834:	08001893 	.word	0x08001893
 8001838:	080018d5 	.word	0x080018d5
 800183c:	080018db 	.word	0x080018db
 8001840:	080018db 	.word	0x080018db
 8001844:	080018db 	.word	0x080018db
 8001848:	080018db 	.word	0x080018db
 800184c:	080018db 	.word	0x080018db
 8001850:	080018db 	.word	0x080018db
 8001854:	080018db 	.word	0x080018db
 8001858:	080018db 	.word	0x080018db
 800185c:	080018db 	.word	0x080018db
 8001860:	080018db 	.word	0x080018db
 8001864:	080018db 	.word	0x080018db
 8001868:	080018db 	.word	0x080018db
 800186c:	080018db 	.word	0x080018db
 8001870:	08001889 	.word	0x08001889
 8001874:	0800189d 	.word	0x0800189d
 8001878:	4a79      	ldr	r2, [pc, #484]	@ (8001a60 <HAL_GPIO_Init+0x2b4>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d013      	beq.n	80018a6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800187e:	e02c      	b.n	80018da <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	68db      	ldr	r3, [r3, #12]
 8001884:	623b      	str	r3, [r7, #32]
          break;
 8001886:	e029      	b.n	80018dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	68db      	ldr	r3, [r3, #12]
 800188c:	3304      	adds	r3, #4
 800188e:	623b      	str	r3, [r7, #32]
          break;
 8001890:	e024      	b.n	80018dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	68db      	ldr	r3, [r3, #12]
 8001896:	3308      	adds	r3, #8
 8001898:	623b      	str	r3, [r7, #32]
          break;
 800189a:	e01f      	b.n	80018dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	68db      	ldr	r3, [r3, #12]
 80018a0:	330c      	adds	r3, #12
 80018a2:	623b      	str	r3, [r7, #32]
          break;
 80018a4:	e01a      	b.n	80018dc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	689b      	ldr	r3, [r3, #8]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d102      	bne.n	80018b4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80018ae:	2304      	movs	r3, #4
 80018b0:	623b      	str	r3, [r7, #32]
          break;
 80018b2:	e013      	b.n	80018dc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	689b      	ldr	r3, [r3, #8]
 80018b8:	2b01      	cmp	r3, #1
 80018ba:	d105      	bne.n	80018c8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018bc:	2308      	movs	r3, #8
 80018be:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	69fa      	ldr	r2, [r7, #28]
 80018c4:	611a      	str	r2, [r3, #16]
          break;
 80018c6:	e009      	b.n	80018dc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018c8:	2308      	movs	r3, #8
 80018ca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	69fa      	ldr	r2, [r7, #28]
 80018d0:	615a      	str	r2, [r3, #20]
          break;
 80018d2:	e003      	b.n	80018dc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80018d4:	2300      	movs	r3, #0
 80018d6:	623b      	str	r3, [r7, #32]
          break;
 80018d8:	e000      	b.n	80018dc <HAL_GPIO_Init+0x130>
          break;
 80018da:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80018dc:	69bb      	ldr	r3, [r7, #24]
 80018de:	2bff      	cmp	r3, #255	@ 0xff
 80018e0:	d801      	bhi.n	80018e6 <HAL_GPIO_Init+0x13a>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	e001      	b.n	80018ea <HAL_GPIO_Init+0x13e>
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	3304      	adds	r3, #4
 80018ea:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80018ec:	69bb      	ldr	r3, [r7, #24]
 80018ee:	2bff      	cmp	r3, #255	@ 0xff
 80018f0:	d802      	bhi.n	80018f8 <HAL_GPIO_Init+0x14c>
 80018f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018f4:	009b      	lsls	r3, r3, #2
 80018f6:	e002      	b.n	80018fe <HAL_GPIO_Init+0x152>
 80018f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018fa:	3b08      	subs	r3, #8
 80018fc:	009b      	lsls	r3, r3, #2
 80018fe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	210f      	movs	r1, #15
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	fa01 f303 	lsl.w	r3, r1, r3
 800190c:	43db      	mvns	r3, r3
 800190e:	401a      	ands	r2, r3
 8001910:	6a39      	ldr	r1, [r7, #32]
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	fa01 f303 	lsl.w	r3, r1, r3
 8001918:	431a      	orrs	r2, r3
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001926:	2b00      	cmp	r3, #0
 8001928:	f000 80b1 	beq.w	8001a8e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800192c:	4b4d      	ldr	r3, [pc, #308]	@ (8001a64 <HAL_GPIO_Init+0x2b8>)
 800192e:	699b      	ldr	r3, [r3, #24]
 8001930:	4a4c      	ldr	r2, [pc, #304]	@ (8001a64 <HAL_GPIO_Init+0x2b8>)
 8001932:	f043 0301 	orr.w	r3, r3, #1
 8001936:	6193      	str	r3, [r2, #24]
 8001938:	4b4a      	ldr	r3, [pc, #296]	@ (8001a64 <HAL_GPIO_Init+0x2b8>)
 800193a:	699b      	ldr	r3, [r3, #24]
 800193c:	f003 0301 	and.w	r3, r3, #1
 8001940:	60bb      	str	r3, [r7, #8]
 8001942:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001944:	4a48      	ldr	r2, [pc, #288]	@ (8001a68 <HAL_GPIO_Init+0x2bc>)
 8001946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001948:	089b      	lsrs	r3, r3, #2
 800194a:	3302      	adds	r3, #2
 800194c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001950:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001954:	f003 0303 	and.w	r3, r3, #3
 8001958:	009b      	lsls	r3, r3, #2
 800195a:	220f      	movs	r2, #15
 800195c:	fa02 f303 	lsl.w	r3, r2, r3
 8001960:	43db      	mvns	r3, r3
 8001962:	68fa      	ldr	r2, [r7, #12]
 8001964:	4013      	ands	r3, r2
 8001966:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	4a40      	ldr	r2, [pc, #256]	@ (8001a6c <HAL_GPIO_Init+0x2c0>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d013      	beq.n	8001998 <HAL_GPIO_Init+0x1ec>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	4a3f      	ldr	r2, [pc, #252]	@ (8001a70 <HAL_GPIO_Init+0x2c4>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d00d      	beq.n	8001994 <HAL_GPIO_Init+0x1e8>
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	4a3e      	ldr	r2, [pc, #248]	@ (8001a74 <HAL_GPIO_Init+0x2c8>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d007      	beq.n	8001990 <HAL_GPIO_Init+0x1e4>
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	4a3d      	ldr	r2, [pc, #244]	@ (8001a78 <HAL_GPIO_Init+0x2cc>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d101      	bne.n	800198c <HAL_GPIO_Init+0x1e0>
 8001988:	2303      	movs	r3, #3
 800198a:	e006      	b.n	800199a <HAL_GPIO_Init+0x1ee>
 800198c:	2304      	movs	r3, #4
 800198e:	e004      	b.n	800199a <HAL_GPIO_Init+0x1ee>
 8001990:	2302      	movs	r3, #2
 8001992:	e002      	b.n	800199a <HAL_GPIO_Init+0x1ee>
 8001994:	2301      	movs	r3, #1
 8001996:	e000      	b.n	800199a <HAL_GPIO_Init+0x1ee>
 8001998:	2300      	movs	r3, #0
 800199a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800199c:	f002 0203 	and.w	r2, r2, #3
 80019a0:	0092      	lsls	r2, r2, #2
 80019a2:	4093      	lsls	r3, r2
 80019a4:	68fa      	ldr	r2, [r7, #12]
 80019a6:	4313      	orrs	r3, r2
 80019a8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80019aa:	492f      	ldr	r1, [pc, #188]	@ (8001a68 <HAL_GPIO_Init+0x2bc>)
 80019ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019ae:	089b      	lsrs	r3, r3, #2
 80019b0:	3302      	adds	r3, #2
 80019b2:	68fa      	ldr	r2, [r7, #12]
 80019b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d006      	beq.n	80019d2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80019c4:	4b2d      	ldr	r3, [pc, #180]	@ (8001a7c <HAL_GPIO_Init+0x2d0>)
 80019c6:	689a      	ldr	r2, [r3, #8]
 80019c8:	492c      	ldr	r1, [pc, #176]	@ (8001a7c <HAL_GPIO_Init+0x2d0>)
 80019ca:	69bb      	ldr	r3, [r7, #24]
 80019cc:	4313      	orrs	r3, r2
 80019ce:	608b      	str	r3, [r1, #8]
 80019d0:	e006      	b.n	80019e0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80019d2:	4b2a      	ldr	r3, [pc, #168]	@ (8001a7c <HAL_GPIO_Init+0x2d0>)
 80019d4:	689a      	ldr	r2, [r3, #8]
 80019d6:	69bb      	ldr	r3, [r7, #24]
 80019d8:	43db      	mvns	r3, r3
 80019da:	4928      	ldr	r1, [pc, #160]	@ (8001a7c <HAL_GPIO_Init+0x2d0>)
 80019dc:	4013      	ands	r3, r2
 80019de:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d006      	beq.n	80019fa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80019ec:	4b23      	ldr	r3, [pc, #140]	@ (8001a7c <HAL_GPIO_Init+0x2d0>)
 80019ee:	68da      	ldr	r2, [r3, #12]
 80019f0:	4922      	ldr	r1, [pc, #136]	@ (8001a7c <HAL_GPIO_Init+0x2d0>)
 80019f2:	69bb      	ldr	r3, [r7, #24]
 80019f4:	4313      	orrs	r3, r2
 80019f6:	60cb      	str	r3, [r1, #12]
 80019f8:	e006      	b.n	8001a08 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80019fa:	4b20      	ldr	r3, [pc, #128]	@ (8001a7c <HAL_GPIO_Init+0x2d0>)
 80019fc:	68da      	ldr	r2, [r3, #12]
 80019fe:	69bb      	ldr	r3, [r7, #24]
 8001a00:	43db      	mvns	r3, r3
 8001a02:	491e      	ldr	r1, [pc, #120]	@ (8001a7c <HAL_GPIO_Init+0x2d0>)
 8001a04:	4013      	ands	r3, r2
 8001a06:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d006      	beq.n	8001a22 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001a14:	4b19      	ldr	r3, [pc, #100]	@ (8001a7c <HAL_GPIO_Init+0x2d0>)
 8001a16:	685a      	ldr	r2, [r3, #4]
 8001a18:	4918      	ldr	r1, [pc, #96]	@ (8001a7c <HAL_GPIO_Init+0x2d0>)
 8001a1a:	69bb      	ldr	r3, [r7, #24]
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	604b      	str	r3, [r1, #4]
 8001a20:	e006      	b.n	8001a30 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a22:	4b16      	ldr	r3, [pc, #88]	@ (8001a7c <HAL_GPIO_Init+0x2d0>)
 8001a24:	685a      	ldr	r2, [r3, #4]
 8001a26:	69bb      	ldr	r3, [r7, #24]
 8001a28:	43db      	mvns	r3, r3
 8001a2a:	4914      	ldr	r1, [pc, #80]	@ (8001a7c <HAL_GPIO_Init+0x2d0>)
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d021      	beq.n	8001a80 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001a3c:	4b0f      	ldr	r3, [pc, #60]	@ (8001a7c <HAL_GPIO_Init+0x2d0>)
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	490e      	ldr	r1, [pc, #56]	@ (8001a7c <HAL_GPIO_Init+0x2d0>)
 8001a42:	69bb      	ldr	r3, [r7, #24]
 8001a44:	4313      	orrs	r3, r2
 8001a46:	600b      	str	r3, [r1, #0]
 8001a48:	e021      	b.n	8001a8e <HAL_GPIO_Init+0x2e2>
 8001a4a:	bf00      	nop
 8001a4c:	10320000 	.word	0x10320000
 8001a50:	10310000 	.word	0x10310000
 8001a54:	10220000 	.word	0x10220000
 8001a58:	10210000 	.word	0x10210000
 8001a5c:	10120000 	.word	0x10120000
 8001a60:	10110000 	.word	0x10110000
 8001a64:	40021000 	.word	0x40021000
 8001a68:	40010000 	.word	0x40010000
 8001a6c:	40010800 	.word	0x40010800
 8001a70:	40010c00 	.word	0x40010c00
 8001a74:	40011000 	.word	0x40011000
 8001a78:	40011400 	.word	0x40011400
 8001a7c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a80:	4b0b      	ldr	r3, [pc, #44]	@ (8001ab0 <HAL_GPIO_Init+0x304>)
 8001a82:	681a      	ldr	r2, [r3, #0]
 8001a84:	69bb      	ldr	r3, [r7, #24]
 8001a86:	43db      	mvns	r3, r3
 8001a88:	4909      	ldr	r1, [pc, #36]	@ (8001ab0 <HAL_GPIO_Init+0x304>)
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a90:	3301      	adds	r3, #1
 8001a92:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a9a:	fa22 f303 	lsr.w	r3, r2, r3
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	f47f ae8e 	bne.w	80017c0 <HAL_GPIO_Init+0x14>
  }
}
 8001aa4:	bf00      	nop
 8001aa6:	bf00      	nop
 8001aa8:	372c      	adds	r7, #44	@ 0x2c
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bc80      	pop	{r7}
 8001aae:	4770      	bx	lr
 8001ab0:	40010400 	.word	0x40010400

08001ab4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b083      	sub	sp, #12
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
 8001abc:	460b      	mov	r3, r1
 8001abe:	807b      	strh	r3, [r7, #2]
 8001ac0:	4613      	mov	r3, r2
 8001ac2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ac4:	787b      	ldrb	r3, [r7, #1]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d003      	beq.n	8001ad2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001aca:	887a      	ldrh	r2, [r7, #2]
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001ad0:	e003      	b.n	8001ada <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ad2:	887b      	ldrh	r3, [r7, #2]
 8001ad4:	041a      	lsls	r2, r3, #16
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	611a      	str	r2, [r3, #16]
}
 8001ada:	bf00      	nop
 8001adc:	370c      	adds	r7, #12
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bc80      	pop	{r7}
 8001ae2:	4770      	bx	lr

08001ae4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b086      	sub	sp, #24
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d101      	bne.n	8001af6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e272      	b.n	8001fdc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f003 0301 	and.w	r3, r3, #1
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	f000 8087 	beq.w	8001c12 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b04:	4b92      	ldr	r3, [pc, #584]	@ (8001d50 <HAL_RCC_OscConfig+0x26c>)
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	f003 030c 	and.w	r3, r3, #12
 8001b0c:	2b04      	cmp	r3, #4
 8001b0e:	d00c      	beq.n	8001b2a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b10:	4b8f      	ldr	r3, [pc, #572]	@ (8001d50 <HAL_RCC_OscConfig+0x26c>)
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	f003 030c 	and.w	r3, r3, #12
 8001b18:	2b08      	cmp	r3, #8
 8001b1a:	d112      	bne.n	8001b42 <HAL_RCC_OscConfig+0x5e>
 8001b1c:	4b8c      	ldr	r3, [pc, #560]	@ (8001d50 <HAL_RCC_OscConfig+0x26c>)
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b28:	d10b      	bne.n	8001b42 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b2a:	4b89      	ldr	r3, [pc, #548]	@ (8001d50 <HAL_RCC_OscConfig+0x26c>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d06c      	beq.n	8001c10 <HAL_RCC_OscConfig+0x12c>
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d168      	bne.n	8001c10 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e24c      	b.n	8001fdc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b4a:	d106      	bne.n	8001b5a <HAL_RCC_OscConfig+0x76>
 8001b4c:	4b80      	ldr	r3, [pc, #512]	@ (8001d50 <HAL_RCC_OscConfig+0x26c>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a7f      	ldr	r2, [pc, #508]	@ (8001d50 <HAL_RCC_OscConfig+0x26c>)
 8001b52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b56:	6013      	str	r3, [r2, #0]
 8001b58:	e02e      	b.n	8001bb8 <HAL_RCC_OscConfig+0xd4>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d10c      	bne.n	8001b7c <HAL_RCC_OscConfig+0x98>
 8001b62:	4b7b      	ldr	r3, [pc, #492]	@ (8001d50 <HAL_RCC_OscConfig+0x26c>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4a7a      	ldr	r2, [pc, #488]	@ (8001d50 <HAL_RCC_OscConfig+0x26c>)
 8001b68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b6c:	6013      	str	r3, [r2, #0]
 8001b6e:	4b78      	ldr	r3, [pc, #480]	@ (8001d50 <HAL_RCC_OscConfig+0x26c>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4a77      	ldr	r2, [pc, #476]	@ (8001d50 <HAL_RCC_OscConfig+0x26c>)
 8001b74:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b78:	6013      	str	r3, [r2, #0]
 8001b7a:	e01d      	b.n	8001bb8 <HAL_RCC_OscConfig+0xd4>
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001b84:	d10c      	bne.n	8001ba0 <HAL_RCC_OscConfig+0xbc>
 8001b86:	4b72      	ldr	r3, [pc, #456]	@ (8001d50 <HAL_RCC_OscConfig+0x26c>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a71      	ldr	r2, [pc, #452]	@ (8001d50 <HAL_RCC_OscConfig+0x26c>)
 8001b8c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b90:	6013      	str	r3, [r2, #0]
 8001b92:	4b6f      	ldr	r3, [pc, #444]	@ (8001d50 <HAL_RCC_OscConfig+0x26c>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a6e      	ldr	r2, [pc, #440]	@ (8001d50 <HAL_RCC_OscConfig+0x26c>)
 8001b98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b9c:	6013      	str	r3, [r2, #0]
 8001b9e:	e00b      	b.n	8001bb8 <HAL_RCC_OscConfig+0xd4>
 8001ba0:	4b6b      	ldr	r3, [pc, #428]	@ (8001d50 <HAL_RCC_OscConfig+0x26c>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a6a      	ldr	r2, [pc, #424]	@ (8001d50 <HAL_RCC_OscConfig+0x26c>)
 8001ba6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001baa:	6013      	str	r3, [r2, #0]
 8001bac:	4b68      	ldr	r3, [pc, #416]	@ (8001d50 <HAL_RCC_OscConfig+0x26c>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a67      	ldr	r2, [pc, #412]	@ (8001d50 <HAL_RCC_OscConfig+0x26c>)
 8001bb2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001bb6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d013      	beq.n	8001be8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bc0:	f7ff fc2a 	bl	8001418 <HAL_GetTick>
 8001bc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bc6:	e008      	b.n	8001bda <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bc8:	f7ff fc26 	bl	8001418 <HAL_GetTick>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	2b64      	cmp	r3, #100	@ 0x64
 8001bd4:	d901      	bls.n	8001bda <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	e200      	b.n	8001fdc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bda:	4b5d      	ldr	r3, [pc, #372]	@ (8001d50 <HAL_RCC_OscConfig+0x26c>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d0f0      	beq.n	8001bc8 <HAL_RCC_OscConfig+0xe4>
 8001be6:	e014      	b.n	8001c12 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001be8:	f7ff fc16 	bl	8001418 <HAL_GetTick>
 8001bec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bee:	e008      	b.n	8001c02 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bf0:	f7ff fc12 	bl	8001418 <HAL_GetTick>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	1ad3      	subs	r3, r2, r3
 8001bfa:	2b64      	cmp	r3, #100	@ 0x64
 8001bfc:	d901      	bls.n	8001c02 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	e1ec      	b.n	8001fdc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c02:	4b53      	ldr	r3, [pc, #332]	@ (8001d50 <HAL_RCC_OscConfig+0x26c>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d1f0      	bne.n	8001bf0 <HAL_RCC_OscConfig+0x10c>
 8001c0e:	e000      	b.n	8001c12 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f003 0302 	and.w	r3, r3, #2
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d063      	beq.n	8001ce6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c1e:	4b4c      	ldr	r3, [pc, #304]	@ (8001d50 <HAL_RCC_OscConfig+0x26c>)
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f003 030c 	and.w	r3, r3, #12
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d00b      	beq.n	8001c42 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c2a:	4b49      	ldr	r3, [pc, #292]	@ (8001d50 <HAL_RCC_OscConfig+0x26c>)
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	f003 030c 	and.w	r3, r3, #12
 8001c32:	2b08      	cmp	r3, #8
 8001c34:	d11c      	bne.n	8001c70 <HAL_RCC_OscConfig+0x18c>
 8001c36:	4b46      	ldr	r3, [pc, #280]	@ (8001d50 <HAL_RCC_OscConfig+0x26c>)
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d116      	bne.n	8001c70 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c42:	4b43      	ldr	r3, [pc, #268]	@ (8001d50 <HAL_RCC_OscConfig+0x26c>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f003 0302 	and.w	r3, r3, #2
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d005      	beq.n	8001c5a <HAL_RCC_OscConfig+0x176>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	691b      	ldr	r3, [r3, #16]
 8001c52:	2b01      	cmp	r3, #1
 8001c54:	d001      	beq.n	8001c5a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c56:	2301      	movs	r3, #1
 8001c58:	e1c0      	b.n	8001fdc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c5a:	4b3d      	ldr	r3, [pc, #244]	@ (8001d50 <HAL_RCC_OscConfig+0x26c>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	695b      	ldr	r3, [r3, #20]
 8001c66:	00db      	lsls	r3, r3, #3
 8001c68:	4939      	ldr	r1, [pc, #228]	@ (8001d50 <HAL_RCC_OscConfig+0x26c>)
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c6e:	e03a      	b.n	8001ce6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	691b      	ldr	r3, [r3, #16]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d020      	beq.n	8001cba <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c78:	4b36      	ldr	r3, [pc, #216]	@ (8001d54 <HAL_RCC_OscConfig+0x270>)
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c7e:	f7ff fbcb 	bl	8001418 <HAL_GetTick>
 8001c82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c84:	e008      	b.n	8001c98 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c86:	f7ff fbc7 	bl	8001418 <HAL_GetTick>
 8001c8a:	4602      	mov	r2, r0
 8001c8c:	693b      	ldr	r3, [r7, #16]
 8001c8e:	1ad3      	subs	r3, r2, r3
 8001c90:	2b02      	cmp	r3, #2
 8001c92:	d901      	bls.n	8001c98 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001c94:	2303      	movs	r3, #3
 8001c96:	e1a1      	b.n	8001fdc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c98:	4b2d      	ldr	r3, [pc, #180]	@ (8001d50 <HAL_RCC_OscConfig+0x26c>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f003 0302 	and.w	r3, r3, #2
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d0f0      	beq.n	8001c86 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ca4:	4b2a      	ldr	r3, [pc, #168]	@ (8001d50 <HAL_RCC_OscConfig+0x26c>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	695b      	ldr	r3, [r3, #20]
 8001cb0:	00db      	lsls	r3, r3, #3
 8001cb2:	4927      	ldr	r1, [pc, #156]	@ (8001d50 <HAL_RCC_OscConfig+0x26c>)
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	600b      	str	r3, [r1, #0]
 8001cb8:	e015      	b.n	8001ce6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cba:	4b26      	ldr	r3, [pc, #152]	@ (8001d54 <HAL_RCC_OscConfig+0x270>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cc0:	f7ff fbaa 	bl	8001418 <HAL_GetTick>
 8001cc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cc6:	e008      	b.n	8001cda <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cc8:	f7ff fba6 	bl	8001418 <HAL_GetTick>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	693b      	ldr	r3, [r7, #16]
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	2b02      	cmp	r3, #2
 8001cd4:	d901      	bls.n	8001cda <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001cd6:	2303      	movs	r3, #3
 8001cd8:	e180      	b.n	8001fdc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cda:	4b1d      	ldr	r3, [pc, #116]	@ (8001d50 <HAL_RCC_OscConfig+0x26c>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 0302 	and.w	r3, r3, #2
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d1f0      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f003 0308 	and.w	r3, r3, #8
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d03a      	beq.n	8001d68 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	699b      	ldr	r3, [r3, #24]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d019      	beq.n	8001d2e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cfa:	4b17      	ldr	r3, [pc, #92]	@ (8001d58 <HAL_RCC_OscConfig+0x274>)
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d00:	f7ff fb8a 	bl	8001418 <HAL_GetTick>
 8001d04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d06:	e008      	b.n	8001d1a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d08:	f7ff fb86 	bl	8001418 <HAL_GetTick>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	693b      	ldr	r3, [r7, #16]
 8001d10:	1ad3      	subs	r3, r2, r3
 8001d12:	2b02      	cmp	r3, #2
 8001d14:	d901      	bls.n	8001d1a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d16:	2303      	movs	r3, #3
 8001d18:	e160      	b.n	8001fdc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d1a:	4b0d      	ldr	r3, [pc, #52]	@ (8001d50 <HAL_RCC_OscConfig+0x26c>)
 8001d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d1e:	f003 0302 	and.w	r3, r3, #2
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d0f0      	beq.n	8001d08 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d26:	2001      	movs	r0, #1
 8001d28:	f000 face 	bl	80022c8 <RCC_Delay>
 8001d2c:	e01c      	b.n	8001d68 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d2e:	4b0a      	ldr	r3, [pc, #40]	@ (8001d58 <HAL_RCC_OscConfig+0x274>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d34:	f7ff fb70 	bl	8001418 <HAL_GetTick>
 8001d38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d3a:	e00f      	b.n	8001d5c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d3c:	f7ff fb6c 	bl	8001418 <HAL_GetTick>
 8001d40:	4602      	mov	r2, r0
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	1ad3      	subs	r3, r2, r3
 8001d46:	2b02      	cmp	r3, #2
 8001d48:	d908      	bls.n	8001d5c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d4a:	2303      	movs	r3, #3
 8001d4c:	e146      	b.n	8001fdc <HAL_RCC_OscConfig+0x4f8>
 8001d4e:	bf00      	nop
 8001d50:	40021000 	.word	0x40021000
 8001d54:	42420000 	.word	0x42420000
 8001d58:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d5c:	4b92      	ldr	r3, [pc, #584]	@ (8001fa8 <HAL_RCC_OscConfig+0x4c4>)
 8001d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d60:	f003 0302 	and.w	r3, r3, #2
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d1e9      	bne.n	8001d3c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f003 0304 	and.w	r3, r3, #4
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	f000 80a6 	beq.w	8001ec2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d76:	2300      	movs	r3, #0
 8001d78:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d7a:	4b8b      	ldr	r3, [pc, #556]	@ (8001fa8 <HAL_RCC_OscConfig+0x4c4>)
 8001d7c:	69db      	ldr	r3, [r3, #28]
 8001d7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d10d      	bne.n	8001da2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d86:	4b88      	ldr	r3, [pc, #544]	@ (8001fa8 <HAL_RCC_OscConfig+0x4c4>)
 8001d88:	69db      	ldr	r3, [r3, #28]
 8001d8a:	4a87      	ldr	r2, [pc, #540]	@ (8001fa8 <HAL_RCC_OscConfig+0x4c4>)
 8001d8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d90:	61d3      	str	r3, [r2, #28]
 8001d92:	4b85      	ldr	r3, [pc, #532]	@ (8001fa8 <HAL_RCC_OscConfig+0x4c4>)
 8001d94:	69db      	ldr	r3, [r3, #28]
 8001d96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d9a:	60bb      	str	r3, [r7, #8]
 8001d9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001da2:	4b82      	ldr	r3, [pc, #520]	@ (8001fac <HAL_RCC_OscConfig+0x4c8>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d118      	bne.n	8001de0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dae:	4b7f      	ldr	r3, [pc, #508]	@ (8001fac <HAL_RCC_OscConfig+0x4c8>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a7e      	ldr	r2, [pc, #504]	@ (8001fac <HAL_RCC_OscConfig+0x4c8>)
 8001db4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001db8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dba:	f7ff fb2d 	bl	8001418 <HAL_GetTick>
 8001dbe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dc0:	e008      	b.n	8001dd4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dc2:	f7ff fb29 	bl	8001418 <HAL_GetTick>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	1ad3      	subs	r3, r2, r3
 8001dcc:	2b64      	cmp	r3, #100	@ 0x64
 8001dce:	d901      	bls.n	8001dd4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	e103      	b.n	8001fdc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dd4:	4b75      	ldr	r3, [pc, #468]	@ (8001fac <HAL_RCC_OscConfig+0x4c8>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d0f0      	beq.n	8001dc2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d106      	bne.n	8001df6 <HAL_RCC_OscConfig+0x312>
 8001de8:	4b6f      	ldr	r3, [pc, #444]	@ (8001fa8 <HAL_RCC_OscConfig+0x4c4>)
 8001dea:	6a1b      	ldr	r3, [r3, #32]
 8001dec:	4a6e      	ldr	r2, [pc, #440]	@ (8001fa8 <HAL_RCC_OscConfig+0x4c4>)
 8001dee:	f043 0301 	orr.w	r3, r3, #1
 8001df2:	6213      	str	r3, [r2, #32]
 8001df4:	e02d      	b.n	8001e52 <HAL_RCC_OscConfig+0x36e>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	68db      	ldr	r3, [r3, #12]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d10c      	bne.n	8001e18 <HAL_RCC_OscConfig+0x334>
 8001dfe:	4b6a      	ldr	r3, [pc, #424]	@ (8001fa8 <HAL_RCC_OscConfig+0x4c4>)
 8001e00:	6a1b      	ldr	r3, [r3, #32]
 8001e02:	4a69      	ldr	r2, [pc, #420]	@ (8001fa8 <HAL_RCC_OscConfig+0x4c4>)
 8001e04:	f023 0301 	bic.w	r3, r3, #1
 8001e08:	6213      	str	r3, [r2, #32]
 8001e0a:	4b67      	ldr	r3, [pc, #412]	@ (8001fa8 <HAL_RCC_OscConfig+0x4c4>)
 8001e0c:	6a1b      	ldr	r3, [r3, #32]
 8001e0e:	4a66      	ldr	r2, [pc, #408]	@ (8001fa8 <HAL_RCC_OscConfig+0x4c4>)
 8001e10:	f023 0304 	bic.w	r3, r3, #4
 8001e14:	6213      	str	r3, [r2, #32]
 8001e16:	e01c      	b.n	8001e52 <HAL_RCC_OscConfig+0x36e>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	68db      	ldr	r3, [r3, #12]
 8001e1c:	2b05      	cmp	r3, #5
 8001e1e:	d10c      	bne.n	8001e3a <HAL_RCC_OscConfig+0x356>
 8001e20:	4b61      	ldr	r3, [pc, #388]	@ (8001fa8 <HAL_RCC_OscConfig+0x4c4>)
 8001e22:	6a1b      	ldr	r3, [r3, #32]
 8001e24:	4a60      	ldr	r2, [pc, #384]	@ (8001fa8 <HAL_RCC_OscConfig+0x4c4>)
 8001e26:	f043 0304 	orr.w	r3, r3, #4
 8001e2a:	6213      	str	r3, [r2, #32]
 8001e2c:	4b5e      	ldr	r3, [pc, #376]	@ (8001fa8 <HAL_RCC_OscConfig+0x4c4>)
 8001e2e:	6a1b      	ldr	r3, [r3, #32]
 8001e30:	4a5d      	ldr	r2, [pc, #372]	@ (8001fa8 <HAL_RCC_OscConfig+0x4c4>)
 8001e32:	f043 0301 	orr.w	r3, r3, #1
 8001e36:	6213      	str	r3, [r2, #32]
 8001e38:	e00b      	b.n	8001e52 <HAL_RCC_OscConfig+0x36e>
 8001e3a:	4b5b      	ldr	r3, [pc, #364]	@ (8001fa8 <HAL_RCC_OscConfig+0x4c4>)
 8001e3c:	6a1b      	ldr	r3, [r3, #32]
 8001e3e:	4a5a      	ldr	r2, [pc, #360]	@ (8001fa8 <HAL_RCC_OscConfig+0x4c4>)
 8001e40:	f023 0301 	bic.w	r3, r3, #1
 8001e44:	6213      	str	r3, [r2, #32]
 8001e46:	4b58      	ldr	r3, [pc, #352]	@ (8001fa8 <HAL_RCC_OscConfig+0x4c4>)
 8001e48:	6a1b      	ldr	r3, [r3, #32]
 8001e4a:	4a57      	ldr	r2, [pc, #348]	@ (8001fa8 <HAL_RCC_OscConfig+0x4c4>)
 8001e4c:	f023 0304 	bic.w	r3, r3, #4
 8001e50:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	68db      	ldr	r3, [r3, #12]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d015      	beq.n	8001e86 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e5a:	f7ff fadd 	bl	8001418 <HAL_GetTick>
 8001e5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e60:	e00a      	b.n	8001e78 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e62:	f7ff fad9 	bl	8001418 <HAL_GetTick>
 8001e66:	4602      	mov	r2, r0
 8001e68:	693b      	ldr	r3, [r7, #16]
 8001e6a:	1ad3      	subs	r3, r2, r3
 8001e6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d901      	bls.n	8001e78 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001e74:	2303      	movs	r3, #3
 8001e76:	e0b1      	b.n	8001fdc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e78:	4b4b      	ldr	r3, [pc, #300]	@ (8001fa8 <HAL_RCC_OscConfig+0x4c4>)
 8001e7a:	6a1b      	ldr	r3, [r3, #32]
 8001e7c:	f003 0302 	and.w	r3, r3, #2
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d0ee      	beq.n	8001e62 <HAL_RCC_OscConfig+0x37e>
 8001e84:	e014      	b.n	8001eb0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e86:	f7ff fac7 	bl	8001418 <HAL_GetTick>
 8001e8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e8c:	e00a      	b.n	8001ea4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e8e:	f7ff fac3 	bl	8001418 <HAL_GetTick>
 8001e92:	4602      	mov	r2, r0
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	1ad3      	subs	r3, r2, r3
 8001e98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d901      	bls.n	8001ea4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	e09b      	b.n	8001fdc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ea4:	4b40      	ldr	r3, [pc, #256]	@ (8001fa8 <HAL_RCC_OscConfig+0x4c4>)
 8001ea6:	6a1b      	ldr	r3, [r3, #32]
 8001ea8:	f003 0302 	and.w	r3, r3, #2
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d1ee      	bne.n	8001e8e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001eb0:	7dfb      	ldrb	r3, [r7, #23]
 8001eb2:	2b01      	cmp	r3, #1
 8001eb4:	d105      	bne.n	8001ec2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001eb6:	4b3c      	ldr	r3, [pc, #240]	@ (8001fa8 <HAL_RCC_OscConfig+0x4c4>)
 8001eb8:	69db      	ldr	r3, [r3, #28]
 8001eba:	4a3b      	ldr	r2, [pc, #236]	@ (8001fa8 <HAL_RCC_OscConfig+0x4c4>)
 8001ebc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ec0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	69db      	ldr	r3, [r3, #28]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	f000 8087 	beq.w	8001fda <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ecc:	4b36      	ldr	r3, [pc, #216]	@ (8001fa8 <HAL_RCC_OscConfig+0x4c4>)
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	f003 030c 	and.w	r3, r3, #12
 8001ed4:	2b08      	cmp	r3, #8
 8001ed6:	d061      	beq.n	8001f9c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	69db      	ldr	r3, [r3, #28]
 8001edc:	2b02      	cmp	r3, #2
 8001ede:	d146      	bne.n	8001f6e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ee0:	4b33      	ldr	r3, [pc, #204]	@ (8001fb0 <HAL_RCC_OscConfig+0x4cc>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee6:	f7ff fa97 	bl	8001418 <HAL_GetTick>
 8001eea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001eec:	e008      	b.n	8001f00 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001eee:	f7ff fa93 	bl	8001418 <HAL_GetTick>
 8001ef2:	4602      	mov	r2, r0
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	1ad3      	subs	r3, r2, r3
 8001ef8:	2b02      	cmp	r3, #2
 8001efa:	d901      	bls.n	8001f00 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001efc:	2303      	movs	r3, #3
 8001efe:	e06d      	b.n	8001fdc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f00:	4b29      	ldr	r3, [pc, #164]	@ (8001fa8 <HAL_RCC_OscConfig+0x4c4>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d1f0      	bne.n	8001eee <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6a1b      	ldr	r3, [r3, #32]
 8001f10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f14:	d108      	bne.n	8001f28 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f16:	4b24      	ldr	r3, [pc, #144]	@ (8001fa8 <HAL_RCC_OscConfig+0x4c4>)
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	689b      	ldr	r3, [r3, #8]
 8001f22:	4921      	ldr	r1, [pc, #132]	@ (8001fa8 <HAL_RCC_OscConfig+0x4c4>)
 8001f24:	4313      	orrs	r3, r2
 8001f26:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f28:	4b1f      	ldr	r3, [pc, #124]	@ (8001fa8 <HAL_RCC_OscConfig+0x4c4>)
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6a19      	ldr	r1, [r3, #32]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f38:	430b      	orrs	r3, r1
 8001f3a:	491b      	ldr	r1, [pc, #108]	@ (8001fa8 <HAL_RCC_OscConfig+0x4c4>)
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f40:	4b1b      	ldr	r3, [pc, #108]	@ (8001fb0 <HAL_RCC_OscConfig+0x4cc>)
 8001f42:	2201      	movs	r2, #1
 8001f44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f46:	f7ff fa67 	bl	8001418 <HAL_GetTick>
 8001f4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f4c:	e008      	b.n	8001f60 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f4e:	f7ff fa63 	bl	8001418 <HAL_GetTick>
 8001f52:	4602      	mov	r2, r0
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	1ad3      	subs	r3, r2, r3
 8001f58:	2b02      	cmp	r3, #2
 8001f5a:	d901      	bls.n	8001f60 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001f5c:	2303      	movs	r3, #3
 8001f5e:	e03d      	b.n	8001fdc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f60:	4b11      	ldr	r3, [pc, #68]	@ (8001fa8 <HAL_RCC_OscConfig+0x4c4>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d0f0      	beq.n	8001f4e <HAL_RCC_OscConfig+0x46a>
 8001f6c:	e035      	b.n	8001fda <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f6e:	4b10      	ldr	r3, [pc, #64]	@ (8001fb0 <HAL_RCC_OscConfig+0x4cc>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f74:	f7ff fa50 	bl	8001418 <HAL_GetTick>
 8001f78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f7a:	e008      	b.n	8001f8e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f7c:	f7ff fa4c 	bl	8001418 <HAL_GetTick>
 8001f80:	4602      	mov	r2, r0
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	2b02      	cmp	r3, #2
 8001f88:	d901      	bls.n	8001f8e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	e026      	b.n	8001fdc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f8e:	4b06      	ldr	r3, [pc, #24]	@ (8001fa8 <HAL_RCC_OscConfig+0x4c4>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d1f0      	bne.n	8001f7c <HAL_RCC_OscConfig+0x498>
 8001f9a:	e01e      	b.n	8001fda <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	69db      	ldr	r3, [r3, #28]
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d107      	bne.n	8001fb4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	e019      	b.n	8001fdc <HAL_RCC_OscConfig+0x4f8>
 8001fa8:	40021000 	.word	0x40021000
 8001fac:	40007000 	.word	0x40007000
 8001fb0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001fb4:	4b0b      	ldr	r3, [pc, #44]	@ (8001fe4 <HAL_RCC_OscConfig+0x500>)
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6a1b      	ldr	r3, [r3, #32]
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	d106      	bne.n	8001fd6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fd2:	429a      	cmp	r2, r3
 8001fd4:	d001      	beq.n	8001fda <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e000      	b.n	8001fdc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001fda:	2300      	movs	r3, #0
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3718      	adds	r7, #24
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	40021000 	.word	0x40021000

08001fe8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b084      	sub	sp, #16
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d101      	bne.n	8001ffc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e0d0      	b.n	800219e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ffc:	4b6a      	ldr	r3, [pc, #424]	@ (80021a8 <HAL_RCC_ClockConfig+0x1c0>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f003 0307 	and.w	r3, r3, #7
 8002004:	683a      	ldr	r2, [r7, #0]
 8002006:	429a      	cmp	r2, r3
 8002008:	d910      	bls.n	800202c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800200a:	4b67      	ldr	r3, [pc, #412]	@ (80021a8 <HAL_RCC_ClockConfig+0x1c0>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f023 0207 	bic.w	r2, r3, #7
 8002012:	4965      	ldr	r1, [pc, #404]	@ (80021a8 <HAL_RCC_ClockConfig+0x1c0>)
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	4313      	orrs	r3, r2
 8002018:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800201a:	4b63      	ldr	r3, [pc, #396]	@ (80021a8 <HAL_RCC_ClockConfig+0x1c0>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f003 0307 	and.w	r3, r3, #7
 8002022:	683a      	ldr	r2, [r7, #0]
 8002024:	429a      	cmp	r2, r3
 8002026:	d001      	beq.n	800202c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002028:	2301      	movs	r3, #1
 800202a:	e0b8      	b.n	800219e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f003 0302 	and.w	r3, r3, #2
 8002034:	2b00      	cmp	r3, #0
 8002036:	d020      	beq.n	800207a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f003 0304 	and.w	r3, r3, #4
 8002040:	2b00      	cmp	r3, #0
 8002042:	d005      	beq.n	8002050 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002044:	4b59      	ldr	r3, [pc, #356]	@ (80021ac <HAL_RCC_ClockConfig+0x1c4>)
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	4a58      	ldr	r2, [pc, #352]	@ (80021ac <HAL_RCC_ClockConfig+0x1c4>)
 800204a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800204e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f003 0308 	and.w	r3, r3, #8
 8002058:	2b00      	cmp	r3, #0
 800205a:	d005      	beq.n	8002068 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800205c:	4b53      	ldr	r3, [pc, #332]	@ (80021ac <HAL_RCC_ClockConfig+0x1c4>)
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	4a52      	ldr	r2, [pc, #328]	@ (80021ac <HAL_RCC_ClockConfig+0x1c4>)
 8002062:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002066:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002068:	4b50      	ldr	r3, [pc, #320]	@ (80021ac <HAL_RCC_ClockConfig+0x1c4>)
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	494d      	ldr	r1, [pc, #308]	@ (80021ac <HAL_RCC_ClockConfig+0x1c4>)
 8002076:	4313      	orrs	r3, r2
 8002078:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f003 0301 	and.w	r3, r3, #1
 8002082:	2b00      	cmp	r3, #0
 8002084:	d040      	beq.n	8002108 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	2b01      	cmp	r3, #1
 800208c:	d107      	bne.n	800209e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800208e:	4b47      	ldr	r3, [pc, #284]	@ (80021ac <HAL_RCC_ClockConfig+0x1c4>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002096:	2b00      	cmp	r3, #0
 8002098:	d115      	bne.n	80020c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800209a:	2301      	movs	r3, #1
 800209c:	e07f      	b.n	800219e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	2b02      	cmp	r3, #2
 80020a4:	d107      	bne.n	80020b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020a6:	4b41      	ldr	r3, [pc, #260]	@ (80021ac <HAL_RCC_ClockConfig+0x1c4>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d109      	bne.n	80020c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	e073      	b.n	800219e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020b6:	4b3d      	ldr	r3, [pc, #244]	@ (80021ac <HAL_RCC_ClockConfig+0x1c4>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f003 0302 	and.w	r3, r3, #2
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d101      	bne.n	80020c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	e06b      	b.n	800219e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020c6:	4b39      	ldr	r3, [pc, #228]	@ (80021ac <HAL_RCC_ClockConfig+0x1c4>)
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	f023 0203 	bic.w	r2, r3, #3
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	4936      	ldr	r1, [pc, #216]	@ (80021ac <HAL_RCC_ClockConfig+0x1c4>)
 80020d4:	4313      	orrs	r3, r2
 80020d6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020d8:	f7ff f99e 	bl	8001418 <HAL_GetTick>
 80020dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020de:	e00a      	b.n	80020f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020e0:	f7ff f99a 	bl	8001418 <HAL_GetTick>
 80020e4:	4602      	mov	r2, r0
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d901      	bls.n	80020f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80020f2:	2303      	movs	r3, #3
 80020f4:	e053      	b.n	800219e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020f6:	4b2d      	ldr	r3, [pc, #180]	@ (80021ac <HAL_RCC_ClockConfig+0x1c4>)
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f003 020c 	and.w	r2, r3, #12
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	009b      	lsls	r3, r3, #2
 8002104:	429a      	cmp	r2, r3
 8002106:	d1eb      	bne.n	80020e0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002108:	4b27      	ldr	r3, [pc, #156]	@ (80021a8 <HAL_RCC_ClockConfig+0x1c0>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f003 0307 	and.w	r3, r3, #7
 8002110:	683a      	ldr	r2, [r7, #0]
 8002112:	429a      	cmp	r2, r3
 8002114:	d210      	bcs.n	8002138 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002116:	4b24      	ldr	r3, [pc, #144]	@ (80021a8 <HAL_RCC_ClockConfig+0x1c0>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f023 0207 	bic.w	r2, r3, #7
 800211e:	4922      	ldr	r1, [pc, #136]	@ (80021a8 <HAL_RCC_ClockConfig+0x1c0>)
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	4313      	orrs	r3, r2
 8002124:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002126:	4b20      	ldr	r3, [pc, #128]	@ (80021a8 <HAL_RCC_ClockConfig+0x1c0>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 0307 	and.w	r3, r3, #7
 800212e:	683a      	ldr	r2, [r7, #0]
 8002130:	429a      	cmp	r2, r3
 8002132:	d001      	beq.n	8002138 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002134:	2301      	movs	r3, #1
 8002136:	e032      	b.n	800219e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 0304 	and.w	r3, r3, #4
 8002140:	2b00      	cmp	r3, #0
 8002142:	d008      	beq.n	8002156 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002144:	4b19      	ldr	r3, [pc, #100]	@ (80021ac <HAL_RCC_ClockConfig+0x1c4>)
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	68db      	ldr	r3, [r3, #12]
 8002150:	4916      	ldr	r1, [pc, #88]	@ (80021ac <HAL_RCC_ClockConfig+0x1c4>)
 8002152:	4313      	orrs	r3, r2
 8002154:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f003 0308 	and.w	r3, r3, #8
 800215e:	2b00      	cmp	r3, #0
 8002160:	d009      	beq.n	8002176 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002162:	4b12      	ldr	r3, [pc, #72]	@ (80021ac <HAL_RCC_ClockConfig+0x1c4>)
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	691b      	ldr	r3, [r3, #16]
 800216e:	00db      	lsls	r3, r3, #3
 8002170:	490e      	ldr	r1, [pc, #56]	@ (80021ac <HAL_RCC_ClockConfig+0x1c4>)
 8002172:	4313      	orrs	r3, r2
 8002174:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002176:	f000 f821 	bl	80021bc <HAL_RCC_GetSysClockFreq>
 800217a:	4602      	mov	r2, r0
 800217c:	4b0b      	ldr	r3, [pc, #44]	@ (80021ac <HAL_RCC_ClockConfig+0x1c4>)
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	091b      	lsrs	r3, r3, #4
 8002182:	f003 030f 	and.w	r3, r3, #15
 8002186:	490a      	ldr	r1, [pc, #40]	@ (80021b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002188:	5ccb      	ldrb	r3, [r1, r3]
 800218a:	fa22 f303 	lsr.w	r3, r2, r3
 800218e:	4a09      	ldr	r2, [pc, #36]	@ (80021b4 <HAL_RCC_ClockConfig+0x1cc>)
 8002190:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002192:	4b09      	ldr	r3, [pc, #36]	@ (80021b8 <HAL_RCC_ClockConfig+0x1d0>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4618      	mov	r0, r3
 8002198:	f7ff f8fc 	bl	8001394 <HAL_InitTick>

  return HAL_OK;
 800219c:	2300      	movs	r3, #0
}
 800219e:	4618      	mov	r0, r3
 80021a0:	3710      	adds	r7, #16
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	40022000 	.word	0x40022000
 80021ac:	40021000 	.word	0x40021000
 80021b0:	08006764 	.word	0x08006764
 80021b4:	20000000 	.word	0x20000000
 80021b8:	20000004 	.word	0x20000004

080021bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	b087      	sub	sp, #28
 80021c0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80021c2:	2300      	movs	r3, #0
 80021c4:	60fb      	str	r3, [r7, #12]
 80021c6:	2300      	movs	r3, #0
 80021c8:	60bb      	str	r3, [r7, #8]
 80021ca:	2300      	movs	r3, #0
 80021cc:	617b      	str	r3, [r7, #20]
 80021ce:	2300      	movs	r3, #0
 80021d0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80021d2:	2300      	movs	r3, #0
 80021d4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80021d6:	4b1e      	ldr	r3, [pc, #120]	@ (8002250 <HAL_RCC_GetSysClockFreq+0x94>)
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	f003 030c 	and.w	r3, r3, #12
 80021e2:	2b04      	cmp	r3, #4
 80021e4:	d002      	beq.n	80021ec <HAL_RCC_GetSysClockFreq+0x30>
 80021e6:	2b08      	cmp	r3, #8
 80021e8:	d003      	beq.n	80021f2 <HAL_RCC_GetSysClockFreq+0x36>
 80021ea:	e027      	b.n	800223c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80021ec:	4b19      	ldr	r3, [pc, #100]	@ (8002254 <HAL_RCC_GetSysClockFreq+0x98>)
 80021ee:	613b      	str	r3, [r7, #16]
      break;
 80021f0:	e027      	b.n	8002242 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	0c9b      	lsrs	r3, r3, #18
 80021f6:	f003 030f 	and.w	r3, r3, #15
 80021fa:	4a17      	ldr	r2, [pc, #92]	@ (8002258 <HAL_RCC_GetSysClockFreq+0x9c>)
 80021fc:	5cd3      	ldrb	r3, [r2, r3]
 80021fe:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002206:	2b00      	cmp	r3, #0
 8002208:	d010      	beq.n	800222c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800220a:	4b11      	ldr	r3, [pc, #68]	@ (8002250 <HAL_RCC_GetSysClockFreq+0x94>)
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	0c5b      	lsrs	r3, r3, #17
 8002210:	f003 0301 	and.w	r3, r3, #1
 8002214:	4a11      	ldr	r2, [pc, #68]	@ (800225c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002216:	5cd3      	ldrb	r3, [r2, r3]
 8002218:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	4a0d      	ldr	r2, [pc, #52]	@ (8002254 <HAL_RCC_GetSysClockFreq+0x98>)
 800221e:	fb03 f202 	mul.w	r2, r3, r2
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	fbb2 f3f3 	udiv	r3, r2, r3
 8002228:	617b      	str	r3, [r7, #20]
 800222a:	e004      	b.n	8002236 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	4a0c      	ldr	r2, [pc, #48]	@ (8002260 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002230:	fb02 f303 	mul.w	r3, r2, r3
 8002234:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	613b      	str	r3, [r7, #16]
      break;
 800223a:	e002      	b.n	8002242 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800223c:	4b05      	ldr	r3, [pc, #20]	@ (8002254 <HAL_RCC_GetSysClockFreq+0x98>)
 800223e:	613b      	str	r3, [r7, #16]
      break;
 8002240:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002242:	693b      	ldr	r3, [r7, #16]
}
 8002244:	4618      	mov	r0, r3
 8002246:	371c      	adds	r7, #28
 8002248:	46bd      	mov	sp, r7
 800224a:	bc80      	pop	{r7}
 800224c:	4770      	bx	lr
 800224e:	bf00      	nop
 8002250:	40021000 	.word	0x40021000
 8002254:	007a1200 	.word	0x007a1200
 8002258:	0800677c 	.word	0x0800677c
 800225c:	0800678c 	.word	0x0800678c
 8002260:	003d0900 	.word	0x003d0900

08002264 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002268:	4b02      	ldr	r3, [pc, #8]	@ (8002274 <HAL_RCC_GetHCLKFreq+0x10>)
 800226a:	681b      	ldr	r3, [r3, #0]
}
 800226c:	4618      	mov	r0, r3
 800226e:	46bd      	mov	sp, r7
 8002270:	bc80      	pop	{r7}
 8002272:	4770      	bx	lr
 8002274:	20000000 	.word	0x20000000

08002278 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800227c:	f7ff fff2 	bl	8002264 <HAL_RCC_GetHCLKFreq>
 8002280:	4602      	mov	r2, r0
 8002282:	4b05      	ldr	r3, [pc, #20]	@ (8002298 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	0a1b      	lsrs	r3, r3, #8
 8002288:	f003 0307 	and.w	r3, r3, #7
 800228c:	4903      	ldr	r1, [pc, #12]	@ (800229c <HAL_RCC_GetPCLK1Freq+0x24>)
 800228e:	5ccb      	ldrb	r3, [r1, r3]
 8002290:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002294:	4618      	mov	r0, r3
 8002296:	bd80      	pop	{r7, pc}
 8002298:	40021000 	.word	0x40021000
 800229c:	08006774 	.word	0x08006774

080022a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80022a4:	f7ff ffde 	bl	8002264 <HAL_RCC_GetHCLKFreq>
 80022a8:	4602      	mov	r2, r0
 80022aa:	4b05      	ldr	r3, [pc, #20]	@ (80022c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	0adb      	lsrs	r3, r3, #11
 80022b0:	f003 0307 	and.w	r3, r3, #7
 80022b4:	4903      	ldr	r1, [pc, #12]	@ (80022c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80022b6:	5ccb      	ldrb	r3, [r1, r3]
 80022b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022bc:	4618      	mov	r0, r3
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	40021000 	.word	0x40021000
 80022c4:	08006774 	.word	0x08006774

080022c8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b085      	sub	sp, #20
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80022d0:	4b0a      	ldr	r3, [pc, #40]	@ (80022fc <RCC_Delay+0x34>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a0a      	ldr	r2, [pc, #40]	@ (8002300 <RCC_Delay+0x38>)
 80022d6:	fba2 2303 	umull	r2, r3, r2, r3
 80022da:	0a5b      	lsrs	r3, r3, #9
 80022dc:	687a      	ldr	r2, [r7, #4]
 80022de:	fb02 f303 	mul.w	r3, r2, r3
 80022e2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80022e4:	bf00      	nop
  }
  while (Delay --);
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	1e5a      	subs	r2, r3, #1
 80022ea:	60fa      	str	r2, [r7, #12]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d1f9      	bne.n	80022e4 <RCC_Delay+0x1c>
}
 80022f0:	bf00      	nop
 80022f2:	bf00      	nop
 80022f4:	3714      	adds	r7, #20
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bc80      	pop	{r7}
 80022fa:	4770      	bx	lr
 80022fc:	20000000 	.word	0x20000000
 8002300:	10624dd3 	.word	0x10624dd3

08002304 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d101      	bne.n	8002316 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	e041      	b.n	800239a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800231c:	b2db      	uxtb	r3, r3
 800231e:	2b00      	cmp	r3, #0
 8002320:	d106      	bne.n	8002330 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2200      	movs	r2, #0
 8002326:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800232a:	6878      	ldr	r0, [r7, #4]
 800232c:	f7fe ff0c 	bl	8001148 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2202      	movs	r2, #2
 8002334:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	3304      	adds	r3, #4
 8002340:	4619      	mov	r1, r3
 8002342:	4610      	mov	r0, r2
 8002344:	f000 fc98 	bl	8002c78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2201      	movs	r2, #1
 800234c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2201      	movs	r2, #1
 8002354:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2201      	movs	r2, #1
 800235c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2201      	movs	r2, #1
 8002364:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2201      	movs	r2, #1
 800236c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2201      	movs	r2, #1
 8002374:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2201      	movs	r2, #1
 800237c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2201      	movs	r2, #1
 8002384:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2201      	movs	r2, #1
 800238c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2201      	movs	r2, #1
 8002394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002398:	2300      	movs	r3, #0
}
 800239a:	4618      	mov	r0, r3
 800239c:	3708      	adds	r7, #8
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
	...

080023a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b085      	sub	sp, #20
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	2b01      	cmp	r3, #1
 80023b6:	d001      	beq.n	80023bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80023b8:	2301      	movs	r3, #1
 80023ba:	e03a      	b.n	8002432 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2202      	movs	r2, #2
 80023c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	68da      	ldr	r2, [r3, #12]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f042 0201 	orr.w	r2, r2, #1
 80023d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a18      	ldr	r2, [pc, #96]	@ (800243c <HAL_TIM_Base_Start_IT+0x98>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d00e      	beq.n	80023fc <HAL_TIM_Base_Start_IT+0x58>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023e6:	d009      	beq.n	80023fc <HAL_TIM_Base_Start_IT+0x58>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a14      	ldr	r2, [pc, #80]	@ (8002440 <HAL_TIM_Base_Start_IT+0x9c>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d004      	beq.n	80023fc <HAL_TIM_Base_Start_IT+0x58>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a13      	ldr	r2, [pc, #76]	@ (8002444 <HAL_TIM_Base_Start_IT+0xa0>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d111      	bne.n	8002420 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	f003 0307 	and.w	r3, r3, #7
 8002406:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2b06      	cmp	r3, #6
 800240c:	d010      	beq.n	8002430 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f042 0201 	orr.w	r2, r2, #1
 800241c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800241e:	e007      	b.n	8002430 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f042 0201 	orr.w	r2, r2, #1
 800242e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002430:	2300      	movs	r3, #0
}
 8002432:	4618      	mov	r0, r3
 8002434:	3714      	adds	r7, #20
 8002436:	46bd      	mov	sp, r7
 8002438:	bc80      	pop	{r7}
 800243a:	4770      	bx	lr
 800243c:	40012c00 	.word	0x40012c00
 8002440:	40000400 	.word	0x40000400
 8002444:	40000800 	.word	0x40000800

08002448 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b082      	sub	sp, #8
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d101      	bne.n	800245a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e041      	b.n	80024de <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002460:	b2db      	uxtb	r3, r3
 8002462:	2b00      	cmp	r3, #0
 8002464:	d106      	bne.n	8002474 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2200      	movs	r2, #0
 800246a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	f000 f839 	bl	80024e6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2202      	movs	r2, #2
 8002478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	3304      	adds	r3, #4
 8002484:	4619      	mov	r1, r3
 8002486:	4610      	mov	r0, r2
 8002488:	f000 fbf6 	bl	8002c78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2201      	movs	r2, #1
 8002490:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2201      	movs	r2, #1
 8002498:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2201      	movs	r2, #1
 80024a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2201      	movs	r2, #1
 80024a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2201      	movs	r2, #1
 80024b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2201      	movs	r2, #1
 80024b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2201      	movs	r2, #1
 80024c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2201      	movs	r2, #1
 80024c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2201      	movs	r2, #1
 80024d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2201      	movs	r2, #1
 80024d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80024dc:	2300      	movs	r3, #0
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3708      	adds	r7, #8
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}

080024e6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80024e6:	b480      	push	{r7}
 80024e8:	b083      	sub	sp, #12
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80024ee:	bf00      	nop
 80024f0:	370c      	adds	r7, #12
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bc80      	pop	{r7}
 80024f6:	4770      	bx	lr

080024f8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b084      	sub	sp, #16
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
 8002500:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002502:	2300      	movs	r3, #0
 8002504:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d104      	bne.n	8002516 <HAL_TIM_IC_Start_IT+0x1e>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002512:	b2db      	uxtb	r3, r3
 8002514:	e013      	b.n	800253e <HAL_TIM_IC_Start_IT+0x46>
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	2b04      	cmp	r3, #4
 800251a:	d104      	bne.n	8002526 <HAL_TIM_IC_Start_IT+0x2e>
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002522:	b2db      	uxtb	r3, r3
 8002524:	e00b      	b.n	800253e <HAL_TIM_IC_Start_IT+0x46>
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	2b08      	cmp	r3, #8
 800252a:	d104      	bne.n	8002536 <HAL_TIM_IC_Start_IT+0x3e>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002532:	b2db      	uxtb	r3, r3
 8002534:	e003      	b.n	800253e <HAL_TIM_IC_Start_IT+0x46>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800253c:	b2db      	uxtb	r3, r3
 800253e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d104      	bne.n	8002550 <HAL_TIM_IC_Start_IT+0x58>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800254c:	b2db      	uxtb	r3, r3
 800254e:	e013      	b.n	8002578 <HAL_TIM_IC_Start_IT+0x80>
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	2b04      	cmp	r3, #4
 8002554:	d104      	bne.n	8002560 <HAL_TIM_IC_Start_IT+0x68>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800255c:	b2db      	uxtb	r3, r3
 800255e:	e00b      	b.n	8002578 <HAL_TIM_IC_Start_IT+0x80>
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	2b08      	cmp	r3, #8
 8002564:	d104      	bne.n	8002570 <HAL_TIM_IC_Start_IT+0x78>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800256c:	b2db      	uxtb	r3, r3
 800256e:	e003      	b.n	8002578 <HAL_TIM_IC_Start_IT+0x80>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002576:	b2db      	uxtb	r3, r3
 8002578:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800257a:	7bbb      	ldrb	r3, [r7, #14]
 800257c:	2b01      	cmp	r3, #1
 800257e:	d102      	bne.n	8002586 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002580:	7b7b      	ldrb	r3, [r7, #13]
 8002582:	2b01      	cmp	r3, #1
 8002584:	d001      	beq.n	800258a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e0b8      	b.n	80026fc <HAL_TIM_IC_Start_IT+0x204>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d104      	bne.n	800259a <HAL_TIM_IC_Start_IT+0xa2>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2202      	movs	r2, #2
 8002594:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002598:	e013      	b.n	80025c2 <HAL_TIM_IC_Start_IT+0xca>
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	2b04      	cmp	r3, #4
 800259e:	d104      	bne.n	80025aa <HAL_TIM_IC_Start_IT+0xb2>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2202      	movs	r2, #2
 80025a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80025a8:	e00b      	b.n	80025c2 <HAL_TIM_IC_Start_IT+0xca>
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	2b08      	cmp	r3, #8
 80025ae:	d104      	bne.n	80025ba <HAL_TIM_IC_Start_IT+0xc2>
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2202      	movs	r2, #2
 80025b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80025b8:	e003      	b.n	80025c2 <HAL_TIM_IC_Start_IT+0xca>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2202      	movs	r2, #2
 80025be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d104      	bne.n	80025d2 <HAL_TIM_IC_Start_IT+0xda>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2202      	movs	r2, #2
 80025cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80025d0:	e013      	b.n	80025fa <HAL_TIM_IC_Start_IT+0x102>
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	2b04      	cmp	r3, #4
 80025d6:	d104      	bne.n	80025e2 <HAL_TIM_IC_Start_IT+0xea>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2202      	movs	r2, #2
 80025dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80025e0:	e00b      	b.n	80025fa <HAL_TIM_IC_Start_IT+0x102>
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	2b08      	cmp	r3, #8
 80025e6:	d104      	bne.n	80025f2 <HAL_TIM_IC_Start_IT+0xfa>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2202      	movs	r2, #2
 80025ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80025f0:	e003      	b.n	80025fa <HAL_TIM_IC_Start_IT+0x102>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2202      	movs	r2, #2
 80025f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	2b0c      	cmp	r3, #12
 80025fe:	d841      	bhi.n	8002684 <HAL_TIM_IC_Start_IT+0x18c>
 8002600:	a201      	add	r2, pc, #4	@ (adr r2, 8002608 <HAL_TIM_IC_Start_IT+0x110>)
 8002602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002606:	bf00      	nop
 8002608:	0800263d 	.word	0x0800263d
 800260c:	08002685 	.word	0x08002685
 8002610:	08002685 	.word	0x08002685
 8002614:	08002685 	.word	0x08002685
 8002618:	0800264f 	.word	0x0800264f
 800261c:	08002685 	.word	0x08002685
 8002620:	08002685 	.word	0x08002685
 8002624:	08002685 	.word	0x08002685
 8002628:	08002661 	.word	0x08002661
 800262c:	08002685 	.word	0x08002685
 8002630:	08002685 	.word	0x08002685
 8002634:	08002685 	.word	0x08002685
 8002638:	08002673 	.word	0x08002673
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	68da      	ldr	r2, [r3, #12]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f042 0202 	orr.w	r2, r2, #2
 800264a:	60da      	str	r2, [r3, #12]
      break;
 800264c:	e01d      	b.n	800268a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	68da      	ldr	r2, [r3, #12]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f042 0204 	orr.w	r2, r2, #4
 800265c:	60da      	str	r2, [r3, #12]
      break;
 800265e:	e014      	b.n	800268a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	68da      	ldr	r2, [r3, #12]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f042 0208 	orr.w	r2, r2, #8
 800266e:	60da      	str	r2, [r3, #12]
      break;
 8002670:	e00b      	b.n	800268a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	68da      	ldr	r2, [r3, #12]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f042 0210 	orr.w	r2, r2, #16
 8002680:	60da      	str	r2, [r3, #12]
      break;
 8002682:	e002      	b.n	800268a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	73fb      	strb	r3, [r7, #15]
      break;
 8002688:	bf00      	nop
  }

  if (status == HAL_OK)
 800268a:	7bfb      	ldrb	r3, [r7, #15]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d134      	bne.n	80026fa <HAL_TIM_IC_Start_IT+0x202>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	2201      	movs	r2, #1
 8002696:	6839      	ldr	r1, [r7, #0]
 8002698:	4618      	mov	r0, r3
 800269a:	f000 fcfe 	bl	800309a <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a18      	ldr	r2, [pc, #96]	@ (8002704 <HAL_TIM_IC_Start_IT+0x20c>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d00e      	beq.n	80026c6 <HAL_TIM_IC_Start_IT+0x1ce>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026b0:	d009      	beq.n	80026c6 <HAL_TIM_IC_Start_IT+0x1ce>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4a14      	ldr	r2, [pc, #80]	@ (8002708 <HAL_TIM_IC_Start_IT+0x210>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d004      	beq.n	80026c6 <HAL_TIM_IC_Start_IT+0x1ce>
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a12      	ldr	r2, [pc, #72]	@ (800270c <HAL_TIM_IC_Start_IT+0x214>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d111      	bne.n	80026ea <HAL_TIM_IC_Start_IT+0x1f2>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	689b      	ldr	r3, [r3, #8]
 80026cc:	f003 0307 	and.w	r3, r3, #7
 80026d0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	2b06      	cmp	r3, #6
 80026d6:	d010      	beq.n	80026fa <HAL_TIM_IC_Start_IT+0x202>
      {
        __HAL_TIM_ENABLE(htim);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f042 0201 	orr.w	r2, r2, #1
 80026e6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026e8:	e007      	b.n	80026fa <HAL_TIM_IC_Start_IT+0x202>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f042 0201 	orr.w	r2, r2, #1
 80026f8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80026fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80026fc:	4618      	mov	r0, r3
 80026fe:	3710      	adds	r7, #16
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}
 8002704:	40012c00 	.word	0x40012c00
 8002708:	40000400 	.word	0x40000400
 800270c:	40000800 	.word	0x40000800

08002710 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b084      	sub	sp, #16
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	68db      	ldr	r3, [r3, #12]
 800271e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	691b      	ldr	r3, [r3, #16]
 8002726:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	f003 0302 	and.w	r3, r3, #2
 800272e:	2b00      	cmp	r3, #0
 8002730:	d020      	beq.n	8002774 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	f003 0302 	and.w	r3, r3, #2
 8002738:	2b00      	cmp	r3, #0
 800273a:	d01b      	beq.n	8002774 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f06f 0202 	mvn.w	r2, #2
 8002744:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2201      	movs	r2, #1
 800274a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	699b      	ldr	r3, [r3, #24]
 8002752:	f003 0303 	and.w	r3, r3, #3
 8002756:	2b00      	cmp	r3, #0
 8002758:	d003      	beq.n	8002762 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800275a:	6878      	ldr	r0, [r7, #4]
 800275c:	f7fe fa0c 	bl	8000b78 <HAL_TIM_IC_CaptureCallback>
 8002760:	e005      	b.n	800276e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002762:	6878      	ldr	r0, [r7, #4]
 8002764:	f000 fa6c 	bl	8002c40 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002768:	6878      	ldr	r0, [r7, #4]
 800276a:	f000 fa72 	bl	8002c52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2200      	movs	r2, #0
 8002772:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	f003 0304 	and.w	r3, r3, #4
 800277a:	2b00      	cmp	r3, #0
 800277c:	d020      	beq.n	80027c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	f003 0304 	and.w	r3, r3, #4
 8002784:	2b00      	cmp	r3, #0
 8002786:	d01b      	beq.n	80027c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f06f 0204 	mvn.w	r2, #4
 8002790:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2202      	movs	r2, #2
 8002796:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	699b      	ldr	r3, [r3, #24]
 800279e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d003      	beq.n	80027ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f7fe f9e6 	bl	8000b78 <HAL_TIM_IC_CaptureCallback>
 80027ac:	e005      	b.n	80027ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	f000 fa46 	bl	8002c40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027b4:	6878      	ldr	r0, [r7, #4]
 80027b6:	f000 fa4c 	bl	8002c52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	f003 0308 	and.w	r3, r3, #8
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d020      	beq.n	800280c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	f003 0308 	and.w	r3, r3, #8
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d01b      	beq.n	800280c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f06f 0208 	mvn.w	r2, #8
 80027dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2204      	movs	r2, #4
 80027e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	69db      	ldr	r3, [r3, #28]
 80027ea:	f003 0303 	and.w	r3, r3, #3
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d003      	beq.n	80027fa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027f2:	6878      	ldr	r0, [r7, #4]
 80027f4:	f7fe f9c0 	bl	8000b78 <HAL_TIM_IC_CaptureCallback>
 80027f8:	e005      	b.n	8002806 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	f000 fa20 	bl	8002c40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002800:	6878      	ldr	r0, [r7, #4]
 8002802:	f000 fa26 	bl	8002c52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2200      	movs	r2, #0
 800280a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	f003 0310 	and.w	r3, r3, #16
 8002812:	2b00      	cmp	r3, #0
 8002814:	d020      	beq.n	8002858 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	f003 0310 	and.w	r3, r3, #16
 800281c:	2b00      	cmp	r3, #0
 800281e:	d01b      	beq.n	8002858 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f06f 0210 	mvn.w	r2, #16
 8002828:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2208      	movs	r2, #8
 800282e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	69db      	ldr	r3, [r3, #28]
 8002836:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800283a:	2b00      	cmp	r3, #0
 800283c:	d003      	beq.n	8002846 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f7fe f99a 	bl	8000b78 <HAL_TIM_IC_CaptureCallback>
 8002844:	e005      	b.n	8002852 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002846:	6878      	ldr	r0, [r7, #4]
 8002848:	f000 f9fa 	bl	8002c40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800284c:	6878      	ldr	r0, [r7, #4]
 800284e:	f000 fa00 	bl	8002c52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2200      	movs	r2, #0
 8002856:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	f003 0301 	and.w	r3, r3, #1
 800285e:	2b00      	cmp	r3, #0
 8002860:	d00c      	beq.n	800287c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	f003 0301 	and.w	r3, r3, #1
 8002868:	2b00      	cmp	r3, #0
 800286a:	d007      	beq.n	800287c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f06f 0201 	mvn.w	r2, #1
 8002874:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f7fe f9f8 	bl	8000c6c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002882:	2b00      	cmp	r3, #0
 8002884:	d00c      	beq.n	80028a0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800288c:	2b00      	cmp	r3, #0
 800288e:	d007      	beq.n	80028a0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002898:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	f000 fc89 	bl	80031b2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d00c      	beq.n	80028c4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d007      	beq.n	80028c4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80028bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80028be:	6878      	ldr	r0, [r7, #4]
 80028c0:	f000 f9d0 	bl	8002c64 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	f003 0320 	and.w	r3, r3, #32
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d00c      	beq.n	80028e8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	f003 0320 	and.w	r3, r3, #32
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d007      	beq.n	80028e8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f06f 0220 	mvn.w	r2, #32
 80028e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80028e2:	6878      	ldr	r0, [r7, #4]
 80028e4:	f000 fc5c 	bl	80031a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80028e8:	bf00      	nop
 80028ea:	3710      	adds	r7, #16
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}

080028f0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b086      	sub	sp, #24
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	60f8      	str	r0, [r7, #12]
 80028f8:	60b9      	str	r1, [r7, #8]
 80028fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028fc:	2300      	movs	r3, #0
 80028fe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002906:	2b01      	cmp	r3, #1
 8002908:	d101      	bne.n	800290e <HAL_TIM_IC_ConfigChannel+0x1e>
 800290a:	2302      	movs	r3, #2
 800290c:	e088      	b.n	8002a20 <HAL_TIM_IC_ConfigChannel+0x130>
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	2201      	movs	r2, #1
 8002912:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d11b      	bne.n	8002954 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800292c:	f000 fa12 	bl	8002d54 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	699a      	ldr	r2, [r3, #24]
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f022 020c 	bic.w	r2, r2, #12
 800293e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	6999      	ldr	r1, [r3, #24]
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	689a      	ldr	r2, [r3, #8]
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	430a      	orrs	r2, r1
 8002950:	619a      	str	r2, [r3, #24]
 8002952:	e060      	b.n	8002a16 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2b04      	cmp	r3, #4
 8002958:	d11c      	bne.n	8002994 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002962:	68bb      	ldr	r3, [r7, #8]
 8002964:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002966:	68bb      	ldr	r3, [r7, #8]
 8002968:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800296a:	f000 fa7b 	bl	8002e64 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	699a      	ldr	r2, [r3, #24]
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800297c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	6999      	ldr	r1, [r3, #24]
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	021a      	lsls	r2, r3, #8
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	430a      	orrs	r2, r1
 8002990:	619a      	str	r2, [r3, #24]
 8002992:	e040      	b.n	8002a16 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2b08      	cmp	r3, #8
 8002998:	d11b      	bne.n	80029d2 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800299e:	68bb      	ldr	r3, [r7, #8]
 80029a0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80029aa:	f000 fac6 	bl	8002f3a <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	69da      	ldr	r2, [r3, #28]
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f022 020c 	bic.w	r2, r2, #12
 80029bc:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	69d9      	ldr	r1, [r3, #28]
 80029c4:	68bb      	ldr	r3, [r7, #8]
 80029c6:	689a      	ldr	r2, [r3, #8]
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	430a      	orrs	r2, r1
 80029ce:	61da      	str	r2, [r3, #28]
 80029d0:	e021      	b.n	8002a16 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2b0c      	cmp	r3, #12
 80029d6:	d11c      	bne.n	8002a12 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80029e8:	f000 fae2 	bl	8002fb0 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	69da      	ldr	r2, [r3, #28]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80029fa:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	69d9      	ldr	r1, [r3, #28]
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	021a      	lsls	r2, r3, #8
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	430a      	orrs	r2, r1
 8002a0e:	61da      	str	r2, [r3, #28]
 8002a10:	e001      	b.n	8002a16 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002a1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a20:	4618      	mov	r0, r3
 8002a22:	3718      	adds	r7, #24
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bd80      	pop	{r7, pc}

08002a28 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b084      	sub	sp, #16
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
 8002a30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a32:	2300      	movs	r3, #0
 8002a34:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a3c:	2b01      	cmp	r3, #1
 8002a3e:	d101      	bne.n	8002a44 <HAL_TIM_ConfigClockSource+0x1c>
 8002a40:	2302      	movs	r3, #2
 8002a42:	e0b4      	b.n	8002bae <HAL_TIM_ConfigClockSource+0x186>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2201      	movs	r2, #1
 8002a48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2202      	movs	r2, #2
 8002a50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002a62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002a6a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	68ba      	ldr	r2, [r7, #8]
 8002a72:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a7c:	d03e      	beq.n	8002afc <HAL_TIM_ConfigClockSource+0xd4>
 8002a7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a82:	f200 8087 	bhi.w	8002b94 <HAL_TIM_ConfigClockSource+0x16c>
 8002a86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a8a:	f000 8086 	beq.w	8002b9a <HAL_TIM_ConfigClockSource+0x172>
 8002a8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a92:	d87f      	bhi.n	8002b94 <HAL_TIM_ConfigClockSource+0x16c>
 8002a94:	2b70      	cmp	r3, #112	@ 0x70
 8002a96:	d01a      	beq.n	8002ace <HAL_TIM_ConfigClockSource+0xa6>
 8002a98:	2b70      	cmp	r3, #112	@ 0x70
 8002a9a:	d87b      	bhi.n	8002b94 <HAL_TIM_ConfigClockSource+0x16c>
 8002a9c:	2b60      	cmp	r3, #96	@ 0x60
 8002a9e:	d050      	beq.n	8002b42 <HAL_TIM_ConfigClockSource+0x11a>
 8002aa0:	2b60      	cmp	r3, #96	@ 0x60
 8002aa2:	d877      	bhi.n	8002b94 <HAL_TIM_ConfigClockSource+0x16c>
 8002aa4:	2b50      	cmp	r3, #80	@ 0x50
 8002aa6:	d03c      	beq.n	8002b22 <HAL_TIM_ConfigClockSource+0xfa>
 8002aa8:	2b50      	cmp	r3, #80	@ 0x50
 8002aaa:	d873      	bhi.n	8002b94 <HAL_TIM_ConfigClockSource+0x16c>
 8002aac:	2b40      	cmp	r3, #64	@ 0x40
 8002aae:	d058      	beq.n	8002b62 <HAL_TIM_ConfigClockSource+0x13a>
 8002ab0:	2b40      	cmp	r3, #64	@ 0x40
 8002ab2:	d86f      	bhi.n	8002b94 <HAL_TIM_ConfigClockSource+0x16c>
 8002ab4:	2b30      	cmp	r3, #48	@ 0x30
 8002ab6:	d064      	beq.n	8002b82 <HAL_TIM_ConfigClockSource+0x15a>
 8002ab8:	2b30      	cmp	r3, #48	@ 0x30
 8002aba:	d86b      	bhi.n	8002b94 <HAL_TIM_ConfigClockSource+0x16c>
 8002abc:	2b20      	cmp	r3, #32
 8002abe:	d060      	beq.n	8002b82 <HAL_TIM_ConfigClockSource+0x15a>
 8002ac0:	2b20      	cmp	r3, #32
 8002ac2:	d867      	bhi.n	8002b94 <HAL_TIM_ConfigClockSource+0x16c>
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d05c      	beq.n	8002b82 <HAL_TIM_ConfigClockSource+0x15a>
 8002ac8:	2b10      	cmp	r3, #16
 8002aca:	d05a      	beq.n	8002b82 <HAL_TIM_ConfigClockSource+0x15a>
 8002acc:	e062      	b.n	8002b94 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002ade:	f000 fabd 	bl	800305c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	689b      	ldr	r3, [r3, #8]
 8002ae8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002af0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	68ba      	ldr	r2, [r7, #8]
 8002af8:	609a      	str	r2, [r3, #8]
      break;
 8002afa:	e04f      	b.n	8002b9c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002b0c:	f000 faa6 	bl	800305c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	689a      	ldr	r2, [r3, #8]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002b1e:	609a      	str	r2, [r3, #8]
      break;
 8002b20:	e03c      	b.n	8002b9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b2e:	461a      	mov	r2, r3
 8002b30:	f000 f96a 	bl	8002e08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2150      	movs	r1, #80	@ 0x50
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f000 fa74 	bl	8003028 <TIM_ITRx_SetConfig>
      break;
 8002b40:	e02c      	b.n	8002b9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002b4e:	461a      	mov	r2, r3
 8002b50:	f000 f9c4 	bl	8002edc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	2160      	movs	r1, #96	@ 0x60
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f000 fa64 	bl	8003028 <TIM_ITRx_SetConfig>
      break;
 8002b60:	e01c      	b.n	8002b9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b6e:	461a      	mov	r2, r3
 8002b70:	f000 f94a 	bl	8002e08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	2140      	movs	r1, #64	@ 0x40
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f000 fa54 	bl	8003028 <TIM_ITRx_SetConfig>
      break;
 8002b80:	e00c      	b.n	8002b9c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681a      	ldr	r2, [r3, #0]
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	4610      	mov	r0, r2
 8002b8e:	f000 fa4b 	bl	8003028 <TIM_ITRx_SetConfig>
      break;
 8002b92:	e003      	b.n	8002b9c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002b94:	2301      	movs	r3, #1
 8002b96:	73fb      	strb	r3, [r7, #15]
      break;
 8002b98:	e000      	b.n	8002b9c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002b9a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002bac:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bae:	4618      	mov	r0, r3
 8002bb0:	3710      	adds	r7, #16
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}
	...

08002bb8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b085      	sub	sp, #20
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
 8002bc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	2b0c      	cmp	r3, #12
 8002bca:	d831      	bhi.n	8002c30 <HAL_TIM_ReadCapturedValue+0x78>
 8002bcc:	a201      	add	r2, pc, #4	@ (adr r2, 8002bd4 <HAL_TIM_ReadCapturedValue+0x1c>)
 8002bce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bd2:	bf00      	nop
 8002bd4:	08002c09 	.word	0x08002c09
 8002bd8:	08002c31 	.word	0x08002c31
 8002bdc:	08002c31 	.word	0x08002c31
 8002be0:	08002c31 	.word	0x08002c31
 8002be4:	08002c13 	.word	0x08002c13
 8002be8:	08002c31 	.word	0x08002c31
 8002bec:	08002c31 	.word	0x08002c31
 8002bf0:	08002c31 	.word	0x08002c31
 8002bf4:	08002c1d 	.word	0x08002c1d
 8002bf8:	08002c31 	.word	0x08002c31
 8002bfc:	08002c31 	.word	0x08002c31
 8002c00:	08002c31 	.word	0x08002c31
 8002c04:	08002c27 	.word	0x08002c27
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c0e:	60fb      	str	r3, [r7, #12]

      break;
 8002c10:	e00f      	b.n	8002c32 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c18:	60fb      	str	r3, [r7, #12]

      break;
 8002c1a:	e00a      	b.n	8002c32 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c22:	60fb      	str	r3, [r7, #12]

      break;
 8002c24:	e005      	b.n	8002c32 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c2c:	60fb      	str	r3, [r7, #12]

      break;
 8002c2e:	e000      	b.n	8002c32 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8002c30:	bf00      	nop
  }

  return tmpreg;
 8002c32:	68fb      	ldr	r3, [r7, #12]
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	3714      	adds	r7, #20
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bc80      	pop	{r7}
 8002c3c:	4770      	bx	lr
 8002c3e:	bf00      	nop

08002c40 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b083      	sub	sp, #12
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002c48:	bf00      	nop
 8002c4a:	370c      	adds	r7, #12
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bc80      	pop	{r7}
 8002c50:	4770      	bx	lr

08002c52 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002c52:	b480      	push	{r7}
 8002c54:	b083      	sub	sp, #12
 8002c56:	af00      	add	r7, sp, #0
 8002c58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002c5a:	bf00      	nop
 8002c5c:	370c      	adds	r7, #12
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bc80      	pop	{r7}
 8002c62:	4770      	bx	lr

08002c64 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b083      	sub	sp, #12
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002c6c:	bf00      	nop
 8002c6e:	370c      	adds	r7, #12
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bc80      	pop	{r7}
 8002c74:	4770      	bx	lr
	...

08002c78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b085      	sub	sp, #20
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
 8002c80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	4a2f      	ldr	r2, [pc, #188]	@ (8002d48 <TIM_Base_SetConfig+0xd0>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d00b      	beq.n	8002ca8 <TIM_Base_SetConfig+0x30>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c96:	d007      	beq.n	8002ca8 <TIM_Base_SetConfig+0x30>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	4a2c      	ldr	r2, [pc, #176]	@ (8002d4c <TIM_Base_SetConfig+0xd4>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d003      	beq.n	8002ca8 <TIM_Base_SetConfig+0x30>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	4a2b      	ldr	r2, [pc, #172]	@ (8002d50 <TIM_Base_SetConfig+0xd8>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d108      	bne.n	8002cba <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002cae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	68fa      	ldr	r2, [r7, #12]
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	4a22      	ldr	r2, [pc, #136]	@ (8002d48 <TIM_Base_SetConfig+0xd0>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d00b      	beq.n	8002cda <TIM_Base_SetConfig+0x62>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cc8:	d007      	beq.n	8002cda <TIM_Base_SetConfig+0x62>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	4a1f      	ldr	r2, [pc, #124]	@ (8002d4c <TIM_Base_SetConfig+0xd4>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d003      	beq.n	8002cda <TIM_Base_SetConfig+0x62>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	4a1e      	ldr	r2, [pc, #120]	@ (8002d50 <TIM_Base_SetConfig+0xd8>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d108      	bne.n	8002cec <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ce0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	68db      	ldr	r3, [r3, #12]
 8002ce6:	68fa      	ldr	r2, [r7, #12]
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	695b      	ldr	r3, [r3, #20]
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	68fa      	ldr	r2, [r7, #12]
 8002cfe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	689a      	ldr	r2, [r3, #8]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	4a0d      	ldr	r2, [pc, #52]	@ (8002d48 <TIM_Base_SetConfig+0xd0>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d103      	bne.n	8002d20 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	691a      	ldr	r2, [r3, #16]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2201      	movs	r2, #1
 8002d24:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	691b      	ldr	r3, [r3, #16]
 8002d2a:	f003 0301 	and.w	r3, r3, #1
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d005      	beq.n	8002d3e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	691b      	ldr	r3, [r3, #16]
 8002d36:	f023 0201 	bic.w	r2, r3, #1
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	611a      	str	r2, [r3, #16]
  }
}
 8002d3e:	bf00      	nop
 8002d40:	3714      	adds	r7, #20
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bc80      	pop	{r7}
 8002d46:	4770      	bx	lr
 8002d48:	40012c00 	.word	0x40012c00
 8002d4c:	40000400 	.word	0x40000400
 8002d50:	40000800 	.word	0x40000800

08002d54 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b087      	sub	sp, #28
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	60f8      	str	r0, [r7, #12]
 8002d5c:	60b9      	str	r1, [r7, #8]
 8002d5e:	607a      	str	r2, [r7, #4]
 8002d60:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	6a1b      	ldr	r3, [r3, #32]
 8002d66:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	6a1b      	ldr	r3, [r3, #32]
 8002d6c:	f023 0201 	bic.w	r2, r3, #1
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	699b      	ldr	r3, [r3, #24]
 8002d78:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	4a1f      	ldr	r2, [pc, #124]	@ (8002dfc <TIM_TI1_SetConfig+0xa8>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d00b      	beq.n	8002d9a <TIM_TI1_SetConfig+0x46>
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d88:	d007      	beq.n	8002d9a <TIM_TI1_SetConfig+0x46>
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	4a1c      	ldr	r2, [pc, #112]	@ (8002e00 <TIM_TI1_SetConfig+0xac>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d003      	beq.n	8002d9a <TIM_TI1_SetConfig+0x46>
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	4a1b      	ldr	r2, [pc, #108]	@ (8002e04 <TIM_TI1_SetConfig+0xb0>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d101      	bne.n	8002d9e <TIM_TI1_SetConfig+0x4a>
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e000      	b.n	8002da0 <TIM_TI1_SetConfig+0x4c>
 8002d9e:	2300      	movs	r3, #0
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d008      	beq.n	8002db6 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	f023 0303 	bic.w	r3, r3, #3
 8002daa:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8002dac:	697a      	ldr	r2, [r7, #20]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	4313      	orrs	r3, r2
 8002db2:	617b      	str	r3, [r7, #20]
 8002db4:	e003      	b.n	8002dbe <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	f043 0301 	orr.w	r3, r3, #1
 8002dbc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002dc4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	011b      	lsls	r3, r3, #4
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	697a      	ldr	r2, [r7, #20]
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	f023 030a 	bic.w	r3, r3, #10
 8002dd8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	f003 030a 	and.w	r3, r3, #10
 8002de0:	693a      	ldr	r2, [r7, #16]
 8002de2:	4313      	orrs	r3, r2
 8002de4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	697a      	ldr	r2, [r7, #20]
 8002dea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	693a      	ldr	r2, [r7, #16]
 8002df0:	621a      	str	r2, [r3, #32]
}
 8002df2:	bf00      	nop
 8002df4:	371c      	adds	r7, #28
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bc80      	pop	{r7}
 8002dfa:	4770      	bx	lr
 8002dfc:	40012c00 	.word	0x40012c00
 8002e00:	40000400 	.word	0x40000400
 8002e04:	40000800 	.word	0x40000800

08002e08 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b087      	sub	sp, #28
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	60f8      	str	r0, [r7, #12]
 8002e10:	60b9      	str	r1, [r7, #8]
 8002e12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	6a1b      	ldr	r3, [r3, #32]
 8002e18:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	6a1b      	ldr	r3, [r3, #32]
 8002e1e:	f023 0201 	bic.w	r2, r3, #1
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	699b      	ldr	r3, [r3, #24]
 8002e2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002e32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	011b      	lsls	r3, r3, #4
 8002e38:	693a      	ldr	r2, [r7, #16]
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	f023 030a 	bic.w	r3, r3, #10
 8002e44:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002e46:	697a      	ldr	r2, [r7, #20]
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	693a      	ldr	r2, [r7, #16]
 8002e52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	697a      	ldr	r2, [r7, #20]
 8002e58:	621a      	str	r2, [r3, #32]
}
 8002e5a:	bf00      	nop
 8002e5c:	371c      	adds	r7, #28
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bc80      	pop	{r7}
 8002e62:	4770      	bx	lr

08002e64 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b087      	sub	sp, #28
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	60f8      	str	r0, [r7, #12]
 8002e6c:	60b9      	str	r1, [r7, #8]
 8002e6e:	607a      	str	r2, [r7, #4]
 8002e70:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	6a1b      	ldr	r3, [r3, #32]
 8002e76:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	6a1b      	ldr	r3, [r3, #32]
 8002e7c:	f023 0210 	bic.w	r2, r3, #16
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	699b      	ldr	r3, [r3, #24]
 8002e88:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e90:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	021b      	lsls	r3, r3, #8
 8002e96:	693a      	ldr	r2, [r7, #16]
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002ea2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	031b      	lsls	r3, r3, #12
 8002ea8:	b29b      	uxth	r3, r3
 8002eaa:	693a      	ldr	r2, [r7, #16]
 8002eac:	4313      	orrs	r3, r2
 8002eae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002eb6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	011b      	lsls	r3, r3, #4
 8002ebc:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8002ec0:	697a      	ldr	r2, [r7, #20]
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	693a      	ldr	r2, [r7, #16]
 8002eca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	697a      	ldr	r2, [r7, #20]
 8002ed0:	621a      	str	r2, [r3, #32]
}
 8002ed2:	bf00      	nop
 8002ed4:	371c      	adds	r7, #28
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bc80      	pop	{r7}
 8002eda:	4770      	bx	lr

08002edc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b087      	sub	sp, #28
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	60f8      	str	r0, [r7, #12]
 8002ee4:	60b9      	str	r1, [r7, #8]
 8002ee6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	6a1b      	ldr	r3, [r3, #32]
 8002eec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	6a1b      	ldr	r3, [r3, #32]
 8002ef2:	f023 0210 	bic.w	r2, r3, #16
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	699b      	ldr	r3, [r3, #24]
 8002efe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002f00:	693b      	ldr	r3, [r7, #16]
 8002f02:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002f06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	031b      	lsls	r3, r3, #12
 8002f0c:	693a      	ldr	r2, [r7, #16]
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002f18:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	011b      	lsls	r3, r3, #4
 8002f1e:	697a      	ldr	r2, [r7, #20]
 8002f20:	4313      	orrs	r3, r2
 8002f22:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	693a      	ldr	r2, [r7, #16]
 8002f28:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	697a      	ldr	r2, [r7, #20]
 8002f2e:	621a      	str	r2, [r3, #32]
}
 8002f30:	bf00      	nop
 8002f32:	371c      	adds	r7, #28
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bc80      	pop	{r7}
 8002f38:	4770      	bx	lr

08002f3a <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002f3a:	b480      	push	{r7}
 8002f3c:	b087      	sub	sp, #28
 8002f3e:	af00      	add	r7, sp, #0
 8002f40:	60f8      	str	r0, [r7, #12]
 8002f42:	60b9      	str	r1, [r7, #8]
 8002f44:	607a      	str	r2, [r7, #4]
 8002f46:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	6a1b      	ldr	r3, [r3, #32]
 8002f4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	6a1b      	ldr	r3, [r3, #32]
 8002f52:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	69db      	ldr	r3, [r3, #28]
 8002f5e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8002f60:	693b      	ldr	r3, [r7, #16]
 8002f62:	f023 0303 	bic.w	r3, r3, #3
 8002f66:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8002f68:	693a      	ldr	r2, [r7, #16]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8002f70:	693b      	ldr	r3, [r7, #16]
 8002f72:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002f76:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	011b      	lsls	r3, r3, #4
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	693a      	ldr	r2, [r7, #16]
 8002f80:	4313      	orrs	r3, r2
 8002f82:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002f8a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8002f8c:	68bb      	ldr	r3, [r7, #8]
 8002f8e:	021b      	lsls	r3, r3, #8
 8002f90:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f94:	697a      	ldr	r2, [r7, #20]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	693a      	ldr	r2, [r7, #16]
 8002f9e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	697a      	ldr	r2, [r7, #20]
 8002fa4:	621a      	str	r2, [r3, #32]
}
 8002fa6:	bf00      	nop
 8002fa8:	371c      	adds	r7, #28
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bc80      	pop	{r7}
 8002fae:	4770      	bx	lr

08002fb0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b087      	sub	sp, #28
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	60f8      	str	r0, [r7, #12]
 8002fb8:	60b9      	str	r1, [r7, #8]
 8002fba:	607a      	str	r2, [r7, #4]
 8002fbc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	6a1b      	ldr	r3, [r3, #32]
 8002fc2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	6a1b      	ldr	r3, [r3, #32]
 8002fc8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	69db      	ldr	r3, [r3, #28]
 8002fd4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002fdc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	021b      	lsls	r3, r3, #8
 8002fe2:	693a      	ldr	r2, [r7, #16]
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002fee:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	031b      	lsls	r3, r3, #12
 8002ff4:	b29b      	uxth	r3, r3
 8002ff6:	693a      	ldr	r2, [r7, #16]
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003002:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	031b      	lsls	r3, r3, #12
 8003008:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800300c:	697a      	ldr	r2, [r7, #20]
 800300e:	4313      	orrs	r3, r2
 8003010:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	693a      	ldr	r2, [r7, #16]
 8003016:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	697a      	ldr	r2, [r7, #20]
 800301c:	621a      	str	r2, [r3, #32]
}
 800301e:	bf00      	nop
 8003020:	371c      	adds	r7, #28
 8003022:	46bd      	mov	sp, r7
 8003024:	bc80      	pop	{r7}
 8003026:	4770      	bx	lr

08003028 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003028:	b480      	push	{r7}
 800302a:	b085      	sub	sp, #20
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
 8003030:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800303e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003040:	683a      	ldr	r2, [r7, #0]
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	4313      	orrs	r3, r2
 8003046:	f043 0307 	orr.w	r3, r3, #7
 800304a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	68fa      	ldr	r2, [r7, #12]
 8003050:	609a      	str	r2, [r3, #8]
}
 8003052:	bf00      	nop
 8003054:	3714      	adds	r7, #20
 8003056:	46bd      	mov	sp, r7
 8003058:	bc80      	pop	{r7}
 800305a:	4770      	bx	lr

0800305c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800305c:	b480      	push	{r7}
 800305e:	b087      	sub	sp, #28
 8003060:	af00      	add	r7, sp, #0
 8003062:	60f8      	str	r0, [r7, #12]
 8003064:	60b9      	str	r1, [r7, #8]
 8003066:	607a      	str	r2, [r7, #4]
 8003068:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	689b      	ldr	r3, [r3, #8]
 800306e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003076:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	021a      	lsls	r2, r3, #8
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	431a      	orrs	r2, r3
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	4313      	orrs	r3, r2
 8003084:	697a      	ldr	r2, [r7, #20]
 8003086:	4313      	orrs	r3, r2
 8003088:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	697a      	ldr	r2, [r7, #20]
 800308e:	609a      	str	r2, [r3, #8]
}
 8003090:	bf00      	nop
 8003092:	371c      	adds	r7, #28
 8003094:	46bd      	mov	sp, r7
 8003096:	bc80      	pop	{r7}
 8003098:	4770      	bx	lr

0800309a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800309a:	b480      	push	{r7}
 800309c:	b087      	sub	sp, #28
 800309e:	af00      	add	r7, sp, #0
 80030a0:	60f8      	str	r0, [r7, #12]
 80030a2:	60b9      	str	r1, [r7, #8]
 80030a4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	f003 031f 	and.w	r3, r3, #31
 80030ac:	2201      	movs	r2, #1
 80030ae:	fa02 f303 	lsl.w	r3, r2, r3
 80030b2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	6a1a      	ldr	r2, [r3, #32]
 80030b8:	697b      	ldr	r3, [r7, #20]
 80030ba:	43db      	mvns	r3, r3
 80030bc:	401a      	ands	r2, r3
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	6a1a      	ldr	r2, [r3, #32]
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	f003 031f 	and.w	r3, r3, #31
 80030cc:	6879      	ldr	r1, [r7, #4]
 80030ce:	fa01 f303 	lsl.w	r3, r1, r3
 80030d2:	431a      	orrs	r2, r3
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	621a      	str	r2, [r3, #32]
}
 80030d8:	bf00      	nop
 80030da:	371c      	adds	r7, #28
 80030dc:	46bd      	mov	sp, r7
 80030de:	bc80      	pop	{r7}
 80030e0:	4770      	bx	lr
	...

080030e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b085      	sub	sp, #20
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
 80030ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	d101      	bne.n	80030fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80030f8:	2302      	movs	r3, #2
 80030fa:	e046      	b.n	800318a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2201      	movs	r2, #1
 8003100:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2202      	movs	r2, #2
 8003108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	689b      	ldr	r3, [r3, #8]
 800311a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003122:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	68fa      	ldr	r2, [r7, #12]
 800312a:	4313      	orrs	r3, r2
 800312c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	68fa      	ldr	r2, [r7, #12]
 8003134:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a16      	ldr	r2, [pc, #88]	@ (8003194 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d00e      	beq.n	800315e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003148:	d009      	beq.n	800315e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a12      	ldr	r2, [pc, #72]	@ (8003198 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d004      	beq.n	800315e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a10      	ldr	r2, [pc, #64]	@ (800319c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d10c      	bne.n	8003178 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003164:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	68ba      	ldr	r2, [r7, #8]
 800316c:	4313      	orrs	r3, r2
 800316e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	68ba      	ldr	r2, [r7, #8]
 8003176:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2201      	movs	r2, #1
 800317c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2200      	movs	r2, #0
 8003184:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003188:	2300      	movs	r3, #0
}
 800318a:	4618      	mov	r0, r3
 800318c:	3714      	adds	r7, #20
 800318e:	46bd      	mov	sp, r7
 8003190:	bc80      	pop	{r7}
 8003192:	4770      	bx	lr
 8003194:	40012c00 	.word	0x40012c00
 8003198:	40000400 	.word	0x40000400
 800319c:	40000800 	.word	0x40000800

080031a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b083      	sub	sp, #12
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80031a8:	bf00      	nop
 80031aa:	370c      	adds	r7, #12
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bc80      	pop	{r7}
 80031b0:	4770      	bx	lr

080031b2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80031b2:	b480      	push	{r7}
 80031b4:	b083      	sub	sp, #12
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80031ba:	bf00      	nop
 80031bc:	370c      	adds	r7, #12
 80031be:	46bd      	mov	sp, r7
 80031c0:	bc80      	pop	{r7}
 80031c2:	4770      	bx	lr

080031c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b082      	sub	sp, #8
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d101      	bne.n	80031d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e042      	b.n	800325c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d106      	bne.n	80031f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2200      	movs	r2, #0
 80031e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80031ea:	6878      	ldr	r0, [r7, #4]
 80031ec:	f7fe f842 	bl	8001274 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2224      	movs	r2, #36	@ 0x24
 80031f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	68da      	ldr	r2, [r3, #12]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003206:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003208:	6878      	ldr	r0, [r7, #4]
 800320a:	f000 fd63 	bl	8003cd4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	691a      	ldr	r2, [r3, #16]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800321c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	695a      	ldr	r2, [r3, #20]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800322c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	68da      	ldr	r2, [r3, #12]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800323c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2200      	movs	r2, #0
 8003242:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2220      	movs	r2, #32
 8003248:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2220      	movs	r2, #32
 8003250:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2200      	movs	r2, #0
 8003258:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800325a:	2300      	movs	r3, #0
}
 800325c:	4618      	mov	r0, r3
 800325e:	3708      	adds	r7, #8
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}

08003264 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b08a      	sub	sp, #40	@ 0x28
 8003268:	af02      	add	r7, sp, #8
 800326a:	60f8      	str	r0, [r7, #12]
 800326c:	60b9      	str	r1, [r7, #8]
 800326e:	603b      	str	r3, [r7, #0]
 8003270:	4613      	mov	r3, r2
 8003272:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003274:	2300      	movs	r3, #0
 8003276:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800327e:	b2db      	uxtb	r3, r3
 8003280:	2b20      	cmp	r3, #32
 8003282:	d175      	bne.n	8003370 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d002      	beq.n	8003290 <HAL_UART_Transmit+0x2c>
 800328a:	88fb      	ldrh	r3, [r7, #6]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d101      	bne.n	8003294 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	e06e      	b.n	8003372 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2200      	movs	r2, #0
 8003298:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2221      	movs	r2, #33	@ 0x21
 800329e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80032a2:	f7fe f8b9 	bl	8001418 <HAL_GetTick>
 80032a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	88fa      	ldrh	r2, [r7, #6]
 80032ac:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	88fa      	ldrh	r2, [r7, #6]
 80032b2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032bc:	d108      	bne.n	80032d0 <HAL_UART_Transmit+0x6c>
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	691b      	ldr	r3, [r3, #16]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d104      	bne.n	80032d0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80032c6:	2300      	movs	r3, #0
 80032c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	61bb      	str	r3, [r7, #24]
 80032ce:	e003      	b.n	80032d8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80032d4:	2300      	movs	r3, #0
 80032d6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80032d8:	e02e      	b.n	8003338 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	9300      	str	r3, [sp, #0]
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	2200      	movs	r2, #0
 80032e2:	2180      	movs	r1, #128	@ 0x80
 80032e4:	68f8      	ldr	r0, [r7, #12]
 80032e6:	f000 fb01 	bl	80038ec <UART_WaitOnFlagUntilTimeout>
 80032ea:	4603      	mov	r3, r0
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d005      	beq.n	80032fc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2220      	movs	r2, #32
 80032f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80032f8:	2303      	movs	r3, #3
 80032fa:	e03a      	b.n	8003372 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80032fc:	69fb      	ldr	r3, [r7, #28]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d10b      	bne.n	800331a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003302:	69bb      	ldr	r3, [r7, #24]
 8003304:	881b      	ldrh	r3, [r3, #0]
 8003306:	461a      	mov	r2, r3
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003310:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003312:	69bb      	ldr	r3, [r7, #24]
 8003314:	3302      	adds	r3, #2
 8003316:	61bb      	str	r3, [r7, #24]
 8003318:	e007      	b.n	800332a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	781a      	ldrb	r2, [r3, #0]
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003324:	69fb      	ldr	r3, [r7, #28]
 8003326:	3301      	adds	r3, #1
 8003328:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800332e:	b29b      	uxth	r3, r3
 8003330:	3b01      	subs	r3, #1
 8003332:	b29a      	uxth	r2, r3
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800333c:	b29b      	uxth	r3, r3
 800333e:	2b00      	cmp	r3, #0
 8003340:	d1cb      	bne.n	80032da <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	9300      	str	r3, [sp, #0]
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	2200      	movs	r2, #0
 800334a:	2140      	movs	r1, #64	@ 0x40
 800334c:	68f8      	ldr	r0, [r7, #12]
 800334e:	f000 facd 	bl	80038ec <UART_WaitOnFlagUntilTimeout>
 8003352:	4603      	mov	r3, r0
 8003354:	2b00      	cmp	r3, #0
 8003356:	d005      	beq.n	8003364 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2220      	movs	r2, #32
 800335c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003360:	2303      	movs	r3, #3
 8003362:	e006      	b.n	8003372 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	2220      	movs	r2, #32
 8003368:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800336c:	2300      	movs	r3, #0
 800336e:	e000      	b.n	8003372 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003370:	2302      	movs	r3, #2
  }
}
 8003372:	4618      	mov	r0, r3
 8003374:	3720      	adds	r7, #32
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}
	...

0800337c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b0ba      	sub	sp, #232	@ 0xe8
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	68db      	ldr	r3, [r3, #12]
 8003394:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	695b      	ldr	r3, [r3, #20]
 800339e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80033a2:	2300      	movs	r3, #0
 80033a4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80033a8:	2300      	movs	r3, #0
 80033aa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80033ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80033b2:	f003 030f 	and.w	r3, r3, #15
 80033b6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80033ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d10f      	bne.n	80033e2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80033c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80033c6:	f003 0320 	and.w	r3, r3, #32
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d009      	beq.n	80033e2 <HAL_UART_IRQHandler+0x66>
 80033ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80033d2:	f003 0320 	and.w	r3, r3, #32
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d003      	beq.n	80033e2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	f000 fbbc 	bl	8003b58 <UART_Receive_IT>
      return;
 80033e0:	e25b      	b.n	800389a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80033e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	f000 80de 	beq.w	80035a8 <HAL_UART_IRQHandler+0x22c>
 80033ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80033f0:	f003 0301 	and.w	r3, r3, #1
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d106      	bne.n	8003406 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80033f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80033fc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003400:	2b00      	cmp	r3, #0
 8003402:	f000 80d1 	beq.w	80035a8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003406:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800340a:	f003 0301 	and.w	r3, r3, #1
 800340e:	2b00      	cmp	r3, #0
 8003410:	d00b      	beq.n	800342a <HAL_UART_IRQHandler+0xae>
 8003412:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003416:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800341a:	2b00      	cmp	r3, #0
 800341c:	d005      	beq.n	800342a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003422:	f043 0201 	orr.w	r2, r3, #1
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800342a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800342e:	f003 0304 	and.w	r3, r3, #4
 8003432:	2b00      	cmp	r3, #0
 8003434:	d00b      	beq.n	800344e <HAL_UART_IRQHandler+0xd2>
 8003436:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800343a:	f003 0301 	and.w	r3, r3, #1
 800343e:	2b00      	cmp	r3, #0
 8003440:	d005      	beq.n	800344e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003446:	f043 0202 	orr.w	r2, r3, #2
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800344e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003452:	f003 0302 	and.w	r3, r3, #2
 8003456:	2b00      	cmp	r3, #0
 8003458:	d00b      	beq.n	8003472 <HAL_UART_IRQHandler+0xf6>
 800345a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800345e:	f003 0301 	and.w	r3, r3, #1
 8003462:	2b00      	cmp	r3, #0
 8003464:	d005      	beq.n	8003472 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800346a:	f043 0204 	orr.w	r2, r3, #4
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003472:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003476:	f003 0308 	and.w	r3, r3, #8
 800347a:	2b00      	cmp	r3, #0
 800347c:	d011      	beq.n	80034a2 <HAL_UART_IRQHandler+0x126>
 800347e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003482:	f003 0320 	and.w	r3, r3, #32
 8003486:	2b00      	cmp	r3, #0
 8003488:	d105      	bne.n	8003496 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800348a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800348e:	f003 0301 	and.w	r3, r3, #1
 8003492:	2b00      	cmp	r3, #0
 8003494:	d005      	beq.n	80034a2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800349a:	f043 0208 	orr.w	r2, r3, #8
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	f000 81f2 	beq.w	8003890 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80034ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80034b0:	f003 0320 	and.w	r3, r3, #32
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d008      	beq.n	80034ca <HAL_UART_IRQHandler+0x14e>
 80034b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80034bc:	f003 0320 	and.w	r3, r3, #32
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d002      	beq.n	80034ca <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80034c4:	6878      	ldr	r0, [r7, #4]
 80034c6:	f000 fb47 	bl	8003b58 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	695b      	ldr	r3, [r3, #20]
 80034d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	bf14      	ite	ne
 80034d8:	2301      	movne	r3, #1
 80034da:	2300      	moveq	r3, #0
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034e6:	f003 0308 	and.w	r3, r3, #8
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d103      	bne.n	80034f6 <HAL_UART_IRQHandler+0x17a>
 80034ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d04f      	beq.n	8003596 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80034f6:	6878      	ldr	r0, [r7, #4]
 80034f8:	f000 fa51 	bl	800399e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	695b      	ldr	r3, [r3, #20]
 8003502:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003506:	2b00      	cmp	r3, #0
 8003508:	d041      	beq.n	800358e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	3314      	adds	r3, #20
 8003510:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003514:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003518:	e853 3f00 	ldrex	r3, [r3]
 800351c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003520:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003524:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003528:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	3314      	adds	r3, #20
 8003532:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003536:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800353a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800353e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003542:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003546:	e841 2300 	strex	r3, r2, [r1]
 800354a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800354e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003552:	2b00      	cmp	r3, #0
 8003554:	d1d9      	bne.n	800350a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800355a:	2b00      	cmp	r3, #0
 800355c:	d013      	beq.n	8003586 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003562:	4a7e      	ldr	r2, [pc, #504]	@ (800375c <HAL_UART_IRQHandler+0x3e0>)
 8003564:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800356a:	4618      	mov	r0, r3
 800356c:	f7fe f8a6 	bl	80016bc <HAL_DMA_Abort_IT>
 8003570:	4603      	mov	r3, r0
 8003572:	2b00      	cmp	r3, #0
 8003574:	d016      	beq.n	80035a4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800357a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800357c:	687a      	ldr	r2, [r7, #4]
 800357e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003580:	4610      	mov	r0, r2
 8003582:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003584:	e00e      	b.n	80035a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003586:	6878      	ldr	r0, [r7, #4]
 8003588:	f000 f99c 	bl	80038c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800358c:	e00a      	b.n	80035a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f000 f998 	bl	80038c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003594:	e006      	b.n	80035a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	f000 f994 	bl	80038c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2200      	movs	r2, #0
 80035a0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80035a2:	e175      	b.n	8003890 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035a4:	bf00      	nop
    return;
 80035a6:	e173      	b.n	8003890 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	f040 814f 	bne.w	8003850 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80035b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035b6:	f003 0310 	and.w	r3, r3, #16
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	f000 8148 	beq.w	8003850 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80035c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80035c4:	f003 0310 	and.w	r3, r3, #16
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	f000 8141 	beq.w	8003850 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80035ce:	2300      	movs	r3, #0
 80035d0:	60bb      	str	r3, [r7, #8]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	60bb      	str	r3, [r7, #8]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	60bb      	str	r3, [r7, #8]
 80035e2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	695b      	ldr	r3, [r3, #20]
 80035ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	f000 80b6 	beq.w	8003760 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003600:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003604:	2b00      	cmp	r3, #0
 8003606:	f000 8145 	beq.w	8003894 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800360e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003612:	429a      	cmp	r2, r3
 8003614:	f080 813e 	bcs.w	8003894 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800361e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003624:	699b      	ldr	r3, [r3, #24]
 8003626:	2b20      	cmp	r3, #32
 8003628:	f000 8088 	beq.w	800373c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	330c      	adds	r3, #12
 8003632:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003636:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800363a:	e853 3f00 	ldrex	r3, [r3]
 800363e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003642:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003646:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800364a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	330c      	adds	r3, #12
 8003654:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003658:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800365c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003660:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003664:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003668:	e841 2300 	strex	r3, r2, [r1]
 800366c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003670:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003674:	2b00      	cmp	r3, #0
 8003676:	d1d9      	bne.n	800362c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	3314      	adds	r3, #20
 800367e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003680:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003682:	e853 3f00 	ldrex	r3, [r3]
 8003686:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003688:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800368a:	f023 0301 	bic.w	r3, r3, #1
 800368e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	3314      	adds	r3, #20
 8003698:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800369c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80036a0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036a2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80036a4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80036a8:	e841 2300 	strex	r3, r2, [r1]
 80036ac:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80036ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d1e1      	bne.n	8003678 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	3314      	adds	r3, #20
 80036ba:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80036be:	e853 3f00 	ldrex	r3, [r3]
 80036c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80036c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80036c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80036ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	3314      	adds	r3, #20
 80036d4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80036d8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80036da:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036dc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80036de:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80036e0:	e841 2300 	strex	r3, r2, [r1]
 80036e4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80036e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d1e3      	bne.n	80036b4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2220      	movs	r2, #32
 80036f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2200      	movs	r2, #0
 80036f8:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	330c      	adds	r3, #12
 8003700:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003702:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003704:	e853 3f00 	ldrex	r3, [r3]
 8003708:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800370a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800370c:	f023 0310 	bic.w	r3, r3, #16
 8003710:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	330c      	adds	r3, #12
 800371a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800371e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003720:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003722:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003724:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003726:	e841 2300 	strex	r3, r2, [r1]
 800372a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800372c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800372e:	2b00      	cmp	r3, #0
 8003730:	d1e3      	bne.n	80036fa <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003736:	4618      	mov	r0, r3
 8003738:	f7fd ff85 	bl	8001646 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2202      	movs	r2, #2
 8003740:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800374a:	b29b      	uxth	r3, r3
 800374c:	1ad3      	subs	r3, r2, r3
 800374e:	b29b      	uxth	r3, r3
 8003750:	4619      	mov	r1, r3
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	f000 f8bf 	bl	80038d6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003758:	e09c      	b.n	8003894 <HAL_UART_IRQHandler+0x518>
 800375a:	bf00      	nop
 800375c:	08003a63 	.word	0x08003a63
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003768:	b29b      	uxth	r3, r3
 800376a:	1ad3      	subs	r3, r2, r3
 800376c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003774:	b29b      	uxth	r3, r3
 8003776:	2b00      	cmp	r3, #0
 8003778:	f000 808e 	beq.w	8003898 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800377c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003780:	2b00      	cmp	r3, #0
 8003782:	f000 8089 	beq.w	8003898 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	330c      	adds	r3, #12
 800378c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800378e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003790:	e853 3f00 	ldrex	r3, [r3]
 8003794:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003796:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003798:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800379c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	330c      	adds	r3, #12
 80037a6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80037aa:	647a      	str	r2, [r7, #68]	@ 0x44
 80037ac:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037ae:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80037b0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80037b2:	e841 2300 	strex	r3, r2, [r1]
 80037b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80037b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d1e3      	bne.n	8003786 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	3314      	adds	r3, #20
 80037c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037c8:	e853 3f00 	ldrex	r3, [r3]
 80037cc:	623b      	str	r3, [r7, #32]
   return(result);
 80037ce:	6a3b      	ldr	r3, [r7, #32]
 80037d0:	f023 0301 	bic.w	r3, r3, #1
 80037d4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	3314      	adds	r3, #20
 80037de:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80037e2:	633a      	str	r2, [r7, #48]	@ 0x30
 80037e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80037e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80037ea:	e841 2300 	strex	r3, r2, [r1]
 80037ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80037f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d1e3      	bne.n	80037be <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2220      	movs	r2, #32
 80037fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2200      	movs	r2, #0
 8003802:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	330c      	adds	r3, #12
 800380a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800380c:	693b      	ldr	r3, [r7, #16]
 800380e:	e853 3f00 	ldrex	r3, [r3]
 8003812:	60fb      	str	r3, [r7, #12]
   return(result);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	f023 0310 	bic.w	r3, r3, #16
 800381a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	330c      	adds	r3, #12
 8003824:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003828:	61fa      	str	r2, [r7, #28]
 800382a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800382c:	69b9      	ldr	r1, [r7, #24]
 800382e:	69fa      	ldr	r2, [r7, #28]
 8003830:	e841 2300 	strex	r3, r2, [r1]
 8003834:	617b      	str	r3, [r7, #20]
   return(result);
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d1e3      	bne.n	8003804 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2202      	movs	r2, #2
 8003840:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003842:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003846:	4619      	mov	r1, r3
 8003848:	6878      	ldr	r0, [r7, #4]
 800384a:	f000 f844 	bl	80038d6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800384e:	e023      	b.n	8003898 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003850:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003854:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003858:	2b00      	cmp	r3, #0
 800385a:	d009      	beq.n	8003870 <HAL_UART_IRQHandler+0x4f4>
 800385c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003860:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003864:	2b00      	cmp	r3, #0
 8003866:	d003      	beq.n	8003870 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003868:	6878      	ldr	r0, [r7, #4]
 800386a:	f000 f90e 	bl	8003a8a <UART_Transmit_IT>
    return;
 800386e:	e014      	b.n	800389a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003870:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003874:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003878:	2b00      	cmp	r3, #0
 800387a:	d00e      	beq.n	800389a <HAL_UART_IRQHandler+0x51e>
 800387c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003880:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003884:	2b00      	cmp	r3, #0
 8003886:	d008      	beq.n	800389a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003888:	6878      	ldr	r0, [r7, #4]
 800388a:	f000 f94d 	bl	8003b28 <UART_EndTransmit_IT>
    return;
 800388e:	e004      	b.n	800389a <HAL_UART_IRQHandler+0x51e>
    return;
 8003890:	bf00      	nop
 8003892:	e002      	b.n	800389a <HAL_UART_IRQHandler+0x51e>
      return;
 8003894:	bf00      	nop
 8003896:	e000      	b.n	800389a <HAL_UART_IRQHandler+0x51e>
      return;
 8003898:	bf00      	nop
  }
}
 800389a:	37e8      	adds	r7, #232	@ 0xe8
 800389c:	46bd      	mov	sp, r7
 800389e:	bd80      	pop	{r7, pc}

080038a0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b083      	sub	sp, #12
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80038a8:	bf00      	nop
 80038aa:	370c      	adds	r7, #12
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bc80      	pop	{r7}
 80038b0:	4770      	bx	lr

080038b2 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80038b2:	b480      	push	{r7}
 80038b4:	b083      	sub	sp, #12
 80038b6:	af00      	add	r7, sp, #0
 80038b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80038ba:	bf00      	nop
 80038bc:	370c      	adds	r7, #12
 80038be:	46bd      	mov	sp, r7
 80038c0:	bc80      	pop	{r7}
 80038c2:	4770      	bx	lr

080038c4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b083      	sub	sp, #12
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80038cc:	bf00      	nop
 80038ce:	370c      	adds	r7, #12
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bc80      	pop	{r7}
 80038d4:	4770      	bx	lr

080038d6 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80038d6:	b480      	push	{r7}
 80038d8:	b083      	sub	sp, #12
 80038da:	af00      	add	r7, sp, #0
 80038dc:	6078      	str	r0, [r7, #4]
 80038de:	460b      	mov	r3, r1
 80038e0:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80038e2:	bf00      	nop
 80038e4:	370c      	adds	r7, #12
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bc80      	pop	{r7}
 80038ea:	4770      	bx	lr

080038ec <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b086      	sub	sp, #24
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	60f8      	str	r0, [r7, #12]
 80038f4:	60b9      	str	r1, [r7, #8]
 80038f6:	603b      	str	r3, [r7, #0]
 80038f8:	4613      	mov	r3, r2
 80038fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038fc:	e03b      	b.n	8003976 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038fe:	6a3b      	ldr	r3, [r7, #32]
 8003900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003904:	d037      	beq.n	8003976 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003906:	f7fd fd87 	bl	8001418 <HAL_GetTick>
 800390a:	4602      	mov	r2, r0
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	1ad3      	subs	r3, r2, r3
 8003910:	6a3a      	ldr	r2, [r7, #32]
 8003912:	429a      	cmp	r2, r3
 8003914:	d302      	bcc.n	800391c <UART_WaitOnFlagUntilTimeout+0x30>
 8003916:	6a3b      	ldr	r3, [r7, #32]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d101      	bne.n	8003920 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800391c:	2303      	movs	r3, #3
 800391e:	e03a      	b.n	8003996 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	68db      	ldr	r3, [r3, #12]
 8003926:	f003 0304 	and.w	r3, r3, #4
 800392a:	2b00      	cmp	r3, #0
 800392c:	d023      	beq.n	8003976 <UART_WaitOnFlagUntilTimeout+0x8a>
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	2b80      	cmp	r3, #128	@ 0x80
 8003932:	d020      	beq.n	8003976 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	2b40      	cmp	r3, #64	@ 0x40
 8003938:	d01d      	beq.n	8003976 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 0308 	and.w	r3, r3, #8
 8003944:	2b08      	cmp	r3, #8
 8003946:	d116      	bne.n	8003976 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003948:	2300      	movs	r3, #0
 800394a:	617b      	str	r3, [r7, #20]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	617b      	str	r3, [r7, #20]
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	617b      	str	r3, [r7, #20]
 800395c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800395e:	68f8      	ldr	r0, [r7, #12]
 8003960:	f000 f81d 	bl	800399e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2208      	movs	r2, #8
 8003968:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	2200      	movs	r2, #0
 800396e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e00f      	b.n	8003996 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	68bb      	ldr	r3, [r7, #8]
 800397e:	4013      	ands	r3, r2
 8003980:	68ba      	ldr	r2, [r7, #8]
 8003982:	429a      	cmp	r2, r3
 8003984:	bf0c      	ite	eq
 8003986:	2301      	moveq	r3, #1
 8003988:	2300      	movne	r3, #0
 800398a:	b2db      	uxtb	r3, r3
 800398c:	461a      	mov	r2, r3
 800398e:	79fb      	ldrb	r3, [r7, #7]
 8003990:	429a      	cmp	r2, r3
 8003992:	d0b4      	beq.n	80038fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003994:	2300      	movs	r3, #0
}
 8003996:	4618      	mov	r0, r3
 8003998:	3718      	adds	r7, #24
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}

0800399e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800399e:	b480      	push	{r7}
 80039a0:	b095      	sub	sp, #84	@ 0x54
 80039a2:	af00      	add	r7, sp, #0
 80039a4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	330c      	adds	r3, #12
 80039ac:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039b0:	e853 3f00 	ldrex	r3, [r3]
 80039b4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80039b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80039bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	330c      	adds	r3, #12
 80039c4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80039c6:	643a      	str	r2, [r7, #64]	@ 0x40
 80039c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039ca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80039cc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80039ce:	e841 2300 	strex	r3, r2, [r1]
 80039d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80039d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d1e5      	bne.n	80039a6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	3314      	adds	r3, #20
 80039e0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039e2:	6a3b      	ldr	r3, [r7, #32]
 80039e4:	e853 3f00 	ldrex	r3, [r3]
 80039e8:	61fb      	str	r3, [r7, #28]
   return(result);
 80039ea:	69fb      	ldr	r3, [r7, #28]
 80039ec:	f023 0301 	bic.w	r3, r3, #1
 80039f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	3314      	adds	r3, #20
 80039f8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80039fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80039fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039fe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003a00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003a02:	e841 2300 	strex	r3, r2, [r1]
 8003a06:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d1e5      	bne.n	80039da <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a12:	2b01      	cmp	r3, #1
 8003a14:	d119      	bne.n	8003a4a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	330c      	adds	r3, #12
 8003a1c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	e853 3f00 	ldrex	r3, [r3]
 8003a24:	60bb      	str	r3, [r7, #8]
   return(result);
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	f023 0310 	bic.w	r3, r3, #16
 8003a2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	330c      	adds	r3, #12
 8003a34:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003a36:	61ba      	str	r2, [r7, #24]
 8003a38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a3a:	6979      	ldr	r1, [r7, #20]
 8003a3c:	69ba      	ldr	r2, [r7, #24]
 8003a3e:	e841 2300 	strex	r3, r2, [r1]
 8003a42:	613b      	str	r3, [r7, #16]
   return(result);
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d1e5      	bne.n	8003a16 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2220      	movs	r2, #32
 8003a4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2200      	movs	r2, #0
 8003a56:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003a58:	bf00      	nop
 8003a5a:	3754      	adds	r7, #84	@ 0x54
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bc80      	pop	{r7}
 8003a60:	4770      	bx	lr

08003a62 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003a62:	b580      	push	{r7, lr}
 8003a64:	b084      	sub	sp, #16
 8003a66:	af00      	add	r7, sp, #0
 8003a68:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a6e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	2200      	movs	r2, #0
 8003a74:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003a7c:	68f8      	ldr	r0, [r7, #12]
 8003a7e:	f7ff ff21 	bl	80038c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003a82:	bf00      	nop
 8003a84:	3710      	adds	r7, #16
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}

08003a8a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003a8a:	b480      	push	{r7}
 8003a8c:	b085      	sub	sp, #20
 8003a8e:	af00      	add	r7, sp, #0
 8003a90:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a98:	b2db      	uxtb	r3, r3
 8003a9a:	2b21      	cmp	r3, #33	@ 0x21
 8003a9c:	d13e      	bne.n	8003b1c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003aa6:	d114      	bne.n	8003ad2 <UART_Transmit_IT+0x48>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	691b      	ldr	r3, [r3, #16]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d110      	bne.n	8003ad2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6a1b      	ldr	r3, [r3, #32]
 8003ab4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	881b      	ldrh	r3, [r3, #0]
 8003aba:	461a      	mov	r2, r3
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ac4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6a1b      	ldr	r3, [r3, #32]
 8003aca:	1c9a      	adds	r2, r3, #2
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	621a      	str	r2, [r3, #32]
 8003ad0:	e008      	b.n	8003ae4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6a1b      	ldr	r3, [r3, #32]
 8003ad6:	1c59      	adds	r1, r3, #1
 8003ad8:	687a      	ldr	r2, [r7, #4]
 8003ada:	6211      	str	r1, [r2, #32]
 8003adc:	781a      	ldrb	r2, [r3, #0]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003ae8:	b29b      	uxth	r3, r3
 8003aea:	3b01      	subs	r3, #1
 8003aec:	b29b      	uxth	r3, r3
 8003aee:	687a      	ldr	r2, [r7, #4]
 8003af0:	4619      	mov	r1, r3
 8003af2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d10f      	bne.n	8003b18 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	68da      	ldr	r2, [r3, #12]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003b06:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	68da      	ldr	r2, [r3, #12]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003b16:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	e000      	b.n	8003b1e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003b1c:	2302      	movs	r3, #2
  }
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3714      	adds	r7, #20
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bc80      	pop	{r7}
 8003b26:	4770      	bx	lr

08003b28 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b082      	sub	sp, #8
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	68da      	ldr	r2, [r3, #12]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b3e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2220      	movs	r2, #32
 8003b44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003b48:	6878      	ldr	r0, [r7, #4]
 8003b4a:	f7ff fea9 	bl	80038a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003b4e:	2300      	movs	r3, #0
}
 8003b50:	4618      	mov	r0, r3
 8003b52:	3708      	adds	r7, #8
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}

08003b58 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b08c      	sub	sp, #48	@ 0x30
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	2b22      	cmp	r3, #34	@ 0x22
 8003b6a:	f040 80ae 	bne.w	8003cca <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b76:	d117      	bne.n	8003ba8 <UART_Receive_IT+0x50>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	691b      	ldr	r3, [r3, #16]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d113      	bne.n	8003ba8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003b80:	2300      	movs	r3, #0
 8003b82:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b88:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	b29b      	uxth	r3, r3
 8003b92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b96:	b29a      	uxth	r2, r3
 8003b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b9a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ba0:	1c9a      	adds	r2, r3, #2
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	629a      	str	r2, [r3, #40]	@ 0x28
 8003ba6:	e026      	b.n	8003bf6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bac:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003bba:	d007      	beq.n	8003bcc <UART_Receive_IT+0x74>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d10a      	bne.n	8003bda <UART_Receive_IT+0x82>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	691b      	ldr	r3, [r3, #16]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d106      	bne.n	8003bda <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	b2da      	uxtb	r2, r3
 8003bd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bd6:	701a      	strb	r2, [r3, #0]
 8003bd8:	e008      	b.n	8003bec <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	b2db      	uxtb	r3, r3
 8003be2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003be6:	b2da      	uxtb	r2, r3
 8003be8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bea:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bf0:	1c5a      	adds	r2, r3, #1
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003bfa:	b29b      	uxth	r3, r3
 8003bfc:	3b01      	subs	r3, #1
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	687a      	ldr	r2, [r7, #4]
 8003c02:	4619      	mov	r1, r3
 8003c04:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d15d      	bne.n	8003cc6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	68da      	ldr	r2, [r3, #12]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f022 0220 	bic.w	r2, r2, #32
 8003c18:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	68da      	ldr	r2, [r3, #12]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003c28:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	695a      	ldr	r2, [r3, #20]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f022 0201 	bic.w	r2, r2, #1
 8003c38:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2220      	movs	r2, #32
 8003c3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2200      	movs	r2, #0
 8003c46:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	d135      	bne.n	8003cbc <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2200      	movs	r2, #0
 8003c54:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	330c      	adds	r3, #12
 8003c5c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	e853 3f00 	ldrex	r3, [r3]
 8003c64:	613b      	str	r3, [r7, #16]
   return(result);
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	f023 0310 	bic.w	r3, r3, #16
 8003c6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	330c      	adds	r3, #12
 8003c74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c76:	623a      	str	r2, [r7, #32]
 8003c78:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c7a:	69f9      	ldr	r1, [r7, #28]
 8003c7c:	6a3a      	ldr	r2, [r7, #32]
 8003c7e:	e841 2300 	strex	r3, r2, [r1]
 8003c82:	61bb      	str	r3, [r7, #24]
   return(result);
 8003c84:	69bb      	ldr	r3, [r7, #24]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d1e5      	bne.n	8003c56 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f003 0310 	and.w	r3, r3, #16
 8003c94:	2b10      	cmp	r3, #16
 8003c96:	d10a      	bne.n	8003cae <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003c98:	2300      	movs	r3, #0
 8003c9a:	60fb      	str	r3, [r7, #12]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	60fb      	str	r3, [r7, #12]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	60fb      	str	r3, [r7, #12]
 8003cac:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003cb2:	4619      	mov	r1, r3
 8003cb4:	6878      	ldr	r0, [r7, #4]
 8003cb6:	f7ff fe0e 	bl	80038d6 <HAL_UARTEx_RxEventCallback>
 8003cba:	e002      	b.n	8003cc2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003cbc:	6878      	ldr	r0, [r7, #4]
 8003cbe:	f7ff fdf8 	bl	80038b2 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	e002      	b.n	8003ccc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	e000      	b.n	8003ccc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003cca:	2302      	movs	r3, #2
  }
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3730      	adds	r7, #48	@ 0x30
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}

08003cd4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b084      	sub	sp, #16
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	691b      	ldr	r3, [r3, #16]
 8003ce2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	68da      	ldr	r2, [r3, #12]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	430a      	orrs	r2, r1
 8003cf0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	689a      	ldr	r2, [r3, #8]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	691b      	ldr	r3, [r3, #16]
 8003cfa:	431a      	orrs	r2, r3
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	695b      	ldr	r3, [r3, #20]
 8003d00:	4313      	orrs	r3, r2
 8003d02:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	68db      	ldr	r3, [r3, #12]
 8003d0a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003d0e:	f023 030c 	bic.w	r3, r3, #12
 8003d12:	687a      	ldr	r2, [r7, #4]
 8003d14:	6812      	ldr	r2, [r2, #0]
 8003d16:	68b9      	ldr	r1, [r7, #8]
 8003d18:	430b      	orrs	r3, r1
 8003d1a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	695b      	ldr	r3, [r3, #20]
 8003d22:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	699a      	ldr	r2, [r3, #24]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	430a      	orrs	r2, r1
 8003d30:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a2c      	ldr	r2, [pc, #176]	@ (8003de8 <UART_SetConfig+0x114>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d103      	bne.n	8003d44 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003d3c:	f7fe fab0 	bl	80022a0 <HAL_RCC_GetPCLK2Freq>
 8003d40:	60f8      	str	r0, [r7, #12]
 8003d42:	e002      	b.n	8003d4a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003d44:	f7fe fa98 	bl	8002278 <HAL_RCC_GetPCLK1Freq>
 8003d48:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003d4a:	68fa      	ldr	r2, [r7, #12]
 8003d4c:	4613      	mov	r3, r2
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	4413      	add	r3, r2
 8003d52:	009a      	lsls	r2, r3, #2
 8003d54:	441a      	add	r2, r3
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	009b      	lsls	r3, r3, #2
 8003d5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d60:	4a22      	ldr	r2, [pc, #136]	@ (8003dec <UART_SetConfig+0x118>)
 8003d62:	fba2 2303 	umull	r2, r3, r2, r3
 8003d66:	095b      	lsrs	r3, r3, #5
 8003d68:	0119      	lsls	r1, r3, #4
 8003d6a:	68fa      	ldr	r2, [r7, #12]
 8003d6c:	4613      	mov	r3, r2
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	4413      	add	r3, r2
 8003d72:	009a      	lsls	r2, r3, #2
 8003d74:	441a      	add	r2, r3
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	009b      	lsls	r3, r3, #2
 8003d7c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d80:	4b1a      	ldr	r3, [pc, #104]	@ (8003dec <UART_SetConfig+0x118>)
 8003d82:	fba3 0302 	umull	r0, r3, r3, r2
 8003d86:	095b      	lsrs	r3, r3, #5
 8003d88:	2064      	movs	r0, #100	@ 0x64
 8003d8a:	fb00 f303 	mul.w	r3, r0, r3
 8003d8e:	1ad3      	subs	r3, r2, r3
 8003d90:	011b      	lsls	r3, r3, #4
 8003d92:	3332      	adds	r3, #50	@ 0x32
 8003d94:	4a15      	ldr	r2, [pc, #84]	@ (8003dec <UART_SetConfig+0x118>)
 8003d96:	fba2 2303 	umull	r2, r3, r2, r3
 8003d9a:	095b      	lsrs	r3, r3, #5
 8003d9c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003da0:	4419      	add	r1, r3
 8003da2:	68fa      	ldr	r2, [r7, #12]
 8003da4:	4613      	mov	r3, r2
 8003da6:	009b      	lsls	r3, r3, #2
 8003da8:	4413      	add	r3, r2
 8003daa:	009a      	lsls	r2, r3, #2
 8003dac:	441a      	add	r2, r3
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	009b      	lsls	r3, r3, #2
 8003db4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003db8:	4b0c      	ldr	r3, [pc, #48]	@ (8003dec <UART_SetConfig+0x118>)
 8003dba:	fba3 0302 	umull	r0, r3, r3, r2
 8003dbe:	095b      	lsrs	r3, r3, #5
 8003dc0:	2064      	movs	r0, #100	@ 0x64
 8003dc2:	fb00 f303 	mul.w	r3, r0, r3
 8003dc6:	1ad3      	subs	r3, r2, r3
 8003dc8:	011b      	lsls	r3, r3, #4
 8003dca:	3332      	adds	r3, #50	@ 0x32
 8003dcc:	4a07      	ldr	r2, [pc, #28]	@ (8003dec <UART_SetConfig+0x118>)
 8003dce:	fba2 2303 	umull	r2, r3, r2, r3
 8003dd2:	095b      	lsrs	r3, r3, #5
 8003dd4:	f003 020f 	and.w	r2, r3, #15
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	440a      	add	r2, r1
 8003dde:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003de0:	bf00      	nop
 8003de2:	3710      	adds	r7, #16
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}
 8003de8:	40013800 	.word	0x40013800
 8003dec:	51eb851f 	.word	0x51eb851f

08003df0 <__cvt>:
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003df6:	461d      	mov	r5, r3
 8003df8:	bfbb      	ittet	lt
 8003dfa:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8003dfe:	461d      	movlt	r5, r3
 8003e00:	2300      	movge	r3, #0
 8003e02:	232d      	movlt	r3, #45	@ 0x2d
 8003e04:	b088      	sub	sp, #32
 8003e06:	4614      	mov	r4, r2
 8003e08:	bfb8      	it	lt
 8003e0a:	4614      	movlt	r4, r2
 8003e0c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8003e0e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8003e10:	7013      	strb	r3, [r2, #0]
 8003e12:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003e14:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8003e18:	f023 0820 	bic.w	r8, r3, #32
 8003e1c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003e20:	d005      	beq.n	8003e2e <__cvt+0x3e>
 8003e22:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003e26:	d100      	bne.n	8003e2a <__cvt+0x3a>
 8003e28:	3601      	adds	r6, #1
 8003e2a:	2302      	movs	r3, #2
 8003e2c:	e000      	b.n	8003e30 <__cvt+0x40>
 8003e2e:	2303      	movs	r3, #3
 8003e30:	aa07      	add	r2, sp, #28
 8003e32:	9204      	str	r2, [sp, #16]
 8003e34:	aa06      	add	r2, sp, #24
 8003e36:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003e3a:	e9cd 3600 	strd	r3, r6, [sp]
 8003e3e:	4622      	mov	r2, r4
 8003e40:	462b      	mov	r3, r5
 8003e42:	f000 fe61 	bl	8004b08 <_dtoa_r>
 8003e46:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003e4a:	4607      	mov	r7, r0
 8003e4c:	d119      	bne.n	8003e82 <__cvt+0x92>
 8003e4e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8003e50:	07db      	lsls	r3, r3, #31
 8003e52:	d50e      	bpl.n	8003e72 <__cvt+0x82>
 8003e54:	eb00 0906 	add.w	r9, r0, r6
 8003e58:	2200      	movs	r2, #0
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	4620      	mov	r0, r4
 8003e5e:	4629      	mov	r1, r5
 8003e60:	f7fc fda2 	bl	80009a8 <__aeabi_dcmpeq>
 8003e64:	b108      	cbz	r0, 8003e6a <__cvt+0x7a>
 8003e66:	f8cd 901c 	str.w	r9, [sp, #28]
 8003e6a:	2230      	movs	r2, #48	@ 0x30
 8003e6c:	9b07      	ldr	r3, [sp, #28]
 8003e6e:	454b      	cmp	r3, r9
 8003e70:	d31e      	bcc.n	8003eb0 <__cvt+0xc0>
 8003e72:	4638      	mov	r0, r7
 8003e74:	9b07      	ldr	r3, [sp, #28]
 8003e76:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8003e78:	1bdb      	subs	r3, r3, r7
 8003e7a:	6013      	str	r3, [r2, #0]
 8003e7c:	b008      	add	sp, #32
 8003e7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e82:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003e86:	eb00 0906 	add.w	r9, r0, r6
 8003e8a:	d1e5      	bne.n	8003e58 <__cvt+0x68>
 8003e8c:	7803      	ldrb	r3, [r0, #0]
 8003e8e:	2b30      	cmp	r3, #48	@ 0x30
 8003e90:	d10a      	bne.n	8003ea8 <__cvt+0xb8>
 8003e92:	2200      	movs	r2, #0
 8003e94:	2300      	movs	r3, #0
 8003e96:	4620      	mov	r0, r4
 8003e98:	4629      	mov	r1, r5
 8003e9a:	f7fc fd85 	bl	80009a8 <__aeabi_dcmpeq>
 8003e9e:	b918      	cbnz	r0, 8003ea8 <__cvt+0xb8>
 8003ea0:	f1c6 0601 	rsb	r6, r6, #1
 8003ea4:	f8ca 6000 	str.w	r6, [sl]
 8003ea8:	f8da 3000 	ldr.w	r3, [sl]
 8003eac:	4499      	add	r9, r3
 8003eae:	e7d3      	b.n	8003e58 <__cvt+0x68>
 8003eb0:	1c59      	adds	r1, r3, #1
 8003eb2:	9107      	str	r1, [sp, #28]
 8003eb4:	701a      	strb	r2, [r3, #0]
 8003eb6:	e7d9      	b.n	8003e6c <__cvt+0x7c>

08003eb8 <__exponent>:
 8003eb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003eba:	2900      	cmp	r1, #0
 8003ebc:	bfb6      	itet	lt
 8003ebe:	232d      	movlt	r3, #45	@ 0x2d
 8003ec0:	232b      	movge	r3, #43	@ 0x2b
 8003ec2:	4249      	neglt	r1, r1
 8003ec4:	2909      	cmp	r1, #9
 8003ec6:	7002      	strb	r2, [r0, #0]
 8003ec8:	7043      	strb	r3, [r0, #1]
 8003eca:	dd29      	ble.n	8003f20 <__exponent+0x68>
 8003ecc:	f10d 0307 	add.w	r3, sp, #7
 8003ed0:	461d      	mov	r5, r3
 8003ed2:	270a      	movs	r7, #10
 8003ed4:	fbb1 f6f7 	udiv	r6, r1, r7
 8003ed8:	461a      	mov	r2, r3
 8003eda:	fb07 1416 	mls	r4, r7, r6, r1
 8003ede:	3430      	adds	r4, #48	@ 0x30
 8003ee0:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003ee4:	460c      	mov	r4, r1
 8003ee6:	2c63      	cmp	r4, #99	@ 0x63
 8003ee8:	4631      	mov	r1, r6
 8003eea:	f103 33ff 	add.w	r3, r3, #4294967295
 8003eee:	dcf1      	bgt.n	8003ed4 <__exponent+0x1c>
 8003ef0:	3130      	adds	r1, #48	@ 0x30
 8003ef2:	1e94      	subs	r4, r2, #2
 8003ef4:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003ef8:	4623      	mov	r3, r4
 8003efa:	1c41      	adds	r1, r0, #1
 8003efc:	42ab      	cmp	r3, r5
 8003efe:	d30a      	bcc.n	8003f16 <__exponent+0x5e>
 8003f00:	f10d 0309 	add.w	r3, sp, #9
 8003f04:	1a9b      	subs	r3, r3, r2
 8003f06:	42ac      	cmp	r4, r5
 8003f08:	bf88      	it	hi
 8003f0a:	2300      	movhi	r3, #0
 8003f0c:	3302      	adds	r3, #2
 8003f0e:	4403      	add	r3, r0
 8003f10:	1a18      	subs	r0, r3, r0
 8003f12:	b003      	add	sp, #12
 8003f14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f16:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003f1a:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003f1e:	e7ed      	b.n	8003efc <__exponent+0x44>
 8003f20:	2330      	movs	r3, #48	@ 0x30
 8003f22:	3130      	adds	r1, #48	@ 0x30
 8003f24:	7083      	strb	r3, [r0, #2]
 8003f26:	70c1      	strb	r1, [r0, #3]
 8003f28:	1d03      	adds	r3, r0, #4
 8003f2a:	e7f1      	b.n	8003f10 <__exponent+0x58>

08003f2c <_printf_float>:
 8003f2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f30:	b091      	sub	sp, #68	@ 0x44
 8003f32:	460c      	mov	r4, r1
 8003f34:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8003f38:	4616      	mov	r6, r2
 8003f3a:	461f      	mov	r7, r3
 8003f3c:	4605      	mov	r5, r0
 8003f3e:	f000 fcd3 	bl	80048e8 <_localeconv_r>
 8003f42:	6803      	ldr	r3, [r0, #0]
 8003f44:	4618      	mov	r0, r3
 8003f46:	9308      	str	r3, [sp, #32]
 8003f48:	f7fc f902 	bl	8000150 <strlen>
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	930e      	str	r3, [sp, #56]	@ 0x38
 8003f50:	f8d8 3000 	ldr.w	r3, [r8]
 8003f54:	9009      	str	r0, [sp, #36]	@ 0x24
 8003f56:	3307      	adds	r3, #7
 8003f58:	f023 0307 	bic.w	r3, r3, #7
 8003f5c:	f103 0208 	add.w	r2, r3, #8
 8003f60:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003f64:	f8d4 b000 	ldr.w	fp, [r4]
 8003f68:	f8c8 2000 	str.w	r2, [r8]
 8003f6c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003f70:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003f74:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003f76:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8003f7a:	f04f 32ff 	mov.w	r2, #4294967295
 8003f7e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003f82:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003f86:	4b9c      	ldr	r3, [pc, #624]	@ (80041f8 <_printf_float+0x2cc>)
 8003f88:	f7fc fd40 	bl	8000a0c <__aeabi_dcmpun>
 8003f8c:	bb70      	cbnz	r0, 8003fec <_printf_float+0xc0>
 8003f8e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003f92:	f04f 32ff 	mov.w	r2, #4294967295
 8003f96:	4b98      	ldr	r3, [pc, #608]	@ (80041f8 <_printf_float+0x2cc>)
 8003f98:	f7fc fd1a 	bl	80009d0 <__aeabi_dcmple>
 8003f9c:	bb30      	cbnz	r0, 8003fec <_printf_float+0xc0>
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	4640      	mov	r0, r8
 8003fa4:	4649      	mov	r1, r9
 8003fa6:	f7fc fd09 	bl	80009bc <__aeabi_dcmplt>
 8003faa:	b110      	cbz	r0, 8003fb2 <_printf_float+0x86>
 8003fac:	232d      	movs	r3, #45	@ 0x2d
 8003fae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003fb2:	4a92      	ldr	r2, [pc, #584]	@ (80041fc <_printf_float+0x2d0>)
 8003fb4:	4b92      	ldr	r3, [pc, #584]	@ (8004200 <_printf_float+0x2d4>)
 8003fb6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003fba:	bf94      	ite	ls
 8003fbc:	4690      	movls	r8, r2
 8003fbe:	4698      	movhi	r8, r3
 8003fc0:	2303      	movs	r3, #3
 8003fc2:	f04f 0900 	mov.w	r9, #0
 8003fc6:	6123      	str	r3, [r4, #16]
 8003fc8:	f02b 0304 	bic.w	r3, fp, #4
 8003fcc:	6023      	str	r3, [r4, #0]
 8003fce:	4633      	mov	r3, r6
 8003fd0:	4621      	mov	r1, r4
 8003fd2:	4628      	mov	r0, r5
 8003fd4:	9700      	str	r7, [sp, #0]
 8003fd6:	aa0f      	add	r2, sp, #60	@ 0x3c
 8003fd8:	f000 f9d4 	bl	8004384 <_printf_common>
 8003fdc:	3001      	adds	r0, #1
 8003fde:	f040 8090 	bne.w	8004102 <_printf_float+0x1d6>
 8003fe2:	f04f 30ff 	mov.w	r0, #4294967295
 8003fe6:	b011      	add	sp, #68	@ 0x44
 8003fe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fec:	4642      	mov	r2, r8
 8003fee:	464b      	mov	r3, r9
 8003ff0:	4640      	mov	r0, r8
 8003ff2:	4649      	mov	r1, r9
 8003ff4:	f7fc fd0a 	bl	8000a0c <__aeabi_dcmpun>
 8003ff8:	b148      	cbz	r0, 800400e <_printf_float+0xe2>
 8003ffa:	464b      	mov	r3, r9
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	bfb8      	it	lt
 8004000:	232d      	movlt	r3, #45	@ 0x2d
 8004002:	4a80      	ldr	r2, [pc, #512]	@ (8004204 <_printf_float+0x2d8>)
 8004004:	bfb8      	it	lt
 8004006:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800400a:	4b7f      	ldr	r3, [pc, #508]	@ (8004208 <_printf_float+0x2dc>)
 800400c:	e7d3      	b.n	8003fb6 <_printf_float+0x8a>
 800400e:	6863      	ldr	r3, [r4, #4]
 8004010:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004014:	1c5a      	adds	r2, r3, #1
 8004016:	d13f      	bne.n	8004098 <_printf_float+0x16c>
 8004018:	2306      	movs	r3, #6
 800401a:	6063      	str	r3, [r4, #4]
 800401c:	2200      	movs	r2, #0
 800401e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8004022:	6023      	str	r3, [r4, #0]
 8004024:	9206      	str	r2, [sp, #24]
 8004026:	aa0e      	add	r2, sp, #56	@ 0x38
 8004028:	e9cd a204 	strd	sl, r2, [sp, #16]
 800402c:	aa0d      	add	r2, sp, #52	@ 0x34
 800402e:	9203      	str	r2, [sp, #12]
 8004030:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004034:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004038:	6863      	ldr	r3, [r4, #4]
 800403a:	4642      	mov	r2, r8
 800403c:	9300      	str	r3, [sp, #0]
 800403e:	4628      	mov	r0, r5
 8004040:	464b      	mov	r3, r9
 8004042:	910a      	str	r1, [sp, #40]	@ 0x28
 8004044:	f7ff fed4 	bl	8003df0 <__cvt>
 8004048:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800404a:	4680      	mov	r8, r0
 800404c:	2947      	cmp	r1, #71	@ 0x47
 800404e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004050:	d128      	bne.n	80040a4 <_printf_float+0x178>
 8004052:	1cc8      	adds	r0, r1, #3
 8004054:	db02      	blt.n	800405c <_printf_float+0x130>
 8004056:	6863      	ldr	r3, [r4, #4]
 8004058:	4299      	cmp	r1, r3
 800405a:	dd40      	ble.n	80040de <_printf_float+0x1b2>
 800405c:	f1aa 0a02 	sub.w	sl, sl, #2
 8004060:	fa5f fa8a 	uxtb.w	sl, sl
 8004064:	4652      	mov	r2, sl
 8004066:	3901      	subs	r1, #1
 8004068:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800406c:	910d      	str	r1, [sp, #52]	@ 0x34
 800406e:	f7ff ff23 	bl	8003eb8 <__exponent>
 8004072:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004074:	4681      	mov	r9, r0
 8004076:	1813      	adds	r3, r2, r0
 8004078:	2a01      	cmp	r2, #1
 800407a:	6123      	str	r3, [r4, #16]
 800407c:	dc02      	bgt.n	8004084 <_printf_float+0x158>
 800407e:	6822      	ldr	r2, [r4, #0]
 8004080:	07d2      	lsls	r2, r2, #31
 8004082:	d501      	bpl.n	8004088 <_printf_float+0x15c>
 8004084:	3301      	adds	r3, #1
 8004086:	6123      	str	r3, [r4, #16]
 8004088:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800408c:	2b00      	cmp	r3, #0
 800408e:	d09e      	beq.n	8003fce <_printf_float+0xa2>
 8004090:	232d      	movs	r3, #45	@ 0x2d
 8004092:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004096:	e79a      	b.n	8003fce <_printf_float+0xa2>
 8004098:	2947      	cmp	r1, #71	@ 0x47
 800409a:	d1bf      	bne.n	800401c <_printf_float+0xf0>
 800409c:	2b00      	cmp	r3, #0
 800409e:	d1bd      	bne.n	800401c <_printf_float+0xf0>
 80040a0:	2301      	movs	r3, #1
 80040a2:	e7ba      	b.n	800401a <_printf_float+0xee>
 80040a4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80040a8:	d9dc      	bls.n	8004064 <_printf_float+0x138>
 80040aa:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80040ae:	d118      	bne.n	80040e2 <_printf_float+0x1b6>
 80040b0:	2900      	cmp	r1, #0
 80040b2:	6863      	ldr	r3, [r4, #4]
 80040b4:	dd0b      	ble.n	80040ce <_printf_float+0x1a2>
 80040b6:	6121      	str	r1, [r4, #16]
 80040b8:	b913      	cbnz	r3, 80040c0 <_printf_float+0x194>
 80040ba:	6822      	ldr	r2, [r4, #0]
 80040bc:	07d0      	lsls	r0, r2, #31
 80040be:	d502      	bpl.n	80040c6 <_printf_float+0x19a>
 80040c0:	3301      	adds	r3, #1
 80040c2:	440b      	add	r3, r1
 80040c4:	6123      	str	r3, [r4, #16]
 80040c6:	f04f 0900 	mov.w	r9, #0
 80040ca:	65a1      	str	r1, [r4, #88]	@ 0x58
 80040cc:	e7dc      	b.n	8004088 <_printf_float+0x15c>
 80040ce:	b913      	cbnz	r3, 80040d6 <_printf_float+0x1aa>
 80040d0:	6822      	ldr	r2, [r4, #0]
 80040d2:	07d2      	lsls	r2, r2, #31
 80040d4:	d501      	bpl.n	80040da <_printf_float+0x1ae>
 80040d6:	3302      	adds	r3, #2
 80040d8:	e7f4      	b.n	80040c4 <_printf_float+0x198>
 80040da:	2301      	movs	r3, #1
 80040dc:	e7f2      	b.n	80040c4 <_printf_float+0x198>
 80040de:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80040e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80040e4:	4299      	cmp	r1, r3
 80040e6:	db05      	blt.n	80040f4 <_printf_float+0x1c8>
 80040e8:	6823      	ldr	r3, [r4, #0]
 80040ea:	6121      	str	r1, [r4, #16]
 80040ec:	07d8      	lsls	r0, r3, #31
 80040ee:	d5ea      	bpl.n	80040c6 <_printf_float+0x19a>
 80040f0:	1c4b      	adds	r3, r1, #1
 80040f2:	e7e7      	b.n	80040c4 <_printf_float+0x198>
 80040f4:	2900      	cmp	r1, #0
 80040f6:	bfcc      	ite	gt
 80040f8:	2201      	movgt	r2, #1
 80040fa:	f1c1 0202 	rsble	r2, r1, #2
 80040fe:	4413      	add	r3, r2
 8004100:	e7e0      	b.n	80040c4 <_printf_float+0x198>
 8004102:	6823      	ldr	r3, [r4, #0]
 8004104:	055a      	lsls	r2, r3, #21
 8004106:	d407      	bmi.n	8004118 <_printf_float+0x1ec>
 8004108:	6923      	ldr	r3, [r4, #16]
 800410a:	4642      	mov	r2, r8
 800410c:	4631      	mov	r1, r6
 800410e:	4628      	mov	r0, r5
 8004110:	47b8      	blx	r7
 8004112:	3001      	adds	r0, #1
 8004114:	d12b      	bne.n	800416e <_printf_float+0x242>
 8004116:	e764      	b.n	8003fe2 <_printf_float+0xb6>
 8004118:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800411c:	f240 80dc 	bls.w	80042d8 <_printf_float+0x3ac>
 8004120:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004124:	2200      	movs	r2, #0
 8004126:	2300      	movs	r3, #0
 8004128:	f7fc fc3e 	bl	80009a8 <__aeabi_dcmpeq>
 800412c:	2800      	cmp	r0, #0
 800412e:	d033      	beq.n	8004198 <_printf_float+0x26c>
 8004130:	2301      	movs	r3, #1
 8004132:	4631      	mov	r1, r6
 8004134:	4628      	mov	r0, r5
 8004136:	4a35      	ldr	r2, [pc, #212]	@ (800420c <_printf_float+0x2e0>)
 8004138:	47b8      	blx	r7
 800413a:	3001      	adds	r0, #1
 800413c:	f43f af51 	beq.w	8003fe2 <_printf_float+0xb6>
 8004140:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004144:	4543      	cmp	r3, r8
 8004146:	db02      	blt.n	800414e <_printf_float+0x222>
 8004148:	6823      	ldr	r3, [r4, #0]
 800414a:	07d8      	lsls	r0, r3, #31
 800414c:	d50f      	bpl.n	800416e <_printf_float+0x242>
 800414e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004152:	4631      	mov	r1, r6
 8004154:	4628      	mov	r0, r5
 8004156:	47b8      	blx	r7
 8004158:	3001      	adds	r0, #1
 800415a:	f43f af42 	beq.w	8003fe2 <_printf_float+0xb6>
 800415e:	f04f 0900 	mov.w	r9, #0
 8004162:	f108 38ff 	add.w	r8, r8, #4294967295
 8004166:	f104 0a1a 	add.w	sl, r4, #26
 800416a:	45c8      	cmp	r8, r9
 800416c:	dc09      	bgt.n	8004182 <_printf_float+0x256>
 800416e:	6823      	ldr	r3, [r4, #0]
 8004170:	079b      	lsls	r3, r3, #30
 8004172:	f100 8102 	bmi.w	800437a <_printf_float+0x44e>
 8004176:	68e0      	ldr	r0, [r4, #12]
 8004178:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800417a:	4298      	cmp	r0, r3
 800417c:	bfb8      	it	lt
 800417e:	4618      	movlt	r0, r3
 8004180:	e731      	b.n	8003fe6 <_printf_float+0xba>
 8004182:	2301      	movs	r3, #1
 8004184:	4652      	mov	r2, sl
 8004186:	4631      	mov	r1, r6
 8004188:	4628      	mov	r0, r5
 800418a:	47b8      	blx	r7
 800418c:	3001      	adds	r0, #1
 800418e:	f43f af28 	beq.w	8003fe2 <_printf_float+0xb6>
 8004192:	f109 0901 	add.w	r9, r9, #1
 8004196:	e7e8      	b.n	800416a <_printf_float+0x23e>
 8004198:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800419a:	2b00      	cmp	r3, #0
 800419c:	dc38      	bgt.n	8004210 <_printf_float+0x2e4>
 800419e:	2301      	movs	r3, #1
 80041a0:	4631      	mov	r1, r6
 80041a2:	4628      	mov	r0, r5
 80041a4:	4a19      	ldr	r2, [pc, #100]	@ (800420c <_printf_float+0x2e0>)
 80041a6:	47b8      	blx	r7
 80041a8:	3001      	adds	r0, #1
 80041aa:	f43f af1a 	beq.w	8003fe2 <_printf_float+0xb6>
 80041ae:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80041b2:	ea59 0303 	orrs.w	r3, r9, r3
 80041b6:	d102      	bne.n	80041be <_printf_float+0x292>
 80041b8:	6823      	ldr	r3, [r4, #0]
 80041ba:	07d9      	lsls	r1, r3, #31
 80041bc:	d5d7      	bpl.n	800416e <_printf_float+0x242>
 80041be:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80041c2:	4631      	mov	r1, r6
 80041c4:	4628      	mov	r0, r5
 80041c6:	47b8      	blx	r7
 80041c8:	3001      	adds	r0, #1
 80041ca:	f43f af0a 	beq.w	8003fe2 <_printf_float+0xb6>
 80041ce:	f04f 0a00 	mov.w	sl, #0
 80041d2:	f104 0b1a 	add.w	fp, r4, #26
 80041d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80041d8:	425b      	negs	r3, r3
 80041da:	4553      	cmp	r3, sl
 80041dc:	dc01      	bgt.n	80041e2 <_printf_float+0x2b6>
 80041de:	464b      	mov	r3, r9
 80041e0:	e793      	b.n	800410a <_printf_float+0x1de>
 80041e2:	2301      	movs	r3, #1
 80041e4:	465a      	mov	r2, fp
 80041e6:	4631      	mov	r1, r6
 80041e8:	4628      	mov	r0, r5
 80041ea:	47b8      	blx	r7
 80041ec:	3001      	adds	r0, #1
 80041ee:	f43f aef8 	beq.w	8003fe2 <_printf_float+0xb6>
 80041f2:	f10a 0a01 	add.w	sl, sl, #1
 80041f6:	e7ee      	b.n	80041d6 <_printf_float+0x2aa>
 80041f8:	7fefffff 	.word	0x7fefffff
 80041fc:	0800678e 	.word	0x0800678e
 8004200:	08006792 	.word	0x08006792
 8004204:	08006796 	.word	0x08006796
 8004208:	0800679a 	.word	0x0800679a
 800420c:	0800679e 	.word	0x0800679e
 8004210:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004212:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004216:	4553      	cmp	r3, sl
 8004218:	bfa8      	it	ge
 800421a:	4653      	movge	r3, sl
 800421c:	2b00      	cmp	r3, #0
 800421e:	4699      	mov	r9, r3
 8004220:	dc36      	bgt.n	8004290 <_printf_float+0x364>
 8004222:	f04f 0b00 	mov.w	fp, #0
 8004226:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800422a:	f104 021a 	add.w	r2, r4, #26
 800422e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004230:	930a      	str	r3, [sp, #40]	@ 0x28
 8004232:	eba3 0309 	sub.w	r3, r3, r9
 8004236:	455b      	cmp	r3, fp
 8004238:	dc31      	bgt.n	800429e <_printf_float+0x372>
 800423a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800423c:	459a      	cmp	sl, r3
 800423e:	dc3a      	bgt.n	80042b6 <_printf_float+0x38a>
 8004240:	6823      	ldr	r3, [r4, #0]
 8004242:	07da      	lsls	r2, r3, #31
 8004244:	d437      	bmi.n	80042b6 <_printf_float+0x38a>
 8004246:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004248:	ebaa 0903 	sub.w	r9, sl, r3
 800424c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800424e:	ebaa 0303 	sub.w	r3, sl, r3
 8004252:	4599      	cmp	r9, r3
 8004254:	bfa8      	it	ge
 8004256:	4699      	movge	r9, r3
 8004258:	f1b9 0f00 	cmp.w	r9, #0
 800425c:	dc33      	bgt.n	80042c6 <_printf_float+0x39a>
 800425e:	f04f 0800 	mov.w	r8, #0
 8004262:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004266:	f104 0b1a 	add.w	fp, r4, #26
 800426a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800426c:	ebaa 0303 	sub.w	r3, sl, r3
 8004270:	eba3 0309 	sub.w	r3, r3, r9
 8004274:	4543      	cmp	r3, r8
 8004276:	f77f af7a 	ble.w	800416e <_printf_float+0x242>
 800427a:	2301      	movs	r3, #1
 800427c:	465a      	mov	r2, fp
 800427e:	4631      	mov	r1, r6
 8004280:	4628      	mov	r0, r5
 8004282:	47b8      	blx	r7
 8004284:	3001      	adds	r0, #1
 8004286:	f43f aeac 	beq.w	8003fe2 <_printf_float+0xb6>
 800428a:	f108 0801 	add.w	r8, r8, #1
 800428e:	e7ec      	b.n	800426a <_printf_float+0x33e>
 8004290:	4642      	mov	r2, r8
 8004292:	4631      	mov	r1, r6
 8004294:	4628      	mov	r0, r5
 8004296:	47b8      	blx	r7
 8004298:	3001      	adds	r0, #1
 800429a:	d1c2      	bne.n	8004222 <_printf_float+0x2f6>
 800429c:	e6a1      	b.n	8003fe2 <_printf_float+0xb6>
 800429e:	2301      	movs	r3, #1
 80042a0:	4631      	mov	r1, r6
 80042a2:	4628      	mov	r0, r5
 80042a4:	920a      	str	r2, [sp, #40]	@ 0x28
 80042a6:	47b8      	blx	r7
 80042a8:	3001      	adds	r0, #1
 80042aa:	f43f ae9a 	beq.w	8003fe2 <_printf_float+0xb6>
 80042ae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80042b0:	f10b 0b01 	add.w	fp, fp, #1
 80042b4:	e7bb      	b.n	800422e <_printf_float+0x302>
 80042b6:	4631      	mov	r1, r6
 80042b8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80042bc:	4628      	mov	r0, r5
 80042be:	47b8      	blx	r7
 80042c0:	3001      	adds	r0, #1
 80042c2:	d1c0      	bne.n	8004246 <_printf_float+0x31a>
 80042c4:	e68d      	b.n	8003fe2 <_printf_float+0xb6>
 80042c6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80042c8:	464b      	mov	r3, r9
 80042ca:	4631      	mov	r1, r6
 80042cc:	4628      	mov	r0, r5
 80042ce:	4442      	add	r2, r8
 80042d0:	47b8      	blx	r7
 80042d2:	3001      	adds	r0, #1
 80042d4:	d1c3      	bne.n	800425e <_printf_float+0x332>
 80042d6:	e684      	b.n	8003fe2 <_printf_float+0xb6>
 80042d8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80042dc:	f1ba 0f01 	cmp.w	sl, #1
 80042e0:	dc01      	bgt.n	80042e6 <_printf_float+0x3ba>
 80042e2:	07db      	lsls	r3, r3, #31
 80042e4:	d536      	bpl.n	8004354 <_printf_float+0x428>
 80042e6:	2301      	movs	r3, #1
 80042e8:	4642      	mov	r2, r8
 80042ea:	4631      	mov	r1, r6
 80042ec:	4628      	mov	r0, r5
 80042ee:	47b8      	blx	r7
 80042f0:	3001      	adds	r0, #1
 80042f2:	f43f ae76 	beq.w	8003fe2 <_printf_float+0xb6>
 80042f6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80042fa:	4631      	mov	r1, r6
 80042fc:	4628      	mov	r0, r5
 80042fe:	47b8      	blx	r7
 8004300:	3001      	adds	r0, #1
 8004302:	f43f ae6e 	beq.w	8003fe2 <_printf_float+0xb6>
 8004306:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800430a:	2200      	movs	r2, #0
 800430c:	2300      	movs	r3, #0
 800430e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004312:	f7fc fb49 	bl	80009a8 <__aeabi_dcmpeq>
 8004316:	b9c0      	cbnz	r0, 800434a <_printf_float+0x41e>
 8004318:	4653      	mov	r3, sl
 800431a:	f108 0201 	add.w	r2, r8, #1
 800431e:	4631      	mov	r1, r6
 8004320:	4628      	mov	r0, r5
 8004322:	47b8      	blx	r7
 8004324:	3001      	adds	r0, #1
 8004326:	d10c      	bne.n	8004342 <_printf_float+0x416>
 8004328:	e65b      	b.n	8003fe2 <_printf_float+0xb6>
 800432a:	2301      	movs	r3, #1
 800432c:	465a      	mov	r2, fp
 800432e:	4631      	mov	r1, r6
 8004330:	4628      	mov	r0, r5
 8004332:	47b8      	blx	r7
 8004334:	3001      	adds	r0, #1
 8004336:	f43f ae54 	beq.w	8003fe2 <_printf_float+0xb6>
 800433a:	f108 0801 	add.w	r8, r8, #1
 800433e:	45d0      	cmp	r8, sl
 8004340:	dbf3      	blt.n	800432a <_printf_float+0x3fe>
 8004342:	464b      	mov	r3, r9
 8004344:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004348:	e6e0      	b.n	800410c <_printf_float+0x1e0>
 800434a:	f04f 0800 	mov.w	r8, #0
 800434e:	f104 0b1a 	add.w	fp, r4, #26
 8004352:	e7f4      	b.n	800433e <_printf_float+0x412>
 8004354:	2301      	movs	r3, #1
 8004356:	4642      	mov	r2, r8
 8004358:	e7e1      	b.n	800431e <_printf_float+0x3f2>
 800435a:	2301      	movs	r3, #1
 800435c:	464a      	mov	r2, r9
 800435e:	4631      	mov	r1, r6
 8004360:	4628      	mov	r0, r5
 8004362:	47b8      	blx	r7
 8004364:	3001      	adds	r0, #1
 8004366:	f43f ae3c 	beq.w	8003fe2 <_printf_float+0xb6>
 800436a:	f108 0801 	add.w	r8, r8, #1
 800436e:	68e3      	ldr	r3, [r4, #12]
 8004370:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004372:	1a5b      	subs	r3, r3, r1
 8004374:	4543      	cmp	r3, r8
 8004376:	dcf0      	bgt.n	800435a <_printf_float+0x42e>
 8004378:	e6fd      	b.n	8004176 <_printf_float+0x24a>
 800437a:	f04f 0800 	mov.w	r8, #0
 800437e:	f104 0919 	add.w	r9, r4, #25
 8004382:	e7f4      	b.n	800436e <_printf_float+0x442>

08004384 <_printf_common>:
 8004384:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004388:	4616      	mov	r6, r2
 800438a:	4698      	mov	r8, r3
 800438c:	688a      	ldr	r2, [r1, #8]
 800438e:	690b      	ldr	r3, [r1, #16]
 8004390:	4607      	mov	r7, r0
 8004392:	4293      	cmp	r3, r2
 8004394:	bfb8      	it	lt
 8004396:	4613      	movlt	r3, r2
 8004398:	6033      	str	r3, [r6, #0]
 800439a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800439e:	460c      	mov	r4, r1
 80043a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80043a4:	b10a      	cbz	r2, 80043aa <_printf_common+0x26>
 80043a6:	3301      	adds	r3, #1
 80043a8:	6033      	str	r3, [r6, #0]
 80043aa:	6823      	ldr	r3, [r4, #0]
 80043ac:	0699      	lsls	r1, r3, #26
 80043ae:	bf42      	ittt	mi
 80043b0:	6833      	ldrmi	r3, [r6, #0]
 80043b2:	3302      	addmi	r3, #2
 80043b4:	6033      	strmi	r3, [r6, #0]
 80043b6:	6825      	ldr	r5, [r4, #0]
 80043b8:	f015 0506 	ands.w	r5, r5, #6
 80043bc:	d106      	bne.n	80043cc <_printf_common+0x48>
 80043be:	f104 0a19 	add.w	sl, r4, #25
 80043c2:	68e3      	ldr	r3, [r4, #12]
 80043c4:	6832      	ldr	r2, [r6, #0]
 80043c6:	1a9b      	subs	r3, r3, r2
 80043c8:	42ab      	cmp	r3, r5
 80043ca:	dc2b      	bgt.n	8004424 <_printf_common+0xa0>
 80043cc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80043d0:	6822      	ldr	r2, [r4, #0]
 80043d2:	3b00      	subs	r3, #0
 80043d4:	bf18      	it	ne
 80043d6:	2301      	movne	r3, #1
 80043d8:	0692      	lsls	r2, r2, #26
 80043da:	d430      	bmi.n	800443e <_printf_common+0xba>
 80043dc:	4641      	mov	r1, r8
 80043de:	4638      	mov	r0, r7
 80043e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80043e4:	47c8      	blx	r9
 80043e6:	3001      	adds	r0, #1
 80043e8:	d023      	beq.n	8004432 <_printf_common+0xae>
 80043ea:	6823      	ldr	r3, [r4, #0]
 80043ec:	6922      	ldr	r2, [r4, #16]
 80043ee:	f003 0306 	and.w	r3, r3, #6
 80043f2:	2b04      	cmp	r3, #4
 80043f4:	bf14      	ite	ne
 80043f6:	2500      	movne	r5, #0
 80043f8:	6833      	ldreq	r3, [r6, #0]
 80043fa:	f04f 0600 	mov.w	r6, #0
 80043fe:	bf08      	it	eq
 8004400:	68e5      	ldreq	r5, [r4, #12]
 8004402:	f104 041a 	add.w	r4, r4, #26
 8004406:	bf08      	it	eq
 8004408:	1aed      	subeq	r5, r5, r3
 800440a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800440e:	bf08      	it	eq
 8004410:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004414:	4293      	cmp	r3, r2
 8004416:	bfc4      	itt	gt
 8004418:	1a9b      	subgt	r3, r3, r2
 800441a:	18ed      	addgt	r5, r5, r3
 800441c:	42b5      	cmp	r5, r6
 800441e:	d11a      	bne.n	8004456 <_printf_common+0xd2>
 8004420:	2000      	movs	r0, #0
 8004422:	e008      	b.n	8004436 <_printf_common+0xb2>
 8004424:	2301      	movs	r3, #1
 8004426:	4652      	mov	r2, sl
 8004428:	4641      	mov	r1, r8
 800442a:	4638      	mov	r0, r7
 800442c:	47c8      	blx	r9
 800442e:	3001      	adds	r0, #1
 8004430:	d103      	bne.n	800443a <_printf_common+0xb6>
 8004432:	f04f 30ff 	mov.w	r0, #4294967295
 8004436:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800443a:	3501      	adds	r5, #1
 800443c:	e7c1      	b.n	80043c2 <_printf_common+0x3e>
 800443e:	2030      	movs	r0, #48	@ 0x30
 8004440:	18e1      	adds	r1, r4, r3
 8004442:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004446:	1c5a      	adds	r2, r3, #1
 8004448:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800444c:	4422      	add	r2, r4
 800444e:	3302      	adds	r3, #2
 8004450:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004454:	e7c2      	b.n	80043dc <_printf_common+0x58>
 8004456:	2301      	movs	r3, #1
 8004458:	4622      	mov	r2, r4
 800445a:	4641      	mov	r1, r8
 800445c:	4638      	mov	r0, r7
 800445e:	47c8      	blx	r9
 8004460:	3001      	adds	r0, #1
 8004462:	d0e6      	beq.n	8004432 <_printf_common+0xae>
 8004464:	3601      	adds	r6, #1
 8004466:	e7d9      	b.n	800441c <_printf_common+0x98>

08004468 <_printf_i>:
 8004468:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800446c:	7e0f      	ldrb	r7, [r1, #24]
 800446e:	4691      	mov	r9, r2
 8004470:	2f78      	cmp	r7, #120	@ 0x78
 8004472:	4680      	mov	r8, r0
 8004474:	460c      	mov	r4, r1
 8004476:	469a      	mov	sl, r3
 8004478:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800447a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800447e:	d807      	bhi.n	8004490 <_printf_i+0x28>
 8004480:	2f62      	cmp	r7, #98	@ 0x62
 8004482:	d80a      	bhi.n	800449a <_printf_i+0x32>
 8004484:	2f00      	cmp	r7, #0
 8004486:	f000 80d3 	beq.w	8004630 <_printf_i+0x1c8>
 800448a:	2f58      	cmp	r7, #88	@ 0x58
 800448c:	f000 80ba 	beq.w	8004604 <_printf_i+0x19c>
 8004490:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004494:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004498:	e03a      	b.n	8004510 <_printf_i+0xa8>
 800449a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800449e:	2b15      	cmp	r3, #21
 80044a0:	d8f6      	bhi.n	8004490 <_printf_i+0x28>
 80044a2:	a101      	add	r1, pc, #4	@ (adr r1, 80044a8 <_printf_i+0x40>)
 80044a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80044a8:	08004501 	.word	0x08004501
 80044ac:	08004515 	.word	0x08004515
 80044b0:	08004491 	.word	0x08004491
 80044b4:	08004491 	.word	0x08004491
 80044b8:	08004491 	.word	0x08004491
 80044bc:	08004491 	.word	0x08004491
 80044c0:	08004515 	.word	0x08004515
 80044c4:	08004491 	.word	0x08004491
 80044c8:	08004491 	.word	0x08004491
 80044cc:	08004491 	.word	0x08004491
 80044d0:	08004491 	.word	0x08004491
 80044d4:	08004617 	.word	0x08004617
 80044d8:	0800453f 	.word	0x0800453f
 80044dc:	080045d1 	.word	0x080045d1
 80044e0:	08004491 	.word	0x08004491
 80044e4:	08004491 	.word	0x08004491
 80044e8:	08004639 	.word	0x08004639
 80044ec:	08004491 	.word	0x08004491
 80044f0:	0800453f 	.word	0x0800453f
 80044f4:	08004491 	.word	0x08004491
 80044f8:	08004491 	.word	0x08004491
 80044fc:	080045d9 	.word	0x080045d9
 8004500:	6833      	ldr	r3, [r6, #0]
 8004502:	1d1a      	adds	r2, r3, #4
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	6032      	str	r2, [r6, #0]
 8004508:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800450c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004510:	2301      	movs	r3, #1
 8004512:	e09e      	b.n	8004652 <_printf_i+0x1ea>
 8004514:	6833      	ldr	r3, [r6, #0]
 8004516:	6820      	ldr	r0, [r4, #0]
 8004518:	1d19      	adds	r1, r3, #4
 800451a:	6031      	str	r1, [r6, #0]
 800451c:	0606      	lsls	r6, r0, #24
 800451e:	d501      	bpl.n	8004524 <_printf_i+0xbc>
 8004520:	681d      	ldr	r5, [r3, #0]
 8004522:	e003      	b.n	800452c <_printf_i+0xc4>
 8004524:	0645      	lsls	r5, r0, #25
 8004526:	d5fb      	bpl.n	8004520 <_printf_i+0xb8>
 8004528:	f9b3 5000 	ldrsh.w	r5, [r3]
 800452c:	2d00      	cmp	r5, #0
 800452e:	da03      	bge.n	8004538 <_printf_i+0xd0>
 8004530:	232d      	movs	r3, #45	@ 0x2d
 8004532:	426d      	negs	r5, r5
 8004534:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004538:	230a      	movs	r3, #10
 800453a:	4859      	ldr	r0, [pc, #356]	@ (80046a0 <_printf_i+0x238>)
 800453c:	e011      	b.n	8004562 <_printf_i+0xfa>
 800453e:	6821      	ldr	r1, [r4, #0]
 8004540:	6833      	ldr	r3, [r6, #0]
 8004542:	0608      	lsls	r0, r1, #24
 8004544:	f853 5b04 	ldr.w	r5, [r3], #4
 8004548:	d402      	bmi.n	8004550 <_printf_i+0xe8>
 800454a:	0649      	lsls	r1, r1, #25
 800454c:	bf48      	it	mi
 800454e:	b2ad      	uxthmi	r5, r5
 8004550:	2f6f      	cmp	r7, #111	@ 0x6f
 8004552:	6033      	str	r3, [r6, #0]
 8004554:	bf14      	ite	ne
 8004556:	230a      	movne	r3, #10
 8004558:	2308      	moveq	r3, #8
 800455a:	4851      	ldr	r0, [pc, #324]	@ (80046a0 <_printf_i+0x238>)
 800455c:	2100      	movs	r1, #0
 800455e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004562:	6866      	ldr	r6, [r4, #4]
 8004564:	2e00      	cmp	r6, #0
 8004566:	bfa8      	it	ge
 8004568:	6821      	ldrge	r1, [r4, #0]
 800456a:	60a6      	str	r6, [r4, #8]
 800456c:	bfa4      	itt	ge
 800456e:	f021 0104 	bicge.w	r1, r1, #4
 8004572:	6021      	strge	r1, [r4, #0]
 8004574:	b90d      	cbnz	r5, 800457a <_printf_i+0x112>
 8004576:	2e00      	cmp	r6, #0
 8004578:	d04b      	beq.n	8004612 <_printf_i+0x1aa>
 800457a:	4616      	mov	r6, r2
 800457c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004580:	fb03 5711 	mls	r7, r3, r1, r5
 8004584:	5dc7      	ldrb	r7, [r0, r7]
 8004586:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800458a:	462f      	mov	r7, r5
 800458c:	42bb      	cmp	r3, r7
 800458e:	460d      	mov	r5, r1
 8004590:	d9f4      	bls.n	800457c <_printf_i+0x114>
 8004592:	2b08      	cmp	r3, #8
 8004594:	d10b      	bne.n	80045ae <_printf_i+0x146>
 8004596:	6823      	ldr	r3, [r4, #0]
 8004598:	07df      	lsls	r7, r3, #31
 800459a:	d508      	bpl.n	80045ae <_printf_i+0x146>
 800459c:	6923      	ldr	r3, [r4, #16]
 800459e:	6861      	ldr	r1, [r4, #4]
 80045a0:	4299      	cmp	r1, r3
 80045a2:	bfde      	ittt	le
 80045a4:	2330      	movle	r3, #48	@ 0x30
 80045a6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80045aa:	f106 36ff 	addle.w	r6, r6, #4294967295
 80045ae:	1b92      	subs	r2, r2, r6
 80045b0:	6122      	str	r2, [r4, #16]
 80045b2:	464b      	mov	r3, r9
 80045b4:	4621      	mov	r1, r4
 80045b6:	4640      	mov	r0, r8
 80045b8:	f8cd a000 	str.w	sl, [sp]
 80045bc:	aa03      	add	r2, sp, #12
 80045be:	f7ff fee1 	bl	8004384 <_printf_common>
 80045c2:	3001      	adds	r0, #1
 80045c4:	d14a      	bne.n	800465c <_printf_i+0x1f4>
 80045c6:	f04f 30ff 	mov.w	r0, #4294967295
 80045ca:	b004      	add	sp, #16
 80045cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045d0:	6823      	ldr	r3, [r4, #0]
 80045d2:	f043 0320 	orr.w	r3, r3, #32
 80045d6:	6023      	str	r3, [r4, #0]
 80045d8:	2778      	movs	r7, #120	@ 0x78
 80045da:	4832      	ldr	r0, [pc, #200]	@ (80046a4 <_printf_i+0x23c>)
 80045dc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80045e0:	6823      	ldr	r3, [r4, #0]
 80045e2:	6831      	ldr	r1, [r6, #0]
 80045e4:	061f      	lsls	r7, r3, #24
 80045e6:	f851 5b04 	ldr.w	r5, [r1], #4
 80045ea:	d402      	bmi.n	80045f2 <_printf_i+0x18a>
 80045ec:	065f      	lsls	r7, r3, #25
 80045ee:	bf48      	it	mi
 80045f0:	b2ad      	uxthmi	r5, r5
 80045f2:	6031      	str	r1, [r6, #0]
 80045f4:	07d9      	lsls	r1, r3, #31
 80045f6:	bf44      	itt	mi
 80045f8:	f043 0320 	orrmi.w	r3, r3, #32
 80045fc:	6023      	strmi	r3, [r4, #0]
 80045fe:	b11d      	cbz	r5, 8004608 <_printf_i+0x1a0>
 8004600:	2310      	movs	r3, #16
 8004602:	e7ab      	b.n	800455c <_printf_i+0xf4>
 8004604:	4826      	ldr	r0, [pc, #152]	@ (80046a0 <_printf_i+0x238>)
 8004606:	e7e9      	b.n	80045dc <_printf_i+0x174>
 8004608:	6823      	ldr	r3, [r4, #0]
 800460a:	f023 0320 	bic.w	r3, r3, #32
 800460e:	6023      	str	r3, [r4, #0]
 8004610:	e7f6      	b.n	8004600 <_printf_i+0x198>
 8004612:	4616      	mov	r6, r2
 8004614:	e7bd      	b.n	8004592 <_printf_i+0x12a>
 8004616:	6833      	ldr	r3, [r6, #0]
 8004618:	6825      	ldr	r5, [r4, #0]
 800461a:	1d18      	adds	r0, r3, #4
 800461c:	6961      	ldr	r1, [r4, #20]
 800461e:	6030      	str	r0, [r6, #0]
 8004620:	062e      	lsls	r6, r5, #24
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	d501      	bpl.n	800462a <_printf_i+0x1c2>
 8004626:	6019      	str	r1, [r3, #0]
 8004628:	e002      	b.n	8004630 <_printf_i+0x1c8>
 800462a:	0668      	lsls	r0, r5, #25
 800462c:	d5fb      	bpl.n	8004626 <_printf_i+0x1be>
 800462e:	8019      	strh	r1, [r3, #0]
 8004630:	2300      	movs	r3, #0
 8004632:	4616      	mov	r6, r2
 8004634:	6123      	str	r3, [r4, #16]
 8004636:	e7bc      	b.n	80045b2 <_printf_i+0x14a>
 8004638:	6833      	ldr	r3, [r6, #0]
 800463a:	2100      	movs	r1, #0
 800463c:	1d1a      	adds	r2, r3, #4
 800463e:	6032      	str	r2, [r6, #0]
 8004640:	681e      	ldr	r6, [r3, #0]
 8004642:	6862      	ldr	r2, [r4, #4]
 8004644:	4630      	mov	r0, r6
 8004646:	f000 f9c6 	bl	80049d6 <memchr>
 800464a:	b108      	cbz	r0, 8004650 <_printf_i+0x1e8>
 800464c:	1b80      	subs	r0, r0, r6
 800464e:	6060      	str	r0, [r4, #4]
 8004650:	6863      	ldr	r3, [r4, #4]
 8004652:	6123      	str	r3, [r4, #16]
 8004654:	2300      	movs	r3, #0
 8004656:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800465a:	e7aa      	b.n	80045b2 <_printf_i+0x14a>
 800465c:	4632      	mov	r2, r6
 800465e:	4649      	mov	r1, r9
 8004660:	4640      	mov	r0, r8
 8004662:	6923      	ldr	r3, [r4, #16]
 8004664:	47d0      	blx	sl
 8004666:	3001      	adds	r0, #1
 8004668:	d0ad      	beq.n	80045c6 <_printf_i+0x15e>
 800466a:	6823      	ldr	r3, [r4, #0]
 800466c:	079b      	lsls	r3, r3, #30
 800466e:	d413      	bmi.n	8004698 <_printf_i+0x230>
 8004670:	68e0      	ldr	r0, [r4, #12]
 8004672:	9b03      	ldr	r3, [sp, #12]
 8004674:	4298      	cmp	r0, r3
 8004676:	bfb8      	it	lt
 8004678:	4618      	movlt	r0, r3
 800467a:	e7a6      	b.n	80045ca <_printf_i+0x162>
 800467c:	2301      	movs	r3, #1
 800467e:	4632      	mov	r2, r6
 8004680:	4649      	mov	r1, r9
 8004682:	4640      	mov	r0, r8
 8004684:	47d0      	blx	sl
 8004686:	3001      	adds	r0, #1
 8004688:	d09d      	beq.n	80045c6 <_printf_i+0x15e>
 800468a:	3501      	adds	r5, #1
 800468c:	68e3      	ldr	r3, [r4, #12]
 800468e:	9903      	ldr	r1, [sp, #12]
 8004690:	1a5b      	subs	r3, r3, r1
 8004692:	42ab      	cmp	r3, r5
 8004694:	dcf2      	bgt.n	800467c <_printf_i+0x214>
 8004696:	e7eb      	b.n	8004670 <_printf_i+0x208>
 8004698:	2500      	movs	r5, #0
 800469a:	f104 0619 	add.w	r6, r4, #25
 800469e:	e7f5      	b.n	800468c <_printf_i+0x224>
 80046a0:	080067a0 	.word	0x080067a0
 80046a4:	080067b1 	.word	0x080067b1

080046a8 <std>:
 80046a8:	2300      	movs	r3, #0
 80046aa:	b510      	push	{r4, lr}
 80046ac:	4604      	mov	r4, r0
 80046ae:	e9c0 3300 	strd	r3, r3, [r0]
 80046b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80046b6:	6083      	str	r3, [r0, #8]
 80046b8:	8181      	strh	r1, [r0, #12]
 80046ba:	6643      	str	r3, [r0, #100]	@ 0x64
 80046bc:	81c2      	strh	r2, [r0, #14]
 80046be:	6183      	str	r3, [r0, #24]
 80046c0:	4619      	mov	r1, r3
 80046c2:	2208      	movs	r2, #8
 80046c4:	305c      	adds	r0, #92	@ 0x5c
 80046c6:	f000 f906 	bl	80048d6 <memset>
 80046ca:	4b0d      	ldr	r3, [pc, #52]	@ (8004700 <std+0x58>)
 80046cc:	6224      	str	r4, [r4, #32]
 80046ce:	6263      	str	r3, [r4, #36]	@ 0x24
 80046d0:	4b0c      	ldr	r3, [pc, #48]	@ (8004704 <std+0x5c>)
 80046d2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80046d4:	4b0c      	ldr	r3, [pc, #48]	@ (8004708 <std+0x60>)
 80046d6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80046d8:	4b0c      	ldr	r3, [pc, #48]	@ (800470c <std+0x64>)
 80046da:	6323      	str	r3, [r4, #48]	@ 0x30
 80046dc:	4b0c      	ldr	r3, [pc, #48]	@ (8004710 <std+0x68>)
 80046de:	429c      	cmp	r4, r3
 80046e0:	d006      	beq.n	80046f0 <std+0x48>
 80046e2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80046e6:	4294      	cmp	r4, r2
 80046e8:	d002      	beq.n	80046f0 <std+0x48>
 80046ea:	33d0      	adds	r3, #208	@ 0xd0
 80046ec:	429c      	cmp	r4, r3
 80046ee:	d105      	bne.n	80046fc <std+0x54>
 80046f0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80046f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80046f8:	f000 b96a 	b.w	80049d0 <__retarget_lock_init_recursive>
 80046fc:	bd10      	pop	{r4, pc}
 80046fe:	bf00      	nop
 8004700:	08004851 	.word	0x08004851
 8004704:	08004873 	.word	0x08004873
 8004708:	080048ab 	.word	0x080048ab
 800470c:	080048cf 	.word	0x080048cf
 8004710:	20000290 	.word	0x20000290

08004714 <stdio_exit_handler>:
 8004714:	4a02      	ldr	r2, [pc, #8]	@ (8004720 <stdio_exit_handler+0xc>)
 8004716:	4903      	ldr	r1, [pc, #12]	@ (8004724 <stdio_exit_handler+0x10>)
 8004718:	4803      	ldr	r0, [pc, #12]	@ (8004728 <stdio_exit_handler+0x14>)
 800471a:	f000 b869 	b.w	80047f0 <_fwalk_sglue>
 800471e:	bf00      	nop
 8004720:	2000000c 	.word	0x2000000c
 8004724:	08006315 	.word	0x08006315
 8004728:	2000001c 	.word	0x2000001c

0800472c <cleanup_stdio>:
 800472c:	6841      	ldr	r1, [r0, #4]
 800472e:	4b0c      	ldr	r3, [pc, #48]	@ (8004760 <cleanup_stdio+0x34>)
 8004730:	b510      	push	{r4, lr}
 8004732:	4299      	cmp	r1, r3
 8004734:	4604      	mov	r4, r0
 8004736:	d001      	beq.n	800473c <cleanup_stdio+0x10>
 8004738:	f001 fdec 	bl	8006314 <_fflush_r>
 800473c:	68a1      	ldr	r1, [r4, #8]
 800473e:	4b09      	ldr	r3, [pc, #36]	@ (8004764 <cleanup_stdio+0x38>)
 8004740:	4299      	cmp	r1, r3
 8004742:	d002      	beq.n	800474a <cleanup_stdio+0x1e>
 8004744:	4620      	mov	r0, r4
 8004746:	f001 fde5 	bl	8006314 <_fflush_r>
 800474a:	68e1      	ldr	r1, [r4, #12]
 800474c:	4b06      	ldr	r3, [pc, #24]	@ (8004768 <cleanup_stdio+0x3c>)
 800474e:	4299      	cmp	r1, r3
 8004750:	d004      	beq.n	800475c <cleanup_stdio+0x30>
 8004752:	4620      	mov	r0, r4
 8004754:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004758:	f001 bddc 	b.w	8006314 <_fflush_r>
 800475c:	bd10      	pop	{r4, pc}
 800475e:	bf00      	nop
 8004760:	20000290 	.word	0x20000290
 8004764:	200002f8 	.word	0x200002f8
 8004768:	20000360 	.word	0x20000360

0800476c <global_stdio_init.part.0>:
 800476c:	b510      	push	{r4, lr}
 800476e:	4b0b      	ldr	r3, [pc, #44]	@ (800479c <global_stdio_init.part.0+0x30>)
 8004770:	4c0b      	ldr	r4, [pc, #44]	@ (80047a0 <global_stdio_init.part.0+0x34>)
 8004772:	4a0c      	ldr	r2, [pc, #48]	@ (80047a4 <global_stdio_init.part.0+0x38>)
 8004774:	4620      	mov	r0, r4
 8004776:	601a      	str	r2, [r3, #0]
 8004778:	2104      	movs	r1, #4
 800477a:	2200      	movs	r2, #0
 800477c:	f7ff ff94 	bl	80046a8 <std>
 8004780:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004784:	2201      	movs	r2, #1
 8004786:	2109      	movs	r1, #9
 8004788:	f7ff ff8e 	bl	80046a8 <std>
 800478c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004790:	2202      	movs	r2, #2
 8004792:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004796:	2112      	movs	r1, #18
 8004798:	f7ff bf86 	b.w	80046a8 <std>
 800479c:	200003c8 	.word	0x200003c8
 80047a0:	20000290 	.word	0x20000290
 80047a4:	08004715 	.word	0x08004715

080047a8 <__sfp_lock_acquire>:
 80047a8:	4801      	ldr	r0, [pc, #4]	@ (80047b0 <__sfp_lock_acquire+0x8>)
 80047aa:	f000 b912 	b.w	80049d2 <__retarget_lock_acquire_recursive>
 80047ae:	bf00      	nop
 80047b0:	200003d1 	.word	0x200003d1

080047b4 <__sfp_lock_release>:
 80047b4:	4801      	ldr	r0, [pc, #4]	@ (80047bc <__sfp_lock_release+0x8>)
 80047b6:	f000 b90d 	b.w	80049d4 <__retarget_lock_release_recursive>
 80047ba:	bf00      	nop
 80047bc:	200003d1 	.word	0x200003d1

080047c0 <__sinit>:
 80047c0:	b510      	push	{r4, lr}
 80047c2:	4604      	mov	r4, r0
 80047c4:	f7ff fff0 	bl	80047a8 <__sfp_lock_acquire>
 80047c8:	6a23      	ldr	r3, [r4, #32]
 80047ca:	b11b      	cbz	r3, 80047d4 <__sinit+0x14>
 80047cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80047d0:	f7ff bff0 	b.w	80047b4 <__sfp_lock_release>
 80047d4:	4b04      	ldr	r3, [pc, #16]	@ (80047e8 <__sinit+0x28>)
 80047d6:	6223      	str	r3, [r4, #32]
 80047d8:	4b04      	ldr	r3, [pc, #16]	@ (80047ec <__sinit+0x2c>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d1f5      	bne.n	80047cc <__sinit+0xc>
 80047e0:	f7ff ffc4 	bl	800476c <global_stdio_init.part.0>
 80047e4:	e7f2      	b.n	80047cc <__sinit+0xc>
 80047e6:	bf00      	nop
 80047e8:	0800472d 	.word	0x0800472d
 80047ec:	200003c8 	.word	0x200003c8

080047f0 <_fwalk_sglue>:
 80047f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80047f4:	4607      	mov	r7, r0
 80047f6:	4688      	mov	r8, r1
 80047f8:	4614      	mov	r4, r2
 80047fa:	2600      	movs	r6, #0
 80047fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004800:	f1b9 0901 	subs.w	r9, r9, #1
 8004804:	d505      	bpl.n	8004812 <_fwalk_sglue+0x22>
 8004806:	6824      	ldr	r4, [r4, #0]
 8004808:	2c00      	cmp	r4, #0
 800480a:	d1f7      	bne.n	80047fc <_fwalk_sglue+0xc>
 800480c:	4630      	mov	r0, r6
 800480e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004812:	89ab      	ldrh	r3, [r5, #12]
 8004814:	2b01      	cmp	r3, #1
 8004816:	d907      	bls.n	8004828 <_fwalk_sglue+0x38>
 8004818:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800481c:	3301      	adds	r3, #1
 800481e:	d003      	beq.n	8004828 <_fwalk_sglue+0x38>
 8004820:	4629      	mov	r1, r5
 8004822:	4638      	mov	r0, r7
 8004824:	47c0      	blx	r8
 8004826:	4306      	orrs	r6, r0
 8004828:	3568      	adds	r5, #104	@ 0x68
 800482a:	e7e9      	b.n	8004800 <_fwalk_sglue+0x10>

0800482c <iprintf>:
 800482c:	b40f      	push	{r0, r1, r2, r3}
 800482e:	b507      	push	{r0, r1, r2, lr}
 8004830:	4906      	ldr	r1, [pc, #24]	@ (800484c <iprintf+0x20>)
 8004832:	ab04      	add	r3, sp, #16
 8004834:	6808      	ldr	r0, [r1, #0]
 8004836:	f853 2b04 	ldr.w	r2, [r3], #4
 800483a:	6881      	ldr	r1, [r0, #8]
 800483c:	9301      	str	r3, [sp, #4]
 800483e:	f001 fbd1 	bl	8005fe4 <_vfiprintf_r>
 8004842:	b003      	add	sp, #12
 8004844:	f85d eb04 	ldr.w	lr, [sp], #4
 8004848:	b004      	add	sp, #16
 800484a:	4770      	bx	lr
 800484c:	20000018 	.word	0x20000018

08004850 <__sread>:
 8004850:	b510      	push	{r4, lr}
 8004852:	460c      	mov	r4, r1
 8004854:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004858:	f000 f86c 	bl	8004934 <_read_r>
 800485c:	2800      	cmp	r0, #0
 800485e:	bfab      	itete	ge
 8004860:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004862:	89a3      	ldrhlt	r3, [r4, #12]
 8004864:	181b      	addge	r3, r3, r0
 8004866:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800486a:	bfac      	ite	ge
 800486c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800486e:	81a3      	strhlt	r3, [r4, #12]
 8004870:	bd10      	pop	{r4, pc}

08004872 <__swrite>:
 8004872:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004876:	461f      	mov	r7, r3
 8004878:	898b      	ldrh	r3, [r1, #12]
 800487a:	4605      	mov	r5, r0
 800487c:	05db      	lsls	r3, r3, #23
 800487e:	460c      	mov	r4, r1
 8004880:	4616      	mov	r6, r2
 8004882:	d505      	bpl.n	8004890 <__swrite+0x1e>
 8004884:	2302      	movs	r3, #2
 8004886:	2200      	movs	r2, #0
 8004888:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800488c:	f000 f840 	bl	8004910 <_lseek_r>
 8004890:	89a3      	ldrh	r3, [r4, #12]
 8004892:	4632      	mov	r2, r6
 8004894:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004898:	81a3      	strh	r3, [r4, #12]
 800489a:	4628      	mov	r0, r5
 800489c:	463b      	mov	r3, r7
 800489e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80048a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80048a6:	f000 b857 	b.w	8004958 <_write_r>

080048aa <__sseek>:
 80048aa:	b510      	push	{r4, lr}
 80048ac:	460c      	mov	r4, r1
 80048ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048b2:	f000 f82d 	bl	8004910 <_lseek_r>
 80048b6:	1c43      	adds	r3, r0, #1
 80048b8:	89a3      	ldrh	r3, [r4, #12]
 80048ba:	bf15      	itete	ne
 80048bc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80048be:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80048c2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80048c6:	81a3      	strheq	r3, [r4, #12]
 80048c8:	bf18      	it	ne
 80048ca:	81a3      	strhne	r3, [r4, #12]
 80048cc:	bd10      	pop	{r4, pc}

080048ce <__sclose>:
 80048ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048d2:	f000 b80d 	b.w	80048f0 <_close_r>

080048d6 <memset>:
 80048d6:	4603      	mov	r3, r0
 80048d8:	4402      	add	r2, r0
 80048da:	4293      	cmp	r3, r2
 80048dc:	d100      	bne.n	80048e0 <memset+0xa>
 80048de:	4770      	bx	lr
 80048e0:	f803 1b01 	strb.w	r1, [r3], #1
 80048e4:	e7f9      	b.n	80048da <memset+0x4>
	...

080048e8 <_localeconv_r>:
 80048e8:	4800      	ldr	r0, [pc, #0]	@ (80048ec <_localeconv_r+0x4>)
 80048ea:	4770      	bx	lr
 80048ec:	20000158 	.word	0x20000158

080048f0 <_close_r>:
 80048f0:	b538      	push	{r3, r4, r5, lr}
 80048f2:	2300      	movs	r3, #0
 80048f4:	4d05      	ldr	r5, [pc, #20]	@ (800490c <_close_r+0x1c>)
 80048f6:	4604      	mov	r4, r0
 80048f8:	4608      	mov	r0, r1
 80048fa:	602b      	str	r3, [r5, #0]
 80048fc:	f7fc fb47 	bl	8000f8e <_close>
 8004900:	1c43      	adds	r3, r0, #1
 8004902:	d102      	bne.n	800490a <_close_r+0x1a>
 8004904:	682b      	ldr	r3, [r5, #0]
 8004906:	b103      	cbz	r3, 800490a <_close_r+0x1a>
 8004908:	6023      	str	r3, [r4, #0]
 800490a:	bd38      	pop	{r3, r4, r5, pc}
 800490c:	200003cc 	.word	0x200003cc

08004910 <_lseek_r>:
 8004910:	b538      	push	{r3, r4, r5, lr}
 8004912:	4604      	mov	r4, r0
 8004914:	4608      	mov	r0, r1
 8004916:	4611      	mov	r1, r2
 8004918:	2200      	movs	r2, #0
 800491a:	4d05      	ldr	r5, [pc, #20]	@ (8004930 <_lseek_r+0x20>)
 800491c:	602a      	str	r2, [r5, #0]
 800491e:	461a      	mov	r2, r3
 8004920:	f7fc fb59 	bl	8000fd6 <_lseek>
 8004924:	1c43      	adds	r3, r0, #1
 8004926:	d102      	bne.n	800492e <_lseek_r+0x1e>
 8004928:	682b      	ldr	r3, [r5, #0]
 800492a:	b103      	cbz	r3, 800492e <_lseek_r+0x1e>
 800492c:	6023      	str	r3, [r4, #0]
 800492e:	bd38      	pop	{r3, r4, r5, pc}
 8004930:	200003cc 	.word	0x200003cc

08004934 <_read_r>:
 8004934:	b538      	push	{r3, r4, r5, lr}
 8004936:	4604      	mov	r4, r0
 8004938:	4608      	mov	r0, r1
 800493a:	4611      	mov	r1, r2
 800493c:	2200      	movs	r2, #0
 800493e:	4d05      	ldr	r5, [pc, #20]	@ (8004954 <_read_r+0x20>)
 8004940:	602a      	str	r2, [r5, #0]
 8004942:	461a      	mov	r2, r3
 8004944:	f7fc faea 	bl	8000f1c <_read>
 8004948:	1c43      	adds	r3, r0, #1
 800494a:	d102      	bne.n	8004952 <_read_r+0x1e>
 800494c:	682b      	ldr	r3, [r5, #0]
 800494e:	b103      	cbz	r3, 8004952 <_read_r+0x1e>
 8004950:	6023      	str	r3, [r4, #0]
 8004952:	bd38      	pop	{r3, r4, r5, pc}
 8004954:	200003cc 	.word	0x200003cc

08004958 <_write_r>:
 8004958:	b538      	push	{r3, r4, r5, lr}
 800495a:	4604      	mov	r4, r0
 800495c:	4608      	mov	r0, r1
 800495e:	4611      	mov	r1, r2
 8004960:	2200      	movs	r2, #0
 8004962:	4d05      	ldr	r5, [pc, #20]	@ (8004978 <_write_r+0x20>)
 8004964:	602a      	str	r2, [r5, #0]
 8004966:	461a      	mov	r2, r3
 8004968:	f7fc faf5 	bl	8000f56 <_write>
 800496c:	1c43      	adds	r3, r0, #1
 800496e:	d102      	bne.n	8004976 <_write_r+0x1e>
 8004970:	682b      	ldr	r3, [r5, #0]
 8004972:	b103      	cbz	r3, 8004976 <_write_r+0x1e>
 8004974:	6023      	str	r3, [r4, #0]
 8004976:	bd38      	pop	{r3, r4, r5, pc}
 8004978:	200003cc 	.word	0x200003cc

0800497c <__errno>:
 800497c:	4b01      	ldr	r3, [pc, #4]	@ (8004984 <__errno+0x8>)
 800497e:	6818      	ldr	r0, [r3, #0]
 8004980:	4770      	bx	lr
 8004982:	bf00      	nop
 8004984:	20000018 	.word	0x20000018

08004988 <__libc_init_array>:
 8004988:	b570      	push	{r4, r5, r6, lr}
 800498a:	2600      	movs	r6, #0
 800498c:	4d0c      	ldr	r5, [pc, #48]	@ (80049c0 <__libc_init_array+0x38>)
 800498e:	4c0d      	ldr	r4, [pc, #52]	@ (80049c4 <__libc_init_array+0x3c>)
 8004990:	1b64      	subs	r4, r4, r5
 8004992:	10a4      	asrs	r4, r4, #2
 8004994:	42a6      	cmp	r6, r4
 8004996:	d109      	bne.n	80049ac <__libc_init_array+0x24>
 8004998:	f001 feca 	bl	8006730 <_init>
 800499c:	2600      	movs	r6, #0
 800499e:	4d0a      	ldr	r5, [pc, #40]	@ (80049c8 <__libc_init_array+0x40>)
 80049a0:	4c0a      	ldr	r4, [pc, #40]	@ (80049cc <__libc_init_array+0x44>)
 80049a2:	1b64      	subs	r4, r4, r5
 80049a4:	10a4      	asrs	r4, r4, #2
 80049a6:	42a6      	cmp	r6, r4
 80049a8:	d105      	bne.n	80049b6 <__libc_init_array+0x2e>
 80049aa:	bd70      	pop	{r4, r5, r6, pc}
 80049ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80049b0:	4798      	blx	r3
 80049b2:	3601      	adds	r6, #1
 80049b4:	e7ee      	b.n	8004994 <__libc_init_array+0xc>
 80049b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80049ba:	4798      	blx	r3
 80049bc:	3601      	adds	r6, #1
 80049be:	e7f2      	b.n	80049a6 <__libc_init_array+0x1e>
 80049c0:	08006b08 	.word	0x08006b08
 80049c4:	08006b08 	.word	0x08006b08
 80049c8:	08006b08 	.word	0x08006b08
 80049cc:	08006b0c 	.word	0x08006b0c

080049d0 <__retarget_lock_init_recursive>:
 80049d0:	4770      	bx	lr

080049d2 <__retarget_lock_acquire_recursive>:
 80049d2:	4770      	bx	lr

080049d4 <__retarget_lock_release_recursive>:
 80049d4:	4770      	bx	lr

080049d6 <memchr>:
 80049d6:	4603      	mov	r3, r0
 80049d8:	b510      	push	{r4, lr}
 80049da:	b2c9      	uxtb	r1, r1
 80049dc:	4402      	add	r2, r0
 80049de:	4293      	cmp	r3, r2
 80049e0:	4618      	mov	r0, r3
 80049e2:	d101      	bne.n	80049e8 <memchr+0x12>
 80049e4:	2000      	movs	r0, #0
 80049e6:	e003      	b.n	80049f0 <memchr+0x1a>
 80049e8:	7804      	ldrb	r4, [r0, #0]
 80049ea:	3301      	adds	r3, #1
 80049ec:	428c      	cmp	r4, r1
 80049ee:	d1f6      	bne.n	80049de <memchr+0x8>
 80049f0:	bd10      	pop	{r4, pc}

080049f2 <quorem>:
 80049f2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049f6:	6903      	ldr	r3, [r0, #16]
 80049f8:	690c      	ldr	r4, [r1, #16]
 80049fa:	4607      	mov	r7, r0
 80049fc:	42a3      	cmp	r3, r4
 80049fe:	db7e      	blt.n	8004afe <quorem+0x10c>
 8004a00:	3c01      	subs	r4, #1
 8004a02:	00a3      	lsls	r3, r4, #2
 8004a04:	f100 0514 	add.w	r5, r0, #20
 8004a08:	f101 0814 	add.w	r8, r1, #20
 8004a0c:	9300      	str	r3, [sp, #0]
 8004a0e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004a12:	9301      	str	r3, [sp, #4]
 8004a14:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004a18:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004a1c:	3301      	adds	r3, #1
 8004a1e:	429a      	cmp	r2, r3
 8004a20:	fbb2 f6f3 	udiv	r6, r2, r3
 8004a24:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004a28:	d32e      	bcc.n	8004a88 <quorem+0x96>
 8004a2a:	f04f 0a00 	mov.w	sl, #0
 8004a2e:	46c4      	mov	ip, r8
 8004a30:	46ae      	mov	lr, r5
 8004a32:	46d3      	mov	fp, sl
 8004a34:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004a38:	b298      	uxth	r0, r3
 8004a3a:	fb06 a000 	mla	r0, r6, r0, sl
 8004a3e:	0c1b      	lsrs	r3, r3, #16
 8004a40:	0c02      	lsrs	r2, r0, #16
 8004a42:	fb06 2303 	mla	r3, r6, r3, r2
 8004a46:	f8de 2000 	ldr.w	r2, [lr]
 8004a4a:	b280      	uxth	r0, r0
 8004a4c:	b292      	uxth	r2, r2
 8004a4e:	1a12      	subs	r2, r2, r0
 8004a50:	445a      	add	r2, fp
 8004a52:	f8de 0000 	ldr.w	r0, [lr]
 8004a56:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004a5a:	b29b      	uxth	r3, r3
 8004a5c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004a60:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004a64:	b292      	uxth	r2, r2
 8004a66:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004a6a:	45e1      	cmp	r9, ip
 8004a6c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004a70:	f84e 2b04 	str.w	r2, [lr], #4
 8004a74:	d2de      	bcs.n	8004a34 <quorem+0x42>
 8004a76:	9b00      	ldr	r3, [sp, #0]
 8004a78:	58eb      	ldr	r3, [r5, r3]
 8004a7a:	b92b      	cbnz	r3, 8004a88 <quorem+0x96>
 8004a7c:	9b01      	ldr	r3, [sp, #4]
 8004a7e:	3b04      	subs	r3, #4
 8004a80:	429d      	cmp	r5, r3
 8004a82:	461a      	mov	r2, r3
 8004a84:	d32f      	bcc.n	8004ae6 <quorem+0xf4>
 8004a86:	613c      	str	r4, [r7, #16]
 8004a88:	4638      	mov	r0, r7
 8004a8a:	f001 f97b 	bl	8005d84 <__mcmp>
 8004a8e:	2800      	cmp	r0, #0
 8004a90:	db25      	blt.n	8004ade <quorem+0xec>
 8004a92:	4629      	mov	r1, r5
 8004a94:	2000      	movs	r0, #0
 8004a96:	f858 2b04 	ldr.w	r2, [r8], #4
 8004a9a:	f8d1 c000 	ldr.w	ip, [r1]
 8004a9e:	fa1f fe82 	uxth.w	lr, r2
 8004aa2:	fa1f f38c 	uxth.w	r3, ip
 8004aa6:	eba3 030e 	sub.w	r3, r3, lr
 8004aaa:	4403      	add	r3, r0
 8004aac:	0c12      	lsrs	r2, r2, #16
 8004aae:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004ab2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004ab6:	b29b      	uxth	r3, r3
 8004ab8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004abc:	45c1      	cmp	r9, r8
 8004abe:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004ac2:	f841 3b04 	str.w	r3, [r1], #4
 8004ac6:	d2e6      	bcs.n	8004a96 <quorem+0xa4>
 8004ac8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004acc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004ad0:	b922      	cbnz	r2, 8004adc <quorem+0xea>
 8004ad2:	3b04      	subs	r3, #4
 8004ad4:	429d      	cmp	r5, r3
 8004ad6:	461a      	mov	r2, r3
 8004ad8:	d30b      	bcc.n	8004af2 <quorem+0x100>
 8004ada:	613c      	str	r4, [r7, #16]
 8004adc:	3601      	adds	r6, #1
 8004ade:	4630      	mov	r0, r6
 8004ae0:	b003      	add	sp, #12
 8004ae2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ae6:	6812      	ldr	r2, [r2, #0]
 8004ae8:	3b04      	subs	r3, #4
 8004aea:	2a00      	cmp	r2, #0
 8004aec:	d1cb      	bne.n	8004a86 <quorem+0x94>
 8004aee:	3c01      	subs	r4, #1
 8004af0:	e7c6      	b.n	8004a80 <quorem+0x8e>
 8004af2:	6812      	ldr	r2, [r2, #0]
 8004af4:	3b04      	subs	r3, #4
 8004af6:	2a00      	cmp	r2, #0
 8004af8:	d1ef      	bne.n	8004ada <quorem+0xe8>
 8004afa:	3c01      	subs	r4, #1
 8004afc:	e7ea      	b.n	8004ad4 <quorem+0xe2>
 8004afe:	2000      	movs	r0, #0
 8004b00:	e7ee      	b.n	8004ae0 <quorem+0xee>
 8004b02:	0000      	movs	r0, r0
 8004b04:	0000      	movs	r0, r0
	...

08004b08 <_dtoa_r>:
 8004b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b0c:	4614      	mov	r4, r2
 8004b0e:	461d      	mov	r5, r3
 8004b10:	69c7      	ldr	r7, [r0, #28]
 8004b12:	b097      	sub	sp, #92	@ 0x5c
 8004b14:	4683      	mov	fp, r0
 8004b16:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004b1a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8004b1c:	b97f      	cbnz	r7, 8004b3e <_dtoa_r+0x36>
 8004b1e:	2010      	movs	r0, #16
 8004b20:	f000 fe02 	bl	8005728 <malloc>
 8004b24:	4602      	mov	r2, r0
 8004b26:	f8cb 001c 	str.w	r0, [fp, #28]
 8004b2a:	b920      	cbnz	r0, 8004b36 <_dtoa_r+0x2e>
 8004b2c:	21ef      	movs	r1, #239	@ 0xef
 8004b2e:	4ba8      	ldr	r3, [pc, #672]	@ (8004dd0 <_dtoa_r+0x2c8>)
 8004b30:	48a8      	ldr	r0, [pc, #672]	@ (8004dd4 <_dtoa_r+0x2cc>)
 8004b32:	f001 fcc9 	bl	80064c8 <__assert_func>
 8004b36:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004b3a:	6007      	str	r7, [r0, #0]
 8004b3c:	60c7      	str	r7, [r0, #12]
 8004b3e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004b42:	6819      	ldr	r1, [r3, #0]
 8004b44:	b159      	cbz	r1, 8004b5e <_dtoa_r+0x56>
 8004b46:	685a      	ldr	r2, [r3, #4]
 8004b48:	2301      	movs	r3, #1
 8004b4a:	4093      	lsls	r3, r2
 8004b4c:	604a      	str	r2, [r1, #4]
 8004b4e:	608b      	str	r3, [r1, #8]
 8004b50:	4658      	mov	r0, fp
 8004b52:	f000 fedf 	bl	8005914 <_Bfree>
 8004b56:	2200      	movs	r2, #0
 8004b58:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004b5c:	601a      	str	r2, [r3, #0]
 8004b5e:	1e2b      	subs	r3, r5, #0
 8004b60:	bfaf      	iteee	ge
 8004b62:	2300      	movge	r3, #0
 8004b64:	2201      	movlt	r2, #1
 8004b66:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004b6a:	9303      	strlt	r3, [sp, #12]
 8004b6c:	bfa8      	it	ge
 8004b6e:	6033      	strge	r3, [r6, #0]
 8004b70:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004b74:	4b98      	ldr	r3, [pc, #608]	@ (8004dd8 <_dtoa_r+0x2d0>)
 8004b76:	bfb8      	it	lt
 8004b78:	6032      	strlt	r2, [r6, #0]
 8004b7a:	ea33 0308 	bics.w	r3, r3, r8
 8004b7e:	d112      	bne.n	8004ba6 <_dtoa_r+0x9e>
 8004b80:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004b84:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004b86:	6013      	str	r3, [r2, #0]
 8004b88:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8004b8c:	4323      	orrs	r3, r4
 8004b8e:	f000 8550 	beq.w	8005632 <_dtoa_r+0xb2a>
 8004b92:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004b94:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8004ddc <_dtoa_r+0x2d4>
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	f000 8552 	beq.w	8005642 <_dtoa_r+0xb3a>
 8004b9e:	f10a 0303 	add.w	r3, sl, #3
 8004ba2:	f000 bd4c 	b.w	800563e <_dtoa_r+0xb36>
 8004ba6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004baa:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8004bae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	f7fb fef7 	bl	80009a8 <__aeabi_dcmpeq>
 8004bba:	4607      	mov	r7, r0
 8004bbc:	b158      	cbz	r0, 8004bd6 <_dtoa_r+0xce>
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004bc2:	6013      	str	r3, [r2, #0]
 8004bc4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004bc6:	b113      	cbz	r3, 8004bce <_dtoa_r+0xc6>
 8004bc8:	4b85      	ldr	r3, [pc, #532]	@ (8004de0 <_dtoa_r+0x2d8>)
 8004bca:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8004bcc:	6013      	str	r3, [r2, #0]
 8004bce:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8004de4 <_dtoa_r+0x2dc>
 8004bd2:	f000 bd36 	b.w	8005642 <_dtoa_r+0xb3a>
 8004bd6:	ab14      	add	r3, sp, #80	@ 0x50
 8004bd8:	9301      	str	r3, [sp, #4]
 8004bda:	ab15      	add	r3, sp, #84	@ 0x54
 8004bdc:	9300      	str	r3, [sp, #0]
 8004bde:	4658      	mov	r0, fp
 8004be0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8004be4:	f001 f97e 	bl	8005ee4 <__d2b>
 8004be8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8004bec:	4681      	mov	r9, r0
 8004bee:	2e00      	cmp	r6, #0
 8004bf0:	d077      	beq.n	8004ce2 <_dtoa_r+0x1da>
 8004bf2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004bf6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004bf8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004bfc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004c00:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004c04:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004c08:	9712      	str	r7, [sp, #72]	@ 0x48
 8004c0a:	4619      	mov	r1, r3
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	4b76      	ldr	r3, [pc, #472]	@ (8004de8 <_dtoa_r+0x2e0>)
 8004c10:	f7fb faaa 	bl	8000168 <__aeabi_dsub>
 8004c14:	a368      	add	r3, pc, #416	@ (adr r3, 8004db8 <_dtoa_r+0x2b0>)
 8004c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c1a:	f7fb fc5d 	bl	80004d8 <__aeabi_dmul>
 8004c1e:	a368      	add	r3, pc, #416	@ (adr r3, 8004dc0 <_dtoa_r+0x2b8>)
 8004c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c24:	f7fb faa2 	bl	800016c <__adddf3>
 8004c28:	4604      	mov	r4, r0
 8004c2a:	4630      	mov	r0, r6
 8004c2c:	460d      	mov	r5, r1
 8004c2e:	f7fb fbe9 	bl	8000404 <__aeabi_i2d>
 8004c32:	a365      	add	r3, pc, #404	@ (adr r3, 8004dc8 <_dtoa_r+0x2c0>)
 8004c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c38:	f7fb fc4e 	bl	80004d8 <__aeabi_dmul>
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	460b      	mov	r3, r1
 8004c40:	4620      	mov	r0, r4
 8004c42:	4629      	mov	r1, r5
 8004c44:	f7fb fa92 	bl	800016c <__adddf3>
 8004c48:	4604      	mov	r4, r0
 8004c4a:	460d      	mov	r5, r1
 8004c4c:	f7fb fef4 	bl	8000a38 <__aeabi_d2iz>
 8004c50:	2200      	movs	r2, #0
 8004c52:	4607      	mov	r7, r0
 8004c54:	2300      	movs	r3, #0
 8004c56:	4620      	mov	r0, r4
 8004c58:	4629      	mov	r1, r5
 8004c5a:	f7fb feaf 	bl	80009bc <__aeabi_dcmplt>
 8004c5e:	b140      	cbz	r0, 8004c72 <_dtoa_r+0x16a>
 8004c60:	4638      	mov	r0, r7
 8004c62:	f7fb fbcf 	bl	8000404 <__aeabi_i2d>
 8004c66:	4622      	mov	r2, r4
 8004c68:	462b      	mov	r3, r5
 8004c6a:	f7fb fe9d 	bl	80009a8 <__aeabi_dcmpeq>
 8004c6e:	b900      	cbnz	r0, 8004c72 <_dtoa_r+0x16a>
 8004c70:	3f01      	subs	r7, #1
 8004c72:	2f16      	cmp	r7, #22
 8004c74:	d853      	bhi.n	8004d1e <_dtoa_r+0x216>
 8004c76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004c7a:	4b5c      	ldr	r3, [pc, #368]	@ (8004dec <_dtoa_r+0x2e4>)
 8004c7c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c84:	f7fb fe9a 	bl	80009bc <__aeabi_dcmplt>
 8004c88:	2800      	cmp	r0, #0
 8004c8a:	d04a      	beq.n	8004d22 <_dtoa_r+0x21a>
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	3f01      	subs	r7, #1
 8004c90:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004c92:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004c94:	1b9b      	subs	r3, r3, r6
 8004c96:	1e5a      	subs	r2, r3, #1
 8004c98:	bf46      	itte	mi
 8004c9a:	f1c3 0801 	rsbmi	r8, r3, #1
 8004c9e:	2300      	movmi	r3, #0
 8004ca0:	f04f 0800 	movpl.w	r8, #0
 8004ca4:	9209      	str	r2, [sp, #36]	@ 0x24
 8004ca6:	bf48      	it	mi
 8004ca8:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8004caa:	2f00      	cmp	r7, #0
 8004cac:	db3b      	blt.n	8004d26 <_dtoa_r+0x21e>
 8004cae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004cb0:	970e      	str	r7, [sp, #56]	@ 0x38
 8004cb2:	443b      	add	r3, r7
 8004cb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	930a      	str	r3, [sp, #40]	@ 0x28
 8004cba:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004cbc:	2b09      	cmp	r3, #9
 8004cbe:	d866      	bhi.n	8004d8e <_dtoa_r+0x286>
 8004cc0:	2b05      	cmp	r3, #5
 8004cc2:	bfc4      	itt	gt
 8004cc4:	3b04      	subgt	r3, #4
 8004cc6:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8004cc8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004cca:	bfc8      	it	gt
 8004ccc:	2400      	movgt	r4, #0
 8004cce:	f1a3 0302 	sub.w	r3, r3, #2
 8004cd2:	bfd8      	it	le
 8004cd4:	2401      	movle	r4, #1
 8004cd6:	2b03      	cmp	r3, #3
 8004cd8:	d864      	bhi.n	8004da4 <_dtoa_r+0x29c>
 8004cda:	e8df f003 	tbb	[pc, r3]
 8004cde:	382b      	.short	0x382b
 8004ce0:	5636      	.short	0x5636
 8004ce2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004ce6:	441e      	add	r6, r3
 8004ce8:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004cec:	2b20      	cmp	r3, #32
 8004cee:	bfc1      	itttt	gt
 8004cf0:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004cf4:	fa08 f803 	lslgt.w	r8, r8, r3
 8004cf8:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004cfc:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004d00:	bfd6      	itet	le
 8004d02:	f1c3 0320 	rsble	r3, r3, #32
 8004d06:	ea48 0003 	orrgt.w	r0, r8, r3
 8004d0a:	fa04 f003 	lslle.w	r0, r4, r3
 8004d0e:	f7fb fb69 	bl	80003e4 <__aeabi_ui2d>
 8004d12:	2201      	movs	r2, #1
 8004d14:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004d18:	3e01      	subs	r6, #1
 8004d1a:	9212      	str	r2, [sp, #72]	@ 0x48
 8004d1c:	e775      	b.n	8004c0a <_dtoa_r+0x102>
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e7b6      	b.n	8004c90 <_dtoa_r+0x188>
 8004d22:	900f      	str	r0, [sp, #60]	@ 0x3c
 8004d24:	e7b5      	b.n	8004c92 <_dtoa_r+0x18a>
 8004d26:	427b      	negs	r3, r7
 8004d28:	930a      	str	r3, [sp, #40]	@ 0x28
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	eba8 0807 	sub.w	r8, r8, r7
 8004d30:	930e      	str	r3, [sp, #56]	@ 0x38
 8004d32:	e7c2      	b.n	8004cba <_dtoa_r+0x1b2>
 8004d34:	2300      	movs	r3, #0
 8004d36:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004d38:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	dc35      	bgt.n	8004daa <_dtoa_r+0x2a2>
 8004d3e:	2301      	movs	r3, #1
 8004d40:	461a      	mov	r2, r3
 8004d42:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004d46:	9221      	str	r2, [sp, #132]	@ 0x84
 8004d48:	e00b      	b.n	8004d62 <_dtoa_r+0x25a>
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	e7f3      	b.n	8004d36 <_dtoa_r+0x22e>
 8004d4e:	2300      	movs	r3, #0
 8004d50:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004d52:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004d54:	18fb      	adds	r3, r7, r3
 8004d56:	9308      	str	r3, [sp, #32]
 8004d58:	3301      	adds	r3, #1
 8004d5a:	2b01      	cmp	r3, #1
 8004d5c:	9307      	str	r3, [sp, #28]
 8004d5e:	bfb8      	it	lt
 8004d60:	2301      	movlt	r3, #1
 8004d62:	2100      	movs	r1, #0
 8004d64:	2204      	movs	r2, #4
 8004d66:	f8db 001c 	ldr.w	r0, [fp, #28]
 8004d6a:	f102 0514 	add.w	r5, r2, #20
 8004d6e:	429d      	cmp	r5, r3
 8004d70:	d91f      	bls.n	8004db2 <_dtoa_r+0x2aa>
 8004d72:	6041      	str	r1, [r0, #4]
 8004d74:	4658      	mov	r0, fp
 8004d76:	f000 fd8d 	bl	8005894 <_Balloc>
 8004d7a:	4682      	mov	sl, r0
 8004d7c:	2800      	cmp	r0, #0
 8004d7e:	d139      	bne.n	8004df4 <_dtoa_r+0x2ec>
 8004d80:	4602      	mov	r2, r0
 8004d82:	f240 11af 	movw	r1, #431	@ 0x1af
 8004d86:	4b1a      	ldr	r3, [pc, #104]	@ (8004df0 <_dtoa_r+0x2e8>)
 8004d88:	e6d2      	b.n	8004b30 <_dtoa_r+0x28>
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	e7e0      	b.n	8004d50 <_dtoa_r+0x248>
 8004d8e:	2401      	movs	r4, #1
 8004d90:	2300      	movs	r3, #0
 8004d92:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004d94:	9320      	str	r3, [sp, #128]	@ 0x80
 8004d96:	f04f 33ff 	mov.w	r3, #4294967295
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004da0:	2312      	movs	r3, #18
 8004da2:	e7d0      	b.n	8004d46 <_dtoa_r+0x23e>
 8004da4:	2301      	movs	r3, #1
 8004da6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004da8:	e7f5      	b.n	8004d96 <_dtoa_r+0x28e>
 8004daa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004dac:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004db0:	e7d7      	b.n	8004d62 <_dtoa_r+0x25a>
 8004db2:	3101      	adds	r1, #1
 8004db4:	0052      	lsls	r2, r2, #1
 8004db6:	e7d8      	b.n	8004d6a <_dtoa_r+0x262>
 8004db8:	636f4361 	.word	0x636f4361
 8004dbc:	3fd287a7 	.word	0x3fd287a7
 8004dc0:	8b60c8b3 	.word	0x8b60c8b3
 8004dc4:	3fc68a28 	.word	0x3fc68a28
 8004dc8:	509f79fb 	.word	0x509f79fb
 8004dcc:	3fd34413 	.word	0x3fd34413
 8004dd0:	080067cf 	.word	0x080067cf
 8004dd4:	080067e6 	.word	0x080067e6
 8004dd8:	7ff00000 	.word	0x7ff00000
 8004ddc:	080067cb 	.word	0x080067cb
 8004de0:	0800679f 	.word	0x0800679f
 8004de4:	0800679e 	.word	0x0800679e
 8004de8:	3ff80000 	.word	0x3ff80000
 8004dec:	080068e0 	.word	0x080068e0
 8004df0:	0800683e 	.word	0x0800683e
 8004df4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004df8:	6018      	str	r0, [r3, #0]
 8004dfa:	9b07      	ldr	r3, [sp, #28]
 8004dfc:	2b0e      	cmp	r3, #14
 8004dfe:	f200 80a4 	bhi.w	8004f4a <_dtoa_r+0x442>
 8004e02:	2c00      	cmp	r4, #0
 8004e04:	f000 80a1 	beq.w	8004f4a <_dtoa_r+0x442>
 8004e08:	2f00      	cmp	r7, #0
 8004e0a:	dd33      	ble.n	8004e74 <_dtoa_r+0x36c>
 8004e0c:	4b86      	ldr	r3, [pc, #536]	@ (8005028 <_dtoa_r+0x520>)
 8004e0e:	f007 020f 	and.w	r2, r7, #15
 8004e12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004e16:	05f8      	lsls	r0, r7, #23
 8004e18:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004e1c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004e20:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004e24:	d516      	bpl.n	8004e54 <_dtoa_r+0x34c>
 8004e26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004e2a:	4b80      	ldr	r3, [pc, #512]	@ (800502c <_dtoa_r+0x524>)
 8004e2c:	2603      	movs	r6, #3
 8004e2e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004e32:	f7fb fc7b 	bl	800072c <__aeabi_ddiv>
 8004e36:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004e3a:	f004 040f 	and.w	r4, r4, #15
 8004e3e:	4d7b      	ldr	r5, [pc, #492]	@ (800502c <_dtoa_r+0x524>)
 8004e40:	b954      	cbnz	r4, 8004e58 <_dtoa_r+0x350>
 8004e42:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004e4a:	f7fb fc6f 	bl	800072c <__aeabi_ddiv>
 8004e4e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004e52:	e028      	b.n	8004ea6 <_dtoa_r+0x39e>
 8004e54:	2602      	movs	r6, #2
 8004e56:	e7f2      	b.n	8004e3e <_dtoa_r+0x336>
 8004e58:	07e1      	lsls	r1, r4, #31
 8004e5a:	d508      	bpl.n	8004e6e <_dtoa_r+0x366>
 8004e5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e60:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004e64:	f7fb fb38 	bl	80004d8 <__aeabi_dmul>
 8004e68:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004e6c:	3601      	adds	r6, #1
 8004e6e:	1064      	asrs	r4, r4, #1
 8004e70:	3508      	adds	r5, #8
 8004e72:	e7e5      	b.n	8004e40 <_dtoa_r+0x338>
 8004e74:	f000 80d2 	beq.w	800501c <_dtoa_r+0x514>
 8004e78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004e7c:	427c      	negs	r4, r7
 8004e7e:	4b6a      	ldr	r3, [pc, #424]	@ (8005028 <_dtoa_r+0x520>)
 8004e80:	f004 020f 	and.w	r2, r4, #15
 8004e84:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e8c:	f7fb fb24 	bl	80004d8 <__aeabi_dmul>
 8004e90:	2602      	movs	r6, #2
 8004e92:	2300      	movs	r3, #0
 8004e94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004e98:	4d64      	ldr	r5, [pc, #400]	@ (800502c <_dtoa_r+0x524>)
 8004e9a:	1124      	asrs	r4, r4, #4
 8004e9c:	2c00      	cmp	r4, #0
 8004e9e:	f040 80b2 	bne.w	8005006 <_dtoa_r+0x4fe>
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d1d3      	bne.n	8004e4e <_dtoa_r+0x346>
 8004ea6:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004eaa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	f000 80b7 	beq.w	8005020 <_dtoa_r+0x518>
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	4620      	mov	r0, r4
 8004eb6:	4629      	mov	r1, r5
 8004eb8:	4b5d      	ldr	r3, [pc, #372]	@ (8005030 <_dtoa_r+0x528>)
 8004eba:	f7fb fd7f 	bl	80009bc <__aeabi_dcmplt>
 8004ebe:	2800      	cmp	r0, #0
 8004ec0:	f000 80ae 	beq.w	8005020 <_dtoa_r+0x518>
 8004ec4:	9b07      	ldr	r3, [sp, #28]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	f000 80aa 	beq.w	8005020 <_dtoa_r+0x518>
 8004ecc:	9b08      	ldr	r3, [sp, #32]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	dd37      	ble.n	8004f42 <_dtoa_r+0x43a>
 8004ed2:	1e7b      	subs	r3, r7, #1
 8004ed4:	4620      	mov	r0, r4
 8004ed6:	9304      	str	r3, [sp, #16]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	4629      	mov	r1, r5
 8004edc:	4b55      	ldr	r3, [pc, #340]	@ (8005034 <_dtoa_r+0x52c>)
 8004ede:	f7fb fafb 	bl	80004d8 <__aeabi_dmul>
 8004ee2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004ee6:	9c08      	ldr	r4, [sp, #32]
 8004ee8:	3601      	adds	r6, #1
 8004eea:	4630      	mov	r0, r6
 8004eec:	f7fb fa8a 	bl	8000404 <__aeabi_i2d>
 8004ef0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004ef4:	f7fb faf0 	bl	80004d8 <__aeabi_dmul>
 8004ef8:	2200      	movs	r2, #0
 8004efa:	4b4f      	ldr	r3, [pc, #316]	@ (8005038 <_dtoa_r+0x530>)
 8004efc:	f7fb f936 	bl	800016c <__adddf3>
 8004f00:	4605      	mov	r5, r0
 8004f02:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004f06:	2c00      	cmp	r4, #0
 8004f08:	f040 809a 	bne.w	8005040 <_dtoa_r+0x538>
 8004f0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004f10:	2200      	movs	r2, #0
 8004f12:	4b4a      	ldr	r3, [pc, #296]	@ (800503c <_dtoa_r+0x534>)
 8004f14:	f7fb f928 	bl	8000168 <__aeabi_dsub>
 8004f18:	4602      	mov	r2, r0
 8004f1a:	460b      	mov	r3, r1
 8004f1c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004f20:	462a      	mov	r2, r5
 8004f22:	4633      	mov	r3, r6
 8004f24:	f7fb fd68 	bl	80009f8 <__aeabi_dcmpgt>
 8004f28:	2800      	cmp	r0, #0
 8004f2a:	f040 828e 	bne.w	800544a <_dtoa_r+0x942>
 8004f2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004f32:	462a      	mov	r2, r5
 8004f34:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004f38:	f7fb fd40 	bl	80009bc <__aeabi_dcmplt>
 8004f3c:	2800      	cmp	r0, #0
 8004f3e:	f040 8127 	bne.w	8005190 <_dtoa_r+0x688>
 8004f42:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8004f46:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8004f4a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	f2c0 8163 	blt.w	8005218 <_dtoa_r+0x710>
 8004f52:	2f0e      	cmp	r7, #14
 8004f54:	f300 8160 	bgt.w	8005218 <_dtoa_r+0x710>
 8004f58:	4b33      	ldr	r3, [pc, #204]	@ (8005028 <_dtoa_r+0x520>)
 8004f5a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004f5e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004f62:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004f66:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	da03      	bge.n	8004f74 <_dtoa_r+0x46c>
 8004f6c:	9b07      	ldr	r3, [sp, #28]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	f340 8100 	ble.w	8005174 <_dtoa_r+0x66c>
 8004f74:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004f78:	4656      	mov	r6, sl
 8004f7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004f7e:	4620      	mov	r0, r4
 8004f80:	4629      	mov	r1, r5
 8004f82:	f7fb fbd3 	bl	800072c <__aeabi_ddiv>
 8004f86:	f7fb fd57 	bl	8000a38 <__aeabi_d2iz>
 8004f8a:	4680      	mov	r8, r0
 8004f8c:	f7fb fa3a 	bl	8000404 <__aeabi_i2d>
 8004f90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004f94:	f7fb faa0 	bl	80004d8 <__aeabi_dmul>
 8004f98:	4602      	mov	r2, r0
 8004f9a:	460b      	mov	r3, r1
 8004f9c:	4620      	mov	r0, r4
 8004f9e:	4629      	mov	r1, r5
 8004fa0:	f7fb f8e2 	bl	8000168 <__aeabi_dsub>
 8004fa4:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004fa8:	9d07      	ldr	r5, [sp, #28]
 8004faa:	f806 4b01 	strb.w	r4, [r6], #1
 8004fae:	eba6 040a 	sub.w	r4, r6, sl
 8004fb2:	42a5      	cmp	r5, r4
 8004fb4:	4602      	mov	r2, r0
 8004fb6:	460b      	mov	r3, r1
 8004fb8:	f040 8116 	bne.w	80051e8 <_dtoa_r+0x6e0>
 8004fbc:	f7fb f8d6 	bl	800016c <__adddf3>
 8004fc0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004fc4:	4604      	mov	r4, r0
 8004fc6:	460d      	mov	r5, r1
 8004fc8:	f7fb fd16 	bl	80009f8 <__aeabi_dcmpgt>
 8004fcc:	2800      	cmp	r0, #0
 8004fce:	f040 80f8 	bne.w	80051c2 <_dtoa_r+0x6ba>
 8004fd2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004fd6:	4620      	mov	r0, r4
 8004fd8:	4629      	mov	r1, r5
 8004fda:	f7fb fce5 	bl	80009a8 <__aeabi_dcmpeq>
 8004fde:	b118      	cbz	r0, 8004fe8 <_dtoa_r+0x4e0>
 8004fe0:	f018 0f01 	tst.w	r8, #1
 8004fe4:	f040 80ed 	bne.w	80051c2 <_dtoa_r+0x6ba>
 8004fe8:	4649      	mov	r1, r9
 8004fea:	4658      	mov	r0, fp
 8004fec:	f000 fc92 	bl	8005914 <_Bfree>
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	7033      	strb	r3, [r6, #0]
 8004ff4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8004ff6:	3701      	adds	r7, #1
 8004ff8:	601f      	str	r7, [r3, #0]
 8004ffa:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	f000 8320 	beq.w	8005642 <_dtoa_r+0xb3a>
 8005002:	601e      	str	r6, [r3, #0]
 8005004:	e31d      	b.n	8005642 <_dtoa_r+0xb3a>
 8005006:	07e2      	lsls	r2, r4, #31
 8005008:	d505      	bpl.n	8005016 <_dtoa_r+0x50e>
 800500a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800500e:	f7fb fa63 	bl	80004d8 <__aeabi_dmul>
 8005012:	2301      	movs	r3, #1
 8005014:	3601      	adds	r6, #1
 8005016:	1064      	asrs	r4, r4, #1
 8005018:	3508      	adds	r5, #8
 800501a:	e73f      	b.n	8004e9c <_dtoa_r+0x394>
 800501c:	2602      	movs	r6, #2
 800501e:	e742      	b.n	8004ea6 <_dtoa_r+0x39e>
 8005020:	9c07      	ldr	r4, [sp, #28]
 8005022:	9704      	str	r7, [sp, #16]
 8005024:	e761      	b.n	8004eea <_dtoa_r+0x3e2>
 8005026:	bf00      	nop
 8005028:	080068e0 	.word	0x080068e0
 800502c:	080068b8 	.word	0x080068b8
 8005030:	3ff00000 	.word	0x3ff00000
 8005034:	40240000 	.word	0x40240000
 8005038:	401c0000 	.word	0x401c0000
 800503c:	40140000 	.word	0x40140000
 8005040:	4b70      	ldr	r3, [pc, #448]	@ (8005204 <_dtoa_r+0x6fc>)
 8005042:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005044:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005048:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800504c:	4454      	add	r4, sl
 800504e:	2900      	cmp	r1, #0
 8005050:	d045      	beq.n	80050de <_dtoa_r+0x5d6>
 8005052:	2000      	movs	r0, #0
 8005054:	496c      	ldr	r1, [pc, #432]	@ (8005208 <_dtoa_r+0x700>)
 8005056:	f7fb fb69 	bl	800072c <__aeabi_ddiv>
 800505a:	4633      	mov	r3, r6
 800505c:	462a      	mov	r2, r5
 800505e:	f7fb f883 	bl	8000168 <__aeabi_dsub>
 8005062:	4656      	mov	r6, sl
 8005064:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005068:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800506c:	f7fb fce4 	bl	8000a38 <__aeabi_d2iz>
 8005070:	4605      	mov	r5, r0
 8005072:	f7fb f9c7 	bl	8000404 <__aeabi_i2d>
 8005076:	4602      	mov	r2, r0
 8005078:	460b      	mov	r3, r1
 800507a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800507e:	f7fb f873 	bl	8000168 <__aeabi_dsub>
 8005082:	4602      	mov	r2, r0
 8005084:	460b      	mov	r3, r1
 8005086:	3530      	adds	r5, #48	@ 0x30
 8005088:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800508c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005090:	f806 5b01 	strb.w	r5, [r6], #1
 8005094:	f7fb fc92 	bl	80009bc <__aeabi_dcmplt>
 8005098:	2800      	cmp	r0, #0
 800509a:	d163      	bne.n	8005164 <_dtoa_r+0x65c>
 800509c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80050a0:	2000      	movs	r0, #0
 80050a2:	495a      	ldr	r1, [pc, #360]	@ (800520c <_dtoa_r+0x704>)
 80050a4:	f7fb f860 	bl	8000168 <__aeabi_dsub>
 80050a8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80050ac:	f7fb fc86 	bl	80009bc <__aeabi_dcmplt>
 80050b0:	2800      	cmp	r0, #0
 80050b2:	f040 8087 	bne.w	80051c4 <_dtoa_r+0x6bc>
 80050b6:	42a6      	cmp	r6, r4
 80050b8:	f43f af43 	beq.w	8004f42 <_dtoa_r+0x43a>
 80050bc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80050c0:	2200      	movs	r2, #0
 80050c2:	4b53      	ldr	r3, [pc, #332]	@ (8005210 <_dtoa_r+0x708>)
 80050c4:	f7fb fa08 	bl	80004d8 <__aeabi_dmul>
 80050c8:	2200      	movs	r2, #0
 80050ca:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80050ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80050d2:	4b4f      	ldr	r3, [pc, #316]	@ (8005210 <_dtoa_r+0x708>)
 80050d4:	f7fb fa00 	bl	80004d8 <__aeabi_dmul>
 80050d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80050dc:	e7c4      	b.n	8005068 <_dtoa_r+0x560>
 80050de:	4631      	mov	r1, r6
 80050e0:	4628      	mov	r0, r5
 80050e2:	f7fb f9f9 	bl	80004d8 <__aeabi_dmul>
 80050e6:	4656      	mov	r6, sl
 80050e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80050ec:	9413      	str	r4, [sp, #76]	@ 0x4c
 80050ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80050f2:	f7fb fca1 	bl	8000a38 <__aeabi_d2iz>
 80050f6:	4605      	mov	r5, r0
 80050f8:	f7fb f984 	bl	8000404 <__aeabi_i2d>
 80050fc:	4602      	mov	r2, r0
 80050fe:	460b      	mov	r3, r1
 8005100:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005104:	f7fb f830 	bl	8000168 <__aeabi_dsub>
 8005108:	4602      	mov	r2, r0
 800510a:	460b      	mov	r3, r1
 800510c:	3530      	adds	r5, #48	@ 0x30
 800510e:	f806 5b01 	strb.w	r5, [r6], #1
 8005112:	42a6      	cmp	r6, r4
 8005114:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005118:	f04f 0200 	mov.w	r2, #0
 800511c:	d124      	bne.n	8005168 <_dtoa_r+0x660>
 800511e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005122:	4b39      	ldr	r3, [pc, #228]	@ (8005208 <_dtoa_r+0x700>)
 8005124:	f7fb f822 	bl	800016c <__adddf3>
 8005128:	4602      	mov	r2, r0
 800512a:	460b      	mov	r3, r1
 800512c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005130:	f7fb fc62 	bl	80009f8 <__aeabi_dcmpgt>
 8005134:	2800      	cmp	r0, #0
 8005136:	d145      	bne.n	80051c4 <_dtoa_r+0x6bc>
 8005138:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800513c:	2000      	movs	r0, #0
 800513e:	4932      	ldr	r1, [pc, #200]	@ (8005208 <_dtoa_r+0x700>)
 8005140:	f7fb f812 	bl	8000168 <__aeabi_dsub>
 8005144:	4602      	mov	r2, r0
 8005146:	460b      	mov	r3, r1
 8005148:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800514c:	f7fb fc36 	bl	80009bc <__aeabi_dcmplt>
 8005150:	2800      	cmp	r0, #0
 8005152:	f43f aef6 	beq.w	8004f42 <_dtoa_r+0x43a>
 8005156:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005158:	1e73      	subs	r3, r6, #1
 800515a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800515c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005160:	2b30      	cmp	r3, #48	@ 0x30
 8005162:	d0f8      	beq.n	8005156 <_dtoa_r+0x64e>
 8005164:	9f04      	ldr	r7, [sp, #16]
 8005166:	e73f      	b.n	8004fe8 <_dtoa_r+0x4e0>
 8005168:	4b29      	ldr	r3, [pc, #164]	@ (8005210 <_dtoa_r+0x708>)
 800516a:	f7fb f9b5 	bl	80004d8 <__aeabi_dmul>
 800516e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005172:	e7bc      	b.n	80050ee <_dtoa_r+0x5e6>
 8005174:	d10c      	bne.n	8005190 <_dtoa_r+0x688>
 8005176:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800517a:	2200      	movs	r2, #0
 800517c:	4b25      	ldr	r3, [pc, #148]	@ (8005214 <_dtoa_r+0x70c>)
 800517e:	f7fb f9ab 	bl	80004d8 <__aeabi_dmul>
 8005182:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005186:	f7fb fc2d 	bl	80009e4 <__aeabi_dcmpge>
 800518a:	2800      	cmp	r0, #0
 800518c:	f000 815b 	beq.w	8005446 <_dtoa_r+0x93e>
 8005190:	2400      	movs	r4, #0
 8005192:	4625      	mov	r5, r4
 8005194:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005196:	4656      	mov	r6, sl
 8005198:	43db      	mvns	r3, r3
 800519a:	9304      	str	r3, [sp, #16]
 800519c:	2700      	movs	r7, #0
 800519e:	4621      	mov	r1, r4
 80051a0:	4658      	mov	r0, fp
 80051a2:	f000 fbb7 	bl	8005914 <_Bfree>
 80051a6:	2d00      	cmp	r5, #0
 80051a8:	d0dc      	beq.n	8005164 <_dtoa_r+0x65c>
 80051aa:	b12f      	cbz	r7, 80051b8 <_dtoa_r+0x6b0>
 80051ac:	42af      	cmp	r7, r5
 80051ae:	d003      	beq.n	80051b8 <_dtoa_r+0x6b0>
 80051b0:	4639      	mov	r1, r7
 80051b2:	4658      	mov	r0, fp
 80051b4:	f000 fbae 	bl	8005914 <_Bfree>
 80051b8:	4629      	mov	r1, r5
 80051ba:	4658      	mov	r0, fp
 80051bc:	f000 fbaa 	bl	8005914 <_Bfree>
 80051c0:	e7d0      	b.n	8005164 <_dtoa_r+0x65c>
 80051c2:	9704      	str	r7, [sp, #16]
 80051c4:	4633      	mov	r3, r6
 80051c6:	461e      	mov	r6, r3
 80051c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80051cc:	2a39      	cmp	r2, #57	@ 0x39
 80051ce:	d107      	bne.n	80051e0 <_dtoa_r+0x6d8>
 80051d0:	459a      	cmp	sl, r3
 80051d2:	d1f8      	bne.n	80051c6 <_dtoa_r+0x6be>
 80051d4:	9a04      	ldr	r2, [sp, #16]
 80051d6:	3201      	adds	r2, #1
 80051d8:	9204      	str	r2, [sp, #16]
 80051da:	2230      	movs	r2, #48	@ 0x30
 80051dc:	f88a 2000 	strb.w	r2, [sl]
 80051e0:	781a      	ldrb	r2, [r3, #0]
 80051e2:	3201      	adds	r2, #1
 80051e4:	701a      	strb	r2, [r3, #0]
 80051e6:	e7bd      	b.n	8005164 <_dtoa_r+0x65c>
 80051e8:	2200      	movs	r2, #0
 80051ea:	4b09      	ldr	r3, [pc, #36]	@ (8005210 <_dtoa_r+0x708>)
 80051ec:	f7fb f974 	bl	80004d8 <__aeabi_dmul>
 80051f0:	2200      	movs	r2, #0
 80051f2:	2300      	movs	r3, #0
 80051f4:	4604      	mov	r4, r0
 80051f6:	460d      	mov	r5, r1
 80051f8:	f7fb fbd6 	bl	80009a8 <__aeabi_dcmpeq>
 80051fc:	2800      	cmp	r0, #0
 80051fe:	f43f aebc 	beq.w	8004f7a <_dtoa_r+0x472>
 8005202:	e6f1      	b.n	8004fe8 <_dtoa_r+0x4e0>
 8005204:	080068e0 	.word	0x080068e0
 8005208:	3fe00000 	.word	0x3fe00000
 800520c:	3ff00000 	.word	0x3ff00000
 8005210:	40240000 	.word	0x40240000
 8005214:	40140000 	.word	0x40140000
 8005218:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800521a:	2a00      	cmp	r2, #0
 800521c:	f000 80db 	beq.w	80053d6 <_dtoa_r+0x8ce>
 8005220:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005222:	2a01      	cmp	r2, #1
 8005224:	f300 80bf 	bgt.w	80053a6 <_dtoa_r+0x89e>
 8005228:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800522a:	2a00      	cmp	r2, #0
 800522c:	f000 80b7 	beq.w	800539e <_dtoa_r+0x896>
 8005230:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005234:	4646      	mov	r6, r8
 8005236:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005238:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800523a:	2101      	movs	r1, #1
 800523c:	441a      	add	r2, r3
 800523e:	4658      	mov	r0, fp
 8005240:	4498      	add	r8, r3
 8005242:	9209      	str	r2, [sp, #36]	@ 0x24
 8005244:	f000 fc1a 	bl	8005a7c <__i2b>
 8005248:	4605      	mov	r5, r0
 800524a:	b15e      	cbz	r6, 8005264 <_dtoa_r+0x75c>
 800524c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800524e:	2b00      	cmp	r3, #0
 8005250:	dd08      	ble.n	8005264 <_dtoa_r+0x75c>
 8005252:	42b3      	cmp	r3, r6
 8005254:	bfa8      	it	ge
 8005256:	4633      	movge	r3, r6
 8005258:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800525a:	eba8 0803 	sub.w	r8, r8, r3
 800525e:	1af6      	subs	r6, r6, r3
 8005260:	1ad3      	subs	r3, r2, r3
 8005262:	9309      	str	r3, [sp, #36]	@ 0x24
 8005264:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005266:	b1f3      	cbz	r3, 80052a6 <_dtoa_r+0x79e>
 8005268:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800526a:	2b00      	cmp	r3, #0
 800526c:	f000 80b7 	beq.w	80053de <_dtoa_r+0x8d6>
 8005270:	b18c      	cbz	r4, 8005296 <_dtoa_r+0x78e>
 8005272:	4629      	mov	r1, r5
 8005274:	4622      	mov	r2, r4
 8005276:	4658      	mov	r0, fp
 8005278:	f000 fcbe 	bl	8005bf8 <__pow5mult>
 800527c:	464a      	mov	r2, r9
 800527e:	4601      	mov	r1, r0
 8005280:	4605      	mov	r5, r0
 8005282:	4658      	mov	r0, fp
 8005284:	f000 fc10 	bl	8005aa8 <__multiply>
 8005288:	4649      	mov	r1, r9
 800528a:	9004      	str	r0, [sp, #16]
 800528c:	4658      	mov	r0, fp
 800528e:	f000 fb41 	bl	8005914 <_Bfree>
 8005292:	9b04      	ldr	r3, [sp, #16]
 8005294:	4699      	mov	r9, r3
 8005296:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005298:	1b1a      	subs	r2, r3, r4
 800529a:	d004      	beq.n	80052a6 <_dtoa_r+0x79e>
 800529c:	4649      	mov	r1, r9
 800529e:	4658      	mov	r0, fp
 80052a0:	f000 fcaa 	bl	8005bf8 <__pow5mult>
 80052a4:	4681      	mov	r9, r0
 80052a6:	2101      	movs	r1, #1
 80052a8:	4658      	mov	r0, fp
 80052aa:	f000 fbe7 	bl	8005a7c <__i2b>
 80052ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80052b0:	4604      	mov	r4, r0
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	f000 81c9 	beq.w	800564a <_dtoa_r+0xb42>
 80052b8:	461a      	mov	r2, r3
 80052ba:	4601      	mov	r1, r0
 80052bc:	4658      	mov	r0, fp
 80052be:	f000 fc9b 	bl	8005bf8 <__pow5mult>
 80052c2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80052c4:	4604      	mov	r4, r0
 80052c6:	2b01      	cmp	r3, #1
 80052c8:	f300 808f 	bgt.w	80053ea <_dtoa_r+0x8e2>
 80052cc:	9b02      	ldr	r3, [sp, #8]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	f040 8087 	bne.w	80053e2 <_dtoa_r+0x8da>
 80052d4:	9b03      	ldr	r3, [sp, #12]
 80052d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80052da:	2b00      	cmp	r3, #0
 80052dc:	f040 8083 	bne.w	80053e6 <_dtoa_r+0x8de>
 80052e0:	9b03      	ldr	r3, [sp, #12]
 80052e2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80052e6:	0d1b      	lsrs	r3, r3, #20
 80052e8:	051b      	lsls	r3, r3, #20
 80052ea:	b12b      	cbz	r3, 80052f8 <_dtoa_r+0x7f0>
 80052ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80052ee:	f108 0801 	add.w	r8, r8, #1
 80052f2:	3301      	adds	r3, #1
 80052f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80052f6:	2301      	movs	r3, #1
 80052f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80052fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	f000 81aa 	beq.w	8005656 <_dtoa_r+0xb4e>
 8005302:	6923      	ldr	r3, [r4, #16]
 8005304:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005308:	6918      	ldr	r0, [r3, #16]
 800530a:	f000 fb6b 	bl	80059e4 <__hi0bits>
 800530e:	f1c0 0020 	rsb	r0, r0, #32
 8005312:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005314:	4418      	add	r0, r3
 8005316:	f010 001f 	ands.w	r0, r0, #31
 800531a:	d071      	beq.n	8005400 <_dtoa_r+0x8f8>
 800531c:	f1c0 0320 	rsb	r3, r0, #32
 8005320:	2b04      	cmp	r3, #4
 8005322:	dd65      	ble.n	80053f0 <_dtoa_r+0x8e8>
 8005324:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005326:	f1c0 001c 	rsb	r0, r0, #28
 800532a:	4403      	add	r3, r0
 800532c:	4480      	add	r8, r0
 800532e:	4406      	add	r6, r0
 8005330:	9309      	str	r3, [sp, #36]	@ 0x24
 8005332:	f1b8 0f00 	cmp.w	r8, #0
 8005336:	dd05      	ble.n	8005344 <_dtoa_r+0x83c>
 8005338:	4649      	mov	r1, r9
 800533a:	4642      	mov	r2, r8
 800533c:	4658      	mov	r0, fp
 800533e:	f000 fcb5 	bl	8005cac <__lshift>
 8005342:	4681      	mov	r9, r0
 8005344:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005346:	2b00      	cmp	r3, #0
 8005348:	dd05      	ble.n	8005356 <_dtoa_r+0x84e>
 800534a:	4621      	mov	r1, r4
 800534c:	461a      	mov	r2, r3
 800534e:	4658      	mov	r0, fp
 8005350:	f000 fcac 	bl	8005cac <__lshift>
 8005354:	4604      	mov	r4, r0
 8005356:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005358:	2b00      	cmp	r3, #0
 800535a:	d053      	beq.n	8005404 <_dtoa_r+0x8fc>
 800535c:	4621      	mov	r1, r4
 800535e:	4648      	mov	r0, r9
 8005360:	f000 fd10 	bl	8005d84 <__mcmp>
 8005364:	2800      	cmp	r0, #0
 8005366:	da4d      	bge.n	8005404 <_dtoa_r+0x8fc>
 8005368:	1e7b      	subs	r3, r7, #1
 800536a:	4649      	mov	r1, r9
 800536c:	9304      	str	r3, [sp, #16]
 800536e:	220a      	movs	r2, #10
 8005370:	2300      	movs	r3, #0
 8005372:	4658      	mov	r0, fp
 8005374:	f000 faf0 	bl	8005958 <__multadd>
 8005378:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800537a:	4681      	mov	r9, r0
 800537c:	2b00      	cmp	r3, #0
 800537e:	f000 816c 	beq.w	800565a <_dtoa_r+0xb52>
 8005382:	2300      	movs	r3, #0
 8005384:	4629      	mov	r1, r5
 8005386:	220a      	movs	r2, #10
 8005388:	4658      	mov	r0, fp
 800538a:	f000 fae5 	bl	8005958 <__multadd>
 800538e:	9b08      	ldr	r3, [sp, #32]
 8005390:	4605      	mov	r5, r0
 8005392:	2b00      	cmp	r3, #0
 8005394:	dc61      	bgt.n	800545a <_dtoa_r+0x952>
 8005396:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005398:	2b02      	cmp	r3, #2
 800539a:	dc3b      	bgt.n	8005414 <_dtoa_r+0x90c>
 800539c:	e05d      	b.n	800545a <_dtoa_r+0x952>
 800539e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80053a0:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80053a4:	e746      	b.n	8005234 <_dtoa_r+0x72c>
 80053a6:	9b07      	ldr	r3, [sp, #28]
 80053a8:	1e5c      	subs	r4, r3, #1
 80053aa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80053ac:	42a3      	cmp	r3, r4
 80053ae:	bfbf      	itttt	lt
 80053b0:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80053b2:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 80053b4:	1ae3      	sublt	r3, r4, r3
 80053b6:	18d2      	addlt	r2, r2, r3
 80053b8:	bfa8      	it	ge
 80053ba:	1b1c      	subge	r4, r3, r4
 80053bc:	9b07      	ldr	r3, [sp, #28]
 80053be:	bfbe      	ittt	lt
 80053c0:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80053c2:	920e      	strlt	r2, [sp, #56]	@ 0x38
 80053c4:	2400      	movlt	r4, #0
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	bfb5      	itete	lt
 80053ca:	eba8 0603 	sublt.w	r6, r8, r3
 80053ce:	4646      	movge	r6, r8
 80053d0:	2300      	movlt	r3, #0
 80053d2:	9b07      	ldrge	r3, [sp, #28]
 80053d4:	e730      	b.n	8005238 <_dtoa_r+0x730>
 80053d6:	4646      	mov	r6, r8
 80053d8:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80053da:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80053dc:	e735      	b.n	800524a <_dtoa_r+0x742>
 80053de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80053e0:	e75c      	b.n	800529c <_dtoa_r+0x794>
 80053e2:	2300      	movs	r3, #0
 80053e4:	e788      	b.n	80052f8 <_dtoa_r+0x7f0>
 80053e6:	9b02      	ldr	r3, [sp, #8]
 80053e8:	e786      	b.n	80052f8 <_dtoa_r+0x7f0>
 80053ea:	2300      	movs	r3, #0
 80053ec:	930a      	str	r3, [sp, #40]	@ 0x28
 80053ee:	e788      	b.n	8005302 <_dtoa_r+0x7fa>
 80053f0:	d09f      	beq.n	8005332 <_dtoa_r+0x82a>
 80053f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80053f4:	331c      	adds	r3, #28
 80053f6:	441a      	add	r2, r3
 80053f8:	4498      	add	r8, r3
 80053fa:	441e      	add	r6, r3
 80053fc:	9209      	str	r2, [sp, #36]	@ 0x24
 80053fe:	e798      	b.n	8005332 <_dtoa_r+0x82a>
 8005400:	4603      	mov	r3, r0
 8005402:	e7f6      	b.n	80053f2 <_dtoa_r+0x8ea>
 8005404:	9b07      	ldr	r3, [sp, #28]
 8005406:	9704      	str	r7, [sp, #16]
 8005408:	2b00      	cmp	r3, #0
 800540a:	dc20      	bgt.n	800544e <_dtoa_r+0x946>
 800540c:	9308      	str	r3, [sp, #32]
 800540e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005410:	2b02      	cmp	r3, #2
 8005412:	dd1e      	ble.n	8005452 <_dtoa_r+0x94a>
 8005414:	9b08      	ldr	r3, [sp, #32]
 8005416:	2b00      	cmp	r3, #0
 8005418:	f47f aebc 	bne.w	8005194 <_dtoa_r+0x68c>
 800541c:	4621      	mov	r1, r4
 800541e:	2205      	movs	r2, #5
 8005420:	4658      	mov	r0, fp
 8005422:	f000 fa99 	bl	8005958 <__multadd>
 8005426:	4601      	mov	r1, r0
 8005428:	4604      	mov	r4, r0
 800542a:	4648      	mov	r0, r9
 800542c:	f000 fcaa 	bl	8005d84 <__mcmp>
 8005430:	2800      	cmp	r0, #0
 8005432:	f77f aeaf 	ble.w	8005194 <_dtoa_r+0x68c>
 8005436:	2331      	movs	r3, #49	@ 0x31
 8005438:	4656      	mov	r6, sl
 800543a:	f806 3b01 	strb.w	r3, [r6], #1
 800543e:	9b04      	ldr	r3, [sp, #16]
 8005440:	3301      	adds	r3, #1
 8005442:	9304      	str	r3, [sp, #16]
 8005444:	e6aa      	b.n	800519c <_dtoa_r+0x694>
 8005446:	9c07      	ldr	r4, [sp, #28]
 8005448:	9704      	str	r7, [sp, #16]
 800544a:	4625      	mov	r5, r4
 800544c:	e7f3      	b.n	8005436 <_dtoa_r+0x92e>
 800544e:	9b07      	ldr	r3, [sp, #28]
 8005450:	9308      	str	r3, [sp, #32]
 8005452:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005454:	2b00      	cmp	r3, #0
 8005456:	f000 8104 	beq.w	8005662 <_dtoa_r+0xb5a>
 800545a:	2e00      	cmp	r6, #0
 800545c:	dd05      	ble.n	800546a <_dtoa_r+0x962>
 800545e:	4629      	mov	r1, r5
 8005460:	4632      	mov	r2, r6
 8005462:	4658      	mov	r0, fp
 8005464:	f000 fc22 	bl	8005cac <__lshift>
 8005468:	4605      	mov	r5, r0
 800546a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800546c:	2b00      	cmp	r3, #0
 800546e:	d05a      	beq.n	8005526 <_dtoa_r+0xa1e>
 8005470:	4658      	mov	r0, fp
 8005472:	6869      	ldr	r1, [r5, #4]
 8005474:	f000 fa0e 	bl	8005894 <_Balloc>
 8005478:	4606      	mov	r6, r0
 800547a:	b928      	cbnz	r0, 8005488 <_dtoa_r+0x980>
 800547c:	4602      	mov	r2, r0
 800547e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005482:	4b83      	ldr	r3, [pc, #524]	@ (8005690 <_dtoa_r+0xb88>)
 8005484:	f7ff bb54 	b.w	8004b30 <_dtoa_r+0x28>
 8005488:	692a      	ldr	r2, [r5, #16]
 800548a:	f105 010c 	add.w	r1, r5, #12
 800548e:	3202      	adds	r2, #2
 8005490:	0092      	lsls	r2, r2, #2
 8005492:	300c      	adds	r0, #12
 8005494:	f001 f80a 	bl	80064ac <memcpy>
 8005498:	2201      	movs	r2, #1
 800549a:	4631      	mov	r1, r6
 800549c:	4658      	mov	r0, fp
 800549e:	f000 fc05 	bl	8005cac <__lshift>
 80054a2:	462f      	mov	r7, r5
 80054a4:	4605      	mov	r5, r0
 80054a6:	f10a 0301 	add.w	r3, sl, #1
 80054aa:	9307      	str	r3, [sp, #28]
 80054ac:	9b08      	ldr	r3, [sp, #32]
 80054ae:	4453      	add	r3, sl
 80054b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80054b2:	9b02      	ldr	r3, [sp, #8]
 80054b4:	f003 0301 	and.w	r3, r3, #1
 80054b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80054ba:	9b07      	ldr	r3, [sp, #28]
 80054bc:	4621      	mov	r1, r4
 80054be:	3b01      	subs	r3, #1
 80054c0:	4648      	mov	r0, r9
 80054c2:	9302      	str	r3, [sp, #8]
 80054c4:	f7ff fa95 	bl	80049f2 <quorem>
 80054c8:	4639      	mov	r1, r7
 80054ca:	9008      	str	r0, [sp, #32]
 80054cc:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80054d0:	4648      	mov	r0, r9
 80054d2:	f000 fc57 	bl	8005d84 <__mcmp>
 80054d6:	462a      	mov	r2, r5
 80054d8:	9009      	str	r0, [sp, #36]	@ 0x24
 80054da:	4621      	mov	r1, r4
 80054dc:	4658      	mov	r0, fp
 80054de:	f000 fc6d 	bl	8005dbc <__mdiff>
 80054e2:	68c2      	ldr	r2, [r0, #12]
 80054e4:	4606      	mov	r6, r0
 80054e6:	bb02      	cbnz	r2, 800552a <_dtoa_r+0xa22>
 80054e8:	4601      	mov	r1, r0
 80054ea:	4648      	mov	r0, r9
 80054ec:	f000 fc4a 	bl	8005d84 <__mcmp>
 80054f0:	4602      	mov	r2, r0
 80054f2:	4631      	mov	r1, r6
 80054f4:	4658      	mov	r0, fp
 80054f6:	920c      	str	r2, [sp, #48]	@ 0x30
 80054f8:	f000 fa0c 	bl	8005914 <_Bfree>
 80054fc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80054fe:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005500:	9e07      	ldr	r6, [sp, #28]
 8005502:	ea43 0102 	orr.w	r1, r3, r2
 8005506:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005508:	4319      	orrs	r1, r3
 800550a:	d110      	bne.n	800552e <_dtoa_r+0xa26>
 800550c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005510:	d029      	beq.n	8005566 <_dtoa_r+0xa5e>
 8005512:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005514:	2b00      	cmp	r3, #0
 8005516:	dd02      	ble.n	800551e <_dtoa_r+0xa16>
 8005518:	9b08      	ldr	r3, [sp, #32]
 800551a:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800551e:	9b02      	ldr	r3, [sp, #8]
 8005520:	f883 8000 	strb.w	r8, [r3]
 8005524:	e63b      	b.n	800519e <_dtoa_r+0x696>
 8005526:	4628      	mov	r0, r5
 8005528:	e7bb      	b.n	80054a2 <_dtoa_r+0x99a>
 800552a:	2201      	movs	r2, #1
 800552c:	e7e1      	b.n	80054f2 <_dtoa_r+0x9ea>
 800552e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005530:	2b00      	cmp	r3, #0
 8005532:	db04      	blt.n	800553e <_dtoa_r+0xa36>
 8005534:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8005536:	430b      	orrs	r3, r1
 8005538:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800553a:	430b      	orrs	r3, r1
 800553c:	d120      	bne.n	8005580 <_dtoa_r+0xa78>
 800553e:	2a00      	cmp	r2, #0
 8005540:	dded      	ble.n	800551e <_dtoa_r+0xa16>
 8005542:	4649      	mov	r1, r9
 8005544:	2201      	movs	r2, #1
 8005546:	4658      	mov	r0, fp
 8005548:	f000 fbb0 	bl	8005cac <__lshift>
 800554c:	4621      	mov	r1, r4
 800554e:	4681      	mov	r9, r0
 8005550:	f000 fc18 	bl	8005d84 <__mcmp>
 8005554:	2800      	cmp	r0, #0
 8005556:	dc03      	bgt.n	8005560 <_dtoa_r+0xa58>
 8005558:	d1e1      	bne.n	800551e <_dtoa_r+0xa16>
 800555a:	f018 0f01 	tst.w	r8, #1
 800555e:	d0de      	beq.n	800551e <_dtoa_r+0xa16>
 8005560:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005564:	d1d8      	bne.n	8005518 <_dtoa_r+0xa10>
 8005566:	2339      	movs	r3, #57	@ 0x39
 8005568:	9a02      	ldr	r2, [sp, #8]
 800556a:	7013      	strb	r3, [r2, #0]
 800556c:	4633      	mov	r3, r6
 800556e:	461e      	mov	r6, r3
 8005570:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005574:	3b01      	subs	r3, #1
 8005576:	2a39      	cmp	r2, #57	@ 0x39
 8005578:	d052      	beq.n	8005620 <_dtoa_r+0xb18>
 800557a:	3201      	adds	r2, #1
 800557c:	701a      	strb	r2, [r3, #0]
 800557e:	e60e      	b.n	800519e <_dtoa_r+0x696>
 8005580:	2a00      	cmp	r2, #0
 8005582:	dd07      	ble.n	8005594 <_dtoa_r+0xa8c>
 8005584:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005588:	d0ed      	beq.n	8005566 <_dtoa_r+0xa5e>
 800558a:	9a02      	ldr	r2, [sp, #8]
 800558c:	f108 0301 	add.w	r3, r8, #1
 8005590:	7013      	strb	r3, [r2, #0]
 8005592:	e604      	b.n	800519e <_dtoa_r+0x696>
 8005594:	9b07      	ldr	r3, [sp, #28]
 8005596:	9a07      	ldr	r2, [sp, #28]
 8005598:	f803 8c01 	strb.w	r8, [r3, #-1]
 800559c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800559e:	4293      	cmp	r3, r2
 80055a0:	d028      	beq.n	80055f4 <_dtoa_r+0xaec>
 80055a2:	4649      	mov	r1, r9
 80055a4:	2300      	movs	r3, #0
 80055a6:	220a      	movs	r2, #10
 80055a8:	4658      	mov	r0, fp
 80055aa:	f000 f9d5 	bl	8005958 <__multadd>
 80055ae:	42af      	cmp	r7, r5
 80055b0:	4681      	mov	r9, r0
 80055b2:	f04f 0300 	mov.w	r3, #0
 80055b6:	f04f 020a 	mov.w	r2, #10
 80055ba:	4639      	mov	r1, r7
 80055bc:	4658      	mov	r0, fp
 80055be:	d107      	bne.n	80055d0 <_dtoa_r+0xac8>
 80055c0:	f000 f9ca 	bl	8005958 <__multadd>
 80055c4:	4607      	mov	r7, r0
 80055c6:	4605      	mov	r5, r0
 80055c8:	9b07      	ldr	r3, [sp, #28]
 80055ca:	3301      	adds	r3, #1
 80055cc:	9307      	str	r3, [sp, #28]
 80055ce:	e774      	b.n	80054ba <_dtoa_r+0x9b2>
 80055d0:	f000 f9c2 	bl	8005958 <__multadd>
 80055d4:	4629      	mov	r1, r5
 80055d6:	4607      	mov	r7, r0
 80055d8:	2300      	movs	r3, #0
 80055da:	220a      	movs	r2, #10
 80055dc:	4658      	mov	r0, fp
 80055de:	f000 f9bb 	bl	8005958 <__multadd>
 80055e2:	4605      	mov	r5, r0
 80055e4:	e7f0      	b.n	80055c8 <_dtoa_r+0xac0>
 80055e6:	9b08      	ldr	r3, [sp, #32]
 80055e8:	2700      	movs	r7, #0
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	bfcc      	ite	gt
 80055ee:	461e      	movgt	r6, r3
 80055f0:	2601      	movle	r6, #1
 80055f2:	4456      	add	r6, sl
 80055f4:	4649      	mov	r1, r9
 80055f6:	2201      	movs	r2, #1
 80055f8:	4658      	mov	r0, fp
 80055fa:	f000 fb57 	bl	8005cac <__lshift>
 80055fe:	4621      	mov	r1, r4
 8005600:	4681      	mov	r9, r0
 8005602:	f000 fbbf 	bl	8005d84 <__mcmp>
 8005606:	2800      	cmp	r0, #0
 8005608:	dcb0      	bgt.n	800556c <_dtoa_r+0xa64>
 800560a:	d102      	bne.n	8005612 <_dtoa_r+0xb0a>
 800560c:	f018 0f01 	tst.w	r8, #1
 8005610:	d1ac      	bne.n	800556c <_dtoa_r+0xa64>
 8005612:	4633      	mov	r3, r6
 8005614:	461e      	mov	r6, r3
 8005616:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800561a:	2a30      	cmp	r2, #48	@ 0x30
 800561c:	d0fa      	beq.n	8005614 <_dtoa_r+0xb0c>
 800561e:	e5be      	b.n	800519e <_dtoa_r+0x696>
 8005620:	459a      	cmp	sl, r3
 8005622:	d1a4      	bne.n	800556e <_dtoa_r+0xa66>
 8005624:	9b04      	ldr	r3, [sp, #16]
 8005626:	3301      	adds	r3, #1
 8005628:	9304      	str	r3, [sp, #16]
 800562a:	2331      	movs	r3, #49	@ 0x31
 800562c:	f88a 3000 	strb.w	r3, [sl]
 8005630:	e5b5      	b.n	800519e <_dtoa_r+0x696>
 8005632:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005634:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8005694 <_dtoa_r+0xb8c>
 8005638:	b11b      	cbz	r3, 8005642 <_dtoa_r+0xb3a>
 800563a:	f10a 0308 	add.w	r3, sl, #8
 800563e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005640:	6013      	str	r3, [r2, #0]
 8005642:	4650      	mov	r0, sl
 8005644:	b017      	add	sp, #92	@ 0x5c
 8005646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800564a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800564c:	2b01      	cmp	r3, #1
 800564e:	f77f ae3d 	ble.w	80052cc <_dtoa_r+0x7c4>
 8005652:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005654:	930a      	str	r3, [sp, #40]	@ 0x28
 8005656:	2001      	movs	r0, #1
 8005658:	e65b      	b.n	8005312 <_dtoa_r+0x80a>
 800565a:	9b08      	ldr	r3, [sp, #32]
 800565c:	2b00      	cmp	r3, #0
 800565e:	f77f aed6 	ble.w	800540e <_dtoa_r+0x906>
 8005662:	4656      	mov	r6, sl
 8005664:	4621      	mov	r1, r4
 8005666:	4648      	mov	r0, r9
 8005668:	f7ff f9c3 	bl	80049f2 <quorem>
 800566c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005670:	9b08      	ldr	r3, [sp, #32]
 8005672:	f806 8b01 	strb.w	r8, [r6], #1
 8005676:	eba6 020a 	sub.w	r2, r6, sl
 800567a:	4293      	cmp	r3, r2
 800567c:	ddb3      	ble.n	80055e6 <_dtoa_r+0xade>
 800567e:	4649      	mov	r1, r9
 8005680:	2300      	movs	r3, #0
 8005682:	220a      	movs	r2, #10
 8005684:	4658      	mov	r0, fp
 8005686:	f000 f967 	bl	8005958 <__multadd>
 800568a:	4681      	mov	r9, r0
 800568c:	e7ea      	b.n	8005664 <_dtoa_r+0xb5c>
 800568e:	bf00      	nop
 8005690:	0800683e 	.word	0x0800683e
 8005694:	080067c2 	.word	0x080067c2

08005698 <_free_r>:
 8005698:	b538      	push	{r3, r4, r5, lr}
 800569a:	4605      	mov	r5, r0
 800569c:	2900      	cmp	r1, #0
 800569e:	d040      	beq.n	8005722 <_free_r+0x8a>
 80056a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80056a4:	1f0c      	subs	r4, r1, #4
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	bfb8      	it	lt
 80056aa:	18e4      	addlt	r4, r4, r3
 80056ac:	f000 f8e6 	bl	800587c <__malloc_lock>
 80056b0:	4a1c      	ldr	r2, [pc, #112]	@ (8005724 <_free_r+0x8c>)
 80056b2:	6813      	ldr	r3, [r2, #0]
 80056b4:	b933      	cbnz	r3, 80056c4 <_free_r+0x2c>
 80056b6:	6063      	str	r3, [r4, #4]
 80056b8:	6014      	str	r4, [r2, #0]
 80056ba:	4628      	mov	r0, r5
 80056bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80056c0:	f000 b8e2 	b.w	8005888 <__malloc_unlock>
 80056c4:	42a3      	cmp	r3, r4
 80056c6:	d908      	bls.n	80056da <_free_r+0x42>
 80056c8:	6820      	ldr	r0, [r4, #0]
 80056ca:	1821      	adds	r1, r4, r0
 80056cc:	428b      	cmp	r3, r1
 80056ce:	bf01      	itttt	eq
 80056d0:	6819      	ldreq	r1, [r3, #0]
 80056d2:	685b      	ldreq	r3, [r3, #4]
 80056d4:	1809      	addeq	r1, r1, r0
 80056d6:	6021      	streq	r1, [r4, #0]
 80056d8:	e7ed      	b.n	80056b6 <_free_r+0x1e>
 80056da:	461a      	mov	r2, r3
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	b10b      	cbz	r3, 80056e4 <_free_r+0x4c>
 80056e0:	42a3      	cmp	r3, r4
 80056e2:	d9fa      	bls.n	80056da <_free_r+0x42>
 80056e4:	6811      	ldr	r1, [r2, #0]
 80056e6:	1850      	adds	r0, r2, r1
 80056e8:	42a0      	cmp	r0, r4
 80056ea:	d10b      	bne.n	8005704 <_free_r+0x6c>
 80056ec:	6820      	ldr	r0, [r4, #0]
 80056ee:	4401      	add	r1, r0
 80056f0:	1850      	adds	r0, r2, r1
 80056f2:	4283      	cmp	r3, r0
 80056f4:	6011      	str	r1, [r2, #0]
 80056f6:	d1e0      	bne.n	80056ba <_free_r+0x22>
 80056f8:	6818      	ldr	r0, [r3, #0]
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	4408      	add	r0, r1
 80056fe:	6010      	str	r0, [r2, #0]
 8005700:	6053      	str	r3, [r2, #4]
 8005702:	e7da      	b.n	80056ba <_free_r+0x22>
 8005704:	d902      	bls.n	800570c <_free_r+0x74>
 8005706:	230c      	movs	r3, #12
 8005708:	602b      	str	r3, [r5, #0]
 800570a:	e7d6      	b.n	80056ba <_free_r+0x22>
 800570c:	6820      	ldr	r0, [r4, #0]
 800570e:	1821      	adds	r1, r4, r0
 8005710:	428b      	cmp	r3, r1
 8005712:	bf01      	itttt	eq
 8005714:	6819      	ldreq	r1, [r3, #0]
 8005716:	685b      	ldreq	r3, [r3, #4]
 8005718:	1809      	addeq	r1, r1, r0
 800571a:	6021      	streq	r1, [r4, #0]
 800571c:	6063      	str	r3, [r4, #4]
 800571e:	6054      	str	r4, [r2, #4]
 8005720:	e7cb      	b.n	80056ba <_free_r+0x22>
 8005722:	bd38      	pop	{r3, r4, r5, pc}
 8005724:	200003d8 	.word	0x200003d8

08005728 <malloc>:
 8005728:	4b02      	ldr	r3, [pc, #8]	@ (8005734 <malloc+0xc>)
 800572a:	4601      	mov	r1, r0
 800572c:	6818      	ldr	r0, [r3, #0]
 800572e:	f000 b825 	b.w	800577c <_malloc_r>
 8005732:	bf00      	nop
 8005734:	20000018 	.word	0x20000018

08005738 <sbrk_aligned>:
 8005738:	b570      	push	{r4, r5, r6, lr}
 800573a:	4e0f      	ldr	r6, [pc, #60]	@ (8005778 <sbrk_aligned+0x40>)
 800573c:	460c      	mov	r4, r1
 800573e:	6831      	ldr	r1, [r6, #0]
 8005740:	4605      	mov	r5, r0
 8005742:	b911      	cbnz	r1, 800574a <sbrk_aligned+0x12>
 8005744:	f000 fea2 	bl	800648c <_sbrk_r>
 8005748:	6030      	str	r0, [r6, #0]
 800574a:	4621      	mov	r1, r4
 800574c:	4628      	mov	r0, r5
 800574e:	f000 fe9d 	bl	800648c <_sbrk_r>
 8005752:	1c43      	adds	r3, r0, #1
 8005754:	d103      	bne.n	800575e <sbrk_aligned+0x26>
 8005756:	f04f 34ff 	mov.w	r4, #4294967295
 800575a:	4620      	mov	r0, r4
 800575c:	bd70      	pop	{r4, r5, r6, pc}
 800575e:	1cc4      	adds	r4, r0, #3
 8005760:	f024 0403 	bic.w	r4, r4, #3
 8005764:	42a0      	cmp	r0, r4
 8005766:	d0f8      	beq.n	800575a <sbrk_aligned+0x22>
 8005768:	1a21      	subs	r1, r4, r0
 800576a:	4628      	mov	r0, r5
 800576c:	f000 fe8e 	bl	800648c <_sbrk_r>
 8005770:	3001      	adds	r0, #1
 8005772:	d1f2      	bne.n	800575a <sbrk_aligned+0x22>
 8005774:	e7ef      	b.n	8005756 <sbrk_aligned+0x1e>
 8005776:	bf00      	nop
 8005778:	200003d4 	.word	0x200003d4

0800577c <_malloc_r>:
 800577c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005780:	1ccd      	adds	r5, r1, #3
 8005782:	f025 0503 	bic.w	r5, r5, #3
 8005786:	3508      	adds	r5, #8
 8005788:	2d0c      	cmp	r5, #12
 800578a:	bf38      	it	cc
 800578c:	250c      	movcc	r5, #12
 800578e:	2d00      	cmp	r5, #0
 8005790:	4606      	mov	r6, r0
 8005792:	db01      	blt.n	8005798 <_malloc_r+0x1c>
 8005794:	42a9      	cmp	r1, r5
 8005796:	d904      	bls.n	80057a2 <_malloc_r+0x26>
 8005798:	230c      	movs	r3, #12
 800579a:	6033      	str	r3, [r6, #0]
 800579c:	2000      	movs	r0, #0
 800579e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80057a2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005878 <_malloc_r+0xfc>
 80057a6:	f000 f869 	bl	800587c <__malloc_lock>
 80057aa:	f8d8 3000 	ldr.w	r3, [r8]
 80057ae:	461c      	mov	r4, r3
 80057b0:	bb44      	cbnz	r4, 8005804 <_malloc_r+0x88>
 80057b2:	4629      	mov	r1, r5
 80057b4:	4630      	mov	r0, r6
 80057b6:	f7ff ffbf 	bl	8005738 <sbrk_aligned>
 80057ba:	1c43      	adds	r3, r0, #1
 80057bc:	4604      	mov	r4, r0
 80057be:	d158      	bne.n	8005872 <_malloc_r+0xf6>
 80057c0:	f8d8 4000 	ldr.w	r4, [r8]
 80057c4:	4627      	mov	r7, r4
 80057c6:	2f00      	cmp	r7, #0
 80057c8:	d143      	bne.n	8005852 <_malloc_r+0xd6>
 80057ca:	2c00      	cmp	r4, #0
 80057cc:	d04b      	beq.n	8005866 <_malloc_r+0xea>
 80057ce:	6823      	ldr	r3, [r4, #0]
 80057d0:	4639      	mov	r1, r7
 80057d2:	4630      	mov	r0, r6
 80057d4:	eb04 0903 	add.w	r9, r4, r3
 80057d8:	f000 fe58 	bl	800648c <_sbrk_r>
 80057dc:	4581      	cmp	r9, r0
 80057de:	d142      	bne.n	8005866 <_malloc_r+0xea>
 80057e0:	6821      	ldr	r1, [r4, #0]
 80057e2:	4630      	mov	r0, r6
 80057e4:	1a6d      	subs	r5, r5, r1
 80057e6:	4629      	mov	r1, r5
 80057e8:	f7ff ffa6 	bl	8005738 <sbrk_aligned>
 80057ec:	3001      	adds	r0, #1
 80057ee:	d03a      	beq.n	8005866 <_malloc_r+0xea>
 80057f0:	6823      	ldr	r3, [r4, #0]
 80057f2:	442b      	add	r3, r5
 80057f4:	6023      	str	r3, [r4, #0]
 80057f6:	f8d8 3000 	ldr.w	r3, [r8]
 80057fa:	685a      	ldr	r2, [r3, #4]
 80057fc:	bb62      	cbnz	r2, 8005858 <_malloc_r+0xdc>
 80057fe:	f8c8 7000 	str.w	r7, [r8]
 8005802:	e00f      	b.n	8005824 <_malloc_r+0xa8>
 8005804:	6822      	ldr	r2, [r4, #0]
 8005806:	1b52      	subs	r2, r2, r5
 8005808:	d420      	bmi.n	800584c <_malloc_r+0xd0>
 800580a:	2a0b      	cmp	r2, #11
 800580c:	d917      	bls.n	800583e <_malloc_r+0xc2>
 800580e:	1961      	adds	r1, r4, r5
 8005810:	42a3      	cmp	r3, r4
 8005812:	6025      	str	r5, [r4, #0]
 8005814:	bf18      	it	ne
 8005816:	6059      	strne	r1, [r3, #4]
 8005818:	6863      	ldr	r3, [r4, #4]
 800581a:	bf08      	it	eq
 800581c:	f8c8 1000 	streq.w	r1, [r8]
 8005820:	5162      	str	r2, [r4, r5]
 8005822:	604b      	str	r3, [r1, #4]
 8005824:	4630      	mov	r0, r6
 8005826:	f000 f82f 	bl	8005888 <__malloc_unlock>
 800582a:	f104 000b 	add.w	r0, r4, #11
 800582e:	1d23      	adds	r3, r4, #4
 8005830:	f020 0007 	bic.w	r0, r0, #7
 8005834:	1ac2      	subs	r2, r0, r3
 8005836:	bf1c      	itt	ne
 8005838:	1a1b      	subne	r3, r3, r0
 800583a:	50a3      	strne	r3, [r4, r2]
 800583c:	e7af      	b.n	800579e <_malloc_r+0x22>
 800583e:	6862      	ldr	r2, [r4, #4]
 8005840:	42a3      	cmp	r3, r4
 8005842:	bf0c      	ite	eq
 8005844:	f8c8 2000 	streq.w	r2, [r8]
 8005848:	605a      	strne	r2, [r3, #4]
 800584a:	e7eb      	b.n	8005824 <_malloc_r+0xa8>
 800584c:	4623      	mov	r3, r4
 800584e:	6864      	ldr	r4, [r4, #4]
 8005850:	e7ae      	b.n	80057b0 <_malloc_r+0x34>
 8005852:	463c      	mov	r4, r7
 8005854:	687f      	ldr	r7, [r7, #4]
 8005856:	e7b6      	b.n	80057c6 <_malloc_r+0x4a>
 8005858:	461a      	mov	r2, r3
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	42a3      	cmp	r3, r4
 800585e:	d1fb      	bne.n	8005858 <_malloc_r+0xdc>
 8005860:	2300      	movs	r3, #0
 8005862:	6053      	str	r3, [r2, #4]
 8005864:	e7de      	b.n	8005824 <_malloc_r+0xa8>
 8005866:	230c      	movs	r3, #12
 8005868:	4630      	mov	r0, r6
 800586a:	6033      	str	r3, [r6, #0]
 800586c:	f000 f80c 	bl	8005888 <__malloc_unlock>
 8005870:	e794      	b.n	800579c <_malloc_r+0x20>
 8005872:	6005      	str	r5, [r0, #0]
 8005874:	e7d6      	b.n	8005824 <_malloc_r+0xa8>
 8005876:	bf00      	nop
 8005878:	200003d8 	.word	0x200003d8

0800587c <__malloc_lock>:
 800587c:	4801      	ldr	r0, [pc, #4]	@ (8005884 <__malloc_lock+0x8>)
 800587e:	f7ff b8a8 	b.w	80049d2 <__retarget_lock_acquire_recursive>
 8005882:	bf00      	nop
 8005884:	200003d0 	.word	0x200003d0

08005888 <__malloc_unlock>:
 8005888:	4801      	ldr	r0, [pc, #4]	@ (8005890 <__malloc_unlock+0x8>)
 800588a:	f7ff b8a3 	b.w	80049d4 <__retarget_lock_release_recursive>
 800588e:	bf00      	nop
 8005890:	200003d0 	.word	0x200003d0

08005894 <_Balloc>:
 8005894:	b570      	push	{r4, r5, r6, lr}
 8005896:	69c6      	ldr	r6, [r0, #28]
 8005898:	4604      	mov	r4, r0
 800589a:	460d      	mov	r5, r1
 800589c:	b976      	cbnz	r6, 80058bc <_Balloc+0x28>
 800589e:	2010      	movs	r0, #16
 80058a0:	f7ff ff42 	bl	8005728 <malloc>
 80058a4:	4602      	mov	r2, r0
 80058a6:	61e0      	str	r0, [r4, #28]
 80058a8:	b920      	cbnz	r0, 80058b4 <_Balloc+0x20>
 80058aa:	216b      	movs	r1, #107	@ 0x6b
 80058ac:	4b17      	ldr	r3, [pc, #92]	@ (800590c <_Balloc+0x78>)
 80058ae:	4818      	ldr	r0, [pc, #96]	@ (8005910 <_Balloc+0x7c>)
 80058b0:	f000 fe0a 	bl	80064c8 <__assert_func>
 80058b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80058b8:	6006      	str	r6, [r0, #0]
 80058ba:	60c6      	str	r6, [r0, #12]
 80058bc:	69e6      	ldr	r6, [r4, #28]
 80058be:	68f3      	ldr	r3, [r6, #12]
 80058c0:	b183      	cbz	r3, 80058e4 <_Balloc+0x50>
 80058c2:	69e3      	ldr	r3, [r4, #28]
 80058c4:	68db      	ldr	r3, [r3, #12]
 80058c6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80058ca:	b9b8      	cbnz	r0, 80058fc <_Balloc+0x68>
 80058cc:	2101      	movs	r1, #1
 80058ce:	fa01 f605 	lsl.w	r6, r1, r5
 80058d2:	1d72      	adds	r2, r6, #5
 80058d4:	4620      	mov	r0, r4
 80058d6:	0092      	lsls	r2, r2, #2
 80058d8:	f000 fe14 	bl	8006504 <_calloc_r>
 80058dc:	b160      	cbz	r0, 80058f8 <_Balloc+0x64>
 80058de:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80058e2:	e00e      	b.n	8005902 <_Balloc+0x6e>
 80058e4:	2221      	movs	r2, #33	@ 0x21
 80058e6:	2104      	movs	r1, #4
 80058e8:	4620      	mov	r0, r4
 80058ea:	f000 fe0b 	bl	8006504 <_calloc_r>
 80058ee:	69e3      	ldr	r3, [r4, #28]
 80058f0:	60f0      	str	r0, [r6, #12]
 80058f2:	68db      	ldr	r3, [r3, #12]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d1e4      	bne.n	80058c2 <_Balloc+0x2e>
 80058f8:	2000      	movs	r0, #0
 80058fa:	bd70      	pop	{r4, r5, r6, pc}
 80058fc:	6802      	ldr	r2, [r0, #0]
 80058fe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005902:	2300      	movs	r3, #0
 8005904:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005908:	e7f7      	b.n	80058fa <_Balloc+0x66>
 800590a:	bf00      	nop
 800590c:	080067cf 	.word	0x080067cf
 8005910:	0800684f 	.word	0x0800684f

08005914 <_Bfree>:
 8005914:	b570      	push	{r4, r5, r6, lr}
 8005916:	69c6      	ldr	r6, [r0, #28]
 8005918:	4605      	mov	r5, r0
 800591a:	460c      	mov	r4, r1
 800591c:	b976      	cbnz	r6, 800593c <_Bfree+0x28>
 800591e:	2010      	movs	r0, #16
 8005920:	f7ff ff02 	bl	8005728 <malloc>
 8005924:	4602      	mov	r2, r0
 8005926:	61e8      	str	r0, [r5, #28]
 8005928:	b920      	cbnz	r0, 8005934 <_Bfree+0x20>
 800592a:	218f      	movs	r1, #143	@ 0x8f
 800592c:	4b08      	ldr	r3, [pc, #32]	@ (8005950 <_Bfree+0x3c>)
 800592e:	4809      	ldr	r0, [pc, #36]	@ (8005954 <_Bfree+0x40>)
 8005930:	f000 fdca 	bl	80064c8 <__assert_func>
 8005934:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005938:	6006      	str	r6, [r0, #0]
 800593a:	60c6      	str	r6, [r0, #12]
 800593c:	b13c      	cbz	r4, 800594e <_Bfree+0x3a>
 800593e:	69eb      	ldr	r3, [r5, #28]
 8005940:	6862      	ldr	r2, [r4, #4]
 8005942:	68db      	ldr	r3, [r3, #12]
 8005944:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005948:	6021      	str	r1, [r4, #0]
 800594a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800594e:	bd70      	pop	{r4, r5, r6, pc}
 8005950:	080067cf 	.word	0x080067cf
 8005954:	0800684f 	.word	0x0800684f

08005958 <__multadd>:
 8005958:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800595c:	4607      	mov	r7, r0
 800595e:	460c      	mov	r4, r1
 8005960:	461e      	mov	r6, r3
 8005962:	2000      	movs	r0, #0
 8005964:	690d      	ldr	r5, [r1, #16]
 8005966:	f101 0c14 	add.w	ip, r1, #20
 800596a:	f8dc 3000 	ldr.w	r3, [ip]
 800596e:	3001      	adds	r0, #1
 8005970:	b299      	uxth	r1, r3
 8005972:	fb02 6101 	mla	r1, r2, r1, r6
 8005976:	0c1e      	lsrs	r6, r3, #16
 8005978:	0c0b      	lsrs	r3, r1, #16
 800597a:	fb02 3306 	mla	r3, r2, r6, r3
 800597e:	b289      	uxth	r1, r1
 8005980:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005984:	4285      	cmp	r5, r0
 8005986:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800598a:	f84c 1b04 	str.w	r1, [ip], #4
 800598e:	dcec      	bgt.n	800596a <__multadd+0x12>
 8005990:	b30e      	cbz	r6, 80059d6 <__multadd+0x7e>
 8005992:	68a3      	ldr	r3, [r4, #8]
 8005994:	42ab      	cmp	r3, r5
 8005996:	dc19      	bgt.n	80059cc <__multadd+0x74>
 8005998:	6861      	ldr	r1, [r4, #4]
 800599a:	4638      	mov	r0, r7
 800599c:	3101      	adds	r1, #1
 800599e:	f7ff ff79 	bl	8005894 <_Balloc>
 80059a2:	4680      	mov	r8, r0
 80059a4:	b928      	cbnz	r0, 80059b2 <__multadd+0x5a>
 80059a6:	4602      	mov	r2, r0
 80059a8:	21ba      	movs	r1, #186	@ 0xba
 80059aa:	4b0c      	ldr	r3, [pc, #48]	@ (80059dc <__multadd+0x84>)
 80059ac:	480c      	ldr	r0, [pc, #48]	@ (80059e0 <__multadd+0x88>)
 80059ae:	f000 fd8b 	bl	80064c8 <__assert_func>
 80059b2:	6922      	ldr	r2, [r4, #16]
 80059b4:	f104 010c 	add.w	r1, r4, #12
 80059b8:	3202      	adds	r2, #2
 80059ba:	0092      	lsls	r2, r2, #2
 80059bc:	300c      	adds	r0, #12
 80059be:	f000 fd75 	bl	80064ac <memcpy>
 80059c2:	4621      	mov	r1, r4
 80059c4:	4638      	mov	r0, r7
 80059c6:	f7ff ffa5 	bl	8005914 <_Bfree>
 80059ca:	4644      	mov	r4, r8
 80059cc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80059d0:	3501      	adds	r5, #1
 80059d2:	615e      	str	r6, [r3, #20]
 80059d4:	6125      	str	r5, [r4, #16]
 80059d6:	4620      	mov	r0, r4
 80059d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80059dc:	0800683e 	.word	0x0800683e
 80059e0:	0800684f 	.word	0x0800684f

080059e4 <__hi0bits>:
 80059e4:	4603      	mov	r3, r0
 80059e6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80059ea:	bf3a      	itte	cc
 80059ec:	0403      	lslcc	r3, r0, #16
 80059ee:	2010      	movcc	r0, #16
 80059f0:	2000      	movcs	r0, #0
 80059f2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80059f6:	bf3c      	itt	cc
 80059f8:	021b      	lslcc	r3, r3, #8
 80059fa:	3008      	addcc	r0, #8
 80059fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005a00:	bf3c      	itt	cc
 8005a02:	011b      	lslcc	r3, r3, #4
 8005a04:	3004      	addcc	r0, #4
 8005a06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a0a:	bf3c      	itt	cc
 8005a0c:	009b      	lslcc	r3, r3, #2
 8005a0e:	3002      	addcc	r0, #2
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	db05      	blt.n	8005a20 <__hi0bits+0x3c>
 8005a14:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005a18:	f100 0001 	add.w	r0, r0, #1
 8005a1c:	bf08      	it	eq
 8005a1e:	2020      	moveq	r0, #32
 8005a20:	4770      	bx	lr

08005a22 <__lo0bits>:
 8005a22:	6803      	ldr	r3, [r0, #0]
 8005a24:	4602      	mov	r2, r0
 8005a26:	f013 0007 	ands.w	r0, r3, #7
 8005a2a:	d00b      	beq.n	8005a44 <__lo0bits+0x22>
 8005a2c:	07d9      	lsls	r1, r3, #31
 8005a2e:	d421      	bmi.n	8005a74 <__lo0bits+0x52>
 8005a30:	0798      	lsls	r0, r3, #30
 8005a32:	bf49      	itett	mi
 8005a34:	085b      	lsrmi	r3, r3, #1
 8005a36:	089b      	lsrpl	r3, r3, #2
 8005a38:	2001      	movmi	r0, #1
 8005a3a:	6013      	strmi	r3, [r2, #0]
 8005a3c:	bf5c      	itt	pl
 8005a3e:	2002      	movpl	r0, #2
 8005a40:	6013      	strpl	r3, [r2, #0]
 8005a42:	4770      	bx	lr
 8005a44:	b299      	uxth	r1, r3
 8005a46:	b909      	cbnz	r1, 8005a4c <__lo0bits+0x2a>
 8005a48:	2010      	movs	r0, #16
 8005a4a:	0c1b      	lsrs	r3, r3, #16
 8005a4c:	b2d9      	uxtb	r1, r3
 8005a4e:	b909      	cbnz	r1, 8005a54 <__lo0bits+0x32>
 8005a50:	3008      	adds	r0, #8
 8005a52:	0a1b      	lsrs	r3, r3, #8
 8005a54:	0719      	lsls	r1, r3, #28
 8005a56:	bf04      	itt	eq
 8005a58:	091b      	lsreq	r3, r3, #4
 8005a5a:	3004      	addeq	r0, #4
 8005a5c:	0799      	lsls	r1, r3, #30
 8005a5e:	bf04      	itt	eq
 8005a60:	089b      	lsreq	r3, r3, #2
 8005a62:	3002      	addeq	r0, #2
 8005a64:	07d9      	lsls	r1, r3, #31
 8005a66:	d403      	bmi.n	8005a70 <__lo0bits+0x4e>
 8005a68:	085b      	lsrs	r3, r3, #1
 8005a6a:	f100 0001 	add.w	r0, r0, #1
 8005a6e:	d003      	beq.n	8005a78 <__lo0bits+0x56>
 8005a70:	6013      	str	r3, [r2, #0]
 8005a72:	4770      	bx	lr
 8005a74:	2000      	movs	r0, #0
 8005a76:	4770      	bx	lr
 8005a78:	2020      	movs	r0, #32
 8005a7a:	4770      	bx	lr

08005a7c <__i2b>:
 8005a7c:	b510      	push	{r4, lr}
 8005a7e:	460c      	mov	r4, r1
 8005a80:	2101      	movs	r1, #1
 8005a82:	f7ff ff07 	bl	8005894 <_Balloc>
 8005a86:	4602      	mov	r2, r0
 8005a88:	b928      	cbnz	r0, 8005a96 <__i2b+0x1a>
 8005a8a:	f240 1145 	movw	r1, #325	@ 0x145
 8005a8e:	4b04      	ldr	r3, [pc, #16]	@ (8005aa0 <__i2b+0x24>)
 8005a90:	4804      	ldr	r0, [pc, #16]	@ (8005aa4 <__i2b+0x28>)
 8005a92:	f000 fd19 	bl	80064c8 <__assert_func>
 8005a96:	2301      	movs	r3, #1
 8005a98:	6144      	str	r4, [r0, #20]
 8005a9a:	6103      	str	r3, [r0, #16]
 8005a9c:	bd10      	pop	{r4, pc}
 8005a9e:	bf00      	nop
 8005aa0:	0800683e 	.word	0x0800683e
 8005aa4:	0800684f 	.word	0x0800684f

08005aa8 <__multiply>:
 8005aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005aac:	4614      	mov	r4, r2
 8005aae:	690a      	ldr	r2, [r1, #16]
 8005ab0:	6923      	ldr	r3, [r4, #16]
 8005ab2:	460f      	mov	r7, r1
 8005ab4:	429a      	cmp	r2, r3
 8005ab6:	bfa2      	ittt	ge
 8005ab8:	4623      	movge	r3, r4
 8005aba:	460c      	movge	r4, r1
 8005abc:	461f      	movge	r7, r3
 8005abe:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8005ac2:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8005ac6:	68a3      	ldr	r3, [r4, #8]
 8005ac8:	6861      	ldr	r1, [r4, #4]
 8005aca:	eb0a 0609 	add.w	r6, sl, r9
 8005ace:	42b3      	cmp	r3, r6
 8005ad0:	b085      	sub	sp, #20
 8005ad2:	bfb8      	it	lt
 8005ad4:	3101      	addlt	r1, #1
 8005ad6:	f7ff fedd 	bl	8005894 <_Balloc>
 8005ada:	b930      	cbnz	r0, 8005aea <__multiply+0x42>
 8005adc:	4602      	mov	r2, r0
 8005ade:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005ae2:	4b43      	ldr	r3, [pc, #268]	@ (8005bf0 <__multiply+0x148>)
 8005ae4:	4843      	ldr	r0, [pc, #268]	@ (8005bf4 <__multiply+0x14c>)
 8005ae6:	f000 fcef 	bl	80064c8 <__assert_func>
 8005aea:	f100 0514 	add.w	r5, r0, #20
 8005aee:	462b      	mov	r3, r5
 8005af0:	2200      	movs	r2, #0
 8005af2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005af6:	4543      	cmp	r3, r8
 8005af8:	d321      	bcc.n	8005b3e <__multiply+0x96>
 8005afa:	f107 0114 	add.w	r1, r7, #20
 8005afe:	f104 0214 	add.w	r2, r4, #20
 8005b02:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8005b06:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8005b0a:	9302      	str	r3, [sp, #8]
 8005b0c:	1b13      	subs	r3, r2, r4
 8005b0e:	3b15      	subs	r3, #21
 8005b10:	f023 0303 	bic.w	r3, r3, #3
 8005b14:	3304      	adds	r3, #4
 8005b16:	f104 0715 	add.w	r7, r4, #21
 8005b1a:	42ba      	cmp	r2, r7
 8005b1c:	bf38      	it	cc
 8005b1e:	2304      	movcc	r3, #4
 8005b20:	9301      	str	r3, [sp, #4]
 8005b22:	9b02      	ldr	r3, [sp, #8]
 8005b24:	9103      	str	r1, [sp, #12]
 8005b26:	428b      	cmp	r3, r1
 8005b28:	d80c      	bhi.n	8005b44 <__multiply+0x9c>
 8005b2a:	2e00      	cmp	r6, #0
 8005b2c:	dd03      	ble.n	8005b36 <__multiply+0x8e>
 8005b2e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d05a      	beq.n	8005bec <__multiply+0x144>
 8005b36:	6106      	str	r6, [r0, #16]
 8005b38:	b005      	add	sp, #20
 8005b3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b3e:	f843 2b04 	str.w	r2, [r3], #4
 8005b42:	e7d8      	b.n	8005af6 <__multiply+0x4e>
 8005b44:	f8b1 a000 	ldrh.w	sl, [r1]
 8005b48:	f1ba 0f00 	cmp.w	sl, #0
 8005b4c:	d023      	beq.n	8005b96 <__multiply+0xee>
 8005b4e:	46a9      	mov	r9, r5
 8005b50:	f04f 0c00 	mov.w	ip, #0
 8005b54:	f104 0e14 	add.w	lr, r4, #20
 8005b58:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005b5c:	f8d9 3000 	ldr.w	r3, [r9]
 8005b60:	fa1f fb87 	uxth.w	fp, r7
 8005b64:	b29b      	uxth	r3, r3
 8005b66:	fb0a 330b 	mla	r3, sl, fp, r3
 8005b6a:	4463      	add	r3, ip
 8005b6c:	f8d9 c000 	ldr.w	ip, [r9]
 8005b70:	0c3f      	lsrs	r7, r7, #16
 8005b72:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005b76:	fb0a c707 	mla	r7, sl, r7, ip
 8005b7a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8005b7e:	b29b      	uxth	r3, r3
 8005b80:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005b84:	4572      	cmp	r2, lr
 8005b86:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8005b8a:	f849 3b04 	str.w	r3, [r9], #4
 8005b8e:	d8e3      	bhi.n	8005b58 <__multiply+0xb0>
 8005b90:	9b01      	ldr	r3, [sp, #4]
 8005b92:	f845 c003 	str.w	ip, [r5, r3]
 8005b96:	9b03      	ldr	r3, [sp, #12]
 8005b98:	3104      	adds	r1, #4
 8005b9a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005b9e:	f1b9 0f00 	cmp.w	r9, #0
 8005ba2:	d021      	beq.n	8005be8 <__multiply+0x140>
 8005ba4:	46ae      	mov	lr, r5
 8005ba6:	f04f 0a00 	mov.w	sl, #0
 8005baa:	682b      	ldr	r3, [r5, #0]
 8005bac:	f104 0c14 	add.w	ip, r4, #20
 8005bb0:	f8bc b000 	ldrh.w	fp, [ip]
 8005bb4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8005bb8:	b29b      	uxth	r3, r3
 8005bba:	fb09 770b 	mla	r7, r9, fp, r7
 8005bbe:	4457      	add	r7, sl
 8005bc0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005bc4:	f84e 3b04 	str.w	r3, [lr], #4
 8005bc8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005bcc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005bd0:	f8be 3000 	ldrh.w	r3, [lr]
 8005bd4:	4562      	cmp	r2, ip
 8005bd6:	fb09 330a 	mla	r3, r9, sl, r3
 8005bda:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8005bde:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005be2:	d8e5      	bhi.n	8005bb0 <__multiply+0x108>
 8005be4:	9f01      	ldr	r7, [sp, #4]
 8005be6:	51eb      	str	r3, [r5, r7]
 8005be8:	3504      	adds	r5, #4
 8005bea:	e79a      	b.n	8005b22 <__multiply+0x7a>
 8005bec:	3e01      	subs	r6, #1
 8005bee:	e79c      	b.n	8005b2a <__multiply+0x82>
 8005bf0:	0800683e 	.word	0x0800683e
 8005bf4:	0800684f 	.word	0x0800684f

08005bf8 <__pow5mult>:
 8005bf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005bfc:	4615      	mov	r5, r2
 8005bfe:	f012 0203 	ands.w	r2, r2, #3
 8005c02:	4607      	mov	r7, r0
 8005c04:	460e      	mov	r6, r1
 8005c06:	d007      	beq.n	8005c18 <__pow5mult+0x20>
 8005c08:	4c25      	ldr	r4, [pc, #148]	@ (8005ca0 <__pow5mult+0xa8>)
 8005c0a:	3a01      	subs	r2, #1
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005c12:	f7ff fea1 	bl	8005958 <__multadd>
 8005c16:	4606      	mov	r6, r0
 8005c18:	10ad      	asrs	r5, r5, #2
 8005c1a:	d03d      	beq.n	8005c98 <__pow5mult+0xa0>
 8005c1c:	69fc      	ldr	r4, [r7, #28]
 8005c1e:	b97c      	cbnz	r4, 8005c40 <__pow5mult+0x48>
 8005c20:	2010      	movs	r0, #16
 8005c22:	f7ff fd81 	bl	8005728 <malloc>
 8005c26:	4602      	mov	r2, r0
 8005c28:	61f8      	str	r0, [r7, #28]
 8005c2a:	b928      	cbnz	r0, 8005c38 <__pow5mult+0x40>
 8005c2c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005c30:	4b1c      	ldr	r3, [pc, #112]	@ (8005ca4 <__pow5mult+0xac>)
 8005c32:	481d      	ldr	r0, [pc, #116]	@ (8005ca8 <__pow5mult+0xb0>)
 8005c34:	f000 fc48 	bl	80064c8 <__assert_func>
 8005c38:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005c3c:	6004      	str	r4, [r0, #0]
 8005c3e:	60c4      	str	r4, [r0, #12]
 8005c40:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005c44:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005c48:	b94c      	cbnz	r4, 8005c5e <__pow5mult+0x66>
 8005c4a:	f240 2171 	movw	r1, #625	@ 0x271
 8005c4e:	4638      	mov	r0, r7
 8005c50:	f7ff ff14 	bl	8005a7c <__i2b>
 8005c54:	2300      	movs	r3, #0
 8005c56:	4604      	mov	r4, r0
 8005c58:	f8c8 0008 	str.w	r0, [r8, #8]
 8005c5c:	6003      	str	r3, [r0, #0]
 8005c5e:	f04f 0900 	mov.w	r9, #0
 8005c62:	07eb      	lsls	r3, r5, #31
 8005c64:	d50a      	bpl.n	8005c7c <__pow5mult+0x84>
 8005c66:	4631      	mov	r1, r6
 8005c68:	4622      	mov	r2, r4
 8005c6a:	4638      	mov	r0, r7
 8005c6c:	f7ff ff1c 	bl	8005aa8 <__multiply>
 8005c70:	4680      	mov	r8, r0
 8005c72:	4631      	mov	r1, r6
 8005c74:	4638      	mov	r0, r7
 8005c76:	f7ff fe4d 	bl	8005914 <_Bfree>
 8005c7a:	4646      	mov	r6, r8
 8005c7c:	106d      	asrs	r5, r5, #1
 8005c7e:	d00b      	beq.n	8005c98 <__pow5mult+0xa0>
 8005c80:	6820      	ldr	r0, [r4, #0]
 8005c82:	b938      	cbnz	r0, 8005c94 <__pow5mult+0x9c>
 8005c84:	4622      	mov	r2, r4
 8005c86:	4621      	mov	r1, r4
 8005c88:	4638      	mov	r0, r7
 8005c8a:	f7ff ff0d 	bl	8005aa8 <__multiply>
 8005c8e:	6020      	str	r0, [r4, #0]
 8005c90:	f8c0 9000 	str.w	r9, [r0]
 8005c94:	4604      	mov	r4, r0
 8005c96:	e7e4      	b.n	8005c62 <__pow5mult+0x6a>
 8005c98:	4630      	mov	r0, r6
 8005c9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c9e:	bf00      	nop
 8005ca0:	080068a8 	.word	0x080068a8
 8005ca4:	080067cf 	.word	0x080067cf
 8005ca8:	0800684f 	.word	0x0800684f

08005cac <__lshift>:
 8005cac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005cb0:	460c      	mov	r4, r1
 8005cb2:	4607      	mov	r7, r0
 8005cb4:	4691      	mov	r9, r2
 8005cb6:	6923      	ldr	r3, [r4, #16]
 8005cb8:	6849      	ldr	r1, [r1, #4]
 8005cba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005cbe:	68a3      	ldr	r3, [r4, #8]
 8005cc0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005cc4:	f108 0601 	add.w	r6, r8, #1
 8005cc8:	42b3      	cmp	r3, r6
 8005cca:	db0b      	blt.n	8005ce4 <__lshift+0x38>
 8005ccc:	4638      	mov	r0, r7
 8005cce:	f7ff fde1 	bl	8005894 <_Balloc>
 8005cd2:	4605      	mov	r5, r0
 8005cd4:	b948      	cbnz	r0, 8005cea <__lshift+0x3e>
 8005cd6:	4602      	mov	r2, r0
 8005cd8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005cdc:	4b27      	ldr	r3, [pc, #156]	@ (8005d7c <__lshift+0xd0>)
 8005cde:	4828      	ldr	r0, [pc, #160]	@ (8005d80 <__lshift+0xd4>)
 8005ce0:	f000 fbf2 	bl	80064c8 <__assert_func>
 8005ce4:	3101      	adds	r1, #1
 8005ce6:	005b      	lsls	r3, r3, #1
 8005ce8:	e7ee      	b.n	8005cc8 <__lshift+0x1c>
 8005cea:	2300      	movs	r3, #0
 8005cec:	f100 0114 	add.w	r1, r0, #20
 8005cf0:	f100 0210 	add.w	r2, r0, #16
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	4553      	cmp	r3, sl
 8005cf8:	db33      	blt.n	8005d62 <__lshift+0xb6>
 8005cfa:	6920      	ldr	r0, [r4, #16]
 8005cfc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005d00:	f104 0314 	add.w	r3, r4, #20
 8005d04:	f019 091f 	ands.w	r9, r9, #31
 8005d08:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005d0c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005d10:	d02b      	beq.n	8005d6a <__lshift+0xbe>
 8005d12:	468a      	mov	sl, r1
 8005d14:	2200      	movs	r2, #0
 8005d16:	f1c9 0e20 	rsb	lr, r9, #32
 8005d1a:	6818      	ldr	r0, [r3, #0]
 8005d1c:	fa00 f009 	lsl.w	r0, r0, r9
 8005d20:	4310      	orrs	r0, r2
 8005d22:	f84a 0b04 	str.w	r0, [sl], #4
 8005d26:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d2a:	459c      	cmp	ip, r3
 8005d2c:	fa22 f20e 	lsr.w	r2, r2, lr
 8005d30:	d8f3      	bhi.n	8005d1a <__lshift+0x6e>
 8005d32:	ebac 0304 	sub.w	r3, ip, r4
 8005d36:	3b15      	subs	r3, #21
 8005d38:	f023 0303 	bic.w	r3, r3, #3
 8005d3c:	3304      	adds	r3, #4
 8005d3e:	f104 0015 	add.w	r0, r4, #21
 8005d42:	4584      	cmp	ip, r0
 8005d44:	bf38      	it	cc
 8005d46:	2304      	movcc	r3, #4
 8005d48:	50ca      	str	r2, [r1, r3]
 8005d4a:	b10a      	cbz	r2, 8005d50 <__lshift+0xa4>
 8005d4c:	f108 0602 	add.w	r6, r8, #2
 8005d50:	3e01      	subs	r6, #1
 8005d52:	4638      	mov	r0, r7
 8005d54:	4621      	mov	r1, r4
 8005d56:	612e      	str	r6, [r5, #16]
 8005d58:	f7ff fddc 	bl	8005914 <_Bfree>
 8005d5c:	4628      	mov	r0, r5
 8005d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d62:	f842 0f04 	str.w	r0, [r2, #4]!
 8005d66:	3301      	adds	r3, #1
 8005d68:	e7c5      	b.n	8005cf6 <__lshift+0x4a>
 8005d6a:	3904      	subs	r1, #4
 8005d6c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d70:	459c      	cmp	ip, r3
 8005d72:	f841 2f04 	str.w	r2, [r1, #4]!
 8005d76:	d8f9      	bhi.n	8005d6c <__lshift+0xc0>
 8005d78:	e7ea      	b.n	8005d50 <__lshift+0xa4>
 8005d7a:	bf00      	nop
 8005d7c:	0800683e 	.word	0x0800683e
 8005d80:	0800684f 	.word	0x0800684f

08005d84 <__mcmp>:
 8005d84:	4603      	mov	r3, r0
 8005d86:	690a      	ldr	r2, [r1, #16]
 8005d88:	6900      	ldr	r0, [r0, #16]
 8005d8a:	b530      	push	{r4, r5, lr}
 8005d8c:	1a80      	subs	r0, r0, r2
 8005d8e:	d10e      	bne.n	8005dae <__mcmp+0x2a>
 8005d90:	3314      	adds	r3, #20
 8005d92:	3114      	adds	r1, #20
 8005d94:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005d98:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005d9c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005da0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005da4:	4295      	cmp	r5, r2
 8005da6:	d003      	beq.n	8005db0 <__mcmp+0x2c>
 8005da8:	d205      	bcs.n	8005db6 <__mcmp+0x32>
 8005daa:	f04f 30ff 	mov.w	r0, #4294967295
 8005dae:	bd30      	pop	{r4, r5, pc}
 8005db0:	42a3      	cmp	r3, r4
 8005db2:	d3f3      	bcc.n	8005d9c <__mcmp+0x18>
 8005db4:	e7fb      	b.n	8005dae <__mcmp+0x2a>
 8005db6:	2001      	movs	r0, #1
 8005db8:	e7f9      	b.n	8005dae <__mcmp+0x2a>
	...

08005dbc <__mdiff>:
 8005dbc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dc0:	4689      	mov	r9, r1
 8005dc2:	4606      	mov	r6, r0
 8005dc4:	4611      	mov	r1, r2
 8005dc6:	4648      	mov	r0, r9
 8005dc8:	4614      	mov	r4, r2
 8005dca:	f7ff ffdb 	bl	8005d84 <__mcmp>
 8005dce:	1e05      	subs	r5, r0, #0
 8005dd0:	d112      	bne.n	8005df8 <__mdiff+0x3c>
 8005dd2:	4629      	mov	r1, r5
 8005dd4:	4630      	mov	r0, r6
 8005dd6:	f7ff fd5d 	bl	8005894 <_Balloc>
 8005dda:	4602      	mov	r2, r0
 8005ddc:	b928      	cbnz	r0, 8005dea <__mdiff+0x2e>
 8005dde:	f240 2137 	movw	r1, #567	@ 0x237
 8005de2:	4b3e      	ldr	r3, [pc, #248]	@ (8005edc <__mdiff+0x120>)
 8005de4:	483e      	ldr	r0, [pc, #248]	@ (8005ee0 <__mdiff+0x124>)
 8005de6:	f000 fb6f 	bl	80064c8 <__assert_func>
 8005dea:	2301      	movs	r3, #1
 8005dec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005df0:	4610      	mov	r0, r2
 8005df2:	b003      	add	sp, #12
 8005df4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005df8:	bfbc      	itt	lt
 8005dfa:	464b      	movlt	r3, r9
 8005dfc:	46a1      	movlt	r9, r4
 8005dfe:	4630      	mov	r0, r6
 8005e00:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005e04:	bfba      	itte	lt
 8005e06:	461c      	movlt	r4, r3
 8005e08:	2501      	movlt	r5, #1
 8005e0a:	2500      	movge	r5, #0
 8005e0c:	f7ff fd42 	bl	8005894 <_Balloc>
 8005e10:	4602      	mov	r2, r0
 8005e12:	b918      	cbnz	r0, 8005e1c <__mdiff+0x60>
 8005e14:	f240 2145 	movw	r1, #581	@ 0x245
 8005e18:	4b30      	ldr	r3, [pc, #192]	@ (8005edc <__mdiff+0x120>)
 8005e1a:	e7e3      	b.n	8005de4 <__mdiff+0x28>
 8005e1c:	f100 0b14 	add.w	fp, r0, #20
 8005e20:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005e24:	f109 0310 	add.w	r3, r9, #16
 8005e28:	60c5      	str	r5, [r0, #12]
 8005e2a:	f04f 0c00 	mov.w	ip, #0
 8005e2e:	f109 0514 	add.w	r5, r9, #20
 8005e32:	46d9      	mov	r9, fp
 8005e34:	6926      	ldr	r6, [r4, #16]
 8005e36:	f104 0e14 	add.w	lr, r4, #20
 8005e3a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005e3e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005e42:	9301      	str	r3, [sp, #4]
 8005e44:	9b01      	ldr	r3, [sp, #4]
 8005e46:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005e4a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005e4e:	b281      	uxth	r1, r0
 8005e50:	9301      	str	r3, [sp, #4]
 8005e52:	fa1f f38a 	uxth.w	r3, sl
 8005e56:	1a5b      	subs	r3, r3, r1
 8005e58:	0c00      	lsrs	r0, r0, #16
 8005e5a:	4463      	add	r3, ip
 8005e5c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005e60:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005e64:	b29b      	uxth	r3, r3
 8005e66:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005e6a:	4576      	cmp	r6, lr
 8005e6c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005e70:	f849 3b04 	str.w	r3, [r9], #4
 8005e74:	d8e6      	bhi.n	8005e44 <__mdiff+0x88>
 8005e76:	1b33      	subs	r3, r6, r4
 8005e78:	3b15      	subs	r3, #21
 8005e7a:	f023 0303 	bic.w	r3, r3, #3
 8005e7e:	3415      	adds	r4, #21
 8005e80:	3304      	adds	r3, #4
 8005e82:	42a6      	cmp	r6, r4
 8005e84:	bf38      	it	cc
 8005e86:	2304      	movcc	r3, #4
 8005e88:	441d      	add	r5, r3
 8005e8a:	445b      	add	r3, fp
 8005e8c:	461e      	mov	r6, r3
 8005e8e:	462c      	mov	r4, r5
 8005e90:	4544      	cmp	r4, r8
 8005e92:	d30e      	bcc.n	8005eb2 <__mdiff+0xf6>
 8005e94:	f108 0103 	add.w	r1, r8, #3
 8005e98:	1b49      	subs	r1, r1, r5
 8005e9a:	f021 0103 	bic.w	r1, r1, #3
 8005e9e:	3d03      	subs	r5, #3
 8005ea0:	45a8      	cmp	r8, r5
 8005ea2:	bf38      	it	cc
 8005ea4:	2100      	movcc	r1, #0
 8005ea6:	440b      	add	r3, r1
 8005ea8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005eac:	b199      	cbz	r1, 8005ed6 <__mdiff+0x11a>
 8005eae:	6117      	str	r7, [r2, #16]
 8005eb0:	e79e      	b.n	8005df0 <__mdiff+0x34>
 8005eb2:	46e6      	mov	lr, ip
 8005eb4:	f854 1b04 	ldr.w	r1, [r4], #4
 8005eb8:	fa1f fc81 	uxth.w	ip, r1
 8005ebc:	44f4      	add	ip, lr
 8005ebe:	0c08      	lsrs	r0, r1, #16
 8005ec0:	4471      	add	r1, lr
 8005ec2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005ec6:	b289      	uxth	r1, r1
 8005ec8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005ecc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005ed0:	f846 1b04 	str.w	r1, [r6], #4
 8005ed4:	e7dc      	b.n	8005e90 <__mdiff+0xd4>
 8005ed6:	3f01      	subs	r7, #1
 8005ed8:	e7e6      	b.n	8005ea8 <__mdiff+0xec>
 8005eda:	bf00      	nop
 8005edc:	0800683e 	.word	0x0800683e
 8005ee0:	0800684f 	.word	0x0800684f

08005ee4 <__d2b>:
 8005ee4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8005ee8:	2101      	movs	r1, #1
 8005eea:	4690      	mov	r8, r2
 8005eec:	4699      	mov	r9, r3
 8005eee:	9e08      	ldr	r6, [sp, #32]
 8005ef0:	f7ff fcd0 	bl	8005894 <_Balloc>
 8005ef4:	4604      	mov	r4, r0
 8005ef6:	b930      	cbnz	r0, 8005f06 <__d2b+0x22>
 8005ef8:	4602      	mov	r2, r0
 8005efa:	f240 310f 	movw	r1, #783	@ 0x30f
 8005efe:	4b23      	ldr	r3, [pc, #140]	@ (8005f8c <__d2b+0xa8>)
 8005f00:	4823      	ldr	r0, [pc, #140]	@ (8005f90 <__d2b+0xac>)
 8005f02:	f000 fae1 	bl	80064c8 <__assert_func>
 8005f06:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005f0a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005f0e:	b10d      	cbz	r5, 8005f14 <__d2b+0x30>
 8005f10:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005f14:	9301      	str	r3, [sp, #4]
 8005f16:	f1b8 0300 	subs.w	r3, r8, #0
 8005f1a:	d024      	beq.n	8005f66 <__d2b+0x82>
 8005f1c:	4668      	mov	r0, sp
 8005f1e:	9300      	str	r3, [sp, #0]
 8005f20:	f7ff fd7f 	bl	8005a22 <__lo0bits>
 8005f24:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005f28:	b1d8      	cbz	r0, 8005f62 <__d2b+0x7e>
 8005f2a:	f1c0 0320 	rsb	r3, r0, #32
 8005f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f32:	430b      	orrs	r3, r1
 8005f34:	40c2      	lsrs	r2, r0
 8005f36:	6163      	str	r3, [r4, #20]
 8005f38:	9201      	str	r2, [sp, #4]
 8005f3a:	9b01      	ldr	r3, [sp, #4]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	bf0c      	ite	eq
 8005f40:	2201      	moveq	r2, #1
 8005f42:	2202      	movne	r2, #2
 8005f44:	61a3      	str	r3, [r4, #24]
 8005f46:	6122      	str	r2, [r4, #16]
 8005f48:	b1ad      	cbz	r5, 8005f76 <__d2b+0x92>
 8005f4a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005f4e:	4405      	add	r5, r0
 8005f50:	6035      	str	r5, [r6, #0]
 8005f52:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005f56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f58:	6018      	str	r0, [r3, #0]
 8005f5a:	4620      	mov	r0, r4
 8005f5c:	b002      	add	sp, #8
 8005f5e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8005f62:	6161      	str	r1, [r4, #20]
 8005f64:	e7e9      	b.n	8005f3a <__d2b+0x56>
 8005f66:	a801      	add	r0, sp, #4
 8005f68:	f7ff fd5b 	bl	8005a22 <__lo0bits>
 8005f6c:	9b01      	ldr	r3, [sp, #4]
 8005f6e:	2201      	movs	r2, #1
 8005f70:	6163      	str	r3, [r4, #20]
 8005f72:	3020      	adds	r0, #32
 8005f74:	e7e7      	b.n	8005f46 <__d2b+0x62>
 8005f76:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005f7a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005f7e:	6030      	str	r0, [r6, #0]
 8005f80:	6918      	ldr	r0, [r3, #16]
 8005f82:	f7ff fd2f 	bl	80059e4 <__hi0bits>
 8005f86:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005f8a:	e7e4      	b.n	8005f56 <__d2b+0x72>
 8005f8c:	0800683e 	.word	0x0800683e
 8005f90:	0800684f 	.word	0x0800684f

08005f94 <__sfputc_r>:
 8005f94:	6893      	ldr	r3, [r2, #8]
 8005f96:	b410      	push	{r4}
 8005f98:	3b01      	subs	r3, #1
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	6093      	str	r3, [r2, #8]
 8005f9e:	da07      	bge.n	8005fb0 <__sfputc_r+0x1c>
 8005fa0:	6994      	ldr	r4, [r2, #24]
 8005fa2:	42a3      	cmp	r3, r4
 8005fa4:	db01      	blt.n	8005faa <__sfputc_r+0x16>
 8005fa6:	290a      	cmp	r1, #10
 8005fa8:	d102      	bne.n	8005fb0 <__sfputc_r+0x1c>
 8005faa:	bc10      	pop	{r4}
 8005fac:	f000 b9da 	b.w	8006364 <__swbuf_r>
 8005fb0:	6813      	ldr	r3, [r2, #0]
 8005fb2:	1c58      	adds	r0, r3, #1
 8005fb4:	6010      	str	r0, [r2, #0]
 8005fb6:	7019      	strb	r1, [r3, #0]
 8005fb8:	4608      	mov	r0, r1
 8005fba:	bc10      	pop	{r4}
 8005fbc:	4770      	bx	lr

08005fbe <__sfputs_r>:
 8005fbe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fc0:	4606      	mov	r6, r0
 8005fc2:	460f      	mov	r7, r1
 8005fc4:	4614      	mov	r4, r2
 8005fc6:	18d5      	adds	r5, r2, r3
 8005fc8:	42ac      	cmp	r4, r5
 8005fca:	d101      	bne.n	8005fd0 <__sfputs_r+0x12>
 8005fcc:	2000      	movs	r0, #0
 8005fce:	e007      	b.n	8005fe0 <__sfputs_r+0x22>
 8005fd0:	463a      	mov	r2, r7
 8005fd2:	4630      	mov	r0, r6
 8005fd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005fd8:	f7ff ffdc 	bl	8005f94 <__sfputc_r>
 8005fdc:	1c43      	adds	r3, r0, #1
 8005fde:	d1f3      	bne.n	8005fc8 <__sfputs_r+0xa>
 8005fe0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005fe4 <_vfiprintf_r>:
 8005fe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fe8:	460d      	mov	r5, r1
 8005fea:	4614      	mov	r4, r2
 8005fec:	4698      	mov	r8, r3
 8005fee:	4606      	mov	r6, r0
 8005ff0:	b09d      	sub	sp, #116	@ 0x74
 8005ff2:	b118      	cbz	r0, 8005ffc <_vfiprintf_r+0x18>
 8005ff4:	6a03      	ldr	r3, [r0, #32]
 8005ff6:	b90b      	cbnz	r3, 8005ffc <_vfiprintf_r+0x18>
 8005ff8:	f7fe fbe2 	bl	80047c0 <__sinit>
 8005ffc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005ffe:	07d9      	lsls	r1, r3, #31
 8006000:	d405      	bmi.n	800600e <_vfiprintf_r+0x2a>
 8006002:	89ab      	ldrh	r3, [r5, #12]
 8006004:	059a      	lsls	r2, r3, #22
 8006006:	d402      	bmi.n	800600e <_vfiprintf_r+0x2a>
 8006008:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800600a:	f7fe fce2 	bl	80049d2 <__retarget_lock_acquire_recursive>
 800600e:	89ab      	ldrh	r3, [r5, #12]
 8006010:	071b      	lsls	r3, r3, #28
 8006012:	d501      	bpl.n	8006018 <_vfiprintf_r+0x34>
 8006014:	692b      	ldr	r3, [r5, #16]
 8006016:	b99b      	cbnz	r3, 8006040 <_vfiprintf_r+0x5c>
 8006018:	4629      	mov	r1, r5
 800601a:	4630      	mov	r0, r6
 800601c:	f000 f9e0 	bl	80063e0 <__swsetup_r>
 8006020:	b170      	cbz	r0, 8006040 <_vfiprintf_r+0x5c>
 8006022:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006024:	07dc      	lsls	r4, r3, #31
 8006026:	d504      	bpl.n	8006032 <_vfiprintf_r+0x4e>
 8006028:	f04f 30ff 	mov.w	r0, #4294967295
 800602c:	b01d      	add	sp, #116	@ 0x74
 800602e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006032:	89ab      	ldrh	r3, [r5, #12]
 8006034:	0598      	lsls	r0, r3, #22
 8006036:	d4f7      	bmi.n	8006028 <_vfiprintf_r+0x44>
 8006038:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800603a:	f7fe fccb 	bl	80049d4 <__retarget_lock_release_recursive>
 800603e:	e7f3      	b.n	8006028 <_vfiprintf_r+0x44>
 8006040:	2300      	movs	r3, #0
 8006042:	9309      	str	r3, [sp, #36]	@ 0x24
 8006044:	2320      	movs	r3, #32
 8006046:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800604a:	2330      	movs	r3, #48	@ 0x30
 800604c:	f04f 0901 	mov.w	r9, #1
 8006050:	f8cd 800c 	str.w	r8, [sp, #12]
 8006054:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8006200 <_vfiprintf_r+0x21c>
 8006058:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800605c:	4623      	mov	r3, r4
 800605e:	469a      	mov	sl, r3
 8006060:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006064:	b10a      	cbz	r2, 800606a <_vfiprintf_r+0x86>
 8006066:	2a25      	cmp	r2, #37	@ 0x25
 8006068:	d1f9      	bne.n	800605e <_vfiprintf_r+0x7a>
 800606a:	ebba 0b04 	subs.w	fp, sl, r4
 800606e:	d00b      	beq.n	8006088 <_vfiprintf_r+0xa4>
 8006070:	465b      	mov	r3, fp
 8006072:	4622      	mov	r2, r4
 8006074:	4629      	mov	r1, r5
 8006076:	4630      	mov	r0, r6
 8006078:	f7ff ffa1 	bl	8005fbe <__sfputs_r>
 800607c:	3001      	adds	r0, #1
 800607e:	f000 80a7 	beq.w	80061d0 <_vfiprintf_r+0x1ec>
 8006082:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006084:	445a      	add	r2, fp
 8006086:	9209      	str	r2, [sp, #36]	@ 0x24
 8006088:	f89a 3000 	ldrb.w	r3, [sl]
 800608c:	2b00      	cmp	r3, #0
 800608e:	f000 809f 	beq.w	80061d0 <_vfiprintf_r+0x1ec>
 8006092:	2300      	movs	r3, #0
 8006094:	f04f 32ff 	mov.w	r2, #4294967295
 8006098:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800609c:	f10a 0a01 	add.w	sl, sl, #1
 80060a0:	9304      	str	r3, [sp, #16]
 80060a2:	9307      	str	r3, [sp, #28]
 80060a4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80060a8:	931a      	str	r3, [sp, #104]	@ 0x68
 80060aa:	4654      	mov	r4, sl
 80060ac:	2205      	movs	r2, #5
 80060ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060b2:	4853      	ldr	r0, [pc, #332]	@ (8006200 <_vfiprintf_r+0x21c>)
 80060b4:	f7fe fc8f 	bl	80049d6 <memchr>
 80060b8:	9a04      	ldr	r2, [sp, #16]
 80060ba:	b9d8      	cbnz	r0, 80060f4 <_vfiprintf_r+0x110>
 80060bc:	06d1      	lsls	r1, r2, #27
 80060be:	bf44      	itt	mi
 80060c0:	2320      	movmi	r3, #32
 80060c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80060c6:	0713      	lsls	r3, r2, #28
 80060c8:	bf44      	itt	mi
 80060ca:	232b      	movmi	r3, #43	@ 0x2b
 80060cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80060d0:	f89a 3000 	ldrb.w	r3, [sl]
 80060d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80060d6:	d015      	beq.n	8006104 <_vfiprintf_r+0x120>
 80060d8:	4654      	mov	r4, sl
 80060da:	2000      	movs	r0, #0
 80060dc:	f04f 0c0a 	mov.w	ip, #10
 80060e0:	9a07      	ldr	r2, [sp, #28]
 80060e2:	4621      	mov	r1, r4
 80060e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80060e8:	3b30      	subs	r3, #48	@ 0x30
 80060ea:	2b09      	cmp	r3, #9
 80060ec:	d94b      	bls.n	8006186 <_vfiprintf_r+0x1a2>
 80060ee:	b1b0      	cbz	r0, 800611e <_vfiprintf_r+0x13a>
 80060f0:	9207      	str	r2, [sp, #28]
 80060f2:	e014      	b.n	800611e <_vfiprintf_r+0x13a>
 80060f4:	eba0 0308 	sub.w	r3, r0, r8
 80060f8:	fa09 f303 	lsl.w	r3, r9, r3
 80060fc:	4313      	orrs	r3, r2
 80060fe:	46a2      	mov	sl, r4
 8006100:	9304      	str	r3, [sp, #16]
 8006102:	e7d2      	b.n	80060aa <_vfiprintf_r+0xc6>
 8006104:	9b03      	ldr	r3, [sp, #12]
 8006106:	1d19      	adds	r1, r3, #4
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	9103      	str	r1, [sp, #12]
 800610c:	2b00      	cmp	r3, #0
 800610e:	bfbb      	ittet	lt
 8006110:	425b      	neglt	r3, r3
 8006112:	f042 0202 	orrlt.w	r2, r2, #2
 8006116:	9307      	strge	r3, [sp, #28]
 8006118:	9307      	strlt	r3, [sp, #28]
 800611a:	bfb8      	it	lt
 800611c:	9204      	strlt	r2, [sp, #16]
 800611e:	7823      	ldrb	r3, [r4, #0]
 8006120:	2b2e      	cmp	r3, #46	@ 0x2e
 8006122:	d10a      	bne.n	800613a <_vfiprintf_r+0x156>
 8006124:	7863      	ldrb	r3, [r4, #1]
 8006126:	2b2a      	cmp	r3, #42	@ 0x2a
 8006128:	d132      	bne.n	8006190 <_vfiprintf_r+0x1ac>
 800612a:	9b03      	ldr	r3, [sp, #12]
 800612c:	3402      	adds	r4, #2
 800612e:	1d1a      	adds	r2, r3, #4
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	9203      	str	r2, [sp, #12]
 8006134:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006138:	9305      	str	r3, [sp, #20]
 800613a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8006204 <_vfiprintf_r+0x220>
 800613e:	2203      	movs	r2, #3
 8006140:	4650      	mov	r0, sl
 8006142:	7821      	ldrb	r1, [r4, #0]
 8006144:	f7fe fc47 	bl	80049d6 <memchr>
 8006148:	b138      	cbz	r0, 800615a <_vfiprintf_r+0x176>
 800614a:	2240      	movs	r2, #64	@ 0x40
 800614c:	9b04      	ldr	r3, [sp, #16]
 800614e:	eba0 000a 	sub.w	r0, r0, sl
 8006152:	4082      	lsls	r2, r0
 8006154:	4313      	orrs	r3, r2
 8006156:	3401      	adds	r4, #1
 8006158:	9304      	str	r3, [sp, #16]
 800615a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800615e:	2206      	movs	r2, #6
 8006160:	4829      	ldr	r0, [pc, #164]	@ (8006208 <_vfiprintf_r+0x224>)
 8006162:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006166:	f7fe fc36 	bl	80049d6 <memchr>
 800616a:	2800      	cmp	r0, #0
 800616c:	d03f      	beq.n	80061ee <_vfiprintf_r+0x20a>
 800616e:	4b27      	ldr	r3, [pc, #156]	@ (800620c <_vfiprintf_r+0x228>)
 8006170:	bb1b      	cbnz	r3, 80061ba <_vfiprintf_r+0x1d6>
 8006172:	9b03      	ldr	r3, [sp, #12]
 8006174:	3307      	adds	r3, #7
 8006176:	f023 0307 	bic.w	r3, r3, #7
 800617a:	3308      	adds	r3, #8
 800617c:	9303      	str	r3, [sp, #12]
 800617e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006180:	443b      	add	r3, r7
 8006182:	9309      	str	r3, [sp, #36]	@ 0x24
 8006184:	e76a      	b.n	800605c <_vfiprintf_r+0x78>
 8006186:	460c      	mov	r4, r1
 8006188:	2001      	movs	r0, #1
 800618a:	fb0c 3202 	mla	r2, ip, r2, r3
 800618e:	e7a8      	b.n	80060e2 <_vfiprintf_r+0xfe>
 8006190:	2300      	movs	r3, #0
 8006192:	f04f 0c0a 	mov.w	ip, #10
 8006196:	4619      	mov	r1, r3
 8006198:	3401      	adds	r4, #1
 800619a:	9305      	str	r3, [sp, #20]
 800619c:	4620      	mov	r0, r4
 800619e:	f810 2b01 	ldrb.w	r2, [r0], #1
 80061a2:	3a30      	subs	r2, #48	@ 0x30
 80061a4:	2a09      	cmp	r2, #9
 80061a6:	d903      	bls.n	80061b0 <_vfiprintf_r+0x1cc>
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d0c6      	beq.n	800613a <_vfiprintf_r+0x156>
 80061ac:	9105      	str	r1, [sp, #20]
 80061ae:	e7c4      	b.n	800613a <_vfiprintf_r+0x156>
 80061b0:	4604      	mov	r4, r0
 80061b2:	2301      	movs	r3, #1
 80061b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80061b8:	e7f0      	b.n	800619c <_vfiprintf_r+0x1b8>
 80061ba:	ab03      	add	r3, sp, #12
 80061bc:	9300      	str	r3, [sp, #0]
 80061be:	462a      	mov	r2, r5
 80061c0:	4630      	mov	r0, r6
 80061c2:	4b13      	ldr	r3, [pc, #76]	@ (8006210 <_vfiprintf_r+0x22c>)
 80061c4:	a904      	add	r1, sp, #16
 80061c6:	f7fd feb1 	bl	8003f2c <_printf_float>
 80061ca:	4607      	mov	r7, r0
 80061cc:	1c78      	adds	r0, r7, #1
 80061ce:	d1d6      	bne.n	800617e <_vfiprintf_r+0x19a>
 80061d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80061d2:	07d9      	lsls	r1, r3, #31
 80061d4:	d405      	bmi.n	80061e2 <_vfiprintf_r+0x1fe>
 80061d6:	89ab      	ldrh	r3, [r5, #12]
 80061d8:	059a      	lsls	r2, r3, #22
 80061da:	d402      	bmi.n	80061e2 <_vfiprintf_r+0x1fe>
 80061dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80061de:	f7fe fbf9 	bl	80049d4 <__retarget_lock_release_recursive>
 80061e2:	89ab      	ldrh	r3, [r5, #12]
 80061e4:	065b      	lsls	r3, r3, #25
 80061e6:	f53f af1f 	bmi.w	8006028 <_vfiprintf_r+0x44>
 80061ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80061ec:	e71e      	b.n	800602c <_vfiprintf_r+0x48>
 80061ee:	ab03      	add	r3, sp, #12
 80061f0:	9300      	str	r3, [sp, #0]
 80061f2:	462a      	mov	r2, r5
 80061f4:	4630      	mov	r0, r6
 80061f6:	4b06      	ldr	r3, [pc, #24]	@ (8006210 <_vfiprintf_r+0x22c>)
 80061f8:	a904      	add	r1, sp, #16
 80061fa:	f7fe f935 	bl	8004468 <_printf_i>
 80061fe:	e7e4      	b.n	80061ca <_vfiprintf_r+0x1e6>
 8006200:	080069a8 	.word	0x080069a8
 8006204:	080069ae 	.word	0x080069ae
 8006208:	080069b2 	.word	0x080069b2
 800620c:	08003f2d 	.word	0x08003f2d
 8006210:	08005fbf 	.word	0x08005fbf

08006214 <__sflush_r>:
 8006214:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800621a:	0716      	lsls	r6, r2, #28
 800621c:	4605      	mov	r5, r0
 800621e:	460c      	mov	r4, r1
 8006220:	d454      	bmi.n	80062cc <__sflush_r+0xb8>
 8006222:	684b      	ldr	r3, [r1, #4]
 8006224:	2b00      	cmp	r3, #0
 8006226:	dc02      	bgt.n	800622e <__sflush_r+0x1a>
 8006228:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800622a:	2b00      	cmp	r3, #0
 800622c:	dd48      	ble.n	80062c0 <__sflush_r+0xac>
 800622e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006230:	2e00      	cmp	r6, #0
 8006232:	d045      	beq.n	80062c0 <__sflush_r+0xac>
 8006234:	2300      	movs	r3, #0
 8006236:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800623a:	682f      	ldr	r7, [r5, #0]
 800623c:	6a21      	ldr	r1, [r4, #32]
 800623e:	602b      	str	r3, [r5, #0]
 8006240:	d030      	beq.n	80062a4 <__sflush_r+0x90>
 8006242:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006244:	89a3      	ldrh	r3, [r4, #12]
 8006246:	0759      	lsls	r1, r3, #29
 8006248:	d505      	bpl.n	8006256 <__sflush_r+0x42>
 800624a:	6863      	ldr	r3, [r4, #4]
 800624c:	1ad2      	subs	r2, r2, r3
 800624e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006250:	b10b      	cbz	r3, 8006256 <__sflush_r+0x42>
 8006252:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006254:	1ad2      	subs	r2, r2, r3
 8006256:	2300      	movs	r3, #0
 8006258:	4628      	mov	r0, r5
 800625a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800625c:	6a21      	ldr	r1, [r4, #32]
 800625e:	47b0      	blx	r6
 8006260:	1c43      	adds	r3, r0, #1
 8006262:	89a3      	ldrh	r3, [r4, #12]
 8006264:	d106      	bne.n	8006274 <__sflush_r+0x60>
 8006266:	6829      	ldr	r1, [r5, #0]
 8006268:	291d      	cmp	r1, #29
 800626a:	d82b      	bhi.n	80062c4 <__sflush_r+0xb0>
 800626c:	4a28      	ldr	r2, [pc, #160]	@ (8006310 <__sflush_r+0xfc>)
 800626e:	410a      	asrs	r2, r1
 8006270:	07d6      	lsls	r6, r2, #31
 8006272:	d427      	bmi.n	80062c4 <__sflush_r+0xb0>
 8006274:	2200      	movs	r2, #0
 8006276:	6062      	str	r2, [r4, #4]
 8006278:	6922      	ldr	r2, [r4, #16]
 800627a:	04d9      	lsls	r1, r3, #19
 800627c:	6022      	str	r2, [r4, #0]
 800627e:	d504      	bpl.n	800628a <__sflush_r+0x76>
 8006280:	1c42      	adds	r2, r0, #1
 8006282:	d101      	bne.n	8006288 <__sflush_r+0x74>
 8006284:	682b      	ldr	r3, [r5, #0]
 8006286:	b903      	cbnz	r3, 800628a <__sflush_r+0x76>
 8006288:	6560      	str	r0, [r4, #84]	@ 0x54
 800628a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800628c:	602f      	str	r7, [r5, #0]
 800628e:	b1b9      	cbz	r1, 80062c0 <__sflush_r+0xac>
 8006290:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006294:	4299      	cmp	r1, r3
 8006296:	d002      	beq.n	800629e <__sflush_r+0x8a>
 8006298:	4628      	mov	r0, r5
 800629a:	f7ff f9fd 	bl	8005698 <_free_r>
 800629e:	2300      	movs	r3, #0
 80062a0:	6363      	str	r3, [r4, #52]	@ 0x34
 80062a2:	e00d      	b.n	80062c0 <__sflush_r+0xac>
 80062a4:	2301      	movs	r3, #1
 80062a6:	4628      	mov	r0, r5
 80062a8:	47b0      	blx	r6
 80062aa:	4602      	mov	r2, r0
 80062ac:	1c50      	adds	r0, r2, #1
 80062ae:	d1c9      	bne.n	8006244 <__sflush_r+0x30>
 80062b0:	682b      	ldr	r3, [r5, #0]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d0c6      	beq.n	8006244 <__sflush_r+0x30>
 80062b6:	2b1d      	cmp	r3, #29
 80062b8:	d001      	beq.n	80062be <__sflush_r+0xaa>
 80062ba:	2b16      	cmp	r3, #22
 80062bc:	d11d      	bne.n	80062fa <__sflush_r+0xe6>
 80062be:	602f      	str	r7, [r5, #0]
 80062c0:	2000      	movs	r0, #0
 80062c2:	e021      	b.n	8006308 <__sflush_r+0xf4>
 80062c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80062c8:	b21b      	sxth	r3, r3
 80062ca:	e01a      	b.n	8006302 <__sflush_r+0xee>
 80062cc:	690f      	ldr	r7, [r1, #16]
 80062ce:	2f00      	cmp	r7, #0
 80062d0:	d0f6      	beq.n	80062c0 <__sflush_r+0xac>
 80062d2:	0793      	lsls	r3, r2, #30
 80062d4:	bf18      	it	ne
 80062d6:	2300      	movne	r3, #0
 80062d8:	680e      	ldr	r6, [r1, #0]
 80062da:	bf08      	it	eq
 80062dc:	694b      	ldreq	r3, [r1, #20]
 80062de:	1bf6      	subs	r6, r6, r7
 80062e0:	600f      	str	r7, [r1, #0]
 80062e2:	608b      	str	r3, [r1, #8]
 80062e4:	2e00      	cmp	r6, #0
 80062e6:	ddeb      	ble.n	80062c0 <__sflush_r+0xac>
 80062e8:	4633      	mov	r3, r6
 80062ea:	463a      	mov	r2, r7
 80062ec:	4628      	mov	r0, r5
 80062ee:	6a21      	ldr	r1, [r4, #32]
 80062f0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80062f4:	47e0      	blx	ip
 80062f6:	2800      	cmp	r0, #0
 80062f8:	dc07      	bgt.n	800630a <__sflush_r+0xf6>
 80062fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006302:	f04f 30ff 	mov.w	r0, #4294967295
 8006306:	81a3      	strh	r3, [r4, #12]
 8006308:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800630a:	4407      	add	r7, r0
 800630c:	1a36      	subs	r6, r6, r0
 800630e:	e7e9      	b.n	80062e4 <__sflush_r+0xd0>
 8006310:	dfbffffe 	.word	0xdfbffffe

08006314 <_fflush_r>:
 8006314:	b538      	push	{r3, r4, r5, lr}
 8006316:	690b      	ldr	r3, [r1, #16]
 8006318:	4605      	mov	r5, r0
 800631a:	460c      	mov	r4, r1
 800631c:	b913      	cbnz	r3, 8006324 <_fflush_r+0x10>
 800631e:	2500      	movs	r5, #0
 8006320:	4628      	mov	r0, r5
 8006322:	bd38      	pop	{r3, r4, r5, pc}
 8006324:	b118      	cbz	r0, 800632e <_fflush_r+0x1a>
 8006326:	6a03      	ldr	r3, [r0, #32]
 8006328:	b90b      	cbnz	r3, 800632e <_fflush_r+0x1a>
 800632a:	f7fe fa49 	bl	80047c0 <__sinit>
 800632e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d0f3      	beq.n	800631e <_fflush_r+0xa>
 8006336:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006338:	07d0      	lsls	r0, r2, #31
 800633a:	d404      	bmi.n	8006346 <_fflush_r+0x32>
 800633c:	0599      	lsls	r1, r3, #22
 800633e:	d402      	bmi.n	8006346 <_fflush_r+0x32>
 8006340:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006342:	f7fe fb46 	bl	80049d2 <__retarget_lock_acquire_recursive>
 8006346:	4628      	mov	r0, r5
 8006348:	4621      	mov	r1, r4
 800634a:	f7ff ff63 	bl	8006214 <__sflush_r>
 800634e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006350:	4605      	mov	r5, r0
 8006352:	07da      	lsls	r2, r3, #31
 8006354:	d4e4      	bmi.n	8006320 <_fflush_r+0xc>
 8006356:	89a3      	ldrh	r3, [r4, #12]
 8006358:	059b      	lsls	r3, r3, #22
 800635a:	d4e1      	bmi.n	8006320 <_fflush_r+0xc>
 800635c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800635e:	f7fe fb39 	bl	80049d4 <__retarget_lock_release_recursive>
 8006362:	e7dd      	b.n	8006320 <_fflush_r+0xc>

08006364 <__swbuf_r>:
 8006364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006366:	460e      	mov	r6, r1
 8006368:	4614      	mov	r4, r2
 800636a:	4605      	mov	r5, r0
 800636c:	b118      	cbz	r0, 8006376 <__swbuf_r+0x12>
 800636e:	6a03      	ldr	r3, [r0, #32]
 8006370:	b90b      	cbnz	r3, 8006376 <__swbuf_r+0x12>
 8006372:	f7fe fa25 	bl	80047c0 <__sinit>
 8006376:	69a3      	ldr	r3, [r4, #24]
 8006378:	60a3      	str	r3, [r4, #8]
 800637a:	89a3      	ldrh	r3, [r4, #12]
 800637c:	071a      	lsls	r2, r3, #28
 800637e:	d501      	bpl.n	8006384 <__swbuf_r+0x20>
 8006380:	6923      	ldr	r3, [r4, #16]
 8006382:	b943      	cbnz	r3, 8006396 <__swbuf_r+0x32>
 8006384:	4621      	mov	r1, r4
 8006386:	4628      	mov	r0, r5
 8006388:	f000 f82a 	bl	80063e0 <__swsetup_r>
 800638c:	b118      	cbz	r0, 8006396 <__swbuf_r+0x32>
 800638e:	f04f 37ff 	mov.w	r7, #4294967295
 8006392:	4638      	mov	r0, r7
 8006394:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006396:	6823      	ldr	r3, [r4, #0]
 8006398:	6922      	ldr	r2, [r4, #16]
 800639a:	b2f6      	uxtb	r6, r6
 800639c:	1a98      	subs	r0, r3, r2
 800639e:	6963      	ldr	r3, [r4, #20]
 80063a0:	4637      	mov	r7, r6
 80063a2:	4283      	cmp	r3, r0
 80063a4:	dc05      	bgt.n	80063b2 <__swbuf_r+0x4e>
 80063a6:	4621      	mov	r1, r4
 80063a8:	4628      	mov	r0, r5
 80063aa:	f7ff ffb3 	bl	8006314 <_fflush_r>
 80063ae:	2800      	cmp	r0, #0
 80063b0:	d1ed      	bne.n	800638e <__swbuf_r+0x2a>
 80063b2:	68a3      	ldr	r3, [r4, #8]
 80063b4:	3b01      	subs	r3, #1
 80063b6:	60a3      	str	r3, [r4, #8]
 80063b8:	6823      	ldr	r3, [r4, #0]
 80063ba:	1c5a      	adds	r2, r3, #1
 80063bc:	6022      	str	r2, [r4, #0]
 80063be:	701e      	strb	r6, [r3, #0]
 80063c0:	6962      	ldr	r2, [r4, #20]
 80063c2:	1c43      	adds	r3, r0, #1
 80063c4:	429a      	cmp	r2, r3
 80063c6:	d004      	beq.n	80063d2 <__swbuf_r+0x6e>
 80063c8:	89a3      	ldrh	r3, [r4, #12]
 80063ca:	07db      	lsls	r3, r3, #31
 80063cc:	d5e1      	bpl.n	8006392 <__swbuf_r+0x2e>
 80063ce:	2e0a      	cmp	r6, #10
 80063d0:	d1df      	bne.n	8006392 <__swbuf_r+0x2e>
 80063d2:	4621      	mov	r1, r4
 80063d4:	4628      	mov	r0, r5
 80063d6:	f7ff ff9d 	bl	8006314 <_fflush_r>
 80063da:	2800      	cmp	r0, #0
 80063dc:	d0d9      	beq.n	8006392 <__swbuf_r+0x2e>
 80063de:	e7d6      	b.n	800638e <__swbuf_r+0x2a>

080063e0 <__swsetup_r>:
 80063e0:	b538      	push	{r3, r4, r5, lr}
 80063e2:	4b29      	ldr	r3, [pc, #164]	@ (8006488 <__swsetup_r+0xa8>)
 80063e4:	4605      	mov	r5, r0
 80063e6:	6818      	ldr	r0, [r3, #0]
 80063e8:	460c      	mov	r4, r1
 80063ea:	b118      	cbz	r0, 80063f4 <__swsetup_r+0x14>
 80063ec:	6a03      	ldr	r3, [r0, #32]
 80063ee:	b90b      	cbnz	r3, 80063f4 <__swsetup_r+0x14>
 80063f0:	f7fe f9e6 	bl	80047c0 <__sinit>
 80063f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80063f8:	0719      	lsls	r1, r3, #28
 80063fa:	d422      	bmi.n	8006442 <__swsetup_r+0x62>
 80063fc:	06da      	lsls	r2, r3, #27
 80063fe:	d407      	bmi.n	8006410 <__swsetup_r+0x30>
 8006400:	2209      	movs	r2, #9
 8006402:	602a      	str	r2, [r5, #0]
 8006404:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006408:	f04f 30ff 	mov.w	r0, #4294967295
 800640c:	81a3      	strh	r3, [r4, #12]
 800640e:	e033      	b.n	8006478 <__swsetup_r+0x98>
 8006410:	0758      	lsls	r0, r3, #29
 8006412:	d512      	bpl.n	800643a <__swsetup_r+0x5a>
 8006414:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006416:	b141      	cbz	r1, 800642a <__swsetup_r+0x4a>
 8006418:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800641c:	4299      	cmp	r1, r3
 800641e:	d002      	beq.n	8006426 <__swsetup_r+0x46>
 8006420:	4628      	mov	r0, r5
 8006422:	f7ff f939 	bl	8005698 <_free_r>
 8006426:	2300      	movs	r3, #0
 8006428:	6363      	str	r3, [r4, #52]	@ 0x34
 800642a:	89a3      	ldrh	r3, [r4, #12]
 800642c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006430:	81a3      	strh	r3, [r4, #12]
 8006432:	2300      	movs	r3, #0
 8006434:	6063      	str	r3, [r4, #4]
 8006436:	6923      	ldr	r3, [r4, #16]
 8006438:	6023      	str	r3, [r4, #0]
 800643a:	89a3      	ldrh	r3, [r4, #12]
 800643c:	f043 0308 	orr.w	r3, r3, #8
 8006440:	81a3      	strh	r3, [r4, #12]
 8006442:	6923      	ldr	r3, [r4, #16]
 8006444:	b94b      	cbnz	r3, 800645a <__swsetup_r+0x7a>
 8006446:	89a3      	ldrh	r3, [r4, #12]
 8006448:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800644c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006450:	d003      	beq.n	800645a <__swsetup_r+0x7a>
 8006452:	4621      	mov	r1, r4
 8006454:	4628      	mov	r0, r5
 8006456:	f000 f8c0 	bl	80065da <__smakebuf_r>
 800645a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800645e:	f013 0201 	ands.w	r2, r3, #1
 8006462:	d00a      	beq.n	800647a <__swsetup_r+0x9a>
 8006464:	2200      	movs	r2, #0
 8006466:	60a2      	str	r2, [r4, #8]
 8006468:	6962      	ldr	r2, [r4, #20]
 800646a:	4252      	negs	r2, r2
 800646c:	61a2      	str	r2, [r4, #24]
 800646e:	6922      	ldr	r2, [r4, #16]
 8006470:	b942      	cbnz	r2, 8006484 <__swsetup_r+0xa4>
 8006472:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006476:	d1c5      	bne.n	8006404 <__swsetup_r+0x24>
 8006478:	bd38      	pop	{r3, r4, r5, pc}
 800647a:	0799      	lsls	r1, r3, #30
 800647c:	bf58      	it	pl
 800647e:	6962      	ldrpl	r2, [r4, #20]
 8006480:	60a2      	str	r2, [r4, #8]
 8006482:	e7f4      	b.n	800646e <__swsetup_r+0x8e>
 8006484:	2000      	movs	r0, #0
 8006486:	e7f7      	b.n	8006478 <__swsetup_r+0x98>
 8006488:	20000018 	.word	0x20000018

0800648c <_sbrk_r>:
 800648c:	b538      	push	{r3, r4, r5, lr}
 800648e:	2300      	movs	r3, #0
 8006490:	4d05      	ldr	r5, [pc, #20]	@ (80064a8 <_sbrk_r+0x1c>)
 8006492:	4604      	mov	r4, r0
 8006494:	4608      	mov	r0, r1
 8006496:	602b      	str	r3, [r5, #0]
 8006498:	f7fa fdaa 	bl	8000ff0 <_sbrk>
 800649c:	1c43      	adds	r3, r0, #1
 800649e:	d102      	bne.n	80064a6 <_sbrk_r+0x1a>
 80064a0:	682b      	ldr	r3, [r5, #0]
 80064a2:	b103      	cbz	r3, 80064a6 <_sbrk_r+0x1a>
 80064a4:	6023      	str	r3, [r4, #0]
 80064a6:	bd38      	pop	{r3, r4, r5, pc}
 80064a8:	200003cc 	.word	0x200003cc

080064ac <memcpy>:
 80064ac:	440a      	add	r2, r1
 80064ae:	4291      	cmp	r1, r2
 80064b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80064b4:	d100      	bne.n	80064b8 <memcpy+0xc>
 80064b6:	4770      	bx	lr
 80064b8:	b510      	push	{r4, lr}
 80064ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80064be:	4291      	cmp	r1, r2
 80064c0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80064c4:	d1f9      	bne.n	80064ba <memcpy+0xe>
 80064c6:	bd10      	pop	{r4, pc}

080064c8 <__assert_func>:
 80064c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80064ca:	4614      	mov	r4, r2
 80064cc:	461a      	mov	r2, r3
 80064ce:	4b09      	ldr	r3, [pc, #36]	@ (80064f4 <__assert_func+0x2c>)
 80064d0:	4605      	mov	r5, r0
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	68d8      	ldr	r0, [r3, #12]
 80064d6:	b954      	cbnz	r4, 80064ee <__assert_func+0x26>
 80064d8:	4b07      	ldr	r3, [pc, #28]	@ (80064f8 <__assert_func+0x30>)
 80064da:	461c      	mov	r4, r3
 80064dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80064e0:	9100      	str	r1, [sp, #0]
 80064e2:	462b      	mov	r3, r5
 80064e4:	4905      	ldr	r1, [pc, #20]	@ (80064fc <__assert_func+0x34>)
 80064e6:	f000 f841 	bl	800656c <fiprintf>
 80064ea:	f000 f8d5 	bl	8006698 <abort>
 80064ee:	4b04      	ldr	r3, [pc, #16]	@ (8006500 <__assert_func+0x38>)
 80064f0:	e7f4      	b.n	80064dc <__assert_func+0x14>
 80064f2:	bf00      	nop
 80064f4:	20000018 	.word	0x20000018
 80064f8:	080069fe 	.word	0x080069fe
 80064fc:	080069d0 	.word	0x080069d0
 8006500:	080069c3 	.word	0x080069c3

08006504 <_calloc_r>:
 8006504:	b570      	push	{r4, r5, r6, lr}
 8006506:	fba1 5402 	umull	r5, r4, r1, r2
 800650a:	b93c      	cbnz	r4, 800651c <_calloc_r+0x18>
 800650c:	4629      	mov	r1, r5
 800650e:	f7ff f935 	bl	800577c <_malloc_r>
 8006512:	4606      	mov	r6, r0
 8006514:	b928      	cbnz	r0, 8006522 <_calloc_r+0x1e>
 8006516:	2600      	movs	r6, #0
 8006518:	4630      	mov	r0, r6
 800651a:	bd70      	pop	{r4, r5, r6, pc}
 800651c:	220c      	movs	r2, #12
 800651e:	6002      	str	r2, [r0, #0]
 8006520:	e7f9      	b.n	8006516 <_calloc_r+0x12>
 8006522:	462a      	mov	r2, r5
 8006524:	4621      	mov	r1, r4
 8006526:	f7fe f9d6 	bl	80048d6 <memset>
 800652a:	e7f5      	b.n	8006518 <_calloc_r+0x14>

0800652c <__ascii_mbtowc>:
 800652c:	b082      	sub	sp, #8
 800652e:	b901      	cbnz	r1, 8006532 <__ascii_mbtowc+0x6>
 8006530:	a901      	add	r1, sp, #4
 8006532:	b142      	cbz	r2, 8006546 <__ascii_mbtowc+0x1a>
 8006534:	b14b      	cbz	r3, 800654a <__ascii_mbtowc+0x1e>
 8006536:	7813      	ldrb	r3, [r2, #0]
 8006538:	600b      	str	r3, [r1, #0]
 800653a:	7812      	ldrb	r2, [r2, #0]
 800653c:	1e10      	subs	r0, r2, #0
 800653e:	bf18      	it	ne
 8006540:	2001      	movne	r0, #1
 8006542:	b002      	add	sp, #8
 8006544:	4770      	bx	lr
 8006546:	4610      	mov	r0, r2
 8006548:	e7fb      	b.n	8006542 <__ascii_mbtowc+0x16>
 800654a:	f06f 0001 	mvn.w	r0, #1
 800654e:	e7f8      	b.n	8006542 <__ascii_mbtowc+0x16>

08006550 <__ascii_wctomb>:
 8006550:	4603      	mov	r3, r0
 8006552:	4608      	mov	r0, r1
 8006554:	b141      	cbz	r1, 8006568 <__ascii_wctomb+0x18>
 8006556:	2aff      	cmp	r2, #255	@ 0xff
 8006558:	d904      	bls.n	8006564 <__ascii_wctomb+0x14>
 800655a:	228a      	movs	r2, #138	@ 0x8a
 800655c:	f04f 30ff 	mov.w	r0, #4294967295
 8006560:	601a      	str	r2, [r3, #0]
 8006562:	4770      	bx	lr
 8006564:	2001      	movs	r0, #1
 8006566:	700a      	strb	r2, [r1, #0]
 8006568:	4770      	bx	lr
	...

0800656c <fiprintf>:
 800656c:	b40e      	push	{r1, r2, r3}
 800656e:	b503      	push	{r0, r1, lr}
 8006570:	4601      	mov	r1, r0
 8006572:	ab03      	add	r3, sp, #12
 8006574:	4805      	ldr	r0, [pc, #20]	@ (800658c <fiprintf+0x20>)
 8006576:	f853 2b04 	ldr.w	r2, [r3], #4
 800657a:	6800      	ldr	r0, [r0, #0]
 800657c:	9301      	str	r3, [sp, #4]
 800657e:	f7ff fd31 	bl	8005fe4 <_vfiprintf_r>
 8006582:	b002      	add	sp, #8
 8006584:	f85d eb04 	ldr.w	lr, [sp], #4
 8006588:	b003      	add	sp, #12
 800658a:	4770      	bx	lr
 800658c:	20000018 	.word	0x20000018

08006590 <__swhatbuf_r>:
 8006590:	b570      	push	{r4, r5, r6, lr}
 8006592:	460c      	mov	r4, r1
 8006594:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006598:	4615      	mov	r5, r2
 800659a:	2900      	cmp	r1, #0
 800659c:	461e      	mov	r6, r3
 800659e:	b096      	sub	sp, #88	@ 0x58
 80065a0:	da0c      	bge.n	80065bc <__swhatbuf_r+0x2c>
 80065a2:	89a3      	ldrh	r3, [r4, #12]
 80065a4:	2100      	movs	r1, #0
 80065a6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80065aa:	bf14      	ite	ne
 80065ac:	2340      	movne	r3, #64	@ 0x40
 80065ae:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80065b2:	2000      	movs	r0, #0
 80065b4:	6031      	str	r1, [r6, #0]
 80065b6:	602b      	str	r3, [r5, #0]
 80065b8:	b016      	add	sp, #88	@ 0x58
 80065ba:	bd70      	pop	{r4, r5, r6, pc}
 80065bc:	466a      	mov	r2, sp
 80065be:	f000 f849 	bl	8006654 <_fstat_r>
 80065c2:	2800      	cmp	r0, #0
 80065c4:	dbed      	blt.n	80065a2 <__swhatbuf_r+0x12>
 80065c6:	9901      	ldr	r1, [sp, #4]
 80065c8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80065cc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80065d0:	4259      	negs	r1, r3
 80065d2:	4159      	adcs	r1, r3
 80065d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80065d8:	e7eb      	b.n	80065b2 <__swhatbuf_r+0x22>

080065da <__smakebuf_r>:
 80065da:	898b      	ldrh	r3, [r1, #12]
 80065dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80065de:	079d      	lsls	r5, r3, #30
 80065e0:	4606      	mov	r6, r0
 80065e2:	460c      	mov	r4, r1
 80065e4:	d507      	bpl.n	80065f6 <__smakebuf_r+0x1c>
 80065e6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80065ea:	6023      	str	r3, [r4, #0]
 80065ec:	6123      	str	r3, [r4, #16]
 80065ee:	2301      	movs	r3, #1
 80065f0:	6163      	str	r3, [r4, #20]
 80065f2:	b003      	add	sp, #12
 80065f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80065f6:	466a      	mov	r2, sp
 80065f8:	ab01      	add	r3, sp, #4
 80065fa:	f7ff ffc9 	bl	8006590 <__swhatbuf_r>
 80065fe:	9f00      	ldr	r7, [sp, #0]
 8006600:	4605      	mov	r5, r0
 8006602:	4639      	mov	r1, r7
 8006604:	4630      	mov	r0, r6
 8006606:	f7ff f8b9 	bl	800577c <_malloc_r>
 800660a:	b948      	cbnz	r0, 8006620 <__smakebuf_r+0x46>
 800660c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006610:	059a      	lsls	r2, r3, #22
 8006612:	d4ee      	bmi.n	80065f2 <__smakebuf_r+0x18>
 8006614:	f023 0303 	bic.w	r3, r3, #3
 8006618:	f043 0302 	orr.w	r3, r3, #2
 800661c:	81a3      	strh	r3, [r4, #12]
 800661e:	e7e2      	b.n	80065e6 <__smakebuf_r+0xc>
 8006620:	89a3      	ldrh	r3, [r4, #12]
 8006622:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006626:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800662a:	81a3      	strh	r3, [r4, #12]
 800662c:	9b01      	ldr	r3, [sp, #4]
 800662e:	6020      	str	r0, [r4, #0]
 8006630:	b15b      	cbz	r3, 800664a <__smakebuf_r+0x70>
 8006632:	4630      	mov	r0, r6
 8006634:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006638:	f000 f81e 	bl	8006678 <_isatty_r>
 800663c:	b128      	cbz	r0, 800664a <__smakebuf_r+0x70>
 800663e:	89a3      	ldrh	r3, [r4, #12]
 8006640:	f023 0303 	bic.w	r3, r3, #3
 8006644:	f043 0301 	orr.w	r3, r3, #1
 8006648:	81a3      	strh	r3, [r4, #12]
 800664a:	89a3      	ldrh	r3, [r4, #12]
 800664c:	431d      	orrs	r5, r3
 800664e:	81a5      	strh	r5, [r4, #12]
 8006650:	e7cf      	b.n	80065f2 <__smakebuf_r+0x18>
	...

08006654 <_fstat_r>:
 8006654:	b538      	push	{r3, r4, r5, lr}
 8006656:	2300      	movs	r3, #0
 8006658:	4d06      	ldr	r5, [pc, #24]	@ (8006674 <_fstat_r+0x20>)
 800665a:	4604      	mov	r4, r0
 800665c:	4608      	mov	r0, r1
 800665e:	4611      	mov	r1, r2
 8006660:	602b      	str	r3, [r5, #0]
 8006662:	f7fa fc9f 	bl	8000fa4 <_fstat>
 8006666:	1c43      	adds	r3, r0, #1
 8006668:	d102      	bne.n	8006670 <_fstat_r+0x1c>
 800666a:	682b      	ldr	r3, [r5, #0]
 800666c:	b103      	cbz	r3, 8006670 <_fstat_r+0x1c>
 800666e:	6023      	str	r3, [r4, #0]
 8006670:	bd38      	pop	{r3, r4, r5, pc}
 8006672:	bf00      	nop
 8006674:	200003cc 	.word	0x200003cc

08006678 <_isatty_r>:
 8006678:	b538      	push	{r3, r4, r5, lr}
 800667a:	2300      	movs	r3, #0
 800667c:	4d05      	ldr	r5, [pc, #20]	@ (8006694 <_isatty_r+0x1c>)
 800667e:	4604      	mov	r4, r0
 8006680:	4608      	mov	r0, r1
 8006682:	602b      	str	r3, [r5, #0]
 8006684:	f7fa fc9d 	bl	8000fc2 <_isatty>
 8006688:	1c43      	adds	r3, r0, #1
 800668a:	d102      	bne.n	8006692 <_isatty_r+0x1a>
 800668c:	682b      	ldr	r3, [r5, #0]
 800668e:	b103      	cbz	r3, 8006692 <_isatty_r+0x1a>
 8006690:	6023      	str	r3, [r4, #0]
 8006692:	bd38      	pop	{r3, r4, r5, pc}
 8006694:	200003cc 	.word	0x200003cc

08006698 <abort>:
 8006698:	2006      	movs	r0, #6
 800669a:	b508      	push	{r3, lr}
 800669c:	f000 f82c 	bl	80066f8 <raise>
 80066a0:	2001      	movs	r0, #1
 80066a2:	f7fa fc30 	bl	8000f06 <_exit>

080066a6 <_raise_r>:
 80066a6:	291f      	cmp	r1, #31
 80066a8:	b538      	push	{r3, r4, r5, lr}
 80066aa:	4605      	mov	r5, r0
 80066ac:	460c      	mov	r4, r1
 80066ae:	d904      	bls.n	80066ba <_raise_r+0x14>
 80066b0:	2316      	movs	r3, #22
 80066b2:	6003      	str	r3, [r0, #0]
 80066b4:	f04f 30ff 	mov.w	r0, #4294967295
 80066b8:	bd38      	pop	{r3, r4, r5, pc}
 80066ba:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80066bc:	b112      	cbz	r2, 80066c4 <_raise_r+0x1e>
 80066be:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80066c2:	b94b      	cbnz	r3, 80066d8 <_raise_r+0x32>
 80066c4:	4628      	mov	r0, r5
 80066c6:	f000 f831 	bl	800672c <_getpid_r>
 80066ca:	4622      	mov	r2, r4
 80066cc:	4601      	mov	r1, r0
 80066ce:	4628      	mov	r0, r5
 80066d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80066d4:	f000 b818 	b.w	8006708 <_kill_r>
 80066d8:	2b01      	cmp	r3, #1
 80066da:	d00a      	beq.n	80066f2 <_raise_r+0x4c>
 80066dc:	1c59      	adds	r1, r3, #1
 80066de:	d103      	bne.n	80066e8 <_raise_r+0x42>
 80066e0:	2316      	movs	r3, #22
 80066e2:	6003      	str	r3, [r0, #0]
 80066e4:	2001      	movs	r0, #1
 80066e6:	e7e7      	b.n	80066b8 <_raise_r+0x12>
 80066e8:	2100      	movs	r1, #0
 80066ea:	4620      	mov	r0, r4
 80066ec:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80066f0:	4798      	blx	r3
 80066f2:	2000      	movs	r0, #0
 80066f4:	e7e0      	b.n	80066b8 <_raise_r+0x12>
	...

080066f8 <raise>:
 80066f8:	4b02      	ldr	r3, [pc, #8]	@ (8006704 <raise+0xc>)
 80066fa:	4601      	mov	r1, r0
 80066fc:	6818      	ldr	r0, [r3, #0]
 80066fe:	f7ff bfd2 	b.w	80066a6 <_raise_r>
 8006702:	bf00      	nop
 8006704:	20000018 	.word	0x20000018

08006708 <_kill_r>:
 8006708:	b538      	push	{r3, r4, r5, lr}
 800670a:	2300      	movs	r3, #0
 800670c:	4d06      	ldr	r5, [pc, #24]	@ (8006728 <_kill_r+0x20>)
 800670e:	4604      	mov	r4, r0
 8006710:	4608      	mov	r0, r1
 8006712:	4611      	mov	r1, r2
 8006714:	602b      	str	r3, [r5, #0]
 8006716:	f7fa fbe6 	bl	8000ee6 <_kill>
 800671a:	1c43      	adds	r3, r0, #1
 800671c:	d102      	bne.n	8006724 <_kill_r+0x1c>
 800671e:	682b      	ldr	r3, [r5, #0]
 8006720:	b103      	cbz	r3, 8006724 <_kill_r+0x1c>
 8006722:	6023      	str	r3, [r4, #0]
 8006724:	bd38      	pop	{r3, r4, r5, pc}
 8006726:	bf00      	nop
 8006728:	200003cc 	.word	0x200003cc

0800672c <_getpid_r>:
 800672c:	f7fa bbd4 	b.w	8000ed8 <_getpid>

08006730 <_init>:
 8006730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006732:	bf00      	nop
 8006734:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006736:	bc08      	pop	{r3}
 8006738:	469e      	mov	lr, r3
 800673a:	4770      	bx	lr

0800673c <_fini>:
 800673c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800673e:	bf00      	nop
 8006740:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006742:	bc08      	pop	{r3}
 8006744:	469e      	mov	lr, r3
 8006746:	4770      	bx	lr
