[15:15:11.877] <TB1>     INFO: *** Welcome to pxar ***
[15:15:11.877] <TB1>     INFO: *** Today: 2016/06/10
[15:15:11.884] <TB1>     INFO: *** Version: b2a7-dirty
[15:15:11.884] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C15.dat
[15:15:11.885] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:15:11.885] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//defaultMaskFile.dat
[15:15:11.885] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters_C15.dat
[15:15:11.967] <TB1>     INFO:         clk: 4
[15:15:11.967] <TB1>     INFO:         ctr: 4
[15:15:11.967] <TB1>     INFO:         sda: 19
[15:15:11.967] <TB1>     INFO:         tin: 9
[15:15:11.967] <TB1>     INFO:         level: 15
[15:15:11.967] <TB1>     INFO:         triggerdelay: 0
[15:15:11.967] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[15:15:11.967] <TB1>     INFO: Log level: DEBUG
[15:15:11.978] <TB1>     INFO: Found DTB DTB_WRECOM
[15:15:11.987] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[15:15:11.990] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[15:15:11.993] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[15:15:13.558] <TB1>     INFO: DUT info: 
[15:15:13.558] <TB1>     INFO: The DUT currently contains the following objects:
[15:15:13.558] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[15:15:13.558] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[15:15:13.558] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[15:15:13.558] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[15:15:13.558] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:13.558] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:13.558] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:13.558] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:13.558] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:13.558] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:13.558] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:13.558] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:13.558] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:13.558] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:13.558] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:13.558] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:13.558] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:13.558] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:13.558] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:13.558] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[15:15:13.558] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[15:15:13.558] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[15:15:13.559] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:15:13.560] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[15:15:13.561] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[15:15:13.561] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[15:15:13.561] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[15:15:13.561] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[15:15:13.561] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[15:15:13.561] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[15:15:13.561] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[15:15:13.561] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:15:13.561] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:15:13.569] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32980992
[15:15:13.569] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xda1f90
[15:15:13.569] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xd18770
[15:15:13.569] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f39a9d94010
[15:15:13.569] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f39affff510
[15:15:13.570] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33046528 fPxarMemory = 0x7f39a9d94010
[15:15:13.575] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 374.6mA
[15:15:13.576] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 479.1mA
[15:15:13.576] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.5 C
[15:15:13.576] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[15:15:13.976] <TB1>     INFO: enter 'restricted' command line mode
[15:15:13.976] <TB1>     INFO: enter test to run
[15:15:13.976] <TB1>     INFO:   test: FPIXTest no parameter change
[15:15:13.976] <TB1>     INFO:   running: fpixtest
[15:15:13.977] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[15:15:13.980] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[15:15:13.980] <TB1>     INFO: ######################################################################
[15:15:13.980] <TB1>     INFO: PixTestFPIXTest::doTest()
[15:15:13.980] <TB1>     INFO: ######################################################################
[15:15:13.984] <TB1>     INFO: ######################################################################
[15:15:13.984] <TB1>     INFO: PixTestPretest::doTest()
[15:15:13.984] <TB1>     INFO: ######################################################################
[15:15:13.987] <TB1>     INFO:    ----------------------------------------------------------------------
[15:15:13.987] <TB1>     INFO:    PixTestPretest::programROC() 
[15:15:13.987] <TB1>     INFO:    ----------------------------------------------------------------------
[15:15:31.004] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[15:15:31.004] <TB1>     INFO: IA differences per ROC:  17.7 19.3 18.5 18.5 20.1 20.9 20.1 17.7 19.3 17.7 17.7 15.3 20.1 17.7 17.7 20.9
[15:15:32.075] <TB1>     INFO:    ----------------------------------------------------------------------
[15:15:32.075] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[15:15:32.075] <TB1>     INFO:    ----------------------------------------------------------------------
[15:15:32.178] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 69.2812 mA
[15:15:32.279] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.1188 mA
[15:15:32.380] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  83 Ia 24.7188 mA
[15:15:32.481] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  80 Ia 23.9188 mA
[15:15:32.582] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.9188 mA
[15:15:32.684] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.1188 mA
[15:15:32.785] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  83 Ia 24.7188 mA
[15:15:32.885] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  80 Ia 23.9188 mA
[15:15:32.990] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.1188 mA
[15:15:33.091] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  83 Ia 24.7188 mA
[15:15:33.192] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  80 Ia 23.9188 mA
[15:15:33.294] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.9188 mA
[15:15:33.395] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 25.5188 mA
[15:15:33.496] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  70 Ia 23.9188 mA
[15:15:33.598] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.7188 mA
[15:15:33.699] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  75 Ia 23.9188 mA
[15:15:33.800] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.3188 mA
[15:15:33.901] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  88 Ia 24.7188 mA
[15:15:33.001] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  85 Ia 24.7188 mA
[15:15:34.102] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  82 Ia 24.7188 mA
[15:15:34.203] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  79 Ia 22.3188 mA
[15:15:34.304] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  89 Ia 24.7188 mA
[15:15:34.405] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  86 Ia 24.7188 mA
[15:15:34.505] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  83 Ia 24.7188 mA
[15:15:34.607] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  80 Ia 23.1188 mA
[15:15:34.707] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  85 Ia 24.7188 mA
[15:15:34.808] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  82 Ia 23.9188 mA
[15:15:34.910] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.9188 mA
[15:15:35.012] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.3188 mA
[15:15:35.112] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  88 Ia 23.9188 mA
[15:15:35.214] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.3188 mA
[15:15:35.314] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  88 Ia 23.9188 mA
[15:15:35.417] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 19.9188 mA
[15:15:35.518] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana 103 Ia 24.7188 mA
[15:15:35.619] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana 100 Ia 23.9188 mA
[15:15:35.720] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 24.7188 mA
[15:15:35.821] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  75 Ia 23.9188 mA
[15:15:35.922] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.3188 mA
[15:15:36.023] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  88 Ia 24.7188 mA
[15:15:36.123] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  85 Ia 24.7188 mA
[15:15:36.224] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  82 Ia 23.9188 mA
[15:15:36.326] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.1188 mA
[15:15:36.427] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  83 Ia 23.9188 mA
[15:15:36.529] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 24.7188 mA
[15:15:36.630] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  75 Ia 24.7188 mA
[15:15:36.730] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  72 Ia 23.9188 mA
[15:15:36.761] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  80
[15:15:36.761] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  78
[15:15:36.762] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  80
[15:15:36.762] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  80
[15:15:36.762] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  78
[15:15:36.762] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  70
[15:15:36.762] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  75
[15:15:36.762] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  82
[15:15:36.762] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  78
[15:15:36.762] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  88
[15:15:36.762] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  88
[15:15:36.762] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana 100
[15:15:36.763] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  75
[15:15:36.763] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  82
[15:15:36.763] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  83
[15:15:36.763] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  72
[15:15:38.590] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 387.5 mA = 24.2188 mA/ROC
[15:15:38.590] <TB1>     INFO: i(loss) [mA/ROC]:     19.3  19.3  20.1  19.3  20.1  20.1  19.3  19.3  18.5  20.1  19.3  19.3  19.3  19.3  20.1  19.3
[15:15:38.626] <TB1>     INFO:    ----------------------------------------------------------------------
[15:15:38.626] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[15:15:38.626] <TB1>     INFO:    ----------------------------------------------------------------------
[15:15:38.761] <TB1>     INFO: Expecting 231680 events.
[15:15:45.052] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 9 ROCs were found
[15:15:45.279] <TB1>  WARNING: Channel 1 ROC 6: Readback start marker after 3 readouts!
[15:15:45.279] <TB1>  WARNING: Channel 1 ROC 6: Readback start marker after 13 readouts!
[15:15:45.953] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 9 ROCs were found
[15:15:46.056] <TB1>  WARNING: Channel 1 ROC 6: Readback start marker after 11 readouts!
[15:15:46.056] <TB1>  WARNING: Channel 1 ROC 6: Readback start marker after 5 readouts!
[15:15:46.207] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[15:15:46.266] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 9 ROCs were found
[15:15:46.442] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 9 ROCs were found
[15:15:46.580] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 9 ROCs were found
[15:15:46.984] <TB1>     INFO: 231680 events read in total (7505ms).
[15:15:47.141] <TB1>     INFO: Test took 8513ms.
[15:15:47.343] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 75 and Delta(CalDel) = 63
[15:15:47.346] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 99 and Delta(CalDel) = 63
[15:15:47.350] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 83 and Delta(CalDel) = 60
[15:15:47.354] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 83 and Delta(CalDel) = 61
[15:15:47.358] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 107 and Delta(CalDel) = 63
[15:15:47.361] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 91 and Delta(CalDel) = 63
[15:15:47.365] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 101 and Delta(CalDel) = 60
[15:15:47.369] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 89 and Delta(CalDel) = 60
[15:15:47.376] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 96 and Delta(CalDel) = 60
[15:15:47.379] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 79 and Delta(CalDel) = 61
[15:15:47.383] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 84 and Delta(CalDel) = 62
[15:15:47.386] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 75 and Delta(CalDel) = 59
[15:15:47.393] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 82 and Delta(CalDel) = 63
[15:15:47.397] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 79 and Delta(CalDel) = 62
[15:15:47.401] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 84 and Delta(CalDel) = 61
[15:15:47.405] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 107 and Delta(CalDel) = 62
[15:15:47.450] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[15:15:47.484] <TB1>     INFO:    ----------------------------------------------------------------------
[15:15:47.484] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[15:15:47.484] <TB1>     INFO:    ----------------------------------------------------------------------
[15:15:47.622] <TB1>     INFO: Expecting 231680 events.
[15:15:53.880] <TB1>  WARNING: Channel 1 ROC 6: Readback start marker after 14 readouts!
[15:15:53.880] <TB1>  WARNING: Channel 1 ROC 6: Readback start marker after 2 readouts!
[15:15:55.165] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (7) != Token Chain Length (8)
[15:15:55.170] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[15:15:55.170] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[15:15:55.170] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (7) != Token Chain Length (8)
[15:15:55.179] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (7) != Token Chain Length (8)
[15:15:55.804] <TB1>     INFO: 231680 events read in total (7467ms).
[15:15:55.809] <TB1>     INFO: Test took 8322ms.
[15:15:55.832] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[15:15:56.153] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 32
[15:15:56.156] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30.5
[15:15:56.160] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[15:15:56.163] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31.5
[15:15:56.167] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31
[15:15:56.170] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 30.5
[15:15:56.174] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30.5
[15:15:56.178] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[15:15:56.182] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30.5
[15:15:56.185] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31.5
[15:15:56.190] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30
[15:15:56.194] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31.5
[15:15:56.197] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31.5
[15:15:56.201] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[15:15:56.208] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31
[15:15:56.246] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[15:15:56.246] <TB1>     INFO: CalDel:      143   153   130   131   142   148   133   142   131   139   138   132   141   144   137   141
[15:15:56.246] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[15:15:56.251] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C0.dat
[15:15:56.251] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C1.dat
[15:15:56.251] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C2.dat
[15:15:56.251] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C3.dat
[15:15:56.251] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C4.dat
[15:15:56.251] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C5.dat
[15:15:56.251] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C6.dat
[15:15:56.251] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C7.dat
[15:15:56.252] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C8.dat
[15:15:56.252] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C9.dat
[15:15:56.252] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C10.dat
[15:15:56.252] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C11.dat
[15:15:56.252] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C12.dat
[15:15:56.252] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C13.dat
[15:15:56.252] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C14.dat
[15:15:56.252] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters_C15.dat
[15:15:56.253] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:15:56.253] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:15:56.253] <TB1>     INFO: PixTestPretest::doTest() done, duration: 42 seconds
[15:15:56.253] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[15:15:56.338] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[15:15:56.338] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[15:15:56.338] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[15:15:56.339] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[15:15:56.341] <TB1>     INFO: ######################################################################
[15:15:56.342] <TB1>     INFO: PixTestTiming::doTest()
[15:15:56.342] <TB1>     INFO: ######################################################################
[15:15:56.342] <TB1>     INFO:    ----------------------------------------------------------------------
[15:15:56.342] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[15:15:56.342] <TB1>     INFO:    ----------------------------------------------------------------------
[15:15:56.342] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:15:58.241] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:16:00.515] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:16:02.793] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:16:05.066] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:16:07.341] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:16:09.614] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:16:11.887] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:16:14.167] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:16:15.686] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:16:17.959] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:16:20.234] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:16:22.511] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:16:24.784] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:16:27.058] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:16:29.333] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:16:31.606] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:16:33.127] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:16:34.646] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:16:36.174] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:16:37.694] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:16:39.217] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:16:40.736] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:16:42.256] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:16:43.776] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:16:56.362] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:17:08.971] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:17:21.577] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:17:34.138] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:17:46.711] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:17:58.422] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:18:10.945] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:18:23.471] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:18:24.991] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:18:26.513] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:18:28.036] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:18:29.557] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:18:31.077] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:18:32.602] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:18:34.122] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:18:35.644] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:18:37.925] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:18:39.447] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:18:40.967] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:18:42.491] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:18:44.013] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:18:45.534] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:18:47.056] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:18:48.576] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:18:50.850] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:18:53.125] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:18:55.403] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:18:57.679] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:18:59.952] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:19:02.231] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:19:04.504] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:19:06.784] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:19:09.060] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:19:11.333] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:19:13.608] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:19:15.883] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:19:18.154] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:19:20.426] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:19:22.703] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:19:24.976] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:19:27.253] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:19:29.527] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:19:31.800] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:19:34.074] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:19:36.348] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:19:38.624] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:19:40.898] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:19:43.175] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:19:45.450] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:19:47.723] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:19:49.002] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:19:52.279] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:19:54.555] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:19:56.830] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:19:59.102] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:20:01.380] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:20:02.904] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:20:04.425] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:20:05.947] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:20:07.467] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:20:08.986] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:20:10.506] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:20:12.025] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:20:13.544] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:20:15.065] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:20:16.588] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:20:18.110] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:20:19.634] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:20:21.157] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:20:22.679] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:20:24.202] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:20:25.724] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:20:27.248] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:20:28.770] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:20:30.292] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:20:31.815] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:20:33.337] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:20:34.859] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:20:36.381] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:20:37.904] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:20:40.182] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:20:41.705] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:20:43.226] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:20:44.747] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:20:46.267] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:20:47.790] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:20:49.311] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:20:50.834] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:20:53.109] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:20:55.383] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:20:57.658] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:20:59.932] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:21:02.208] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:21:04.485] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:21:06.758] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:21:09.035] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:21:11.308] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:21:13.581] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:21:15.854] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:21:18.131] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:21:20.403] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:21:22.677] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:21:24.953] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:21:27.610] <TB1>     INFO: TBM Phase Settings: 240
[15:21:27.610] <TB1>     INFO: 400MHz Phase: 4
[15:21:27.611] <TB1>     INFO: 160MHz Phase: 7
[15:21:27.611] <TB1>     INFO: Functional Phase Area: 4
[15:21:27.613] <TB1>     INFO: Test took 331271 ms.
[15:21:27.613] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[15:21:27.613] <TB1>     INFO:    ----------------------------------------------------------------------
[15:21:27.614] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[15:21:27.614] <TB1>     INFO:    ----------------------------------------------------------------------
[15:21:27.614] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[15:21:28.756] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[15:21:30.840] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[15:21:33.863] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[15:21:35.949] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[15:21:38.221] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[15:21:41.059] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[15:21:43.145] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[15:21:45.418] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[15:21:46.939] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[15:21:48.459] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[15:21:49.980] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[15:21:51.500] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[15:21:53.019] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[15:21:54.540] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[15:21:56.060] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[15:21:57.583] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[15:21:59.102] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[15:22:01.376] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[15:22:03.654] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[15:22:05.928] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[15:22:08.203] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[15:22:10.477] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[15:22:12.751] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[15:22:15.024] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[15:22:16.544] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[15:22:18.817] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[15:22:21.090] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[15:22:23.363] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[15:22:25.640] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[15:22:27.918] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[15:22:30.194] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[15:22:32.467] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[15:22:33.987] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[15:22:36.260] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[15:22:38.538] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[15:22:40.813] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[15:22:43.087] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[15:22:45.361] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[15:22:47.640] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[15:22:49.914] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[15:22:51.434] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[15:22:53.709] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[15:22:55.986] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[15:22:58.262] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[15:23:00.536] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[15:23:02.811] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[15:23:05.085] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[15:23:07.359] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[15:23:08.878] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[15:23:11.152] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[15:23:13.426] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[15:23:15.700] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[15:23:17.974] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[15:23:20.247] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[15:23:22.523] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[15:23:24.799] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[15:23:26.318] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[15:23:27.838] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[15:23:29.359] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[15:23:30.881] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[15:23:32.405] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[15:23:33.927] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[15:23:35.450] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[15:23:37.354] <TB1>     INFO: ROC Delay Settings: 228
[15:23:37.355] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[15:23:37.355] <TB1>     INFO: ROC Port 0 Delay: 4
[15:23:37.355] <TB1>     INFO: ROC Port 1 Delay: 4
[15:23:37.355] <TB1>     INFO: Functional ROC Area: 5
[15:23:37.359] <TB1>     INFO: Test took 129746 ms.
[15:23:37.359] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[15:23:37.359] <TB1>     INFO:    ----------------------------------------------------------------------
[15:23:37.359] <TB1>     INFO:    PixTestTiming::TimingTest()
[15:23:37.359] <TB1>     INFO:    ----------------------------------------------------------------------
[15:23:38.503] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4288 4288 4288 4288 4288 4288 4288 4288 e062 c000 a101 80c0 4288 4288 4288 4288 4288 4288 4288 4288 e062 c000 
[15:23:38.503] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4288 4288 4288 4288 4288 4288 4288 4288 e022 c000 a102 8000 4288 4288 4288 4288 4288 4288 4288 4289 e022 c000 
[15:23:38.503] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4289 4289 4289 4289 4289 4289 4289 4289 e022 c000 a103 8040 4288 4288 4288 4289 4288 4288 4288 428b e022 c000 
[15:23:38.503] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[15:23:53.031] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:23:53.032] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[15:24:07.264] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:07.264] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[15:24:21.578] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:21.578] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[15:24:35.926] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:35.926] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[15:24:50.254] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:50.254] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[15:25:04.608] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:04.608] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[15:25:18.908] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:18.908] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[15:25:33.244] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:33.244] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[15:25:47.519] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:47.519] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[15:26:02.301] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:26:02.681] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:26:02.693] <TB1>     INFO: Decoding statistics:
[15:26:02.693] <TB1>     INFO:   General information:
[15:26:02.693] <TB1>     INFO: 	 16bit words read:         240000000
[15:26:02.693] <TB1>     INFO: 	 valid events total:       20000000
[15:26:02.693] <TB1>     INFO: 	 empty events:             20000000
[15:26:02.693] <TB1>     INFO: 	 valid events with pixels: 0
[15:26:02.693] <TB1>     INFO: 	 valid pixel hits:         0
[15:26:02.693] <TB1>     INFO:   Event errors: 	           0
[15:26:02.693] <TB1>     INFO: 	 start marker:             0
[15:26:02.693] <TB1>     INFO: 	 stop marker:              0
[15:26:02.693] <TB1>     INFO: 	 overflow:                 0
[15:26:02.693] <TB1>     INFO: 	 invalid 5bit words:       0
[15:26:02.693] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[15:26:02.693] <TB1>     INFO:   TBM errors: 		           0
[15:26:02.693] <TB1>     INFO: 	 flawed TBM headers:       0
[15:26:02.693] <TB1>     INFO: 	 flawed TBM trailers:      0
[15:26:02.693] <TB1>     INFO: 	 event ID mismatches:      0
[15:26:02.693] <TB1>     INFO:   ROC errors: 		           0
[15:26:02.693] <TB1>     INFO: 	 missing ROC header(s):    0
[15:26:02.693] <TB1>     INFO: 	 misplaced readback start: 0
[15:26:02.693] <TB1>     INFO:   Pixel decoding errors:	   0
[15:26:02.693] <TB1>     INFO: 	 pixel data incomplete:    0
[15:26:02.694] <TB1>     INFO: 	 pixel address:            0
[15:26:02.694] <TB1>     INFO: 	 pulse height fill bit:    0
[15:26:02.694] <TB1>     INFO: 	 buffer corruption:        0
[15:26:02.694] <TB1>     INFO:    ----------------------------------------------------------------------
[15:26:02.694] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[15:26:02.694] <TB1>     INFO:    ----------------------------------------------------------------------
[15:26:02.694] <TB1>     INFO:    ----------------------------------------------------------------------
[15:26:02.694] <TB1>     INFO:    Read back bit status: 1
[15:26:02.694] <TB1>     INFO:    ----------------------------------------------------------------------
[15:26:02.694] <TB1>     INFO:    ----------------------------------------------------------------------
[15:26:02.694] <TB1>     INFO:    Timings are good!
[15:26:02.694] <TB1>     INFO:    ----------------------------------------------------------------------
[15:26:02.694] <TB1>     INFO: Test took 145335 ms.
[15:26:02.694] <TB1>     INFO: PixTestTiming::TimingTest() done.
[15:26:02.694] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:26:02.694] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:26:02.694] <TB1>     INFO: PixTestTiming::doTest took 606355 ms.
[15:26:02.694] <TB1>     INFO: PixTestTiming::doTest() done
[15:26:02.694] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[15:26:02.694] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[15:26:02.694] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[15:26:02.695] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[15:26:02.695] <TB1>     INFO: Write out ROCDelayScan3_V0
[15:26:02.695] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[15:26:02.695] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[15:26:03.047] <TB1>     INFO: ######################################################################
[15:26:03.047] <TB1>     INFO: PixTestAlive::doTest()
[15:26:03.047] <TB1>     INFO: ######################################################################
[15:26:03.050] <TB1>     INFO:    ----------------------------------------------------------------------
[15:26:03.050] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:26:03.050] <TB1>     INFO:    ----------------------------------------------------------------------
[15:26:03.051] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:26:03.397] <TB1>     INFO: Expecting 41600 events.
[15:26:07.492] <TB1>     INFO: 41600 events read in total (3380ms).
[15:26:07.493] <TB1>     INFO: Test took 4442ms.
[15:26:07.501] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:26:07.501] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:26:07.501] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:26:07.877] <TB1>     INFO: PixTestAlive::aliveTest() done
[15:26:07.877] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:26:07.877] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:26:07.881] <TB1>     INFO:    ----------------------------------------------------------------------
[15:26:07.881] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:26:07.881] <TB1>     INFO:    ----------------------------------------------------------------------
[15:26:07.882] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:26:08.225] <TB1>     INFO: Expecting 41600 events.
[15:26:11.180] <TB1>     INFO: 41600 events read in total (2240ms).
[15:26:11.180] <TB1>     INFO: Test took 3298ms.
[15:26:11.181] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:26:11.181] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[15:26:11.181] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[15:26:11.181] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[15:26:11.588] <TB1>     INFO: PixTestAlive::maskTest() done
[15:26:11.588] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:26:11.591] <TB1>     INFO:    ----------------------------------------------------------------------
[15:26:11.591] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:26:11.591] <TB1>     INFO:    ----------------------------------------------------------------------
[15:26:11.593] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:26:11.940] <TB1>     INFO: Expecting 41600 events.
[15:26:16.009] <TB1>     INFO: 41600 events read in total (3354ms).
[15:26:16.010] <TB1>     INFO: Test took 4417ms.
[15:26:16.018] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:26:16.018] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:26:16.018] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[15:26:16.395] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[15:26:16.395] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:26:16.395] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[15:26:16.395] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[15:26:16.404] <TB1>     INFO: ######################################################################
[15:26:16.404] <TB1>     INFO: PixTestTrim::doTest()
[15:26:16.404] <TB1>     INFO: ######################################################################
[15:26:16.406] <TB1>     INFO:    ----------------------------------------------------------------------
[15:26:16.406] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[15:26:16.406] <TB1>     INFO:    ----------------------------------------------------------------------
[15:26:16.486] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[15:26:16.486] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:26:16.589] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:26:16.589] <TB1>     INFO:     run 1 of 1
[15:26:16.589] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:26:16.940] <TB1>     INFO: Expecting 5025280 events.
[15:27:01.659] <TB1>     INFO: 1368528 events read in total (44004ms).
[15:27:45.486] <TB1>     INFO: 2720280 events read in total (87831ms).
[15:28:29.606] <TB1>     INFO: 4081240 events read in total (131952ms).
[15:28:59.647] <TB1>     INFO: 5025280 events read in total (161992ms).
[15:28:59.695] <TB1>     INFO: Test took 163106ms.
[15:28:59.759] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:28:59.882] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:29:01.250] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:29:02.603] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:29:03.968] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:29:05.353] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:29:06.728] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:29:08.140] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:29:09.555] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:29:10.887] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:29:12.220] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:29:13.561] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:29:14.937] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:29:16.234] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:29:17.593] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:29:18.911] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:29:20.246] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:29:21.636] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242409472
[15:29:21.640] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.768 minThrLimit = 89.7653 minThrNLimit = 113.844 -> result = 89.768 -> 89
[15:29:21.640] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.5843 minThrLimit = 90.571 minThrNLimit = 115.742 -> result = 90.5843 -> 90
[15:29:21.641] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.3711 minThrLimit = 88.3476 minThrNLimit = 115.472 -> result = 88.3711 -> 88
[15:29:21.641] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.7166 minThrLimit = 86.6949 minThrNLimit = 116.622 -> result = 86.7166 -> 86
[15:29:21.642] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.9669 minThrLimit = 86.8827 minThrNLimit = 116.172 -> result = 86.9669 -> 86
[15:29:21.642] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.5094 minThrLimit = 90.4945 minThrNLimit = 122.555 -> result = 90.5094 -> 90
[15:29:21.642] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.893 minThrLimit = 93.8788 minThrNLimit = 123.083 -> result = 93.893 -> 93
[15:29:21.643] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.1519 minThrLimit = 88.1369 minThrNLimit = 111.164 -> result = 88.1519 -> 88
[15:29:21.643] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 78.8992 minThrLimit = 78.8987 minThrNLimit = 105.127 -> result = 78.8992 -> 78
[15:29:21.644] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.7998 minThrLimit = 84.7675 minThrNLimit = 110.662 -> result = 84.7998 -> 84
[15:29:21.644] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.4531 minThrLimit = 92.4447 minThrNLimit = 119.583 -> result = 92.4531 -> 92
[15:29:21.645] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.0149 minThrLimit = 81.0119 minThrNLimit = 104.611 -> result = 81.0149 -> 81
[15:29:21.645] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.8094 minThrLimit = 83.8044 minThrNLimit = 111.855 -> result = 83.8094 -> 83
[15:29:21.646] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.9443 minThrLimit = 80.9304 minThrNLimit = 107.419 -> result = 80.9443 -> 80
[15:29:21.646] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.6999 minThrLimit = 89.6414 minThrNLimit = 110.447 -> result = 89.6999 -> 89
[15:29:21.647] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.2846 minThrLimit = 90.2343 minThrNLimit = 118.464 -> result = 90.2846 -> 90
[15:29:21.647] <TB1>     INFO: ROC 0 VthrComp = 89
[15:29:21.647] <TB1>     INFO: ROC 1 VthrComp = 90
[15:29:21.647] <TB1>     INFO: ROC 2 VthrComp = 88
[15:29:21.647] <TB1>     INFO: ROC 3 VthrComp = 86
[15:29:21.647] <TB1>     INFO: ROC 4 VthrComp = 86
[15:29:21.647] <TB1>     INFO: ROC 5 VthrComp = 90
[15:29:21.647] <TB1>     INFO: ROC 6 VthrComp = 93
[15:29:21.647] <TB1>     INFO: ROC 7 VthrComp = 88
[15:29:21.648] <TB1>     INFO: ROC 8 VthrComp = 78
[15:29:21.648] <TB1>     INFO: ROC 9 VthrComp = 84
[15:29:21.648] <TB1>     INFO: ROC 10 VthrComp = 92
[15:29:21.648] <TB1>     INFO: ROC 11 VthrComp = 81
[15:29:21.648] <TB1>     INFO: ROC 12 VthrComp = 83
[15:29:21.648] <TB1>     INFO: ROC 13 VthrComp = 80
[15:29:21.648] <TB1>     INFO: ROC 14 VthrComp = 89
[15:29:21.648] <TB1>     INFO: ROC 15 VthrComp = 90
[15:29:21.648] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:29:21.648] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:29:21.669] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:29:21.669] <TB1>     INFO:     run 1 of 1
[15:29:21.669] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:29:22.015] <TB1>     INFO: Expecting 5025280 events.
[15:29:58.395] <TB1>     INFO: 883696 events read in total (35665ms).
[15:30:33.850] <TB1>     INFO: 1765528 events read in total (71120ms).
[15:31:09.369] <TB1>     INFO: 2646256 events read in total (106639ms).
[15:31:44.689] <TB1>     INFO: 3519296 events read in total (141959ms).
[15:32:20.058] <TB1>     INFO: 4388936 events read in total (177328ms).
[15:32:45.583] <TB1>     INFO: 5025280 events read in total (202853ms).
[15:32:45.661] <TB1>     INFO: Test took 203993ms.
[15:32:45.845] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:32:46.219] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:32:47.776] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:32:49.334] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:32:50.881] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:32:52.426] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:32:53.974] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:32:55.514] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:32:57.069] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:32:58.629] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:33:00.193] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:33:01.783] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:33:03.391] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:33:04.992] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:33:06.583] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:33:08.186] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:33:09.805] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:33:11.359] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 305496064
[15:33:11.362] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.5075 for pixel 0/79 mean/min/max = 45.0664/34.4021/55.7307
[15:33:11.362] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.5238 for pixel 0/30 mean/min/max = 45.0263/34.0891/55.9636
[15:33:11.363] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 54.3448 for pixel 51/79 mean/min/max = 44.2773/34.1333/54.4213
[15:33:11.363] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 54.5579 for pixel 31/0 mean/min/max = 43.6007/32.4763/54.7251
[15:33:11.364] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 54.7382 for pixel 13/4 mean/min/max = 43.8016/32.7908/54.8124
[15:33:11.364] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.4842 for pixel 1/10 mean/min/max = 44.7551/33.8395/55.6707
[15:33:11.364] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.0361 for pixel 0/48 mean/min/max = 45.2391/33.1322/57.3461
[15:33:11.365] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.3268 for pixel 17/3 mean/min/max = 44.6078/33.8837/55.3319
[15:33:11.365] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.8894 for pixel 20/79 mean/min/max = 45.8412/35.791/55.8914
[15:33:11.365] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.3968 for pixel 0/61 mean/min/max = 44.2252/32.86/55.5904
[15:33:11.366] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.6345 for pixel 5/0 mean/min/max = 45.1332/33.54/56.7264
[15:33:11.366] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 54.1545 for pixel 7/78 mean/min/max = 43.5101/32.6721/54.3482
[15:33:11.367] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 53.2671 for pixel 2/79 mean/min/max = 43.2693/32.8886/53.6501
[15:33:11.367] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.7931 for pixel 11/2 mean/min/max = 44.2832/33.5068/55.0597
[15:33:11.367] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.0605 for pixel 11/21 mean/min/max = 45.9202/34.7792/57.0613
[15:33:11.368] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.2592 for pixel 4/78 mean/min/max = 44.9282/33.5793/56.2772
[15:33:11.368] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:11.501] <TB1>     INFO: Expecting 411648 events.
[15:33:19.160] <TB1>     INFO: 411648 events read in total (6944ms).
[15:33:19.166] <TB1>     INFO: Expecting 411648 events.
[15:33:26.688] <TB1>     INFO: 411648 events read in total (6852ms).
[15:33:26.697] <TB1>     INFO: Expecting 411648 events.
[15:33:34.206] <TB1>     INFO: 411648 events read in total (6838ms).
[15:33:34.216] <TB1>     INFO: Expecting 411648 events.
[15:33:41.766] <TB1>     INFO: 411648 events read in total (6881ms).
[15:33:41.780] <TB1>     INFO: Expecting 411648 events.
[15:33:49.434] <TB1>     INFO: 411648 events read in total (6997ms).
[15:33:49.451] <TB1>     INFO: Expecting 411648 events.
[15:33:57.216] <TB1>     INFO: 411648 events read in total (7113ms).
[15:33:57.236] <TB1>     INFO: Expecting 411648 events.
[15:34:04.900] <TB1>     INFO: 411648 events read in total (7014ms).
[15:34:04.921] <TB1>     INFO: Expecting 411648 events.
[15:34:12.544] <TB1>     INFO: 411648 events read in total (6970ms).
[15:34:12.568] <TB1>     INFO: Expecting 411648 events.
[15:34:20.203] <TB1>     INFO: 411648 events read in total (6988ms).
[15:34:20.234] <TB1>     INFO: Expecting 411648 events.
[15:34:27.953] <TB1>     INFO: 411648 events read in total (7079ms).
[15:34:27.983] <TB1>     INFO: Expecting 411648 events.
[15:34:35.692] <TB1>     INFO: 411648 events read in total (7068ms).
[15:34:35.724] <TB1>     INFO: Expecting 411648 events.
[15:34:43.388] <TB1>     INFO: 411648 events read in total (7024ms).
[15:34:43.422] <TB1>     INFO: Expecting 411648 events.
[15:34:51.055] <TB1>     INFO: 411648 events read in total (6995ms).
[15:34:51.092] <TB1>     INFO: Expecting 411648 events.
[15:34:58.722] <TB1>     INFO: 411648 events read in total (6999ms).
[15:34:58.761] <TB1>     INFO: Expecting 411648 events.
[15:35:06.421] <TB1>     INFO: 411648 events read in total (7024ms).
[15:35:06.463] <TB1>     INFO: Expecting 411648 events.
[15:35:14.136] <TB1>     INFO: 411648 events read in total (7044ms).
[15:35:14.179] <TB1>     INFO: Test took 122811ms.
[15:35:14.679] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2328 < 35 for itrim = 99; old thr = 34.4995 ... break
[15:35:14.711] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0204 < 35 for itrim = 91; old thr = 34.5112 ... break
[15:35:14.740] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0378 < 35 for itrim = 66; old thr = 33.5357 ... break
[15:35:14.791] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4665 < 35 for itrim+1 = 100; old thr = 34.7003 ... break
[15:35:14.842] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2399 < 35 for itrim+1 = 113; old thr = 34.9374 ... break
[15:35:14.891] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0169 < 35 for itrim = 112; old thr = 34.3814 ... break
[15:35:14.932] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 37.312 < 35 for itrim+1 = 106; old thr = 33.3979 ... break
[15:35:14.973] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0353 < 35 for itrim = 107; old thr = 34.4437 ... break
[15:35:15.012] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1574 < 35 for itrim+1 = 98; old thr = 34.9059 ... break
[15:35:15.048] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4974 < 35 for itrim+1 = 103; old thr = 34.8476 ... break
[15:35:15.088] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3887 < 35 for itrim+1 = 96; old thr = 34.6841 ... break
[15:35:15.129] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6876 < 35 for itrim = 104; old thr = 33.8788 ... break
[15:35:15.167] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0855 < 35 for itrim = 95; old thr = 34.1103 ... break
[15:35:15.208] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8014 < 35 for itrim+1 = 94; old thr = 34.5331 ... break
[15:35:15.247] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5683 < 35 for itrim = 103; old thr = 34.3703 ... break
[15:35:15.287] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1318 < 35 for itrim = 109; old thr = 33.788 ... break
[15:35:15.362] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:35:15.373] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:35:15.373] <TB1>     INFO:     run 1 of 1
[15:35:15.373] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:35:15.718] <TB1>     INFO: Expecting 5025280 events.
[15:35:51.537] <TB1>     INFO: 870448 events read in total (35104ms).
[15:36:26.573] <TB1>     INFO: 1739408 events read in total (70140ms).
[15:37:01.656] <TB1>     INFO: 2608664 events read in total (105223ms).
[15:37:35.173] <TB1>     INFO: 3469776 events read in total (138740ms).
[15:38:10.187] <TB1>     INFO: 4326504 events read in total (173754ms).
[15:38:37.365] <TB1>     INFO: 5025280 events read in total (200932ms).
[15:38:37.446] <TB1>     INFO: Test took 202073ms.
[15:38:37.634] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:38:38.052] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:38:39.588] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:38:41.127] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:38:42.661] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:38:44.154] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:38:45.648] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:38:47.137] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:38:48.655] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:38:50.174] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:38:51.667] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:38:53.176] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:38:54.694] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:38:56.204] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:38:57.688] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:38:59.189] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:39:00.738] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:39:02.242] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 262512640
[15:39:02.244] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.570795 .. 48.429620
[15:39:02.320] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 58 (-1/-1) hits flags = 528 (plus default)
[15:39:02.331] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:39:02.331] <TB1>     INFO:     run 1 of 1
[15:39:02.331] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:39:02.677] <TB1>     INFO: Expecting 1896960 events.
[15:39:44.196] <TB1>     INFO: 1164112 events read in total (40804ms).
[15:40:09.577] <TB1>     INFO: 1896960 events read in total (66185ms).
[15:40:09.598] <TB1>     INFO: Test took 67267ms.
[15:40:09.640] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:40:09.736] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:40:10.738] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:40:11.741] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:40:12.746] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:40:13.754] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:40:14.762] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:40:15.786] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:40:16.912] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:40:17.914] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:40:18.921] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:40:19.931] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:40:20.939] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:40:21.945] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:40:22.960] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:40:23.960] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:40:24.960] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:40:25.973] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 245776384
[15:40:26.054] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 20.004176 .. 45.184434
[15:40:26.130] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 10 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:40:26.141] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:40:26.141] <TB1>     INFO:     run 1 of 1
[15:40:26.141] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:40:26.483] <TB1>     INFO: Expecting 1530880 events.
[15:41:07.555] <TB1>     INFO: 1120112 events read in total (40357ms).
[15:41:22.243] <TB1>     INFO: 1530880 events read in total (55046ms).
[15:41:22.264] <TB1>     INFO: Test took 56124ms.
[15:41:22.303] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:41:22.383] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:41:23.361] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:41:24.340] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:41:25.315] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:41:26.294] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:41:27.273] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:41:28.255] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:41:29.228] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:41:30.201] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:41:31.177] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:41:32.156] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:41:33.132] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:41:34.107] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:41:35.085] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:41:36.059] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:41:37.031] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:41:38.010] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 345501696
[15:41:38.091] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 24.238352 .. 45.184434
[15:41:38.166] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 14 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:41:38.176] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:41:38.176] <TB1>     INFO:     run 1 of 1
[15:41:38.176] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:41:38.519] <TB1>     INFO: Expecting 1397760 events.
[15:42:18.807] <TB1>     INFO: 1086360 events read in total (39573ms).
[15:42:30.137] <TB1>     INFO: 1397760 events read in total (50904ms).
[15:42:30.152] <TB1>     INFO: Test took 51975ms.
[15:42:30.188] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:42:30.266] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:42:31.289] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:42:32.305] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:42:33.316] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:42:34.337] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:42:35.363] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:42:36.407] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:42:37.442] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:42:38.453] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:42:39.466] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:42:40.479] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:42:41.492] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:42:42.502] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:42:43.514] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:42:44.520] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:42:45.522] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:42:46.532] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 350543872
[15:42:46.613] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 26.844085 .. 43.853764
[15:42:46.688] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 16 .. 53 (-1/-1) hits flags = 528 (plus default)
[15:42:46.699] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:42:46.699] <TB1>     INFO:     run 1 of 1
[15:42:46.699] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:42:47.041] <TB1>     INFO: Expecting 1264640 events.
[15:43:26.536] <TB1>     INFO: 1088768 events read in total (38780ms).
[15:43:33.152] <TB1>     INFO: 1264640 events read in total (45396ms).
[15:43:33.165] <TB1>     INFO: Test took 46467ms.
[15:43:33.197] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:43:33.273] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:43:34.237] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:43:35.200] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:43:36.152] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:43:37.119] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:43:38.091] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:43:39.061] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:43:40.031] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:43:40.993] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:43:41.959] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:43:42.926] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:43:43.894] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:43:44.862] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:43:45.829] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:43:46.791] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:43:47.750] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:43:48.718] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 353452032
[15:43:48.801] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:43:48.801] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:43:48.812] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:43:48.812] <TB1>     INFO:     run 1 of 1
[15:43:48.812] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:43:49.158] <TB1>     INFO: Expecting 1364480 events.
[15:44:29.368] <TB1>     INFO: 1075392 events read in total (39495ms).
[15:44:40.089] <TB1>     INFO: 1364480 events read in total (50216ms).
[15:44:40.118] <TB1>     INFO: Test took 51307ms.
[15:44:40.158] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:44:40.242] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:44:41.369] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:44:42.440] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:44:43.602] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:44:44.706] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:44:45.859] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:44:46.966] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:44:48.062] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:44:49.151] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:44:50.184] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:44:51.200] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:44:52.216] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:44:53.230] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:44:54.249] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:44:55.258] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:44:56.267] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:44:57.281] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358916096
[15:44:57.316] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C0.dat
[15:44:57.316] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C1.dat
[15:44:57.316] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C2.dat
[15:44:57.316] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C3.dat
[15:44:57.316] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C4.dat
[15:44:57.316] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C5.dat
[15:44:57.316] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C6.dat
[15:44:57.316] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C7.dat
[15:44:57.316] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C8.dat
[15:44:57.316] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C9.dat
[15:44:57.317] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C10.dat
[15:44:57.317] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C11.dat
[15:44:57.317] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C12.dat
[15:44:57.317] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C13.dat
[15:44:57.317] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C14.dat
[15:44:57.317] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C15.dat
[15:44:57.317] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C0.dat
[15:44:57.325] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C1.dat
[15:44:57.332] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C2.dat
[15:44:57.339] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C3.dat
[15:44:57.346] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C4.dat
[15:44:57.353] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C5.dat
[15:44:57.360] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C6.dat
[15:44:57.367] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C7.dat
[15:44:57.374] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C8.dat
[15:44:57.381] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C9.dat
[15:44:57.388] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C10.dat
[15:44:57.395] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C11.dat
[15:44:57.402] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C12.dat
[15:44:57.409] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C13.dat
[15:44:57.416] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C14.dat
[15:44:57.423] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//trimParameters35_C15.dat
[15:44:57.430] <TB1>     INFO: PixTestTrim::trimTest() done
[15:44:57.430] <TB1>     INFO: vtrim:      99  91  66 100 113 112 106 107  98 103  96 104  95  94 103 109 
[15:44:57.430] <TB1>     INFO: vthrcomp:   89  90  88  86  86  90  93  88  78  84  92  81  83  80  89  90 
[15:44:57.430] <TB1>     INFO: vcal mean:  35.01  35.00  34.94  35.01  35.02  34.96  34.97  34.97  34.97  35.02  34.98  34.98  35.01  35.01  35.02  34.97 
[15:44:57.430] <TB1>     INFO: vcal RMS:    0.75   0.72   1.14   0.73   0.73   0.73   0.75   0.75   0.72   0.75   0.77   0.81   0.74   0.76   0.83   0.77 
[15:44:57.430] <TB1>     INFO: bits mean:   8.97   8.67   8.57  10.03  10.13   9.62   8.89   9.82   8.73   9.84   9.28  10.44  10.16   9.85   9.18   9.60 
[15:44:57.430] <TB1>     INFO: bits RMS:    2.65   2.81   3.44   2.50   2.44   2.47   2.88   2.35   2.45   2.55   2.63   2.32   2.42   2.41   2.52   2.53 
[15:44:57.443] <TB1>     INFO:    ----------------------------------------------------------------------
[15:44:57.443] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:44:57.443] <TB1>     INFO:    ----------------------------------------------------------------------
[15:44:57.445] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:44:57.445] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:44:57.455] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:44:57.455] <TB1>     INFO:     run 1 of 1
[15:44:57.455] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:44:57.799] <TB1>     INFO: Expecting 4160000 events.
[15:45:43.308] <TB1>     INFO: 1077830 events read in total (44794ms).
[15:46:27.852] <TB1>     INFO: 2147435 events read in total (89338ms).
[15:47:11.252] <TB1>     INFO: 3207165 events read in total (132738ms).
[15:47:50.635] <TB1>     INFO: 4160000 events read in total (172121ms).
[15:47:50.705] <TB1>     INFO: Test took 173250ms.
[15:47:50.852] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:47:51.165] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:47:53.049] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:47:55.032] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:47:56.925] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:47:58.810] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:48:01.314] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:48:03.633] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:48:05.803] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:48:07.834] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:48:09.972] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:48:12.056] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:48:14.146] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:48:16.463] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:48:18.330] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:48:20.205] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:48:22.054] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:48:23.931] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 391069696
[15:48:23.931] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:48:24.007] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:48:24.007] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[15:48:24.017] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:48:24.017] <TB1>     INFO:     run 1 of 1
[15:48:24.018] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:48:24.363] <TB1>     INFO: Expecting 3182400 events.
[15:49:11.638] <TB1>     INFO: 1174030 events read in total (46560ms).
[15:49:58.128] <TB1>     INFO: 2328725 events read in total (93050ms).
[15:50:32.661] <TB1>     INFO: 3182400 events read in total (127583ms).
[15:50:32.701] <TB1>     INFO: Test took 128683ms.
[15:50:32.796] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:50:33.014] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:50:34.695] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:50:36.371] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:50:38.049] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:50:39.744] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:50:41.439] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:50:43.127] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:50:44.816] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:50:46.511] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:50:48.222] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:50:49.936] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:50:51.611] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:50:53.323] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:50:55.032] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:50:56.735] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:50:58.407] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:51:00.084] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 347156480
[15:51:00.085] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:51:00.159] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:51:00.159] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 140 (-1/-1) hits flags = 528 (plus default)
[15:51:00.170] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:51:00.170] <TB1>     INFO:     run 1 of 1
[15:51:00.170] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:51:00.515] <TB1>     INFO: Expecting 2932800 events.
[15:51:50.034] <TB1>     INFO: 1230450 events read in total (48804ms).
[15:52:35.752] <TB1>     INFO: 2434955 events read in total (94523ms).
[15:52:55.716] <TB1>     INFO: 2932800 events read in total (114486ms).
[15:52:55.748] <TB1>     INFO: Test took 115578ms.
[15:52:55.826] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:52:55.990] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:52:57.535] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:52:59.073] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:53:00.633] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:53:02.190] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:53:03.745] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:53:05.288] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:53:06.817] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:53:08.353] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:53:09.919] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:53:11.491] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:53:13.052] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:53:14.669] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:53:16.303] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:53:17.934] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:53:19.519] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:53:21.110] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 371277824
[15:53:21.111] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:53:21.186] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:53:21.186] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 140 (-1/-1) hits flags = 528 (plus default)
[15:53:21.197] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:53:21.197] <TB1>     INFO:     run 1 of 1
[15:53:21.197] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:53:21.539] <TB1>     INFO: Expecting 2932800 events.
[15:54:09.183] <TB1>     INFO: 1229575 events read in total (46928ms).
[15:54:57.283] <TB1>     INFO: 2433650 events read in total (95028ms).
[15:55:16.430] <TB1>     INFO: 2932800 events read in total (114175ms).
[15:55:16.462] <TB1>     INFO: Test took 115265ms.
[15:55:16.536] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:55:16.695] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:55:18.236] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:55:19.793] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:55:21.370] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:55:22.935] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:55:24.502] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:55:26.064] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:55:27.615] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:55:29.157] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:55:30.739] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:55:32.302] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:55:33.827] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:55:35.395] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:55:36.977] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:55:38.556] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:55:40.089] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:55:41.643] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 374349824
[15:55:41.644] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:55:41.719] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:55:41.719] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 138 (-1/-1) hits flags = 528 (plus default)
[15:55:41.730] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:55:41.730] <TB1>     INFO:     run 1 of 1
[15:55:41.730] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:55:42.076] <TB1>     INFO: Expecting 2891200 events.
[15:56:31.376] <TB1>     INFO: 1239810 events read in total (48585ms).
[15:57:19.016] <TB1>     INFO: 2452915 events read in total (96225ms).
[15:57:36.188] <TB1>     INFO: 2891200 events read in total (113397ms).
[15:57:36.219] <TB1>     INFO: Test took 114489ms.
[15:57:36.290] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:57:36.444] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:57:37.969] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:57:39.492] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:57:41.033] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:57:42.571] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:57:44.117] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:57:45.660] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:57:47.177] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:57:48.690] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:57:50.297] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:57:51.838] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:57:53.347] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:57:54.883] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:57:56.428] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:57:57.991] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:57:59.497] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:58:01.024] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 374349824
[15:58:01.026] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.56636, thr difference RMS: 1.30268
[15:58:01.026] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.00072, thr difference RMS: 1.29988
[15:58:01.026] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 6.37757, thr difference RMS: 1.87256
[15:58:01.026] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.77295, thr difference RMS: 1.20262
[15:58:01.027] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 7.15664, thr difference RMS: 1.16938
[15:58:01.027] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 7.49451, thr difference RMS: 1.26694
[15:58:01.027] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.71159, thr difference RMS: 1.33106
[15:58:01.027] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.62177, thr difference RMS: 1.24711
[15:58:01.027] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.37817, thr difference RMS: 1.39593
[15:58:01.028] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.07532, thr difference RMS: 1.17362
[15:58:01.028] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.66534, thr difference RMS: 1.53075
[15:58:01.028] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.16869, thr difference RMS: 1.25696
[15:58:01.028] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.18099, thr difference RMS: 1.24942
[15:58:01.029] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.77848, thr difference RMS: 1.21093
[15:58:01.029] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.03423, thr difference RMS: 1.53934
[15:58:01.029] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.45293, thr difference RMS: 1.28082
[15:58:01.029] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.47107, thr difference RMS: 1.32259
[15:58:01.029] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.96116, thr difference RMS: 1.30593
[15:58:01.030] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.67892, thr difference RMS: 3.53205
[15:58:01.030] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.81884, thr difference RMS: 1.17523
[15:58:01.030] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 7.09196, thr difference RMS: 1.14694
[15:58:01.030] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 7.42137, thr difference RMS: 1.27575
[15:58:01.030] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.53974, thr difference RMS: 1.30027
[15:58:01.031] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.58474, thr difference RMS: 1.21033
[15:58:01.031] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.28049, thr difference RMS: 1.39261
[15:58:01.031] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 7.97465, thr difference RMS: 1.16858
[15:58:01.031] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.68402, thr difference RMS: 1.52764
[15:58:01.031] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.09896, thr difference RMS: 1.26253
[15:58:01.032] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.1593, thr difference RMS: 1.24045
[15:58:01.032] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.77776, thr difference RMS: 1.19724
[15:58:01.032] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.96512, thr difference RMS: 1.54964
[15:58:01.032] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.46399, thr difference RMS: 1.28976
[15:58:01.032] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.45025, thr difference RMS: 1.32117
[15:58:01.033] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.05371, thr difference RMS: 1.30079
[15:58:01.033] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.78053, thr difference RMS: 3.49497
[15:58:01.033] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.92944, thr difference RMS: 1.17308
[15:58:01.033] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 7.13342, thr difference RMS: 1.16924
[15:58:01.033] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 7.48161, thr difference RMS: 1.28107
[15:58:01.034] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.46109, thr difference RMS: 1.30276
[15:58:01.034] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.60686, thr difference RMS: 1.2198
[15:58:01.034] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.32233, thr difference RMS: 1.39766
[15:58:01.034] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.04917, thr difference RMS: 1.1487
[15:58:01.034] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.86737, thr difference RMS: 1.51254
[15:58:01.035] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.06501, thr difference RMS: 1.23067
[15:58:01.035] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.333, thr difference RMS: 1.2355
[15:58:01.035] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.86466, thr difference RMS: 1.18807
[15:58:01.035] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.05806, thr difference RMS: 1.51855
[15:58:01.036] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.54001, thr difference RMS: 1.27113
[15:58:01.036] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.42725, thr difference RMS: 1.31665
[15:58:01.036] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.19739, thr difference RMS: 1.2808
[15:58:01.036] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 6.53153, thr difference RMS: 1.87051
[15:58:01.036] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.07557, thr difference RMS: 1.17377
[15:58:01.037] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 7.20162, thr difference RMS: 1.17089
[15:58:01.037] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 7.54996, thr difference RMS: 1.28831
[15:58:01.037] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.42299, thr difference RMS: 1.32212
[15:58:01.037] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.65214, thr difference RMS: 1.22846
[15:58:01.037] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.35967, thr difference RMS: 1.38094
[15:58:01.038] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.12157, thr difference RMS: 1.1644
[15:58:01.038] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.0005, thr difference RMS: 1.49843
[15:58:01.038] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.04074, thr difference RMS: 1.22229
[15:58:01.038] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.41295, thr difference RMS: 1.22478
[15:58:01.038] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.99208, thr difference RMS: 1.1854
[15:58:01.039] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.15218, thr difference RMS: 1.52741
[15:58:01.039] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.58827, thr difference RMS: 1.28121
[15:58:01.145] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[15:58:01.148] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1904 seconds
[15:58:01.148] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:58:01.862] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:58:01.862] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:58:01.868] <TB1>     INFO: ######################################################################
[15:58:01.868] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[15:58:01.868] <TB1>     INFO: ######################################################################
[15:58:01.868] <TB1>     INFO:    ----------------------------------------------------------------------
[15:58:01.868] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:58:01.868] <TB1>     INFO:    ----------------------------------------------------------------------
[15:58:01.868] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:58:01.881] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:58:01.881] <TB1>     INFO:     run 1 of 1
[15:58:01.881] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:58:02.225] <TB1>     INFO: Expecting 59072000 events.
[15:58:31.667] <TB1>     INFO: 1072000 events read in total (28727ms).
[15:59:00.505] <TB1>     INFO: 2140800 events read in total (57565ms).
[15:59:28.953] <TB1>     INFO: 3209400 events read in total (86013ms).
[15:59:55.625] <TB1>     INFO: 4281800 events read in total (112685ms).
[16:00:22.944] <TB1>     INFO: 5350000 events read in total (140004ms).
[16:00:51.341] <TB1>     INFO: 6418400 events read in total (168401ms).
[16:01:19.823] <TB1>     INFO: 7490800 events read in total (196883ms).
[16:01:48.266] <TB1>     INFO: 8559400 events read in total (225326ms).
[16:02:16.602] <TB1>     INFO: 9627800 events read in total (253662ms).
[16:02:44.681] <TB1>     INFO: 10698800 events read in total (281741ms).
[16:03:12.459] <TB1>     INFO: 11767800 events read in total (309519ms).
[16:03:40.904] <TB1>     INFO: 12836400 events read in total (337964ms).
[16:04:09.278] <TB1>     INFO: 13909000 events read in total (366338ms).
[16:04:37.682] <TB1>     INFO: 14977200 events read in total (394742ms).
[16:05:06.075] <TB1>     INFO: 16045000 events read in total (423135ms).
[16:05:34.460] <TB1>     INFO: 17116400 events read in total (451520ms).
[16:06:02.879] <TB1>     INFO: 18185800 events read in total (479939ms).
[16:06:31.190] <TB1>     INFO: 19254000 events read in total (508250ms).
[16:06:59.547] <TB1>     INFO: 20325000 events read in total (536607ms).
[16:07:27.901] <TB1>     INFO: 21394400 events read in total (564961ms).
[16:07:56.262] <TB1>     INFO: 22462800 events read in total (593322ms).
[16:08:24.586] <TB1>     INFO: 23532600 events read in total (621646ms).
[16:08:52.003] <TB1>     INFO: 24603600 events read in total (650063ms).
[16:09:21.529] <TB1>     INFO: 25672200 events read in total (678589ms).
[16:09:49.858] <TB1>     INFO: 26743000 events read in total (706918ms).
[16:10:18.243] <TB1>     INFO: 27813000 events read in total (735303ms).
[16:10:46.624] <TB1>     INFO: 28881400 events read in total (763684ms).
[16:11:15.350] <TB1>     INFO: 29953000 events read in total (792410ms).
[16:11:43.726] <TB1>     INFO: 31022200 events read in total (820786ms).
[16:12:12.267] <TB1>     INFO: 32090600 events read in total (849327ms).
[16:12:40.726] <TB1>     INFO: 33161000 events read in total (877786ms).
[16:13:09.287] <TB1>     INFO: 34231000 events read in total (906347ms).
[16:13:37.663] <TB1>     INFO: 35299200 events read in total (934723ms).
[16:14:06.122] <TB1>     INFO: 36368600 events read in total (963182ms).
[16:14:34.564] <TB1>     INFO: 37439600 events read in total (991624ms).
[16:15:02.984] <TB1>     INFO: 38507600 events read in total (1020044ms).
[16:15:31.390] <TB1>     INFO: 39575400 events read in total (1048450ms).
[16:15:59.779] <TB1>     INFO: 40647400 events read in total (1076839ms).
[16:16:28.228] <TB1>     INFO: 41715400 events read in total (1105288ms).
[16:16:56.653] <TB1>     INFO: 42783200 events read in total (1133713ms).
[16:17:24.979] <TB1>     INFO: 43853200 events read in total (1162039ms).
[16:17:53.298] <TB1>     INFO: 44923200 events read in total (1190358ms).
[16:18:21.716] <TB1>     INFO: 45991000 events read in total (1218776ms).
[16:18:50.044] <TB1>     INFO: 47058600 events read in total (1247104ms).
[16:19:18.351] <TB1>     INFO: 48129200 events read in total (1275411ms).
[16:19:46.677] <TB1>     INFO: 49198200 events read in total (1303737ms).
[16:20:15.110] <TB1>     INFO: 50265800 events read in total (1332170ms).
[16:20:43.507] <TB1>     INFO: 51333800 events read in total (1360567ms).
[16:21:11.910] <TB1>     INFO: 52405000 events read in total (1388970ms).
[16:21:40.308] <TB1>     INFO: 53473200 events read in total (1417368ms).
[16:22:08.662] <TB1>     INFO: 54541200 events read in total (1445722ms).
[16:22:37.096] <TB1>     INFO: 55611600 events read in total (1474156ms).
[16:23:05.542] <TB1>     INFO: 56680800 events read in total (1502602ms).
[16:23:33.915] <TB1>     INFO: 57748400 events read in total (1530975ms).
[16:24:02.254] <TB1>     INFO: 58816200 events read in total (1559314ms).
[16:24:09.380] <TB1>     INFO: 59072000 events read in total (1566440ms).
[16:24:09.402] <TB1>     INFO: Test took 1567521ms.
[16:24:09.463] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:24:09.611] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:24:09.611] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:10.775] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:24:10.775] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:11.961] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:24:11.961] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:13.114] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:24:13.114] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:14.266] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:24:14.266] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:15.436] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:24:15.436] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:16.588] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:24:16.589] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:17.755] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:24:17.756] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:18.920] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:24:18.920] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:20.076] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:24:20.076] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:21.257] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:24:21.257] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:22.411] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:24:22.411] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:23.576] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:24:23.576] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:24.724] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:24:24.724] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:25.911] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:24:25.911] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:27.134] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:24:27.134] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:28.346] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 530042880
[16:24:28.378] <TB1>     INFO: PixTestScurves::scurves() done 
[16:24:28.378] <TB1>     INFO: Vcal mean:  35.12  35.06  35.00  35.06  35.06  35.04  35.04  35.10  35.04  35.04  35.07  35.07  35.04  35.05  35.06  35.06 
[16:24:28.378] <TB1>     INFO: Vcal RMS:    0.62   0.59   1.06   0.60   0.62   0.60   0.63   0.63   0.59   0.63   0.64   0.67   0.61   0.62   0.67   0.64 
[16:24:28.379] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:24:28.453] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:24:28.453] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:24:28.453] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:24:28.453] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:24:28.453] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:24:28.453] <TB1>     INFO: ######################################################################
[16:24:28.453] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:24:28.453] <TB1>     INFO: ######################################################################
[16:24:28.457] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:24:28.800] <TB1>     INFO: Expecting 41600 events.
[16:24:32.897] <TB1>     INFO: 41600 events read in total (3381ms).
[16:24:32.897] <TB1>     INFO: Test took 4440ms.
[16:24:32.906] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:24:32.906] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[16:24:32.906] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:24:32.914] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[16:24:32.914] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:24:32.914] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:24:32.914] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:24:33.253] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:24:33.597] <TB1>     INFO: Expecting 41600 events.
[16:24:37.734] <TB1>     INFO: 41600 events read in total (3422ms).
[16:24:37.735] <TB1>     INFO: Test took 4481ms.
[16:24:37.743] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:24:37.743] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[16:24:37.743] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:24:37.747] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.832
[16:24:37.747] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 185
[16:24:37.747] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.908
[16:24:37.747] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 188
[16:24:37.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.254
[16:24:37.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,11] phvalue 185
[16:24:37.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.887
[16:24:37.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 187
[16:24:37.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.595
[16:24:37.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 194
[16:24:37.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.405
[16:24:37.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 185
[16:24:37.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.11
[16:24:37.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[16:24:37.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.018
[16:24:37.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 180
[16:24:37.749] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.092
[16:24:37.749] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[16:24:37.749] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.043
[16:24:37.749] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 173
[16:24:37.749] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.8
[16:24:37.749] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[16:24:37.749] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.899
[16:24:37.749] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[16:24:37.749] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.245
[16:24:37.749] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 189
[16:24:37.749] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.749
[16:24:37.749] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[16:24:37.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.139
[16:24:37.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 185
[16:24:37.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.801
[16:24:37.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 189
[16:24:37.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:24:37.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:24:37.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:24:37.840] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:24:38.183] <TB1>     INFO: Expecting 41600 events.
[16:24:42.325] <TB1>     INFO: 41600 events read in total (3427ms).
[16:24:42.326] <TB1>     INFO: Test took 4486ms.
[16:24:42.333] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:24:42.334] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[16:24:42.334] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:24:42.337] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:24:42.338] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 71minph_roc = 9
[16:24:42.338] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.2839
[16:24:42.338] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 86
[16:24:42.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 94.1392
[16:24:42.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 95
[16:24:42.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.9284
[16:24:42.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [18 ,12] phvalue 85
[16:24:42.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.1793
[16:24:42.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 79
[16:24:42.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 95.6345
[16:24:42.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 96
[16:24:42.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.7839
[16:24:42.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [16 ,66] phvalue 91
[16:24:42.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.041
[16:24:42.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 77
[16:24:42.340] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.2388
[16:24:42.340] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 80
[16:24:42.340] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.4652
[16:24:42.340] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 80
[16:24:42.340] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.5366
[16:24:42.340] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 75
[16:24:42.340] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.3606
[16:24:42.340] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 82
[16:24:42.340] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.4997
[16:24:42.340] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,67] phvalue 80
[16:24:42.340] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 95.3431
[16:24:42.340] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 96
[16:24:42.341] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.4539
[16:24:42.341] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,25] phvalue 79
[16:24:42.341] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.9932
[16:24:42.341] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 76
[16:24:42.341] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.4369
[16:24:42.341] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,48] phvalue 87
[16:24:42.342] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 0 0
[16:24:42.751] <TB1>     INFO: Expecting 2560 events.
[16:24:43.709] <TB1>     INFO: 2560 events read in total (243ms).
[16:24:43.710] <TB1>     INFO: Test took 1368ms.
[16:24:43.711] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:24:43.711] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 1 1
[16:24:44.217] <TB1>     INFO: Expecting 2560 events.
[16:24:45.175] <TB1>     INFO: 2560 events read in total (243ms).
[16:24:45.175] <TB1>     INFO: Test took 1464ms.
[16:24:45.175] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:24:45.176] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 18, 12, 2 2
[16:24:45.683] <TB1>     INFO: Expecting 2560 events.
[16:24:46.640] <TB1>     INFO: 2560 events read in total (242ms).
[16:24:46.640] <TB1>     INFO: Test took 1464ms.
[16:24:46.640] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:24:46.641] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 3 3
[16:24:47.149] <TB1>     INFO: Expecting 2560 events.
[16:24:48.108] <TB1>     INFO: 2560 events read in total (244ms).
[16:24:48.108] <TB1>     INFO: Test took 1467ms.
[16:24:48.108] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:24:48.109] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 4 4
[16:24:48.617] <TB1>     INFO: Expecting 2560 events.
[16:24:49.575] <TB1>     INFO: 2560 events read in total (243ms).
[16:24:49.575] <TB1>     INFO: Test took 1466ms.
[16:24:49.575] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:24:49.576] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 16, 66, 5 5
[16:24:50.083] <TB1>     INFO: Expecting 2560 events.
[16:24:51.041] <TB1>     INFO: 2560 events read in total (243ms).
[16:24:51.041] <TB1>     INFO: Test took 1465ms.
[16:24:51.042] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:24:51.042] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 6 6
[16:24:51.549] <TB1>     INFO: Expecting 2560 events.
[16:24:52.507] <TB1>     INFO: 2560 events read in total (243ms).
[16:24:52.508] <TB1>     INFO: Test took 1466ms.
[16:24:52.510] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:24:52.511] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 7 7
[16:24:53.015] <TB1>     INFO: Expecting 2560 events.
[16:24:53.976] <TB1>     INFO: 2560 events read in total (246ms).
[16:24:53.976] <TB1>     INFO: Test took 1465ms.
[16:24:53.976] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:24:53.977] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 8 8
[16:24:54.484] <TB1>     INFO: Expecting 2560 events.
[16:24:55.442] <TB1>     INFO: 2560 events read in total (243ms).
[16:24:55.443] <TB1>     INFO: Test took 1466ms.
[16:24:55.443] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:24:55.444] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 9 9
[16:24:55.950] <TB1>     INFO: Expecting 2560 events.
[16:24:56.910] <TB1>     INFO: 2560 events read in total (245ms).
[16:24:56.911] <TB1>     INFO: Test took 1467ms.
[16:24:56.911] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:24:56.911] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 10 10
[16:24:57.418] <TB1>     INFO: Expecting 2560 events.
[16:24:58.376] <TB1>     INFO: 2560 events read in total (243ms).
[16:24:58.377] <TB1>     INFO: Test took 1466ms.
[16:24:58.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:24:58.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 67, 11 11
[16:24:58.884] <TB1>     INFO: Expecting 2560 events.
[16:24:59.842] <TB1>     INFO: 2560 events read in total (243ms).
[16:24:59.842] <TB1>     INFO: Test took 1463ms.
[16:24:59.842] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:24:59.843] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 12 12
[16:25:00.350] <TB1>     INFO: Expecting 2560 events.
[16:25:01.310] <TB1>     INFO: 2560 events read in total (245ms).
[16:25:01.310] <TB1>     INFO: Test took 1467ms.
[16:25:01.311] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:25:01.311] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 25, 13 13
[16:25:01.818] <TB1>     INFO: Expecting 2560 events.
[16:25:02.775] <TB1>     INFO: 2560 events read in total (242ms).
[16:25:02.775] <TB1>     INFO: Test took 1464ms.
[16:25:02.776] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:25:02.776] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[16:25:03.283] <TB1>     INFO: Expecting 2560 events.
[16:25:04.240] <TB1>     INFO: 2560 events read in total (241ms).
[16:25:04.240] <TB1>     INFO: Test took 1464ms.
[16:25:04.240] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:25:04.241] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 48, 15 15
[16:25:04.748] <TB1>     INFO: Expecting 2560 events.
[16:25:05.707] <TB1>     INFO: 2560 events read in total (244ms).
[16:25:05.707] <TB1>     INFO: Test took 1466ms.
[16:25:05.708] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:25:05.708] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[16:25:05.708] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[16:25:05.708] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC2
[16:25:05.708] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC3
[16:25:05.708] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[16:25:05.708] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[16:25:05.708] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[16:25:05.708] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[16:25:05.708] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[16:25:05.708] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[16:25:05.708] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[16:25:05.708] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[16:25:05.708] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[16:25:05.708] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[16:25:05.708] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[16:25:05.708] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[16:25:05.712] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:06.217] <TB1>     INFO: Expecting 655360 events.
[16:25:18.071] <TB1>     INFO: 655360 events read in total (11139ms).
[16:25:18.082] <TB1>     INFO: Expecting 655360 events.
[16:25:29.737] <TB1>     INFO: 655360 events read in total (11086ms).
[16:25:29.754] <TB1>     INFO: Expecting 655360 events.
[16:25:41.387] <TB1>     INFO: 655360 events read in total (11067ms).
[16:25:41.407] <TB1>     INFO: Expecting 655360 events.
[16:25:52.003] <TB1>     INFO: 655360 events read in total (11035ms).
[16:25:53.027] <TB1>     INFO: Expecting 655360 events.
[16:26:04.658] <TB1>     INFO: 655360 events read in total (11075ms).
[16:26:04.686] <TB1>     INFO: Expecting 655360 events.
[16:26:16.159] <TB1>     INFO: 655360 events read in total (10919ms).
[16:26:16.191] <TB1>     INFO: Expecting 655360 events.
[16:26:27.550] <TB1>     INFO: 655360 events read in total (10806ms).
[16:26:27.588] <TB1>     INFO: Expecting 655360 events.
[16:26:39.176] <TB1>     INFO: 655360 events read in total (11044ms).
[16:26:39.217] <TB1>     INFO: Expecting 655360 events.
[16:26:51.026] <TB1>     INFO: 655360 events read in total (11266ms).
[16:26:51.070] <TB1>     INFO: Expecting 655360 events.
[16:27:02.729] <TB1>     INFO: 655360 events read in total (11122ms).
[16:27:02.781] <TB1>     INFO: Expecting 655360 events.
[16:27:14.395] <TB1>     INFO: 655360 events read in total (11088ms).
[16:27:14.448] <TB1>     INFO: Expecting 655360 events.
[16:27:26.133] <TB1>     INFO: 655360 events read in total (11157ms).
[16:27:26.191] <TB1>     INFO: Expecting 655360 events.
[16:27:37.889] <TB1>     INFO: 655360 events read in total (11171ms).
[16:27:37.954] <TB1>     INFO: Expecting 655360 events.
[16:27:49.724] <TB1>     INFO: 655360 events read in total (11243ms).
[16:27:49.790] <TB1>     INFO: Expecting 655360 events.
[16:28:01.475] <TB1>     INFO: 655360 events read in total (11158ms).
[16:28:01.544] <TB1>     INFO: Expecting 655360 events.
[16:28:13.227] <TB1>     INFO: 655360 events read in total (11155ms).
[16:28:13.302] <TB1>     INFO: Test took 187590ms.
[16:28:13.396] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:28:13.703] <TB1>     INFO: Expecting 655360 events.
[16:28:25.556] <TB1>     INFO: 655360 events read in total (11138ms).
[16:28:25.567] <TB1>     INFO: Expecting 655360 events.
[16:28:37.204] <TB1>     INFO: 655360 events read in total (11069ms).
[16:28:37.219] <TB1>     INFO: Expecting 655360 events.
[16:28:48.895] <TB1>     INFO: 655360 events read in total (11112ms).
[16:28:48.915] <TB1>     INFO: Expecting 655360 events.
[16:29:00.540] <TB1>     INFO: 655360 events read in total (11065ms).
[16:29:00.563] <TB1>     INFO: Expecting 655360 events.
[16:29:12.195] <TB1>     INFO: 655360 events read in total (11073ms).
[16:29:12.223] <TB1>     INFO: Expecting 655360 events.
[16:29:23.960] <TB1>     INFO: 655360 events read in total (11184ms).
[16:29:23.993] <TB1>     INFO: Expecting 655360 events.
[16:29:35.744] <TB1>     INFO: 655360 events read in total (11206ms).
[16:29:35.782] <TB1>     INFO: Expecting 655360 events.
[16:29:47.559] <TB1>     INFO: 655360 events read in total (11238ms).
[16:29:47.602] <TB1>     INFO: Expecting 655360 events.
[16:29:59.301] <TB1>     INFO: 655360 events read in total (11162ms).
[16:29:59.346] <TB1>     INFO: Expecting 655360 events.
[16:30:11.095] <TB1>     INFO: 655360 events read in total (11214ms).
[16:30:11.145] <TB1>     INFO: Expecting 655360 events.
[16:30:22.883] <TB1>     INFO: 655360 events read in total (11211ms).
[16:30:22.938] <TB1>     INFO: Expecting 655360 events.
[16:30:34.664] <TB1>     INFO: 655360 events read in total (11197ms).
[16:30:34.726] <TB1>     INFO: Expecting 655360 events.
[16:30:46.530] <TB1>     INFO: 655360 events read in total (11278ms).
[16:30:46.595] <TB1>     INFO: Expecting 655360 events.
[16:30:58.307] <TB1>     INFO: 655360 events read in total (11186ms).
[16:30:58.376] <TB1>     INFO: Expecting 655360 events.
[16:31:10.054] <TB1>     INFO: 655360 events read in total (11151ms).
[16:31:10.124] <TB1>     INFO: Expecting 655360 events.
[16:31:21.825] <TB1>     INFO: 655360 events read in total (11175ms).
[16:31:21.902] <TB1>     INFO: Test took 188506ms.
[16:31:22.075] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:22.075] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:31:22.076] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:22.076] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:31:22.076] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:22.076] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:31:22.076] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:22.077] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:31:22.077] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:22.077] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:31:22.077] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:22.078] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:31:22.078] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:22.078] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:31:22.078] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:22.079] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:31:22.079] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:22.079] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:31:22.079] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:22.080] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:31:22.080] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:22.080] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:31:22.080] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:22.080] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:31:22.080] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:22.081] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:31:22.081] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:22.081] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:31:22.081] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:22.082] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:31:22.082] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:22.082] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:31:22.082] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:22.090] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:22.097] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:22.104] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:22.112] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:22.119] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:22.126] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:22.133] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:31:22.140] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:31:22.147] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:22.154] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:22.161] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:22.168] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:22.175] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:31:22.182] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:22.189] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:22.196] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:22.203] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:22.211] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:22.218] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:31:22.249] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C0.dat
[16:31:22.250] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C1.dat
[16:31:22.250] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C2.dat
[16:31:22.250] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C3.dat
[16:31:22.250] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C4.dat
[16:31:22.250] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C5.dat
[16:31:22.250] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C6.dat
[16:31:22.250] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C7.dat
[16:31:22.251] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C8.dat
[16:31:22.251] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C9.dat
[16:31:22.251] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C10.dat
[16:31:22.251] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C11.dat
[16:31:22.251] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C12.dat
[16:31:22.251] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C13.dat
[16:31:22.251] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C14.dat
[16:31:22.251] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//dacParameters35_C15.dat
[16:31:22.598] <TB1>     INFO: Expecting 41600 events.
[16:31:26.439] <TB1>     INFO: 41600 events read in total (3126ms).
[16:31:26.440] <TB1>     INFO: Test took 4186ms.
[16:31:27.093] <TB1>     INFO: Expecting 41600 events.
[16:31:30.934] <TB1>     INFO: 41600 events read in total (3126ms).
[16:31:30.935] <TB1>     INFO: Test took 4192ms.
[16:31:31.587] <TB1>     INFO: Expecting 41600 events.
[16:31:35.405] <TB1>     INFO: 41600 events read in total (3103ms).
[16:31:35.406] <TB1>     INFO: Test took 4163ms.
[16:31:35.714] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:35.847] <TB1>     INFO: Expecting 2560 events.
[16:31:36.805] <TB1>     INFO: 2560 events read in total (243ms).
[16:31:36.805] <TB1>     INFO: Test took 1091ms.
[16:31:36.807] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:37.314] <TB1>     INFO: Expecting 2560 events.
[16:31:38.278] <TB1>     INFO: 2560 events read in total (243ms).
[16:31:38.278] <TB1>     INFO: Test took 1471ms.
[16:31:38.280] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:38.788] <TB1>     INFO: Expecting 2560 events.
[16:31:39.748] <TB1>     INFO: 2560 events read in total (246ms).
[16:31:39.748] <TB1>     INFO: Test took 1468ms.
[16:31:39.751] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:40.257] <TB1>     INFO: Expecting 2560 events.
[16:31:41.216] <TB1>     INFO: 2560 events read in total (244ms).
[16:31:41.217] <TB1>     INFO: Test took 1466ms.
[16:31:41.219] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:41.725] <TB1>     INFO: Expecting 2560 events.
[16:31:42.685] <TB1>     INFO: 2560 events read in total (245ms).
[16:31:42.685] <TB1>     INFO: Test took 1466ms.
[16:31:42.687] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:43.195] <TB1>     INFO: Expecting 2560 events.
[16:31:44.151] <TB1>     INFO: 2560 events read in total (242ms).
[16:31:44.151] <TB1>     INFO: Test took 1464ms.
[16:31:44.153] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:44.660] <TB1>     INFO: Expecting 2560 events.
[16:31:45.619] <TB1>     INFO: 2560 events read in total (244ms).
[16:31:45.620] <TB1>     INFO: Test took 1467ms.
[16:31:45.622] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:46.128] <TB1>     INFO: Expecting 2560 events.
[16:31:47.086] <TB1>     INFO: 2560 events read in total (243ms).
[16:31:47.087] <TB1>     INFO: Test took 1465ms.
[16:31:47.089] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:47.595] <TB1>     INFO: Expecting 2560 events.
[16:31:48.552] <TB1>     INFO: 2560 events read in total (242ms).
[16:31:48.553] <TB1>     INFO: Test took 1464ms.
[16:31:48.555] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:49.061] <TB1>     INFO: Expecting 2560 events.
[16:31:50.021] <TB1>     INFO: 2560 events read in total (245ms).
[16:31:50.021] <TB1>     INFO: Test took 1466ms.
[16:31:50.023] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:50.530] <TB1>     INFO: Expecting 2560 events.
[16:31:51.489] <TB1>     INFO: 2560 events read in total (244ms).
[16:31:51.490] <TB1>     INFO: Test took 1467ms.
[16:31:51.492] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:51.000] <TB1>     INFO: Expecting 2560 events.
[16:31:52.962] <TB1>     INFO: 2560 events read in total (247ms).
[16:31:52.963] <TB1>     INFO: Test took 1471ms.
[16:31:52.967] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:53.471] <TB1>     INFO: Expecting 2560 events.
[16:31:54.432] <TB1>     INFO: 2560 events read in total (246ms).
[16:31:54.432] <TB1>     INFO: Test took 1465ms.
[16:31:54.434] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:54.940] <TB1>     INFO: Expecting 2560 events.
[16:31:55.897] <TB1>     INFO: 2560 events read in total (242ms).
[16:31:55.898] <TB1>     INFO: Test took 1464ms.
[16:31:55.900] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:56.406] <TB1>     INFO: Expecting 2560 events.
[16:31:57.364] <TB1>     INFO: 2560 events read in total (243ms).
[16:31:57.365] <TB1>     INFO: Test took 1465ms.
[16:31:57.367] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:57.873] <TB1>     INFO: Expecting 2560 events.
[16:31:58.831] <TB1>     INFO: 2560 events read in total (243ms).
[16:31:58.832] <TB1>     INFO: Test took 1465ms.
[16:31:58.836] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:59.342] <TB1>     INFO: Expecting 2560 events.
[16:32:00.300] <TB1>     INFO: 2560 events read in total (243ms).
[16:32:00.300] <TB1>     INFO: Test took 1464ms.
[16:32:00.302] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:00.809] <TB1>     INFO: Expecting 2560 events.
[16:32:01.772] <TB1>     INFO: 2560 events read in total (248ms).
[16:32:01.772] <TB1>     INFO: Test took 1470ms.
[16:32:01.774] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:02.281] <TB1>     INFO: Expecting 2560 events.
[16:32:03.238] <TB1>     INFO: 2560 events read in total (243ms).
[16:32:03.239] <TB1>     INFO: Test took 1465ms.
[16:32:03.241] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:03.747] <TB1>     INFO: Expecting 2560 events.
[16:32:04.709] <TB1>     INFO: 2560 events read in total (247ms).
[16:32:04.710] <TB1>     INFO: Test took 1470ms.
[16:32:04.711] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:05.218] <TB1>     INFO: Expecting 2560 events.
[16:32:06.179] <TB1>     INFO: 2560 events read in total (242ms).
[16:32:06.179] <TB1>     INFO: Test took 1468ms.
[16:32:06.181] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:06.688] <TB1>     INFO: Expecting 2560 events.
[16:32:07.648] <TB1>     INFO: 2560 events read in total (245ms).
[16:32:07.648] <TB1>     INFO: Test took 1467ms.
[16:32:07.654] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:08.157] <TB1>     INFO: Expecting 2560 events.
[16:32:09.115] <TB1>     INFO: 2560 events read in total (243ms).
[16:32:09.115] <TB1>     INFO: Test took 1461ms.
[16:32:09.118] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:09.624] <TB1>     INFO: Expecting 2560 events.
[16:32:10.582] <TB1>     INFO: 2560 events read in total (243ms).
[16:32:10.583] <TB1>     INFO: Test took 1465ms.
[16:32:10.585] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:11.092] <TB1>     INFO: Expecting 2560 events.
[16:32:12.051] <TB1>     INFO: 2560 events read in total (244ms).
[16:32:12.052] <TB1>     INFO: Test took 1467ms.
[16:32:12.054] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:12.561] <TB1>     INFO: Expecting 2560 events.
[16:32:13.522] <TB1>     INFO: 2560 events read in total (244ms).
[16:32:13.522] <TB1>     INFO: Test took 1468ms.
[16:32:13.524] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:14.036] <TB1>     INFO: Expecting 2560 events.
[16:32:14.995] <TB1>     INFO: 2560 events read in total (244ms).
[16:32:14.995] <TB1>     INFO: Test took 1471ms.
[16:32:14.998] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:15.504] <TB1>     INFO: Expecting 2560 events.
[16:32:16.462] <TB1>     INFO: 2560 events read in total (243ms).
[16:32:16.463] <TB1>     INFO: Test took 1466ms.
[16:32:16.467] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:16.971] <TB1>     INFO: Expecting 2560 events.
[16:32:17.930] <TB1>     INFO: 2560 events read in total (244ms).
[16:32:17.930] <TB1>     INFO: Test took 1463ms.
[16:32:17.932] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:18.439] <TB1>     INFO: Expecting 2560 events.
[16:32:19.396] <TB1>     INFO: 2560 events read in total (243ms).
[16:32:19.396] <TB1>     INFO: Test took 1464ms.
[16:32:19.398] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:19.905] <TB1>     INFO: Expecting 2560 events.
[16:32:20.863] <TB1>     INFO: 2560 events read in total (243ms).
[16:32:20.863] <TB1>     INFO: Test took 1465ms.
[16:32:20.867] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:21.373] <TB1>     INFO: Expecting 2560 events.
[16:32:22.330] <TB1>     INFO: 2560 events read in total (243ms).
[16:32:22.331] <TB1>     INFO: Test took 1464ms.
[16:32:23.356] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[16:32:23.356] <TB1>     INFO: PH scale (per ROC):    79  74  81  89  83  80  80  76  80  79  76  79  80  81  82  86
[16:32:23.357] <TB1>     INFO: PH offset (per ROC):  162 159 161 163 150 157 172 173 166 173 170 170 153 167 170 157
[16:32:23.531] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:32:23.534] <TB1>     INFO: ######################################################################
[16:32:23.534] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:32:23.534] <TB1>     INFO: ######################################################################
[16:32:23.534] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:32:23.546] <TB1>     INFO: scanning low vcal = 10
[16:32:23.891] <TB1>     INFO: Expecting 41600 events.
[16:32:27.609] <TB1>     INFO: 41600 events read in total (3003ms).
[16:32:27.609] <TB1>     INFO: Test took 4063ms.
[16:32:27.611] <TB1>     INFO: scanning low vcal = 20
[16:32:28.117] <TB1>     INFO: Expecting 41600 events.
[16:32:31.833] <TB1>     INFO: 41600 events read in total (3001ms).
[16:32:31.834] <TB1>     INFO: Test took 4221ms.
[16:32:31.836] <TB1>     INFO: scanning low vcal = 30
[16:32:32.343] <TB1>     INFO: Expecting 41600 events.
[16:32:36.068] <TB1>     INFO: 41600 events read in total (3009ms).
[16:32:36.069] <TB1>     INFO: Test took 4233ms.
[16:32:36.070] <TB1>     INFO: scanning low vcal = 40
[16:32:36.575] <TB1>     INFO: Expecting 41600 events.
[16:32:40.847] <TB1>     INFO: 41600 events read in total (3556ms).
[16:32:40.848] <TB1>     INFO: Test took 4778ms.
[16:32:40.851] <TB1>     INFO: scanning low vcal = 50
[16:32:41.275] <TB1>     INFO: Expecting 41600 events.
[16:32:45.571] <TB1>     INFO: 41600 events read in total (3580ms).
[16:32:45.571] <TB1>     INFO: Test took 4719ms.
[16:32:45.575] <TB1>     INFO: scanning low vcal = 60
[16:32:45.000] <TB1>     INFO: Expecting 41600 events.
[16:32:50.261] <TB1>     INFO: 41600 events read in total (3547ms).
[16:32:50.262] <TB1>     INFO: Test took 4687ms.
[16:32:50.265] <TB1>     INFO: scanning low vcal = 70
[16:32:50.686] <TB1>     INFO: Expecting 41600 events.
[16:32:54.956] <TB1>     INFO: 41600 events read in total (3551ms).
[16:32:54.956] <TB1>     INFO: Test took 4691ms.
[16:32:54.959] <TB1>     INFO: scanning low vcal = 80
[16:32:55.386] <TB1>     INFO: Expecting 41600 events.
[16:32:59.645] <TB1>     INFO: 41600 events read in total (3544ms).
[16:32:59.646] <TB1>     INFO: Test took 4687ms.
[16:32:59.649] <TB1>     INFO: scanning low vcal = 90
[16:33:00.073] <TB1>     INFO: Expecting 41600 events.
[16:33:04.328] <TB1>     INFO: 41600 events read in total (3540ms).
[16:33:04.329] <TB1>     INFO: Test took 4680ms.
[16:33:04.333] <TB1>     INFO: scanning low vcal = 100
[16:33:04.756] <TB1>     INFO: Expecting 41600 events.
[16:33:09.162] <TB1>     INFO: 41600 events read in total (3691ms).
[16:33:09.163] <TB1>     INFO: Test took 4830ms.
[16:33:09.166] <TB1>     INFO: scanning low vcal = 110
[16:33:09.587] <TB1>     INFO: Expecting 41600 events.
[16:33:13.831] <TB1>     INFO: 41600 events read in total (3530ms).
[16:33:13.832] <TB1>     INFO: Test took 4666ms.
[16:33:13.836] <TB1>     INFO: scanning low vcal = 120
[16:33:14.259] <TB1>     INFO: Expecting 41600 events.
[16:33:18.508] <TB1>     INFO: 41600 events read in total (3534ms).
[16:33:18.509] <TB1>     INFO: Test took 4673ms.
[16:33:18.512] <TB1>     INFO: scanning low vcal = 130
[16:33:18.935] <TB1>     INFO: Expecting 41600 events.
[16:33:23.217] <TB1>     INFO: 41600 events read in total (3567ms).
[16:33:23.218] <TB1>     INFO: Test took 4706ms.
[16:33:23.221] <TB1>     INFO: scanning low vcal = 140
[16:33:23.646] <TB1>     INFO: Expecting 41600 events.
[16:33:27.907] <TB1>     INFO: 41600 events read in total (3546ms).
[16:33:27.908] <TB1>     INFO: Test took 4687ms.
[16:33:27.912] <TB1>     INFO: scanning low vcal = 150
[16:33:28.332] <TB1>     INFO: Expecting 41600 events.
[16:33:32.599] <TB1>     INFO: 41600 events read in total (3552ms).
[16:33:32.600] <TB1>     INFO: Test took 4688ms.
[16:33:32.603] <TB1>     INFO: scanning low vcal = 160
[16:33:33.024] <TB1>     INFO: Expecting 41600 events.
[16:33:37.311] <TB1>     INFO: 41600 events read in total (3572ms).
[16:33:37.312] <TB1>     INFO: Test took 4709ms.
[16:33:37.315] <TB1>     INFO: scanning low vcal = 170
[16:33:37.752] <TB1>     INFO: Expecting 41600 events.
[16:33:41.002] <TB1>     INFO: 41600 events read in total (3535ms).
[16:33:41.003] <TB1>     INFO: Test took 4688ms.
[16:33:42.008] <TB1>     INFO: scanning low vcal = 180
[16:33:42.429] <TB1>     INFO: Expecting 41600 events.
[16:33:46.681] <TB1>     INFO: 41600 events read in total (3538ms).
[16:33:46.682] <TB1>     INFO: Test took 4674ms.
[16:33:46.685] <TB1>     INFO: scanning low vcal = 190
[16:33:47.107] <TB1>     INFO: Expecting 41600 events.
[16:33:51.364] <TB1>     INFO: 41600 events read in total (3542ms).
[16:33:51.364] <TB1>     INFO: Test took 4679ms.
[16:33:51.367] <TB1>     INFO: scanning low vcal = 200
[16:33:51.790] <TB1>     INFO: Expecting 41600 events.
[16:33:56.048] <TB1>     INFO: 41600 events read in total (3543ms).
[16:33:56.049] <TB1>     INFO: Test took 4682ms.
[16:33:56.052] <TB1>     INFO: scanning low vcal = 210
[16:33:56.474] <TB1>     INFO: Expecting 41600 events.
[16:34:00.724] <TB1>     INFO: 41600 events read in total (3535ms).
[16:34:00.725] <TB1>     INFO: Test took 4673ms.
[16:34:00.729] <TB1>     INFO: scanning low vcal = 220
[16:34:01.153] <TB1>     INFO: Expecting 41600 events.
[16:34:05.438] <TB1>     INFO: 41600 events read in total (3570ms).
[16:34:05.438] <TB1>     INFO: Test took 4709ms.
[16:34:05.442] <TB1>     INFO: scanning low vcal = 230
[16:34:05.862] <TB1>     INFO: Expecting 41600 events.
[16:34:10.123] <TB1>     INFO: 41600 events read in total (3546ms).
[16:34:10.124] <TB1>     INFO: Test took 4682ms.
[16:34:10.127] <TB1>     INFO: scanning low vcal = 240
[16:34:10.548] <TB1>     INFO: Expecting 41600 events.
[16:34:14.811] <TB1>     INFO: 41600 events read in total (3548ms).
[16:34:14.812] <TB1>     INFO: Test took 4685ms.
[16:34:14.815] <TB1>     INFO: scanning low vcal = 250
[16:34:15.236] <TB1>     INFO: Expecting 41600 events.
[16:34:19.495] <TB1>     INFO: 41600 events read in total (3544ms).
[16:34:19.496] <TB1>     INFO: Test took 4681ms.
[16:34:19.499] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:34:19.921] <TB1>     INFO: Expecting 41600 events.
[16:34:24.178] <TB1>     INFO: 41600 events read in total (3542ms).
[16:34:24.179] <TB1>     INFO: Test took 4679ms.
[16:34:24.182] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:34:24.603] <TB1>     INFO: Expecting 41600 events.
[16:34:28.866] <TB1>     INFO: 41600 events read in total (3548ms).
[16:34:28.867] <TB1>     INFO: Test took 4685ms.
[16:34:28.870] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:34:29.291] <TB1>     INFO: Expecting 41600 events.
[16:34:33.563] <TB1>     INFO: 41600 events read in total (3557ms).
[16:34:33.564] <TB1>     INFO: Test took 4694ms.
[16:34:33.567] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:34:33.988] <TB1>     INFO: Expecting 41600 events.
[16:34:38.251] <TB1>     INFO: 41600 events read in total (3548ms).
[16:34:38.252] <TB1>     INFO: Test took 4685ms.
[16:34:38.255] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:34:38.677] <TB1>     INFO: Expecting 41600 events.
[16:34:42.932] <TB1>     INFO: 41600 events read in total (3540ms).
[16:34:42.933] <TB1>     INFO: Test took 4678ms.
[16:34:43.480] <TB1>     INFO: PixTestGainPedestal::measure() done 
[16:34:43.483] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:34:43.483] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:34:43.484] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:34:43.484] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:34:43.484] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:34:43.484] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:34:43.484] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:34:43.485] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:34:43.485] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:34:43.485] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:34:43.485] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:34:43.485] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:34:43.486] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:34:43.486] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:34:43.486] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:34:43.486] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:35:22.201] <TB1>     INFO: PixTestGainPedestal::fit() done
[16:35:22.201] <TB1>     INFO: non-linearity mean:  0.957 0.951 0.959 0.952 0.958 0.956 0.958 0.957 0.954 0.952 0.955 0.958 0.951 0.948 0.966 0.962
[16:35:22.201] <TB1>     INFO: non-linearity RMS:   0.006 0.006 0.005 0.006 0.006 0.005 0.005 0.007 0.006 0.006 0.005 0.005 0.005 0.006 0.005 0.006
[16:35:22.201] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:35:22.226] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:35:22.249] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:35:22.272] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:35:22.295] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:35:22.318] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:35:22.341] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:35:22.364] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:35:22.387] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:35:22.410] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:35:22.433] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:35:22.456] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:35:22.479] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:35:22.502] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:35:22.525] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:35:22.548] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-31_FPIXTest-17C-Nebraska-160610-1512_2016-06-10_15h12m_1465589574//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:35:22.571] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[16:35:22.571] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:35:22.578] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:35:22.578] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:35:22.581] <TB1>     INFO: ######################################################################
[16:35:22.582] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:35:22.582] <TB1>     INFO: ######################################################################
[16:35:22.584] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:35:22.594] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:35:22.594] <TB1>     INFO:     run 1 of 1
[16:35:22.594] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:35:22.939] <TB1>     INFO: Expecting 3120000 events.
[16:36:14.619] <TB1>     INFO: 1295985 events read in total (50965ms).
[16:37:05.953] <TB1>     INFO: 2589285 events read in total (102299ms).
[16:37:26.187] <TB1>     INFO: 3120000 events read in total (122534ms).
[16:37:26.231] <TB1>     INFO: Test took 123637ms.
[16:37:26.303] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:37:26.449] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:37:27.869] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:37:29.310] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:37:30.737] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:37:32.188] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:37:33.643] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:37:35.138] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:37:36.639] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:37:38.040] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:37:39.413] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:37:40.803] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:37:42.264] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:37:43.635] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:37:45.032] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:37:46.425] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:37:47.804] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:37:49.256] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 535310336
[16:37:49.289] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:37:49.289] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1013, RMS = 0.99926
[16:37:49.289] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:37:49.289] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:37:49.289] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6249, RMS = 1.04534
[16:37:49.289] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:37:49.290] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:37:49.291] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.5616, RMS = 1.0149
[16:37:49.291] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:37:49.291] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:37:49.291] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.4692, RMS = 0.865644
[16:37:49.291] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:37:49.292] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:37:49.292] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.404, RMS = 1.18762
[16:37:49.292] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:37:49.292] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:37:49.292] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4436, RMS = 1.2473
[16:37:49.292] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:37:49.293] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:37:49.293] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.5519, RMS = 0.873992
[16:37:49.293] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:37:49.293] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:37:49.293] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.3925, RMS = 1.03237
[16:37:49.293] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:37:49.295] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:37:49.295] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0124, RMS = 1.16996
[16:37:49.295] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:37:49.295] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:37:49.295] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.729, RMS = 1.29249
[16:37:49.295] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:37:49.296] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:37:49.296] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.0078, RMS = 1.24131
[16:37:49.296] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[16:37:49.296] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:37:49.296] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8829, RMS = 1.30374
[16:37:49.296] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:37:49.297] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:37:49.297] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.0678, RMS = 1.73056
[16:37:49.297] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[16:37:49.297] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:37:49.297] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.8284, RMS = 1.49003
[16:37:49.297] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[16:37:49.298] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:37:49.299] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9815, RMS = 0.994171
[16:37:49.299] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:37:49.299] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:37:49.299] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4393, RMS = 1.05351
[16:37:49.299] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:37:49.300] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:37:49.300] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.6261, RMS = 1.38448
[16:37:49.300] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[16:37:49.300] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:37:49.300] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.1087, RMS = 1.83248
[16:37:49.300] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[16:37:49.301] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:37:49.301] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7008, RMS = 1.23569
[16:37:49.301] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:37:49.301] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:37:49.301] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4891, RMS = 1.50438
[16:37:49.301] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:37:49.302] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:37:49.303] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.1097, RMS = 1.72541
[16:37:49.303] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[16:37:49.303] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:37:49.303] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7978, RMS = 1.43318
[16:37:49.303] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[16:37:49.304] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:37:49.304] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2437, RMS = 1.38725
[16:37:49.304] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:37:49.304] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:37:49.304] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.759, RMS = 1.50933
[16:37:49.304] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:37:49.305] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:37:49.305] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.5857, RMS = 1.32913
[16:37:49.305] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:37:49.305] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:37:49.305] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2829, RMS = 1.39252
[16:37:49.305] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:37:49.306] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:37:49.307] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.8277, RMS = 1.52268
[16:37:49.307] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[16:37:49.307] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:37:49.307] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.9599, RMS = 1.74382
[16:37:49.307] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[16:37:49.308] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:37:49.308] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.1478, RMS = 1.44601
[16:37:49.308] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:37:49.308] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:37:49.308] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.7366, RMS = 1.42391
[16:37:49.308] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:37:49.309] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:37:49.309] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9937, RMS = 1.26727
[16:37:49.309] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[16:37:49.309] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:37:49.309] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9439, RMS = 1.34048
[16:37:49.309] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:37:49.312] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[16:37:49.312] <TB1>     INFO: number of dead bumps (per ROC):     0    0    1    0    0    0    0    0    0    1    0    0    0    0    0    0
[16:37:49.312] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:37:49.410] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:37:49.410] <TB1>     INFO: enter test to run
[16:37:49.410] <TB1>     INFO:   test:  no parameter change
[16:37:49.410] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.1mA
[16:37:49.411] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.9mA
[16:37:49.411] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.7 C
[16:37:49.411] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:37:49.921] <TB1>    QUIET: Connection to board 26 closed.
[16:37:49.936] <TB1>     INFO: pXar: this is the end, my friend
[16:37:49.937] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
