{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "0333b824",
   "metadata": {},
   "source": [
    "### Appendix E: Common Patterns and Idioms\n",
    "\n",
    "This appendix presents frequently used SystemVerilog patterns and idioms that experienced designers rely on for efficient, readable, and maintainable code.\n",
    "\n",
    "#### E.1 Clock and Reset Patterns\n",
    "\n",
    "##### E.1.1 Standard Synchronous Reset\n",
    "```systemverilog\n",
    "always_ff @(posedge clk) begin\n",
    "    if (rst_n == 1'b0) begin\n",
    "        // Reset all registers to known values\n",
    "        data_reg <= '0;\n",
    "        valid_reg <= 1'b0;\n",
    "        counter <= '0;\n",
    "    end else begin\n",
    "        // Normal operation\n",
    "        if (enable) begin\n",
    "            data_reg <= data_in;\n",
    "            valid_reg <= valid_in;\n",
    "        end\n",
    "        counter <= counter + 1;\n",
    "    end\n",
    "end\n",
    "```\n",
    "\n",
    "##### E.1.2 Asynchronous Reset Pattern\n",
    "```systemverilog\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (rst_n == 1'b0) begin\n",
    "        data_reg <= '0;\n",
    "        state <= IDLE;\n",
    "    end else begin\n",
    "        data_reg <= next_data;\n",
    "        state <= next_state;\n",
    "    end\n",
    "end\n",
    "```\n",
    "\n",
    "##### E.1.3 Clock Domain Crossing (CDC) Pattern\n",
    "```systemverilog\n",
    "// Two-flop synchronizer\n",
    "logic [DATA_WIDTH-1:0] sync_ff1, sync_ff2;\n",
    "\n",
    "always_ff @(posedge dest_clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        sync_ff1 <= '0;\n",
    "        sync_ff2 <= '0;\n",
    "    end else begin\n",
    "        sync_ff1 <= async_data;\n",
    "        sync_ff2 <= sync_ff1;\n",
    "    end\n",
    "end\n",
    "\n",
    "assign sync_data = sync_ff2;\n",
    "```\n",
    "\n",
    "#### E.2 Finite State Machine Patterns\n",
    "\n",
    "##### E.2.1 Three-Process FSM Pattern\n",
    "```systemverilog\n",
    "typedef enum logic [2:0] {\n",
    "    IDLE    = 3'b001,\n",
    "    ACTIVE  = 3'b010,\n",
    "    DONE    = 3'b100\n",
    "} state_t;\n",
    "\n",
    "state_t state, next_state;\n",
    "\n",
    "// State register\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        state <= IDLE;\n",
    "    else\n",
    "        state <= next_state;\n",
    "end\n",
    "\n",
    "// Next state logic\n",
    "always_comb begin\n",
    "    next_state = state;\n",
    "    case (state)\n",
    "        IDLE: if (start) next_state = ACTIVE;\n",
    "        ACTIVE: if (done_condition) next_state = DONE;\n",
    "        DONE: if (ack) next_state = IDLE;\n",
    "        default: next_state = IDLE;\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// Output logic\n",
    "always_comb begin\n",
    "    busy = (state != IDLE);\n",
    "    valid_out = (state == DONE);\n",
    "    data_out = (state == DONE) ? result_reg : '0;\n",
    "end\n",
    "```\n",
    "\n",
    "##### E.2.2 One-Hot State Machine Pattern\n",
    "```systemverilog\n",
    "typedef enum logic [2:0] {\n",
    "    IDLE_ST   = 3'b001,\n",
    "    PROC_ST   = 3'b010,\n",
    "    WAIT_ST   = 3'b100\n",
    "} onehot_state_t;\n",
    "\n",
    "onehot_state_t state, next_state;\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        state <= IDLE_ST;\n",
    "    else\n",
    "        state <= next_state;\n",
    "end\n",
    "\n",
    "always_comb begin\n",
    "    next_state = '0;\n",
    "    unique case (1'b1)\n",
    "        state[0]: next_state = start ? PROC_ST : IDLE_ST;\n",
    "        state[1]: next_state = complete ? WAIT_ST : PROC_ST;\n",
    "        state[2]: next_state = timeout ? IDLE_ST : WAIT_ST;\n",
    "        default: next_state = IDLE_ST;\n",
    "    endcase\n",
    "end\n",
    "```\n",
    "\n",
    "#### E.3 Handshake and Flow Control Patterns\n",
    "\n",
    "##### E.3.1 Valid-Ready Handshake\n",
    "```systemverilog\n",
    "// Producer side\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        valid <= 1'b0;\n",
    "        data <= '0;\n",
    "    end else if (!valid || ready) begin\n",
    "        valid <= new_data_available;\n",
    "        data <= new_data_available ? next_data : data;\n",
    "    end\n",
    "end\n",
    "\n",
    "// Consumer side\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        ready <= 1'b1;\n",
    "    end else begin\n",
    "        ready <= can_accept_data;\n",
    "    end\n",
    "end\n",
    "\n",
    "// Data transfer occurs when both valid and ready are high\n",
    "assign transfer = valid && ready;\n",
    "```\n",
    "\n",
    "##### E.3.2 Credit-Based Flow Control\n",
    "```systemverilog\n",
    "parameter MAX_CREDITS = 8;\n",
    "logic [$clog2(MAX_CREDITS+1)-1:0] credit_count;\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        credit_count <= MAX_CREDITS;\n",
    "    end else begin\n",
    "        case ({send_data, receive_credit})\n",
    "            2'b01: credit_count <= credit_count + 1;\n",
    "            2'b10: credit_count <= credit_count - 1;\n",
    "            default: credit_count <= credit_count;\n",
    "        endcase\n",
    "    end\n",
    "end\n",
    "\n",
    "assign can_send = (credit_count > 0);\n",
    "```\n",
    "\n",
    "#### E.4 FIFO and Buffer Patterns\n",
    "\n",
    "##### E.4.1 Synchronous FIFO Pattern\n",
    "```systemverilog\n",
    "parameter DEPTH = 16;\n",
    "parameter WIDTH = 32;\n",
    "\n",
    "logic [WIDTH-1:0] memory [DEPTH];\n",
    "logic [$clog2(DEPTH)-1:0] write_ptr, read_ptr;\n",
    "logic [$clog2(DEPTH):0] count;\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        write_ptr <= '0;\n",
    "        read_ptr <= '0;\n",
    "        count <= '0;\n",
    "    end else begin\n",
    "        case ({write_en && !full, read_en && !empty})\n",
    "            2'b01: begin // Read only\n",
    "                read_ptr <= read_ptr + 1;\n",
    "                count <= count - 1;\n",
    "            end\n",
    "            2'b10: begin // Write only\n",
    "                memory[write_ptr] <= write_data;\n",
    "                write_ptr <= write_ptr + 1;\n",
    "                count <= count + 1;\n",
    "            end\n",
    "            2'b11: begin // Read and write\n",
    "                memory[write_ptr] <= write_data;\n",
    "                write_ptr <= write_ptr + 1;\n",
    "                read_ptr <= read_ptr + 1;\n",
    "            end\n",
    "        endcase\n",
    "    end\n",
    "end\n",
    "\n",
    "assign read_data = memory[read_ptr];\n",
    "assign full = (count == DEPTH);\n",
    "assign empty = (count == 0);\n",
    "```\n",
    "\n",
    "##### E.4.2 Gray Code Counter Pattern\n",
    "```systemverilog\n",
    "function automatic logic [WIDTH-1:0] bin_to_gray(input logic [WIDTH-1:0] bin);\n",
    "    return bin ^ (bin >> 1);\n",
    "endfunction\n",
    "\n",
    "function automatic logic [WIDTH-1:0] gray_to_bin(input logic [WIDTH-1:0] gray);\n",
    "    logic [WIDTH-1:0] bin;\n",
    "    bin[WIDTH-1] = gray[WIDTH-1];\n",
    "    for (int i = WIDTH-2; i >= 0; i--) begin\n",
    "        bin[i] = bin[i+1] ^ gray[i];\n",
    "    end\n",
    "    return bin;\n",
    "endfunction\n",
    "\n",
    "// Gray code counter\n",
    "logic [WIDTH-1:0] gray_count, next_gray;\n",
    "logic [WIDTH-1:0] bin_count;\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        gray_count <= '0;\n",
    "    else if (enable)\n",
    "        gray_count <= next_gray;\n",
    "end\n",
    "\n",
    "assign bin_count = gray_to_bin(gray_count);\n",
    "assign next_gray = bin_to_gray(bin_count + 1);\n",
    "```\n",
    "\n",
    "#### E.5 Parameterization Patterns\n",
    "\n",
    "##### E.5.1 Generic Width Parameterization\n",
    "```systemverilog\n",
    "module generic_register #(\n",
    "    parameter int WIDTH = 32,\n",
    "    parameter logic [WIDTH-1:0] RESET_VALUE = '0\n",
    ")(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    input logic enable,\n",
    "    input logic [WIDTH-1:0] data_in,\n",
    "    output logic [WIDTH-1:0] data_out\n",
    ");\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        data_out <= RESET_VALUE;\n",
    "    else if (enable)\n",
    "        data_out <= data_in;\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### E.5.2 Interface-Based Parameterization\n",
    "```systemverilog\n",
    "interface bus_if #(parameter ADDR_WIDTH = 32, DATA_WIDTH = 32);\n",
    "    logic [ADDR_WIDTH-1:0] addr;\n",
    "    logic [DATA_WIDTH-1:0] wdata, rdata;\n",
    "    logic valid, ready, write_en;\n",
    "    \n",
    "    modport master (\n",
    "        output addr, wdata, valid, write_en,\n",
    "        input rdata, ready\n",
    "    );\n",
    "    \n",
    "    modport slave (\n",
    "        input addr, wdata, valid, write_en,\n",
    "        output rdata, ready\n",
    "    );\n",
    "endinterface\n",
    "```\n",
    "\n",
    "#### E.6 Error Detection and Handling Patterns\n",
    "\n",
    "##### E.6.1 Parity Check Pattern\n",
    "```systemverilog\n",
    "function automatic logic calc_parity(input logic [WIDTH-1:0] data);\n",
    "    return ^data; // XOR reduction\n",
    "endfunction\n",
    "\n",
    "// Even parity generator\n",
    "assign parity_bit = calc_parity(data_word);\n",
    "\n",
    "// Parity checker\n",
    "logic parity_error;\n",
    "assign parity_error = calc_parity({data_word, received_parity}) != 1'b0;\n",
    "```\n",
    "\n",
    "##### E.6.2 Timeout Pattern\n",
    "```systemverilog\n",
    "parameter TIMEOUT_CYCLES = 1000;\n",
    "logic [$clog2(TIMEOUT_CYCLES+1)-1:0] timeout_counter;\n",
    "logic timeout_expired;\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        timeout_counter <= '0;\n",
    "        timeout_expired <= 1'b0;\n",
    "    end else if (start_timer) begin\n",
    "        timeout_counter <= TIMEOUT_CYCLES;\n",
    "        timeout_expired <= 1'b0;\n",
    "    end else if (timeout_counter > 0) begin\n",
    "        timeout_counter <= timeout_counter - 1;\n",
    "        timeout_expired <= (timeout_counter == 1);\n",
    "    end\n",
    "end\n",
    "```\n",
    "\n",
    "#### E.7 Memory Access Patterns\n",
    "\n",
    "##### E.7.1 Dual-Port RAM Pattern\n",
    "```systemverilog\n",
    "module dual_port_ram #(\n",
    "    parameter DEPTH = 1024,\n",
    "    parameter WIDTH = 32\n",
    ")(\n",
    "    input logic clk,\n",
    "    \n",
    "    // Port A\n",
    "    input logic [$clog2(DEPTH)-1:0] addr_a,\n",
    "    input logic [WIDTH-1:0] wdata_a,\n",
    "    output logic [WIDTH-1:0] rdata_a,\n",
    "    input logic we_a,\n",
    "    \n",
    "    // Port B\n",
    "    input logic [$clog2(DEPTH)-1:0] addr_b,\n",
    "    input logic [WIDTH-1:0] wdata_b,\n",
    "    output logic [WIDTH-1:0] rdata_b,\n",
    "    input logic we_b\n",
    ");\n",
    "\n",
    "logic [WIDTH-1:0] memory [DEPTH];\n",
    "\n",
    "always_ff @(posedge clk) begin\n",
    "    if (we_a) memory[addr_a] <= wdata_a;\n",
    "    if (we_b) memory[addr_b] <= wdata_b;\n",
    "end\n",
    "\n",
    "assign rdata_a = memory[addr_a];\n",
    "assign rdata_b = memory[addr_b];\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### E.7.2 Memory Initialization Pattern\n",
    "```systemverilog\n",
    "initial begin\n",
    "    // Initialize from file\n",
    "    $readmemh(\"init_data.hex\", memory);\n",
    "    \n",
    "    // Or initialize with pattern\n",
    "    for (int i = 0; i < DEPTH; i++) begin\n",
    "        memory[i] = i * 2;  // Example pattern\n",
    "    end\n",
    "end\n",
    "```\n",
    "\n",
    "#### E.8 Assertion Patterns\n",
    "\n",
    "##### E.8.1 Protocol Checking Patterns\n",
    "```systemverilog\n",
    "// Valid-ready protocol check\n",
    "property valid_ready_protocol;\n",
    "    @(posedge clk) disable iff (!rst_n)\n",
    "    valid && !ready |=> valid;\n",
    "endproperty\n",
    "assert_valid_stable: assert property(valid_ready_protocol);\n",
    "\n",
    "// Mutual exclusion check\n",
    "property mutex_check;\n",
    "    @(posedge clk) disable iff (!rst_n)\n",
    "    !(signal_a && signal_b);\n",
    "endproperty\n",
    "assert_mutex: assert property(mutex_check);\n",
    "\n",
    "// FIFO overflow/underflow check\n",
    "property fifo_no_overflow;\n",
    "    @(posedge clk) disable iff (!rst_n)\n",
    "    full |-> !write_en;\n",
    "endproperty\n",
    "assert_no_overflow: assert property(fifo_no_overflow);\n",
    "```\n",
    "\n",
    "##### E.8.2 Coverage Patterns\n",
    "```systemverilog\n",
    "covergroup transaction_cg @(posedge clk);\n",
    "    cp_cmd: coverpoint command {\n",
    "        bins read_cmd = {READ};\n",
    "        bins write_cmd = {WRITE};\n",
    "        bins idle_cmd = {IDLE};\n",
    "    }\n",
    "    \n",
    "    cp_addr: coverpoint address {\n",
    "        bins low_addr = {[0:255]};\n",
    "        bins mid_addr = {[256:511]};\n",
    "        bins high_addr = {[512:1023]};\n",
    "    }\n",
    "    \n",
    "    cross_cmd_addr: cross cp_cmd, cp_addr;\n",
    "endgroup\n",
    "\n",
    "transaction_cg cg_inst = new();\n",
    "```\n",
    "\n",
    "#### E.9 Debug and Monitoring Patterns\n",
    "\n",
    "##### E.9.1 Performance Counter Pattern\n",
    "```systemverilog\n",
    "logic [31:0] cycle_counter, transaction_counter;\n",
    "logic [31:0] utilization_percent;\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        cycle_counter <= '0;\n",
    "        transaction_counter <= '0;\n",
    "    end else begin\n",
    "        cycle_counter <= cycle_counter + 1;\n",
    "        if (transaction_active)\n",
    "            transaction_counter <= transaction_counter + 1;\n",
    "    end\n",
    "end\n",
    "\n",
    "// Calculate utilization (requires division, may need dedicated logic)\n",
    "assign utilization_percent = (transaction_counter * 100) / cycle_counter;\n",
    "```\n",
    "\n",
    "##### E.9.2 Debug Signal Multiplexing\n",
    "```systemverilog\n",
    "logic [7:0] debug_select;\n",
    "logic [31:0] debug_data;\n",
    "\n",
    "always_comb begin\n",
    "    case (debug_select)\n",
    "        8'd0: debug_data = state_register;\n",
    "        8'd1: debug_data = fifo_count;\n",
    "        8'd2: debug_data = error_flags;\n",
    "        8'd3: debug_data = performance_counter;\n",
    "        default: debug_data = 32'hDEADBEEF;\n",
    "    endcase\n",
    "end\n",
    "```\n",
    "\n",
    "#### E.10 Best Practices Summary\n",
    "\n",
    "##### E.10.1 Coding Style Idioms\n",
    "- Use `always_ff` for sequential logic, `always_comb` for combinational\n",
    "- Prefer non-blocking assignments (`<=`) in sequential blocks\n",
    "- Use blocking assignments (`=`) in combinational blocks\n",
    "- Initialize all registers in reset conditions\n",
    "- Use meaningful signal names and consistent naming conventions\n",
    "\n",
    "##### E.10.2 Common Anti-patterns to Avoid\n",
    "```systemverilog\n",
    "// DON'T: Mixed blocking and non-blocking in same block\n",
    "always_ff @(posedge clk) begin\n",
    "    a <= b;  // Non-blocking\n",
    "    c = d;   // Blocking - AVOID THIS MIX\n",
    "end\n",
    "\n",
    "// DON'T: Unregistered outputs from always_ff\n",
    "always_ff @(posedge clk) begin\n",
    "    temp_reg <= input_data;\n",
    "end\n",
    "assign output_data = temp_reg + 1;  // Better to register this too\n",
    "\n",
    "// DON'T: Multiple clocks in sensitivity list\n",
    "always_ff @(posedge clk1 or posedge clk2) begin  // AVOID\n",
    "    // Logic here\n",
    "end\n",
    "```\n",
    "\n",
    "##### E.10.3 Synthesis-Friendly Patterns\n",
    "- Use explicit widths for constants: `4'b0000` instead of `0`\n",
    "- Avoid latches by ensuring all paths assign to variables\n",
    "- Use case statements with default clauses\n",
    "- Prefer `unique case` and `priority case` for synthesis optimization\n",
    "- Keep critical paths short and well-defined\n",
    "\n",
    "This appendix serves as a quick reference for commonly used SystemVerilog patterns. These idioms represent battle-tested approaches that promote code reusability, maintainability, and synthesis efficiency."
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
