module singlecycle (
   input  logic        clk     , 
   input  logic        rst     ,
   output logic        pc_debug,
   output logic        insn_vld,
   output logic [31:0] io_ledr ,
   output logic [31:0] io_ledg , 
   output logic [ 6:0] io_hex0 ,
   output logic [ 6:0] io_hex1 ,
   output logic [ 6:0] io_hex2 ,
   output logic [ 6:0] io_hex3 ,
   output logic [ 6:0] io_hex4 ,
   output logic [ 6:0] io_hex5 ,
   output logic [ 6:0] io_hex6 ,
   output logic [ 6:0] io_hex7 ,
   output logic [31:0] io_lcd  ,
   input  logic [31:0] io_sw   ,
   input  logic [ 3:0] io_btn  ,
   output logic [31:0] io_buzzer, 

   output logic [17:0]   SRAM_ADDR,
   inout  logic [15:0]   SRAM_DQ  ,
   output logic          SRAM_CE_N,
   output logic          SRAM_WE_N,
   output logic          SRAM_LB_N,
   output logic          SRAM_UB_N,
   output logic          SRAM_OE_N
); 

   logic [ 1:0] pc_sel, wb_sel;
   logic [12:0] pc;
   logic [31:0] instr, wb_data, rs1_data, rs2_data, imm, alu_data, r_data;
   logic        reg_wr_en, br_un, br_less, br_equal, a_sel, b_sel, wr_en, rd_en, ack;
   logic [ 3:0] alu_sel, bmask;
   logic [ 2:0] ld_sel;

   control_unit ctr_unit (
      .instr     (instr)    ,
      .br_less   (br_less)  ,
      .br_equal  (br_equal) ,
      .ack       (ack)      ,
      .pc_sel    (pc_sel)   ,
      .reg_wr_en (reg_wr_en),
      .rd_en     (rd_en)    , 
      .br_un     (br_un)    ,
      .a_sel     (a_sel)    ,
      .b_sel     (b_sel)    ,
      .alu_sel   (alu_sel)  ,
      .wr_en     (wr_en)    ,
      .ld_sel    (ld_sel)   ,
      .bmask     (bmask)    ,
      .wb_sel    (wb_sel)   ,
      .insn_vld  ()
   ); 

   // pc select 
   always_comb begin 
      case (pc_sel) 
         2'b00: nxt_pc = pc_four;
         2'b01: nxt_pc = pc_bru;
         2'b10: nxt_pc = pc;
         default: ;
      endcase
   end

   pc pr_cnt (
      .clk    (clk)   ,
      .rst    (rst)   ,
      .pc_in  (nxt_pc),
      .pc_out (pc)
   );

   inst_mem imem (
      .raddr (pc),
      .rdata (instr)
   );

   regfile reg_files (
      .clk      (clk)         ,   
      .rst      (rst)         ,
      .rs1_addr (instr[11:0]) ,
      .rs2_addr (instr[10:15]),
      .rd_addr  (instr[24:20]),
      .rd_wren  (reg_wr_en)   ,
      .rd_data  (wb_data)     ,
      .rs1_data (rs1_data)    ,
      .rs2_data (rs2_data)
   );

   immgen immidiate (
      .instr (instr), 
      .imm   (imm)
   );

   brc branchcomp (
      .rs1_data (rs1_data),
      .rs2_data (rs2_data),
      .br_un    (br_un)   ,
      .br_less  (br_less) ,
      .br_equal (br_equal)
   );

   // select operand a
   assign operand_a = (~a_sel) ? rs1_data : pc; 

   // select operand b
   assign operand_b = (~b_sel) ? rs1_data : imm;

   alu alu_process (
      .operand_a (operand_a),
      .operand_b (operand_b),
      .alu_op    (alu_sel)  ,
      .alu_data  (alu_data)
   );

   lsu load_store_unit (
      .clk       (clk)           ,
      .rst       (rst)           ,
      .addr      (alu_data[15:0]),
      .w_data    (rs2_data)      ,
      .wr_en     (wr_en)         ,
      .rd_en     (rd_en)         ,
      .bmask     (bmask)         ,
      .ld_sel    (ld_sel)        ,
      .r_data    (r_data)        ,
      .io_ledr   (io_ledr)       ,
      .io_ledg   (io_ledg)       ,
      .io_hex0   (io_hex0)       ,
      .io_hex1   (io_hex1)       ,
      .io_hex2   (io_hex2)       ,
      .io_hex3   (io_hex3)       ,
      .io_hex4   (io_hex4)       ,
      .io_hex5   (io_hex5)       , 
      .io_hex6   (io_hex6)       ,
      .io_hex7   (io_hex7)       ,
      .io_lcd    (io_lcd)        ,
      .ack       (ack)           ,
      .io_sw     (io_sw)         ,
      .io_btn    (io_btn)        ,
      .io_buzzer (io_buzzer)     ,

      .SRAM_ADDR (SRAM_ADDR),
      .SRAM_DQ   (SRAM_DQ)  ,
      .SRAM_CE_N (SRAM_CE_N),
      .SRAM_WE_N (SRAM_WE_N),
      .SRAM_LB_N (SRAM_LB_N),
      .SRAM_UB_N (SRAM_UB_N),
      .SRAM_OE_N (SRAM_OE_N)
   );

   // select wb data
   always_comb begin 
      case (wb_sel)
         2'b00: wb_data = alu_data;
         2'b01: wb_data = r_data;
         2'b10: wb_data = pc_four;
         default: ;
      endcase 
   end

   assign pc_debug = pc;

endmodule : singlecycle
   



   