// Seed: 101419187
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  tri0 id_6 = 1;
endmodule
module module_1 (
    input supply1 id_0
    , id_38, id_39,
    output wire id_1,
    output wand id_2,
    input tri id_3,
    input wor id_4,
    input wand id_5,
    input supply1 id_6,
    input supply0 id_7
    , id_40,
    input supply1 id_8,
    input tri id_9,
    output wor id_10,
    output tri1 id_11,
    input tri id_12,
    output wand id_13,
    input supply1 id_14,
    output uwire id_15,
    output uwire id_16,
    input wor id_17,
    input wor id_18,
    input uwire id_19,
    input uwire id_20,
    output uwire id_21,
    output supply0 id_22,
    output tri id_23,
    output tri id_24,
    output supply1 id_25,
    input wire id_26,
    input wire id_27,
    output tri1 id_28,
    input supply1 id_29,
    input tri1 id_30,
    input tri id_31,
    input wand id_32
    , id_41,
    input supply0 id_33,
    input wand id_34,
    output wor id_35,
    input supply0 id_36
);
  wire id_42;
  assign id_40 = 1'h0;
  assign id_2  = id_0;
  assign id_39 = 1;
  module_0 modCall_1 (
      id_40,
      id_39,
      id_42,
      id_41,
      id_41
  );
  int id_43 (
      .id_0(1),
      .id_1(1)
  );
endmodule
