\doxysubsubsection{Peripheral\+\_\+declaration}
\hypertarget{group___peripheral__declaration}{}\label{group___peripheral__declaration}\index{Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{TIM6}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{TIM7}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}{USART3}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}{UART4}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}{UART5}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C3}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga427a40e102258055c72607bf7b604549}{CAN}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}{CAN1}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{DAC}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3383b83a296ce0a5386a0d94195e8a99}{DAC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}{DAC1}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3383b83a296ce0a5386a0d94195e8a99}{DAC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaaa993d5a85ac85c8abbd13e31d504bb6}{OPAMP}}~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6e9722d15c7ed794f0eca9682f64c03c}{OPAMP\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf0025add8d004b4f4bf6eaeedd55c488}{OPAMP1}}~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5eb46aa20e371ed2e07b16a6b12c163d}{OPAMP1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gabc11c296d6d15ca861b6378bc056848e}{OPAMP2}}~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabf0535307a717feba8341e57647d2385}{OPAMP2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4b1ee26305e87c88f198841409da1214}{OPAMP12\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_o_p_a_m_p___common___type_def}{OPAMP\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5eb46aa20e371ed2e07b16a6b12c163d}{OPAMP1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}{LPTIM1}}~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{LPTIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga73eb37d103f4e4f2d18ec3d3f5208ab9}{LPUART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga42584c807077cea9525819eaf29c7e34}{LPUART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2f7bf9a824e59b6c4b2fa18266c13e7c}{SWPMI1}}~((\mbox{\hyperlink{struct_s_w_p_m_i___type_def}{SWPMI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga21f79975bb4c5edda5a1f1311b8e658c}{SWPMI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga43f2e57fca0162644dc98f485da13ce6}{LPTIM2}}~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga74dc5e8a0008c0e16598591753b71b17}{LPTIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1446a32e57e1b1cfa1683494561a5b2f}{VREFBUF}}~((\mbox{\hyperlink{struct_v_r_e_f_b_u_f___type_def}{VREFBUF\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga206fcc501d1ab876346acc1a922f8dbe}{VREFBUF\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}}~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac21d535b541bcfb0c778a9584ebb132e}{COMP1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{COMP2}}~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7c0dbc759386dc94597d1ab7b798e75f}{COMP12\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_c_o_m_p___common___type_def}{COMP\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2bcd2e998365ba34c48cb21bd92373e6}{FIREWALL}}~((\mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def}{FIREWALL\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga73cfb3af559849de4e1d7756dea474a0}{FIREWALL\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga021d107bb9c35a201e475bd26e56fa65}{SDMMC1}}~((\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8129623b8d7bc74a5f707729439590c4}{SDMMC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}{TIM8}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87e4b442041d1c03a6af113fbe04a182}{TIM15}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7ab42ce1846930569d742d339b554078}{TIM15\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}{TIM16}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}{TIM16\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab}{TIM17}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}{TIM17\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}{SAI1}}~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}{SAI1\+\_\+\+Block\+\_\+A}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}{SAI1\+\_\+\+Block\+\_\+B}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac248a1f09e97346a66175a54ca7f9062}{SAI2}}~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4b4d5c95ea5f835f9ac37fab90a2d700}{SAI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeb449169ceaa1c73656a73be1798193}{SAI2\+\_\+\+Block\+\_\+A}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gad2992b5770984ddee4c1b7e325d238f3}{SAI2\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga95b7e0dbc95a105899223988e999c799}{SAI2\+\_\+\+Block\+\_\+B}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga034a6ac8f61e4d15cd9f2f7eca140569}{SAI2\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga0b48a6e7f85a11536f846105be704ad8}{DFSDM1\+\_\+\+Channel0}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1e9c37169b0f4fe6c3d51638300620f6}{DFSDM1\+\_\+\+Channel0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5926bcbb5ae49635b9d9b613c34b2d8a}{DFSDM1\+\_\+\+Channel1}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4c13a6a4cb7dcea7532f919146e1aa9c}{DFSDM1\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a3322f2551cf40fd2481bc41cefa2ba}{DFSDM1\+\_\+\+Channel2}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3ae70d4b083fbab35f7dc1349939660b}{DFSDM1\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga51247e3e903223e657ba424017b2fc4a}{DFSDM1\+\_\+\+Channel3}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae5d767f6c9e8b8013e46df8598b3c31c}{DFSDM1\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3ee27f80140bf48033777f8b45e57b4f}{DFSDM1\+\_\+\+Channel4}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga556230d084781086b56b9af73279ae09}{DFSDM1\+\_\+\+Channel4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa69ad64ad2458d6f5fe738191e582470}{DFSDM1\+\_\+\+Channel5}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe2e6b7024e7050217ca0097f3602848}{DFSDM1\+\_\+\+Channel5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8928dcfd334b78ab428ec05be0ee93c3}{DFSDM1\+\_\+\+Channel6}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa4a38e4b3a57eb13d257e86255ad52ba}{DFSDM1\+\_\+\+Channel6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga202ce2bb1d0698081d2f0db112f8c9e0}{DFSDM1\+\_\+\+Channel7}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga979ce002b012b0bb589bce038e9f041b}{DFSDM1\+\_\+\+Channel7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaef36d687546870782c266ee9eb50fd52}{DFSDM1\+\_\+\+Filter0}}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3aa0e5ef2db4d23b862599ccf5ee1b60}{DFSDM1\+\_\+\+Filter0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9e7f9b1b7126dd02ca143d9b6091ca18}{DFSDM1\+\_\+\+Filter1}}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga60a1ca4c6ea6b82a0a9125cdd8823536}{DFSDM1\+\_\+\+Filter1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa1e814039c07309ef50ccfad06a837b0}{DFSDM1\+\_\+\+Filter2}}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50b9942303ccb5a8df66b8149c018b9e}{DFSDM1\+\_\+\+Filter2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa6fcdd2ae985fc47ad7be859b3c6f265}{DFSDM1\+\_\+\+Filter3}}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga23687e822a7c9719d64130e282ada955}{DFSDM1\+\_\+\+Filter3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga6d08e92b342ddcfee797eeae2c96c5e7}{DFSDM\+\_\+\+Channel0}}~\mbox{\hyperlink{group___peripheral__declaration_ga0b48a6e7f85a11536f846105be704ad8}{DFSDM1\+\_\+\+Channel0}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaceadbf800ec28682c2fde7e18fc43852}{DFSDM\+\_\+\+Channel1}}~\mbox{\hyperlink{group___peripheral__declaration_ga5926bcbb5ae49635b9d9b613c34b2d8a}{DFSDM1\+\_\+\+Channel1}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2d9d28ec528ccfb163cd3b981030568d}{DFSDM\+\_\+\+Channel2}}~\mbox{\hyperlink{group___peripheral__declaration_ga2a3322f2551cf40fd2481bc41cefa2ba}{DFSDM1\+\_\+\+Channel2}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga08b4bef3cf142e536bb99027e2ea6648}{DFSDM\+\_\+\+Channel3}}~\mbox{\hyperlink{group___peripheral__declaration_ga51247e3e903223e657ba424017b2fc4a}{DFSDM1\+\_\+\+Channel3}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab6aacd4dacf429bff1182c3a396a3ce4}{DFSDM\+\_\+\+Channel4}}~\mbox{\hyperlink{group___peripheral__declaration_ga3ee27f80140bf48033777f8b45e57b4f}{DFSDM1\+\_\+\+Channel4}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04e05872f3482e575bc3bfb63e00c2d3}{DFSDM\+\_\+\+Channel5}}~\mbox{\hyperlink{group___peripheral__declaration_gaa69ad64ad2458d6f5fe738191e582470}{DFSDM1\+\_\+\+Channel5}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad87684668d2552c5df9a2058cbcffbc4}{DFSDM\+\_\+\+Channel6}}~\mbox{\hyperlink{group___peripheral__declaration_ga8928dcfd334b78ab428ec05be0ee93c3}{DFSDM1\+\_\+\+Channel6}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga16bd1aa7882923970322895ae83cbd7c}{DFSDM\+\_\+\+Channel7}}~\mbox{\hyperlink{group___peripheral__declaration_ga202ce2bb1d0698081d2f0db112f8c9e0}{DFSDM1\+\_\+\+Channel7}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf7cd76b45ed21be1da13da822e8eb3d6}{DFSDM\+\_\+\+Filter0}}~\mbox{\hyperlink{group___peripheral__declaration_gaef36d687546870782c266ee9eb50fd52}{DFSDM1\+\_\+\+Filter0}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab71adb00ec1cc71d191b07a34b25a7b1}{DFSDM\+\_\+\+Filter1}}~\mbox{\hyperlink{group___peripheral__declaration_ga9e7f9b1b7126dd02ca143d9b6091ca18}{DFSDM1\+\_\+\+Filter1}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1c6a212b89a87451897a1e57bfc65a4c}{DFSDM\+\_\+\+Filter2}}~\mbox{\hyperlink{group___peripheral__declaration_gaa1e814039c07309ef50ccfad06a837b0}{DFSDM1\+\_\+\+Filter2}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9fc3a285f7c91ccaf5a12cde3a1d7b30}{DFSDM\+\_\+\+Filter3}}~\mbox{\hyperlink{group___peripheral__declaration_gaa6fcdd2ae985fc47ad7be859b3c6f265}{DFSDM1\+\_\+\+Filter3}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga42ba4ed22c45ffcf7f1c3ede1c761894}{TSC}}~((\mbox{\hyperlink{struct_t_s_c___type_def}{TSC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}{TSC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}{ADC2}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{ADC2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{ADC3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{ADC123\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}{ADC123\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{RNG}}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a}{DMA1\+\_\+\+Channel1}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c}{DMA1\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949}{DMA1\+\_\+\+Channel2}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267}{DMA1\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0}{DMA1\+\_\+\+Channel3}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d}{DMA1\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad2c42743316bf64da557130061b1f56a}{DMA1\+\_\+\+Channel4}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692}{DMA1\+\_\+\+Channel4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff}{DMA1\+\_\+\+Channel5}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478}{DMA1\+\_\+\+Channel5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8}{DMA1\+\_\+\+Channel6}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga896c2c7585dd8bc3969cf8561f689d2d}{DMA1\+\_\+\+Channel6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3}{DMA1\+\_\+\+Channel7}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaeee0d1f77d0db1db533016a09351166c}{DMA1\+\_\+\+Channel7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa9aec23907042cb42f768c85709509b4}{DMA1\+\_\+\+CSELR}}~((\mbox{\hyperlink{struct_d_m_a___request___type_def}{DMA\+\_\+\+Request\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0adeabd8f0e3c66b76f66bafe9a5f51f}{DMA1\+\_\+\+CSELR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8}{DMA2\+\_\+\+Channel1}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad3bd6c4201d12f5d474518c1b02f8e3b}{DMA2\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga316024020799373b9d8e35c316c74f24}{DMA2\+\_\+\+Channel2}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga22f39f23c879c699b88e04a629f69d1c}{DMA2\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb}{DMA2\+\_\+\+Channel3}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6f2369b8bc155fb55a28891987605c2c}{DMA2\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga612b396657695191ad740b0b59bc9f12}{DMA2\+\_\+\+Channel4}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga01b063266473f290a55047654fbbfbee}{DMA2\+\_\+\+Channel4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga521c13b7d0f82a6897d47995da392750}{DMA2\+\_\+\+Channel5}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1eea983a5d68bf36f4d19fbb07955ca1}{DMA2\+\_\+\+Channel5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74a1cc88faa12064831fb58fe3fd4fd3}{DMA2\+\_\+\+Channel6}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae8888e635a33f196f414145b0e2b858d}{DMA2\+\_\+\+Channel6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafe0f69ba23ce944272e7197490479ddb}{DMA2\+\_\+\+Channel7}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1e48711c9b40cf50ac47b1e17c787807}{DMA2\+\_\+\+Channel7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadf99f57b49d94e655c4ec26f649f853e}{DMA2\+\_\+\+CSELR}}~((\mbox{\hyperlink{struct_d_m_a___request___type_def}{DMA\+\_\+\+Request\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0436bdf91154fe659a7cb1ec107850b5}{DMA2\+\_\+\+CSELR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga409771490258e51aa189077b63e2711b}{FMC\+\_\+\+Bank1\+\_\+R}}~((\mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{FMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5cdcf9fcfd0b117ba4b6c204bda5f092}{FMC\+\_\+\+Bank1\+E\+\_\+R}}~((\mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{FMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4fdf310e0faefc84189f27f4186c6712}{FMC\+\_\+\+Bank3\+\_\+R}}~((\mbox{\hyperlink{struct_f_m_c___bank3___type_def}{FMC\+\_\+\+Bank3\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf570671195a13f4bb2a1b8f2bd5305c9}{FMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}{QUADSPI}}~((\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}


\doxysubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1}{ADC1}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a} 
\#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC123\_COMMON@{ADC123\_COMMON}}
\index{ADC123\_COMMON@{ADC123\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC123\_COMMON}{ADC123\_COMMON}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f} 
\#define ADC123\+\_\+\+COMMON~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}{ADC123\+\_\+\+COMMON\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC2@{ADC2}}
\index{ADC2@{ADC2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC2}{ADC2}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e} 
\#define ADC2~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{ADC2\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC3@{ADC3}}
\index{ADC3@{ADC3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC3}{ADC3}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74} 
\#define ADC3~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{ADC3\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga427a40e102258055c72607bf7b604549}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN@{CAN}}
\index{CAN@{CAN}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN}{CAN}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga427a40e102258055c72607bf7b604549} 
\#define CAN~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN1@{CAN1}}
\index{CAN1@{CAN1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN1}{CAN1}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac} 
\#define CAN1~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}\index{Peripheral\_declaration@{Peripheral\_declaration}!COMP1@{COMP1}}
\index{COMP1@{COMP1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{COMP1}{COMP1}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b} 
\#define COMP1~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac21d535b541bcfb0c778a9584ebb132e}{COMP1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga7c0dbc759386dc94597d1ab7b798e75f}\index{Peripheral\_declaration@{Peripheral\_declaration}!COMP12\_COMMON@{COMP12\_COMMON}}
\index{COMP12\_COMMON@{COMP12\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{COMP12\_COMMON}{COMP12\_COMMON}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7c0dbc759386dc94597d1ab7b798e75f} 
\#define COMP12\+\_\+\+COMMON~((\mbox{\hyperlink{struct_c_o_m_p___common___type_def}{COMP\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}\index{Peripheral\_declaration@{Peripheral\_declaration}!COMP2@{COMP2}}
\index{COMP2@{COMP2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{COMP2}{COMP2}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b} 
\#define COMP2~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRC}{CRC}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1} 
\#define CRC~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC@{DAC}}
\index{DAC@{DAC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC}{DAC}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e} 
\#define DAC~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3383b83a296ce0a5386a0d94195e8a99}{DAC1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC1@{DAC1}}
\index{DAC1@{DAC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC1}{DAC1}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f} 
\#define DAC1~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3383b83a296ce0a5386a0d94195e8a99}{DAC1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4} 
\#define DBGMCU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga0b48a6e7f85a11536f846105be704ad8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel0@{DFSDM1\_Channel0}}
\index{DFSDM1\_Channel0@{DFSDM1\_Channel0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel0}{DFSDM1\_Channel0}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga0b48a6e7f85a11536f846105be704ad8} 
\#define DFSDM1\+\_\+\+Channel0~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1e9c37169b0f4fe6c3d51638300620f6}{DFSDM1\+\_\+\+Channel0\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga5926bcbb5ae49635b9d9b613c34b2d8a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel1@{DFSDM1\_Channel1}}
\index{DFSDM1\_Channel1@{DFSDM1\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel1}{DFSDM1\_Channel1}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5926bcbb5ae49635b9d9b613c34b2d8a} 
\#define DFSDM1\+\_\+\+Channel1~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4c13a6a4cb7dcea7532f919146e1aa9c}{DFSDM1\+\_\+\+Channel1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga2a3322f2551cf40fd2481bc41cefa2ba}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel2@{DFSDM1\_Channel2}}
\index{DFSDM1\_Channel2@{DFSDM1\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel2}{DFSDM1\_Channel2}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2a3322f2551cf40fd2481bc41cefa2ba} 
\#define DFSDM1\+\_\+\+Channel2~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3ae70d4b083fbab35f7dc1349939660b}{DFSDM1\+\_\+\+Channel2\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga51247e3e903223e657ba424017b2fc4a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel3@{DFSDM1\_Channel3}}
\index{DFSDM1\_Channel3@{DFSDM1\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel3}{DFSDM1\_Channel3}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga51247e3e903223e657ba424017b2fc4a} 
\#define DFSDM1\+\_\+\+Channel3~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae5d767f6c9e8b8013e46df8598b3c31c}{DFSDM1\+\_\+\+Channel3\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga3ee27f80140bf48033777f8b45e57b4f}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel4@{DFSDM1\_Channel4}}
\index{DFSDM1\_Channel4@{DFSDM1\_Channel4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel4}{DFSDM1\_Channel4}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3ee27f80140bf48033777f8b45e57b4f} 
\#define DFSDM1\+\_\+\+Channel4~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga556230d084781086b56b9af73279ae09}{DFSDM1\+\_\+\+Channel4\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gaa69ad64ad2458d6f5fe738191e582470}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel5@{DFSDM1\_Channel5}}
\index{DFSDM1\_Channel5@{DFSDM1\_Channel5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel5}{DFSDM1\_Channel5}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa69ad64ad2458d6f5fe738191e582470} 
\#define DFSDM1\+\_\+\+Channel5~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe2e6b7024e7050217ca0097f3602848}{DFSDM1\+\_\+\+Channel5\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga8928dcfd334b78ab428ec05be0ee93c3}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel6@{DFSDM1\_Channel6}}
\index{DFSDM1\_Channel6@{DFSDM1\_Channel6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel6}{DFSDM1\_Channel6}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga8928dcfd334b78ab428ec05be0ee93c3} 
\#define DFSDM1\+\_\+\+Channel6~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa4a38e4b3a57eb13d257e86255ad52ba}{DFSDM1\+\_\+\+Channel6\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga202ce2bb1d0698081d2f0db112f8c9e0}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel7@{DFSDM1\_Channel7}}
\index{DFSDM1\_Channel7@{DFSDM1\_Channel7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Channel7}{DFSDM1\_Channel7}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga202ce2bb1d0698081d2f0db112f8c9e0} 
\#define DFSDM1\+\_\+\+Channel7~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga979ce002b012b0bb589bce038e9f041b}{DFSDM1\+\_\+\+Channel7\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gaef36d687546870782c266ee9eb50fd52}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Filter0@{DFSDM1\_Filter0}}
\index{DFSDM1\_Filter0@{DFSDM1\_Filter0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Filter0}{DFSDM1\_Filter0}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaef36d687546870782c266ee9eb50fd52} 
\#define DFSDM1\+\_\+\+Filter0~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3aa0e5ef2db4d23b862599ccf5ee1b60}{DFSDM1\+\_\+\+Filter0\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga9e7f9b1b7126dd02ca143d9b6091ca18}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Filter1@{DFSDM1\_Filter1}}
\index{DFSDM1\_Filter1@{DFSDM1\_Filter1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Filter1}{DFSDM1\_Filter1}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9e7f9b1b7126dd02ca143d9b6091ca18} 
\#define DFSDM1\+\_\+\+Filter1~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga60a1ca4c6ea6b82a0a9125cdd8823536}{DFSDM1\+\_\+\+Filter1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gaa1e814039c07309ef50ccfad06a837b0}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Filter2@{DFSDM1\_Filter2}}
\index{DFSDM1\_Filter2@{DFSDM1\_Filter2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Filter2}{DFSDM1\_Filter2}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa1e814039c07309ef50ccfad06a837b0} 
\#define DFSDM1\+\_\+\+Filter2~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50b9942303ccb5a8df66b8149c018b9e}{DFSDM1\+\_\+\+Filter2\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gaa6fcdd2ae985fc47ad7be859b3c6f265}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Filter3@{DFSDM1\_Filter3}}
\index{DFSDM1\_Filter3@{DFSDM1\_Filter3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM1\_Filter3}{DFSDM1\_Filter3}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa6fcdd2ae985fc47ad7be859b3c6f265} 
\#define DFSDM1\+\_\+\+Filter3~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga23687e822a7c9719d64130e282ada955}{DFSDM1\+\_\+\+Filter3\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga6d08e92b342ddcfee797eeae2c96c5e7}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM\_Channel0@{DFSDM\_Channel0}}
\index{DFSDM\_Channel0@{DFSDM\_Channel0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM\_Channel0}{DFSDM\_Channel0}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga6d08e92b342ddcfee797eeae2c96c5e7} 
\#define DFSDM\+\_\+\+Channel0~\mbox{\hyperlink{group___peripheral__declaration_ga0b48a6e7f85a11536f846105be704ad8}{DFSDM1\+\_\+\+Channel0}}}

\Hypertarget{group___peripheral__declaration_gaceadbf800ec28682c2fde7e18fc43852}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM\_Channel1@{DFSDM\_Channel1}}
\index{DFSDM\_Channel1@{DFSDM\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM\_Channel1}{DFSDM\_Channel1}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaceadbf800ec28682c2fde7e18fc43852} 
\#define DFSDM\+\_\+\+Channel1~\mbox{\hyperlink{group___peripheral__declaration_ga5926bcbb5ae49635b9d9b613c34b2d8a}{DFSDM1\+\_\+\+Channel1}}}

\Hypertarget{group___peripheral__declaration_ga2d9d28ec528ccfb163cd3b981030568d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM\_Channel2@{DFSDM\_Channel2}}
\index{DFSDM\_Channel2@{DFSDM\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM\_Channel2}{DFSDM\_Channel2}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2d9d28ec528ccfb163cd3b981030568d} 
\#define DFSDM\+\_\+\+Channel2~\mbox{\hyperlink{group___peripheral__declaration_ga2a3322f2551cf40fd2481bc41cefa2ba}{DFSDM1\+\_\+\+Channel2}}}

\Hypertarget{group___peripheral__declaration_ga08b4bef3cf142e536bb99027e2ea6648}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM\_Channel3@{DFSDM\_Channel3}}
\index{DFSDM\_Channel3@{DFSDM\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM\_Channel3}{DFSDM\_Channel3}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga08b4bef3cf142e536bb99027e2ea6648} 
\#define DFSDM\+\_\+\+Channel3~\mbox{\hyperlink{group___peripheral__declaration_ga51247e3e903223e657ba424017b2fc4a}{DFSDM1\+\_\+\+Channel3}}}

\Hypertarget{group___peripheral__declaration_gab6aacd4dacf429bff1182c3a396a3ce4}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM\_Channel4@{DFSDM\_Channel4}}
\index{DFSDM\_Channel4@{DFSDM\_Channel4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM\_Channel4}{DFSDM\_Channel4}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab6aacd4dacf429bff1182c3a396a3ce4} 
\#define DFSDM\+\_\+\+Channel4~\mbox{\hyperlink{group___peripheral__declaration_ga3ee27f80140bf48033777f8b45e57b4f}{DFSDM1\+\_\+\+Channel4}}}

\Hypertarget{group___peripheral__declaration_ga04e05872f3482e575bc3bfb63e00c2d3}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM\_Channel5@{DFSDM\_Channel5}}
\index{DFSDM\_Channel5@{DFSDM\_Channel5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM\_Channel5}{DFSDM\_Channel5}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga04e05872f3482e575bc3bfb63e00c2d3} 
\#define DFSDM\+\_\+\+Channel5~\mbox{\hyperlink{group___peripheral__declaration_gaa69ad64ad2458d6f5fe738191e582470}{DFSDM1\+\_\+\+Channel5}}}

\Hypertarget{group___peripheral__declaration_gad87684668d2552c5df9a2058cbcffbc4}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM\_Channel6@{DFSDM\_Channel6}}
\index{DFSDM\_Channel6@{DFSDM\_Channel6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM\_Channel6}{DFSDM\_Channel6}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad87684668d2552c5df9a2058cbcffbc4} 
\#define DFSDM\+\_\+\+Channel6~\mbox{\hyperlink{group___peripheral__declaration_ga8928dcfd334b78ab428ec05be0ee93c3}{DFSDM1\+\_\+\+Channel6}}}

\Hypertarget{group___peripheral__declaration_ga16bd1aa7882923970322895ae83cbd7c}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM\_Channel7@{DFSDM\_Channel7}}
\index{DFSDM\_Channel7@{DFSDM\_Channel7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM\_Channel7}{DFSDM\_Channel7}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga16bd1aa7882923970322895ae83cbd7c} 
\#define DFSDM\+\_\+\+Channel7~\mbox{\hyperlink{group___peripheral__declaration_ga202ce2bb1d0698081d2f0db112f8c9e0}{DFSDM1\+\_\+\+Channel7}}}

\Hypertarget{group___peripheral__declaration_gaf7cd76b45ed21be1da13da822e8eb3d6}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM\_Filter0@{DFSDM\_Filter0}}
\index{DFSDM\_Filter0@{DFSDM\_Filter0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM\_Filter0}{DFSDM\_Filter0}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf7cd76b45ed21be1da13da822e8eb3d6} 
\#define DFSDM\+\_\+\+Filter0~\mbox{\hyperlink{group___peripheral__declaration_gaef36d687546870782c266ee9eb50fd52}{DFSDM1\+\_\+\+Filter0}}}

\Hypertarget{group___peripheral__declaration_gab71adb00ec1cc71d191b07a34b25a7b1}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM\_Filter1@{DFSDM\_Filter1}}
\index{DFSDM\_Filter1@{DFSDM\_Filter1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM\_Filter1}{DFSDM\_Filter1}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab71adb00ec1cc71d191b07a34b25a7b1} 
\#define DFSDM\+\_\+\+Filter1~\mbox{\hyperlink{group___peripheral__declaration_ga9e7f9b1b7126dd02ca143d9b6091ca18}{DFSDM1\+\_\+\+Filter1}}}

\Hypertarget{group___peripheral__declaration_ga1c6a212b89a87451897a1e57bfc65a4c}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM\_Filter2@{DFSDM\_Filter2}}
\index{DFSDM\_Filter2@{DFSDM\_Filter2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM\_Filter2}{DFSDM\_Filter2}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga1c6a212b89a87451897a1e57bfc65a4c} 
\#define DFSDM\+\_\+\+Filter2~\mbox{\hyperlink{group___peripheral__declaration_gaa1e814039c07309ef50ccfad06a837b0}{DFSDM1\+\_\+\+Filter2}}}

\Hypertarget{group___peripheral__declaration_ga9fc3a285f7c91ccaf5a12cde3a1d7b30}\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM\_Filter3@{DFSDM\_Filter3}}
\index{DFSDM\_Filter3@{DFSDM\_Filter3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DFSDM\_Filter3}{DFSDM\_Filter3}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9fc3a285f7c91ccaf5a12cde3a1d7b30} 
\#define DFSDM\+\_\+\+Filter3~\mbox{\hyperlink{group___peripheral__declaration_gaa6fcdd2ae985fc47ad7be859b3c6f265}{DFSDM1\+\_\+\+Filter3}}}

\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1}{DMA1}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9} 
\#define DMA1~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel1@{DMA1\_Channel1}}
\index{DMA1\_Channel1@{DMA1\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Channel1}{DMA1\_Channel1}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a} 
\#define DMA1\+\_\+\+Channel1~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c}{DMA1\+\_\+\+Channel1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel2@{DMA1\_Channel2}}
\index{DMA1\_Channel2@{DMA1\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Channel2}{DMA1\_Channel2}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949} 
\#define DMA1\+\_\+\+Channel2~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267}{DMA1\+\_\+\+Channel2\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel3@{DMA1\_Channel3}}
\index{DMA1\_Channel3@{DMA1\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Channel3}{DMA1\_Channel3}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0} 
\#define DMA1\+\_\+\+Channel3~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d}{DMA1\+\_\+\+Channel3\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gad2c42743316bf64da557130061b1f56a}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel4@{DMA1\_Channel4}}
\index{DMA1\_Channel4@{DMA1\_Channel4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Channel4}{DMA1\_Channel4}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad2c42743316bf64da557130061b1f56a} 
\#define DMA1\+\_\+\+Channel4~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692}{DMA1\+\_\+\+Channel4\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel5@{DMA1\_Channel5}}
\index{DMA1\_Channel5@{DMA1\_Channel5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Channel5}{DMA1\_Channel5}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff} 
\#define DMA1\+\_\+\+Channel5~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478}{DMA1\+\_\+\+Channel5\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel6@{DMA1\_Channel6}}
\index{DMA1\_Channel6@{DMA1\_Channel6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Channel6}{DMA1\_Channel6}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8} 
\#define DMA1\+\_\+\+Channel6~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga896c2c7585dd8bc3969cf8561f689d2d}{DMA1\+\_\+\+Channel6\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel7@{DMA1\_Channel7}}
\index{DMA1\_Channel7@{DMA1\_Channel7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Channel7}{DMA1\_Channel7}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3} 
\#define DMA1\+\_\+\+Channel7~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaeee0d1f77d0db1db533016a09351166c}{DMA1\+\_\+\+Channel7\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gaa9aec23907042cb42f768c85709509b4}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_CSELR@{DMA1\_CSELR}}
\index{DMA1\_CSELR@{DMA1\_CSELR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_CSELR}{DMA1\_CSELR}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa9aec23907042cb42f768c85709509b4} 
\#define DMA1\+\_\+\+CSELR~((\mbox{\hyperlink{struct_d_m_a___request___type_def}{DMA\+\_\+\+Request\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0adeabd8f0e3c66b76f66bafe9a5f51f}{DMA1\+\_\+\+CSELR\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2}{DMA2}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d} 
\#define DMA2~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel1@{DMA2\_Channel1}}
\index{DMA2\_Channel1@{DMA2\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Channel1}{DMA2\_Channel1}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8} 
\#define DMA2\+\_\+\+Channel1~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad3bd6c4201d12f5d474518c1b02f8e3b}{DMA2\+\_\+\+Channel1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga316024020799373b9d8e35c316c74f24}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel2@{DMA2\_Channel2}}
\index{DMA2\_Channel2@{DMA2\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Channel2}{DMA2\_Channel2}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga316024020799373b9d8e35c316c74f24} 
\#define DMA2\+\_\+\+Channel2~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga22f39f23c879c699b88e04a629f69d1c}{DMA2\+\_\+\+Channel2\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel3@{DMA2\_Channel3}}
\index{DMA2\_Channel3@{DMA2\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Channel3}{DMA2\_Channel3}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb} 
\#define DMA2\+\_\+\+Channel3~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6f2369b8bc155fb55a28891987605c2c}{DMA2\+\_\+\+Channel3\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga612b396657695191ad740b0b59bc9f12}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel4@{DMA2\_Channel4}}
\index{DMA2\_Channel4@{DMA2\_Channel4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Channel4}{DMA2\_Channel4}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga612b396657695191ad740b0b59bc9f12} 
\#define DMA2\+\_\+\+Channel4~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga01b063266473f290a55047654fbbfbee}{DMA2\+\_\+\+Channel4\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga521c13b7d0f82a6897d47995da392750}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel5@{DMA2\_Channel5}}
\index{DMA2\_Channel5@{DMA2\_Channel5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Channel5}{DMA2\_Channel5}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga521c13b7d0f82a6897d47995da392750} 
\#define DMA2\+\_\+\+Channel5~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1eea983a5d68bf36f4d19fbb07955ca1}{DMA2\+\_\+\+Channel5\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga74a1cc88faa12064831fb58fe3fd4fd3}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel6@{DMA2\_Channel6}}
\index{DMA2\_Channel6@{DMA2\_Channel6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Channel6}{DMA2\_Channel6}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga74a1cc88faa12064831fb58fe3fd4fd3} 
\#define DMA2\+\_\+\+Channel6~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae8888e635a33f196f414145b0e2b858d}{DMA2\+\_\+\+Channel6\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gafe0f69ba23ce944272e7197490479ddb}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel7@{DMA2\_Channel7}}
\index{DMA2\_Channel7@{DMA2\_Channel7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Channel7}{DMA2\_Channel7}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gafe0f69ba23ce944272e7197490479ddb} 
\#define DMA2\+\_\+\+Channel7~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1e48711c9b40cf50ac47b1e17c787807}{DMA2\+\_\+\+Channel7\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gadf99f57b49d94e655c4ec26f649f853e}\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_CSELR@{DMA2\_CSELR}}
\index{DMA2\_CSELR@{DMA2\_CSELR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_CSELR}{DMA2\_CSELR}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadf99f57b49d94e655c4ec26f649f853e} 
\#define DMA2\+\_\+\+CSELR~((\mbox{\hyperlink{struct_d_m_a___request___type_def}{DMA\+\_\+\+Request\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0436bdf91154fe659a7cb1ec107850b5}{DMA2\+\_\+\+CSELR\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{EXTI}{EXTI}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac} 
\#define EXTI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga2bcd2e998365ba34c48cb21bd92373e6}\index{Peripheral\_declaration@{Peripheral\_declaration}!FIREWALL@{FIREWALL}}
\index{FIREWALL@{FIREWALL}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FIREWALL}{FIREWALL}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2bcd2e998365ba34c48cb21bd92373e6} 
\#define FIREWALL~((\mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def}{FIREWALL\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga73cfb3af559849de4e1d7756dea474a0}{FIREWALL\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH}{FLASH}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b} 
\#define FLASH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga409771490258e51aa189077b63e2711b}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank1\_R@{FMC\_Bank1\_R}}
\index{FMC\_Bank1\_R@{FMC\_Bank1\_R}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank1\_R}{FMC\_Bank1\_R}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga409771490258e51aa189077b63e2711b} 
\#define FMC\+\_\+\+Bank1\+\_\+R~((\mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{FMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga5cdcf9fcfd0b117ba4b6c204bda5f092}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank1E\_R@{FMC\_Bank1E\_R}}
\index{FMC\_Bank1E\_R@{FMC\_Bank1E\_R}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank1E\_R}{FMC\_Bank1E\_R}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5cdcf9fcfd0b117ba4b6c204bda5f092} 
\#define FMC\+\_\+\+Bank1\+E\+\_\+R~((\mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{FMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga4fdf310e0faefc84189f27f4186c6712}\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank3\_R@{FMC\_Bank3\_R}}
\index{FMC\_Bank3\_R@{FMC\_Bank3\_R}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FMC\_Bank3\_R}{FMC\_Bank3\_R}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4fdf310e0faefc84189f27f4186c6712} 
\#define FMC\+\_\+\+Bank3\+\_\+R~((\mbox{\hyperlink{struct_f_m_c___bank3___type_def}{FMC\+\_\+\+Bank3\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf570671195a13f4bb2a1b8f2bd5305c9}{FMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOA}{GPIOA}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7} 
\#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOB}{GPIOB}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd} 
\#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOC}{GPIOC}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08} 
\#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOD}{GPIOD}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac} 
\#define GPIOD~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOE}{GPIOE}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763} 
\#define GPIOE~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOF@{GPIOF}}
\index{GPIOF@{GPIOF}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOF}{GPIOF}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d} 
\#define GPIOF~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOG@{GPIOG}}
\index{GPIOG@{GPIOG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOG}{GPIOG}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414} 
\#define GPIOG~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOH}{GPIOH}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285} 
\#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1}{I2C1}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc} 
\#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C2}{I2C2}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16} 
\#define I2\+C2~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C3}{I2C3}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda} 
\#define I2\+C3~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{IWDG}{IWDG}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7} 
\#define IWDG~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}\index{Peripheral\_declaration@{Peripheral\_declaration}!LPTIM1@{LPTIM1}}
\index{LPTIM1@{LPTIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{LPTIM1}{LPTIM1}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a} 
\#define LPTIM1~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{LPTIM1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga43f2e57fca0162644dc98f485da13ce6}\index{Peripheral\_declaration@{Peripheral\_declaration}!LPTIM2@{LPTIM2}}
\index{LPTIM2@{LPTIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{LPTIM2}{LPTIM2}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga43f2e57fca0162644dc98f485da13ce6} 
\#define LPTIM2~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga74dc5e8a0008c0e16598591753b71b17}{LPTIM2\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga73eb37d103f4e4f2d18ec3d3f5208ab9}\index{Peripheral\_declaration@{Peripheral\_declaration}!LPUART1@{LPUART1}}
\index{LPUART1@{LPUART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{LPUART1}{LPUART1}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga73eb37d103f4e4f2d18ec3d3f5208ab9} 
\#define LPUART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga42584c807077cea9525819eaf29c7e34}{LPUART1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gaaa993d5a85ac85c8abbd13e31d504bb6}\index{Peripheral\_declaration@{Peripheral\_declaration}!OPAMP@{OPAMP}}
\index{OPAMP@{OPAMP}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{OPAMP}{OPAMP}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaaa993d5a85ac85c8abbd13e31d504bb6} 
\#define OPAMP~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6e9722d15c7ed794f0eca9682f64c03c}{OPAMP\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gaf0025add8d004b4f4bf6eaeedd55c488}\index{Peripheral\_declaration@{Peripheral\_declaration}!OPAMP1@{OPAMP1}}
\index{OPAMP1@{OPAMP1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{OPAMP1}{OPAMP1}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf0025add8d004b4f4bf6eaeedd55c488} 
\#define OPAMP1~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5eb46aa20e371ed2e07b16a6b12c163d}{OPAMP1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga4b1ee26305e87c88f198841409da1214}\index{Peripheral\_declaration@{Peripheral\_declaration}!OPAMP12\_COMMON@{OPAMP12\_COMMON}}
\index{OPAMP12\_COMMON@{OPAMP12\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{OPAMP12\_COMMON}{OPAMP12\_COMMON}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga4b1ee26305e87c88f198841409da1214} 
\#define OPAMP12\+\_\+\+COMMON~((\mbox{\hyperlink{struct_o_p_a_m_p___common___type_def}{OPAMP\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5eb46aa20e371ed2e07b16a6b12c163d}{OPAMP1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gabc11c296d6d15ca861b6378bc056848e}\index{Peripheral\_declaration@{Peripheral\_declaration}!OPAMP2@{OPAMP2}}
\index{OPAMP2@{OPAMP2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{OPAMP2}{OPAMP2}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gabc11c296d6d15ca861b6378bc056848e} 
\#define OPAMP2~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabf0535307a717feba8341e57647d2385}{OPAMP2\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{PWR}{PWR}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e} 
\#define PWR~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}\index{Peripheral\_declaration@{Peripheral\_declaration}!QUADSPI@{QUADSPI}}
\index{QUADSPI@{QUADSPI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{QUADSPI}{QUADSPI}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66} 
\#define QUADSPI~((\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RCC}{RCC}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4} 
\#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}\index{Peripheral\_declaration@{Peripheral\_declaration}!RNG@{RNG}}
\index{RNG@{RNG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RNG}{RNG}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f} 
\#define RNG~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RTC}{RTC}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304} 
\#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1@{SAI1}}
\index{SAI1@{SAI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1}{SAI1}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2} 
\#define SAI1~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_A@{SAI1\_Block\_A}}
\index{SAI1\_Block\_A@{SAI1\_Block\_A}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1\_Block\_A}{SAI1\_Block\_A}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c} 
\#define SAI1\+\_\+\+Block\+\_\+A~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_B@{SAI1\_Block\_B}}
\index{SAI1\_Block\_B@{SAI1\_Block\_B}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI1\_Block\_B}{SAI1\_Block\_B}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0} 
\#define SAI1\+\_\+\+Block\+\_\+B~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gac248a1f09e97346a66175a54ca7f9062}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI2@{SAI2}}
\index{SAI2@{SAI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI2}{SAI2}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac248a1f09e97346a66175a54ca7f9062} 
\#define SAI2~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4b4d5c95ea5f835f9ac37fab90a2d700}{SAI2\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gadeb449169ceaa1c73656a73be1798193}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI2\_Block\_A@{SAI2\_Block\_A}}
\index{SAI2\_Block\_A@{SAI2\_Block\_A}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI2\_Block\_A}{SAI2\_Block\_A}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gadeb449169ceaa1c73656a73be1798193} 
\#define SAI2\+\_\+\+Block\+\_\+A~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_gad2992b5770984ddee4c1b7e325d238f3}{SAI2\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga95b7e0dbc95a105899223988e999c799}\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI2\_Block\_B@{SAI2\_Block\_B}}
\index{SAI2\_Block\_B@{SAI2\_Block\_B}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SAI2\_Block\_B}{SAI2\_Block\_B}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga95b7e0dbc95a105899223988e999c799} 
\#define SAI2\+\_\+\+Block\+\_\+B~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga034a6ac8f61e4d15cd9f2f7eca140569}{SAI2\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga021d107bb9c35a201e475bd26e56fa65}\index{Peripheral\_declaration@{Peripheral\_declaration}!SDMMC1@{SDMMC1}}
\index{SDMMC1@{SDMMC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SDMMC1}{SDMMC1}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga021d107bb9c35a201e475bd26e56fa65} 
\#define SDMMC1~((\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8129623b8d7bc74a5f707729439590c4}{SDMMC1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI1}{SPI1}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f} 
\#define SPI1~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI2}{SPI2}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b} 
\#define SPI2~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI3}{SPI3}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc} 
\#define SPI3~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga2f7bf9a824e59b6c4b2fa18266c13e7c}\index{Peripheral\_declaration@{Peripheral\_declaration}!SWPMI1@{SWPMI1}}
\index{SWPMI1@{SWPMI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SWPMI1}{SWPMI1}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2f7bf9a824e59b6c4b2fa18266c13e7c} 
\#define SWPMI1~((\mbox{\hyperlink{struct_s_w_p_m_i___type_def}{SWPMI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga21f79975bb4c5edda5a1f1311b8e658c}{SWPMI1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8} 
\#define SYSCFG~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM1}{TIM1}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb} 
\#define TIM1~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga87e4b442041d1c03a6af113fbe04a182}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM15@{TIM15}}
\index{TIM15@{TIM15}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM15}{TIM15}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga87e4b442041d1c03a6af113fbe04a182} 
\#define TIM15~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7ab42ce1846930569d742d339b554078}{TIM15\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM16@{TIM16}}
\index{TIM16@{TIM16}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM16}{TIM16}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d} 
\#define TIM16~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}{TIM16\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM17@{TIM17}}
\index{TIM17@{TIM17}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM17}{TIM17}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab} 
\#define TIM17~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}{TIM17\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM2}{TIM2}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b} 
\#define TIM2~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM3@{TIM3}}
\index{TIM3@{TIM3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM3}{TIM3}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9} 
\#define TIM3~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM4@{TIM4}}
\index{TIM4@{TIM4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM4}{TIM4}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec} 
\#define TIM4~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM5}{TIM5}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14} 
\#define TIM5~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM6}{TIM6}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314} 
\#define TIM6~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM7@{TIM7}}
\index{TIM7@{TIM7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM7}{TIM7}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394} 
\#define TIM7~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM8@{TIM8}}
\index{TIM8@{TIM8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM8}{TIM8}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e} 
\#define TIM8~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga42ba4ed22c45ffcf7f1c3ede1c761894}\index{Peripheral\_declaration@{Peripheral\_declaration}!TSC@{TSC}}
\index{TSC@{TSC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TSC}{TSC}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga42ba4ed22c45ffcf7f1c3ede1c761894} 
\#define TSC~((\mbox{\hyperlink{struct_t_s_c___type_def}{TSC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}{TSC\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART4@{UART4}}
\index{UART4@{UART4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART4}{UART4}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800} 
\#define UART4~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}\index{Peripheral\_declaration@{Peripheral\_declaration}!UART5@{UART5}}
\index{UART5@{UART5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART5}{UART5}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe} 
\#define UART5~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART1}{USART1}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da} 
\#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART2}{USART2}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930} 
\#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}\index{Peripheral\_declaration@{Peripheral\_declaration}!USART3@{USART3}}
\index{USART3@{USART3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART3}{USART3}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225} 
\#define USART3~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga1446a32e57e1b1cfa1683494561a5b2f}\index{Peripheral\_declaration@{Peripheral\_declaration}!VREFBUF@{VREFBUF}}
\index{VREFBUF@{VREFBUF}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{VREFBUF}{VREFBUF}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga1446a32e57e1b1cfa1683494561a5b2f} 
\#define VREFBUF~((\mbox{\hyperlink{struct_v_r_e_f_b_u_f___type_def}{VREFBUF\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga206fcc501d1ab876346acc1a922f8dbe}{VREFBUF\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{WWDG}{WWDG}}
{\footnotesize\ttfamily \label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1} 
\#define WWDG~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})}

