#! /Users/thithutuyettran/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20251012-54-g6651df6f2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/Users/thithutuyettran/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/thithutuyettran/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/thithutuyettran/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/thithutuyettran/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/thithutuyettran/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x1010dd170 .scope module, "tb_fifo" "tb_fifo" 2 1;
 .timescale 0 0;
P_0x1010dd2f0 .param/l "DATA_WIDTH" 1 2 3, +C4<00000000000000000000000000001000>;
P_0x1010dd330 .param/l "DEPTH" 1 2 5, +C4<000000000000000000000000000000010000>;
P_0x1010dd370 .param/l "FIFO_ASIZE" 1 2 4, +C4<00000000000000000000000000000100>;
v0x95ac90e60_0 .var/i "i", 31 0;
v0x95ac90f00_0 .var "in_clock", 0 0;
v0x95ac90fa0_0 .var "in_data", 7 0;
v0x95ac91040_0 .var "in_put", 0 0;
v0x95ac910e0_0 .var "in_reset", 0 0;
v0x95ac91180_0 .var "in_take", 0 0;
v0x95ac91220_0 .net "out_data", 7 0, L_0x95b4340e0;  1 drivers
v0x95ac912c0_0 .net "out_empty", 0 0, L_0x95ac91400;  1 drivers
v0x95ac91360_0 .net "out_full", 0 0, L_0x95b434070;  1 drivers
S_0x1010d0630 .scope module, "DUT" "fifo" 2 20, 3 3 0, S_0x1010dd170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_clock";
    .port_info 1 /INPUT 1 "in_reset";
    .port_info 2 /INPUT 1 "in_take";
    .port_info 3 /INPUT 1 "in_put";
    .port_info 4 /OUTPUT 1 "out_empty";
    .port_info 5 /OUTPUT 1 "out_full";
    .port_info 6 /OUTPUT 8 "out_data";
    .port_info 7 /INPUT 8 "in_data";
P_0x95b41c480 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
P_0x95b41c4c0 .param/l "FIFO_ASIZE" 0 3 5, +C4<00000000000000000000000000000100>;
L_0x95b4340e0 .functor BUFZ 8, v0x95ac90500_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x95ac90500_0 .var "data", 7 0;
v0x95ac905a0_0 .net "in_clock", 0 0, v0x95ac90f00_0;  1 drivers
v0x95ac90640_0 .net "in_data", 7 0, v0x95ac90fa0_0;  1 drivers
v0x95ac906e0_0 .net "in_put", 0 0, v0x95ac91040_0;  1 drivers
v0x95ac90780_0 .net "in_reset", 0 0, v0x95ac910e0_0;  1 drivers
v0x95ac90820_0 .net "in_take", 0 0, v0x95ac91180_0;  1 drivers
v0x95ac908c0 .array "memory", 15 0, 7 0;
v0x95ac90960_0 .net "out_data", 7 0, L_0x95b4340e0;  alias, 1 drivers
v0x95ac90a00_0 .net "out_empty", 0 0, L_0x95ac91400;  alias, 1 drivers
v0x95ac90aa0_0 .net "out_full", 0 0, L_0x95b434070;  alias, 1 drivers
v0x95ac90b40_0 .net "read_address", 3 0, L_0x95b4300a0;  1 drivers
v0x95ac90be0_0 .net "write_address", 3 0, L_0x95b430000;  1 drivers
S_0x1010d07b0 .scope module, "controller" "fifo_controller" 3 19, 4 1 0, S_0x1010d0630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_clock";
    .port_info 1 /INPUT 1 "in_reset";
    .port_info 2 /INPUT 1 "in_take";
    .port_info 3 /INPUT 1 "in_put";
    .port_info 4 /OUTPUT 1 "out_empty";
    .port_info 5 /OUTPUT 1 "out_full";
    .port_info 6 /OUTPUT 4 "out_write_pointer";
    .port_info 7 /OUTPUT 4 "out_read_pointer";
P_0x95ac04180 .param/l "FIFO_ASIZE" 0 4 2, +C4<00000000000000000000000000000100>;
L_0x95b434000 .functor XOR 1, L_0x95b430280, L_0x95b430320, C4<0>, C4<0>;
L_0x95b434070 .functor AND 1, L_0x95ac914a0, L_0x95b434000, C4<1>, C4<1>;
v0x1010d7290_0 .net *"_ivl_10", 0 0, L_0x95ac914a0;  1 drivers
v0x1010d7330_0 .net *"_ivl_13", 0 0, L_0x95b430280;  1 drivers
v0x1010d73d0_0 .net *"_ivl_15", 0 0, L_0x95b430320;  1 drivers
v0x1010d7470_0 .net *"_ivl_16", 0 0, L_0x95b434000;  1 drivers
v0x1010d7510_0 .net *"_ivl_7", 3 0, L_0x95b430140;  1 drivers
v0x1010da4a0_0 .net *"_ivl_9", 3 0, L_0x95b4301e0;  1 drivers
v0x1010da540_0 .net "in_clock", 0 0, v0x95ac90f00_0;  alias, 1 drivers
v0x1010da5e0_0 .net "in_put", 0 0, v0x95ac91040_0;  alias, 1 drivers
v0x95ac90000_0 .net "in_reset", 0 0, v0x95ac910e0_0;  alias, 1 drivers
v0x95ac900a0_0 .net "in_take", 0 0, v0x95ac91180_0;  alias, 1 drivers
v0x95ac90140_0 .net "out_empty", 0 0, L_0x95ac91400;  alias, 1 drivers
v0x95ac901e0_0 .net "out_full", 0 0, L_0x95b434070;  alias, 1 drivers
v0x95ac90280_0 .net "out_read_pointer", 3 0, L_0x95b4300a0;  alias, 1 drivers
v0x95ac90320_0 .net "out_write_pointer", 3 0, L_0x95b430000;  alias, 1 drivers
v0x95ac903c0_0 .var "read_pointer", 4 0;
v0x95ac90460_0 .var "write_pointer", 4 0;
E_0x1010de540 .event posedge, v0x1010da540_0;
L_0x95b430000 .part v0x95ac90460_0, 0, 4;
L_0x95b4300a0 .part v0x95ac903c0_0, 0, 4;
L_0x95ac91400 .cmp/eq 5, v0x95ac903c0_0, v0x95ac90460_0;
L_0x95b430140 .part v0x95ac903c0_0, 0, 4;
L_0x95b4301e0 .part v0x95ac90460_0, 0, 4;
L_0x95ac914a0 .cmp/eq 4, L_0x95b430140, L_0x95b4301e0;
L_0x95b430280 .part v0x95ac903c0_0, 4, 1;
L_0x95b430320 .part v0x95ac90460_0, 4, 1;
S_0x1010df920 .scope task, "step" "step" 2 33, 2 33 0, S_0x1010dd170;
 .timescale 0 0;
v0x95ac90c80_0 .var "data", 7 0;
v0x95ac90d20_0 .var "put", 0 0;
v0x95ac90dc0_0 .var "take", 0 0;
TD_tb_fifo.step ;
    %load/vec4 v0x95ac90d20_0;
    %store/vec4 v0x95ac91040_0, 0, 1;
    %load/vec4 v0x95ac90dc0_0;
    %store/vec4 v0x95ac91180_0, 0, 1;
    %load/vec4 v0x95ac90c80_0;
    %store/vec4 v0x95ac90fa0_0, 0, 8;
    %delay 10, 0;
    %end;
    .scope S_0x1010d07b0;
T_1 ;
    %wait E_0x1010de540;
    %load/vec4 v0x95ac90000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x95ac903c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x95ac90460_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x95ac90140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x1010da5e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x95ac900a0_0;
    %inv;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x95ac90460_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x95ac90460_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x1010da5e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.9, 9;
    %load/vec4 v0x95ac900a0_0;
    %and;
T_1.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %load/vec4 v0x95ac90460_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x95ac90460_0, 0;
    %load/vec4 v0x95ac903c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x95ac903c0_0, 0;
T_1.7 ;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x95ac901e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x95ac900a0_0;
    %load/vec4 v0x1010da5e0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %load/vec4 v0x95ac903c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x95ac903c0_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0x1010da5e0_0;
    %load/vec4 v0x95ac900a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %load/vec4 v0x95ac90460_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x95ac90460_0, 0;
    %load/vec4 v0x95ac903c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x95ac903c0_0, 0;
T_1.14 ;
T_1.13 ;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x95ac900a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %load/vec4 v0x95ac903c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x95ac903c0_0, 0;
T_1.16 ;
    %load/vec4 v0x1010da5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %load/vec4 v0x95ac90460_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x95ac90460_0, 0;
T_1.18 ;
T_1.11 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1010d0630;
T_2 ;
    %wait E_0x1010de540;
    %load/vec4 v0x95ac90780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x95ac90500_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x95ac90820_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0x95ac90a00_0;
    %inv;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x95ac90b40_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x95ac908c0, 4;
    %assign/vec4 v0x95ac90500_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x95ac90500_0;
    %assign/vec4 v0x95ac90500_0, 0;
T_2.3 ;
T_2.1 ;
    %load/vec4 v0x95ac906e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %load/vec4 v0x95ac90aa0_0;
    %inv;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x95ac90640_0;
    %load/vec4 v0x95ac90be0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x95ac908c0, 0, 4;
T_2.5 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1010dd170;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x95ac90f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x95ac910e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x95ac91040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x95ac91180_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x95ac90fa0_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x1010dd170;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x95ac90f00_0;
    %inv;
    %store/vec4 v0x95ac90f00_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1010dd170;
T_5 ;
    %vpi_call 2 45 "$dumpfile", "tb_fifo.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1010dd170 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x95ac910e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x95ac90d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x95ac90dc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x95ac90c80_0, 0, 8;
    %fork TD_tb_fifo.step, S_0x1010df920;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x95ac910e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x95ac90d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x95ac90dc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x95ac90c80_0, 0, 8;
    %fork TD_tb_fifo.step, S_0x1010df920;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x95ac90d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x95ac90dc0_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x95ac90c80_0, 0, 8;
    %fork TD_tb_fifo.step, S_0x1010df920;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x95ac90d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x95ac90dc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x95ac90c80_0, 0, 8;
    %fork TD_tb_fifo.step, S_0x1010df920;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x95ac90d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x95ac90dc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x95ac90c80_0, 0, 8;
    %fork TD_tb_fifo.step, S_0x1010df920;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x95ac90d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x95ac90dc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x95ac90c80_0, 0, 8;
    %fork TD_tb_fifo.step, S_0x1010df920;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x95ac90e60_0, 0, 32;
T_5.0 ; Top of for-loop
    %load/vec4 v0x95ac90e60_0;
    %pad/s 36;
    %cmpi/s 16, 0, 36;
	  %jmp/0xz T_5.1, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x95ac90d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x95ac90dc0_0, 0, 1;
    %load/vec4 v0x95ac90e60_0;
    %pad/s 8;
    %store/vec4 v0x95ac90c80_0, 0, 8;
    %fork TD_tb_fifo.step, S_0x1010df920;
    %join;
T_5.2 ; for-loop step statement
    %load/vec4 v0x95ac90e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x95ac90e60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x95ac90d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x95ac90dc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x95ac90c80_0, 0, 8;
    %fork TD_tb_fifo.step, S_0x1010df920;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x95ac90d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x95ac90dc0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x95ac90c80_0, 0, 8;
    %fork TD_tb_fifo.step, S_0x1010df920;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x95ac90d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x95ac90dc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x95ac90c80_0, 0, 8;
    %fork TD_tb_fifo.step, S_0x1010df920;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x95ac90e60_0, 0, 32;
T_5.3 ; Top of for-loop
    %load/vec4 v0x95ac90e60_0;
    %cmpi/s 3, 0, 32;
	  %jmp/0xz T_5.4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x95ac90d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x95ac90dc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x95ac90c80_0, 0, 8;
    %fork TD_tb_fifo.step, S_0x1010df920;
    %join;
T_5.5 ; for-loop step statement
    %load/vec4 v0x95ac90e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x95ac90e60_0, 0, 32;
    %jmp T_5.3;
T_5.4 ; for-loop exit label
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x95ac90d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x95ac90dc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x95ac90c80_0, 0, 8;
    %fork TD_tb_fifo.step, S_0x1010df920;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x95ac90d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x95ac90dc0_0, 0, 1;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x95ac90c80_0, 0, 8;
    %fork TD_tb_fifo.step, S_0x1010df920;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x95ac90d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x95ac90dc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x95ac90c80_0, 0, 8;
    %fork TD_tb_fifo.step, S_0x1010df920;
    %join;
    %delay 50, 0;
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_fifo.v";
    "fifo.v";
    "././fifo_controller.v";
