# ðŸ–¥ï¸ RISC-V SoC Tapeout Program VSD

Welcome to my ongoing journey in the **RISC-V SoC Tapeout Program VSD**, where I explore the complete 20-week process of SoC design and silicon tapeout.

This program represents one of Indiaâ€™s largest collaborative efforts, involving thousands of participants working to advance the nationâ€™s semiconductor ecosystem through hands-on learning and real-world chip design.

---

## ðŸŒŸ About This Program

The RISC-V SoC Tapeout Program VSD offers practical exposure to designing, synthesizing, and physically implementing a System-on-Chip using a blend of open-source and professional EDA tools.

Throughout this program, participants gain in-depth experience across the full RTL-to-GDSII design flow, collaborating with academic mentors, industry leaders, and foundry experts.

---

## ðŸŽ¯ Objectives & Scope

| Aspect             | Details                                                                                  |
|--------------------|------------------------------------------------------------------------------------------|
| ðŸŽ“ Learning Path   | A structured 20-week course covering RTL development, synthesis, physical design, and tapeout  |
| ðŸ› ï¸ Tools Ecosystem | Utilizes powerful open-source and industry-grade EDA tools (Yosys, OpenLane, Magic, etc.) |
| ðŸ­ Industry Focus   | Applies real-world semiconductor design techniques and silicon manufacturing standards   |
| ðŸ¤ Collaboration   | Nationwide participation fostering teamwork among academia, industry, and foundries      |
| ðŸ“ˆ Scale            | Over 3500 skilled contributors helping propel Indiaâ€™s semiconductor self-reliance         |
| ðŸ‡®ðŸ‡³ National Drive  | Building talent and infrastructure for Indiaâ€™s semiconductor technology ecosystem       |

---

## ðŸ“… Weekly Milestones

This repository tracks my progress through weekly modules, highlighting:

- Task breakdowns and milestones achieved  
- Toolchain installation and validation  
- RTL coding, simulation, and verification  
- Synthesis and place-and-route stages  
- Layout design, verification, and final tapeout preparations  

Weekly folders encompass all relevant work including code, scripts, and documentation.

---

## ðŸ™ Gratitude

I, **Sai Charan Malyala**, sincerely thank **Kunal Ghosh** and the whole **VLSI System Design (VSD)** team for their guidance and support throughout this transformative learning journey.

---

## ðŸš€ Stay Connected

Follow my progress, learnings, and discoveries as I advance through the RISC-V SoC Tapeout Program VSD!

**ðŸ‘¨â€ðŸ’» Participant:** Sai Charan Malyala

---

> *This README serves as my personal log and record of accomplishments in the RISC-V SoC Tapeout Program.*
