Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Wed Sep 24 23:25:17 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt Lab3_impl_1.twr Lab3_impl_1.udb -gui -msgset C:/Users/rdesantos/Downloads/Lab3/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {IntOsc} -period 166.667 [get_pins {hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 89.0569%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 4 Start Points         |           Type           
-------------------------------------------------------------------
FSM1/Sw1_i0_i3/Q                        |          No required time
FSM1/Sw1_i0_i2/Q                        |          No required time
FSM1/Sw1_i0_i1/Q                        |          No required time
FSM1/Sw1_i0_i0/Q                        |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         4
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{FSM1/State_FSM_i0/SR   FSM1/State_FSM_i2/SR}                           
                                        |           No arrival time
{FSM1/State_FSM_i15/SR   FSM1/State_FSM_i13/SR}                           
                                        |           No arrival time
{FSM1/Sw2_i0/SR   FSM1/Sw2_i1/SR}       |           No arrival time
{FSM1/State_FSM_i14/SR   FSM1/State_FSM_i12/SR}                           
                                        |           No arrival time
{FSM1/State_FSM_i11/SR   FSM1/State_FSM_i10/SR}                           
                                        |           No arrival time
{FSM1/State_FSM_i9/SR   FSM1/State_FSM_i1/SR}                           
                                        |           No arrival time
{FSM1/State_FSM_i8/SR   FSM1/State_FSM_i7/SR}                           
                                        |           No arrival time
{FSM1/State_FSM_i6/SR   FSM1/State_FSM_i5/SR}                           
                                        |           No arrival time
{FSM1/State_FSM_i4/SR   FSM1/State_FSM_i3/SR}                           
                                        |           No arrival time
{FSM1/Sw1_i0_i3/SR   FSM1/Sw1_i0_i2/SR} |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        41
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
Rows[0]                                 |                     input
Rows[1]                                 |                     input
Rows[2]                                 |                     input
Rows[3]                                 |                     input
Reset                                   |                     input
En2                                     |                    output
En1                                     |                    output
Seg[0]                                  |                    output
Seg[1]                                  |                    output
Seg[2]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        18
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "IntOsc"
=======================
create_clock -name {IntOsc} -period 166.667 [get_pins {hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock IntOsc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From IntOsc                            |             Target |         166.667 ns |          6.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc.osc_inst/CLKHF (MPW)             |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
keypad1/KeyVal__i3/D                     |  149.669 ns 
keypad1/KeyVal__i10/D                    |  151.004 ns 
FSM1/State_FSM_i6/D                      |  151.189 ns 
{keypad1/KeyVal__i6/SP   keypad1/KeyVal__i7/SP}              
                                         |  151.374 ns 
{keypad1/KeyVal__i3/SP   keypad1/KeyVal__i2/SP}              
                                         |  151.374 ns 
{keypad1/KeyVal__i1/SP   keypad1/KeyVal__i0/SP}              
                                         |  151.374 ns 
{keypad1/KeyVal__i4/SP   keypad1/KeyVal__i5/SP}              
                                         |  151.374 ns 
{keypad1/KeyVal__i11/SP   keypad1/KeyVal__i10/SP}              
                                         |  151.374 ns 
FSM1/State_FSM_i5/D                      |  151.453 ns 
FSM1/State_FSM_i4/D                      |  151.969 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : keypad1/count_255__i4/Q  (SLICE_R15C5B)
Path End         : keypad1/KeyVal__i3/D  (SLICE_R15C9B)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 7
Delay Ratio      : 75.2% (route), 24.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 149.668 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  87      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                  5.499  87      
{keypad1/count_255__i5/CK   keypad1/count_255__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
keypad1/count_255__i4/CK->keypad1/count_255__i4/Q
                                          SLICE_R15C5B       CLK_TO_Q1_DELAY     1.388                  6.887  2       
keypad1/count[4]                                             NET DELAY           3.331                 10.218  2       
keypad1/i2285_4_lut/A->keypad1/i2285_4_lut/Z
                                          SLICE_R14C7D       A0_TO_F0_DELAY      0.476                 10.694  1       
keypad1/n2803                                                NET DELAY           0.304                 10.998  1       
keypad1/i9_4_lut/D->keypad1/i9_4_lut/Z    SLICE_R14C7D       C1_TO_F1_DELAY      0.449                 11.447  1       
keypad1/n21                                                  NET DELAY           2.168                 13.615  1       
keypad1/i2592_4_lut/B->keypad1/i2592_4_lut/Z
                                          SLICE_R15C7B       D0_TO_F0_DELAY      0.476                 14.091  24      
keypad1/n33                                                  NET DELAY           0.304                 14.395  24      
keypad1/i2_3_lut/B->keypad1/i2_3_lut/Z    SLICE_R15C7B       C1_TO_F1_DELAY      0.449                 14.844  11      
keypad1/Db1/n2                                               NET DELAY           3.027                 17.871  11      
keypad1/Db1/i1_3_lut_4_lut/D->keypad1/Db1/i1_3_lut_4_lut/Z
                                          SLICE_R16C9B       C0_TO_F0_DELAY      0.449                 18.320  2       
keypad1/Db1/n2615                                            NET DELAY           3.503                 21.823  2       
keypad1/i1_2_lut_3_lut_adj_13/C->keypad1/i1_2_lut_3_lut_adj_13/Z
                                          SLICE_R15C9B       C0_TO_F0_DELAY      0.476                 22.299  1       
keypad1/n2617                                                NET DELAY           0.000                 22.299  1       
keypad1/KeyVal__i3/D                                         ENDPOINT            0.000                 22.299  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  87      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                172.165  87      
{keypad1/KeyVal__i3/CK   keypad1/KeyVal__i2/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.198)                171.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.967  
Arrival Time                                                                                        -(22.298)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  149.668  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : keypad1/count_255__i4/Q  (SLICE_R15C5B)
Path End         : keypad1/KeyVal__i10/D  (SLICE_R16C9A)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 7
Delay Ratio      : 73.1% (route), 26.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 151.003 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  87      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                  5.499  87      
{keypad1/count_255__i5/CK   keypad1/count_255__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
keypad1/count_255__i4/CK->keypad1/count_255__i4/Q
                                          SLICE_R15C5B       CLK_TO_Q1_DELAY     1.388                  6.887  2       
keypad1/count[4]                                             NET DELAY           3.331                 10.218  2       
keypad1/i2285_4_lut/A->keypad1/i2285_4_lut/Z
                                          SLICE_R14C7D       A0_TO_F0_DELAY      0.476                 10.694  1       
keypad1/n2803                                                NET DELAY           0.304                 10.998  1       
keypad1/i9_4_lut/D->keypad1/i9_4_lut/Z    SLICE_R14C7D       C1_TO_F1_DELAY      0.449                 11.447  1       
keypad1/n21                                                  NET DELAY           2.168                 13.615  1       
keypad1/i2592_4_lut/B->keypad1/i2592_4_lut/Z
                                          SLICE_R15C7B       D0_TO_F0_DELAY      0.476                 14.091  24      
keypad1/n33                                                  NET DELAY           0.304                 14.395  24      
keypad1/i2_3_lut/B->keypad1/i2_3_lut/Z    SLICE_R15C7B       C1_TO_F1_DELAY      0.449                 14.844  11      
keypad1/Db1/n2                                               NET DELAY           3.027                 17.871  11      
keypad1/Db1/i1_3_lut_4_lut/D->keypad1/Db1/i1_3_lut_4_lut/Z
                                          SLICE_R16C9B       C0_TO_F0_DELAY      0.449                 18.320  2       
keypad1/Db1/n2615                                            NET DELAY           2.168                 20.488  2       
keypad1/i1_2_lut_adj_5/B->keypad1/i1_2_lut_adj_5/Z
                                          SLICE_R16C9A       D1_TO_F1_DELAY      0.476                 20.964  1       
keypad1/n2616                                                NET DELAY           0.000                 20.964  1       
keypad1/KeyVal__i10/D                                        ENDPOINT            0.000                 20.964  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  87      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                172.165  87      
{keypad1/KeyVal__i11/CK   keypad1/KeyVal__i10/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.198)                171.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.967  
Arrival Time                                                                                        -(20.963)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  151.003  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : keypad1/KeyVal__i4/Q  (SLICE_R15C9A)
Path End         : FSM1/State_FSM_i6/D  (SLICE_R19C8C)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 6
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 151.188 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  87      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                  5.499  87      
{keypad1/KeyVal__i4/CK   keypad1/KeyVal__i5/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
keypad1/KeyVal__i4/CK->keypad1/KeyVal__i4/Q
                                          SLICE_R15C9A       CLK_TO_Q0_DELAY     1.388                  6.887  6       
keypad1/KeyVal[4]                                            NET DELAY           3.926                 10.813  6       
keypad1/equal_19_i22_2_lut_4_lut/A->keypad1/equal_19_i22_2_lut_4_lut/Z
                                          SLICE_R18C8A       A0_TO_F0_DELAY      0.449                 11.262  3       
keypad1/n22                                                  NET DELAY           2.168                 13.430  3       
keypad1/i1_2_lut/A->keypad1/i1_2_lut/Z    SLICE_R17C8A       D1_TO_F1_DELAY      0.476                 13.906  3       
keypad1/n7                                                   NET DELAY           0.304                 14.210  3       
keypad1.i1258_2_lut_3_lut/D->keypad1.i1258_2_lut_3_lut/Z
                                          SLICE_R17C8B       C0_TO_F0_DELAY      0.449                 14.659  2       
keypad1/n1515                                                NET DELAY           2.168                 16.827  2       
keypad1/i1_3_lut_4_lut_adj_16/C->keypad1/i1_3_lut_4_lut_adj_16/Z
                                          SLICE_R17C8C       D1_TO_F1_DELAY      0.449                 17.276  2       
keypad1/n2627                                                NET DELAY           3.027                 20.303  2       
FSM1/i2_3_lut_adj_23/A->FSM1/i2_3_lut_adj_23/Z
                                          SLICE_R19C8C       C0_TO_F0_DELAY      0.476                 20.779  1       
FSM1/n2628                                                   NET DELAY           0.000                 20.779  1       
FSM1/State_FSM_i6/D                                          ENDPOINT            0.000                 20.779  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  87      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                172.165  87      
{FSM1/State_FSM_i6/CK   FSM1/State_FSM_i5/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.198)                171.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.967  
Arrival Time                                                                                        -(20.778)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  151.188  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : keypad1/count_255__i4/Q  (SLICE_R15C5B)
Path End         : {keypad1/KeyVal__i6/SP   keypad1/KeyVal__i7/SP}  (SLICE_R16C9C)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 5
Delay Ratio      : 78.7% (route), 21.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 151.373 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  87      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                  5.499  87      
{keypad1/count_255__i5/CK   keypad1/count_255__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
keypad1/count_255__i4/CK->keypad1/count_255__i4/Q
                                          SLICE_R15C5B       CLK_TO_Q1_DELAY     1.388                  6.887  2       
keypad1/count[4]                                             NET DELAY           3.331                 10.218  2       
keypad1/i2285_4_lut/A->keypad1/i2285_4_lut/Z
                                          SLICE_R14C7D       A0_TO_F0_DELAY      0.476                 10.694  1       
keypad1/n2803                                                NET DELAY           0.304                 10.998  1       
keypad1/i9_4_lut/D->keypad1/i9_4_lut/Z    SLICE_R14C7D       C1_TO_F1_DELAY      0.449                 11.447  1       
keypad1/n21                                                  NET DELAY           2.168                 13.615  1       
keypad1/i2592_4_lut/B->keypad1/i2592_4_lut/Z
                                          SLICE_R15C7B       D0_TO_F0_DELAY      0.449                 14.064  24      
keypad1/n33                                                  NET DELAY           2.168                 16.232  24      
keypad1/i2559_4_lut/A->keypad1/i2559_4_lut/Z
                                          SLICE_R16C8C       D0_TO_F0_DELAY      0.449                 16.681  8       
keypad1/n463                                                 NET DELAY           3.913                 20.594  8       
{keypad1/KeyVal__i6/SP   keypad1/KeyVal__i7/SP}
                                                             ENDPOINT            0.000                 20.594  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  87      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                172.165  87      
{keypad1/KeyVal__i6/CK   keypad1/KeyVal__i7/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.198)                171.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.967  
Arrival Time                                                                                        -(20.593)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  151.373  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : keypad1/count_255__i4/Q  (SLICE_R15C5B)
Path End         : {keypad1/KeyVal__i3/SP   keypad1/KeyVal__i2/SP}  (SLICE_R15C9B)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 5
Delay Ratio      : 78.7% (route), 21.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 151.373 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  87      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                  5.499  87      
{keypad1/count_255__i5/CK   keypad1/count_255__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
keypad1/count_255__i4/CK->keypad1/count_255__i4/Q
                                          SLICE_R15C5B       CLK_TO_Q1_DELAY     1.388                  6.887  2       
keypad1/count[4]                                             NET DELAY           3.331                 10.218  2       
keypad1/i2285_4_lut/A->keypad1/i2285_4_lut/Z
                                          SLICE_R14C7D       A0_TO_F0_DELAY      0.476                 10.694  1       
keypad1/n2803                                                NET DELAY           0.304                 10.998  1       
keypad1/i9_4_lut/D->keypad1/i9_4_lut/Z    SLICE_R14C7D       C1_TO_F1_DELAY      0.449                 11.447  1       
keypad1/n21                                                  NET DELAY           2.168                 13.615  1       
keypad1/i2592_4_lut/B->keypad1/i2592_4_lut/Z
                                          SLICE_R15C7B       D0_TO_F0_DELAY      0.449                 14.064  24      
keypad1/n33                                                  NET DELAY           2.168                 16.232  24      
keypad1/i2559_4_lut/A->keypad1/i2559_4_lut/Z
                                          SLICE_R16C8C       D0_TO_F0_DELAY      0.449                 16.681  8       
keypad1/n463                                                 NET DELAY           3.913                 20.594  8       
{keypad1/KeyVal__i3/SP   keypad1/KeyVal__i2/SP}
                                                             ENDPOINT            0.000                 20.594  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  87      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                172.165  87      
{keypad1/KeyVal__i3/CK   keypad1/KeyVal__i2/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.198)                171.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.967  
Arrival Time                                                                                        -(20.593)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  151.373  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : keypad1/count_255__i4/Q  (SLICE_R15C5B)
Path End         : {keypad1/KeyVal__i1/SP   keypad1/KeyVal__i0/SP}  (SLICE_R15C9C)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 5
Delay Ratio      : 78.7% (route), 21.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 151.373 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  87      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                  5.499  87      
{keypad1/count_255__i5/CK   keypad1/count_255__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
keypad1/count_255__i4/CK->keypad1/count_255__i4/Q
                                          SLICE_R15C5B       CLK_TO_Q1_DELAY     1.388                  6.887  2       
keypad1/count[4]                                             NET DELAY           3.331                 10.218  2       
keypad1/i2285_4_lut/A->keypad1/i2285_4_lut/Z
                                          SLICE_R14C7D       A0_TO_F0_DELAY      0.476                 10.694  1       
keypad1/n2803                                                NET DELAY           0.304                 10.998  1       
keypad1/i9_4_lut/D->keypad1/i9_4_lut/Z    SLICE_R14C7D       C1_TO_F1_DELAY      0.449                 11.447  1       
keypad1/n21                                                  NET DELAY           2.168                 13.615  1       
keypad1/i2592_4_lut/B->keypad1/i2592_4_lut/Z
                                          SLICE_R15C7B       D0_TO_F0_DELAY      0.449                 14.064  24      
keypad1/n33                                                  NET DELAY           2.168                 16.232  24      
keypad1/i2559_4_lut/A->keypad1/i2559_4_lut/Z
                                          SLICE_R16C8C       D0_TO_F0_DELAY      0.449                 16.681  8       
keypad1/n463                                                 NET DELAY           3.913                 20.594  8       
{keypad1/KeyVal__i1/SP   keypad1/KeyVal__i0/SP}
                                                             ENDPOINT            0.000                 20.594  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  87      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                172.165  87      
{keypad1/KeyVal__i1/CK   keypad1/KeyVal__i0/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.198)                171.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.967  
Arrival Time                                                                                        -(20.593)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  151.373  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : keypad1/count_255__i4/Q  (SLICE_R15C5B)
Path End         : {keypad1/KeyVal__i4/SP   keypad1/KeyVal__i5/SP}  (SLICE_R15C9A)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 5
Delay Ratio      : 78.7% (route), 21.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 151.373 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  87      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                  5.499  87      
{keypad1/count_255__i5/CK   keypad1/count_255__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
keypad1/count_255__i4/CK->keypad1/count_255__i4/Q
                                          SLICE_R15C5B       CLK_TO_Q1_DELAY     1.388                  6.887  2       
keypad1/count[4]                                             NET DELAY           3.331                 10.218  2       
keypad1/i2285_4_lut/A->keypad1/i2285_4_lut/Z
                                          SLICE_R14C7D       A0_TO_F0_DELAY      0.476                 10.694  1       
keypad1/n2803                                                NET DELAY           0.304                 10.998  1       
keypad1/i9_4_lut/D->keypad1/i9_4_lut/Z    SLICE_R14C7D       C1_TO_F1_DELAY      0.449                 11.447  1       
keypad1/n21                                                  NET DELAY           2.168                 13.615  1       
keypad1/i2592_4_lut/B->keypad1/i2592_4_lut/Z
                                          SLICE_R15C7B       D0_TO_F0_DELAY      0.449                 14.064  24      
keypad1/n33                                                  NET DELAY           2.168                 16.232  24      
keypad1/i2559_4_lut/A->keypad1/i2559_4_lut/Z
                                          SLICE_R16C8C       D0_TO_F0_DELAY      0.449                 16.681  8       
keypad1/n463                                                 NET DELAY           3.913                 20.594  8       
{keypad1/KeyVal__i4/SP   keypad1/KeyVal__i5/SP}
                                                             ENDPOINT            0.000                 20.594  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  87      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                172.165  87      
{keypad1/KeyVal__i4/CK   keypad1/KeyVal__i5/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.198)                171.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.967  
Arrival Time                                                                                        -(20.593)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  151.373  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : keypad1/count_255__i4/Q  (SLICE_R15C5B)
Path End         : {keypad1/KeyVal__i11/SP   keypad1/KeyVal__i10/SP}  (SLICE_R16C9A)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 5
Delay Ratio      : 78.7% (route), 21.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 151.373 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  87      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                  5.499  87      
{keypad1/count_255__i5/CK   keypad1/count_255__i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
keypad1/count_255__i4/CK->keypad1/count_255__i4/Q
                                          SLICE_R15C5B       CLK_TO_Q1_DELAY     1.388                  6.887  2       
keypad1/count[4]                                             NET DELAY           3.331                 10.218  2       
keypad1/i2285_4_lut/A->keypad1/i2285_4_lut/Z
                                          SLICE_R14C7D       A0_TO_F0_DELAY      0.476                 10.694  1       
keypad1/n2803                                                NET DELAY           0.304                 10.998  1       
keypad1/i9_4_lut/D->keypad1/i9_4_lut/Z    SLICE_R14C7D       C1_TO_F1_DELAY      0.449                 11.447  1       
keypad1/n21                                                  NET DELAY           2.168                 13.615  1       
keypad1/i2592_4_lut/B->keypad1/i2592_4_lut/Z
                                          SLICE_R15C7B       D0_TO_F0_DELAY      0.449                 14.064  24      
keypad1/n33                                                  NET DELAY           2.168                 16.232  24      
keypad1/i2559_4_lut/A->keypad1/i2559_4_lut/Z
                                          SLICE_R16C8C       D0_TO_F0_DELAY      0.449                 16.681  8       
keypad1/n463                                                 NET DELAY           3.913                 20.594  8       
{keypad1/KeyVal__i11/SP   keypad1/KeyVal__i10/SP}
                                                             ENDPOINT            0.000                 20.594  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  87      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                172.165  87      
{keypad1/KeyVal__i11/CK   keypad1/KeyVal__i10/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.198)                171.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.967  
Arrival Time                                                                                        -(20.593)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  151.373  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : keypad1/KeyVal__i4/Q  (SLICE_R15C9A)
Path End         : FSM1/State_FSM_i5/D  (SLICE_R19C8C)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 6
Delay Ratio      : 75.4% (route), 24.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 151.452 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  87      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                  5.499  87      
{keypad1/KeyVal__i4/CK   keypad1/KeyVal__i5/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
keypad1/KeyVal__i4/CK->keypad1/KeyVal__i4/Q
                                          SLICE_R15C9A       CLK_TO_Q0_DELAY     1.388                  6.887  6       
keypad1/KeyVal[4]                                            NET DELAY           3.926                 10.813  6       
keypad1/equal_19_i22_2_lut_4_lut/A->keypad1/equal_19_i22_2_lut_4_lut/Z
                                          SLICE_R18C8A       A0_TO_F0_DELAY      0.449                 11.262  3       
keypad1/n22                                                  NET DELAY           2.168                 13.430  3       
keypad1/i1_2_lut/A->keypad1/i1_2_lut/Z    SLICE_R17C8A       D1_TO_F1_DELAY      0.476                 13.906  3       
keypad1/n7                                                   NET DELAY           0.304                 14.210  3       
keypad1.i1258_2_lut_3_lut/D->keypad1.i1258_2_lut_3_lut/Z
                                          SLICE_R17C8B       C0_TO_F0_DELAY      0.449                 14.659  2       
keypad1/n1515                                                NET DELAY           2.168                 16.827  2       
keypad1/i1_3_lut_4_lut_adj_16/C->keypad1/i1_3_lut_4_lut_adj_16/Z
                                          SLICE_R17C8C       D1_TO_F1_DELAY      0.449                 17.276  2       
keypad1/n2627                                                NET DELAY           2.763                 20.039  2       
FSM1/i2_3_lut_adj_22/A->FSM1/i2_3_lut_adj_22/Z
                                          SLICE_R19C8C       D1_TO_F1_DELAY      0.476                 20.515  1       
FSM1/n2629                                                   NET DELAY           0.000                 20.515  1       
FSM1/State_FSM_i5/D                                          ENDPOINT            0.000                 20.515  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  87      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                172.165  87      
{FSM1/State_FSM_i6/CK   FSM1/State_FSM_i5/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.198)                171.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.967  
Arrival Time                                                                                        -(20.514)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  151.452  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : keypad1/KeyVal__i4/Q  (SLICE_R15C9A)
Path End         : FSM1/State_FSM_i4/D  (SLICE_R16C5A)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 5
Delay Ratio      : 77.9% (route), 22.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 151.968 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  87      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                  5.499  87      
{keypad1/KeyVal__i4/CK   keypad1/KeyVal__i5/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
keypad1/KeyVal__i4/CK->keypad1/KeyVal__i4/Q
                                          SLICE_R15C9A       CLK_TO_Q0_DELAY     1.388                  6.887  6       
keypad1/KeyVal[4]                                            NET DELAY           3.926                 10.813  6       
keypad1/equal_19_i22_2_lut_4_lut/A->keypad1/equal_19_i22_2_lut_4_lut/Z
                                          SLICE_R18C8A       A0_TO_F0_DELAY      0.449                 11.262  3       
keypad1/n22                                                  NET DELAY           2.168                 13.430  3       
keypad1/i1_2_lut/A->keypad1/i1_2_lut/Z    SLICE_R17C8A       D1_TO_F1_DELAY      0.449                 13.879  3       
keypad1/n7                                                   NET DELAY           2.168                 16.047  3       
FSM1/i1_3_lut_4_lut_adj_42/A->FSM1/i1_3_lut_4_lut_adj_42/Z
                                          SLICE_R17C7C       D1_TO_F1_DELAY      0.449                 16.496  2       
FSM1/n2624                                                   NET DELAY           3.027                 19.523  2       
FSM1/i2_3_lut_adj_21/A->FSM1/i2_3_lut_adj_21/Z
                                          SLICE_R16C5A       C0_TO_F0_DELAY      0.476                 19.999  1       
FSM1/n2626                                                   NET DELAY           0.000                 19.999  1       
FSM1/State_FSM_i4/D                                          ENDPOINT            0.000                 19.999  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  87      
DSevSeg/DispMux1/IntOsc                                      NET DELAY           5.499                172.165  87      
{FSM1/State_FSM_i4/CK   FSM1/State_FSM_i3/CK}
                                                             CLOCK PIN           0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.198)                171.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.967  
Arrival Time                                                                                        -(19.998)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  151.968  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
keypad1/State_FSM_i0_i1/D                |    1.743 ns 
keypad1/State_FSM_i0_i3/D                |    1.743 ns 
keypad1/KeyVal__i8/D                     |    1.743 ns 
keypad1/KeyVal__i1/D                     |    1.743 ns 
FSM1/Sw1_i0_i1/D                         |    1.743 ns 
FSM1/Sw1_i0_i0/D                         |    1.743 ns 
FSM1/Sw1_i0_i3/D                         |    1.743 ns 
FSM1/Sw1_i0_i2/D                         |    1.743 ns 
FSM1/State_FSM_i8/D                      |    1.743 ns 
FSM1/State_FSM_i0/D                      |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : keypad1/State_FSM_i0_i0/Q  (SLICE_R15C8B)
Path End         : keypad1/State_FSM_i0_i1/D  (SLICE_R15C8B)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  88      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  88      
{keypad1/State_FSM_i0_i1/CK   keypad1/State_FSM_i0_i0/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
keypad1/State_FSM_i0_i0/CK->keypad1/State_FSM_i0_i0/Q
                                          SLICE_R15C8B       CLK_TO_Q1_DELAY  0.779                  3.863  2       
keypad1/Cols_c_2_N_126[0]                                    NET DELAY        0.712                  4.575  2       
keypad1.SLICE_98/D0->keypad1.SLICE_98/F0  SLICE_R15C8B       D0_TO_F0_DELAY   0.252                  4.827  1       
keypad1.Cols_c_2_N_126[0].sig_006.FeedThruLUT
                                                             NET DELAY        0.000                  4.827  1       
keypad1/State_FSM_i0_i1/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  88      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  88      
{keypad1/State_FSM_i0_i1/CK   keypad1/State_FSM_i0_i0/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : keypad1/State_FSM_i0_i2/Q  (SLICE_R16C6D)
Path End         : keypad1/State_FSM_i0_i3/D  (SLICE_R16C6D)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  88      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  88      
{keypad1/State_FSM_i0_i3/CK   keypad1/State_FSM_i0_i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
keypad1/State_FSM_i0_i2/CK->keypad1/State_FSM_i0_i2/Q
                                          SLICE_R16C6D       CLK_TO_Q1_DELAY  0.779                  3.863  12      
keypad1/Cols_c_2_N_126[2]                                    NET DELAY        0.712                  4.575  12      
keypad1.SLICE_96/D0->keypad1.SLICE_96/F0  SLICE_R16C6D       D0_TO_F0_DELAY   0.252                  4.827  1       
keypad1.Cols_c_2_N_126[2].sig_004.FeedThruLUT
                                                             NET DELAY        0.000                  4.827  1       
keypad1/State_FSM_i0_i3/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  88      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  88      
{keypad1/State_FSM_i0_i3/CK   keypad1/State_FSM_i0_i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : keypad1/State_FSM_i0_i3/Q  (SLICE_R16C6D)
Path End         : keypad1/KeyVal__i8/D  (SLICE_R16C7A)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  88      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  88      
{keypad1/State_FSM_i0_i3/CK   keypad1/State_FSM_i0_i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
keypad1/State_FSM_i0_i3/CK->keypad1/State_FSM_i0_i3/Q
                                          SLICE_R16C6D       CLK_TO_Q0_DELAY  0.779                  3.863  20      
keypad1/Db1/Cols_c_2_N_126[3]                                NET DELAY        0.712                  4.575  20      
keypad1/i1_2_lut_3_lut_4_lut_adj_10/B->keypad1/i1_2_lut_3_lut_4_lut_adj_10/Z
                                          SLICE_R16C7A       D0_TO_F0_DELAY   0.252                  4.827  1       
keypad1/n1108                                                NET DELAY        0.000                  4.827  1       
keypad1/KeyVal__i8/D                                         ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  88      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  88      
{keypad1/KeyVal__i8/CK   keypad1/KeyVal__i9/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : keypad1/State_FSM_i0_i1/Q  (SLICE_R15C8B)
Path End         : keypad1/KeyVal__i1/D  (SLICE_R15C9C)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  88      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  88      
{keypad1/State_FSM_i0_i1/CK   keypad1/State_FSM_i0_i0/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
keypad1/State_FSM_i0_i1/CK->keypad1/State_FSM_i0_i1/Q
                                          SLICE_R15C8B       CLK_TO_Q0_DELAY  0.779                  3.863  10      
keypad1/Db3/Cols_c_2_N_126[1]                                NET DELAY        0.712                  4.575  10      
keypad1/i1_2_lut_3_lut/B->keypad1/i1_2_lut_3_lut/Z
                                          SLICE_R15C9C       D0_TO_F0_DELAY   0.252                  4.827  1       
keypad1/n2601                                                NET DELAY        0.000                  4.827  1       
keypad1/KeyVal__i1/D                                         ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  88      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  88      
{keypad1/KeyVal__i1/CK   keypad1/KeyVal__i0/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FSM1/Sw2_i1/Q  (SLICE_R18C5D)
Path End         : FSM1/Sw1_i0_i1/D  (SLICE_R19C5A)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  88      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  88      
{FSM1/Sw2_i0/CK   FSM1/Sw2_i1/CK}                            CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
FSM1/Sw2_i1/CK->FSM1/Sw2_i1/Q             SLICE_R18C5D       CLK_TO_Q1_DELAY  0.779                  3.863  3       
DSevSeg/DispMux1/Sw2[1]                                      NET DELAY        0.712                  4.575  3       
SLICE_73/D0->SLICE_73/F0                  SLICE_R19C5A       D0_TO_F0_DELAY   0.252                  4.827  1       
Sw2[1].sig_002.FeedThruLUT                                   NET DELAY        0.000                  4.827  1       
FSM1/Sw1_i0_i1/D                                             ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  88      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  88      
{FSM1/Sw1_i0_i1/CK   FSM1/Sw1_i0_i0/CK}                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FSM1/Sw2_i0/Q  (SLICE_R18C5D)
Path End         : FSM1/Sw1_i0_i0/D  (SLICE_R19C5A)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  88      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  88      
{FSM1/Sw2_i0/CK   FSM1/Sw2_i1/CK}                            CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
FSM1/Sw2_i0/CK->FSM1/Sw2_i0/Q             SLICE_R18C5D       CLK_TO_Q0_DELAY  0.779                  3.863  3       
DSevSeg/DispMux1/Sw2[0]                                      NET DELAY        0.712                  4.575  3       
SLICE_73/D1->SLICE_73/F1                  SLICE_R19C5A       D1_TO_F1_DELAY   0.252                  4.827  1       
Sw2[0].sig_003.FeedThruLUT                                   NET DELAY        0.000                  4.827  1       
FSM1/Sw1_i0_i0/D                                             ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  88      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  88      
{FSM1/Sw1_i0_i1/CK   FSM1/Sw1_i0_i0/CK}                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FSM1/Sw2_i3/Q  (SLICE_R17C5D)
Path End         : FSM1/Sw1_i0_i3/D  (SLICE_R17C6A)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  88      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  88      
{FSM1/Sw2_i3/CK   FSM1/Sw2_i2/CK}                            CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
FSM1/Sw2_i3/CK->FSM1/Sw2_i3/Q             SLICE_R17C5D       CLK_TO_Q0_DELAY  0.779                  3.863  3       
DSevSeg/DispMux1/Sw2[3]                                      NET DELAY        0.712                  4.575  3       
SLICE_71/D0->SLICE_71/F0                  SLICE_R17C6A       D0_TO_F0_DELAY   0.252                  4.827  1       
Sw2[3].sig_000.FeedThruLUT                                   NET DELAY        0.000                  4.827  1       
FSM1/Sw1_i0_i3/D                                             ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  88      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  88      
{FSM1/Sw1_i0_i3/CK   FSM1/Sw1_i0_i2/CK}                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FSM1/Sw2_i2/Q  (SLICE_R17C5D)
Path End         : FSM1/Sw1_i0_i2/D  (SLICE_R17C6A)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  88      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  88      
{FSM1/Sw2_i3/CK   FSM1/Sw2_i2/CK}                            CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
FSM1/Sw2_i2/CK->FSM1/Sw2_i2/Q             SLICE_R17C5D       CLK_TO_Q1_DELAY  0.779                  3.863  3       
DSevSeg/DispMux1/Sw2[2]                                      NET DELAY        0.712                  4.575  3       
SLICE_71/D1->SLICE_71/F1                  SLICE_R17C6A       D1_TO_F1_DELAY   0.252                  4.827  1       
Sw2[2].sig_001.FeedThruLUT                                   NET DELAY        0.000                  4.827  1       
FSM1/Sw1_i0_i2/D                                             ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  88      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  88      
{FSM1/Sw1_i0_i3/CK   FSM1/Sw1_i0_i2/CK}                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : keypad1/KeyVal__i8/Q  (SLICE_R16C7A)
Path End         : FSM1/State_FSM_i8/D  (SLICE_R17C7D)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  88      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  88      
{keypad1/KeyVal__i8/CK   keypad1/KeyVal__i9/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
keypad1/KeyVal__i8/CK->keypad1/KeyVal__i8/Q
                                          SLICE_R16C7A       CLK_TO_Q0_DELAY  0.779                  3.863  6       
keypad1/KeyVal[8]                                            NET DELAY        0.712                  4.575  6       
FSM1/i2_3_lut_adj_25/B->FSM1/i2_3_lut_adj_25/Z
                                          SLICE_R17C7D       D0_TO_F0_DELAY   0.252                  4.827  1       
FSM1/n2610                                                   NET DELAY        0.000                  4.827  1       
FSM1/State_FSM_i8/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  88      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  88      
{FSM1/State_FSM_i8/CK   FSM1/State_FSM_i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FSM1/State_FSM_i0/Q  (SLICE_R18C7C)
Path End         : FSM1/State_FSM_i0/D  (SLICE_R18C7C)
Source Clock     : IntOsc (R)
Destination Clock: IntOsc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  88      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  88      
{FSM1/State_FSM_i0/CK   FSM1/State_FSM_i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
FSM1/State_FSM_i0/CK->FSM1/State_FSM_i0/Q
                                          SLICE_R18C7C       CLK_TO_Q0_DELAY  0.779                  3.863  3       
FSM1/n195[17]                                                NET DELAY        0.712                  4.575  3       
FSM1/i443_3_lut_3_lut/A->FSM1/i443_3_lut_3_lut/Z
                                          SLICE_R18C7C       D0_TO_F0_DELAY   0.252                  4.827  1       
FSM1/n699                                                    NET DELAY        0.000                  4.827  1       
FSM1/State_FSM_i0/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  88      
DSevSeg/DispMux1/IntOsc                                      NET DELAY        3.084                  3.084  88      
{FSM1/State_FSM_i0/CK   FSM1/State_FSM_i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



