name:                verylog-hs
version:             0.1.0.0
github:              "gokhankici/verylog-hs"
license:             MIT
author:              "Rami Gokhan Kici"
maintainer:          "gokhankici@gmail.com"
copyright:           "2018 Rami Gokhan Kici"

extra-source-files:
- README.md
- ChangeLog.md

synopsis:            Generates the transition relation & verification conditions from a Verilog IR
category:            Hardware Verification

description:         Please see the README on Github at <https://github.com/gokhankici/verylog-hs#readme>

dependencies:
- base >= 4.7 && < 5
- array
- cmdargs
- containers
- directory
- filepath
- lens
- megaparsec
- mtl
- pretty
- process
- semigroups
- unordered-containers
- ansi-terminal
- liquid-fixpoint
- deepseq
- hashable
- fgl
- fgl-visualize
- cmdargs
- random

library:
  source-dirs:           src
  exposed-modules:
  - Verylog.Runner
  ghc-options:
  - -Werror
  - -O2
  - -fdefer-type-errors
  - -fwarn-incomplete-patterns
  - -fwarn-incomplete-record-updates
  - -fwarn-incomplete-uni-patterns
  - -fwarn-missing-signatures
  - -fwarn-monomorphism-restriction
  - -fwarn-name-shadowing
  - -fwarn-orphans
  - -fwarn-overlapping-patterns
  - -fwarn-redundant-constraints
  - -fwarn-tabs
  - -fwarn-unused-binds
  - -fwarn-unused-imports
  - -fwarn-unused-matches

executables:
  iodine:
    main:                Main.hs
    source-dirs:         app-fp
    ghc-options:
    - -threaded
    - -rtsopts
    - -with-rtsopts=-N
    - -Wall
    - -Werror
    - -O2
    dependencies:
    - verylog-hs

tests:
  iodine-test:
    main:                Test.hs
    source-dirs:         test
    ghc-options:
    - -threaded
    - -rtsopts
    - -with-rtsopts=-N
    - -Wall
    - -Werror
    - -O2
    dependencies:
    - verylog-hs
    - hspec
    - hspec-core
