<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en-us">
    <head>
        
        
        <script async src="https://www.googletagmanager.com/gtag/js?id=UA-43779888-1"></script>
        <script>
         window.dataLayer = window.dataLayer || [];
         function gtag(){dataLayer.push(arguments);}
         gtag('js', new Date());

         gtag('config', 'UA-43779888-1');
        </script>
        

        <meta http-equiv="content-type" content="text/html; charset=utf-8" />
        <meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1" />
        <meta name="apple-mobile-web-app-capable" content="yes" />
        <meta name="apple-mobile-web-app-status-bar-style" content="black-translucent" />

        <meta name="twitter:card" content="summary" />
        <meta name="twitter:site" content="@blackenedgold" />
        <meta name="twitter:title" content="ソフトウェアエンジニアがFPGAやってみる | κeenのHappy Hacκing Blog"/>
        <meta name="twitter:description" content="おもしろLT" />

        <title>ソフトウェアエンジニアがFPGAやってみる | κeenのHappy Hacκing Blog</title>
        <link rel="stylesheet" href="//KeenS.github.io/reveal.js/css/reveal.css">
        <link rel='stylesheet' href='//fonts.googleapis.com/css?family=Open+Sans:400,300,600' type='text/css'>
        <link rel="stylesheet" href="//KeenS.github.io/libraries/normalize.3.0.1.css" />
        <link rel="stylesheet" href="//KeenS.github.io/css/liquorice.css" />
        <link rel="stylesheet" href="//KeenS.github.io/highlight.js/styles/agate.css">
        <link rel="stylesheet" href="//KeenS.github.io/css/cleanveal.css" type="text/css" />
        <link rel="apple-touch-icon" sizes="180x180" href="//KeenS.github.io/apple-touch-icon.png">
        <link rel="icon" type="image/png" href="//KeenS.github.io/favicon-32x32.png" sizes="32x32">
        <link rel="icon" type="image/png" href="//KeenS.github.io/favicon-16x16.png" sizes="16x16">
        <link rel="manifest" href="//KeenS.github.io/manifest.json">
        <link rel="mask-icon" href="//KeenS.github.io/safari-pinned-tab.svg" color="#5bbad5">
        <link rel="apple-touch-icon-precomposed" href="//KeenS.github.io/apple-touch-icon-144-precomposed.png" sizes="144x144" />
        <link rel="alternate" href="" type="application/rss+xml" title="κeenのHappy Hacκing Blog" />
        
        <script src="//ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js"></script>
        <script>
         if( window.location.search.match( /print-pdf/gi ) ) {
             var link = document.createElement( 'link' );
             link.rel = 'stylesheet';
             link.type = 'text/css';
             link.href = '\/\/KeenS.github.io\/reveal.js/css/print/pdf.css';
             document.getElementsByTagName( 'head' )[0].appendChild( link );
         }
        </script>
        
    </head>
    <body class="li-body">

<header class="li-page-header" id="page-header">
    <div class="container">
        <div class="row">
            <div class="sixteen columns">
                <div class="li-brand li-left">
                <a href="//KeenS.github.io/">κeenのHappy Hacκing Blog</a> | Lispエイリアンの狂想曲</div>
                <div class="li-menu li-right">
                    <span class="li-menu-icon" onclick="javascript:toggle('menu');">&#9776;</span>
                    <ul id="menu2" class="li-menu-items">
                        
                            <li><a href="//KeenS.github.io/about/"> About </a></li>
                        
                            <li><a href="//KeenS.github.io/index.xml"> Atom </a></li>
                        
                            <li><a href="//KeenS.github.io/post/"> Blog </a></li>
                        
                            <li><a href="//KeenS.github.io/slide/"> Slide </a></li>
                        
                    </ul>
                </div>
            </div>
        </div>
        <div class="row">
            <div class="sixteen columns">
                <ul id="menu" class="li-menu-items li-menu-mobile">
                    
                        <li><a href="//KeenS.github.io/about/"> About </a></li>
                    
                        <li><a href="//KeenS.github.io/index.xml"> Atom </a></li>
                    
                        <li><a href="//KeenS.github.io/post/"> Blog </a></li>
                    
                        <li><a href="//KeenS.github.io/slide/"> Slide </a></li>
                    
                </ul>
            </div>
        </div>
    </div>
</header>






<article id="article-container" class="li-article" style="height: 100%">
    <header id="article-header" class="li-article-header" style="position:fixed;z-index:10;">
        <h1 class="li-article-title">ソフトウェアエンジニアがFPGAやってみる</h1>
        <div class="li-article-meta">
    <time class="li-article-date">2017-03-28</time>
    <ul class="li-article-tag">
    
        <li>
            <a href="//KeenS.github.io/categories/fpga">FPGA</a>
        </li>
    
        <li>
            <a href="//KeenS.github.io/categories/pynq">PYNQ</a>
        </li>
    
        <li>
            <a href="//KeenS.github.io/categories/sotomuki">sotomuki</a>
        </li>
    
</ul>

</div>

    </header>
    <div class="reveal">
        <div class="slides">
            <!-- raw HTML omitted -->
<!-- raw HTML omitted -->
<p>===</p>
<h1 id="about-me">About Me</h1>
<hr>
<p><img src="//KeenS.github.io/images/kappa.png" alt="κeenのアイコン"> <!-- raw HTML omitted --></p>
<ul>
<li>κeen</li>
<li><a href="https://twitter.com/blackenedgold">@blackenedgold</a></li>
<li>Github: <a href="https://github.com/KeenS">KeenS</a></li>
<li><a href="https://idein.jp/">Idein Inc.</a>のエンジニア</li>
<li>Lisp, ML, Rust, Shell Scriptあたりを書きます</li>
</ul>
<p>===</p>
<h1 id="heading">よくある話</h1>
<hr>
<!-- raw HTML omitted -->
<p>===</p>
<h1 id="fpga">FPGAって？</h1>
<hr>
<ul>
<li>Field-Programmable Gate Array</li>
<li>プログラマブルな集積回路
<ul>
<li>オレオレ設計のCPU作ったり</li>
<li>HDMI入力を直でmpg4にエンコードするデバイスとかも</li>
</ul>
</li>
<li>クロックはASIC(ふつうのCPU)より大分遅い</li>
<li>でも上手く嵌れば100倍高速化とか</li>
</ul>
<p>===</p>
<h1 id="pynq">PYNQって？</h1>
<hr>
<ul>
<li><a href="http://store.digilentinc.com/pynq-z1-python-productivity-for-zynq/">PYNQ-Z1 Python Productivity for Zynq - Digilent</a></li>
<li>xilinxのFPGAとARMのチップが載ったSoC</li>
<li>ARMで動いてるPython(Jupyter)からFPGAにロジック焼ける
<ul>
<li>手軽にロジックを試せる</li>
</ul>
</li>
<li>FPGAとの通信はMMIO
<ul>
<li>特定のアドレスのメモリにデータを書くとFPGAに送られる</li>
<li>メモリのデータを読むとFPGAからデータが送られる</li>
</ul>
</li>
</ul>
<p>===</p>
<!-- raw HTML omitted -->
<p>===</p>
<h1 id="heading1">ハードウェアロジック</h1>
<hr>
<ul>
<li>ハードウェア記述言語(HDL)を使う
<ul>
<li>メジャーなのはVHDLとVerilog</li>
<li>今回はVerilogの話</li>
</ul>
</li>
<li>クロックとかレジスタとかワイヤーとか駆使する</li>
<li>電気信号なのでロジックが並列で走る</li>
<li>vivadoというツールでコンパイル
<ul>
<li>Tclで制御も出来る</li>
</ul>
</li>
<li>回路設計とかも</li>
<li>コンパイルは結構遅い…</li>
<li>CPUと通信するときの規格とかも書かなきゃいけない
<ul>
<li>AXI LiteとかAXI Fullとか…</li>
<li>一応自動で生成はしてくれる</li>
</ul>
</li>
</ul>
<p>===</p>
<p><img src="//KeenS.github.io/images/fpga/vivado.png" alt="vivadoのスクショ"> <!-- raw HTML omitted --></p>
<p>===</p>
<h1 id="1">なんか作ってみる1</h1>
<hr>
<ul>
<li>Lチカ</li>
<li><a href="https://www.slideshare.net/marsee101/vivado-and-zybo-linux3">Vivado and zybo linux勉強会資料3</a></li>
<li>↑ロジック焼くとこ以外ほぼこれのまま</li>
<li>ロジックで作ったワイヤーと実際のLEDのワイヤー結んだりして楽しい</li>
<li>AXI LiteでCPUと繋がって間隔変えたり出来る</li>
</ul>
<p>===</p>
<div class="highlight"><pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="kt">reg</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">LED_Display_Counter</span><span class="p">;</span>
<span class="kt">reg</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">LED_Interval_Counter</span><span class="p">;</span>
<span class="kt">reg</span> <span class="n">slv_reg_wren_1d</span><span class="p">;</span>

<span class="c1">// slv_reg_wren_1d generate
</span><span class="c1"></span><span class="k">always</span> <span class="p">@</span><span class="p">(</span><span class="k">posedge</span> <span class="n">S_AXI_ACLK</span><span class="p">)</span> <span class="k">begin</span>
   <span class="k">if</span> <span class="p">(</span><span class="o">~</span><span class="n">S_AXI_ARESETN</span><span class="p">)</span>
       <span class="n">slv_reg_wren_1d</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
   <span class="k">else</span>
       <span class="n">slv_reg_wren_1d</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">slv_reg_wren</span><span class="p">;</span>
<span class="k">end</span>

<span class="c1">// LED_Interval_Counter
</span><span class="c1"></span><span class="k">always</span> <span class="p">@</span><span class="p">(</span><span class="k">posedge</span> <span class="n">S_AXI_ACLK</span><span class="p">)</span> <span class="k">begin</span><span class="o">:</span> <span class="n">proc_LED_Interval_Counter</span>
   <span class="k">if</span> <span class="p">(</span><span class="o">~</span><span class="n">S_AXI_ARESETN</span><span class="p">)</span> <span class="k">begin</span>
       <span class="n">LED_Interval_Counter</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">32</span><span class="mi">&#39;d0</span><span class="p">;</span>
   <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
       <span class="k">if</span> <span class="p">(</span><span class="n">slv_reg0</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="p">)</span> <span class="k">begin</span> <span class="c1">// Enable
</span><span class="c1"></span>           <span class="k">if</span> <span class="p">(</span><span class="n">LED_Interval_Counter</span> <span class="o">=</span><span class="o">=</span> <span class="mh">32</span><span class="mi">&#39;d0</span><span class="p">)</span>
               <span class="n">LED_Interval_Counter</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">slv_reg3</span><span class="p">;</span>
           <span class="k">else</span>
               <span class="n">LED_Interval_Counter</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">LED_Interval_Counter</span> <span class="o">-</span> <span class="mh">32</span><span class="mi">&#39;d1</span><span class="p">;</span>
       <span class="k">end</span> <span class="k">else</span>
           <span class="n">LED_Interval_Counter</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">slv_reg3</span><span class="p">;</span>
   <span class="k">end</span>
<span class="k">end</span>

<span class="c1">/// Counters
</span><span class="c1"></span><span class="c1">// LED_Display_Counter
</span><span class="c1"></span><span class="k">always</span> <span class="p">@</span><span class="p">(</span><span class="k">posedge</span> <span class="n">S_AXI_ACLK</span><span class="p">)</span> <span class="k">begin</span><span class="o">:</span> <span class="n">proc_LED_Display_Counter</span>
   <span class="k">if</span> <span class="p">(</span><span class="o">~</span><span class="n">S_AXI_ARESETN</span><span class="p">)</span> <span class="k">begin</span>
       <span class="n">LED_Display_Counter</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">4</span><span class="mi">&#39;d0</span><span class="p">;</span>
   <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
       <span class="k">if</span> <span class="p">(</span><span class="n">slv_reg_wren_1d</span> <span class="o">&amp;</span><span class="o">&amp;</span> <span class="n">axi_awaddr</span><span class="p">[</span><span class="n">ADDR_LSB</span><span class="o">+</span><span class="nl">OPT_MEM_ADDR_BITS:</span><span class="n">ADDR_LSB</span><span class="p">]</span> <span class="o">=</span><span class="o">=</span> <span class="mh">2</span><span class="mh">&#39;h1</span><span class="p">)</span> <span class="c1">// Counter Load
</span><span class="c1"></span>           <span class="n">LED_Display_Counter</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">slv_reg1</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="p">;</span>
       <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">slv_reg0</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="p">)</span> <span class="k">begin</span>  <span class="c1">// Enable
</span><span class="c1"></span>           <span class="k">if</span> <span class="p">(</span><span class="n">LED_Interval_Counter</span> <span class="o">=</span><span class="o">=</span> <span class="mh">32</span><span class="mi">&#39;d0</span><span class="p">)</span>
               <span class="n">LED_Display_Counter</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">LED_Display_Counter</span> <span class="o">+</span> <span class="mh">4</span><span class="mi">&#39;d1</span><span class="p">;</span>
       <span class="k">end</span>
   <span class="k">end</span>
<span class="k">end</span>

<span class="k">assign</span> <span class="n">LED4bit</span> <span class="o">=</span> <span class="n">LED_Display_Counter</span><span class="p">;</span>
</code></pre></div><p>===</p>
<p><img src="//KeenS.github.io/images/fpga/led4bit.png" alt="jupyterのスクショ"><!-- raw HTML omitted --></p>
<p>===</p>
<h1 id="2">なんか作ってみる2</h1>
<hr>
<ul>
<li>簡易計算機</li>
<li>渡された2値で演算
<ul>
<li>四則演算とか論理演算とか</li>
</ul>
</li>
<li>AXI Liteで通信
<ul>
<li>AXI Liteはレジスタのみ通信可能</li>
</ul>
</li>
</ul>
<p>===</p>
<div class="highlight"><pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="kt">reg</span> <span class="p">[</span><span class="n">C_S_AXI_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">res</span><span class="p">;</span>

<span class="k">always</span> <span class="p">@</span><span class="p">(</span><span class="k">posedge</span> <span class="n">S_AXI_ACLK</span><span class="p">)</span> <span class="k">begin</span>
   <span class="k">if</span> <span class="p">(</span><span class="n">S_AXI_ARESETN</span> <span class="o">=</span><span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">)</span> <span class="k">begin</span>
      <span class="n">res</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">32</span><span class="mh">&#39;h0</span><span class="p">;</span>
   <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">~</span> <span class="n">slv_reg_wren</span><span class="p">)</span>
     <span class="k">begin</span>
        <span class="k">if</span> <span class="p">(</span><span class="n">slv_reg0</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="p">)</span> <span class="k">begin</span>
           <span class="k">case</span> <span class="p">(</span><span class="n">slv_reg1</span><span class="p">)</span>
             <span class="mh">32</span><span class="mh">&#39;h0</span><span class="o">:</span> <span class="n">res</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">slv_reg2</span> <span class="o">+</span> <span class="n">slv_reg3</span><span class="p">;</span>
             <span class="mh">32</span><span class="mh">&#39;h1</span><span class="o">:</span> <span class="n">res</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">slv_reg2</span> <span class="o">-</span> <span class="n">slv_reg3</span><span class="p">;</span>
             <span class="mh">32</span><span class="mh">&#39;h2</span><span class="o">:</span> <span class="n">res</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">slv_reg2</span> <span class="o">*</span> <span class="n">slv_reg3</span><span class="p">;</span>
             <span class="k">default</span><span class="o">:</span> <span class="n">res</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">res</span><span class="p">;</span>
           <span class="k">endcase</span> <span class="c1">// case (slv_reg1)
</span><span class="c1"></span>        <span class="k">end</span>
     <span class="k">end</span>
<span class="k">end</span> <span class="c1">// always @ (posedge S_AXI_ACLK)
</span><span class="c1"></span>
<span class="k">always</span> <span class="p">@</span><span class="p">(</span><span class="k">posedge</span> <span class="n">S_AXI_ACLK</span><span class="p">)</span> <span class="k">begin</span>
   <span class="n">slv_reg4</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">res</span><span class="p">;</span>
   <span class="n">slv_reg0</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">32</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="k">end</span>

</code></pre></div><p>===</p>
<p><img src="//KeenS.github.io/images/fpga/alu.png" alt="jupyterのスクショ"> <!-- raw HTML omitted --></p>
<p>===</p>
<h1 id="3">なんか作ってみる3</h1>
<hr>
<ul>
<li>命令列を受け取って計算</li>
<li>内部で16のレジスタ、プログラムカウンタなど</li>
<li>CPUっぽい動き</li>
<li>CPUとの通信はAXI Full
<ul>
<li>メモリに触れる</li>
</ul>
</li>
</ul>
<p>===</p>
<div class="highlight"><pre class="chroma"><code class="language-verilog" data-lang="verilog"><span class="k">generate</span>
   <span class="k">if</span> <span class="p">(</span><span class="n">USER_NUM_MEM</span> <span class="o">&gt;</span><span class="o">=</span> <span class="mh">1</span><span class="p">)</span>
 <span class="k">begin</span>
    <span class="k">assign</span> <span class="n">mem_select</span>  <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
    <span class="k">assign</span> <span class="n">mem_address</span> <span class="o">=</span> <span class="p">(</span><span class="n">axi_arv_arr_flag</span><span class="o">?</span> <span class="n">axi_araddr</span><span class="p">[</span><span class="n">ADDR_LSB</span><span class="o">+</span><span class="nl">OPT_MEM_ADDR_BITS:</span><span class="n">ADDR_LSB</span><span class="p">]</span><span class="o">:</span><span class="p">(</span><span class="n">axi_awv_awr_flag</span><span class="o">?</span> <span class="n">axi_awaddr</span><span class="p">[</span><span class="n">ADDR_LSB</span><span class="o">+</span><span class="nl">OPT_MEM_ADDR_BITS:</span><span class="n">ADDR_LSB</span><span class="p">]</span><span class="o">:</span><span class="mh">0</span><span class="p">)</span><span class="p">)</span><span class="p">;</span>
 <span class="k">end</span>
<span class="k">endgenerate</span>

<span class="k">function</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">fop</span><span class="p">;</span>
   <span class="k">input</span> <span class="kt">reg</span><span class="p">[</span><span class="n">C_S_AXI_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">opcode</span><span class="p">;</span>
   <span class="n">fop</span> <span class="o">=</span> <span class="n">opcode</span><span class="p">[</span><span class="n">C_S_AXI_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span> <span class="o">-</span><span class="o">:</span> <span class="mh">4</span><span class="p">]</span><span class="p">;</span>
<span class="k">endfunction</span>

<span class="k">function</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">fret</span><span class="p">;</span>
   <span class="k">input</span> <span class="kt">reg</span><span class="p">[</span><span class="n">C_S_AXI_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">opcode</span><span class="p">;</span>
   <span class="n">fret</span> <span class="o">=</span> <span class="n">opcode</span><span class="p">[</span><span class="n">C_S_AXI_DATA_WIDTH</span><span class="o">-</span><span class="mh">5</span> <span class="o">-</span><span class="o">:</span> <span class="mh">4</span><span class="p">]</span><span class="p">;</span>
<span class="k">endfunction</span>

<span class="k">function</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">freg1</span><span class="p">;</span>
   <span class="k">input</span> <span class="kt">reg</span><span class="p">[</span><span class="n">C_S_AXI_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">opcode</span><span class="p">;</span>
   <span class="n">freg1</span> <span class="o">=</span> <span class="n">opcode</span><span class="p">[</span><span class="n">C_S_AXI_DATA_WIDTH</span><span class="o">-</span><span class="mh">9</span> <span class="o">-</span><span class="o">:</span> <span class="mh">4</span><span class="p">]</span><span class="p">;</span>
<span class="k">endfunction</span>

<span class="k">function</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">freg2</span><span class="p">;</span>
   <span class="k">input</span> <span class="kt">reg</span><span class="p">[</span><span class="n">C_S_AXI_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">opcode</span><span class="p">;</span>
   <span class="n">freg2</span> <span class="o">=</span> <span class="n">opcode</span><span class="p">[</span><span class="n">C_S_AXI_DATA_WIDTH</span><span class="o">-</span><span class="mh">13</span> <span class="o">-</span><span class="o">:</span> <span class="mh">4</span><span class="p">]</span><span class="p">;</span>
<span class="k">endfunction</span>

<span class="k">function</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">fconst1</span><span class="p">;</span>
   <span class="k">input</span> <span class="kt">reg</span> <span class="p">[</span><span class="n">C_S_AXI_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">opcode</span><span class="p">;</span>
   <span class="n">fconst1</span> <span class="o">=</span> <span class="n">opcode</span><span class="p">[</span><span class="n">C_S_AXI_DATA_WIDTH</span><span class="o">-</span><span class="mh">13</span> <span class="o">-</span><span class="o">:</span> <span class="mh">16</span><span class="p">]</span><span class="p">;</span>
<span class="k">endfunction</span>

<span class="c1">// implement Block RAM(s)
</span><span class="c1"></span><span class="kt">wire</span>                                 <span class="n">mem_rden</span><span class="p">;</span>
<span class="kt">wire</span>                                 <span class="n">mem_wren</span><span class="p">;</span>
<span class="kt">wire</span> <span class="p">[</span><span class="n">C_S_AXI_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">data_out</span><span class="p">;</span>
<span class="kt">wire</span> <span class="p">[</span><span class="n">C_S_AXI_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">start</span><span class="p">;</span>
<span class="kt">reg</span> <span class="p">[</span><span class="n">C_S_AXI_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">result</span><span class="p">;</span>
<span class="kt">reg</span> <span class="p">[</span><span class="n">C_S_AXI_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">r</span><span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="mh">15</span><span class="p">]</span><span class="p">;</span>
<span class="kt">reg</span> <span class="p">[</span><span class="n">C_S_AXI_ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">pc</span><span class="p">;</span>
<span class="kt">reg</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                            <span class="n">finish</span><span class="p">;</span>
<span class="kt">reg</span> <span class="p">[</span><span class="n">C_S_AXI_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">byte_ram</span> <span class="p">[</span><span class="mh">0</span> <span class="o">:</span> <span class="mh">31</span><span class="p">]</span><span class="p">;</span>
<span class="kt">reg</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                            <span class="n">state</span><span class="p">;</span>
<span class="kt">reg</span> <span class="p">[</span><span class="n">C_S_AXI_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">opword</span><span class="p">;</span>
<span class="kt">reg</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                            <span class="n">op</span><span class="p">;</span>
<span class="kt">reg</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                            <span class="n">ret</span><span class="p">;</span>
<span class="kt">reg</span>                                  <span class="n">reten</span><span class="p">;</span>
<span class="kt">reg</span> <span class="p">[</span><span class="n">C_S_AXI_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">retreg</span><span class="p">;</span>
<span class="kt">reg</span> <span class="p">[</span><span class="n">C_S_AXI_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">reg1</span><span class="p">;</span>
<span class="kt">reg</span> <span class="p">[</span><span class="n">C_S_AXI_DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">reg2</span><span class="p">;</span>
<span class="kt">reg</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                           <span class="n">const1</span><span class="p">;</span>

<span class="k">assign</span> <span class="n">mem_wren</span> <span class="o">=</span> <span class="n">axi_wready</span> <span class="o">&amp;</span><span class="o">&amp;</span> <span class="n">S_AXI_WVALID</span> <span class="p">;</span>

<span class="k">assign</span> <span class="n">mem_rden</span> <span class="o">=</span> <span class="n">axi_arv_arr_flag</span> <span class="p">;</span> <span class="c1">//&amp; ~axi_rvalid
</span><span class="c1"></span>
<span class="k">assign</span> <span class="n">data_out</span> <span class="o">=</span> <span class="n">byte_ram</span><span class="p">[</span><span class="n">mem_address</span><span class="p">]</span><span class="p">;</span>

<span class="k">assign</span> <span class="n">start</span> <span class="o">=</span> <span class="n">byte_ram</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="p">;</span>

<span class="k">localparam</span> <span class="k">integer</span> <span class="n">PC_START</span> <span class="o">=</span> <span class="mh">2</span><span class="p">;</span>

<span class="k">always</span> <span class="p">@</span><span class="p">(</span><span class="k">posedge</span> <span class="n">S_AXI_ACLK</span><span class="p">)</span>
  <span class="k">begin</span>
     <span class="k">if</span> <span class="p">(</span><span class="n">S_AXI_ARESETN</span> <span class="o">=</span><span class="o">=</span> <span class="mh">0</span> <span class="o">|</span><span class="o">|</span> <span class="n">start</span> <span class="o">=</span><span class="o">=</span> <span class="mh">32</span><span class="mb">&#39;b0</span><span class="p">)</span>
       <span class="k">begin</span>
          <span class="n">finish</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
          <span class="n">pc</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">PC_START</span><span class="p">;</span>
          <span class="n">result</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
          <span class="n">state</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
          <span class="n">reten</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
          <span class="n">retreg</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
          <span class="n">ret</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
          <span class="n">reg1</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
          <span class="n">reg2</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
          <span class="n">const1</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
          <span class="n">r</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">r</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
          <span class="n">r</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">r</span><span class="p">[</span><span class="mh">3</span><span class="p">]</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
          <span class="n">r</span><span class="p">[</span><span class="mh">4</span><span class="p">]</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">r</span><span class="p">[</span><span class="mh">5</span><span class="p">]</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
          <span class="n">r</span><span class="p">[</span><span class="mh">6</span><span class="p">]</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">r</span><span class="p">[</span><span class="mh">7</span><span class="p">]</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
          <span class="n">r</span><span class="p">[</span><span class="mh">8</span><span class="p">]</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">r</span><span class="p">[</span><span class="mh">9</span><span class="p">]</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
          <span class="n">r</span><span class="p">[</span><span class="mh">10</span><span class="p">]</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">r</span><span class="p">[</span><span class="mh">11</span><span class="p">]</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
          <span class="n">r</span><span class="p">[</span><span class="mh">12</span><span class="p">]</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">r</span><span class="p">[</span><span class="mh">13</span><span class="p">]</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
          <span class="n">r</span><span class="p">[</span><span class="mh">14</span><span class="p">]</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">r</span><span class="p">[</span><span class="mh">15</span><span class="p">]</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
       <span class="k">end</span>
     <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">finish</span> <span class="o">!</span><span class="o">=</span> <span class="mh">2</span><span class="mi">&#39;d2</span><span class="p">)</span>
       <span class="k">begin</span>
          <span class="k">case</span> <span class="p">(</span><span class="n">state</span><span class="p">)</span>
            <span class="c1">// fetch
</span><span class="c1"></span>            <span class="mh">4</span><span class="mi">&#39;d0</span><span class="o">:</span> <span class="k">begin</span>
               <span class="n">opword</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">byte_ram</span><span class="p">[</span><span class="n">pc</span><span class="p">]</span><span class="p">;</span>
               <span class="n">state</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">4</span><span class="mi">&#39;d1</span><span class="p">;</span>
            <span class="k">end</span>
            <span class="c1">// decode
</span><span class="c1"></span>            <span class="mh">4</span><span class="mi">&#39;d1</span><span class="o">:</span> <span class="k">begin</span>
               <span class="n">op</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">fop</span><span class="p">(</span><span class="n">opword</span><span class="p">)</span><span class="p">;</span>
               <span class="n">ret</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">fret</span><span class="p">(</span><span class="n">opword</span><span class="p">)</span><span class="p">;</span>
               <span class="n">reg1</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">r</span><span class="p">[</span><span class="n">freg1</span><span class="p">(</span><span class="n">opword</span><span class="p">)</span><span class="p">]</span><span class="p">;</span>
               <span class="n">reg2</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">r</span><span class="p">[</span><span class="n">freg2</span><span class="p">(</span><span class="n">opword</span><span class="p">)</span><span class="p">]</span><span class="p">;</span>
               <span class="n">const1</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">fconst1</span><span class="p">(</span><span class="n">opword</span><span class="p">)</span><span class="p">;</span>
               <span class="n">state</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">4</span><span class="mi">&#39;d2</span><span class="p">;</span>
            <span class="k">end</span>
            <span class="c1">//execute
</span><span class="c1"></span>            <span class="mh">4</span><span class="mi">&#39;d2</span><span class="o">:</span> <span class="k">begin</span>
               <span class="k">case</span> <span class="p">(</span><span class="n">op</span><span class="p">)</span>
                 <span class="c1">// add
</span><span class="c1"></span>                 <span class="mh">4</span><span class="mb">&#39;b0000</span><span class="o">:</span> <span class="k">begin</span>
                    <span class="n">retreg</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">reg1</span> <span class="o">+</span> <span class="n">reg2</span><span class="p">;</span>
                    <span class="n">reten</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
                 <span class="k">end</span>
                 <span class="c1">// sub
</span><span class="c1"></span>                 <span class="mh">4</span><span class="mb">&#39;b0001</span><span class="o">:</span> <span class="k">begin</span>
                    <span class="n">retreg</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">reg1</span> <span class="o">-</span> <span class="n">reg2</span><span class="p">;</span>
                    <span class="n">reten</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
                 <span class="k">end</span>
                 <span class="c1">// mul
</span><span class="c1"></span>                 <span class="mh">4</span><span class="mb">&#39;b0010</span><span class="o">:</span> <span class="k">begin</span>
                    <span class="n">retreg</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">reg1</span> <span class="o">*</span> <span class="n">reg2</span><span class="p">;</span>
                    <span class="n">reten</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
                 <span class="k">end</span>
                 <span class="c1">// or
</span><span class="c1"></span>                 <span class="mh">4</span><span class="mb">&#39;b0011</span><span class="o">:</span> <span class="k">begin</span>
                    <span class="n">retreg</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">reg1</span> <span class="o">|</span> <span class="n">reg2</span><span class="p">;</span>
                    <span class="n">reten</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
                 <span class="k">end</span>
                 <span class="c1">// and
</span><span class="c1"></span>                 <span class="mh">4</span><span class="mb">&#39;b0100</span><span class="o">:</span> <span class="k">begin</span>
                    <span class="n">retreg</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">reg1</span> <span class="o">&amp;</span> <span class="n">reg2</span><span class="p">;</span>
                    <span class="n">reten</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
                 <span class="k">end</span>
                 <span class="c1">// xor
</span><span class="c1"></span>                 <span class="mh">4</span><span class="mb">&#39;b0101</span><span class="o">:</span> <span class="k">begin</span>
                    <span class="n">retreg</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">reg1</span> <span class="o">^</span> <span class="n">reg2</span><span class="p">;</span>
                    <span class="n">reten</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
                 <span class="k">end</span>
                 <span class="c1">// add imm
</span><span class="c1"></span>                 <span class="mh">4</span><span class="mb">&#39;b1000</span><span class="o">:</span> <span class="k">begin</span>
                    <span class="n">retreg</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">reg1</span> <span class="o">+</span> <span class="n">const1</span><span class="p">;</span>
                    <span class="n">reten</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
                 <span class="k">end</span>
                 <span class="c1">// sub imm
</span><span class="c1"></span>                 <span class="mh">4</span><span class="mb">&#39;b1001</span><span class="o">:</span> <span class="k">begin</span>
                    <span class="n">retreg</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">reg1</span> <span class="o">-</span> <span class="n">const1</span><span class="p">;</span>
                    <span class="n">reten</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
                 <span class="k">end</span>
                 <span class="c1">// mul imm
</span><span class="c1"></span>                 <span class="mh">4</span><span class="mb">&#39;b1010</span><span class="o">:</span> <span class="k">begin</span>
                    <span class="n">retreg</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">reg1</span> <span class="o">*</span> <span class="n">const1</span><span class="p">;</span>
                    <span class="n">reten</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
                 <span class="k">end</span>
                 <span class="c1">// or imm
</span><span class="c1"></span>                 <span class="mh">4</span><span class="mb">&#39;b1011</span><span class="o">:</span> <span class="k">begin</span>
                    <span class="n">retreg</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">reg1</span> <span class="o">|</span> <span class="n">const1</span><span class="p">;</span>
                    <span class="n">reten</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
                 <span class="k">end</span>
                 <span class="c1">// and imm
</span><span class="c1"></span>                 <span class="mh">4</span><span class="mb">&#39;b1100</span><span class="o">:</span> <span class="k">begin</span>
                    <span class="n">retreg</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">reg1</span> <span class="o">&amp;</span> <span class="n">const1</span><span class="p">;</span>
                    <span class="n">reten</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
                 <span class="k">end</span>
                 <span class="c1">// jz
</span><span class="c1"></span>                 <span class="mh">4</span><span class="mb">&#39;b1101</span><span class="o">:</span> <span class="k">begin</span>
                    <span class="k">if</span> <span class="p">(</span><span class="n">reg1</span> <span class="o">=</span><span class="o">=</span> <span class="mh">32</span><span class="mb">&#39;b0</span><span class="p">)</span>
                      <span class="n">pc</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">const1</span> <span class="o">-</span> <span class="mh">1</span> <span class="o">+</span> <span class="n">PC_START</span><span class="p">;</span>
                    <span class="n">reten</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
                 <span class="k">end</span>
                 <span class="c1">// j
</span><span class="c1"></span>                 <span class="mh">4</span><span class="mb">&#39;b1110</span><span class="o">:</span> <span class="k">begin</span>
                    <span class="n">pc</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">const1</span> <span class="o">-</span> <span class="mh">1</span> <span class="o">+</span> <span class="n">PC_START</span><span class="p">;</span>
                    <span class="n">reten</span> <span class="o">&lt;</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span>
                 <span class="k">end</span>
                 <span class="c1">// exit
</span><span class="c1"></span>                 <span class="mh">4</span><span class="mb">&#39;b1111</span><span class="o">:</span> <span class="k">begin</span>
                    <span class="n">pc</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">PC_START</span> <span class="o">-</span> <span class="mh">1</span><span class="p">;</span>
                    <span class="n">result</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">reg1</span><span class="p">;</span>
                    <span class="n">finish</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
                    <span class="n">reten</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
                 <span class="k">end</span>
                 <span class="c1">// error
</span><span class="c1"></span>                 <span class="k">default</span><span class="o">:</span> <span class="k">begin</span>
                    <span class="n">pc</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">PC_START</span> <span class="o">-</span> <span class="mh">1</span><span class="p">;</span>
                    <span class="n">result</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">op</span><span class="p">;</span>
                    <span class="n">finish</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
                    <span class="n">reten</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
                 <span class="k">end</span>
               <span class="k">endcase</span>
               <span class="n">state</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">3</span><span class="p">;</span>
            <span class="k">end</span>
            <span class="c1">// write back
</span><span class="c1"></span>            <span class="mh">4</span><span class="mi">&#39;d3</span><span class="o">:</span> <span class="k">begin</span>
               <span class="n">pc</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">pc</span> <span class="o">+</span> <span class="mh">1</span><span class="p">;</span>
               <span class="k">if</span> <span class="p">(</span><span class="n">reten</span><span class="p">)</span>
                 <span class="n">r</span><span class="p">[</span><span class="n">ret</span><span class="p">]</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">retreg</span><span class="p">;</span>
               <span class="k">if</span> <span class="p">(</span><span class="n">finish</span> <span class="o">=</span><span class="o">=</span> <span class="mh">1</span><span class="p">)</span>
                 <span class="n">finish</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">2</span><span class="p">;</span>
               <span class="n">state</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
            <span class="k">end</span>

          <span class="k">endcase</span>
       <span class="k">end</span>
  <span class="k">end</span>

<span class="k">always</span> <span class="p">@</span><span class="p">(</span> <span class="k">posedge</span> <span class="n">S_AXI_ACLK</span> <span class="p">)</span>
  <span class="k">begin</span>
 <span class="k">if</span> <span class="p">(</span><span class="n">mem_rden</span><span class="p">)</span>
   <span class="k">begin</span>
          <span class="k">if</span> <span class="p">(</span><span class="n">mem_address</span> <span class="o">=</span><span class="o">=</span> <span class="mh">0</span><span class="p">)</span>
        <span class="n">mem_data_out</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">result</span><span class="p">;</span>
          <span class="k">else</span>
            <span class="n">mem_data_out</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">data_out</span><span class="p">;</span>
   <span class="k">end</span>
  <span class="k">end</span>


<span class="k">generate</span>
   <span class="k">for</span><span class="p">(</span><span class="n">mem_byte_index</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span> <span class="n">mem_byte_index</span><span class="o">&lt;</span><span class="o">=</span> <span class="p">(</span><span class="n">C_S_AXI_DATA_WIDTH</span><span class="o">/</span><span class="mh">8</span><span class="o">-</span><span class="mh">1</span><span class="p">)</span><span class="p">;</span> <span class="n">mem_byte_index</span><span class="o">=</span><span class="n">mem_byte_index</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span>
 <span class="k">begin</span><span class="o">:</span><span class="n">BYTE_BRAM_GEN</span>
    <span class="kt">wire</span> <span class="p">[</span><span class="mh">8</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">data_in</span> <span class="p">;</span>
    <span class="k">integer</span>      <span class="n">j</span><span class="p">;</span>

    <span class="c1">//assigning 8 bit data
</span><span class="c1"></span>    <span class="k">assign</span> <span class="n">data_in</span>  <span class="o">=</span> <span class="n">S_AXI_WDATA</span><span class="p">[</span><span class="p">(</span><span class="n">mem_byte_index</span><span class="o">*</span><span class="mh">8</span><span class="o">+</span><span class="mh">7</span><span class="p">)</span> <span class="o">-</span><span class="o">:</span> <span class="mh">8</span><span class="p">]</span><span class="p">;</span>

    <span class="k">always</span> <span class="p">@</span><span class="p">(</span> <span class="k">posedge</span> <span class="n">S_AXI_ACLK</span> <span class="p">)</span>
      <span class="k">begin</span>
         <span class="k">if</span> <span class="p">(</span><span class="n">mem_wren</span> <span class="o">&amp;</span><span class="o">&amp;</span> <span class="n">S_AXI_WSTRB</span><span class="p">[</span><span class="n">mem_byte_index</span><span class="p">]</span><span class="p">)</span>
           <span class="k">begin</span>
              <span class="n">byte_ram</span><span class="p">[</span><span class="n">mem_address</span><span class="p">]</span><span class="p">[</span><span class="p">(</span><span class="n">mem_byte_index</span><span class="o">*</span><span class="mh">8</span><span class="o">+</span><span class="mh">7</span><span class="p">)</span> <span class="o">-</span><span class="o">:</span> <span class="mh">8</span><span class="p">]</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">data_in</span><span class="p">;</span>
           <span class="k">end</span>
      <span class="k">end</span>
 <span class="k">end</span>
<span class="k">endgenerate</span>
<span class="c1">//Output register or memory read data
</span><span class="c1"></span>
<span class="k">always</span> <span class="p">@</span><span class="p">(</span> <span class="n">mem_data_out</span><span class="p">,</span> <span class="n">axi_rvalid</span><span class="p">)</span>
  <span class="k">begin</span>
 <span class="k">if</span> <span class="p">(</span><span class="n">axi_rvalid</span><span class="p">)</span>
   <span class="k">begin</span>
      <span class="c1">// Read address mux
</span><span class="c1"></span>      <span class="n">axi_rdata</span> <span class="o">&lt;</span><span class="o">=</span> <span class="n">mem_data_out</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="p">;</span>
   <span class="k">end</span>
 <span class="k">else</span>
   <span class="k">begin</span>
      <span class="n">axi_rdata</span> <span class="o">&lt;</span><span class="o">=</span> <span class="mh">32</span><span class="mh">&#39;h00000000</span><span class="p">;</span>
   <span class="k">end</span>
  <span class="k">end</span>
</code></pre></div><p>===</p>
<p><img src="//KeenS.github.io/images/fpga/alu2.png" alt="jupyterのスクショ"> <!-- raw HTML omitted --></p>
<p>===</p>
<h1 id="heading2">まとめ</h1>
<hr>
<ul>
<li>FPGA楽しいよ</li>
<li>CPUっぽいの作れるよ</li>
<li>PYNQ便利だよ</li>
</ul>
<p><!-- raw HTML omitted --></p>
<!-- raw HTML omitted -->

        </div>
    </div>
</article>

<footer class="li-page-footer">
    <div class="container">
        <div class="row">
            <div class="sixteen columns">
                <div class="li-page-footer-legal">
                    &copy; 2019. All rights reserved. 
                </div>
                <div class="li-page-footer-theme">
                    <span class=""><a href="http://github.com/eliasson/liquorice/">liquorice</a> is a theme for <a href="http://hugo.spf13.com">hugo</a></span>
                </div>
            </div>
        </div>
    </div>
</footer>

<script src="//KeenS.github.io/reveal.js/lib/js/head.min.js"></script>
<script src="//KeenS.github.io/reveal.js/js/reveal.js"></script>

<script>

 
 
 Reveal.initialize({
     controls: true,
     progress: true,
     history: false,
     center: false,
     slideNumber: true,

     
     transition: Reveal.getQueryHash().transition || 'none', 

     
     
     

     
     dependencies: [
	 { src: '\/\/KeenS.github.io\/reveal.js/lib/js/classList.js', condition: function() { return !document.body.classList; } },
	 { src: '\/\/KeenS.github.io\/reveal.js/plugin/markdown/marked.js', condition: function() { return !!document.querySelector( '[data-markdown]' ); } },
	 { src: '\/\/KeenS.github.io\/reveal.js/plugin/markdown/markdown.js', condition: function() { return !!document.querySelector( '[data-markdown]' ); } },
	 { src: '\/\/KeenS.github.io\/highlight.js/highlight.min.js', async: true, callback: function() { hljs.initHighlightingOnLoad(); } },
	 { src: '\/\/KeenS.github.io\/reveal.js/plugin/zoom-js/zoom.js', async: true, condition: function() { return !!document.body.classList; } },
	 { src: '\/\/KeenS.github.io\/reveal.js/plugin/notes/notes.js', async: true, condition: function() { return !!document.body.classList; } },
         { src: '\/\/KeenS.github.io\/reveal.js/plugin/math/math.js', async: true }
     ]
 });

</script>

<script>!function(d,s,id){var js,fjs=d.getElementsByTagName(s)[0],p=/^http:/.test(d.location)?'http':'https';if(!d.getElementById(id)){js=d.createElement(s);js.id=id;js.src=p+"://platform.twitter.com/widgets.js";fjs.parentNode.insertBefore(js,fjs);}}(document,"script","twitter-wjs");</script>
<script type="text/javascript">
 function toggle(id) {
     var e = document.getElementById(id);
     e.style.display == 'block' ? e.style.display = 'none' : e.style.display = 'block';
 }
</script>
<script src="https://unpkg.com/mermaid@7.0.4/dist/mermaid.min.js"></script>
    <script>mermaid.initialize({startOnLoad:true
     });</script>

    </body>
</html>


<script>
 window.onload = 
     
     (function(document, Reveal) {
         return function() {
             var page_header = document.getElementById("page-header");
             var article_header = document.getElementById("article-header");


             function displayHeader() {
                 article_header.style.display = "block";
                 page_header.style.display = "block";

             }
             function hideHeader() {
                 article_header.style.display = "none";
                 page_header.style.display = "none";
             }
             Reveal.addEventListener( 'slidechanged', function( event ) {
                 if (event.indexh === 0 && event.indexv === 0) {
                     displayHeader();
                 } else {
                     hideHeader();
                 }
             } );

         }
     })(document, Reveal);
</script>
