{"vcs1":{"timestamp_begin":1684266380.422678450, "rt":1.23, "ut":0.33, "st":0.21}}
{"vcselab":{"timestamp_begin":1684266381.737047984, "rt":1.22, "ut":0.45, "st":0.17}}
{"link":{"timestamp_begin":1684266383.030700709, "rt":0.42, "ut":0.21, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684266379.789165681}
{"VCS_COMP_START_TIME": 1684266379.789165681}
{"VCS_COMP_END_TIME": 1684266384.966271304}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330392}}
{"stitch_vcselab": {"peak_mem": 211880}}
