
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//install_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402b60 <.init>:
  402b60:	stp	x29, x30, [sp, #-16]!
  402b64:	mov	x29, sp
  402b68:	bl	4034d0 <__fxstatat@plt+0x60>
  402b6c:	ldp	x29, x30, [sp], #16
  402b70:	ret

Disassembly of section .plt:

0000000000402b80 <mbrtowc@plt-0x20>:
  402b80:	stp	x16, x30, [sp, #-16]!
  402b84:	adrp	x16, 431000 <__fxstatat@plt+0x2db90>
  402b88:	ldr	x17, [x16, #4088]
  402b8c:	add	x16, x16, #0xff8
  402b90:	br	x17
  402b94:	nop
  402b98:	nop
  402b9c:	nop

0000000000402ba0 <mbrtowc@plt>:
  402ba0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402ba4:	ldr	x17, [x16]
  402ba8:	add	x16, x16, #0x0
  402bac:	br	x17

0000000000402bb0 <memcpy@plt>:
  402bb0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402bb4:	ldr	x17, [x16, #8]
  402bb8:	add	x16, x16, #0x8
  402bbc:	br	x17

0000000000402bc0 <_exit@plt>:
  402bc0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402bc4:	ldr	x17, [x16, #16]
  402bc8:	add	x16, x16, #0x10
  402bcc:	br	x17

0000000000402bd0 <strtoul@plt>:
  402bd0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402bd4:	ldr	x17, [x16, #24]
  402bd8:	add	x16, x16, #0x18
  402bdc:	br	x17

0000000000402be0 <strlen@plt>:
  402be0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402be4:	ldr	x17, [x16, #32]
  402be8:	add	x16, x16, #0x20
  402bec:	br	x17

0000000000402bf0 <fputs@plt>:
  402bf0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402bf4:	ldr	x17, [x16, #40]
  402bf8:	add	x16, x16, #0x28
  402bfc:	br	x17

0000000000402c00 <acl_set_fd@plt>:
  402c00:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402c04:	ldr	x17, [x16, #48]
  402c08:	add	x16, x16, #0x30
  402c0c:	br	x17

0000000000402c10 <exit@plt>:
  402c10:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402c14:	ldr	x17, [x16, #56]
  402c18:	add	x16, x16, #0x38
  402c1c:	br	x17

0000000000402c20 <raise@plt>:
  402c20:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402c24:	ldr	x17, [x16, #64]
  402c28:	add	x16, x16, #0x40
  402c2c:	br	x17

0000000000402c30 <error@plt>:
  402c30:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402c34:	ldr	x17, [x16, #72]
  402c38:	add	x16, x16, #0x48
  402c3c:	br	x17

0000000000402c40 <fchdir@plt>:
  402c40:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402c44:	ldr	x17, [x16, #80]
  402c48:	add	x16, x16, #0x50
  402c4c:	br	x17

0000000000402c50 <rpmatch@plt>:
  402c50:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402c54:	ldr	x17, [x16, #88]
  402c58:	add	x16, x16, #0x58
  402c5c:	br	x17

0000000000402c60 <acl_entries@plt>:
  402c60:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402c64:	ldr	x17, [x16, #96]
  402c68:	add	x16, x16, #0x60
  402c6c:	br	x17

0000000000402c70 <geteuid@plt>:
  402c70:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402c74:	ldr	x17, [x16, #104]
  402c78:	add	x16, x16, #0x68
  402c7c:	br	x17

0000000000402c80 <__xmknod@plt>:
  402c80:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402c84:	ldr	x17, [x16, #112]
  402c88:	add	x16, x16, #0x70
  402c8c:	br	x17

0000000000402c90 <linkat@plt>:
  402c90:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402c94:	ldr	x17, [x16, #120]
  402c98:	add	x16, x16, #0x78
  402c9c:	br	x17

0000000000402ca0 <readlink@plt>:
  402ca0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402ca4:	ldr	x17, [x16, #128]
  402ca8:	add	x16, x16, #0x80
  402cac:	br	x17

0000000000402cb0 <getgrnam@plt>:
  402cb0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402cb4:	ldr	x17, [x16, #136]
  402cb8:	add	x16, x16, #0x88
  402cbc:	br	x17

0000000000402cc0 <ferror_unlocked@plt>:
  402cc0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402cc4:	ldr	x17, [x16, #144]
  402cc8:	add	x16, x16, #0x90
  402ccc:	br	x17

0000000000402cd0 <getuid@plt>:
  402cd0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402cd4:	ldr	x17, [x16, #152]
  402cd8:	add	x16, x16, #0x98
  402cdc:	br	x17

0000000000402ce0 <opendir@plt>:
  402ce0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402ce4:	ldr	x17, [x16, #160]
  402ce8:	add	x16, x16, #0xa0
  402cec:	br	x17

0000000000402cf0 <__cxa_atexit@plt>:
  402cf0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402cf4:	ldr	x17, [x16, #168]
  402cf8:	add	x16, x16, #0xa8
  402cfc:	br	x17

0000000000402d00 <unlinkat@plt>:
  402d00:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402d04:	ldr	x17, [x16, #176]
  402d08:	add	x16, x16, #0xb0
  402d0c:	br	x17

0000000000402d10 <clock_gettime@plt>:
  402d10:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402d14:	ldr	x17, [x16, #184]
  402d18:	add	x16, x16, #0xb8
  402d1c:	br	x17

0000000000402d20 <qsort@plt>:
  402d20:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402d24:	ldr	x17, [x16, #192]
  402d28:	add	x16, x16, #0xc0
  402d2c:	br	x17

0000000000402d30 <setvbuf@plt>:
  402d30:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402d34:	ldr	x17, [x16, #200]
  402d38:	add	x16, x16, #0xc8
  402d3c:	br	x17

0000000000402d40 <pathconf@plt>:
  402d40:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402d44:	ldr	x17, [x16, #208]
  402d48:	add	x16, x16, #0xd0
  402d4c:	br	x17

0000000000402d50 <euidaccess@plt>:
  402d50:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402d54:	ldr	x17, [x16, #216]
  402d58:	add	x16, x16, #0xd8
  402d5c:	br	x17

0000000000402d60 <fork@plt>:
  402d60:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402d64:	ldr	x17, [x16, #224]
  402d68:	add	x16, x16, #0xe0
  402d6c:	br	x17

0000000000402d70 <endgrent@plt>:
  402d70:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402d74:	ldr	x17, [x16, #232]
  402d78:	add	x16, x16, #0xe8
  402d7c:	br	x17

0000000000402d80 <lseek@plt>:
  402d80:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402d84:	ldr	x17, [x16, #240]
  402d88:	add	x16, x16, #0xf0
  402d8c:	br	x17

0000000000402d90 <mkfifo@plt>:
  402d90:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402d94:	ldr	x17, [x16, #248]
  402d98:	add	x16, x16, #0xf8
  402d9c:	br	x17

0000000000402da0 <__fpending@plt>:
  402da0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402da4:	ldr	x17, [x16, #256]
  402da8:	add	x16, x16, #0x100
  402dac:	br	x17

0000000000402db0 <stpcpy@plt>:
  402db0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402db4:	ldr	x17, [x16, #264]
  402db8:	add	x16, x16, #0x108
  402dbc:	br	x17

0000000000402dc0 <fileno@plt>:
  402dc0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402dc4:	ldr	x17, [x16, #272]
  402dc8:	add	x16, x16, #0x110
  402dcc:	br	x17

0000000000402dd0 <putc_unlocked@plt>:
  402dd0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402dd4:	ldr	x17, [x16, #280]
  402dd8:	add	x16, x16, #0x118
  402ddc:	br	x17

0000000000402de0 <signal@plt>:
  402de0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402de4:	ldr	x17, [x16, #288]
  402de8:	add	x16, x16, #0x120
  402dec:	br	x17

0000000000402df0 <acl_delete_def_file@plt>:
  402df0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402df4:	ldr	x17, [x16, #296]
  402df8:	add	x16, x16, #0x128
  402dfc:	br	x17

0000000000402e00 <fclose@plt>:
  402e00:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402e04:	ldr	x17, [x16, #304]
  402e08:	add	x16, x16, #0x130
  402e0c:	br	x17

0000000000402e10 <getpid@plt>:
  402e10:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402e14:	ldr	x17, [x16, #312]
  402e18:	add	x16, x16, #0x138
  402e1c:	br	x17

0000000000402e20 <nl_langinfo@plt>:
  402e20:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402e24:	ldr	x17, [x16, #320]
  402e28:	add	x16, x16, #0x140
  402e2c:	br	x17

0000000000402e30 <fopen@plt>:
  402e30:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402e34:	ldr	x17, [x16, #328]
  402e38:	add	x16, x16, #0x148
  402e3c:	br	x17

0000000000402e40 <malloc@plt>:
  402e40:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402e44:	ldr	x17, [x16, #336]
  402e48:	add	x16, x16, #0x150
  402e4c:	br	x17

0000000000402e50 <futimesat@plt>:
  402e50:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402e54:	ldr	x17, [x16, #344]
  402e58:	add	x16, x16, #0x158
  402e5c:	br	x17

0000000000402e60 <chmod@plt>:
  402e60:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402e64:	ldr	x17, [x16, #352]
  402e68:	add	x16, x16, #0x160
  402e6c:	br	x17

0000000000402e70 <open@plt>:
  402e70:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402e74:	ldr	x17, [x16, #360]
  402e78:	add	x16, x16, #0x168
  402e7c:	br	x17

0000000000402e80 <getppid@plt>:
  402e80:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402e84:	ldr	x17, [x16, #368]
  402e88:	add	x16, x16, #0x170
  402e8c:	br	x17

0000000000402e90 <futimens@plt>:
  402e90:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402e94:	ldr	x17, [x16, #376]
  402e98:	add	x16, x16, #0x178
  402e9c:	br	x17

0000000000402ea0 <strncmp@plt>:
  402ea0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402ea4:	ldr	x17, [x16, #384]
  402ea8:	add	x16, x16, #0x180
  402eac:	br	x17

0000000000402eb0 <bindtextdomain@plt>:
  402eb0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402eb4:	ldr	x17, [x16, #392]
  402eb8:	add	x16, x16, #0x188
  402ebc:	br	x17

0000000000402ec0 <__libc_start_main@plt>:
  402ec0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402ec4:	ldr	x17, [x16, #400]
  402ec8:	add	x16, x16, #0x190
  402ecc:	br	x17

0000000000402ed0 <acl_get_tag_type@plt>:
  402ed0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402ed4:	ldr	x17, [x16, #408]
  402ed8:	add	x16, x16, #0x198
  402edc:	br	x17

0000000000402ee0 <memset@plt>:
  402ee0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402ee4:	ldr	x17, [x16, #416]
  402ee8:	add	x16, x16, #0x1a0
  402eec:	br	x17

0000000000402ef0 <fdopen@plt>:
  402ef0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402ef4:	ldr	x17, [x16, #424]
  402ef8:	add	x16, x16, #0x1a8
  402efc:	br	x17

0000000000402f00 <gettimeofday@plt>:
  402f00:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402f04:	ldr	x17, [x16, #432]
  402f08:	add	x16, x16, #0x1b0
  402f0c:	br	x17

0000000000402f10 <getpwnam@plt>:
  402f10:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402f14:	ldr	x17, [x16, #440]
  402f18:	add	x16, x16, #0x1b8
  402f1c:	br	x17

0000000000402f20 <fchmod@plt>:
  402f20:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402f24:	ldr	x17, [x16, #448]
  402f28:	add	x16, x16, #0x1c0
  402f2c:	br	x17

0000000000402f30 <putchar_unlocked@plt>:
  402f30:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402f34:	ldr	x17, [x16, #456]
  402f38:	add	x16, x16, #0x1c8
  402f3c:	br	x17

0000000000402f40 <calloc@plt>:
  402f40:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402f44:	ldr	x17, [x16, #464]
  402f48:	add	x16, x16, #0x1d0
  402f4c:	br	x17

0000000000402f50 <readdir@plt>:
  402f50:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402f54:	ldr	x17, [x16, #472]
  402f58:	add	x16, x16, #0x1d8
  402f5c:	br	x17

0000000000402f60 <realloc@plt>:
  402f60:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402f64:	ldr	x17, [x16, #480]
  402f68:	add	x16, x16, #0x1e0
  402f6c:	br	x17

0000000000402f70 <acl_set_file@plt>:
  402f70:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402f74:	ldr	x17, [x16, #488]
  402f78:	add	x16, x16, #0x1e8
  402f7c:	br	x17

0000000000402f80 <getpagesize@plt>:
  402f80:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402f84:	ldr	x17, [x16, #496]
  402f88:	add	x16, x16, #0x1f0
  402f8c:	br	x17

0000000000402f90 <acl_from_mode@plt>:
  402f90:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402f94:	ldr	x17, [x16, #504]
  402f98:	add	x16, x16, #0x1f8
  402f9c:	br	x17

0000000000402fa0 <acl_get_fd@plt>:
  402fa0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402fa4:	ldr	x17, [x16, #512]
  402fa8:	add	x16, x16, #0x200
  402fac:	br	x17

0000000000402fb0 <closedir@plt>:
  402fb0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402fb4:	ldr	x17, [x16, #520]
  402fb8:	add	x16, x16, #0x208
  402fbc:	br	x17

0000000000402fc0 <close@plt>:
  402fc0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402fc4:	ldr	x17, [x16, #528]
  402fc8:	add	x16, x16, #0x210
  402fcc:	br	x17

0000000000402fd0 <strrchr@plt>:
  402fd0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402fd4:	ldr	x17, [x16, #536]
  402fd8:	add	x16, x16, #0x218
  402fdc:	br	x17

0000000000402fe0 <__gmon_start__@plt>:
  402fe0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402fe4:	ldr	x17, [x16, #544]
  402fe8:	add	x16, x16, #0x220
  402fec:	br	x17

0000000000402ff0 <fdopendir@plt>:
  402ff0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  402ff4:	ldr	x17, [x16, #552]
  402ff8:	add	x16, x16, #0x228
  402ffc:	br	x17

0000000000403000 <write@plt>:
  403000:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403004:	ldr	x17, [x16, #560]
  403008:	add	x16, x16, #0x230
  40300c:	br	x17

0000000000403010 <abort@plt>:
  403010:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403014:	ldr	x17, [x16, #568]
  403018:	add	x16, x16, #0x238
  40301c:	br	x17

0000000000403020 <posix_fadvise@plt>:
  403020:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403024:	ldr	x17, [x16, #576]
  403028:	add	x16, x16, #0x240
  40302c:	br	x17

0000000000403030 <mbsinit@plt>:
  403030:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403034:	ldr	x17, [x16, #584]
  403038:	add	x16, x16, #0x248
  40303c:	br	x17

0000000000403040 <fpathconf@plt>:
  403040:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403044:	ldr	x17, [x16, #592]
  403048:	add	x16, x16, #0x250
  40304c:	br	x17

0000000000403050 <fread_unlocked@plt>:
  403050:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403054:	ldr	x17, [x16, #600]
  403058:	add	x16, x16, #0x258
  40305c:	br	x17

0000000000403060 <canonicalize_file_name@plt>:
  403060:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403064:	ldr	x17, [x16, #608]
  403068:	add	x16, x16, #0x260
  40306c:	br	x17

0000000000403070 <memcmp@plt>:
  403070:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403074:	ldr	x17, [x16, #616]
  403078:	add	x16, x16, #0x268
  40307c:	br	x17

0000000000403080 <textdomain@plt>:
  403080:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403084:	ldr	x17, [x16, #624]
  403088:	add	x16, x16, #0x270
  40308c:	br	x17

0000000000403090 <stpncpy@plt>:
  403090:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403094:	ldr	x17, [x16, #632]
  403098:	add	x16, x16, #0x278
  40309c:	br	x17

00000000004030a0 <getopt_long@plt>:
  4030a0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  4030a4:	ldr	x17, [x16, #640]
  4030a8:	add	x16, x16, #0x280
  4030ac:	br	x17

00000000004030b0 <strcmp@plt>:
  4030b0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  4030b4:	ldr	x17, [x16, #648]
  4030b8:	add	x16, x16, #0x288
  4030bc:	br	x17

00000000004030c0 <__ctype_b_loc@plt>:
  4030c0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  4030c4:	ldr	x17, [x16, #656]
  4030c8:	add	x16, x16, #0x290
  4030cc:	br	x17

00000000004030d0 <rewinddir@plt>:
  4030d0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  4030d4:	ldr	x17, [x16, #664]
  4030d8:	add	x16, x16, #0x298
  4030dc:	br	x17

00000000004030e0 <rmdir@plt>:
  4030e0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  4030e4:	ldr	x17, [x16, #672]
  4030e8:	add	x16, x16, #0x2a0
  4030ec:	br	x17

00000000004030f0 <lchown@plt>:
  4030f0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  4030f4:	ldr	x17, [x16, #680]
  4030f8:	add	x16, x16, #0x2a8
  4030fc:	br	x17

0000000000403100 <acl_get_file@plt>:
  403100:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403104:	ldr	x17, [x16, #688]
  403108:	add	x16, x16, #0x2b0
  40310c:	br	x17

0000000000403110 <fseeko@plt>:
  403110:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403114:	ldr	x17, [x16, #696]
  403118:	add	x16, x16, #0x2b8
  40311c:	br	x17

0000000000403120 <getline@plt>:
  403120:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403124:	ldr	x17, [x16, #704]
  403128:	add	x16, x16, #0x2c0
  40312c:	br	x17

0000000000403130 <chdir@plt>:
  403130:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403134:	ldr	x17, [x16, #712]
  403138:	add	x16, x16, #0x2c8
  40313c:	br	x17

0000000000403140 <free@plt>:
  403140:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403144:	ldr	x17, [x16, #720]
  403148:	add	x16, x16, #0x2d0
  40314c:	br	x17

0000000000403150 <renameat2@plt>:
  403150:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403154:	ldr	x17, [x16, #728]
  403158:	add	x16, x16, #0x2d8
  40315c:	br	x17

0000000000403160 <__ctype_get_mb_cur_max@plt>:
  403160:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403164:	ldr	x17, [x16, #736]
  403168:	add	x16, x16, #0x2e0
  40316c:	br	x17

0000000000403170 <getgid@plt>:
  403170:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403174:	ldr	x17, [x16, #744]
  403178:	add	x16, x16, #0x2e8
  40317c:	br	x17

0000000000403180 <attr_copy_fd@plt>:
  403180:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403184:	ldr	x17, [x16, #752]
  403188:	add	x16, x16, #0x2f0
  40318c:	br	x17

0000000000403190 <renameat@plt>:
  403190:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403194:	ldr	x17, [x16, #760]
  403198:	add	x16, x16, #0x2f8
  40319c:	br	x17

00000000004031a0 <acl_get_entry@plt>:
  4031a0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  4031a4:	ldr	x17, [x16, #768]
  4031a8:	add	x16, x16, #0x300
  4031ac:	br	x17

00000000004031b0 <vasprintf@plt>:
  4031b0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  4031b4:	ldr	x17, [x16, #776]
  4031b8:	add	x16, x16, #0x308
  4031bc:	br	x17

00000000004031c0 <strspn@plt>:
  4031c0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  4031c4:	ldr	x17, [x16, #784]
  4031c8:	add	x16, x16, #0x310
  4031cc:	br	x17

00000000004031d0 <strchr@plt>:
  4031d0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  4031d4:	ldr	x17, [x16, #792]
  4031d8:	add	x16, x16, #0x318
  4031dc:	br	x17

00000000004031e0 <utimensat@plt>:
  4031e0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  4031e4:	ldr	x17, [x16, #800]
  4031e8:	add	x16, x16, #0x320
  4031ec:	br	x17

00000000004031f0 <rename@plt>:
  4031f0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  4031f4:	ldr	x17, [x16, #808]
  4031f8:	add	x16, x16, #0x328
  4031fc:	br	x17

0000000000403200 <fcntl@plt>:
  403200:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403204:	ldr	x17, [x16, #816]
  403208:	add	x16, x16, #0x330
  40320c:	br	x17

0000000000403210 <attr_copy_file@plt>:
  403210:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403214:	ldr	x17, [x16, #824]
  403218:	add	x16, x16, #0x338
  40321c:	br	x17

0000000000403220 <fflush@plt>:
  403220:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403224:	ldr	x17, [x16, #832]
  403228:	add	x16, x16, #0x340
  40322c:	br	x17

0000000000403230 <attr_copy_check_permissions@plt>:
  403230:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403234:	ldr	x17, [x16, #840]
  403238:	add	x16, x16, #0x348
  40323c:	br	x17

0000000000403240 <strcpy@plt>:
  403240:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403244:	ldr	x17, [x16, #848]
  403248:	add	x16, x16, #0x350
  40324c:	br	x17

0000000000403250 <dirfd@plt>:
  403250:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403254:	ldr	x17, [x16, #856]
  403258:	add	x16, x16, #0x358
  40325c:	br	x17

0000000000403260 <endpwent@plt>:
  403260:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403264:	ldr	x17, [x16, #864]
  403268:	add	x16, x16, #0x360
  40326c:	br	x17

0000000000403270 <__lxstat@plt>:
  403270:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403274:	ldr	x17, [x16, #872]
  403278:	add	x16, x16, #0x368
  40327c:	br	x17

0000000000403280 <read@plt>:
  403280:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403284:	ldr	x17, [x16, #880]
  403288:	add	x16, x16, #0x370
  40328c:	br	x17

0000000000403290 <fputc_unlocked@plt>:
  403290:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403294:	ldr	x17, [x16, #888]
  403298:	add	x16, x16, #0x378
  40329c:	br	x17

00000000004032a0 <utimes@plt>:
  4032a0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  4032a4:	ldr	x17, [x16, #896]
  4032a8:	add	x16, x16, #0x380
  4032ac:	br	x17

00000000004032b0 <__fxstat@plt>:
  4032b0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  4032b4:	ldr	x17, [x16, #904]
  4032b8:	add	x16, x16, #0x388
  4032bc:	br	x17

00000000004032c0 <explicit_bzero@plt>:
  4032c0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  4032c4:	ldr	x17, [x16, #912]
  4032c8:	add	x16, x16, #0x390
  4032cc:	br	x17

00000000004032d0 <fputs_unlocked@plt>:
  4032d0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  4032d4:	ldr	x17, [x16, #920]
  4032d8:	add	x16, x16, #0x398
  4032dc:	br	x17

00000000004032e0 <__freading@plt>:
  4032e0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  4032e4:	ldr	x17, [x16, #928]
  4032e8:	add	x16, x16, #0x3a0
  4032ec:	br	x17

00000000004032f0 <ftruncate@plt>:
  4032f0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  4032f4:	ldr	x17, [x16, #936]
  4032f8:	add	x16, x16, #0x3a8
  4032fc:	br	x17

0000000000403300 <symlinkat@plt>:
  403300:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403304:	ldr	x17, [x16, #944]
  403308:	add	x16, x16, #0x3b0
  40330c:	br	x17

0000000000403310 <fallocate@plt>:
  403310:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403314:	ldr	x17, [x16, #952]
  403318:	add	x16, x16, #0x3b8
  40331c:	br	x17

0000000000403320 <iswprint@plt>:
  403320:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403324:	ldr	x17, [x16, #960]
  403328:	add	x16, x16, #0x3c0
  40332c:	br	x17

0000000000403330 <umask@plt>:
  403330:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403334:	ldr	x17, [x16, #968]
  403338:	add	x16, x16, #0x3c8
  40333c:	br	x17

0000000000403340 <vfprintf@plt>:
  403340:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403344:	ldr	x17, [x16, #976]
  403348:	add	x16, x16, #0x3d0
  40334c:	br	x17

0000000000403350 <openat@plt>:
  403350:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403354:	ldr	x17, [x16, #984]
  403358:	add	x16, x16, #0x3d8
  40335c:	br	x17

0000000000403360 <printf@plt>:
  403360:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403364:	ldr	x17, [x16, #992]
  403368:	add	x16, x16, #0x3e0
  40336c:	br	x17

0000000000403370 <__assert_fail@plt>:
  403370:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403374:	ldr	x17, [x16, #1000]
  403378:	add	x16, x16, #0x3e8
  40337c:	br	x17

0000000000403380 <__errno_location@plt>:
  403380:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403384:	ldr	x17, [x16, #1008]
  403388:	add	x16, x16, #0x3f0
  40338c:	br	x17

0000000000403390 <execlp@plt>:
  403390:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403394:	ldr	x17, [x16, #1016]
  403398:	add	x16, x16, #0x3f8
  40339c:	br	x17

00000000004033a0 <getenv@plt>:
  4033a0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  4033a4:	ldr	x17, [x16, #1024]
  4033a8:	add	x16, x16, #0x400
  4033ac:	br	x17

00000000004033b0 <__xstat@plt>:
  4033b0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  4033b4:	ldr	x17, [x16, #1032]
  4033b8:	add	x16, x16, #0x408
  4033bc:	br	x17

00000000004033c0 <chown@plt>:
  4033c0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  4033c4:	ldr	x17, [x16, #1040]
  4033c8:	add	x16, x16, #0x410
  4033cc:	br	x17

00000000004033d0 <waitpid@plt>:
  4033d0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  4033d4:	ldr	x17, [x16, #1048]
  4033d8:	add	x16, x16, #0x418
  4033dc:	br	x17

00000000004033e0 <unlink@plt>:
  4033e0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  4033e4:	ldr	x17, [x16, #1056]
  4033e8:	add	x16, x16, #0x420
  4033ec:	br	x17

00000000004033f0 <gettext@plt>:
  4033f0:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  4033f4:	ldr	x17, [x16, #1064]
  4033f8:	add	x16, x16, #0x428
  4033fc:	br	x17

0000000000403400 <fchown@plt>:
  403400:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403404:	ldr	x17, [x16, #1072]
  403408:	add	x16, x16, #0x430
  40340c:	br	x17

0000000000403410 <mkdir@plt>:
  403410:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403414:	ldr	x17, [x16, #1080]
  403418:	add	x16, x16, #0x438
  40341c:	br	x17

0000000000403420 <error_at_line@plt>:
  403420:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403424:	ldr	x17, [x16, #1088]
  403428:	add	x16, x16, #0x440
  40342c:	br	x17

0000000000403430 <fprintf@plt>:
  403430:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403434:	ldr	x17, [x16, #1096]
  403438:	add	x16, x16, #0x448
  40343c:	br	x17

0000000000403440 <ioctl@plt>:
  403440:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403444:	ldr	x17, [x16, #1104]
  403448:	add	x16, x16, #0x450
  40344c:	br	x17

0000000000403450 <setlocale@plt>:
  403450:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403454:	ldr	x17, [x16, #1112]
  403458:	add	x16, x16, #0x458
  40345c:	br	x17

0000000000403460 <acl_free@plt>:
  403460:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403464:	ldr	x17, [x16, #1120]
  403468:	add	x16, x16, #0x460
  40346c:	br	x17

0000000000403470 <__fxstatat@plt>:
  403470:	adrp	x16, 432000 <__fxstatat@plt+0x2eb90>
  403474:	ldr	x17, [x16, #1128]
  403478:	add	x16, x16, #0x468
  40347c:	br	x17

Disassembly of section .text:

0000000000403480 <.text>:
  403480:	mov	x29, #0x0                   	// #0
  403484:	mov	x30, #0x0                   	// #0
  403488:	mov	x5, x0
  40348c:	ldr	x1, [sp]
  403490:	add	x2, sp, #0x8
  403494:	mov	x6, sp
  403498:	movz	x0, #0x0, lsl #48
  40349c:	movk	x0, #0x0, lsl #32
  4034a0:	movk	x0, #0x40, lsl #16
  4034a4:	movk	x0, #0x3918
  4034a8:	movz	x3, #0x0, lsl #48
  4034ac:	movk	x3, #0x0, lsl #32
  4034b0:	movk	x3, #0x41, lsl #16
  4034b4:	movk	x3, #0xdbd0
  4034b8:	movz	x4, #0x0, lsl #48
  4034bc:	movk	x4, #0x0, lsl #32
  4034c0:	movk	x4, #0x41, lsl #16
  4034c4:	movk	x4, #0xdc50
  4034c8:	bl	402ec0 <__libc_start_main@plt>
  4034cc:	bl	403010 <abort@plt>
  4034d0:	adrp	x0, 431000 <__fxstatat@plt+0x2db90>
  4034d4:	ldr	x0, [x0, #4064]
  4034d8:	cbz	x0, 4034e0 <__fxstatat@plt+0x70>
  4034dc:	b	402fe0 <__gmon_start__@plt>
  4034e0:	ret
  4034e4:	nop
  4034e8:	adrp	x0, 432000 <__fxstatat@plt+0x2eb90>
  4034ec:	add	x0, x0, #0x520
  4034f0:	adrp	x1, 432000 <__fxstatat@plt+0x2eb90>
  4034f4:	add	x1, x1, #0x520
  4034f8:	cmp	x1, x0
  4034fc:	b.eq	403514 <__fxstatat@plt+0xa4>  // b.none
  403500:	adrp	x1, 41d000 <__fxstatat@plt+0x19b90>
  403504:	ldr	x1, [x1, #3328]
  403508:	cbz	x1, 403514 <__fxstatat@plt+0xa4>
  40350c:	mov	x16, x1
  403510:	br	x16
  403514:	ret
  403518:	adrp	x0, 432000 <__fxstatat@plt+0x2eb90>
  40351c:	add	x0, x0, #0x520
  403520:	adrp	x1, 432000 <__fxstatat@plt+0x2eb90>
  403524:	add	x1, x1, #0x520
  403528:	sub	x1, x1, x0
  40352c:	lsr	x2, x1, #63
  403530:	add	x1, x2, x1, asr #3
  403534:	cmp	xzr, x1, asr #1
  403538:	asr	x1, x1, #1
  40353c:	b.eq	403554 <__fxstatat@plt+0xe4>  // b.none
  403540:	adrp	x2, 41d000 <__fxstatat@plt+0x19b90>
  403544:	ldr	x2, [x2, #3336]
  403548:	cbz	x2, 403554 <__fxstatat@plt+0xe4>
  40354c:	mov	x16, x2
  403550:	br	x16
  403554:	ret
  403558:	stp	x29, x30, [sp, #-32]!
  40355c:	mov	x29, sp
  403560:	str	x19, [sp, #16]
  403564:	adrp	x19, 432000 <__fxstatat@plt+0x2eb90>
  403568:	ldrb	w0, [x19, #1368]
  40356c:	cbnz	w0, 40357c <__fxstatat@plt+0x10c>
  403570:	bl	4034e8 <__fxstatat@plt+0x78>
  403574:	mov	w0, #0x1                   	// #1
  403578:	strb	w0, [x19, #1368]
  40357c:	ldr	x19, [sp, #16]
  403580:	ldp	x29, x30, [sp], #32
  403584:	ret
  403588:	b	403518 <__fxstatat@plt+0xa8>
  40358c:	sub	sp, sp, #0x40
  403590:	stp	x29, x30, [sp, #48]
  403594:	add	x29, sp, #0x30
  403598:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  40359c:	add	x8, x8, #0x9c8
  4035a0:	adrp	x9, 432000 <__fxstatat@plt+0x2eb90>
  4035a4:	add	x9, x9, #0x540
  4035a8:	stur	w0, [x29, #-4]
  4035ac:	ldur	w10, [x29, #-4]
  4035b0:	stur	x8, [x29, #-16]
  4035b4:	str	x9, [sp, #24]
  4035b8:	cbz	w10, 4035fc <__fxstatat@plt+0x18c>
  4035bc:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  4035c0:	add	x8, x8, #0x528
  4035c4:	ldr	x0, [x8]
  4035c8:	adrp	x8, 41d000 <__fxstatat@plt+0x19b90>
  4035cc:	add	x8, x8, #0xd10
  4035d0:	str	x0, [sp, #16]
  4035d4:	mov	x0, x8
  4035d8:	bl	4033f0 <gettext@plt>
  4035dc:	ldur	x8, [x29, #-16]
  4035e0:	ldr	x2, [x8]
  4035e4:	ldr	x9, [sp, #16]
  4035e8:	str	x0, [sp, #8]
  4035ec:	mov	x0, x9
  4035f0:	ldr	x1, [sp, #8]
  4035f4:	bl	403430 <fprintf@plt>
  4035f8:	b	4036fc <__fxstatat@plt+0x28c>
  4035fc:	adrp	x0, 41d000 <__fxstatat@plt+0x19b90>
  403600:	add	x0, x0, #0xd37
  403604:	bl	4033f0 <gettext@plt>
  403608:	ldur	x8, [x29, #-16]
  40360c:	ldr	x1, [x8]
  403610:	ldr	x2, [x8]
  403614:	ldr	x3, [x8]
  403618:	ldr	x4, [x8]
  40361c:	bl	403360 <printf@plt>
  403620:	adrp	x8, 41d000 <__fxstatat@plt+0x19b90>
  403624:	add	x8, x8, #0xddc
  403628:	mov	x0, x8
  40362c:	bl	4033f0 <gettext@plt>
  403630:	ldr	x8, [sp, #24]
  403634:	ldr	x1, [x8]
  403638:	bl	4032d0 <fputs_unlocked@plt>
  40363c:	bl	403704 <__fxstatat@plt+0x294>
  403640:	adrp	x8, 41d000 <__fxstatat@plt+0x19b90>
  403644:	add	x8, x8, #0xfad
  403648:	mov	x0, x8
  40364c:	bl	4033f0 <gettext@plt>
  403650:	ldr	x8, [sp, #24]
  403654:	ldr	x1, [x8]
  403658:	bl	4032d0 <fputs_unlocked@plt>
  40365c:	adrp	x8, 41e000 <__fxstatat@plt+0x1ab90>
  403660:	add	x8, x8, #0x17e
  403664:	mov	x0, x8
  403668:	bl	4033f0 <gettext@plt>
  40366c:	ldr	x8, [sp, #24]
  403670:	ldr	x1, [x8]
  403674:	bl	4032d0 <fputs_unlocked@plt>
  403678:	adrp	x8, 41e000 <__fxstatat@plt+0x1ab90>
  40367c:	add	x8, x8, #0x30f
  403680:	mov	x0, x8
  403684:	bl	4033f0 <gettext@plt>
  403688:	ldr	x8, [sp, #24]
  40368c:	ldr	x1, [x8]
  403690:	bl	4032d0 <fputs_unlocked@plt>
  403694:	adrp	x8, 41e000 <__fxstatat@plt+0x1ab90>
  403698:	add	x8, x8, #0x507
  40369c:	mov	x0, x8
  4036a0:	bl	4033f0 <gettext@plt>
  4036a4:	ldr	x8, [sp, #24]
  4036a8:	ldr	x1, [x8]
  4036ac:	bl	4032d0 <fputs_unlocked@plt>
  4036b0:	adrp	x8, 41e000 <__fxstatat@plt+0x1ab90>
  4036b4:	add	x8, x8, #0x662
  4036b8:	mov	x0, x8
  4036bc:	bl	4033f0 <gettext@plt>
  4036c0:	ldr	x8, [sp, #24]
  4036c4:	ldr	x1, [x8]
  4036c8:	bl	4032d0 <fputs_unlocked@plt>
  4036cc:	adrp	x8, 41e000 <__fxstatat@plt+0x1ab90>
  4036d0:	add	x8, x8, #0x68f
  4036d4:	mov	x0, x8
  4036d8:	bl	4033f0 <gettext@plt>
  4036dc:	ldr	x8, [sp, #24]
  4036e0:	ldr	x1, [x8]
  4036e4:	bl	4032d0 <fputs_unlocked@plt>
  4036e8:	bl	403740 <__fxstatat@plt+0x2d0>
  4036ec:	adrp	x8, 41e000 <__fxstatat@plt+0x1ab90>
  4036f0:	add	x8, x8, #0x6c5
  4036f4:	mov	x0, x8
  4036f8:	bl	4037a0 <__fxstatat@plt+0x330>
  4036fc:	ldur	w0, [x29, #-4]
  403700:	bl	402c10 <exit@plt>
  403704:	sub	sp, sp, #0x20
  403708:	stp	x29, x30, [sp, #16]
  40370c:	add	x29, sp, #0x10
  403710:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  403714:	add	x0, x0, #0xa99
  403718:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  40371c:	add	x8, x8, #0x540
  403720:	str	x8, [sp, #8]
  403724:	bl	4033f0 <gettext@plt>
  403728:	ldr	x8, [sp, #8]
  40372c:	ldr	x1, [x8]
  403730:	bl	4032d0 <fputs_unlocked@plt>
  403734:	ldp	x29, x30, [sp, #16]
  403738:	add	sp, sp, #0x20
  40373c:	ret
  403740:	sub	sp, sp, #0x20
  403744:	stp	x29, x30, [sp, #16]
  403748:	add	x29, sp, #0x10
  40374c:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  403750:	add	x0, x0, #0xae4
  403754:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  403758:	add	x8, x8, #0x540
  40375c:	adrp	x9, 41e000 <__fxstatat@plt+0x1ab90>
  403760:	add	x9, x9, #0xbc1
  403764:	str	x8, [sp, #8]
  403768:	str	x9, [sp]
  40376c:	bl	4033f0 <gettext@plt>
  403770:	ldr	x8, [sp, #8]
  403774:	ldr	x1, [x8]
  403778:	bl	4032d0 <fputs_unlocked@plt>
  40377c:	ldr	x8, [sp]
  403780:	mov	x0, x8
  403784:	bl	4033f0 <gettext@plt>
  403788:	ldr	x8, [sp, #8]
  40378c:	ldr	x1, [x8]
  403790:	bl	4032d0 <fputs_unlocked@plt>
  403794:	ldp	x29, x30, [sp, #16]
  403798:	add	sp, sp, #0x20
  40379c:	ret
  4037a0:	sub	sp, sp, #0xb0
  4037a4:	stp	x29, x30, [sp, #160]
  4037a8:	add	x29, sp, #0xa0
  4037ac:	adrp	x1, 41f000 <__fxstatat@plt+0x1bb90>
  4037b0:	add	x1, x1, #0x248
  4037b4:	mov	x2, #0x70                  	// #112
  4037b8:	add	x8, sp, #0x28
  4037bc:	stur	x0, [x29, #-8]
  4037c0:	mov	x0, x8
  4037c4:	str	x8, [sp, #8]
  4037c8:	bl	402bb0 <memcpy@plt>
  4037cc:	ldur	x8, [x29, #-8]
  4037d0:	str	x8, [sp, #32]
  4037d4:	ldr	x8, [sp, #8]
  4037d8:	str	x8, [sp, #24]
  4037dc:	ldr	x8, [sp, #24]
  4037e0:	ldr	x8, [x8]
  4037e4:	mov	w9, #0x0                   	// #0
  4037e8:	str	w9, [sp, #4]
  4037ec:	cbz	x8, 403810 <__fxstatat@plt+0x3a0>
  4037f0:	ldur	x0, [x29, #-8]
  4037f4:	ldr	x8, [sp, #24]
  4037f8:	ldr	x1, [x8]
  4037fc:	bl	4030b0 <strcmp@plt>
  403800:	cmp	w0, #0x0
  403804:	cset	w9, eq  // eq = none
  403808:	eor	w9, w9, #0x1
  40380c:	str	w9, [sp, #4]
  403810:	ldr	w8, [sp, #4]
  403814:	tbnz	w8, #0, 40381c <__fxstatat@plt+0x3ac>
  403818:	b	40382c <__fxstatat@plt+0x3bc>
  40381c:	ldr	x8, [sp, #24]
  403820:	add	x8, x8, #0x10
  403824:	str	x8, [sp, #24]
  403828:	b	4037dc <__fxstatat@plt+0x36c>
  40382c:	ldr	x8, [sp, #24]
  403830:	ldr	x8, [x8, #8]
  403834:	cbz	x8, 403844 <__fxstatat@plt+0x3d4>
  403838:	ldr	x8, [sp, #24]
  40383c:	ldr	x8, [x8, #8]
  403840:	str	x8, [sp, #32]
  403844:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  403848:	add	x0, x0, #0xcfe
  40384c:	bl	4033f0 <gettext@plt>
  403850:	adrp	x1, 41e000 <__fxstatat@plt+0x1ab90>
  403854:	add	x1, x1, #0x7a6
  403858:	adrp	x2, 41e000 <__fxstatat@plt+0x1ab90>
  40385c:	add	x2, x2, #0xd15
  403860:	bl	403360 <printf@plt>
  403864:	mov	w8, #0x5                   	// #5
  403868:	mov	w0, w8
  40386c:	mov	x9, xzr
  403870:	mov	x1, x9
  403874:	bl	403450 <setlocale@plt>
  403878:	str	x0, [sp, #16]
  40387c:	ldr	x9, [sp, #16]
  403880:	cbz	x9, 4038b8 <__fxstatat@plt+0x448>
  403884:	ldr	x0, [sp, #16]
  403888:	adrp	x1, 41e000 <__fxstatat@plt+0x1ab90>
  40388c:	add	x1, x1, #0xd3d
  403890:	mov	x2, #0x3                   	// #3
  403894:	bl	402ea0 <strncmp@plt>
  403898:	cbz	w0, 4038b8 <__fxstatat@plt+0x448>
  40389c:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  4038a0:	add	x0, x0, #0xd41
  4038a4:	bl	4033f0 <gettext@plt>
  4038a8:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  4038ac:	add	x8, x8, #0x540
  4038b0:	ldr	x1, [x8]
  4038b4:	bl	4032d0 <fputs_unlocked@plt>
  4038b8:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  4038bc:	add	x0, x0, #0xd88
  4038c0:	bl	4033f0 <gettext@plt>
  4038c4:	ldur	x2, [x29, #-8]
  4038c8:	adrp	x1, 41e000 <__fxstatat@plt+0x1ab90>
  4038cc:	add	x1, x1, #0xd15
  4038d0:	bl	403360 <printf@plt>
  4038d4:	adrp	x8, 41e000 <__fxstatat@plt+0x1ab90>
  4038d8:	add	x8, x8, #0xda3
  4038dc:	mov	x0, x8
  4038e0:	bl	4033f0 <gettext@plt>
  4038e4:	ldr	x1, [sp, #32]
  4038e8:	ldr	x8, [sp, #32]
  4038ec:	ldur	x9, [x29, #-8]
  4038f0:	adrp	x10, 420000 <__fxstatat@plt+0x1cb90>
  4038f4:	add	x10, x10, #0x71e
  4038f8:	adrp	x11, 41e000 <__fxstatat@plt+0x1ab90>
  4038fc:	add	x11, x11, #0xcbb
  403900:	cmp	x8, x9
  403904:	csel	x2, x11, x10, eq  // eq = none
  403908:	bl	403360 <printf@plt>
  40390c:	ldp	x29, x30, [sp, #160]
  403910:	add	sp, sp, #0xb0
  403914:	ret
  403918:	stp	x29, x30, [sp, #-32]!
  40391c:	str	x28, [sp, #16]
  403920:	mov	x29, sp
  403924:	sub	sp, sp, #0x300
  403928:	sub	x8, x29, #0xb8
  40392c:	mov	w9, wzr
  403930:	mov	x10, xzr
  403934:	mov	w11, #0x0                   	// #0
  403938:	adrp	x12, 432000 <__fxstatat@plt+0x2eb90>
  40393c:	add	x12, x12, #0x560
  403940:	mov	w13, #0x6                   	// #6
  403944:	adrp	x14, 420000 <__fxstatat@plt+0x1cb90>
  403948:	add	x14, x14, #0x71e
  40394c:	adrp	x15, 41e000 <__fxstatat@plt+0x1ab90>
  403950:	add	x15, x15, #0x7aa
  403954:	adrp	x16, 41e000 <__fxstatat@plt+0x1ab90>
  403958:	add	x16, x16, #0x6cd
  40395c:	adrp	x17, 40f000 <__fxstatat@plt+0xbb90>
  403960:	add	x17, x17, #0xe4
  403964:	adrp	x18, 432000 <__fxstatat@plt+0x2eb90>
  403968:	add	x18, x18, #0x568
  40396c:	adrp	x2, 432000 <__fxstatat@plt+0x2eb90>
  403970:	add	x2, x2, #0x570
  403974:	adrp	x3, 432000 <__fxstatat@plt+0x2eb90>
  403978:	add	x3, x3, #0x578
  40397c:	adrp	x4, 432000 <__fxstatat@plt+0x2eb90>
  403980:	add	x4, x4, #0x579
  403984:	adrp	x5, 432000 <__fxstatat@plt+0x2eb90>
  403988:	add	x5, x5, #0x57a
  40398c:	adrp	x6, 432000 <__fxstatat@plt+0x2eb90>
  403990:	add	x6, x6, #0x530
  403994:	sub	x7, x29, #0x90
  403998:	stur	wzr, [x29, #-4]
  40399c:	stur	w0, [x29, #-8]
  4039a0:	str	x1, [x8, #168]
  4039a4:	stur	wzr, [x29, #-24]
  4039a8:	str	x10, [x8, #152]
  4039ac:	sturb	w11, [x29, #-33]
  4039b0:	str	x10, [x8, #136]
  4039b4:	str	x10, [x8, #128]
  4039b8:	sturb	w11, [x29, #-57]
  4039bc:	str	x10, [x8, #32]
  4039c0:	sturb	w11, [x29, #-153]
  4039c4:	sturb	w11, [x29, #-169]
  4039c8:	str	x10, [x8]
  4039cc:	str	wzr, [x12]
  4039d0:	ldr	x1, [x8, #168]
  4039d4:	ldr	x0, [x1]
  4039d8:	str	x8, [sp, #424]
  4039dc:	str	w9, [sp, #420]
  4039e0:	str	x10, [sp, #408]
  4039e4:	str	w11, [sp, #404]
  4039e8:	str	x12, [sp, #392]
  4039ec:	str	w13, [sp, #388]
  4039f0:	str	x14, [sp, #376]
  4039f4:	str	x15, [sp, #368]
  4039f8:	str	x16, [sp, #360]
  4039fc:	str	x17, [sp, #352]
  403a00:	str	x18, [sp, #344]
  403a04:	str	x2, [sp, #336]
  403a08:	str	x3, [sp, #328]
  403a0c:	str	x4, [sp, #320]
  403a10:	str	x5, [sp, #312]
  403a14:	str	x6, [sp, #304]
  403a18:	str	x7, [sp, #296]
  403a1c:	bl	412d88 <__fxstatat@plt+0xf918>
  403a20:	ldr	w0, [sp, #388]
  403a24:	ldr	x1, [sp, #376]
  403a28:	bl	403450 <setlocale@plt>
  403a2c:	ldr	x8, [sp, #368]
  403a30:	mov	x0, x8
  403a34:	ldr	x1, [sp, #360]
  403a38:	bl	402eb0 <bindtextdomain@plt>
  403a3c:	ldr	x8, [sp, #368]
  403a40:	mov	x0, x8
  403a44:	bl	403080 <textdomain@plt>
  403a48:	ldr	x8, [sp, #352]
  403a4c:	mov	x0, x8
  403a50:	bl	41dc58 <__fxstatat@plt+0x1a7e8>
  403a54:	ldr	x8, [sp, #296]
  403a58:	mov	x0, x8
  403a5c:	bl	404724 <__fxstatat@plt+0x12b4>
  403a60:	ldr	x8, [sp, #408]
  403a64:	ldr	x10, [sp, #344]
  403a68:	str	x8, [x10]
  403a6c:	ldr	x12, [sp, #336]
  403a70:	str	x8, [x12]
  403a74:	ldr	w9, [sp, #404]
  403a78:	ldr	x14, [sp, #328]
  403a7c:	strb	w9, [x14]
  403a80:	ldr	x15, [sp, #320]
  403a84:	strb	w9, [x15]
  403a88:	ldr	w0, [sp, #420]
  403a8c:	bl	403330 <umask@plt>
  403a90:	ldur	w0, [x29, #-8]
  403a94:	ldr	x8, [sp, #424]
  403a98:	ldr	x1, [x8, #168]
  403a9c:	adrp	x2, 41e000 <__fxstatat@plt+0x1ab90>
  403aa0:	add	x2, x2, #0x6df
  403aa4:	adrp	x3, 41f000 <__fxstatat@plt+0x1bb90>
  403aa8:	add	x3, x3, #0x8
  403aac:	mov	x9, xzr
  403ab0:	mov	x4, x9
  403ab4:	bl	4030a0 <getopt_long@plt>
  403ab8:	stur	w0, [x29, #-20]
  403abc:	mov	w10, #0xffffffff            	// #-1
  403ac0:	cmp	w0, w10
  403ac4:	b.eq	403ea8 <__fxstatat@plt+0xa38>  // b.none
  403ac8:	ldur	w8, [x29, #-20]
  403acc:	mov	w9, #0xfffffffd            	// #-3
  403ad0:	cmp	w8, w9
  403ad4:	str	w8, [sp, #292]
  403ad8:	b.eq	403e54 <__fxstatat@plt+0x9e4>  // b.none
  403adc:	b	403ae0 <__fxstatat@plt+0x670>
  403ae0:	mov	w8, #0xfffffffe            	// #-2
  403ae4:	ldr	w9, [sp, #292]
  403ae8:	cmp	w9, w8
  403aec:	b.eq	403e48 <__fxstatat@plt+0x9d8>  // b.none
  403af0:	b	403af4 <__fxstatat@plt+0x684>
  403af4:	ldr	w8, [sp, #292]
  403af8:	cmp	w8, #0x43
  403afc:	b.eq	403c30 <__fxstatat@plt+0x7c0>  // b.none
  403b00:	b	403b04 <__fxstatat@plt+0x694>
  403b04:	ldr	w8, [sp, #292]
  403b08:	cmp	w8, #0x44
  403b0c:	b.eq	403c94 <__fxstatat@plt+0x824>  // b.none
  403b10:	b	403b14 <__fxstatat@plt+0x6a4>
  403b14:	ldr	w8, [sp, #292]
  403b18:	cmp	w8, #0x53
  403b1c:	b.eq	403d04 <__fxstatat@plt+0x894>  // b.none
  403b20:	b	403b24 <__fxstatat@plt+0x6b4>
  403b24:	ldr	w8, [sp, #292]
  403b28:	cmp	w8, #0x54
  403b2c:	b.eq	403d68 <__fxstatat@plt+0x8f8>  // b.none
  403b30:	b	403b34 <__fxstatat@plt+0x6c4>
  403b34:	ldr	w8, [sp, #292]
  403b38:	cmp	w8, #0x5a
  403b3c:	b.eq	403dc8 <__fxstatat@plt+0x958>  // b.none
  403b40:	b	403b44 <__fxstatat@plt+0x6d4>
  403b44:	ldr	w8, [sp, #292]
  403b48:	cmp	w8, #0x62
  403b4c:	b.eq	403c04 <__fxstatat@plt+0x794>  // b.none
  403b50:	b	403b54 <__fxstatat@plt+0x6e4>
  403b54:	ldr	w8, [sp, #292]
  403b58:	cmp	w8, #0x63
  403b5c:	b.eq	403c2c <__fxstatat@plt+0x7bc>  // b.none
  403b60:	b	403b64 <__fxstatat@plt+0x6f4>
  403b64:	ldr	w8, [sp, #292]
  403b68:	cmp	w8, #0x64
  403b6c:	b.eq	403c84 <__fxstatat@plt+0x814>  // b.none
  403b70:	b	403b74 <__fxstatat@plt+0x704>
  403b74:	ldr	w8, [sp, #292]
  403b78:	cmp	w8, #0x67
  403b7c:	b.eq	403cb0 <__fxstatat@plt+0x840>  // b.none
  403b80:	b	403b84 <__fxstatat@plt+0x714>
  403b84:	ldr	w8, [sp, #292]
  403b88:	cmp	w8, #0x6d
  403b8c:	b.eq	403cc8 <__fxstatat@plt+0x858>  // b.none
  403b90:	b	403b94 <__fxstatat@plt+0x724>
  403b94:	ldr	w8, [sp, #292]
  403b98:	cmp	w8, #0x6f
  403b9c:	b.eq	403cdc <__fxstatat@plt+0x86c>  // b.none
  403ba0:	b	403ba4 <__fxstatat@plt+0x734>
  403ba4:	ldr	w8, [sp, #292]
  403ba8:	cmp	w8, #0x70
  403bac:	b.eq	403cf4 <__fxstatat@plt+0x884>  // b.none
  403bb0:	b	403bb4 <__fxstatat@plt+0x744>
  403bb4:	ldr	w8, [sp, #292]
  403bb8:	cmp	w8, #0x73
  403bbc:	b.eq	403c40 <__fxstatat@plt+0x7d0>  // b.none
  403bc0:	b	403bc4 <__fxstatat@plt+0x754>
  403bc4:	ldr	w8, [sp, #292]
  403bc8:	cmp	w8, #0x74
  403bcc:	b.eq	403d20 <__fxstatat@plt+0x8b0>  // b.none
  403bd0:	b	403bd4 <__fxstatat@plt+0x764>
  403bd4:	ldr	w8, [sp, #292]
  403bd8:	cmp	w8, #0x76
  403bdc:	b.eq	403ca0 <__fxstatat@plt+0x830>  // b.none
  403be0:	b	403be4 <__fxstatat@plt+0x774>
  403be4:	ldr	w8, [sp, #292]
  403be8:	cmp	w8, #0x100
  403bec:	b.eq	403d74 <__fxstatat@plt+0x904>  // b.none
  403bf0:	b	403bf4 <__fxstatat@plt+0x784>
  403bf4:	ldr	w8, [sp, #292]
  403bf8:	cmp	w8, #0x101
  403bfc:	b.eq	403c60 <__fxstatat@plt+0x7f0>  // b.none
  403c00:	b	403e9c <__fxstatat@plt+0xa2c>
  403c04:	mov	w8, #0x1                   	// #1
  403c08:	sturb	w8, [x29, #-33]
  403c0c:	ldr	x9, [sp, #304]
  403c10:	ldr	x10, [x9]
  403c14:	cbz	x10, 403c28 <__fxstatat@plt+0x7b8>
  403c18:	ldr	x8, [sp, #304]
  403c1c:	ldr	x9, [x8]
  403c20:	ldr	x10, [sp, #424]
  403c24:	str	x9, [x10, #128]
  403c28:	b	403ea4 <__fxstatat@plt+0xa34>
  403c2c:	b	403ea4 <__fxstatat@plt+0xa34>
  403c30:	mov	w8, #0x1                   	// #1
  403c34:	ldr	x9, [sp, #312]
  403c38:	strb	w8, [x9]
  403c3c:	b	403ea4 <__fxstatat@plt+0xa34>
  403c40:	mov	w8, #0x1                   	// #1
  403c44:	ldr	x9, [sp, #328]
  403c48:	strb	w8, [x9]
  403c4c:	mov	w0, #0x11                  	// #17
  403c50:	mov	x10, xzr
  403c54:	mov	x1, x10
  403c58:	bl	402de0 <signal@plt>
  403c5c:	b	403ea4 <__fxstatat@plt+0xa34>
  403c60:	ldr	x8, [sp, #304]
  403c64:	ldr	x0, [x8]
  403c68:	bl	419268 <__fxstatat@plt+0x15df8>
  403c6c:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  403c70:	add	x8, x8, #0x480
  403c74:	str	x0, [x8]
  403c78:	mov	w9, #0x1                   	// #1
  403c7c:	sturb	w9, [x29, #-169]
  403c80:	b	403ea4 <__fxstatat@plt+0xa34>
  403c84:	mov	w8, #0x1                   	// #1
  403c88:	ldr	x9, [sp, #320]
  403c8c:	strb	w8, [x9]
  403c90:	b	403ea4 <__fxstatat@plt+0xa34>
  403c94:	mov	w8, #0x1                   	// #1
  403c98:	sturb	w8, [x29, #-57]
  403c9c:	b	403ea4 <__fxstatat@plt+0xa34>
  403ca0:	sub	x8, x29, #0x90
  403ca4:	mov	w9, #0x1                   	// #1
  403ca8:	strb	w9, [x8, #46]
  403cac:	b	403ea4 <__fxstatat@plt+0xa34>
  403cb0:	ldr	x8, [sp, #304]
  403cb4:	ldr	x9, [x8]
  403cb8:	adrp	x10, 432000 <__fxstatat@plt+0x2eb90>
  403cbc:	add	x10, x10, #0x570
  403cc0:	str	x9, [x10]
  403cc4:	b	403ea4 <__fxstatat@plt+0xa34>
  403cc8:	ldr	x8, [sp, #304]
  403ccc:	ldr	x9, [x8]
  403cd0:	ldr	x10, [sp, #424]
  403cd4:	str	x9, [x10, #152]
  403cd8:	b	403ea4 <__fxstatat@plt+0xa34>
  403cdc:	ldr	x8, [sp, #304]
  403ce0:	ldr	x9, [x8]
  403ce4:	adrp	x10, 432000 <__fxstatat@plt+0x2eb90>
  403ce8:	add	x10, x10, #0x568
  403cec:	str	x9, [x10]
  403cf0:	b	403ea4 <__fxstatat@plt+0xa34>
  403cf4:	sub	x8, x29, #0x90
  403cf8:	mov	w9, #0x1                   	// #1
  403cfc:	strb	w9, [x8, #31]
  403d00:	b	403ea4 <__fxstatat@plt+0xa34>
  403d04:	mov	w8, #0x1                   	// #1
  403d08:	sturb	w8, [x29, #-33]
  403d0c:	ldr	x9, [sp, #304]
  403d10:	ldr	x10, [x9]
  403d14:	ldr	x11, [sp, #424]
  403d18:	str	x10, [x11, #136]
  403d1c:	b	403ea4 <__fxstatat@plt+0xa34>
  403d20:	ldr	x8, [sp, #424]
  403d24:	ldr	x9, [x8, #32]
  403d28:	cbz	x9, 403d54 <__fxstatat@plt+0x8e4>
  403d2c:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  403d30:	add	x0, x0, #0x6f4
  403d34:	bl	4033f0 <gettext@plt>
  403d38:	mov	w8, #0x1                   	// #1
  403d3c:	str	x0, [sp, #280]
  403d40:	mov	w0, w8
  403d44:	mov	w8, wzr
  403d48:	mov	w1, w8
  403d4c:	ldr	x2, [sp, #280]
  403d50:	bl	402c30 <error@plt>
  403d54:	ldr	x8, [sp, #304]
  403d58:	ldr	x9, [x8]
  403d5c:	ldr	x10, [sp, #424]
  403d60:	str	x9, [x10, #32]
  403d64:	b	403ea4 <__fxstatat@plt+0xa34>
  403d68:	mov	w8, #0x1                   	// #1
  403d6c:	sturb	w8, [x29, #-153]
  403d70:	b	403ea4 <__fxstatat@plt+0xa34>
  403d74:	ldr	x8, [sp, #392]
  403d78:	ldr	w9, [x8]
  403d7c:	cbnz	w9, 403da8 <__fxstatat@plt+0x938>
  403d80:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  403d84:	add	x0, x0, #0x71a
  403d88:	bl	4033f0 <gettext@plt>
  403d8c:	mov	w8, wzr
  403d90:	str	x0, [sp, #272]
  403d94:	mov	w0, w8
  403d98:	mov	w1, w8
  403d9c:	ldr	x2, [sp, #272]
  403da0:	bl	402c30 <error@plt>
  403da4:	b	403ea4 <__fxstatat@plt+0xa34>
  403da8:	sub	x8, x29, #0x90
  403dac:	mov	w9, #0x1                   	// #1
  403db0:	strb	w9, [x8, #37]
  403db4:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  403db8:	add	x8, x8, #0x488
  403dbc:	mov	w9, #0x0                   	// #0
  403dc0:	strb	w9, [x8]
  403dc4:	b	403ea4 <__fxstatat@plt+0xa34>
  403dc8:	ldr	x8, [sp, #392]
  403dcc:	ldr	w9, [x8]
  403dd0:	cbz	w9, 403e14 <__fxstatat@plt+0x9a4>
  403dd4:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  403dd8:	add	x8, x8, #0x488
  403ddc:	mov	w9, #0x0                   	// #0
  403de0:	strb	w9, [x8]
  403de4:	ldr	x8, [sp, #304]
  403de8:	ldr	x10, [x8]
  403dec:	cbz	x10, 403e04 <__fxstatat@plt+0x994>
  403df0:	ldr	x8, [sp, #304]
  403df4:	ldr	x9, [x8]
  403df8:	ldr	x10, [sp, #424]
  403dfc:	str	x9, [x10]
  403e00:	b	403e10 <__fxstatat@plt+0x9a0>
  403e04:	sub	x8, x29, #0x90
  403e08:	mov	w9, #0x1                   	// #1
  403e0c:	strb	w9, [x8, #33]
  403e10:	b	403e44 <__fxstatat@plt+0x9d4>
  403e14:	ldr	x8, [sp, #304]
  403e18:	ldr	x9, [x8]
  403e1c:	cbz	x9, 403e44 <__fxstatat@plt+0x9d4>
  403e20:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  403e24:	add	x0, x0, #0x763
  403e28:	bl	4033f0 <gettext@plt>
  403e2c:	mov	w8, wzr
  403e30:	str	x0, [sp, #264]
  403e34:	mov	w0, w8
  403e38:	mov	w1, w8
  403e3c:	ldr	x2, [sp, #264]
  403e40:	bl	402c30 <error@plt>
  403e44:	b	403ea4 <__fxstatat@plt+0xa34>
  403e48:	mov	w8, wzr
  403e4c:	mov	w0, w8
  403e50:	bl	40358c <__fxstatat@plt+0x11c>
  403e54:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  403e58:	add	x8, x8, #0x540
  403e5c:	ldr	x0, [x8]
  403e60:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  403e64:	add	x8, x8, #0x4b0
  403e68:	ldr	x3, [x8]
  403e6c:	adrp	x1, 41e000 <__fxstatat@plt+0x1ab90>
  403e70:	add	x1, x1, #0x6c5
  403e74:	adrp	x2, 41e000 <__fxstatat@plt+0x1ab90>
  403e78:	add	x2, x2, #0x7a6
  403e7c:	adrp	x4, 41e000 <__fxstatat@plt+0x1ab90>
  403e80:	add	x4, x4, #0x7b4
  403e84:	mov	x8, xzr
  403e88:	mov	x5, x8
  403e8c:	bl	418d30 <__fxstatat@plt+0x158c0>
  403e90:	mov	w9, wzr
  403e94:	mov	w0, w9
  403e98:	bl	402c10 <exit@plt>
  403e9c:	mov	w0, #0x1                   	// #1
  403ea0:	bl	40358c <__fxstatat@plt+0x11c>
  403ea4:	b	403a90 <__fxstatat@plt+0x620>
  403ea8:	ldr	x8, [sp, #320]
  403eac:	ldrb	w9, [x8]
  403eb0:	tbnz	w9, #0, 403eb8 <__fxstatat@plt+0xa48>
  403eb4:	b	403ef0 <__fxstatat@plt+0xa80>
  403eb8:	ldr	x8, [sp, #328]
  403ebc:	ldrb	w9, [x8]
  403ec0:	tbnz	w9, #0, 403ec8 <__fxstatat@plt+0xa58>
  403ec4:	b	403ef0 <__fxstatat@plt+0xa80>
  403ec8:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  403ecc:	add	x0, x0, #0x7c4
  403ed0:	bl	4033f0 <gettext@plt>
  403ed4:	mov	w8, #0x1                   	// #1
  403ed8:	str	x0, [sp, #256]
  403edc:	mov	w0, w8
  403ee0:	mov	w8, wzr
  403ee4:	mov	w1, w8
  403ee8:	ldr	x2, [sp, #256]
  403eec:	bl	402c30 <error@plt>
  403ef0:	ldr	x8, [sp, #320]
  403ef4:	ldrb	w9, [x8]
  403ef8:	tbnz	w9, #0, 403f00 <__fxstatat@plt+0xa90>
  403efc:	b	403f34 <__fxstatat@plt+0xac4>
  403f00:	ldr	x8, [sp, #424]
  403f04:	ldr	x9, [x8, #32]
  403f08:	cbz	x9, 403f34 <__fxstatat@plt+0xac4>
  403f0c:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  403f10:	add	x0, x0, #0x801
  403f14:	bl	4033f0 <gettext@plt>
  403f18:	mov	w8, #0x1                   	// #1
  403f1c:	str	x0, [sp, #248]
  403f20:	mov	w0, w8
  403f24:	mov	w8, wzr
  403f28:	mov	w1, w8
  403f2c:	ldr	x2, [sp, #248]
  403f30:	bl	402c30 <error@plt>
  403f34:	ldr	x8, [sp, #424]
  403f38:	ldr	x9, [x8, #32]
  403f3c:	cbz	x9, 40402c <__fxstatat@plt+0xbbc>
  403f40:	ldr	x8, [sp, #424]
  403f44:	ldr	x0, [x8, #32]
  403f48:	add	x1, sp, #0x1c8
  403f4c:	bl	41dc68 <__fxstatat@plt+0x1a7f8>
  403f50:	mov	w9, wzr
  403f54:	mov	w10, #0x1                   	// #1
  403f58:	cmp	w0, #0x0
  403f5c:	csel	w9, w10, w9, eq  // eq = none
  403f60:	cmp	w9, #0x0
  403f64:	cset	w9, ne  // ne = any
  403f68:	and	w9, w9, #0x1
  403f6c:	strb	w9, [sp, #455]
  403f70:	ldurb	w9, [x29, #-57]
  403f74:	tbnz	w9, #0, 403fcc <__fxstatat@plt+0xb5c>
  403f78:	ldrb	w8, [sp, #455]
  403f7c:	tbnz	w8, #0, 403fcc <__fxstatat@plt+0xb5c>
  403f80:	bl	403380 <__errno_location@plt>
  403f84:	ldr	w1, [x0]
  403f88:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  403f8c:	add	x0, x0, #0x83a
  403f90:	str	w1, [sp, #244]
  403f94:	bl	4033f0 <gettext@plt>
  403f98:	ldr	x8, [sp, #424]
  403f9c:	ldr	x1, [x8, #32]
  403fa0:	mov	w9, #0x4                   	// #4
  403fa4:	str	x0, [sp, #232]
  403fa8:	mov	w0, w9
  403fac:	bl	414c80 <__fxstatat@plt+0x11810>
  403fb0:	mov	w9, #0x1                   	// #1
  403fb4:	str	x0, [sp, #224]
  403fb8:	mov	w0, w9
  403fbc:	ldr	w1, [sp, #244]
  403fc0:	ldr	x2, [sp, #232]
  403fc4:	ldr	x3, [sp, #224]
  403fc8:	bl	402c30 <error@plt>
  403fcc:	ldrb	w8, [sp, #455]
  403fd0:	tbnz	w8, #0, 403fd8 <__fxstatat@plt+0xb68>
  403fd4:	b	40402c <__fxstatat@plt+0xbbc>
  403fd8:	ldr	w8, [sp, #472]
  403fdc:	and	w8, w8, #0xf000
  403fe0:	cmp	w8, #0x4, lsl #12
  403fe4:	b.eq	40402c <__fxstatat@plt+0xbbc>  // b.none
  403fe8:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  403fec:	add	x0, x0, #0x84e
  403ff0:	bl	4033f0 <gettext@plt>
  403ff4:	ldr	x8, [sp, #424]
  403ff8:	ldr	x1, [x8, #32]
  403ffc:	mov	w9, #0x4                   	// #4
  404000:	str	x0, [sp, #216]
  404004:	mov	w0, w9
  404008:	bl	414c80 <__fxstatat@plt+0x11810>
  40400c:	mov	w9, #0x1                   	// #1
  404010:	str	x0, [sp, #208]
  404014:	mov	w0, w9
  404018:	mov	w9, wzr
  40401c:	mov	w1, w9
  404020:	ldr	x2, [sp, #216]
  404024:	ldr	x3, [sp, #208]
  404028:	bl	402c30 <error@plt>
  40402c:	ldurb	w8, [x29, #-33]
  404030:	tbnz	w8, #0, 404038 <__fxstatat@plt+0xbc8>
  404034:	b	404058 <__fxstatat@plt+0xbe8>
  404038:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  40403c:	add	x0, x0, #0x86b
  404040:	bl	4033f0 <gettext@plt>
  404044:	ldr	x8, [sp, #424]
  404048:	ldr	x1, [x8, #128]
  40404c:	bl	40ef34 <__fxstatat@plt+0xbac4>
  404050:	str	w0, [sp, #204]
  404054:	b	404060 <__fxstatat@plt+0xbf0>
  404058:	mov	w8, wzr
  40405c:	str	w8, [sp, #204]
  404060:	ldr	w8, [sp, #204]
  404064:	sub	x9, x29, #0x90
  404068:	stur	w8, [x29, #-144]
  40406c:	ldr	x10, [sp, #424]
  404070:	ldr	x0, [x10, #136]
  404074:	str	x9, [sp, #192]
  404078:	bl	40e474 <__fxstatat@plt+0xb004>
  40407c:	ldr	x9, [sp, #192]
  404080:	ldrb	w8, [x9, #37]
  404084:	tbnz	w8, #0, 40408c <__fxstatat@plt+0xc1c>
  404088:	b	4040cc <__fxstatat@plt+0xc5c>
  40408c:	sub	x8, x29, #0x90
  404090:	ldrb	w9, [x8, #33]
  404094:	tbnz	w9, #0, 4040a4 <__fxstatat@plt+0xc34>
  404098:	ldr	x8, [sp, #424]
  40409c:	ldr	x9, [x8]
  4040a0:	cbz	x9, 4040cc <__fxstatat@plt+0xc5c>
  4040a4:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  4040a8:	add	x0, x0, #0x877
  4040ac:	bl	4033f0 <gettext@plt>
  4040b0:	mov	w8, #0x1                   	// #1
  4040b4:	str	x0, [sp, #184]
  4040b8:	mov	w0, w8
  4040bc:	mov	w8, wzr
  4040c0:	mov	w1, w8
  4040c4:	ldr	x2, [sp, #184]
  4040c8:	bl	402c30 <error@plt>
  4040cc:	ldr	x8, [sp, #424]
  4040d0:	ldr	x9, [x8]
  4040d4:	cbz	x9, 40413c <__fxstatat@plt+0xccc>
  4040d8:	ldr	x8, [sp, #424]
  4040dc:	ldr	x0, [x8]
  4040e0:	bl	4048a8 <__fxstatat@plt+0x1438>
  4040e4:	bl	4166f0 <__fxstatat@plt+0x13280>
  4040e8:	cmp	w0, #0x0
  4040ec:	cset	w9, ge  // ge = tcont
  4040f0:	tbnz	w9, #0, 40413c <__fxstatat@plt+0xccc>
  4040f4:	bl	403380 <__errno_location@plt>
  4040f8:	ldr	w1, [x0]
  4040fc:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  404100:	add	x0, x0, #0x8a1
  404104:	str	w1, [sp, #180]
  404108:	bl	4033f0 <gettext@plt>
  40410c:	ldr	x8, [sp, #424]
  404110:	ldr	x9, [x8]
  404114:	str	x0, [sp, #168]
  404118:	mov	x0, x9
  40411c:	bl	415060 <__fxstatat@plt+0x11bf0>
  404120:	mov	w10, #0x1                   	// #1
  404124:	str	x0, [sp, #160]
  404128:	mov	w0, w10
  40412c:	ldr	w1, [sp, #180]
  404130:	ldr	x2, [sp, #168]
  404134:	ldr	x3, [sp, #160]
  404138:	bl	402c30 <error@plt>
  40413c:	ldur	w8, [x29, #-8]
  404140:	adrp	x9, 432000 <__fxstatat@plt+0x2eb90>
  404144:	add	x9, x9, #0x538
  404148:	ldr	w10, [x9]
  40414c:	subs	w8, w8, w10
  404150:	stur	w8, [x29, #-160]
  404154:	ldr	x11, [sp, #424]
  404158:	ldr	x12, [x11, #168]
  40415c:	ldrsw	x9, [x9]
  404160:	mov	x13, #0x8                   	// #8
  404164:	mul	x9, x13, x9
  404168:	add	x9, x12, x9
  40416c:	str	x9, [x11, #16]
  404170:	ldur	w8, [x29, #-160]
  404174:	ldr	x9, [sp, #320]
  404178:	ldrb	w10, [x9]
  40417c:	mov	w14, #0x1                   	// #1
  404180:	str	w8, [sp, #156]
  404184:	str	w14, [sp, #152]
  404188:	tbnz	w10, #0, 4041a0 <__fxstatat@plt+0xd30>
  40418c:	ldr	x8, [sp, #424]
  404190:	ldr	x9, [x8, #32]
  404194:	cmp	x9, #0x0
  404198:	cset	w10, ne  // ne = any
  40419c:	str	w10, [sp, #152]
  4041a0:	ldr	w8, [sp, #152]
  4041a4:	eor	w8, w8, #0x1
  4041a8:	and	w8, w8, #0x1
  4041ac:	ldr	w9, [sp, #156]
  4041b0:	cmp	w9, w8
  4041b4:	b.gt	40423c <__fxstatat@plt+0xdcc>
  4041b8:	ldur	w8, [x29, #-160]
  4041bc:	cmp	w8, #0x0
  4041c0:	cset	w8, gt
  4041c4:	tbnz	w8, #0, 4041f0 <__fxstatat@plt+0xd80>
  4041c8:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  4041cc:	add	x0, x0, #0x8d3
  4041d0:	bl	4033f0 <gettext@plt>
  4041d4:	mov	w8, wzr
  4041d8:	str	x0, [sp, #144]
  4041dc:	mov	w0, w8
  4041e0:	mov	w1, w8
  4041e4:	ldr	x2, [sp, #144]
  4041e8:	bl	402c30 <error@plt>
  4041ec:	b	404234 <__fxstatat@plt+0xdc4>
  4041f0:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  4041f4:	add	x0, x0, #0x8e8
  4041f8:	bl	4033f0 <gettext@plt>
  4041fc:	ldr	x8, [sp, #424]
  404200:	ldr	x9, [x8, #16]
  404204:	ldr	x1, [x9]
  404208:	mov	w10, #0x4                   	// #4
  40420c:	str	x0, [sp, #136]
  404210:	mov	w0, w10
  404214:	bl	414c80 <__fxstatat@plt+0x11810>
  404218:	mov	w10, wzr
  40421c:	str	x0, [sp, #128]
  404220:	mov	w0, w10
  404224:	mov	w1, w10
  404228:	ldr	x2, [sp, #136]
  40422c:	ldr	x3, [sp, #128]
  404230:	bl	402c30 <error@plt>
  404234:	mov	w0, #0x1                   	// #1
  404238:	bl	40358c <__fxstatat@plt+0x11c>
  40423c:	ldurb	w8, [x29, #-153]
  404240:	tbnz	w8, #0, 404248 <__fxstatat@plt+0xdd8>
  404244:	b	4042dc <__fxstatat@plt+0xe6c>
  404248:	ldr	x8, [sp, #424]
  40424c:	ldr	x9, [x8, #32]
  404250:	cbz	x9, 40427c <__fxstatat@plt+0xe0c>
  404254:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  404258:	add	x0, x0, #0x912
  40425c:	bl	4033f0 <gettext@plt>
  404260:	mov	w8, #0x1                   	// #1
  404264:	str	x0, [sp, #120]
  404268:	mov	w0, w8
  40426c:	mov	w8, wzr
  404270:	mov	w1, w8
  404274:	ldr	x2, [sp, #120]
  404278:	bl	402c30 <error@plt>
  40427c:	ldur	w8, [x29, #-160]
  404280:	mov	w9, #0x2                   	// #2
  404284:	cmp	w9, w8
  404288:	b.ge	4042d8 <__fxstatat@plt+0xe68>  // b.tcont
  40428c:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  404290:	add	x0, x0, #0x958
  404294:	bl	4033f0 <gettext@plt>
  404298:	ldr	x8, [sp, #424]
  40429c:	ldr	x9, [x8, #16]
  4042a0:	ldr	x1, [x9, #16]
  4042a4:	mov	w10, #0x4                   	// #4
  4042a8:	str	x0, [sp, #112]
  4042ac:	mov	w0, w10
  4042b0:	bl	414c80 <__fxstatat@plt+0x11810>
  4042b4:	mov	w10, wzr
  4042b8:	str	x0, [sp, #104]
  4042bc:	mov	w0, w10
  4042c0:	mov	w1, w10
  4042c4:	ldr	x2, [sp, #112]
  4042c8:	ldr	x3, [sp, #104]
  4042cc:	bl	402c30 <error@plt>
  4042d0:	mov	w0, #0x1                   	// #1
  4042d4:	bl	40358c <__fxstatat@plt+0x11c>
  4042d8:	b	4043e8 <__fxstatat@plt+0xf78>
  4042dc:	ldr	x8, [sp, #320]
  4042e0:	ldrb	w9, [x8]
  4042e4:	tbnz	w9, #0, 4043e8 <__fxstatat@plt+0xf78>
  4042e8:	ldr	x8, [sp, #424]
  4042ec:	ldr	x9, [x8, #32]
  4042f0:	cbnz	x9, 4043e8 <__fxstatat@plt+0xf78>
  4042f4:	ldur	w8, [x29, #-160]
  4042f8:	mov	w9, #0x2                   	// #2
  4042fc:	cmp	w9, w8
  404300:	b.gt	40436c <__fxstatat@plt+0xefc>
  404304:	ldr	x8, [sp, #424]
  404308:	ldr	x9, [x8, #16]
  40430c:	ldur	w10, [x29, #-160]
  404310:	subs	w10, w10, #0x1
  404314:	mov	w0, w10
  404318:	sxtw	x11, w0
  40431c:	mov	x12, #0x8                   	// #8
  404320:	mul	x11, x12, x11
  404324:	add	x9, x9, x11
  404328:	ldr	x0, [x9]
  40432c:	bl	4048bc <__fxstatat@plt+0x144c>
  404330:	tbnz	w0, #0, 404338 <__fxstatat@plt+0xec8>
  404334:	b	40436c <__fxstatat@plt+0xefc>
  404338:	ldr	x8, [sp, #424]
  40433c:	ldr	x9, [x8, #16]
  404340:	ldur	w10, [x29, #-160]
  404344:	subs	w10, w10, #0x1
  404348:	stur	w10, [x29, #-160]
  40434c:	mov	w0, w10
  404350:	sxtw	x11, w0
  404354:	mov	x12, #0x8                   	// #8
  404358:	mul	x11, x12, x11
  40435c:	add	x9, x9, x11
  404360:	ldr	x9, [x9]
  404364:	str	x9, [x8, #32]
  404368:	b	4043e8 <__fxstatat@plt+0xf78>
  40436c:	ldur	w8, [x29, #-160]
  404370:	mov	w9, #0x2                   	// #2
  404374:	cmp	w9, w8
  404378:	b.ge	4043e8 <__fxstatat@plt+0xf78>  // b.tcont
  40437c:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  404380:	add	x0, x0, #0x84e
  404384:	bl	4033f0 <gettext@plt>
  404388:	ldr	x8, [sp, #424]
  40438c:	ldr	x9, [x8, #16]
  404390:	ldur	w10, [x29, #-160]
  404394:	mov	w11, #0x1                   	// #1
  404398:	subs	w10, w10, #0x1
  40439c:	mov	w1, w10
  4043a0:	sxtw	x12, w1
  4043a4:	mov	x13, #0x8                   	// #8
  4043a8:	mul	x12, x13, x12
  4043ac:	add	x9, x9, x12
  4043b0:	ldr	x1, [x9]
  4043b4:	mov	w10, #0x4                   	// #4
  4043b8:	str	x0, [sp, #96]
  4043bc:	mov	w0, w10
  4043c0:	str	w11, [sp, #92]
  4043c4:	bl	414c80 <__fxstatat@plt+0x11810>
  4043c8:	ldr	w10, [sp, #92]
  4043cc:	str	x0, [sp, #80]
  4043d0:	mov	w0, w10
  4043d4:	mov	w11, wzr
  4043d8:	mov	w1, w11
  4043dc:	ldr	x2, [sp, #96]
  4043e0:	ldr	x3, [sp, #80]
  4043e4:	bl	402c30 <error@plt>
  4043e8:	ldr	x8, [sp, #424]
  4043ec:	ldr	x9, [x8, #152]
  4043f0:	cbz	x9, 4044bc <__fxstatat@plt+0x104c>
  4043f4:	ldr	x8, [sp, #424]
  4043f8:	ldr	x0, [x8, #152]
  4043fc:	bl	412308 <__fxstatat@plt+0xee98>
  404400:	str	x0, [sp, #440]
  404404:	ldr	x8, [sp, #440]
  404408:	cbnz	x8, 40444c <__fxstatat@plt+0xfdc>
  40440c:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  404410:	add	x0, x0, #0x969
  404414:	bl	4033f0 <gettext@plt>
  404418:	ldr	x8, [sp, #424]
  40441c:	ldr	x9, [x8, #152]
  404420:	str	x0, [sp, #72]
  404424:	mov	x0, x9
  404428:	bl	415060 <__fxstatat@plt+0x11bf0>
  40442c:	mov	w10, #0x1                   	// #1
  404430:	str	x0, [sp, #64]
  404434:	mov	w0, w10
  404438:	mov	w10, wzr
  40443c:	mov	w1, w10
  404440:	ldr	x2, [sp, #72]
  404444:	ldr	x3, [sp, #64]
  404448:	bl	402c30 <error@plt>
  40444c:	ldr	x3, [sp, #440]
  404450:	mov	w8, wzr
  404454:	mov	w0, w8
  404458:	mov	w9, #0x1                   	// #1
  40445c:	mov	w10, wzr
  404460:	and	w1, w10, #0x1
  404464:	mov	w2, w8
  404468:	mov	x11, xzr
  40446c:	mov	x4, x11
  404470:	str	w8, [sp, #60]
  404474:	str	w9, [sp, #56]
  404478:	bl	412a38 <__fxstatat@plt+0xf5c8>
  40447c:	adrp	x11, 432000 <__fxstatat@plt+0x2eb90>
  404480:	add	x11, x11, #0x48c
  404484:	str	w0, [x11]
  404488:	ldr	x3, [sp, #440]
  40448c:	ldr	w0, [sp, #60]
  404490:	ldr	w8, [sp, #56]
  404494:	and	w1, w8, #0x1
  404498:	ldr	w2, [sp, #60]
  40449c:	adrp	x4, 432000 <__fxstatat@plt+0x2eb90>
  4044a0:	add	x4, x4, #0x490
  4044a4:	bl	412a38 <__fxstatat@plt+0xf5c8>
  4044a8:	adrp	x11, 432000 <__fxstatat@plt+0x2eb90>
  4044ac:	add	x11, x11, #0x494
  4044b0:	str	w0, [x11]
  4044b4:	ldr	x0, [sp, #440]
  4044b8:	bl	403140 <free@plt>
  4044bc:	ldurb	w8, [x29, #-169]
  4044c0:	tbnz	w8, #0, 4044c8 <__fxstatat@plt+0x1058>
  4044c4:	b	4044f8 <__fxstatat@plt+0x1088>
  4044c8:	ldr	x8, [sp, #328]
  4044cc:	ldrb	w9, [x8]
  4044d0:	tbnz	w9, #0, 4044f8 <__fxstatat@plt+0x1088>
  4044d4:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  4044d8:	add	x0, x0, #0x979
  4044dc:	bl	4033f0 <gettext@plt>
  4044e0:	mov	w8, wzr
  4044e4:	str	x0, [sp, #48]
  4044e8:	mov	w0, w8
  4044ec:	mov	w1, w8
  4044f0:	ldr	x2, [sp, #48]
  4044f4:	bl	402c30 <error@plt>
  4044f8:	ldr	x8, [sp, #312]
  4044fc:	ldrb	w9, [x8]
  404500:	tbnz	w9, #0, 404508 <__fxstatat@plt+0x1098>
  404504:	b	404544 <__fxstatat@plt+0x10d4>
  404508:	sub	x8, x29, #0x90
  40450c:	ldrb	w9, [x8, #31]
  404510:	tbnz	w9, #0, 404518 <__fxstatat@plt+0x10a8>
  404514:	b	404544 <__fxstatat@plt+0x10d4>
  404518:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  40451c:	add	x0, x0, #0x9c1
  404520:	bl	4033f0 <gettext@plt>
  404524:	mov	w8, wzr
  404528:	str	x0, [sp, #40]
  40452c:	mov	w0, w8
  404530:	mov	w1, w8
  404534:	ldr	x2, [sp, #40]
  404538:	bl	402c30 <error@plt>
  40453c:	mov	w0, #0x1                   	// #1
  404540:	bl	40358c <__fxstatat@plt+0x11c>
  404544:	ldr	x8, [sp, #312]
  404548:	ldrb	w9, [x8]
  40454c:	tbnz	w9, #0, 404554 <__fxstatat@plt+0x10e4>
  404550:	b	404590 <__fxstatat@plt+0x1120>
  404554:	ldr	x8, [sp, #328]
  404558:	ldrb	w9, [x8]
  40455c:	tbnz	w9, #0, 404564 <__fxstatat@plt+0x10f4>
  404560:	b	404590 <__fxstatat@plt+0x1120>
  404564:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  404568:	add	x0, x0, #0xa09
  40456c:	bl	4033f0 <gettext@plt>
  404570:	mov	w8, wzr
  404574:	str	x0, [sp, #32]
  404578:	mov	w0, w8
  40457c:	mov	w1, w8
  404580:	ldr	x2, [sp, #32]
  404584:	bl	402c30 <error@plt>
  404588:	mov	w0, #0x1                   	// #1
  40458c:	bl	40358c <__fxstatat@plt+0x11c>
  404590:	ldr	x8, [sp, #312]
  404594:	ldrb	w9, [x8]
  404598:	tbnz	w9, #0, 4045a0 <__fxstatat@plt+0x1130>
  40459c:	b	4045dc <__fxstatat@plt+0x116c>
  4045a0:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  4045a4:	add	x8, x8, #0x48c
  4045a8:	ldr	w0, [x8]
  4045ac:	bl	404a64 <__fxstatat@plt+0x15f4>
  4045b0:	tbnz	w0, #0, 4045b8 <__fxstatat@plt+0x1148>
  4045b4:	b	4045dc <__fxstatat@plt+0x116c>
  4045b8:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  4045bc:	add	x0, x0, #0xa43
  4045c0:	bl	4033f0 <gettext@plt>
  4045c4:	mov	w8, wzr
  4045c8:	str	x0, [sp, #24]
  4045cc:	mov	w0, w8
  4045d0:	mov	w1, w8
  4045d4:	ldr	x2, [sp, #24]
  4045d8:	bl	402c30 <error@plt>
  4045dc:	bl	404aa0 <__fxstatat@plt+0x1630>
  4045e0:	ldr	x8, [sp, #320]
  4045e4:	ldrb	w9, [x8]
  4045e8:	tbnz	w9, #0, 4045f0 <__fxstatat@plt+0x1180>
  4045ec:	b	404614 <__fxstatat@plt+0x11a4>
  4045f0:	ldur	w0, [x29, #-160]
  4045f4:	ldr	x8, [sp, #424]
  4045f8:	ldr	x1, [x8, #16]
  4045fc:	adrp	x2, 404000 <__fxstatat@plt+0xb90>
  404600:	add	x2, x2, #0xc84
  404604:	sub	x3, x29, #0x90
  404608:	bl	416454 <__fxstatat@plt+0x12fe4>
  40460c:	stur	w0, [x29, #-24]
  404610:	b	404710 <__fxstatat@plt+0x12a0>
  404614:	bl	40d4d0 <__fxstatat@plt+0xa060>
  404618:	ldr	x8, [sp, #424]
  40461c:	ldr	x9, [x8, #32]
  404620:	cbnz	x9, 404680 <__fxstatat@plt+0x1210>
  404624:	ldurb	w8, [x29, #-57]
  404628:	tbnz	w8, #0, 404630 <__fxstatat@plt+0x11c0>
  40462c:	b	404654 <__fxstatat@plt+0x11e4>
  404630:	ldr	x8, [sp, #424]
  404634:	ldr	x9, [x8, #16]
  404638:	ldr	x0, [x9]
  40463c:	ldr	x9, [x8, #16]
  404640:	ldr	x1, [x9, #8]
  404644:	sub	x2, x29, #0x90
  404648:	bl	404dcc <__fxstatat@plt+0x195c>
  40464c:	tbnz	w0, #0, 40467c <__fxstatat@plt+0x120c>
  404650:	b	404674 <__fxstatat@plt+0x1204>
  404654:	ldr	x8, [sp, #424]
  404658:	ldr	x9, [x8, #16]
  40465c:	ldr	x0, [x9]
  404660:	ldr	x9, [x8, #16]
  404664:	ldr	x1, [x9, #8]
  404668:	sub	x2, x29, #0x90
  40466c:	bl	404e34 <__fxstatat@plt+0x19c4>
  404670:	tbnz	w0, #0, 40467c <__fxstatat@plt+0x120c>
  404674:	mov	w8, #0x1                   	// #1
  404678:	stur	w8, [x29, #-24]
  40467c:	b	404710 <__fxstatat@plt+0x12a0>
  404680:	sub	x0, x29, #0x90
  404684:	bl	40661c <__fxstatat@plt+0x31ac>
  404688:	str	wzr, [sp, #436]
  40468c:	ldr	w8, [sp, #436]
  404690:	ldur	w9, [x29, #-160]
  404694:	cmp	w8, w9
  404698:	b.ge	404710 <__fxstatat@plt+0x12a0>  // b.tcont
  40469c:	ldr	x8, [sp, #424]
  4046a0:	ldr	x9, [x8, #16]
  4046a4:	ldrsw	x10, [sp, #436]
  4046a8:	mov	x11, #0x8                   	// #8
  4046ac:	mul	x10, x11, x10
  4046b0:	add	x9, x9, x10
  4046b4:	ldr	x0, [x9]
  4046b8:	ldr	x1, [x8, #32]
  4046bc:	ldr	w12, [sp, #436]
  4046c0:	mov	w13, #0x0                   	// #0
  4046c4:	str	x0, [sp, #16]
  4046c8:	str	x1, [sp, #8]
  4046cc:	str	w13, [sp, #4]
  4046d0:	cbnz	w12, 4046dc <__fxstatat@plt+0x126c>
  4046d4:	ldurb	w8, [x29, #-57]
  4046d8:	str	w8, [sp, #4]
  4046dc:	ldr	w8, [sp, #4]
  4046e0:	ldr	x0, [sp, #16]
  4046e4:	ldr	x1, [sp, #8]
  4046e8:	sub	x2, x29, #0x90
  4046ec:	and	w3, w8, #0x1
  4046f0:	bl	404fe0 <__fxstatat@plt+0x1b70>
  4046f4:	tbnz	w0, #0, 404700 <__fxstatat@plt+0x1290>
  4046f8:	mov	w8, #0x1                   	// #1
  4046fc:	stur	w8, [x29, #-24]
  404700:	ldr	w8, [sp, #436]
  404704:	add	w8, w8, #0x1
  404708:	str	w8, [sp, #436]
  40470c:	b	40468c <__fxstatat@plt+0x121c>
  404710:	ldur	w0, [x29, #-24]
  404714:	add	sp, sp, #0x300
  404718:	ldr	x28, [sp, #16]
  40471c:	ldp	x29, x30, [sp], #32
  404720:	ret
  404724:	sub	sp, sp, #0x40
  404728:	stp	x29, x30, [sp, #48]
  40472c:	add	x29, sp, #0x30
  404730:	mov	w8, #0x1                   	// #1
  404734:	mov	w9, #0x4                   	// #4
  404738:	mov	w10, #0x0                   	// #0
  40473c:	mov	w11, #0x2                   	// #2
  404740:	mov	w12, #0x180                 	// #384
  404744:	mov	x13, xzr
  404748:	stur	x0, [x29, #-8]
  40474c:	ldur	x0, [x29, #-8]
  404750:	stur	w8, [x29, #-12]
  404754:	stur	w9, [x29, #-16]
  404758:	stur	w10, [x29, #-20]
  40475c:	str	w11, [sp, #24]
  404760:	str	w12, [sp, #20]
  404764:	str	x13, [sp, #8]
  404768:	bl	4093e8 <__fxstatat@plt+0x5f78>
  40476c:	ldur	x13, [x29, #-8]
  404770:	ldur	w8, [x29, #-12]
  404774:	strb	w8, [x13, #20]
  404778:	ldur	x13, [x29, #-8]
  40477c:	str	wzr, [x13, #56]
  404780:	ldur	x13, [x29, #-8]
  404784:	ldur	w9, [x29, #-16]
  404788:	str	w9, [x13, #4]
  40478c:	ldur	x13, [x29, #-8]
  404790:	strb	w8, [x13, #21]
  404794:	ldur	x13, [x29, #-8]
  404798:	ldur	w10, [x29, #-20]
  40479c:	strb	w10, [x13, #22]
  4047a0:	ldur	x13, [x29, #-8]
  4047a4:	strb	w10, [x13, #23]
  4047a8:	ldur	x13, [x29, #-8]
  4047ac:	str	w9, [x13, #8]
  4047b0:	ldur	x13, [x29, #-8]
  4047b4:	strb	w10, [x13, #24]
  4047b8:	ldur	x13, [x29, #-8]
  4047bc:	strb	w8, [x13, #25]
  4047c0:	ldur	x13, [x29, #-8]
  4047c4:	strb	w10, [x13, #28]
  4047c8:	ldur	x13, [x29, #-8]
  4047cc:	strb	w10, [x13, #29]
  4047d0:	ldur	x13, [x29, #-8]
  4047d4:	strb	w10, [x13, #34]
  4047d8:	ldur	x13, [x29, #-8]
  4047dc:	strb	w10, [x13, #30]
  4047e0:	ldur	x13, [x29, #-8]
  4047e4:	strb	w10, [x13, #31]
  4047e8:	ldur	x13, [x29, #-8]
  4047ec:	strb	w10, [x13, #32]
  4047f0:	ldur	x13, [x29, #-8]
  4047f4:	strb	w10, [x13, #41]
  4047f8:	ldur	x13, [x29, #-8]
  4047fc:	strb	w8, [x13, #35]
  404800:	ldur	x13, [x29, #-8]
  404804:	strb	w10, [x13, #36]
  404808:	ldur	x13, [x29, #-8]
  40480c:	strb	w10, [x13, #40]
  404810:	ldur	x13, [x29, #-8]
  404814:	strb	w10, [x13, #42]
  404818:	ldur	x13, [x29, #-8]
  40481c:	ldr	w11, [sp, #24]
  404820:	str	w11, [x13, #12]
  404824:	ldur	x13, [x29, #-8]
  404828:	strb	w10, [x13, #44]
  40482c:	ldur	x13, [x29, #-8]
  404830:	str	wzr, [x13]
  404834:	ldur	x13, [x29, #-8]
  404838:	strb	w8, [x13, #43]
  40483c:	ldur	x13, [x29, #-8]
  404840:	ldr	w12, [sp, #20]
  404844:	str	w12, [x13, #16]
  404848:	ldur	x13, [x29, #-8]
  40484c:	strb	w10, [x13, #47]
  404850:	ldur	x13, [x29, #-8]
  404854:	strb	w10, [x13, #48]
  404858:	ldur	x13, [x29, #-8]
  40485c:	strb	w10, [x13, #45]
  404860:	ldur	x13, [x29, #-8]
  404864:	strb	w10, [x13, #38]
  404868:	ldur	x13, [x29, #-8]
  40486c:	strb	w10, [x13, #37]
  404870:	ldur	x13, [x29, #-8]
  404874:	strb	w10, [x13, #33]
  404878:	ldur	x13, [x29, #-8]
  40487c:	strb	w10, [x13, #39]
  404880:	ldur	x13, [x29, #-8]
  404884:	strb	w10, [x13, #46]
  404888:	ldur	x13, [x29, #-8]
  40488c:	ldr	x14, [sp, #8]
  404890:	str	x14, [x13, #64]
  404894:	ldur	x13, [x29, #-8]
  404898:	str	x14, [x13, #72]
  40489c:	ldp	x29, x30, [sp, #48]
  4048a0:	add	sp, sp, #0x40
  4048a4:	ret
  4048a8:	sub	sp, sp, #0x10
  4048ac:	str	x0, [sp, #8]
  4048b0:	ldr	x0, [sp, #8]
  4048b4:	add	sp, sp, #0x10
  4048b8:	ret
  4048bc:	sub	sp, sp, #0x100
  4048c0:	stp	x29, x30, [sp, #240]
  4048c4:	add	x29, sp, #0xf0
  4048c8:	sub	x8, x29, #0x18
  4048cc:	str	x0, [x8, #16]
  4048d0:	ldr	x0, [x8, #16]
  4048d4:	str	x8, [sp, #64]
  4048d8:	bl	40f538 <__fxstatat@plt+0xc0c8>
  4048dc:	ldr	x8, [sp, #64]
  4048e0:	str	x0, [x8, #8]
  4048e4:	ldr	x0, [x8, #8]
  4048e8:	bl	402be0 <strlen@plt>
  4048ec:	ldr	x8, [sp, #64]
  4048f0:	str	x0, [x8]
  4048f4:	ldr	x9, [x8]
  4048f8:	mov	w10, #0x1                   	// #1
  4048fc:	str	w10, [sp, #60]
  404900:	cbz	x9, 404924 <__fxstatat@plt+0x14b4>
  404904:	ldr	x8, [sp, #64]
  404908:	ldr	x9, [x8, #8]
  40490c:	ldr	x10, [x8]
  404910:	subs	x10, x10, #0x1
  404914:	ldrb	w11, [x9, x10]
  404918:	cmp	w11, #0x2f
  40491c:	cset	w11, eq  // eq = none
  404920:	str	w11, [sp, #60]
  404924:	ldr	w8, [sp, #60]
  404928:	and	w8, w8, #0x1
  40492c:	sturb	w8, [x29, #-25]
  404930:	ldr	x9, [sp, #64]
  404934:	ldr	x0, [x9, #16]
  404938:	add	x1, sp, #0x50
  40493c:	bl	41dc68 <__fxstatat@plt+0x1a7f8>
  404940:	cbnz	w0, 404950 <__fxstatat@plt+0x14e0>
  404944:	mov	w8, wzr
  404948:	str	w8, [sp, #56]
  40494c:	b	40495c <__fxstatat@plt+0x14ec>
  404950:	bl	403380 <__errno_location@plt>
  404954:	ldr	w8, [x0]
  404958:	str	w8, [sp, #56]
  40495c:	ldr	w8, [sp, #56]
  404960:	str	w8, [sp, #76]
  404964:	ldr	w8, [sp, #76]
  404968:	mov	w9, #0x0                   	// #0
  40496c:	str	w9, [sp, #52]
  404970:	cbnz	w8, 404988 <__fxstatat@plt+0x1518>
  404974:	ldr	w8, [sp, #96]
  404978:	and	w8, w8, #0xf000
  40497c:	cmp	w8, #0x4, lsl #12
  404980:	cset	w8, eq  // eq = none
  404984:	str	w8, [sp, #52]
  404988:	ldr	w8, [sp, #52]
  40498c:	and	w8, w8, #0x1
  404990:	strb	w8, [sp, #75]
  404994:	ldr	w8, [sp, #76]
  404998:	cbz	w8, 4049f0 <__fxstatat@plt+0x1580>
  40499c:	ldr	w8, [sp, #76]
  4049a0:	cmp	w8, #0x2
  4049a4:	b.eq	4049f0 <__fxstatat@plt+0x1580>  // b.none
  4049a8:	ldr	w1, [sp, #76]
  4049ac:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  4049b0:	add	x0, x0, #0x83a
  4049b4:	str	w1, [sp, #48]
  4049b8:	bl	4033f0 <gettext@plt>
  4049bc:	ldr	x8, [sp, #64]
  4049c0:	ldr	x1, [x8, #16]
  4049c4:	mov	w9, #0x4                   	// #4
  4049c8:	str	x0, [sp, #40]
  4049cc:	mov	w0, w9
  4049d0:	bl	414c80 <__fxstatat@plt+0x11810>
  4049d4:	mov	w9, #0x1                   	// #1
  4049d8:	str	x0, [sp, #32]
  4049dc:	mov	w0, w9
  4049e0:	ldr	w1, [sp, #48]
  4049e4:	ldr	x2, [sp, #40]
  4049e8:	ldr	x3, [sp, #32]
  4049ec:	bl	402c30 <error@plt>
  4049f0:	ldrb	w8, [sp, #75]
  4049f4:	and	w8, w8, #0x1
  4049f8:	ldurb	w9, [x29, #-25]
  4049fc:	and	w9, w9, #0x1
  404a00:	cmp	w8, w9
  404a04:	b.ge	404a50 <__fxstatat@plt+0x15e0>  // b.tcont
  404a08:	ldr	w1, [sp, #76]
  404a0c:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  404a10:	add	x0, x0, #0x84e
  404a14:	str	w1, [sp, #28]
  404a18:	bl	4033f0 <gettext@plt>
  404a1c:	ldr	x8, [sp, #64]
  404a20:	ldr	x1, [x8, #16]
  404a24:	mov	w9, #0x4                   	// #4
  404a28:	str	x0, [sp, #16]
  404a2c:	mov	w0, w9
  404a30:	bl	414c80 <__fxstatat@plt+0x11810>
  404a34:	mov	w9, #0x1                   	// #1
  404a38:	str	x0, [sp, #8]
  404a3c:	mov	w0, w9
  404a40:	ldr	w1, [sp, #28]
  404a44:	ldr	x2, [sp, #16]
  404a48:	ldr	x3, [sp, #8]
  404a4c:	bl	402c30 <error@plt>
  404a50:	ldrb	w8, [sp, #75]
  404a54:	and	w0, w8, #0x1
  404a58:	ldp	x29, x30, [sp, #240]
  404a5c:	add	sp, sp, #0x100
  404a60:	ret
  404a64:	sub	sp, sp, #0x10
  404a68:	mov	w8, #0xf1ff                	// #61951
  404a6c:	str	w0, [sp, #12]
  404a70:	str	w8, [sp, #8]
  404a74:	ldr	w8, [sp, #12]
  404a78:	ldr	w9, [sp, #8]
  404a7c:	mvn	w9, w9
  404a80:	tst	w8, w9
  404a84:	cset	w8, ne  // ne = any
  404a88:	mov	w9, #0x1                   	// #1
  404a8c:	eor	w8, w8, #0x1
  404a90:	eor	w8, w8, w9
  404a94:	and	w0, w8, #0x1
  404a98:	add	sp, sp, #0x10
  404a9c:	ret
  404aa0:	sub	sp, sp, #0x70
  404aa4:	stp	x29, x30, [sp, #96]
  404aa8:	add	x29, sp, #0x60
  404aac:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  404ab0:	add	x8, x8, #0x568
  404ab4:	adrp	x9, 432000 <__fxstatat@plt+0x2eb90>
  404ab8:	add	x9, x9, #0x57c
  404abc:	adrp	x10, 432000 <__fxstatat@plt+0x2eb90>
  404ac0:	add	x10, x10, #0x570
  404ac4:	adrp	x11, 432000 <__fxstatat@plt+0x2eb90>
  404ac8:	add	x11, x11, #0x580
  404acc:	ldr	x12, [x8]
  404ad0:	stur	x8, [x29, #-40]
  404ad4:	str	x9, [sp, #48]
  404ad8:	str	x10, [sp, #40]
  404adc:	str	x11, [sp, #32]
  404ae0:	cbz	x12, 404b9c <__fxstatat@plt+0x172c>
  404ae4:	ldur	x8, [x29, #-40]
  404ae8:	ldr	x0, [x8]
  404aec:	bl	402f10 <getpwnam@plt>
  404af0:	stur	x0, [x29, #-8]
  404af4:	ldur	x8, [x29, #-8]
  404af8:	cbnz	x8, 404b84 <__fxstatat@plt+0x1714>
  404afc:	ldur	x8, [x29, #-40]
  404b00:	ldr	x0, [x8]
  404b04:	mov	x9, xzr
  404b08:	mov	x1, x9
  404b0c:	mov	w10, wzr
  404b10:	mov	w2, w10
  404b14:	sub	x3, x29, #0x18
  404b18:	mov	x4, x9
  404b1c:	bl	419300 <__fxstatat@plt+0x15e90>
  404b20:	cbnz	w0, 404b34 <__fxstatat@plt+0x16c4>
  404b24:	ldur	x8, [x29, #-24]
  404b28:	mov	x9, #0xffffffff            	// #4294967295
  404b2c:	cmp	x9, x8
  404b30:	b.cs	404b74 <__fxstatat@plt+0x1704>  // b.hs, b.nlast
  404b34:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  404b38:	add	x0, x0, #0xe54
  404b3c:	bl	4033f0 <gettext@plt>
  404b40:	ldur	x8, [x29, #-40]
  404b44:	ldr	x9, [x8]
  404b48:	str	x0, [sp, #24]
  404b4c:	mov	x0, x9
  404b50:	bl	415060 <__fxstatat@plt+0x11bf0>
  404b54:	mov	w10, #0x1                   	// #1
  404b58:	str	x0, [sp, #16]
  404b5c:	mov	w0, w10
  404b60:	mov	w10, wzr
  404b64:	mov	w1, w10
  404b68:	ldr	x2, [sp, #24]
  404b6c:	ldr	x3, [sp, #16]
  404b70:	bl	402c30 <error@plt>
  404b74:	ldur	x8, [x29, #-24]
  404b78:	ldr	x9, [sp, #48]
  404b7c:	str	w8, [x9]
  404b80:	b	404b94 <__fxstatat@plt+0x1724>
  404b84:	ldur	x8, [x29, #-8]
  404b88:	ldr	w9, [x8, #16]
  404b8c:	ldr	x8, [sp, #48]
  404b90:	str	w9, [x8]
  404b94:	bl	403260 <endpwent@plt>
  404b98:	b	404ba8 <__fxstatat@plt+0x1738>
  404b9c:	mov	w8, #0xffffffff            	// #-1
  404ba0:	ldr	x9, [sp, #48]
  404ba4:	str	w8, [x9]
  404ba8:	ldr	x8, [sp, #40]
  404bac:	ldr	x9, [x8]
  404bb0:	cbz	x9, 404c6c <__fxstatat@plt+0x17fc>
  404bb4:	ldr	x8, [sp, #40]
  404bb8:	ldr	x0, [x8]
  404bbc:	bl	402cb0 <getgrnam@plt>
  404bc0:	stur	x0, [x29, #-16]
  404bc4:	ldur	x8, [x29, #-16]
  404bc8:	cbnz	x8, 404c54 <__fxstatat@plt+0x17e4>
  404bcc:	ldr	x8, [sp, #40]
  404bd0:	ldr	x0, [x8]
  404bd4:	mov	x9, xzr
  404bd8:	mov	x1, x9
  404bdc:	mov	w10, wzr
  404be0:	mov	w2, w10
  404be4:	sub	x3, x29, #0x20
  404be8:	mov	x4, x9
  404bec:	bl	419300 <__fxstatat@plt+0x15e90>
  404bf0:	cbnz	w0, 404c04 <__fxstatat@plt+0x1794>
  404bf4:	ldur	x8, [x29, #-32]
  404bf8:	mov	x9, #0xffffffff            	// #4294967295
  404bfc:	cmp	x9, x8
  404c00:	b.cs	404c44 <__fxstatat@plt+0x17d4>  // b.hs, b.nlast
  404c04:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  404c08:	add	x0, x0, #0xe64
  404c0c:	bl	4033f0 <gettext@plt>
  404c10:	ldr	x8, [sp, #40]
  404c14:	ldr	x9, [x8]
  404c18:	str	x0, [sp, #8]
  404c1c:	mov	x0, x9
  404c20:	bl	415060 <__fxstatat@plt+0x11bf0>
  404c24:	mov	w10, #0x1                   	// #1
  404c28:	str	x0, [sp]
  404c2c:	mov	w0, w10
  404c30:	mov	w10, wzr
  404c34:	mov	w1, w10
  404c38:	ldr	x2, [sp, #8]
  404c3c:	ldr	x3, [sp]
  404c40:	bl	402c30 <error@plt>
  404c44:	ldur	x8, [x29, #-32]
  404c48:	ldr	x9, [sp, #32]
  404c4c:	str	w8, [x9]
  404c50:	b	404c64 <__fxstatat@plt+0x17f4>
  404c54:	ldur	x8, [x29, #-16]
  404c58:	ldr	w9, [x8, #16]
  404c5c:	ldr	x8, [sp, #32]
  404c60:	str	w9, [x8]
  404c64:	bl	402d70 <endgrent@plt>
  404c68:	b	404c78 <__fxstatat@plt+0x1808>
  404c6c:	mov	w8, #0xffffffff            	// #-1
  404c70:	ldr	x9, [sp, #32]
  404c74:	str	w8, [x9]
  404c78:	ldp	x29, x30, [sp, #96]
  404c7c:	add	sp, sp, #0x70
  404c80:	ret
  404c84:	sub	sp, sp, #0x60
  404c88:	stp	x29, x30, [sp, #80]
  404c8c:	add	x29, sp, #0x50
  404c90:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  404c94:	add	x8, x8, #0x494
  404c98:	adrp	x9, 432000 <__fxstatat@plt+0x2eb90>
  404c9c:	add	x9, x9, #0x490
  404ca0:	adrp	x10, 432000 <__fxstatat@plt+0x2eb90>
  404ca4:	add	x10, x10, #0x57c
  404ca8:	adrp	x11, 432000 <__fxstatat@plt+0x2eb90>
  404cac:	add	x11, x11, #0x580
  404cb0:	adrp	x12, 405000 <__fxstatat@plt+0x1b90>
  404cb4:	add	x12, x12, #0xc0
  404cb8:	adrp	x5, 405000 <__fxstatat@plt+0x1b90>
  404cbc:	add	x5, x5, #0x194
  404cc0:	mov	w13, wzr
  404cc4:	mov	w14, #0x1                   	// #1
  404cc8:	stur	x0, [x29, #-8]
  404ccc:	stur	x1, [x29, #-16]
  404cd0:	stur	x2, [x29, #-24]
  404cd4:	ldur	x15, [x29, #-24]
  404cd8:	stur	x15, [x29, #-32]
  404cdc:	ldur	x0, [x29, #-8]
  404ce0:	ldur	x1, [x29, #-16]
  404ce4:	ldur	x3, [x29, #-24]
  404ce8:	ldr	w4, [x8]
  404cec:	ldr	w6, [x9]
  404cf0:	ldr	w7, [x10]
  404cf4:	ldr	w16, [x11]
  404cf8:	mov	x2, x12
  404cfc:	mov	x8, sp
  404d00:	str	w16, [x8]
  404d04:	mov	x8, sp
  404d08:	and	w16, w13, w14
  404d0c:	strb	w16, [x8, #8]
  404d10:	str	w13, [sp, #40]
  404d14:	str	w14, [sp, #36]
  404d18:	bl	411e28 <__fxstatat@plt+0xe9b8>
  404d1c:	tst	w0, #0x1
  404d20:	ldr	w13, [sp, #40]
  404d24:	ldr	w14, [sp, #36]
  404d28:	csel	w16, w13, w14, ne  // ne = any
  404d2c:	stur	w16, [x29, #-36]
  404d30:	ldur	w16, [x29, #-36]
  404d34:	cbnz	w16, 404dbc <__fxstatat@plt+0x194c>
  404d38:	ldur	x8, [x29, #-32]
  404d3c:	ldrb	w9, [x8, #33]
  404d40:	tbnz	w9, #0, 404d48 <__fxstatat@plt+0x18d8>
  404d44:	b	404dbc <__fxstatat@plt+0x194c>
  404d48:	ldur	x0, [x29, #-8]
  404d4c:	bl	40f538 <__fxstatat@plt+0xc0c8>
  404d50:	mov	w8, wzr
  404d54:	and	w1, w8, #0x1
  404d58:	and	w2, w8, #0x1
  404d5c:	bl	405218 <__fxstatat@plt+0x1da8>
  404d60:	tbnz	w0, #0, 404dbc <__fxstatat@plt+0x194c>
  404d64:	bl	403380 <__errno_location@plt>
  404d68:	ldr	w0, [x0]
  404d6c:	bl	405264 <__fxstatat@plt+0x1df4>
  404d70:	tbnz	w0, #0, 404dbc <__fxstatat@plt+0x194c>
  404d74:	bl	403380 <__errno_location@plt>
  404d78:	ldr	w1, [x0]
  404d7c:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  404d80:	add	x0, x0, #0xe75
  404d84:	str	w1, [sp, #32]
  404d88:	bl	4033f0 <gettext@plt>
  404d8c:	ldur	x1, [x29, #-8]
  404d90:	mov	w8, #0x4                   	// #4
  404d94:	str	x0, [sp, #24]
  404d98:	mov	w0, w8
  404d9c:	bl	414c80 <__fxstatat@plt+0x11810>
  404da0:	mov	w8, wzr
  404da4:	str	x0, [sp, #16]
  404da8:	mov	w0, w8
  404dac:	ldr	w1, [sp, #32]
  404db0:	ldr	x2, [sp, #24]
  404db4:	ldr	x3, [sp, #16]
  404db8:	bl	402c30 <error@plt>
  404dbc:	ldur	w0, [x29, #-36]
  404dc0:	ldp	x29, x30, [sp, #80]
  404dc4:	add	sp, sp, #0x60
  404dc8:	ret
  404dcc:	sub	sp, sp, #0x30
  404dd0:	stp	x29, x30, [sp, #32]
  404dd4:	add	x29, sp, #0x20
  404dd8:	stur	x0, [x29, #-8]
  404ddc:	str	x1, [sp, #16]
  404de0:	str	x2, [sp, #8]
  404de4:	ldur	x0, [x29, #-8]
  404de8:	ldr	x1, [sp, #16]
  404dec:	ldr	x2, [sp, #8]
  404df0:	mov	w8, wzr
  404df4:	and	w3, w8, #0x1
  404df8:	bl	4052e0 <__fxstatat@plt+0x1e70>
  404dfc:	mov	w8, #0x0                   	// #0
  404e00:	str	w8, [sp, #4]
  404e04:	tbnz	w0, #0, 404e0c <__fxstatat@plt+0x199c>
  404e08:	b	404e20 <__fxstatat@plt+0x19b0>
  404e0c:	ldur	x0, [x29, #-8]
  404e10:	ldr	x1, [sp, #16]
  404e14:	ldr	x2, [sp, #8]
  404e18:	bl	404e34 <__fxstatat@plt+0x19c4>
  404e1c:	str	w0, [sp, #4]
  404e20:	ldr	w8, [sp, #4]
  404e24:	and	w0, w8, #0x1
  404e28:	ldp	x29, x30, [sp, #32]
  404e2c:	add	sp, sp, #0x30
  404e30:	ret
  404e34:	sub	sp, sp, #0xe0
  404e38:	stp	x29, x30, [sp, #208]
  404e3c:	add	x29, sp, #0xd0
  404e40:	stur	x0, [x29, #-16]
  404e44:	stur	x1, [x29, #-24]
  404e48:	stur	x2, [x29, #-32]
  404e4c:	ldur	x8, [x29, #-32]
  404e50:	ldrb	w9, [x8, #31]
  404e54:	tbnz	w9, #0, 404e5c <__fxstatat@plt+0x19ec>
  404e58:	b	404ec4 <__fxstatat@plt+0x1a54>
  404e5c:	ldur	x0, [x29, #-16]
  404e60:	add	x1, sp, #0x30
  404e64:	bl	41dc68 <__fxstatat@plt+0x1a7f8>
  404e68:	cbz	w0, 404ec4 <__fxstatat@plt+0x1a54>
  404e6c:	bl	403380 <__errno_location@plt>
  404e70:	ldr	w1, [x0]
  404e74:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  404e78:	add	x0, x0, #0xef5
  404e7c:	str	w1, [sp, #44]
  404e80:	bl	4033f0 <gettext@plt>
  404e84:	ldur	x1, [x29, #-16]
  404e88:	mov	w8, #0x4                   	// #4
  404e8c:	str	x0, [sp, #32]
  404e90:	mov	w0, w8
  404e94:	bl	414c80 <__fxstatat@plt+0x11810>
  404e98:	mov	w8, wzr
  404e9c:	str	x0, [sp, #24]
  404ea0:	mov	w0, w8
  404ea4:	ldr	w1, [sp, #44]
  404ea8:	ldr	x2, [sp, #32]
  404eac:	ldr	x3, [sp, #24]
  404eb0:	bl	402c30 <error@plt>
  404eb4:	mov	w8, wzr
  404eb8:	and	w8, w8, #0x1
  404ebc:	sturb	w8, [x29, #-1]
  404ec0:	b	404fcc <__fxstatat@plt+0x1b5c>
  404ec4:	ldur	x0, [x29, #-16]
  404ec8:	ldur	x1, [x29, #-24]
  404ecc:	ldur	x2, [x29, #-32]
  404ed0:	bl	4054ec <__fxstatat@plt+0x207c>
  404ed4:	tbnz	w0, #0, 404ee8 <__fxstatat@plt+0x1a78>
  404ed8:	mov	w8, wzr
  404edc:	and	w8, w8, #0x1
  404ee0:	sturb	w8, [x29, #-1]
  404ee4:	b	404fcc <__fxstatat@plt+0x1b5c>
  404ee8:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  404eec:	add	x8, x8, #0x578
  404ef0:	ldrb	w9, [x8]
  404ef4:	tbnz	w9, #0, 404efc <__fxstatat@plt+0x1a8c>
  404ef8:	b	404f6c <__fxstatat@plt+0x1afc>
  404efc:	ldur	x0, [x29, #-24]
  404f00:	bl	405588 <__fxstatat@plt+0x2118>
  404f04:	tbnz	w0, #0, 404f6c <__fxstatat@plt+0x1afc>
  404f08:	ldur	x0, [x29, #-24]
  404f0c:	bl	4033e0 <unlink@plt>
  404f10:	cbz	w0, 404f5c <__fxstatat@plt+0x1aec>
  404f14:	bl	403380 <__errno_location@plt>
  404f18:	ldr	w1, [x0]
  404f1c:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  404f20:	add	x0, x0, #0xf04
  404f24:	str	w1, [sp, #20]
  404f28:	bl	4033f0 <gettext@plt>
  404f2c:	ldur	x1, [x29, #-24]
  404f30:	mov	w8, #0x4                   	// #4
  404f34:	str	x0, [sp, #8]
  404f38:	mov	w0, w8
  404f3c:	bl	414c80 <__fxstatat@plt+0x11810>
  404f40:	mov	w8, #0x1                   	// #1
  404f44:	str	x0, [sp]
  404f48:	mov	w0, w8
  404f4c:	ldr	w1, [sp, #20]
  404f50:	ldr	x2, [sp, #8]
  404f54:	ldr	x3, [sp]
  404f58:	bl	402c30 <error@plt>
  404f5c:	mov	w8, wzr
  404f60:	and	w8, w8, #0x1
  404f64:	sturb	w8, [x29, #-1]
  404f68:	b	404fcc <__fxstatat@plt+0x1b5c>
  404f6c:	ldur	x8, [x29, #-32]
  404f70:	ldrb	w9, [x8, #31]
  404f74:	tbnz	w9, #0, 404f7c <__fxstatat@plt+0x1b0c>
  404f78:	b	404fbc <__fxstatat@plt+0x1b4c>
  404f7c:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  404f80:	add	x8, x8, #0x578
  404f84:	ldrb	w9, [x8]
  404f88:	tbnz	w9, #0, 404f9c <__fxstatat@plt+0x1b2c>
  404f8c:	ldr	w8, [sp, #64]
  404f90:	and	w8, w8, #0xf000
  404f94:	cmp	w8, #0x8, lsl #12
  404f98:	b.eq	404fbc <__fxstatat@plt+0x1b4c>  // b.none
  404f9c:	ldur	x1, [x29, #-24]
  404fa0:	add	x0, sp, #0x30
  404fa4:	bl	405730 <__fxstatat@plt+0x22c0>
  404fa8:	tbnz	w0, #0, 404fbc <__fxstatat@plt+0x1b4c>
  404fac:	mov	w8, wzr
  404fb0:	and	w8, w8, #0x1
  404fb4:	sturb	w8, [x29, #-1]
  404fb8:	b	404fcc <__fxstatat@plt+0x1b5c>
  404fbc:	ldur	x0, [x29, #-24]
  404fc0:	bl	405804 <__fxstatat@plt+0x2394>
  404fc4:	and	w8, w0, #0x1
  404fc8:	sturb	w8, [x29, #-1]
  404fcc:	ldurb	w8, [x29, #-1]
  404fd0:	and	w0, w8, #0x1
  404fd4:	ldp	x29, x30, [sp, #208]
  404fd8:	add	sp, sp, #0xe0
  404fdc:	ret
  404fe0:	sub	sp, sp, #0x60
  404fe4:	stp	x29, x30, [sp, #80]
  404fe8:	add	x29, sp, #0x50
  404fec:	mov	x8, xzr
  404ff0:	mov	w9, #0x1                   	// #1
  404ff4:	stur	x0, [x29, #-8]
  404ff8:	stur	x1, [x29, #-16]
  404ffc:	stur	x2, [x29, #-24]
  405000:	and	w10, w3, #0x1
  405004:	sturb	w10, [x29, #-25]
  405008:	ldur	x0, [x29, #-8]
  40500c:	str	x8, [sp, #16]
  405010:	str	w9, [sp, #12]
  405014:	bl	40f538 <__fxstatat@plt+0xc0c8>
  405018:	str	x0, [sp, #40]
  40501c:	ldur	x0, [x29, #-16]
  405020:	ldr	x1, [sp, #40]
  405024:	ldr	x2, [sp, #16]
  405028:	bl	40fc9c <__fxstatat@plt+0xc82c>
  40502c:	str	x0, [sp, #32]
  405030:	ldr	w9, [sp, #12]
  405034:	strb	w9, [sp, #31]
  405038:	ldurb	w10, [x29, #-25]
  40503c:	tbnz	w10, #0, 405044 <__fxstatat@plt+0x1bd4>
  405040:	b	40506c <__fxstatat@plt+0x1bfc>
  405044:	ldur	x0, [x29, #-8]
  405048:	ldr	x1, [sp, #32]
  40504c:	ldur	x2, [x29, #-24]
  405050:	mov	w8, #0x1                   	// #1
  405054:	and	w3, w8, #0x1
  405058:	str	w8, [sp, #8]
  40505c:	bl	4052e0 <__fxstatat@plt+0x1e70>
  405060:	ldr	w8, [sp, #8]
  405064:	and	w9, w0, w8
  405068:	strb	w9, [sp, #31]
  40506c:	ldrb	w8, [sp, #31]
  405070:	mov	w9, #0x0                   	// #0
  405074:	str	w9, [sp, #4]
  405078:	tbnz	w8, #0, 405080 <__fxstatat@plt+0x1c10>
  40507c:	b	405094 <__fxstatat@plt+0x1c24>
  405080:	ldur	x0, [x29, #-8]
  405084:	ldr	x1, [sp, #32]
  405088:	ldur	x2, [x29, #-24]
  40508c:	bl	404e34 <__fxstatat@plt+0x19c4>
  405090:	str	w0, [sp, #4]
  405094:	ldr	w8, [sp, #4]
  405098:	mov	w9, #0x1                   	// #1
  40509c:	and	w8, w8, w9
  4050a0:	strb	w8, [sp, #31]
  4050a4:	ldr	x0, [sp, #32]
  4050a8:	bl	403140 <free@plt>
  4050ac:	ldrb	w8, [sp, #31]
  4050b0:	and	w0, w8, #0x1
  4050b4:	ldp	x29, x30, [sp, #80]
  4050b8:	add	sp, sp, #0x60
  4050bc:	ret
  4050c0:	sub	sp, sp, #0x50
  4050c4:	stp	x29, x30, [sp, #64]
  4050c8:	add	x29, sp, #0x40
  4050cc:	stur	x0, [x29, #-8]
  4050d0:	stur	x1, [x29, #-16]
  4050d4:	stur	x2, [x29, #-24]
  4050d8:	ldur	x8, [x29, #-24]
  4050dc:	str	x8, [sp, #32]
  4050e0:	ldr	x8, [sp, #32]
  4050e4:	ldrb	w9, [x8, #33]
  4050e8:	tbnz	w9, #0, 4050f0 <__fxstatat@plt+0x1c80>
  4050ec:	b	405160 <__fxstatat@plt+0x1cf0>
  4050f0:	ldur	x0, [x29, #-16]
  4050f4:	mov	w1, #0x4000                	// #16384
  4050f8:	bl	4052a0 <__fxstatat@plt+0x1e30>
  4050fc:	cmp	w0, #0x0
  405100:	cset	w8, ge  // ge = tcont
  405104:	tbnz	w8, #0, 405160 <__fxstatat@plt+0x1cf0>
  405108:	bl	403380 <__errno_location@plt>
  40510c:	ldr	w0, [x0]
  405110:	bl	405264 <__fxstatat@plt+0x1df4>
  405114:	tbnz	w0, #0, 405160 <__fxstatat@plt+0x1cf0>
  405118:	bl	403380 <__errno_location@plt>
  40511c:	ldr	w1, [x0]
  405120:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  405124:	add	x0, x0, #0xe96
  405128:	str	w1, [sp, #24]
  40512c:	bl	4033f0 <gettext@plt>
  405130:	ldur	x1, [x29, #-8]
  405134:	mov	w8, #0x4                   	// #4
  405138:	str	x0, [sp, #16]
  40513c:	mov	w0, w8
  405140:	bl	414c80 <__fxstatat@plt+0x11810>
  405144:	mov	w8, wzr
  405148:	str	x0, [sp, #8]
  40514c:	mov	w0, w8
  405150:	ldr	w1, [sp, #24]
  405154:	ldr	x2, [sp, #16]
  405158:	ldr	x3, [sp, #8]
  40515c:	bl	402c30 <error@plt>
  405160:	ldur	x0, [x29, #-16]
  405164:	mov	w1, #0x1ed                 	// #493
  405168:	bl	403410 <mkdir@plt>
  40516c:	str	w0, [sp, #28]
  405170:	ldr	w8, [sp, #28]
  405174:	cbnz	w8, 405184 <__fxstatat@plt+0x1d14>
  405178:	ldur	x0, [x29, #-8]
  40517c:	ldur	x1, [x29, #-24]
  405180:	bl	405194 <__fxstatat@plt+0x1d24>
  405184:	ldr	w0, [sp, #28]
  405188:	ldp	x29, x30, [sp, #64]
  40518c:	add	sp, sp, #0x50
  405190:	ret
  405194:	sub	sp, sp, #0x40
  405198:	stp	x29, x30, [sp, #48]
  40519c:	add	x29, sp, #0x30
  4051a0:	stur	x0, [x29, #-8]
  4051a4:	stur	x1, [x29, #-16]
  4051a8:	ldur	x8, [x29, #-16]
  4051ac:	str	x8, [sp, #24]
  4051b0:	ldr	x8, [sp, #24]
  4051b4:	ldrb	w9, [x8, #46]
  4051b8:	tbnz	w9, #0, 4051c0 <__fxstatat@plt+0x1d50>
  4051bc:	b	40520c <__fxstatat@plt+0x1d9c>
  4051c0:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  4051c4:	add	x8, x8, #0x540
  4051c8:	ldr	x0, [x8]
  4051cc:	adrp	x8, 41e000 <__fxstatat@plt+0x1ab90>
  4051d0:	add	x8, x8, #0xec4
  4051d4:	str	x0, [sp, #16]
  4051d8:	mov	x0, x8
  4051dc:	bl	4033f0 <gettext@plt>
  4051e0:	ldur	x1, [x29, #-8]
  4051e4:	mov	w9, #0x4                   	// #4
  4051e8:	str	x0, [sp, #8]
  4051ec:	mov	w0, w9
  4051f0:	bl	414c80 <__fxstatat@plt+0x11810>
  4051f4:	ldr	x8, [sp, #16]
  4051f8:	str	x0, [sp]
  4051fc:	mov	x0, x8
  405200:	ldr	x1, [sp, #8]
  405204:	ldr	x2, [sp]
  405208:	bl	406044 <__fxstatat@plt+0x2bd4>
  40520c:	ldp	x29, x30, [sp, #48]
  405210:	add	sp, sp, #0x40
  405214:	ret
  405218:	sub	sp, sp, #0x20
  40521c:	stp	x29, x30, [sp, #16]
  405220:	add	x29, sp, #0x10
  405224:	mov	w8, #0x5f                  	// #95
  405228:	str	x0, [sp, #8]
  40522c:	mov	w9, #0x1                   	// #1
  405230:	and	w10, w1, w9
  405234:	strb	w10, [sp, #7]
  405238:	and	w9, w2, w9
  40523c:	strb	w9, [sp, #6]
  405240:	str	w8, [sp]
  405244:	bl	403380 <__errno_location@plt>
  405248:	ldr	w8, [sp]
  40524c:	str	w8, [x0]
  405250:	mov	w9, wzr
  405254:	and	w0, w9, #0x1
  405258:	ldp	x29, x30, [sp, #16]
  40525c:	add	sp, sp, #0x20
  405260:	ret
  405264:	sub	sp, sp, #0x10
  405268:	str	w0, [sp, #12]
  40526c:	ldr	w8, [sp, #12]
  405270:	mov	w9, #0x1                   	// #1
  405274:	cmp	w8, #0x5f
  405278:	str	w9, [sp, #8]
  40527c:	b.eq	405290 <__fxstatat@plt+0x1e20>  // b.none
  405280:	ldr	w8, [sp, #12]
  405284:	cmp	w8, #0x3d
  405288:	cset	w8, eq  // eq = none
  40528c:	str	w8, [sp, #8]
  405290:	ldr	w8, [sp, #8]
  405294:	and	w0, w8, #0x1
  405298:	add	sp, sp, #0x10
  40529c:	ret
  4052a0:	sub	sp, sp, #0x30
  4052a4:	stp	x29, x30, [sp, #32]
  4052a8:	add	x29, sp, #0x20
  4052ac:	mov	w8, #0x5f                  	// #95
  4052b0:	mov	w9, #0xffffffff            	// #-1
  4052b4:	stur	x0, [x29, #-8]
  4052b8:	stur	w1, [x29, #-12]
  4052bc:	str	w8, [sp, #16]
  4052c0:	str	w9, [sp, #12]
  4052c4:	bl	403380 <__errno_location@plt>
  4052c8:	ldr	w8, [sp, #16]
  4052cc:	str	w8, [x0]
  4052d0:	ldr	w0, [sp, #12]
  4052d4:	ldp	x29, x30, [sp, #32]
  4052d8:	add	sp, sp, #0x30
  4052dc:	ret
  4052e0:	sub	sp, sp, #0x90
  4052e4:	stp	x29, x30, [sp, #128]
  4052e8:	add	x29, sp, #0x80
  4052ec:	mov	w8, #0x1                   	// #1
  4052f0:	stur	x0, [x29, #-16]
  4052f4:	stur	x1, [x29, #-24]
  4052f8:	stur	x2, [x29, #-32]
  4052fc:	and	w8, w3, w8
  405300:	sturb	w8, [x29, #-33]
  405304:	ldurb	w8, [x29, #-33]
  405308:	mov	w9, #0x1                   	// #1
  40530c:	stur	w9, [x29, #-60]
  405310:	tbnz	w8, #0, 405360 <__fxstatat@plt+0x1ef0>
  405314:	ldur	x8, [x29, #-16]
  405318:	ldrb	w9, [x8]
  40531c:	mov	w10, #0x0                   	// #0
  405320:	cmp	w9, #0x2f
  405324:	str	w10, [sp, #64]
  405328:	b.ne	405354 <__fxstatat@plt+0x1ee4>  // b.any
  40532c:	ldur	x8, [x29, #-24]
  405330:	ldrb	w9, [x8]
  405334:	mov	w10, #0x1                   	// #1
  405338:	cmp	w9, #0x2f
  40533c:	str	w10, [sp, #60]
  405340:	b.eq	40534c <__fxstatat@plt+0x1edc>  // b.none
  405344:	mov	w8, #0x0                   	// #0
  405348:	str	w8, [sp, #60]
  40534c:	ldr	w8, [sp, #60]
  405350:	str	w8, [sp, #64]
  405354:	ldr	w8, [sp, #64]
  405358:	eor	w8, w8, #0x1
  40535c:	stur	w8, [x29, #-60]
  405360:	ldur	w8, [x29, #-60]
  405364:	and	w8, w8, #0x1
  405368:	sturb	w8, [x29, #-34]
  40536c:	stur	wzr, [x29, #-40]
  405370:	sub	x0, x29, #0x30
  405374:	bl	415d8c <__fxstatat@plt+0x1291c>
  405378:	ldurb	w8, [x29, #-34]
  40537c:	tbnz	w8, #0, 405388 <__fxstatat@plt+0x1f18>
  405380:	sub	x0, x29, #0x30
  405384:	bl	416384 <__fxstatat@plt+0x12f14>
  405388:	ldur	x0, [x29, #-24]
  40538c:	ldur	x3, [x29, #-32]
  405390:	sub	x1, x29, #0x30
  405394:	adrp	x2, 405000 <__fxstatat@plt+0x1b90>
  405398:	add	x2, x2, #0xc0
  40539c:	bl	411c20 <__fxstatat@plt+0xe7b0>
  4053a0:	mov	x8, #0xffffffffffffffff    	// #-1
  4053a4:	cmp	x0, x8
  4053a8:	b.ne	4053fc <__fxstatat@plt+0x1f8c>  // b.any
  4053ac:	bl	403380 <__errno_location@plt>
  4053b0:	ldr	w1, [x0]
  4053b4:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  4053b8:	add	x0, x0, #0xeda
  4053bc:	str	w1, [sp, #56]
  4053c0:	bl	4033f0 <gettext@plt>
  4053c4:	ldur	x1, [x29, #-24]
  4053c8:	mov	w8, #0x4                   	// #4
  4053cc:	str	x0, [sp, #48]
  4053d0:	mov	w0, w8
  4053d4:	bl	414c80 <__fxstatat@plt+0x11810>
  4053d8:	mov	w8, wzr
  4053dc:	str	x0, [sp, #40]
  4053e0:	mov	w0, w8
  4053e4:	ldr	w1, [sp, #56]
  4053e8:	ldr	x2, [sp, #48]
  4053ec:	ldr	x3, [sp, #40]
  4053f0:	bl	402c30 <error@plt>
  4053f4:	mov	w8, #0x1                   	// #1
  4053f8:	stur	w8, [x29, #-40]
  4053fc:	ldurb	w8, [x29, #-34]
  405400:	tbnz	w8, #0, 405408 <__fxstatat@plt+0x1f98>
  405404:	b	4054c4 <__fxstatat@plt+0x2054>
  405408:	ldur	w1, [x29, #-40]
  40540c:	sub	x8, x29, #0x30
  405410:	mov	x0, x8
  405414:	str	x8, [sp, #32]
  405418:	bl	4161c8 <__fxstatat@plt+0x12d58>
  40541c:	stur	w0, [x29, #-52]
  405420:	bl	403380 <__errno_location@plt>
  405424:	ldr	w9, [x0]
  405428:	stur	w9, [x29, #-56]
  40542c:	ldr	x0, [sp, #32]
  405430:	bl	416384 <__fxstatat@plt+0x12f14>
  405434:	ldur	w9, [x29, #-52]
  405438:	mov	w10, wzr
  40543c:	cmp	w10, w9
  405440:	cset	w9, ge  // ge = tcont
  405444:	tbnz	w9, #0, 405458 <__fxstatat@plt+0x1fe8>
  405448:	mov	w8, wzr
  40544c:	and	w8, w8, #0x1
  405450:	sturb	w8, [x29, #-1]
  405454:	b	4054d8 <__fxstatat@plt+0x2068>
  405458:	ldur	w8, [x29, #-52]
  40545c:	cmp	w8, #0x0
  405460:	cset	w8, ge  // ge = tcont
  405464:	tbnz	w8, #0, 4054c4 <__fxstatat@plt+0x2054>
  405468:	ldur	w8, [x29, #-40]
  40546c:	cbnz	w8, 4054c4 <__fxstatat@plt+0x2054>
  405470:	ldur	w1, [x29, #-56]
  405474:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  405478:	add	x0, x0, #0xeda
  40547c:	str	w1, [sp, #28]
  405480:	bl	4033f0 <gettext@plt>
  405484:	ldur	x1, [x29, #-24]
  405488:	mov	w8, #0x4                   	// #4
  40548c:	str	x0, [sp, #16]
  405490:	mov	w0, w8
  405494:	bl	414c80 <__fxstatat@plt+0x11810>
  405498:	mov	w8, wzr
  40549c:	str	x0, [sp, #8]
  4054a0:	mov	w0, w8
  4054a4:	ldr	w1, [sp, #28]
  4054a8:	ldr	x2, [sp, #16]
  4054ac:	ldr	x3, [sp, #8]
  4054b0:	bl	402c30 <error@plt>
  4054b4:	mov	w8, wzr
  4054b8:	and	w8, w8, #0x1
  4054bc:	sturb	w8, [x29, #-1]
  4054c0:	b	4054d8 <__fxstatat@plt+0x2068>
  4054c4:	ldur	w8, [x29, #-40]
  4054c8:	cmp	w8, #0x0
  4054cc:	cset	w8, eq  // eq = none
  4054d0:	and	w8, w8, #0x1
  4054d4:	sturb	w8, [x29, #-1]
  4054d8:	ldurb	w8, [x29, #-1]
  4054dc:	and	w0, w8, #0x1
  4054e0:	ldp	x29, x30, [sp, #128]
  4054e4:	add	sp, sp, #0x90
  4054e8:	ret
  4054ec:	sub	sp, sp, #0x40
  4054f0:	stp	x29, x30, [sp, #48]
  4054f4:	add	x29, sp, #0x30
  4054f8:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  4054fc:	add	x8, x8, #0x57a
  405500:	stur	x0, [x29, #-16]
  405504:	str	x1, [sp, #24]
  405508:	str	x2, [sp, #16]
  40550c:	ldrb	w9, [x8]
  405510:	tbnz	w9, #0, 405518 <__fxstatat@plt+0x20a8>
  405514:	b	40553c <__fxstatat@plt+0x20cc>
  405518:	ldur	x0, [x29, #-16]
  40551c:	ldr	x1, [sp, #24]
  405520:	ldr	x2, [sp, #16]
  405524:	bl	405958 <__fxstatat@plt+0x24e8>
  405528:	tbnz	w0, #0, 40553c <__fxstatat@plt+0x20cc>
  40552c:	mov	w8, #0x1                   	// #1
  405530:	and	w8, w8, #0x1
  405534:	sturb	w8, [x29, #-1]
  405538:	b	405574 <__fxstatat@plt+0x2104>
  40553c:	ldur	x0, [x29, #-16]
  405540:	ldr	x1, [sp, #24]
  405544:	ldr	x3, [sp, #16]
  405548:	mov	w8, #0x1                   	// #1
  40554c:	mov	w9, wzr
  405550:	and	w2, w9, #0x1
  405554:	add	x4, sp, #0xf
  405558:	mov	x10, xzr
  40555c:	mov	x5, x10
  405560:	str	w8, [sp, #8]
  405564:	bl	4066bc <__fxstatat@plt+0x324c>
  405568:	ldr	w8, [sp, #8]
  40556c:	and	w9, w0, w8
  405570:	sturb	w9, [x29, #-1]
  405574:	ldurb	w8, [x29, #-1]
  405578:	and	w0, w8, #0x1
  40557c:	ldp	x29, x30, [sp, #48]
  405580:	add	sp, sp, #0x40
  405584:	ret
  405588:	sub	sp, sp, #0x70
  40558c:	stp	x29, x30, [sp, #96]
  405590:	add	x29, sp, #0x60
  405594:	mov	w8, #0x0                   	// #0
  405598:	mov	w9, #0xffffffff            	// #-1
  40559c:	adrp	x10, 432000 <__fxstatat@plt+0x2eb90>
  4055a0:	add	x10, x10, #0x480
  4055a4:	stur	x0, [x29, #-8]
  4055a8:	sturb	w8, [x29, #-13]
  4055ac:	stur	w9, [x29, #-24]
  4055b0:	stur	x10, [x29, #-32]
  4055b4:	bl	402d60 <fork@plt>
  4055b8:	stur	w0, [x29, #-20]
  4055bc:	ldur	w8, [x29, #-20]
  4055c0:	ldur	w9, [x29, #-24]
  4055c4:	cmp	w8, w9
  4055c8:	stur	w8, [x29, #-36]
  4055cc:	b.eq	4055e0 <__fxstatat@plt+0x2170>  // b.none
  4055d0:	b	4055d4 <__fxstatat@plt+0x2164>
  4055d4:	ldur	w8, [x29, #-36]
  4055d8:	cbz	w8, 405614 <__fxstatat@plt+0x21a4>
  4055dc:	b	40567c <__fxstatat@plt+0x220c>
  4055e0:	bl	403380 <__errno_location@plt>
  4055e4:	ldr	w1, [x0]
  4055e8:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  4055ec:	add	x0, x0, #0xf15
  4055f0:	stur	w1, [x29, #-40]
  4055f4:	bl	4033f0 <gettext@plt>
  4055f8:	mov	w8, wzr
  4055fc:	str	x0, [sp, #48]
  405600:	mov	w0, w8
  405604:	ldur	w1, [x29, #-40]
  405608:	ldr	x2, [sp, #48]
  40560c:	bl	402c30 <error@plt>
  405610:	b	40571c <__fxstatat@plt+0x22ac>
  405614:	ldur	x8, [x29, #-32]
  405618:	ldr	x0, [x8]
  40561c:	ldr	x1, [x8]
  405620:	ldur	x2, [x29, #-8]
  405624:	mov	x9, xzr
  405628:	mov	x3, x9
  40562c:	bl	403390 <execlp@plt>
  405630:	bl	403380 <__errno_location@plt>
  405634:	ldr	w1, [x0]
  405638:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  40563c:	add	x0, x0, #0xf2d
  405640:	str	w1, [sp, #44]
  405644:	bl	4033f0 <gettext@plt>
  405648:	ldur	x8, [x29, #-32]
  40564c:	ldr	x1, [x8]
  405650:	mov	w10, #0x4                   	// #4
  405654:	str	x0, [sp, #32]
  405658:	mov	w0, w10
  40565c:	bl	414c80 <__fxstatat@plt+0x11810>
  405660:	mov	w10, #0x1                   	// #1
  405664:	str	x0, [sp, #24]
  405668:	mov	w0, w10
  40566c:	ldr	w1, [sp, #44]
  405670:	ldr	x2, [sp, #32]
  405674:	ldr	x3, [sp, #24]
  405678:	bl	402c30 <error@plt>
  40567c:	ldur	w0, [x29, #-20]
  405680:	sub	x1, x29, #0xc
  405684:	mov	w8, wzr
  405688:	mov	w2, w8
  40568c:	bl	4033d0 <waitpid@plt>
  405690:	cmp	w0, #0x0
  405694:	cset	w8, ge  // ge = tcont
  405698:	tbnz	w8, #0, 4056d0 <__fxstatat@plt+0x2260>
  40569c:	bl	403380 <__errno_location@plt>
  4056a0:	ldr	w1, [x0]
  4056a4:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  4056a8:	add	x0, x0, #0xf3b
  4056ac:	str	w1, [sp, #20]
  4056b0:	bl	4033f0 <gettext@plt>
  4056b4:	mov	w8, wzr
  4056b8:	str	x0, [sp, #8]
  4056bc:	mov	w0, w8
  4056c0:	ldr	w1, [sp, #20]
  4056c4:	ldr	x2, [sp, #8]
  4056c8:	bl	402c30 <error@plt>
  4056cc:	b	40571c <__fxstatat@plt+0x22ac>
  4056d0:	ldur	w8, [x29, #-12]
  4056d4:	and	w8, w8, #0x7f
  4056d8:	cbnz	w8, 4056ec <__fxstatat@plt+0x227c>
  4056dc:	ldur	w8, [x29, #-12]
  4056e0:	and	w8, w8, #0xff00
  4056e4:	asr	w8, w8, #8
  4056e8:	cbz	w8, 405714 <__fxstatat@plt+0x22a4>
  4056ec:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  4056f0:	add	x0, x0, #0xf4d
  4056f4:	bl	4033f0 <gettext@plt>
  4056f8:	mov	w8, wzr
  4056fc:	str	x0, [sp]
  405700:	mov	w0, w8
  405704:	mov	w1, w8
  405708:	ldr	x2, [sp]
  40570c:	bl	402c30 <error@plt>
  405710:	b	40571c <__fxstatat@plt+0x22ac>
  405714:	mov	w8, #0x1                   	// #1
  405718:	sturb	w8, [x29, #-13]
  40571c:	ldurb	w8, [x29, #-13]
  405720:	and	w0, w8, #0x1
  405724:	ldp	x29, x30, [sp, #96]
  405728:	add	sp, sp, #0x70
  40572c:	ret
  405730:	sub	sp, sp, #0x90
  405734:	stp	x29, x30, [sp, #128]
  405738:	add	x29, sp, #0x80
  40573c:	add	x8, sp, #0x40
  405740:	stur	x0, [x29, #-16]
  405744:	stur	x1, [x29, #-24]
  405748:	ldur	x0, [x29, #-16]
  40574c:	str	x8, [sp, #24]
  405750:	bl	416ac4 <__fxstatat@plt+0x13654>
  405754:	str	x0, [sp, #48]
  405758:	str	x1, [sp, #56]
  40575c:	ldr	q0, [sp, #48]
  405760:	str	q0, [sp, #64]
  405764:	ldur	x0, [x29, #-16]
  405768:	bl	416b0c <__fxstatat@plt+0x1369c>
  40576c:	str	x0, [sp, #32]
  405770:	str	x1, [sp, #40]
  405774:	ldr	q0, [sp, #32]
  405778:	str	q0, [sp, #80]
  40577c:	ldur	x0, [x29, #-24]
  405780:	ldr	x1, [sp, #24]
  405784:	bl	4182d0 <__fxstatat@plt+0x14e60>
  405788:	cbz	w0, 4057e4 <__fxstatat@plt+0x2374>
  40578c:	bl	403380 <__errno_location@plt>
  405790:	ldr	w1, [x0]
  405794:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  405798:	add	x0, x0, #0xf71
  40579c:	str	w1, [sp, #20]
  4057a0:	bl	4033f0 <gettext@plt>
  4057a4:	ldur	x1, [x29, #-24]
  4057a8:	mov	w8, #0x4                   	// #4
  4057ac:	str	x0, [sp, #8]
  4057b0:	mov	w0, w8
  4057b4:	bl	414c80 <__fxstatat@plt+0x11810>
  4057b8:	mov	w8, wzr
  4057bc:	str	x0, [sp]
  4057c0:	mov	w0, w8
  4057c4:	ldr	w1, [sp, #20]
  4057c8:	ldr	x2, [sp, #8]
  4057cc:	ldr	x3, [sp]
  4057d0:	bl	402c30 <error@plt>
  4057d4:	mov	w8, wzr
  4057d8:	and	w8, w8, #0x1
  4057dc:	sturb	w8, [x29, #-1]
  4057e0:	b	4057f0 <__fxstatat@plt+0x2380>
  4057e4:	mov	w8, #0x1                   	// #1
  4057e8:	and	w8, w8, #0x1
  4057ec:	sturb	w8, [x29, #-1]
  4057f0:	ldurb	w8, [x29, #-1]
  4057f4:	and	w0, w8, #0x1
  4057f8:	ldp	x29, x30, [sp, #128]
  4057fc:	add	sp, sp, #0x90
  405800:	ret
  405804:	sub	sp, sp, #0x50
  405808:	stp	x29, x30, [sp, #64]
  40580c:	add	x29, sp, #0x40
  405810:	mov	w8, #0x0                   	// #0
  405814:	adrp	x9, 432000 <__fxstatat@plt+0x2eb90>
  405818:	add	x9, x9, #0x57c
  40581c:	mov	w10, #0xffffffff            	// #-1
  405820:	stur	x0, [x29, #-8]
  405824:	sturb	w8, [x29, #-9]
  405828:	ldr	w8, [x9]
  40582c:	cmp	w8, w10
  405830:	b.ne	40584c <__fxstatat@plt+0x23dc>  // b.any
  405834:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  405838:	add	x8, x8, #0x580
  40583c:	ldr	w9, [x8]
  405840:	mov	w10, #0xffffffff            	// #-1
  405844:	cmp	w9, w10
  405848:	b.eq	4058bc <__fxstatat@plt+0x244c>  // b.none
  40584c:	ldur	x0, [x29, #-8]
  405850:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  405854:	add	x8, x8, #0x57c
  405858:	ldr	w1, [x8]
  40585c:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  405860:	add	x8, x8, #0x580
  405864:	ldr	w2, [x8]
  405868:	bl	4030f0 <lchown@plt>
  40586c:	cbz	w0, 4058bc <__fxstatat@plt+0x244c>
  405870:	bl	403380 <__errno_location@plt>
  405874:	ldr	w1, [x0]
  405878:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  40587c:	add	x0, x0, #0xf8e
  405880:	stur	w1, [x29, #-16]
  405884:	bl	4033f0 <gettext@plt>
  405888:	ldur	x1, [x29, #-8]
  40588c:	mov	w8, #0x4                   	// #4
  405890:	stur	x0, [x29, #-24]
  405894:	mov	w0, w8
  405898:	bl	414c80 <__fxstatat@plt+0x11810>
  40589c:	mov	w8, wzr
  4058a0:	str	x0, [sp, #32]
  4058a4:	mov	w0, w8
  4058a8:	ldur	w1, [x29, #-16]
  4058ac:	ldur	x2, [x29, #-24]
  4058b0:	ldr	x3, [sp, #32]
  4058b4:	bl	402c30 <error@plt>
  4058b8:	b	405928 <__fxstatat@plt+0x24b8>
  4058bc:	ldur	x0, [x29, #-8]
  4058c0:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  4058c4:	add	x8, x8, #0x48c
  4058c8:	ldr	w1, [x8]
  4058cc:	bl	402e60 <chmod@plt>
  4058d0:	cbz	w0, 405920 <__fxstatat@plt+0x24b0>
  4058d4:	bl	403380 <__errno_location@plt>
  4058d8:	ldr	w1, [x0]
  4058dc:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  4058e0:	add	x0, x0, #0xfac
  4058e4:	str	w1, [sp, #28]
  4058e8:	bl	4033f0 <gettext@plt>
  4058ec:	ldur	x1, [x29, #-8]
  4058f0:	mov	w8, #0x4                   	// #4
  4058f4:	str	x0, [sp, #16]
  4058f8:	mov	w0, w8
  4058fc:	bl	414c80 <__fxstatat@plt+0x11810>
  405900:	mov	w8, wzr
  405904:	str	x0, [sp, #8]
  405908:	mov	w0, w8
  40590c:	ldr	w1, [sp, #28]
  405910:	ldr	x2, [sp, #16]
  405914:	ldr	x3, [sp, #8]
  405918:	bl	402c30 <error@plt>
  40591c:	b	405928 <__fxstatat@plt+0x24b8>
  405920:	mov	w8, #0x1                   	// #1
  405924:	sturb	w8, [x29, #-9]
  405928:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  40592c:	add	x8, x8, #0x488
  405930:	ldrb	w9, [x8]
  405934:	tbnz	w9, #0, 40593c <__fxstatat@plt+0x24cc>
  405938:	b	405944 <__fxstatat@plt+0x24d4>
  40593c:	ldur	x0, [x29, #-8]
  405940:	bl	405e14 <__fxstatat@plt+0x29a4>
  405944:	ldurb	w8, [x29, #-9]
  405948:	and	w0, w8, #0x1
  40594c:	ldp	x29, x30, [sp, #64]
  405950:	add	sp, sp, #0x50
  405954:	ret
  405958:	sub	sp, sp, #0x180
  40595c:	stp	x29, x30, [sp, #352]
  405960:	str	x28, [sp, #368]
  405964:	add	x29, sp, #0x160
  405968:	sub	x8, x29, #0xa0
  40596c:	adrp	x9, 432000 <__fxstatat@plt+0x2eb90>
  405970:	add	x9, x9, #0x48c
  405974:	str	x0, [x8, #144]
  405978:	str	x1, [x8, #136]
  40597c:	str	x2, [x8, #128]
  405980:	ldr	w0, [x9]
  405984:	str	x8, [sp, #8]
  405988:	bl	404a64 <__fxstatat@plt+0x15f4>
  40598c:	tbnz	w0, #0, 405994 <__fxstatat@plt+0x2524>
  405990:	b	4059a4 <__fxstatat@plt+0x2534>
  405994:	mov	w8, #0x1                   	// #1
  405998:	and	w8, w8, #0x1
  40599c:	sturb	w8, [x29, #-1]
  4059a0:	b	405d30 <__fxstatat@plt+0x28c0>
  4059a4:	ldr	x8, [sp, #8]
  4059a8:	ldr	x0, [x8, #144]
  4059ac:	sub	x1, x29, #0xa0
  4059b0:	bl	41dc88 <__fxstatat@plt+0x1a818>
  4059b4:	cbz	w0, 4059c8 <__fxstatat@plt+0x2558>
  4059b8:	mov	w8, #0x1                   	// #1
  4059bc:	and	w8, w8, #0x1
  4059c0:	sturb	w8, [x29, #-1]
  4059c4:	b	405d30 <__fxstatat@plt+0x28c0>
  4059c8:	ldr	x8, [sp, #8]
  4059cc:	ldr	x0, [x8, #136]
  4059d0:	add	x1, sp, #0x40
  4059d4:	bl	41dc88 <__fxstatat@plt+0x1a818>
  4059d8:	cbz	w0, 4059ec <__fxstatat@plt+0x257c>
  4059dc:	mov	w8, #0x1                   	// #1
  4059e0:	and	w8, w8, #0x1
  4059e4:	sturb	w8, [x29, #-1]
  4059e8:	b	405d30 <__fxstatat@plt+0x28c0>
  4059ec:	ldr	x8, [sp, #8]
  4059f0:	ldr	w9, [x8, #16]
  4059f4:	and	w9, w9, #0xf000
  4059f8:	cmp	w9, #0x8, lsl #12
  4059fc:	b.ne	405a30 <__fxstatat@plt+0x25c0>  // b.any
  405a00:	ldr	w8, [sp, #80]
  405a04:	and	w8, w8, #0xf000
  405a08:	cmp	w8, #0x8, lsl #12
  405a0c:	b.ne	405a30 <__fxstatat@plt+0x25c0>  // b.any
  405a10:	ldr	x8, [sp, #8]
  405a14:	ldr	w0, [x8, #16]
  405a18:	bl	404a64 <__fxstatat@plt+0x15f4>
  405a1c:	tbnz	w0, #0, 405a30 <__fxstatat@plt+0x25c0>
  405a20:	ldr	w0, [sp, #80]
  405a24:	bl	404a64 <__fxstatat@plt+0x15f4>
  405a28:	tbnz	w0, #0, 405a30 <__fxstatat@plt+0x25c0>
  405a2c:	b	405a40 <__fxstatat@plt+0x25d0>
  405a30:	mov	w8, #0x1                   	// #1
  405a34:	and	w8, w8, #0x1
  405a38:	sturb	w8, [x29, #-1]
  405a3c:	b	405d30 <__fxstatat@plt+0x28c0>
  405a40:	ldr	x8, [sp, #8]
  405a44:	ldr	x9, [x8, #48]
  405a48:	ldr	x10, [sp, #112]
  405a4c:	cmp	x9, x10
  405a50:	b.ne	405a70 <__fxstatat@plt+0x2600>  // b.any
  405a54:	ldr	w8, [sp, #80]
  405a58:	and	w8, w8, #0xfff
  405a5c:	adrp	x9, 432000 <__fxstatat@plt+0x2eb90>
  405a60:	add	x9, x9, #0x48c
  405a64:	ldr	w10, [x9]
  405a68:	cmp	w8, w10
  405a6c:	b.eq	405a80 <__fxstatat@plt+0x2610>  // b.none
  405a70:	mov	w8, #0x1                   	// #1
  405a74:	and	w8, w8, #0x1
  405a78:	sturb	w8, [x29, #-1]
  405a7c:	b	405d30 <__fxstatat@plt+0x28c0>
  405a80:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  405a84:	add	x8, x8, #0x57c
  405a88:	ldr	w9, [x8]
  405a8c:	mov	w10, #0xffffffff            	// #-1
  405a90:	cmp	w9, w10
  405a94:	b.ne	405ae8 <__fxstatat@plt+0x2678>  // b.any
  405a98:	bl	403380 <__errno_location@plt>
  405a9c:	str	wzr, [x0]
  405aa0:	bl	402cd0 <getuid@plt>
  405aa4:	str	w0, [sp, #48]
  405aa8:	ldr	w8, [sp, #48]
  405aac:	mov	w9, #0xffffffff            	// #-1
  405ab0:	cmp	w8, w9
  405ab4:	b.ne	405ac4 <__fxstatat@plt+0x2654>  // b.any
  405ab8:	bl	403380 <__errno_location@plt>
  405abc:	ldr	w8, [x0]
  405ac0:	cbnz	w8, 405ad4 <__fxstatat@plt+0x2664>
  405ac4:	ldr	w8, [sp, #88]
  405ac8:	ldr	w9, [sp, #48]
  405acc:	cmp	w8, w9
  405ad0:	b.eq	405ae4 <__fxstatat@plt+0x2674>  // b.none
  405ad4:	mov	w8, #0x1                   	// #1
  405ad8:	and	w8, w8, #0x1
  405adc:	sturb	w8, [x29, #-1]
  405ae0:	b	405d30 <__fxstatat@plt+0x28c0>
  405ae4:	b	405b10 <__fxstatat@plt+0x26a0>
  405ae8:	ldr	w8, [sp, #88]
  405aec:	adrp	x9, 432000 <__fxstatat@plt+0x2eb90>
  405af0:	add	x9, x9, #0x57c
  405af4:	ldr	w10, [x9]
  405af8:	cmp	w8, w10
  405afc:	b.eq	405b10 <__fxstatat@plt+0x26a0>  // b.none
  405b00:	mov	w8, #0x1                   	// #1
  405b04:	and	w8, w8, #0x1
  405b08:	sturb	w8, [x29, #-1]
  405b0c:	b	405d30 <__fxstatat@plt+0x28c0>
  405b10:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  405b14:	add	x8, x8, #0x580
  405b18:	ldr	w9, [x8]
  405b1c:	mov	w10, #0xffffffff            	// #-1
  405b20:	cmp	w9, w10
  405b24:	b.ne	405b78 <__fxstatat@plt+0x2708>  // b.any
  405b28:	bl	403380 <__errno_location@plt>
  405b2c:	str	wzr, [x0]
  405b30:	bl	403170 <getgid@plt>
  405b34:	str	w0, [sp, #44]
  405b38:	ldr	w8, [sp, #44]
  405b3c:	mov	w9, #0xffffffff            	// #-1
  405b40:	cmp	w8, w9
  405b44:	b.ne	405b54 <__fxstatat@plt+0x26e4>  // b.any
  405b48:	bl	403380 <__errno_location@plt>
  405b4c:	ldr	w8, [x0]
  405b50:	cbnz	w8, 405b64 <__fxstatat@plt+0x26f4>
  405b54:	ldr	w8, [sp, #92]
  405b58:	ldr	w9, [sp, #44]
  405b5c:	cmp	w8, w9
  405b60:	b.eq	405b74 <__fxstatat@plt+0x2704>  // b.none
  405b64:	mov	w8, #0x1                   	// #1
  405b68:	and	w8, w8, #0x1
  405b6c:	sturb	w8, [x29, #-1]
  405b70:	b	405d30 <__fxstatat@plt+0x28c0>
  405b74:	b	405ba0 <__fxstatat@plt+0x2730>
  405b78:	ldr	w8, [sp, #92]
  405b7c:	adrp	x9, 432000 <__fxstatat@plt+0x2eb90>
  405b80:	add	x9, x9, #0x580
  405b84:	ldr	w10, [x9]
  405b88:	cmp	w8, w10
  405b8c:	b.eq	405ba0 <__fxstatat@plt+0x2730>  // b.none
  405b90:	mov	w8, #0x1                   	// #1
  405b94:	and	w8, w8, #0x1
  405b98:	sturb	w8, [x29, #-1]
  405b9c:	b	405d30 <__fxstatat@plt+0x28c0>
  405ba0:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  405ba4:	add	x8, x8, #0x560
  405ba8:	ldr	w9, [x8]
  405bac:	cbz	w9, 405c74 <__fxstatat@plt+0x2804>
  405bb0:	ldr	x8, [sp, #8]
  405bb4:	ldr	x9, [x8, #128]
  405bb8:	ldrb	w10, [x9, #37]
  405bbc:	tbnz	w10, #0, 405bc4 <__fxstatat@plt+0x2754>
  405bc0:	b	405c74 <__fxstatat@plt+0x2804>
  405bc4:	add	x1, sp, #0x20
  405bc8:	mov	x8, xzr
  405bcc:	str	x8, [sp, #32]
  405bd0:	str	x8, [sp, #24]
  405bd4:	ldr	x8, [sp, #8]
  405bd8:	ldr	x0, [x8, #144]
  405bdc:	bl	416770 <__fxstatat@plt+0x13300>
  405be0:	mov	w9, #0xffffffff            	// #-1
  405be4:	cmp	w0, w9
  405be8:	b.ne	405bfc <__fxstatat@plt+0x278c>  // b.any
  405bec:	mov	w8, #0x1                   	// #1
  405bf0:	and	w8, w8, #0x1
  405bf4:	sturb	w8, [x29, #-1]
  405bf8:	b	405d30 <__fxstatat@plt+0x28c0>
  405bfc:	ldr	x8, [sp, #8]
  405c00:	ldr	x0, [x8, #136]
  405c04:	add	x1, sp, #0x18
  405c08:	bl	416770 <__fxstatat@plt+0x13300>
  405c0c:	mov	w9, #0xffffffff            	// #-1
  405c10:	cmp	w0, w9
  405c14:	b.ne	405c30 <__fxstatat@plt+0x27c0>  // b.any
  405c18:	ldr	x0, [sp, #32]
  405c1c:	bl	4166a4 <__fxstatat@plt+0x13234>
  405c20:	mov	w8, #0x1                   	// #1
  405c24:	and	w8, w8, #0x1
  405c28:	sturb	w8, [x29, #-1]
  405c2c:	b	405d30 <__fxstatat@plt+0x28c0>
  405c30:	ldr	x0, [sp, #32]
  405c34:	ldr	x1, [sp, #24]
  405c38:	bl	4030b0 <strcmp@plt>
  405c3c:	cmp	w0, #0x0
  405c40:	cset	w8, eq  // eq = none
  405c44:	and	w8, w8, #0x1
  405c48:	strb	w8, [sp, #23]
  405c4c:	ldr	x0, [sp, #32]
  405c50:	bl	4166a4 <__fxstatat@plt+0x13234>
  405c54:	ldr	x0, [sp, #24]
  405c58:	bl	4166a4 <__fxstatat@plt+0x13234>
  405c5c:	ldrb	w8, [sp, #23]
  405c60:	tbnz	w8, #0, 405c74 <__fxstatat@plt+0x2804>
  405c64:	mov	w8, #0x1                   	// #1
  405c68:	and	w8, w8, #0x1
  405c6c:	sturb	w8, [x29, #-1]
  405c70:	b	405d30 <__fxstatat@plt+0x28c0>
  405c74:	ldr	x8, [sp, #8]
  405c78:	ldr	x0, [x8, #144]
  405c7c:	mov	w9, wzr
  405c80:	mov	w1, w9
  405c84:	bl	402e70 <open@plt>
  405c88:	str	w0, [sp, #60]
  405c8c:	ldr	w9, [sp, #60]
  405c90:	cmp	w9, #0x0
  405c94:	cset	w9, ge  // ge = tcont
  405c98:	tbnz	w9, #0, 405cac <__fxstatat@plt+0x283c>
  405c9c:	mov	w8, #0x1                   	// #1
  405ca0:	and	w8, w8, #0x1
  405ca4:	sturb	w8, [x29, #-1]
  405ca8:	b	405d30 <__fxstatat@plt+0x28c0>
  405cac:	ldr	x8, [sp, #8]
  405cb0:	ldr	x0, [x8, #136]
  405cb4:	mov	w9, wzr
  405cb8:	mov	w1, w9
  405cbc:	bl	402e70 <open@plt>
  405cc0:	str	w0, [sp, #56]
  405cc4:	ldr	w9, [sp, #56]
  405cc8:	cmp	w9, #0x0
  405ccc:	cset	w9, ge  // ge = tcont
  405cd0:	tbnz	w9, #0, 405cec <__fxstatat@plt+0x287c>
  405cd4:	ldr	w0, [sp, #60]
  405cd8:	bl	402fc0 <close@plt>
  405cdc:	mov	w8, #0x1                   	// #1
  405ce0:	and	w8, w8, #0x1
  405ce4:	sturb	w8, [x29, #-1]
  405ce8:	b	405d30 <__fxstatat@plt+0x28c0>
  405cec:	ldr	w0, [sp, #60]
  405cf0:	ldr	w1, [sp, #56]
  405cf4:	bl	405d48 <__fxstatat@plt+0x28d8>
  405cf8:	mov	w8, #0x1                   	// #1
  405cfc:	and	w9, w0, w8
  405d00:	strb	w9, [sp, #55]
  405d04:	ldr	w0, [sp, #60]
  405d08:	str	w8, [sp, #4]
  405d0c:	bl	402fc0 <close@plt>
  405d10:	ldr	w8, [sp, #56]
  405d14:	mov	w0, w8
  405d18:	bl	402fc0 <close@plt>
  405d1c:	ldrb	w8, [sp, #55]
  405d20:	eor	w8, w8, #0x1
  405d24:	ldr	w9, [sp, #4]
  405d28:	and	w8, w8, w9
  405d2c:	sturb	w8, [x29, #-1]
  405d30:	ldurb	w8, [x29, #-1]
  405d34:	and	w0, w8, #0x1
  405d38:	ldr	x28, [sp, #368]
  405d3c:	ldp	x29, x30, [sp, #352]
  405d40:	add	sp, sp, #0x180
  405d44:	ret
  405d48:	sub	sp, sp, #0x30
  405d4c:	stp	x29, x30, [sp, #32]
  405d50:	add	x29, sp, #0x20
  405d54:	stur	w0, [x29, #-8]
  405d58:	stur	w1, [x29, #-12]
  405d5c:	ldur	w0, [x29, #-8]
  405d60:	adrp	x1, 432000 <__fxstatat@plt+0x2eb90>
  405d64:	add	x1, x1, #0x584
  405d68:	mov	x2, #0x1000                	// #4096
  405d6c:	bl	40fea4 <__fxstatat@plt+0xca34>
  405d70:	str	x0, [sp, #8]
  405d74:	mov	x8, xzr
  405d78:	cmp	x8, x0
  405d7c:	cset	w9, cs  // cs = hs, nlast
  405d80:	tbnz	w9, #0, 405dec <__fxstatat@plt+0x297c>
  405d84:	ldr	x8, [sp, #8]
  405d88:	ldur	w0, [x29, #-12]
  405d8c:	adrp	x1, 433000 <__progname@@GLIBC_2.17+0xab0>
  405d90:	add	x1, x1, #0x584
  405d94:	mov	x2, #0x1000                	// #4096
  405d98:	str	x8, [sp]
  405d9c:	bl	40fea4 <__fxstatat@plt+0xca34>
  405da0:	ldr	x8, [sp]
  405da4:	cmp	x8, x0
  405da8:	b.eq	405dbc <__fxstatat@plt+0x294c>  // b.none
  405dac:	mov	w8, wzr
  405db0:	and	w8, w8, #0x1
  405db4:	sturb	w8, [x29, #-1]
  405db8:	b	405e00 <__fxstatat@plt+0x2990>
  405dbc:	ldr	x2, [sp, #8]
  405dc0:	adrp	x0, 432000 <__fxstatat@plt+0x2eb90>
  405dc4:	add	x0, x0, #0x584
  405dc8:	adrp	x1, 433000 <__progname@@GLIBC_2.17+0xab0>
  405dcc:	add	x1, x1, #0x584
  405dd0:	bl	403070 <memcmp@plt>
  405dd4:	cbz	w0, 405de8 <__fxstatat@plt+0x2978>
  405dd8:	mov	w8, wzr
  405ddc:	and	w8, w8, #0x1
  405de0:	sturb	w8, [x29, #-1]
  405de4:	b	405e00 <__fxstatat@plt+0x2990>
  405de8:	b	405d5c <__fxstatat@plt+0x28ec>
  405dec:	ldr	x8, [sp, #8]
  405df0:	cmp	x8, #0x0
  405df4:	cset	w9, eq  // eq = none
  405df8:	and	w9, w9, #0x1
  405dfc:	sturb	w9, [x29, #-1]
  405e00:	ldurb	w8, [x29, #-1]
  405e04:	and	w0, w8, #0x1
  405e08:	ldp	x29, x30, [sp, #32]
  405e0c:	add	sp, sp, #0x30
  405e10:	ret
  405e14:	sub	sp, sp, #0xe0
  405e18:	stp	x29, x30, [sp, #208]
  405e1c:	add	x29, sp, #0xd0
  405e20:	mov	x8, xzr
  405e24:	adrp	x9, 432000 <__fxstatat@plt+0x2eb90>
  405e28:	add	x9, x9, #0x560
  405e2c:	stur	x0, [x29, #-8]
  405e30:	str	x8, [sp, #64]
  405e34:	ldr	w10, [x9]
  405e38:	cmp	w10, #0x1
  405e3c:	b.eq	405e44 <__fxstatat@plt+0x29d4>  // b.none
  405e40:	b	406038 <__fxstatat@plt+0x2bc8>
  405e44:	ldur	x0, [x29, #-8]
  405e48:	add	x1, sp, #0x48
  405e4c:	bl	41dc88 <__fxstatat@plt+0x1a818>
  405e50:	cbz	w0, 405e58 <__fxstatat@plt+0x29e8>
  405e54:	b	406038 <__fxstatat@plt+0x2bc8>
  405e58:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  405e5c:	add	x8, x8, #0x498
  405e60:	ldrb	w9, [x8]
  405e64:	tbnz	w9, #0, 405e6c <__fxstatat@plt+0x29fc>
  405e68:	b	405f54 <__fxstatat@plt+0x2ae4>
  405e6c:	ldur	x8, [x29, #-8]
  405e70:	ldrb	w9, [x8]
  405e74:	cmp	w9, #0x2f
  405e78:	b.ne	405f54 <__fxstatat@plt+0x2ae4>  // b.any
  405e7c:	ldur	x8, [x29, #-8]
  405e80:	add	x8, x8, #0x1
  405e84:	str	x8, [sp, #48]
  405e88:	ldr	x8, [sp, #48]
  405e8c:	ldrb	w9, [x8]
  405e90:	cmp	w9, #0x2f
  405e94:	b.ne	405ea8 <__fxstatat@plt+0x2a38>  // b.any
  405e98:	ldr	x8, [sp, #48]
  405e9c:	add	x8, x8, #0x1
  405ea0:	str	x8, [sp, #48]
  405ea4:	b	405e88 <__fxstatat@plt+0x2a18>
  405ea8:	ldr	x8, [sp, #48]
  405eac:	mov	x9, #0xffffffffffffffff    	// #-1
  405eb0:	add	x8, x8, x9
  405eb4:	str	x8, [sp, #56]
  405eb8:	ldr	x8, [sp, #48]
  405ebc:	ldrb	w10, [x8]
  405ec0:	cbz	w10, 405f54 <__fxstatat@plt+0x2ae4>
  405ec4:	ldr	x8, [sp, #48]
  405ec8:	add	x8, x8, #0x1
  405ecc:	str	x8, [sp, #48]
  405ed0:	ldr	x8, [sp, #48]
  405ed4:	ldrb	w9, [x8]
  405ed8:	mov	w10, #0x0                   	// #0
  405edc:	str	w10, [sp, #36]
  405ee0:	cbz	w9, 405efc <__fxstatat@plt+0x2a8c>
  405ee4:	ldr	x8, [sp, #48]
  405ee8:	ldrb	w9, [x8]
  405eec:	cmp	w9, #0x2f
  405ef0:	cset	w9, eq  // eq = none
  405ef4:	eor	w9, w9, #0x1
  405ef8:	str	w9, [sp, #36]
  405efc:	ldr	w8, [sp, #36]
  405f00:	tbnz	w8, #0, 405ec4 <__fxstatat@plt+0x2a54>
  405f04:	ldr	x8, [sp, #48]
  405f08:	ldr	x9, [sp, #56]
  405f0c:	subs	x8, x8, x9
  405f10:	add	x0, x8, #0x2
  405f14:	bl	402e40 <malloc@plt>
  405f18:	str	x0, [sp, #40]
  405f1c:	ldr	x8, [sp, #40]
  405f20:	cbz	x8, 405f54 <__fxstatat@plt+0x2ae4>
  405f24:	ldr	x0, [sp, #40]
  405f28:	ldr	x1, [sp, #56]
  405f2c:	ldr	x8, [sp, #48]
  405f30:	ldr	x9, [sp, #56]
  405f34:	subs	x2, x8, x9
  405f38:	bl	403090 <stpncpy@plt>
  405f3c:	adrp	x1, 420000 <__fxstatat@plt+0x1cb90>
  405f40:	add	x1, x1, #0xde
  405f44:	bl	402db0 <stpcpy@plt>
  405f48:	ldr	x8, [sp, #40]
  405f4c:	mov	x0, x8
  405f50:	bl	403140 <free@plt>
  405f54:	mov	w8, #0x0                   	// #0
  405f58:	adrp	x9, 432000 <__fxstatat@plt+0x2eb90>
  405f5c:	add	x9, x9, #0x498
  405f60:	strb	w8, [x9]
  405f64:	ldur	x0, [x29, #-8]
  405f68:	ldr	w1, [sp, #88]
  405f6c:	add	x2, sp, #0x40
  405f70:	bl	41672c <__fxstatat@plt+0x132bc>
  405f74:	cbnz	w0, 405f8c <__fxstatat@plt+0x2b1c>
  405f78:	ldr	x0, [sp, #64]
  405f7c:	adrp	x1, 41e000 <__fxstatat@plt+0x1ab90>
  405f80:	add	x1, x1, #0xfcc
  405f84:	bl	4030b0 <strcmp@plt>
  405f88:	cbnz	w0, 405fa0 <__fxstatat@plt+0x2b30>
  405f8c:	ldr	x8, [sp, #64]
  405f90:	cbz	x8, 405f9c <__fxstatat@plt+0x2b2c>
  405f94:	ldr	x0, [sp, #64]
  405f98:	bl	4166a4 <__fxstatat@plt+0x13234>
  405f9c:	b	406038 <__fxstatat@plt+0x2bc8>
  405fa0:	ldur	x0, [x29, #-8]
  405fa4:	ldr	x1, [sp, #64]
  405fa8:	bl	416870 <__fxstatat@plt+0x13400>
  405fac:	cmp	w0, #0x0
  405fb0:	cset	w8, ge  // ge = tcont
  405fb4:	tbnz	w8, #0, 406030 <__fxstatat@plt+0x2bc0>
  405fb8:	bl	403380 <__errno_location@plt>
  405fbc:	ldr	w8, [x0]
  405fc0:	cmp	w8, #0x5f
  405fc4:	b.eq	406030 <__fxstatat@plt+0x2bc0>  // b.none
  405fc8:	bl	403380 <__errno_location@plt>
  405fcc:	ldr	w1, [x0]
  405fd0:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  405fd4:	add	x0, x0, #0xfd5
  405fd8:	str	w1, [sp, #32]
  405fdc:	bl	4033f0 <gettext@plt>
  405fe0:	ldur	x2, [x29, #-8]
  405fe4:	mov	w8, wzr
  405fe8:	str	x0, [sp, #24]
  405fec:	mov	w0, w8
  405ff0:	mov	w1, #0x3                   	// #3
  405ff4:	str	w8, [sp, #20]
  405ff8:	bl	414dfc <__fxstatat@plt+0x1198c>
  405ffc:	ldr	x1, [sp, #64]
  406000:	mov	w8, #0x1                   	// #1
  406004:	str	x0, [sp, #8]
  406008:	mov	w0, w8
  40600c:	bl	415030 <__fxstatat@plt+0x11bc0>
  406010:	ldr	w8, [sp, #20]
  406014:	str	x0, [sp]
  406018:	mov	w0, w8
  40601c:	ldr	w1, [sp, #32]
  406020:	ldr	x2, [sp, #24]
  406024:	ldr	x3, [sp, #8]
  406028:	ldr	x4, [sp]
  40602c:	bl	402c30 <error@plt>
  406030:	ldr	x0, [sp, #64]
  406034:	bl	4166a4 <__fxstatat@plt+0x13234>
  406038:	ldp	x29, x30, [sp, #208]
  40603c:	add	sp, sp, #0xe0
  406040:	ret
  406044:	sub	sp, sp, #0x130
  406048:	stp	x29, x30, [sp, #272]
  40604c:	str	x28, [sp, #288]
  406050:	add	x29, sp, #0x110
  406054:	str	q7, [sp, #128]
  406058:	str	q6, [sp, #112]
  40605c:	str	q5, [sp, #96]
  406060:	str	q4, [sp, #80]
  406064:	str	q3, [sp, #64]
  406068:	str	q2, [sp, #48]
  40606c:	str	q1, [sp, #32]
  406070:	str	q0, [sp, #16]
  406074:	stur	x7, [x29, #-88]
  406078:	stur	x6, [x29, #-96]
  40607c:	stur	x5, [x29, #-104]
  406080:	stur	x4, [x29, #-112]
  406084:	stur	x3, [x29, #-120]
  406088:	stur	x2, [x29, #-128]
  40608c:	stur	x0, [x29, #-8]
  406090:	stur	x1, [x29, #-16]
  406094:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  406098:	ldr	x0, [x8, #2504]
  40609c:	ldur	x1, [x29, #-8]
  4060a0:	bl	4032d0 <fputs_unlocked@plt>
  4060a4:	ldur	x1, [x29, #-8]
  4060a8:	adrp	x8, 41f000 <__fxstatat@plt+0x1bb90>
  4060ac:	add	x8, x8, #0x2b8
  4060b0:	str	w0, [sp, #12]
  4060b4:	mov	x0, x8
  4060b8:	bl	4032d0 <fputs_unlocked@plt>
  4060bc:	mov	w9, #0xffffff80            	// #-128
  4060c0:	stur	w9, [x29, #-20]
  4060c4:	mov	w9, #0xffffffd0            	// #-48
  4060c8:	stur	w9, [x29, #-24]
  4060cc:	add	x8, sp, #0x10
  4060d0:	add	x8, x8, #0x80
  4060d4:	stur	x8, [x29, #-32]
  4060d8:	sub	x8, x29, #0x80
  4060dc:	add	x8, x8, #0x30
  4060e0:	stur	x8, [x29, #-40]
  4060e4:	add	x8, x29, #0x20
  4060e8:	stur	x8, [x29, #-48]
  4060ec:	ldur	x8, [x29, #-8]
  4060f0:	ldur	x1, [x29, #-16]
  4060f4:	ldur	q0, [x29, #-48]
  4060f8:	ldur	q1, [x29, #-32]
  4060fc:	stur	q1, [x29, #-64]
  406100:	stur	q0, [x29, #-80]
  406104:	sub	x2, x29, #0x50
  406108:	str	w0, [sp, #8]
  40610c:	mov	x0, x8
  406110:	bl	403340 <vfprintf@plt>
  406114:	ldur	x1, [x29, #-8]
  406118:	mov	w9, #0xa                   	// #10
  40611c:	str	w0, [sp, #4]
  406120:	mov	w0, w9
  406124:	bl	403290 <fputc_unlocked@plt>
  406128:	ldr	x28, [sp, #288]
  40612c:	ldp	x29, x30, [sp, #272]
  406130:	add	sp, sp, #0x130
  406134:	ret
  406138:	sub	sp, sp, #0xa0
  40613c:	stp	x29, x30, [sp, #144]
  406140:	add	x29, sp, #0x90
  406144:	stur	x0, [x29, #-16]
  406148:	stur	x1, [x29, #-24]
  40614c:	stur	w2, [x29, #-28]
  406150:	and	w8, w3, #0x1
  406154:	sturb	w8, [x29, #-29]
  406158:	stur	x4, [x29, #-40]
  40615c:	ldur	x9, [x29, #-40]
  406160:	ldrb	w8, [x9, #37]
  406164:	tbnz	w8, #0, 40616c <__fxstatat@plt+0x2cfc>
  406168:	b	406324 <__fxstatat@plt+0x2eb4>
  40616c:	ldur	x8, [x29, #-40]
  406170:	ldrb	w9, [x8, #35]
  406174:	mov	w10, #0x1                   	// #1
  406178:	stur	w10, [x29, #-60]
  40617c:	tbnz	w9, #0, 406184 <__fxstatat@plt+0x2d14>
  406180:	b	406190 <__fxstatat@plt+0x2d20>
  406184:	ldur	x8, [x29, #-40]
  406188:	ldrb	w9, [x8, #38]
  40618c:	stur	w9, [x29, #-60]
  406190:	ldur	w8, [x29, #-60]
  406194:	and	w8, w8, #0x1
  406198:	sturb	w8, [x29, #-41]
  40619c:	ldurb	w8, [x29, #-41]
  4061a0:	mov	w9, #0x0                   	// #0
  4061a4:	stur	w9, [x29, #-64]
  4061a8:	tbnz	w8, #0, 4061bc <__fxstatat@plt+0x2d4c>
  4061ac:	ldur	x8, [x29, #-40]
  4061b0:	ldrb	w9, [x8, #41]
  4061b4:	eor	w9, w9, #0x1
  4061b8:	stur	w9, [x29, #-64]
  4061bc:	ldur	w8, [x29, #-64]
  4061c0:	and	w8, w8, #0x1
  4061c4:	sturb	w8, [x29, #-42]
  4061c8:	ldur	x0, [x29, #-16]
  4061cc:	sub	x1, x29, #0x38
  4061d0:	bl	4167b0 <__fxstatat@plt+0x13340>
  4061d4:	mov	w8, wzr
  4061d8:	cmp	w8, w0
  4061dc:	cset	w8, gt
  4061e0:	tbnz	w8, #0, 406294 <__fxstatat@plt+0x2e24>
  4061e4:	ldur	x0, [x29, #-56]
  4061e8:	bl	4166f0 <__fxstatat@plt+0x13280>
  4061ec:	cmp	w0, #0x0
  4061f0:	cset	w8, ge  // ge = tcont
  4061f4:	tbnz	w8, #0, 406288 <__fxstatat@plt+0x2e18>
  4061f8:	ldurb	w8, [x29, #-41]
  4061fc:	tbnz	w8, #0, 40621c <__fxstatat@plt+0x2dac>
  406200:	ldurb	w8, [x29, #-42]
  406204:	tbnz	w8, #0, 40620c <__fxstatat@plt+0x2d9c>
  406208:	b	406260 <__fxstatat@plt+0x2df0>
  40620c:	bl	403380 <__errno_location@plt>
  406210:	ldr	w0, [x0]
  406214:	bl	4063d0 <__fxstatat@plt+0x2f60>
  406218:	tbnz	w0, #0, 406260 <__fxstatat@plt+0x2df0>
  40621c:	bl	403380 <__errno_location@plt>
  406220:	ldr	w1, [x0]
  406224:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  406228:	add	x0, x0, #0x8a1
  40622c:	stur	w1, [x29, #-68]
  406230:	bl	4033f0 <gettext@plt>
  406234:	ldur	x8, [x29, #-56]
  406238:	str	x0, [sp, #64]
  40623c:	mov	x0, x8
  406240:	bl	415060 <__fxstatat@plt+0x11bf0>
  406244:	mov	w9, wzr
  406248:	str	x0, [sp, #56]
  40624c:	mov	w0, w9
  406250:	ldur	w1, [x29, #-68]
  406254:	ldr	x2, [sp, #64]
  406258:	ldr	x3, [sp, #56]
  40625c:	bl	402c30 <error@plt>
  406260:	ldur	x8, [x29, #-40]
  406264:	ldrb	w9, [x8, #38]
  406268:	tbnz	w9, #0, 406270 <__fxstatat@plt+0x2e00>
  40626c:	b	406288 <__fxstatat@plt+0x2e18>
  406270:	ldur	x0, [x29, #-56]
  406274:	bl	4166a4 <__fxstatat@plt+0x13234>
  406278:	mov	w8, wzr
  40627c:	and	w8, w8, #0x1
  406280:	sturb	w8, [x29, #-1]
  406284:	b	4063bc <__fxstatat@plt+0x2f4c>
  406288:	ldur	x0, [x29, #-56]
  40628c:	bl	4166a4 <__fxstatat@plt+0x13234>
  406290:	b	406320 <__fxstatat@plt+0x2eb0>
  406294:	ldurb	w8, [x29, #-41]
  406298:	tbnz	w8, #0, 4062b8 <__fxstatat@plt+0x2e48>
  40629c:	ldurb	w8, [x29, #-42]
  4062a0:	tbnz	w8, #0, 4062a8 <__fxstatat@plt+0x2e38>
  4062a4:	b	406300 <__fxstatat@plt+0x2e90>
  4062a8:	bl	403380 <__errno_location@plt>
  4062ac:	ldr	w0, [x0]
  4062b0:	bl	4063d0 <__fxstatat@plt+0x2f60>
  4062b4:	tbnz	w0, #0, 406300 <__fxstatat@plt+0x2e90>
  4062b8:	bl	403380 <__errno_location@plt>
  4062bc:	ldr	w1, [x0]
  4062c0:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  4062c4:	add	x0, x0, #0x2bb
  4062c8:	str	w1, [sp, #52]
  4062cc:	bl	4033f0 <gettext@plt>
  4062d0:	ldur	x1, [x29, #-16]
  4062d4:	mov	w8, #0x4                   	// #4
  4062d8:	str	x0, [sp, #40]
  4062dc:	mov	w0, w8
  4062e0:	bl	414c80 <__fxstatat@plt+0x11810>
  4062e4:	mov	w8, wzr
  4062e8:	str	x0, [sp, #32]
  4062ec:	mov	w0, w8
  4062f0:	ldr	w1, [sp, #52]
  4062f4:	ldr	x2, [sp, #40]
  4062f8:	ldr	x3, [sp, #32]
  4062fc:	bl	402c30 <error@plt>
  406300:	ldur	x8, [x29, #-40]
  406304:	ldrb	w9, [x8, #38]
  406308:	tbnz	w9, #0, 406310 <__fxstatat@plt+0x2ea0>
  40630c:	b	406320 <__fxstatat@plt+0x2eb0>
  406310:	mov	w8, wzr
  406314:	and	w8, w8, #0x1
  406318:	sturb	w8, [x29, #-1]
  40631c:	b	4063bc <__fxstatat@plt+0x2f4c>
  406320:	b	4063b0 <__fxstatat@plt+0x2f40>
  406324:	ldur	x8, [x29, #-40]
  406328:	ldrb	w9, [x8, #33]
  40632c:	tbnz	w9, #0, 406334 <__fxstatat@plt+0x2ec4>
  406330:	b	4063b0 <__fxstatat@plt+0x2f40>
  406334:	ldurb	w8, [x29, #-29]
  406338:	tbnz	w8, #0, 406340 <__fxstatat@plt+0x2ed0>
  40633c:	b	4063b0 <__fxstatat@plt+0x2f40>
  406340:	ldur	x0, [x29, #-24]
  406344:	ldur	w1, [x29, #-28]
  406348:	bl	40640c <__fxstatat@plt+0x2f9c>
  40634c:	cmp	w0, #0x0
  406350:	cset	w8, ge  // ge = tcont
  406354:	tbnz	w8, #0, 4063b0 <__fxstatat@plt+0x2f40>
  406358:	bl	403380 <__errno_location@plt>
  40635c:	ldr	w0, [x0]
  406360:	bl	40644c <__fxstatat@plt+0x2fdc>
  406364:	tbnz	w0, #0, 4063b0 <__fxstatat@plt+0x2f40>
  406368:	bl	403380 <__errno_location@plt>
  40636c:	ldr	w1, [x0]
  406370:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  406374:	add	x0, x0, #0x2e0
  406378:	str	w1, [sp, #28]
  40637c:	bl	4033f0 <gettext@plt>
  406380:	ldur	x1, [x29, #-24]
  406384:	mov	w8, #0x4                   	// #4
  406388:	str	x0, [sp, #16]
  40638c:	mov	w0, w8
  406390:	bl	414c80 <__fxstatat@plt+0x11810>
  406394:	mov	w8, wzr
  406398:	str	x0, [sp, #8]
  40639c:	mov	w0, w8
  4063a0:	ldr	w1, [sp, #28]
  4063a4:	ldr	x2, [sp, #16]
  4063a8:	ldr	x3, [sp, #8]
  4063ac:	bl	402c30 <error@plt>
  4063b0:	mov	w8, #0x1                   	// #1
  4063b4:	and	w8, w8, #0x1
  4063b8:	sturb	w8, [x29, #-1]
  4063bc:	ldurb	w8, [x29, #-1]
  4063c0:	and	w0, w8, #0x1
  4063c4:	ldp	x29, x30, [sp, #144]
  4063c8:	add	sp, sp, #0xa0
  4063cc:	ret
  4063d0:	sub	sp, sp, #0x10
  4063d4:	str	w0, [sp, #12]
  4063d8:	ldr	w8, [sp, #12]
  4063dc:	mov	w9, #0x1                   	// #1
  4063e0:	cmp	w8, #0x5f
  4063e4:	str	w9, [sp, #8]
  4063e8:	b.eq	4063fc <__fxstatat@plt+0x2f8c>  // b.none
  4063ec:	ldr	w8, [sp, #12]
  4063f0:	cmp	w8, #0x3d
  4063f4:	cset	w8, eq  // eq = none
  4063f8:	str	w8, [sp, #8]
  4063fc:	ldr	w8, [sp, #8]
  406400:	and	w0, w8, #0x1
  406404:	add	sp, sp, #0x10
  406408:	ret
  40640c:	sub	sp, sp, #0x30
  406410:	stp	x29, x30, [sp, #32]
  406414:	add	x29, sp, #0x20
  406418:	mov	w8, #0x5f                  	// #95
  40641c:	mov	w9, #0xffffffff            	// #-1
  406420:	stur	x0, [x29, #-8]
  406424:	stur	w1, [x29, #-12]
  406428:	str	w8, [sp, #16]
  40642c:	str	w9, [sp, #12]
  406430:	bl	403380 <__errno_location@plt>
  406434:	ldr	w8, [sp, #16]
  406438:	str	w8, [x0]
  40643c:	ldr	w0, [sp, #12]
  406440:	ldp	x29, x30, [sp, #32]
  406444:	add	sp, sp, #0x30
  406448:	ret
  40644c:	sub	sp, sp, #0x10
  406450:	str	w0, [sp, #12]
  406454:	ldr	w8, [sp, #12]
  406458:	mov	w9, #0x1                   	// #1
  40645c:	cmp	w8, #0x5f
  406460:	str	w9, [sp, #8]
  406464:	b.eq	406478 <__fxstatat@plt+0x3008>  // b.none
  406468:	ldr	w8, [sp, #12]
  40646c:	cmp	w8, #0x3d
  406470:	cset	w8, eq  // eq = none
  406474:	str	w8, [sp, #8]
  406478:	ldr	w8, [sp, #8]
  40647c:	and	w0, w8, #0x1
  406480:	add	sp, sp, #0x10
  406484:	ret
  406488:	sub	sp, sp, #0x60
  40648c:	stp	x29, x30, [sp, #80]
  406490:	add	x29, sp, #0x50
  406494:	stur	x0, [x29, #-16]
  406498:	mov	w8, #0x1                   	// #1
  40649c:	and	w8, w1, w8
  4064a0:	sturb	w8, [x29, #-17]
  4064a4:	and	w8, w2, #0x1
  4064a8:	sturb	w8, [x29, #-18]
  4064ac:	stur	x3, [x29, #-32]
  4064b0:	ldur	x9, [x29, #-32]
  4064b4:	ldrb	w8, [x9, #35]
  4064b8:	mov	w10, #0x1                   	// #1
  4064bc:	str	w10, [sp, #40]
  4064c0:	tbnz	w8, #0, 4064c8 <__fxstatat@plt+0x3058>
  4064c4:	b	4064d4 <__fxstatat@plt+0x3064>
  4064c8:	ldur	x8, [x29, #-32]
  4064cc:	ldrb	w9, [x8, #38]
  4064d0:	str	w9, [sp, #40]
  4064d4:	ldr	w8, [sp, #40]
  4064d8:	and	w8, w8, #0x1
  4064dc:	sturb	w8, [x29, #-33]
  4064e0:	ldurb	w8, [x29, #-33]
  4064e4:	mov	w9, #0x0                   	// #0
  4064e8:	str	w9, [sp, #36]
  4064ec:	tbnz	w8, #0, 406500 <__fxstatat@plt+0x3090>
  4064f0:	ldur	x8, [x29, #-32]
  4064f4:	ldrb	w9, [x8, #41]
  4064f8:	eor	w9, w9, #0x1
  4064fc:	str	w9, [sp, #36]
  406500:	ldr	w8, [sp, #36]
  406504:	mov	w9, #0x1                   	// #1
  406508:	and	w8, w8, w9
  40650c:	sturb	w8, [x29, #-34]
  406510:	ldur	x0, [x29, #-16]
  406514:	ldurb	w8, [x29, #-18]
  406518:	ldurb	w9, [x29, #-17]
  40651c:	and	w1, w8, #0x1
  406520:	and	w2, w9, #0x1
  406524:	bl	4065d0 <__fxstatat@plt+0x3160>
  406528:	tbnz	w0, #0, 4065b0 <__fxstatat@plt+0x3140>
  40652c:	ldurb	w8, [x29, #-33]
  406530:	tbnz	w8, #0, 406550 <__fxstatat@plt+0x30e0>
  406534:	ldurb	w8, [x29, #-34]
  406538:	tbnz	w8, #0, 406540 <__fxstatat@plt+0x30d0>
  40653c:	b	4065a0 <__fxstatat@plt+0x3130>
  406540:	bl	403380 <__errno_location@plt>
  406544:	ldr	w0, [x0]
  406548:	bl	4063d0 <__fxstatat@plt+0x2f60>
  40654c:	tbnz	w0, #0, 4065a0 <__fxstatat@plt+0x3130>
  406550:	bl	403380 <__errno_location@plt>
  406554:	ldr	w1, [x0]
  406558:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40655c:	add	x0, x0, #0x313
  406560:	str	w1, [sp, #32]
  406564:	bl	4033f0 <gettext@plt>
  406568:	ldur	x2, [x29, #-16]
  40656c:	mov	w8, wzr
  406570:	str	x0, [sp, #24]
  406574:	mov	w0, w8
  406578:	mov	w1, #0x4                   	// #4
  40657c:	str	w8, [sp, #20]
  406580:	bl	414b90 <__fxstatat@plt+0x11720>
  406584:	ldr	w8, [sp, #20]
  406588:	str	x0, [sp, #8]
  40658c:	mov	w0, w8
  406590:	ldr	w1, [sp, #32]
  406594:	ldr	x2, [sp, #24]
  406598:	ldr	x3, [sp, #8]
  40659c:	bl	402c30 <error@plt>
  4065a0:	mov	w8, wzr
  4065a4:	and	w8, w8, #0x1
  4065a8:	sturb	w8, [x29, #-1]
  4065ac:	b	4065bc <__fxstatat@plt+0x314c>
  4065b0:	mov	w8, #0x1                   	// #1
  4065b4:	and	w8, w8, #0x1
  4065b8:	sturb	w8, [x29, #-1]
  4065bc:	ldurb	w8, [x29, #-1]
  4065c0:	and	w0, w8, #0x1
  4065c4:	ldp	x29, x30, [sp, #80]
  4065c8:	add	sp, sp, #0x60
  4065cc:	ret
  4065d0:	sub	sp, sp, #0x20
  4065d4:	stp	x29, x30, [sp, #16]
  4065d8:	add	x29, sp, #0x10
  4065dc:	mov	w8, #0x5f                  	// #95
  4065e0:	str	x0, [sp, #8]
  4065e4:	mov	w9, #0x1                   	// #1
  4065e8:	and	w10, w1, w9
  4065ec:	strb	w10, [sp, #7]
  4065f0:	and	w9, w2, w9
  4065f4:	strb	w9, [sp, #6]
  4065f8:	str	w8, [sp]
  4065fc:	bl	403380 <__errno_location@plt>
  406600:	ldr	w8, [sp]
  406604:	str	w8, [x0]
  406608:	mov	w9, wzr
  40660c:	and	w0, w9, #0x1
  406610:	ldp	x29, x30, [sp, #16]
  406614:	add	sp, sp, #0x20
  406618:	ret
  40661c:	sub	sp, sp, #0x20
  406620:	stp	x29, x30, [sp, #16]
  406624:	add	x29, sp, #0x10
  406628:	mov	x8, #0x3d                  	// #61
  40662c:	mov	x9, xzr
  406630:	adrp	x2, 411000 <__fxstatat@plt+0xdb90>
  406634:	add	x2, x2, #0xa00
  406638:	adrp	x3, 411000 <__fxstatat@plt+0xdb90>
  40663c:	add	x3, x3, #0xa90
  406640:	adrp	x4, 411000 <__fxstatat@plt+0xdb90>
  406644:	add	x4, x4, #0xbe8
  406648:	str	x0, [sp, #8]
  40664c:	mov	x0, x8
  406650:	mov	x1, x9
  406654:	bl	410760 <__fxstatat@plt+0xd2f0>
  406658:	ldr	x8, [sp, #8]
  40665c:	str	x0, [x8, #64]
  406660:	ldp	x29, x30, [sp, #16]
  406664:	add	sp, sp, #0x20
  406668:	ret
  40666c:	sub	sp, sp, #0x20
  406670:	stp	x29, x30, [sp, #16]
  406674:	add	x29, sp, #0x10
  406678:	mov	x8, #0x3d                  	// #61
  40667c:	mov	x9, xzr
  406680:	adrp	x2, 411000 <__fxstatat@plt+0xdb90>
  406684:	add	x2, x2, #0xa5c
  406688:	adrp	x3, 411000 <__fxstatat@plt+0xdb90>
  40668c:	add	x3, x3, #0xa90
  406690:	adrp	x4, 411000 <__fxstatat@plt+0xdb90>
  406694:	add	x4, x4, #0xbe8
  406698:	str	x0, [sp, #8]
  40669c:	mov	x0, x8
  4066a0:	mov	x1, x9
  4066a4:	bl	410760 <__fxstatat@plt+0xd2f0>
  4066a8:	ldr	x8, [sp, #8]
  4066ac:	str	x0, [x8, #72]
  4066b0:	ldp	x29, x30, [sp, #16]
  4066b4:	add	sp, sp, #0x20
  4066b8:	ret
  4066bc:	sub	sp, sp, #0x60
  4066c0:	stp	x29, x30, [sp, #80]
  4066c4:	add	x29, sp, #0x50
  4066c8:	stur	x0, [x29, #-8]
  4066cc:	stur	x1, [x29, #-16]
  4066d0:	and	w8, w2, #0x1
  4066d4:	sturb	w8, [x29, #-17]
  4066d8:	stur	x3, [x29, #-32]
  4066dc:	str	x4, [sp, #40]
  4066e0:	str	x5, [sp, #32]
  4066e4:	ldur	x0, [x29, #-32]
  4066e8:	bl	406798 <__fxstatat@plt+0x3328>
  4066ec:	tbnz	w0, #0, 4066f4 <__fxstatat@plt+0x3284>
  4066f0:	b	4066f8 <__fxstatat@plt+0x3288>
  4066f4:	b	406718 <__fxstatat@plt+0x32a8>
  4066f8:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  4066fc:	add	x0, x0, #0x33c
  406700:	adrp	x1, 41f000 <__fxstatat@plt+0x1bb90>
  406704:	add	x1, x1, #0x354
  406708:	mov	w2, #0xb9f                 	// #2975
  40670c:	adrp	x3, 41f000 <__fxstatat@plt+0x1bb90>
  406710:	add	x3, x3, #0x35f
  406714:	bl	403370 <__assert_fail@plt>
  406718:	ldur	x8, [x29, #-8]
  40671c:	adrp	x9, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  406720:	add	x9, x9, #0x588
  406724:	str	x8, [x9]
  406728:	ldur	x8, [x29, #-16]
  40672c:	adrp	x9, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  406730:	add	x9, x9, #0x590
  406734:	str	x8, [x9]
  406738:	add	x7, sp, #0x1f
  40673c:	mov	w10, #0x0                   	// #0
  406740:	strb	w10, [sp, #31]
  406744:	ldur	x0, [x29, #-8]
  406748:	ldur	x1, [x29, #-16]
  40674c:	ldurb	w10, [x29, #-17]
  406750:	ldur	x5, [x29, #-32]
  406754:	ldr	x8, [sp, #40]
  406758:	ldr	x9, [sp, #32]
  40675c:	mov	w11, #0x1                   	// #1
  406760:	and	w2, w10, #0x1
  406764:	mov	x12, xzr
  406768:	mov	x3, x12
  40676c:	mov	x4, x12
  406770:	and	w6, w11, #0x1
  406774:	mov	x12, sp
  406778:	str	x8, [x12]
  40677c:	mov	x8, sp
  406780:	str	x9, [x8, #8]
  406784:	bl	40692c <__fxstatat@plt+0x34bc>
  406788:	and	w0, w0, #0x1
  40678c:	ldp	x29, x30, [sp, #80]
  406790:	add	sp, sp, #0x60
  406794:	ret
  406798:	sub	sp, sp, #0x30
  40679c:	stp	x29, x30, [sp, #32]
  4067a0:	add	x29, sp, #0x20
  4067a4:	adrp	x8, 41f000 <__fxstatat@plt+0x1bb90>
  4067a8:	add	x8, x8, #0x354
  4067ac:	adrp	x9, 41f000 <__fxstatat@plt+0x1bb90>
  4067b0:	add	x9, x9, #0x3c5
  4067b4:	stur	x0, [x29, #-8]
  4067b8:	ldur	x10, [x29, #-8]
  4067bc:	str	x8, [sp, #16]
  4067c0:	str	x9, [sp, #8]
  4067c4:	cbz	x10, 4067cc <__fxstatat@plt+0x335c>
  4067c8:	b	4067e4 <__fxstatat@plt+0x3374>
  4067cc:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  4067d0:	add	x0, x0, #0x3ba
  4067d4:	ldr	x1, [sp, #16]
  4067d8:	mov	w2, #0xb86                 	// #2950
  4067dc:	ldr	x3, [sp, #8]
  4067e0:	bl	403370 <__assert_fail@plt>
  4067e4:	ldur	x8, [x29, #-8]
  4067e8:	ldr	w9, [x8]
  4067ec:	cmp	w9, #0x3
  4067f0:	b.hi	4067f8 <__fxstatat@plt+0x3388>  // b.pmore
  4067f4:	b	406810 <__fxstatat@plt+0x33a0>
  4067f8:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  4067fc:	add	x0, x0, #0x3f4
  406800:	ldr	x1, [sp, #16]
  406804:	mov	w2, #0xb87                 	// #2951
  406808:	ldr	x3, [sp, #8]
  40680c:	bl	403370 <__assert_fail@plt>
  406810:	ldur	x8, [x29, #-8]
  406814:	ldr	w9, [x8, #12]
  406818:	cmp	w9, #0x1
  40681c:	b.eq	406840 <__fxstatat@plt+0x33d0>  // b.none
  406820:	ldur	x8, [x29, #-8]
  406824:	ldr	w9, [x8, #12]
  406828:	cmp	w9, #0x2
  40682c:	b.eq	406840 <__fxstatat@plt+0x33d0>  // b.none
  406830:	ldur	x8, [x29, #-8]
  406834:	ldr	w9, [x8, #12]
  406838:	cmp	w9, #0x3
  40683c:	b.ne	406844 <__fxstatat@plt+0x33d4>  // b.any
  406840:	b	40685c <__fxstatat@plt+0x33ec>
  406844:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  406848:	add	x0, x0, #0x418
  40684c:	ldr	x1, [sp, #16]
  406850:	mov	w2, #0xb88                 	// #2952
  406854:	ldr	x3, [sp, #8]
  406858:	bl	403370 <__assert_fail@plt>
  40685c:	ldur	x8, [x29, #-8]
  406860:	ldr	w9, [x8, #56]
  406864:	cbz	w9, 406888 <__fxstatat@plt+0x3418>
  406868:	ldur	x8, [x29, #-8]
  40686c:	ldr	w9, [x8, #56]
  406870:	cmp	w9, #0x1
  406874:	b.eq	406888 <__fxstatat@plt+0x3418>  // b.none
  406878:	ldur	x8, [x29, #-8]
  40687c:	ldr	w9, [x8, #56]
  406880:	cmp	w9, #0x2
  406884:	b.ne	40688c <__fxstatat@plt+0x341c>  // b.any
  406888:	b	4068a4 <__fxstatat@plt+0x3434>
  40688c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  406890:	add	x0, x0, #0x43c
  406894:	ldr	x1, [sp, #16]
  406898:	mov	w2, #0xb89                 	// #2953
  40689c:	ldr	x3, [sp, #8]
  4068a0:	bl	403370 <__assert_fail@plt>
  4068a4:	ldur	x8, [x29, #-8]
  4068a8:	ldrb	w9, [x8, #23]
  4068ac:	tbnz	w9, #0, 4068b4 <__fxstatat@plt+0x3444>
  4068b0:	b	4068c0 <__fxstatat@plt+0x3450>
  4068b4:	ldur	x8, [x29, #-8]
  4068b8:	ldrb	w9, [x8, #44]
  4068bc:	tbnz	w9, #0, 4068c4 <__fxstatat@plt+0x3454>
  4068c0:	b	4068dc <__fxstatat@plt+0x346c>
  4068c4:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  4068c8:	add	x0, x0, #0x462
  4068cc:	ldr	x1, [sp, #16]
  4068d0:	mov	w2, #0xb8a                 	// #2954
  4068d4:	ldr	x3, [sp, #8]
  4068d8:	bl	403370 <__assert_fail@plt>
  4068dc:	ldur	x8, [x29, #-8]
  4068e0:	ldr	w9, [x8, #56]
  4068e4:	cmp	w9, #0x2
  4068e8:	b.ne	4068fc <__fxstatat@plt+0x348c>  // b.any
  4068ec:	ldur	x8, [x29, #-8]
  4068f0:	ldr	w9, [x8, #12]
  4068f4:	cmp	w9, #0x2
  4068f8:	b.ne	406900 <__fxstatat@plt+0x3490>  // b.any
  4068fc:	b	406918 <__fxstatat@plt+0x34a8>
  406900:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  406904:	add	x0, x0, #0x488
  406908:	ldr	x1, [sp, #16]
  40690c:	mov	w2, #0xb8d                 	// #2957
  406910:	ldr	x3, [sp, #8]
  406914:	bl	403370 <__assert_fail@plt>
  406918:	mov	w8, #0x1                   	// #1
  40691c:	and	w0, w8, #0x1
  406920:	ldp	x29, x30, [sp, #32]
  406924:	add	sp, sp, #0x30
  406928:	ret
  40692c:	stp	x29, x30, [sp, #-32]!
  406930:	stp	x28, x19, [sp, #16]
  406934:	mov	x29, sp
  406938:	sub	sp, sp, #0x8e0
  40693c:	mov	x19, sp
  406940:	add	x8, x19, #0x540
  406944:	ldr	x9, [x29, #32]
  406948:	ldr	x10, [x29, #40]
  40694c:	mov	w11, #0x0                   	// #0
  406950:	mov	x12, xzr
  406954:	mov	w13, #0x1                   	// #1
  406958:	adrp	x14, 41e000 <__fxstatat@plt+0x1ab90>
  40695c:	add	x14, x14, #0xef5
  406960:	adrp	x15, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  406964:	add	x15, x15, #0x588
  406968:	str	x0, [x8, #912]
  40696c:	str	x1, [x8, #904]
  406970:	and	w16, w2, w13
  406974:	sturb	w16, [x29, #-25]
  406978:	str	x3, [x8, #888]
  40697c:	str	x4, [x8, #880]
  406980:	str	x5, [x8, #872]
  406984:	and	w13, w6, w13
  406988:	sturb	w13, [x29, #-57]
  40698c:	str	x7, [x8, #856]
  406990:	str	x9, [x8, #848]
  406994:	str	x10, [x8, #840]
  406998:	strb	w11, [x19, #1911]
  40699c:	str	x12, [x8, #552]
  4069a0:	str	x12, [x8, #544]
  4069a4:	strb	w11, [x19, #1886]
  4069a8:	strb	w11, [x19, #1885]
  4069ac:	strb	w11, [x19, #1884]
  4069b0:	ldr	x9, [x8, #848]
  4069b4:	strb	w11, [x9]
  4069b8:	ldr	x9, [x8, #872]
  4069bc:	ldr	w11, [x9, #52]
  4069c0:	str	w11, [x19, #1880]
  4069c4:	ldr	x9, [x8, #872]
  4069c8:	ldrb	w11, [x9, #24]
  4069cc:	str	x8, [x19, #1136]
  4069d0:	str	x14, [x19, #1128]
  4069d4:	str	x15, [x19, #1120]
  4069d8:	tbnz	w11, #0, 4069e0 <__fxstatat@plt+0x3570>
  4069dc:	b	406a68 <__fxstatat@plt+0x35f8>
  4069e0:	ldr	w8, [x19, #1880]
  4069e4:	cmp	w8, #0x0
  4069e8:	cset	w8, ge  // ge = tcont
  4069ec:	tbnz	w8, #0, 406a34 <__fxstatat@plt+0x35c4>
  4069f0:	ldr	x8, [x19, #1136]
  4069f4:	ldr	x1, [x8, #912]
  4069f8:	ldr	x3, [x8, #904]
  4069fc:	mov	w9, #0xffffff9c            	// #-100
  406a00:	mov	w0, w9
  406a04:	mov	w2, w9
  406a08:	mov	w4, #0x1                   	// #1
  406a0c:	bl	415178 <__fxstatat@plt+0x11d08>
  406a10:	cbz	w0, 406a24 <__fxstatat@plt+0x35b4>
  406a14:	bl	403380 <__errno_location@plt>
  406a18:	ldr	w8, [x0]
  406a1c:	str	w8, [x19, #1116]
  406a20:	b	406a2c <__fxstatat@plt+0x35bc>
  406a24:	mov	w8, wzr
  406a28:	str	w8, [x19, #1116]
  406a2c:	ldr	w8, [x19, #1116]
  406a30:	str	w8, [x19, #1880]
  406a34:	ldr	w8, [x19, #1880]
  406a38:	cmp	w8, #0x0
  406a3c:	cset	w8, eq  // eq = none
  406a40:	and	w8, w8, #0x1
  406a44:	sturb	w8, [x29, #-25]
  406a48:	ldr	x9, [x19, #1136]
  406a4c:	ldr	x10, [x9, #840]
  406a50:	cbz	x10, 406a68 <__fxstatat@plt+0x35f8>
  406a54:	ldurb	w8, [x29, #-25]
  406a58:	ldr	x9, [x19, #1136]
  406a5c:	ldr	x10, [x9, #840]
  406a60:	and	w8, w8, #0x1
  406a64:	strb	w8, [x10]
  406a68:	ldr	w8, [x19, #1880]
  406a6c:	cbnz	w8, 406a84 <__fxstatat@plt+0x3614>
  406a70:	ldr	x8, [x19, #1136]
  406a74:	ldr	x9, [x8, #872]
  406a78:	ldrb	w10, [x9, #49]
  406a7c:	tbnz	w10, #0, 406c10 <__fxstatat@plt+0x37a0>
  406a80:	b	406aa4 <__fxstatat@plt+0x3634>
  406a84:	ldr	w8, [x19, #1880]
  406a88:	cmp	w8, #0x11
  406a8c:	b.ne	406aa4 <__fxstatat@plt+0x3634>  // b.any
  406a90:	ldr	x8, [x19, #1136]
  406a94:	ldr	x9, [x8, #872]
  406a98:	ldr	w10, [x9, #8]
  406a9c:	cmp	w10, #0x2
  406aa0:	b.eq	406c10 <__fxstatat@plt+0x37a0>  // b.none
  406aa4:	ldr	w8, [x19, #1880]
  406aa8:	cbnz	w8, 406abc <__fxstatat@plt+0x364c>
  406aac:	ldr	x8, [x19, #1136]
  406ab0:	ldr	x9, [x8, #904]
  406ab4:	str	x9, [x19, #1104]
  406ab8:	b	406ac8 <__fxstatat@plt+0x3658>
  406abc:	ldr	x8, [x19, #1136]
  406ac0:	ldr	x9, [x8, #912]
  406ac4:	str	x9, [x19, #1104]
  406ac8:	ldr	x8, [x19, #1104]
  406acc:	ldr	x9, [x19, #1136]
  406ad0:	str	x8, [x9, #528]
  406ad4:	ldr	x8, [x9, #872]
  406ad8:	ldr	w10, [x8, #4]
  406adc:	cmp	w10, #0x2
  406ae0:	b.ne	406afc <__fxstatat@plt+0x368c>  // b.any
  406ae4:	ldr	x8, [x19, #1136]
  406ae8:	ldr	x0, [x8, #528]
  406aec:	sub	x1, x29, #0xd8
  406af0:	bl	41dc88 <__fxstatat@plt+0x1a818>
  406af4:	str	w0, [x19, #1100]
  406af8:	b	406b10 <__fxstatat@plt+0x36a0>
  406afc:	ldr	x8, [x19, #1136]
  406b00:	ldr	x0, [x8, #528]
  406b04:	sub	x1, x29, #0xd8
  406b08:	bl	41dc68 <__fxstatat@plt+0x1a7f8>
  406b0c:	str	w0, [x19, #1100]
  406b10:	ldr	w8, [x19, #1100]
  406b14:	cbz	w8, 406b70 <__fxstatat@plt+0x3700>
  406b18:	bl	403380 <__errno_location@plt>
  406b1c:	ldr	w1, [x0]
  406b20:	ldr	x0, [x19, #1128]
  406b24:	str	w1, [x19, #1096]
  406b28:	bl	4033f0 <gettext@plt>
  406b2c:	ldr	x8, [x19, #1136]
  406b30:	ldr	x1, [x8, #528]
  406b34:	mov	w9, #0x4                   	// #4
  406b38:	str	x0, [x19, #1088]
  406b3c:	mov	w0, w9
  406b40:	bl	414c80 <__fxstatat@plt+0x11810>
  406b44:	mov	w9, wzr
  406b48:	str	x0, [x19, #1080]
  406b4c:	mov	w0, w9
  406b50:	ldr	w1, [x19, #1096]
  406b54:	ldr	x2, [x19, #1088]
  406b58:	ldr	x3, [x19, #1080]
  406b5c:	bl	402c30 <error@plt>
  406b60:	mov	w9, wzr
  406b64:	and	w9, w9, #0x1
  406b68:	sturb	w9, [x29, #-1]
  406b6c:	b	4093d0 <__fxstatat@plt+0x5f60>
  406b70:	ldur	w8, [x29, #-200]
  406b74:	str	w8, [x19, #1924]
  406b78:	ldr	w8, [x19, #1924]
  406b7c:	and	w8, w8, #0xf000
  406b80:	cmp	w8, #0x4, lsl #12
  406b84:	b.ne	406c10 <__fxstatat@plt+0x37a0>  // b.any
  406b88:	ldr	x8, [x19, #1136]
  406b8c:	ldr	x9, [x8, #872]
  406b90:	ldrb	w10, [x9, #42]
  406b94:	tbnz	w10, #0, 406c10 <__fxstatat@plt+0x37a0>
  406b98:	ldr	x8, [x19, #1136]
  406b9c:	ldr	x9, [x8, #872]
  406ba0:	ldrb	w10, [x9, #25]
  406ba4:	tbnz	w10, #0, 406bbc <__fxstatat@plt+0x374c>
  406ba8:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  406bac:	add	x0, x0, #0x4d1
  406bb0:	bl	4033f0 <gettext@plt>
  406bb4:	str	x0, [x19, #1072]
  406bb8:	b	406bcc <__fxstatat@plt+0x375c>
  406bbc:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  406bc0:	add	x0, x0, #0x4e3
  406bc4:	bl	4033f0 <gettext@plt>
  406bc8:	str	x0, [x19, #1072]
  406bcc:	ldr	x8, [x19, #1072]
  406bd0:	ldr	x9, [x19, #1136]
  406bd4:	ldr	x1, [x9, #912]
  406bd8:	mov	w0, #0x4                   	// #4
  406bdc:	str	x8, [x19, #1064]
  406be0:	bl	414c80 <__fxstatat@plt+0x11810>
  406be4:	mov	w10, wzr
  406be8:	str	x0, [x19, #1056]
  406bec:	mov	w0, w10
  406bf0:	mov	w1, w10
  406bf4:	ldr	x2, [x19, #1064]
  406bf8:	ldr	x3, [x19, #1056]
  406bfc:	bl	402c30 <error@plt>
  406c00:	mov	w10, wzr
  406c04:	and	w10, w10, #0x1
  406c08:	sturb	w10, [x29, #-1]
  406c0c:	b	4093d0 <__fxstatat@plt+0x5f60>
  406c10:	ldurb	w8, [x29, #-57]
  406c14:	tbnz	w8, #0, 406c1c <__fxstatat@plt+0x37ac>
  406c18:	b	406cd4 <__fxstatat@plt+0x3864>
  406c1c:	ldr	x8, [x19, #1136]
  406c20:	ldr	x9, [x8, #872]
  406c24:	ldr	x9, [x9, #72]
  406c28:	cbz	x9, 406cd4 <__fxstatat@plt+0x3864>
  406c2c:	ldr	w8, [x19, #1924]
  406c30:	and	w8, w8, #0xf000
  406c34:	cmp	w8, #0x4, lsl #12
  406c38:	b.eq	406cbc <__fxstatat@plt+0x384c>  // b.none
  406c3c:	ldr	x8, [x19, #1136]
  406c40:	ldr	x9, [x8, #872]
  406c44:	ldr	w10, [x9]
  406c48:	cbnz	w10, 406cbc <__fxstatat@plt+0x384c>
  406c4c:	ldr	x8, [x19, #1136]
  406c50:	ldr	x9, [x8, #872]
  406c54:	ldr	x0, [x9, #72]
  406c58:	ldr	x1, [x8, #912]
  406c5c:	sub	x2, x29, #0xd8
  406c60:	bl	40f8a8 <__fxstatat@plt+0xc438>
  406c64:	tbnz	w0, #0, 406c6c <__fxstatat@plt+0x37fc>
  406c68:	b	406cbc <__fxstatat@plt+0x384c>
  406c6c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  406c70:	add	x0, x0, #0x4f9
  406c74:	bl	4033f0 <gettext@plt>
  406c78:	ldr	x8, [x19, #1136]
  406c7c:	ldr	x1, [x8, #912]
  406c80:	mov	w9, #0x4                   	// #4
  406c84:	str	x0, [x19, #1048]
  406c88:	mov	w0, w9
  406c8c:	bl	414c80 <__fxstatat@plt+0x11810>
  406c90:	mov	w9, wzr
  406c94:	str	x0, [x19, #1040]
  406c98:	mov	w0, w9
  406c9c:	mov	w1, w9
  406ca0:	ldr	x2, [x19, #1048]
  406ca4:	ldr	x3, [x19, #1040]
  406ca8:	bl	402c30 <error@plt>
  406cac:	mov	w9, #0x1                   	// #1
  406cb0:	and	w9, w9, #0x1
  406cb4:	sturb	w9, [x29, #-1]
  406cb8:	b	4093d0 <__fxstatat@plt+0x5f60>
  406cbc:	ldr	x8, [x19, #1136]
  406cc0:	ldr	x9, [x8, #872]
  406cc4:	ldr	x0, [x9, #72]
  406cc8:	ldr	x1, [x8, #912]
  406ccc:	sub	x2, x29, #0xd8
  406cd0:	bl	40f808 <__fxstatat@plt+0xc398>
  406cd4:	ldr	x8, [x19, #1136]
  406cd8:	ldr	x0, [x8, #872]
  406cdc:	ldurb	w9, [x29, #-57]
  406ce0:	mov	w10, #0x1                   	// #1
  406ce4:	and	w1, w9, #0x1
  406ce8:	str	w10, [x19, #1036]
  406cec:	bl	409508 <__fxstatat@plt+0x6098>
  406cf0:	ldr	w9, [x19, #1036]
  406cf4:	and	w10, w0, w9
  406cf8:	strb	w10, [x19, #1871]
  406cfc:	ldurb	w10, [x29, #-25]
  406d00:	tbnz	w10, #0, 407854 <__fxstatat@plt+0x43e4>
  406d04:	ldr	w8, [x19, #1880]
  406d08:	cmp	w8, #0x11
  406d0c:	b.ne	406d24 <__fxstatat@plt+0x38b4>  // b.any
  406d10:	ldr	x8, [x19, #1136]
  406d14:	ldr	x9, [x8, #872]
  406d18:	ldr	w10, [x9, #8]
  406d1c:	cmp	w10, #0x2
  406d20:	b.eq	406ee0 <__fxstatat@plt+0x3a70>  // b.none
  406d24:	ldr	w8, [x19, #1924]
  406d28:	and	w8, w8, #0xf000
  406d2c:	cmp	w8, #0x8, lsl #12
  406d30:	b.eq	406d80 <__fxstatat@plt+0x3910>  // b.none
  406d34:	ldr	x8, [x19, #1136]
  406d38:	ldr	x9, [x8, #872]
  406d3c:	ldrb	w10, [x9, #20]
  406d40:	mov	w11, #0x1                   	// #1
  406d44:	str	w11, [x19, #1032]
  406d48:	tbnz	w10, #0, 406d50 <__fxstatat@plt+0x38e0>
  406d4c:	b	406df0 <__fxstatat@plt+0x3980>
  406d50:	ldr	w8, [x19, #1924]
  406d54:	and	w8, w8, #0xf000
  406d58:	mov	w9, #0x1                   	// #1
  406d5c:	cmp	w8, #0x4, lsl #12
  406d60:	str	w9, [x19, #1032]
  406d64:	b.eq	406df0 <__fxstatat@plt+0x3980>  // b.none
  406d68:	ldr	w8, [x19, #1924]
  406d6c:	and	w8, w8, #0xf000
  406d70:	mov	w9, #0x1                   	// #1
  406d74:	cmp	w8, #0xa, lsl #12
  406d78:	str	w9, [x19, #1032]
  406d7c:	b.eq	406df0 <__fxstatat@plt+0x3980>  // b.none
  406d80:	ldr	x8, [x19, #1136]
  406d84:	ldr	x9, [x8, #872]
  406d88:	ldrb	w10, [x9, #24]
  406d8c:	mov	w11, #0x1                   	// #1
  406d90:	str	w11, [x19, #1032]
  406d94:	tbnz	w10, #0, 406df0 <__fxstatat@plt+0x3980>
  406d98:	ldr	x8, [x19, #1136]
  406d9c:	ldr	x9, [x8, #872]
  406da0:	ldrb	w10, [x9, #44]
  406da4:	mov	w11, #0x1                   	// #1
  406da8:	str	w11, [x19, #1032]
  406dac:	tbnz	w10, #0, 406df0 <__fxstatat@plt+0x3980>
  406db0:	ldr	x8, [x19, #1136]
  406db4:	ldr	x9, [x8, #872]
  406db8:	ldrb	w10, [x9, #23]
  406dbc:	mov	w11, #0x1                   	// #1
  406dc0:	str	w11, [x19, #1032]
  406dc4:	tbnz	w10, #0, 406df0 <__fxstatat@plt+0x3980>
  406dc8:	ldr	x8, [x19, #1136]
  406dcc:	ldr	x9, [x8, #872]
  406dd0:	ldr	w10, [x9]
  406dd4:	mov	w11, #0x1                   	// #1
  406dd8:	str	w11, [x19, #1032]
  406ddc:	cbnz	w10, 406df0 <__fxstatat@plt+0x3980>
  406de0:	ldr	x8, [x19, #1136]
  406de4:	ldr	x9, [x8, #872]
  406de8:	ldrb	w10, [x9, #21]
  406dec:	str	w10, [x19, #1032]
  406df0:	ldr	w8, [x19, #1032]
  406df4:	and	w8, w8, #0x1
  406df8:	strb	w8, [x19, #1870]
  406dfc:	ldrb	w8, [x19, #1870]
  406e00:	mov	w9, #0x100                 	// #256
  406e04:	mov	w10, wzr
  406e08:	tst	w8, #0x1
  406e0c:	csel	w8, w9, w10, ne  // ne = any
  406e10:	str	w8, [x19, #1864]
  406e14:	ldr	x11, [x19, #1136]
  406e18:	ldr	x1, [x11, #904]
  406e1c:	ldr	w3, [x19, #1864]
  406e20:	mov	w0, #0xffffff9c            	// #-100
  406e24:	add	x2, x19, #0x788
  406e28:	bl	41dc98 <__fxstatat@plt+0x1a828>
  406e2c:	cbnz	w0, 406e48 <__fxstatat@plt+0x39d8>
  406e30:	ldrb	w8, [x19, #1870]
  406e34:	and	w8, w8, #0x1
  406e38:	strb	w8, [x19, #1884]
  406e3c:	mov	w8, #0x11                  	// #17
  406e40:	str	w8, [x19, #1880]
  406e44:	b	406ee0 <__fxstatat@plt+0x3a70>
  406e48:	bl	403380 <__errno_location@plt>
  406e4c:	ldr	w8, [x0]
  406e50:	cmp	w8, #0x28
  406e54:	b.ne	406e70 <__fxstatat@plt+0x3a00>  // b.any
  406e58:	ldr	x8, [x19, #1136]
  406e5c:	ldr	x9, [x8, #872]
  406e60:	ldrb	w10, [x9, #22]
  406e64:	tbnz	w10, #0, 406e6c <__fxstatat@plt+0x39fc>
  406e68:	b	406e70 <__fxstatat@plt+0x3a00>
  406e6c:	b	406ee0 <__fxstatat@plt+0x3a70>
  406e70:	bl	403380 <__errno_location@plt>
  406e74:	ldr	w8, [x0]
  406e78:	cmp	w8, #0x2
  406e7c:	b.eq	406ed8 <__fxstatat@plt+0x3a68>  // b.none
  406e80:	bl	403380 <__errno_location@plt>
  406e84:	ldr	w1, [x0]
  406e88:	ldr	x0, [x19, #1128]
  406e8c:	str	w1, [x19, #1028]
  406e90:	bl	4033f0 <gettext@plt>
  406e94:	ldr	x8, [x19, #1136]
  406e98:	ldr	x1, [x8, #904]
  406e9c:	mov	w9, #0x4                   	// #4
  406ea0:	str	x0, [x19, #1016]
  406ea4:	mov	w0, w9
  406ea8:	bl	414c80 <__fxstatat@plt+0x11810>
  406eac:	mov	w9, wzr
  406eb0:	str	x0, [x19, #1008]
  406eb4:	mov	w0, w9
  406eb8:	ldr	w1, [x19, #1028]
  406ebc:	ldr	x2, [x19, #1016]
  406ec0:	ldr	x3, [x19, #1008]
  406ec4:	bl	402c30 <error@plt>
  406ec8:	mov	w9, wzr
  406ecc:	and	w9, w9, #0x1
  406ed0:	sturb	w9, [x29, #-1]
  406ed4:	b	4093d0 <__fxstatat@plt+0x5f60>
  406ed8:	mov	w8, #0x1                   	// #1
  406edc:	sturb	w8, [x29, #-25]
  406ee0:	ldr	w8, [x19, #1880]
  406ee4:	cmp	w8, #0x11
  406ee8:	b.ne	407854 <__fxstatat@plt+0x43e4>  // b.any
  406eec:	mov	w8, #0x0                   	// #0
  406ef0:	strb	w8, [x19, #1863]
  406ef4:	ldr	x9, [x19, #1136]
  406ef8:	ldr	x10, [x9, #872]
  406efc:	ldr	w8, [x10, #8]
  406f00:	cmp	w8, #0x2
  406f04:	b.eq	406fac <__fxstatat@plt+0x3b3c>  // b.none
  406f08:	ldr	x8, [x19, #1136]
  406f0c:	ldr	x0, [x8, #912]
  406f10:	ldr	x2, [x8, #904]
  406f14:	ldr	x4, [x8, #872]
  406f18:	sub	x1, x29, #0xd8
  406f1c:	add	x3, x19, #0x788
  406f20:	add	x5, x19, #0x747
  406f24:	bl	409568 <__fxstatat@plt+0x60f8>
  406f28:	tbnz	w0, #0, 406fac <__fxstatat@plt+0x3b3c>
  406f2c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  406f30:	add	x0, x0, #0x52a
  406f34:	bl	4033f0 <gettext@plt>
  406f38:	ldr	x8, [x19, #1136]
  406f3c:	ldr	x2, [x8, #912]
  406f40:	mov	w9, wzr
  406f44:	str	x0, [x19, #1000]
  406f48:	mov	w0, w9
  406f4c:	mov	w10, #0x4                   	// #4
  406f50:	mov	w1, w10
  406f54:	str	w9, [x19, #996]
  406f58:	str	w10, [x19, #992]
  406f5c:	bl	414b90 <__fxstatat@plt+0x11720>
  406f60:	ldr	x8, [x19, #1136]
  406f64:	ldr	x2, [x8, #904]
  406f68:	mov	w9, #0x1                   	// #1
  406f6c:	str	x0, [x19, #984]
  406f70:	mov	w0, w9
  406f74:	ldr	w1, [x19, #992]
  406f78:	bl	414b90 <__fxstatat@plt+0x11720>
  406f7c:	ldr	w9, [x19, #996]
  406f80:	str	x0, [x19, #976]
  406f84:	mov	w0, w9
  406f88:	mov	w1, w9
  406f8c:	ldr	x2, [x19, #1000]
  406f90:	ldr	x3, [x19, #984]
  406f94:	ldr	x4, [x19, #976]
  406f98:	bl	402c30 <error@plt>
  406f9c:	mov	w9, wzr
  406fa0:	and	w9, w9, #0x1
  406fa4:	sturb	w9, [x29, #-1]
  406fa8:	b	4093d0 <__fxstatat@plt+0x5f60>
  406fac:	ldr	x8, [x19, #1136]
  406fb0:	ldr	x9, [x8, #872]
  406fb4:	ldrb	w10, [x9, #45]
  406fb8:	tbnz	w10, #0, 406fc0 <__fxstatat@plt+0x3b50>
  406fbc:	b	4070f4 <__fxstatat@plt+0x3c84>
  406fc0:	ldr	w8, [x19, #1924]
  406fc4:	and	w8, w8, #0xf000
  406fc8:	cmp	w8, #0x4, lsl #12
  406fcc:	b.eq	4070f4 <__fxstatat@plt+0x3c84>  // b.none
  406fd0:	ldr	x8, [x19, #1136]
  406fd4:	ldr	x9, [x8, #872]
  406fd8:	ldrb	w10, [x9, #31]
  406fdc:	mov	w11, #0x0                   	// #0
  406fe0:	str	w11, [x19, #972]
  406fe4:	tbnz	w10, #0, 406fec <__fxstatat@plt+0x3b7c>
  406fe8:	b	40702c <__fxstatat@plt+0x3bbc>
  406fec:	ldr	x8, [x19, #1136]
  406ff0:	ldr	x9, [x8, #872]
  406ff4:	ldrb	w10, [x9, #24]
  406ff8:	mov	w11, #0x0                   	// #0
  406ffc:	str	w11, [x19, #968]
  407000:	tbnz	w10, #0, 407008 <__fxstatat@plt+0x3b98>
  407004:	b	407020 <__fxstatat@plt+0x3bb0>
  407008:	ldr	x8, [x19, #1136]
  40700c:	ldr	x9, [x8, #584]
  407010:	ldr	x10, [x8, #712]
  407014:	cmp	x9, x10
  407018:	cset	w11, eq  // eq = none
  40701c:	str	w11, [x19, #968]
  407020:	ldr	w8, [x19, #968]
  407024:	eor	w8, w8, #0x1
  407028:	str	w8, [x19, #972]
  40702c:	ldr	w8, [x19, #972]
  407030:	mov	w9, #0x1                   	// #1
  407034:	mov	w10, wzr
  407038:	tst	w8, #0x1
  40703c:	csel	w8, w9, w10, ne  // ne = any
  407040:	str	w8, [x19, #1856]
  407044:	ldr	x11, [x19, #1136]
  407048:	ldr	x0, [x11, #904]
  40704c:	ldr	w3, [x19, #1856]
  407050:	add	x1, x19, #0x788
  407054:	sub	x2, x29, #0xd8
  407058:	str	w10, [x19, #964]
  40705c:	bl	4170f0 <__fxstatat@plt+0x13c80>
  407060:	ldr	w8, [x19, #964]
  407064:	cmp	w8, w0
  407068:	cset	w9, gt
  40706c:	tbnz	w9, #0, 4070f4 <__fxstatat@plt+0x3c84>
  407070:	ldr	x8, [x19, #1136]
  407074:	ldr	x9, [x8, #840]
  407078:	cbz	x9, 40708c <__fxstatat@plt+0x3c1c>
  40707c:	ldr	x8, [x19, #1136]
  407080:	ldr	x9, [x8, #840]
  407084:	mov	w10, #0x1                   	// #1
  407088:	strb	w10, [x9]
  40708c:	ldr	x8, [x19, #1136]
  407090:	ldr	x0, [x8, #904]
  407094:	ldr	x1, [x8, #720]
  407098:	ldr	x2, [x8, #712]
  40709c:	bl	40d414 <__fxstatat@plt+0x9fa4>
  4070a0:	ldr	x8, [x19, #1136]
  4070a4:	str	x0, [x8, #552]
  4070a8:	ldr	x9, [x8, #552]
  4070ac:	cbz	x9, 4070e4 <__fxstatat@plt+0x3c74>
  4070b0:	ldr	x8, [x19, #1136]
  4070b4:	ldr	x0, [x8, #552]
  4070b8:	ldr	x1, [x8, #904]
  4070bc:	ldr	x9, [x8, #872]
  4070c0:	ldrb	w10, [x9, #46]
  4070c4:	ldrb	w11, [x19, #1871]
  4070c8:	mov	w12, #0x1                   	// #1
  4070cc:	and	w2, w12, #0x1
  4070d0:	and	w3, w10, #0x1
  4070d4:	and	w4, w11, #0x1
  4070d8:	bl	409c6c <__fxstatat@plt+0x67fc>
  4070dc:	tbnz	w0, #0, 4070e4 <__fxstatat@plt+0x3c74>
  4070e0:	b	4092a8 <__fxstatat@plt+0x5e38>
  4070e4:	mov	w8, #0x1                   	// #1
  4070e8:	and	w8, w8, #0x1
  4070ec:	sturb	w8, [x29, #-1]
  4070f0:	b	4093d0 <__fxstatat@plt+0x5f60>
  4070f4:	ldr	x8, [x19, #1136]
  4070f8:	ldr	x9, [x8, #872]
  4070fc:	ldrb	w10, [x9, #24]
  407100:	tbnz	w10, #0, 407108 <__fxstatat@plt+0x3c98>
  407104:	b	407154 <__fxstatat@plt+0x3ce4>
  407108:	ldr	x8, [x19, #1136]
  40710c:	ldr	x0, [x8, #872]
  407110:	ldr	x1, [x8, #904]
  407114:	add	x2, x19, #0x788
  407118:	bl	409de0 <__fxstatat@plt+0x6970>
  40711c:	tbnz	w0, #0, 407124 <__fxstatat@plt+0x3cb4>
  407120:	b	407150 <__fxstatat@plt+0x3ce0>
  407124:	ldr	x8, [x19, #1136]
  407128:	ldr	x9, [x8, #840]
  40712c:	cbz	x9, 407140 <__fxstatat@plt+0x3cd0>
  407130:	ldr	x8, [x19, #1136]
  407134:	ldr	x9, [x8, #840]
  407138:	mov	w10, #0x1                   	// #1
  40713c:	strb	w10, [x9]
  407140:	mov	w8, #0x1                   	// #1
  407144:	and	w8, w8, #0x1
  407148:	sturb	w8, [x29, #-1]
  40714c:	b	4093d0 <__fxstatat@plt+0x5f60>
  407150:	b	4071b4 <__fxstatat@plt+0x3d44>
  407154:	ldr	w8, [x19, #1924]
  407158:	and	w8, w8, #0xf000
  40715c:	cmp	w8, #0x4, lsl #12
  407160:	b.eq	4071b4 <__fxstatat@plt+0x3d44>  // b.none
  407164:	ldr	x8, [x19, #1136]
  407168:	ldr	x9, [x8, #872]
  40716c:	ldr	w10, [x9, #8]
  407170:	cmp	w10, #0x2
  407174:	b.eq	4071a4 <__fxstatat@plt+0x3d34>  // b.none
  407178:	ldr	x8, [x19, #1136]
  40717c:	ldr	x9, [x8, #872]
  407180:	ldr	w10, [x9, #8]
  407184:	cmp	w10, #0x3
  407188:	b.ne	4071b4 <__fxstatat@plt+0x3d44>  // b.any
  40718c:	ldr	x8, [x19, #1136]
  407190:	ldr	x0, [x8, #872]
  407194:	ldr	x1, [x8, #904]
  407198:	add	x2, x19, #0x788
  40719c:	bl	409ed4 <__fxstatat@plt+0x6a64>
  4071a0:	tbnz	w0, #0, 4071b4 <__fxstatat@plt+0x3d44>
  4071a4:	mov	w8, #0x1                   	// #1
  4071a8:	and	w8, w8, #0x1
  4071ac:	sturb	w8, [x29, #-1]
  4071b0:	b	4093d0 <__fxstatat@plt+0x5f60>
  4071b4:	ldrb	w8, [x19, #1863]
  4071b8:	tbnz	w8, #0, 4071c0 <__fxstatat@plt+0x3d50>
  4071bc:	b	4071d0 <__fxstatat@plt+0x3d60>
  4071c0:	mov	w8, #0x1                   	// #1
  4071c4:	and	w8, w8, #0x1
  4071c8:	sturb	w8, [x29, #-1]
  4071cc:	b	4093d0 <__fxstatat@plt+0x5f60>
  4071d0:	ldr	w8, [x19, #1944]
  4071d4:	and	w8, w8, #0xf000
  4071d8:	cmp	w8, #0x4, lsl #12
  4071dc:	b.eq	407358 <__fxstatat@plt+0x3ee8>  // b.none
  4071e0:	ldr	w8, [x19, #1924]
  4071e4:	and	w8, w8, #0xf000
  4071e8:	cmp	w8, #0x4, lsl #12
  4071ec:	b.ne	407298 <__fxstatat@plt+0x3e28>  // b.any
  4071f0:	ldr	x8, [x19, #1136]
  4071f4:	ldr	x9, [x8, #872]
  4071f8:	ldrb	w10, [x9, #24]
  4071fc:	tbnz	w10, #0, 407204 <__fxstatat@plt+0x3d94>
  407200:	b	407218 <__fxstatat@plt+0x3da8>
  407204:	ldr	x8, [x19, #1136]
  407208:	ldr	x9, [x8, #872]
  40720c:	ldr	w10, [x9]
  407210:	cbz	w10, 407218 <__fxstatat@plt+0x3da8>
  407214:	b	407298 <__fxstatat@plt+0x3e28>
  407218:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40721c:	add	x0, x0, #0x546
  407220:	bl	4033f0 <gettext@plt>
  407224:	ldr	x8, [x19, #1136]
  407228:	ldr	x2, [x8, #904]
  40722c:	mov	w9, wzr
  407230:	str	x0, [x19, #952]
  407234:	mov	w0, w9
  407238:	mov	w10, #0x4                   	// #4
  40723c:	mov	w1, w10
  407240:	str	w9, [x19, #948]
  407244:	str	w10, [x19, #944]
  407248:	bl	414b90 <__fxstatat@plt+0x11720>
  40724c:	ldr	x8, [x19, #1136]
  407250:	ldr	x2, [x8, #912]
  407254:	mov	w9, #0x1                   	// #1
  407258:	str	x0, [x19, #936]
  40725c:	mov	w0, w9
  407260:	ldr	w1, [x19, #944]
  407264:	bl	414b90 <__fxstatat@plt+0x11720>
  407268:	ldr	w9, [x19, #948]
  40726c:	str	x0, [x19, #928]
  407270:	mov	w0, w9
  407274:	mov	w1, w9
  407278:	ldr	x2, [x19, #952]
  40727c:	ldr	x3, [x19, #936]
  407280:	ldr	x4, [x19, #928]
  407284:	bl	402c30 <error@plt>
  407288:	mov	w9, wzr
  40728c:	and	w9, w9, #0x1
  407290:	sturb	w9, [x29, #-1]
  407294:	b	4093d0 <__fxstatat@plt+0x5f60>
  407298:	ldurb	w8, [x29, #-57]
  40729c:	tbnz	w8, #0, 4072a4 <__fxstatat@plt+0x3e34>
  4072a0:	b	407358 <__fxstatat@plt+0x3ee8>
  4072a4:	ldr	x8, [x19, #1136]
  4072a8:	ldr	x9, [x8, #872]
  4072ac:	ldr	w10, [x9]
  4072b0:	cmp	w10, #0x3
  4072b4:	b.eq	407358 <__fxstatat@plt+0x3ee8>  // b.none
  4072b8:	ldr	x8, [x19, #1136]
  4072bc:	ldr	x9, [x8, #872]
  4072c0:	ldr	x0, [x9, #64]
  4072c4:	ldr	x1, [x8, #904]
  4072c8:	add	x2, x19, #0x788
  4072cc:	bl	40f8a8 <__fxstatat@plt+0xc438>
  4072d0:	tbnz	w0, #0, 4072d8 <__fxstatat@plt+0x3e68>
  4072d4:	b	407358 <__fxstatat@plt+0x3ee8>
  4072d8:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  4072dc:	add	x0, x0, #0x57a
  4072e0:	bl	4033f0 <gettext@plt>
  4072e4:	ldr	x8, [x19, #1136]
  4072e8:	ldr	x2, [x8, #904]
  4072ec:	mov	w9, wzr
  4072f0:	str	x0, [x19, #920]
  4072f4:	mov	w0, w9
  4072f8:	mov	w10, #0x4                   	// #4
  4072fc:	mov	w1, w10
  407300:	str	w9, [x19, #916]
  407304:	str	w10, [x19, #912]
  407308:	bl	414b90 <__fxstatat@plt+0x11720>
  40730c:	ldr	x8, [x19, #1136]
  407310:	ldr	x2, [x8, #912]
  407314:	mov	w9, #0x1                   	// #1
  407318:	str	x0, [x19, #904]
  40731c:	mov	w0, w9
  407320:	ldr	w1, [x19, #912]
  407324:	bl	414b90 <__fxstatat@plt+0x11720>
  407328:	ldr	w9, [x19, #916]
  40732c:	str	x0, [x19, #896]
  407330:	mov	w0, w9
  407334:	mov	w1, w9
  407338:	ldr	x2, [x19, #920]
  40733c:	ldr	x3, [x19, #904]
  407340:	ldr	x4, [x19, #896]
  407344:	bl	402c30 <error@plt>
  407348:	mov	w9, wzr
  40734c:	and	w9, w9, #0x1
  407350:	sturb	w9, [x29, #-1]
  407354:	b	4093d0 <__fxstatat@plt+0x5f60>
  407358:	ldr	w8, [x19, #1924]
  40735c:	and	w8, w8, #0xf000
  407360:	cmp	w8, #0x4, lsl #12
  407364:	b.eq	4073f0 <__fxstatat@plt+0x3f80>  // b.none
  407368:	ldr	w8, [x19, #1944]
  40736c:	and	w8, w8, #0xf000
  407370:	cmp	w8, #0x4, lsl #12
  407374:	b.ne	4073f0 <__fxstatat@plt+0x3f80>  // b.any
  407378:	ldr	x8, [x19, #1136]
  40737c:	ldr	x9, [x8, #872]
  407380:	ldrb	w10, [x9, #24]
  407384:	tbnz	w10, #0, 40738c <__fxstatat@plt+0x3f1c>
  407388:	b	4073a0 <__fxstatat@plt+0x3f30>
  40738c:	ldr	x8, [x19, #1136]
  407390:	ldr	x9, [x8, #872]
  407394:	ldr	w10, [x9]
  407398:	cbz	w10, 4073a0 <__fxstatat@plt+0x3f30>
  40739c:	b	4073f0 <__fxstatat@plt+0x3f80>
  4073a0:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  4073a4:	add	x0, x0, #0x5a5
  4073a8:	bl	4033f0 <gettext@plt>
  4073ac:	ldr	x8, [x19, #1136]
  4073b0:	ldr	x1, [x8, #904]
  4073b4:	mov	w9, #0x4                   	// #4
  4073b8:	str	x0, [x19, #888]
  4073bc:	mov	w0, w9
  4073c0:	bl	414c80 <__fxstatat@plt+0x11810>
  4073c4:	mov	w9, wzr
  4073c8:	str	x0, [x19, #880]
  4073cc:	mov	w0, w9
  4073d0:	mov	w1, w9
  4073d4:	ldr	x2, [x19, #888]
  4073d8:	ldr	x3, [x19, #880]
  4073dc:	bl	402c30 <error@plt>
  4073e0:	mov	w9, wzr
  4073e4:	and	w9, w9, #0x1
  4073e8:	sturb	w9, [x29, #-1]
  4073ec:	b	4093d0 <__fxstatat@plt+0x5f60>
  4073f0:	ldr	x8, [x19, #1136]
  4073f4:	ldr	x9, [x8, #872]
  4073f8:	ldrb	w10, [x9, #24]
  4073fc:	tbnz	w10, #0, 407404 <__fxstatat@plt+0x3f94>
  407400:	b	4074b4 <__fxstatat@plt+0x4044>
  407404:	ldur	w8, [x29, #-200]
  407408:	and	w8, w8, #0xf000
  40740c:	cmp	w8, #0x4, lsl #12
  407410:	b.ne	4074b4 <__fxstatat@plt+0x4044>  // b.any
  407414:	ldr	w8, [x19, #1944]
  407418:	and	w8, w8, #0xf000
  40741c:	cmp	w8, #0x4, lsl #12
  407420:	b.eq	4074b4 <__fxstatat@plt+0x4044>  // b.none
  407424:	ldr	x8, [x19, #1136]
  407428:	ldr	x9, [x8, #872]
  40742c:	ldr	w10, [x9]
  407430:	cbnz	w10, 4074b4 <__fxstatat@plt+0x4044>
  407434:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  407438:	add	x0, x0, #0x5d6
  40743c:	bl	4033f0 <gettext@plt>
  407440:	ldr	x8, [x19, #1136]
  407444:	ldr	x2, [x8, #912]
  407448:	mov	w9, wzr
  40744c:	str	x0, [x19, #872]
  407450:	mov	w0, w9
  407454:	mov	w10, #0x3                   	// #3
  407458:	mov	w1, w10
  40745c:	str	w9, [x19, #868]
  407460:	str	w10, [x19, #864]
  407464:	bl	414dfc <__fxstatat@plt+0x1198c>
  407468:	ldr	x8, [x19, #1136]
  40746c:	ldr	x2, [x8, #904]
  407470:	ldr	w9, [x19, #868]
  407474:	str	x0, [x19, #856]
  407478:	mov	w0, w9
  40747c:	ldr	w1, [x19, #864]
  407480:	bl	414dfc <__fxstatat@plt+0x1198c>
  407484:	ldr	w9, [x19, #868]
  407488:	str	x0, [x19, #848]
  40748c:	mov	w0, w9
  407490:	mov	w1, w9
  407494:	ldr	x2, [x19, #872]
  407498:	ldr	x3, [x19, #856]
  40749c:	ldr	x4, [x19, #848]
  4074a0:	bl	402c30 <error@plt>
  4074a4:	mov	w9, wzr
  4074a8:	and	w9, w9, #0x1
  4074ac:	sturb	w9, [x29, #-1]
  4074b0:	b	4093d0 <__fxstatat@plt+0x5f60>
  4074b4:	ldr	x8, [x19, #1136]
  4074b8:	ldr	x9, [x8, #872]
  4074bc:	ldr	w10, [x9]
  4074c0:	cbz	w10, 40770c <__fxstatat@plt+0x429c>
  4074c4:	ldr	x8, [x19, #1136]
  4074c8:	ldr	x0, [x8, #912]
  4074cc:	bl	40f538 <__fxstatat@plt+0xc0c8>
  4074d0:	ldr	x8, [x19, #1136]
  4074d4:	str	x0, [x8, #504]
  4074d8:	bl	40a054 <__fxstatat@plt+0x6be4>
  4074dc:	tbnz	w0, #0, 40770c <__fxstatat@plt+0x429c>
  4074e0:	ldr	x8, [x19, #1136]
  4074e4:	ldr	x9, [x8, #872]
  4074e8:	ldrb	w10, [x9, #24]
  4074ec:	tbnz	w10, #0, 407500 <__fxstatat@plt+0x4090>
  4074f0:	ldr	w8, [x19, #1944]
  4074f4:	and	w8, w8, #0xf000
  4074f8:	cmp	w8, #0x4, lsl #12
  4074fc:	b.eq	40770c <__fxstatat@plt+0x429c>  // b.none
  407500:	ldr	x8, [x19, #1136]
  407504:	ldr	x9, [x8, #872]
  407508:	ldr	w10, [x9]
  40750c:	cmp	w10, #0x3
  407510:	b.eq	4075ec <__fxstatat@plt+0x417c>  // b.none
  407514:	ldr	x8, [x19, #1136]
  407518:	ldr	x0, [x8, #504]
  40751c:	ldr	x2, [x8, #904]
  407520:	sub	x1, x29, #0xd8
  407524:	bl	40a0e8 <__fxstatat@plt+0x6c78>
  407528:	tbnz	w0, #0, 407530 <__fxstatat@plt+0x40c0>
  40752c:	b	4075ec <__fxstatat@plt+0x417c>
  407530:	ldr	x8, [x19, #1136]
  407534:	ldr	x9, [x8, #872]
  407538:	ldrb	w10, [x9, #24]
  40753c:	tbnz	w10, #0, 407544 <__fxstatat@plt+0x40d4>
  407540:	b	407558 <__fxstatat@plt+0x40e8>
  407544:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  407548:	add	x0, x0, #0x609
  40754c:	bl	4033f0 <gettext@plt>
  407550:	str	x0, [x19, #840]
  407554:	b	407568 <__fxstatat@plt+0x40f8>
  407558:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40755c:	add	x0, x0, #0x63b
  407560:	bl	4033f0 <gettext@plt>
  407564:	str	x0, [x19, #840]
  407568:	ldr	x8, [x19, #840]
  40756c:	ldr	x9, [x19, #1136]
  407570:	str	x8, [x9, #496]
  407574:	ldr	x2, [x9, #496]
  407578:	ldr	x8, [x9, #904]
  40757c:	mov	w10, wzr
  407580:	mov	w0, w10
  407584:	mov	w11, #0x4                   	// #4
  407588:	mov	w1, w11
  40758c:	str	x2, [x19, #832]
  407590:	mov	x2, x8
  407594:	str	w10, [x19, #828]
  407598:	str	w11, [x19, #824]
  40759c:	bl	414b90 <__fxstatat@plt+0x11720>
  4075a0:	ldr	x8, [x19, #1136]
  4075a4:	ldr	x2, [x8, #912]
  4075a8:	mov	w10, #0x1                   	// #1
  4075ac:	str	x0, [x19, #816]
  4075b0:	mov	w0, w10
  4075b4:	ldr	w1, [x19, #824]
  4075b8:	bl	414b90 <__fxstatat@plt+0x11720>
  4075bc:	ldr	w10, [x19, #828]
  4075c0:	str	x0, [x19, #808]
  4075c4:	mov	w0, w10
  4075c8:	mov	w1, w10
  4075cc:	ldr	x2, [x19, #832]
  4075d0:	ldr	x3, [x19, #816]
  4075d4:	ldr	x4, [x19, #808]
  4075d8:	bl	402c30 <error@plt>
  4075dc:	mov	w10, wzr
  4075e0:	and	w10, w10, #0x1
  4075e4:	sturb	w10, [x29, #-1]
  4075e8:	b	4093d0 <__fxstatat@plt+0x5f60>
  4075ec:	ldr	x8, [x19, #1136]
  4075f0:	ldr	x1, [x8, #904]
  4075f4:	ldr	x9, [x8, #872]
  4075f8:	ldr	w2, [x9]
  4075fc:	mov	w0, #0xffffff9c            	// #-100
  407600:	bl	40ee24 <__fxstatat@plt+0xb9b4>
  407604:	ldr	x8, [x19, #1136]
  407608:	str	x0, [x8, #488]
  40760c:	ldr	x9, [x8, #488]
  407610:	cbz	x9, 407694 <__fxstatat@plt+0x4224>
  407614:	ldr	x8, [x19, #1136]
  407618:	ldr	x9, [x8, #488]
  40761c:	str	x9, [x8, #480]
  407620:	ldr	x0, [x8, #480]
  407624:	bl	402be0 <strlen@plt>
  407628:	mov	x8, #0x1                   	// #1
  40762c:	add	x9, x0, #0x1
  407630:	ldr	x10, [x19, #1136]
  407634:	str	x9, [x10, #472]
  407638:	ldr	x9, [x10, #472]
  40763c:	mul	x8, x9, x8
  407640:	add	x8, x8, #0xf
  407644:	and	x8, x8, #0xfffffffffffffff0
  407648:	mov	x9, sp
  40764c:	subs	x8, x9, x8
  407650:	mov	sp, x8
  407654:	str	x8, [x10, #464]
  407658:	ldr	x8, [x10, #464]
  40765c:	ldr	x1, [x10, #480]
  407660:	ldr	x2, [x10, #472]
  407664:	mov	x0, x8
  407668:	str	x8, [x19, #800]
  40766c:	bl	402bb0 <memcpy@plt>
  407670:	ldr	x8, [x19, #800]
  407674:	ldr	x9, [x19, #1136]
  407678:	str	x8, [x9, #456]
  40767c:	ldr	x10, [x9, #456]
  407680:	str	x10, [x9, #544]
  407684:	ldr	x8, [x19, #1136]
  407688:	ldr	x0, [x8, #488]
  40768c:	bl	403140 <free@plt>
  407690:	b	407700 <__fxstatat@plt+0x4290>
  407694:	bl	403380 <__errno_location@plt>
  407698:	ldr	w8, [x0]
  40769c:	cmp	w8, #0x2
  4076a0:	b.eq	407700 <__fxstatat@plt+0x4290>  // b.none
  4076a4:	bl	403380 <__errno_location@plt>
  4076a8:	ldr	w1, [x0]
  4076ac:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  4076b0:	add	x0, x0, #0x66e
  4076b4:	str	w1, [x19, #796]
  4076b8:	bl	4033f0 <gettext@plt>
  4076bc:	ldr	x8, [x19, #1136]
  4076c0:	ldr	x1, [x8, #904]
  4076c4:	mov	w9, #0x4                   	// #4
  4076c8:	str	x0, [x19, #784]
  4076cc:	mov	w0, w9
  4076d0:	bl	414c80 <__fxstatat@plt+0x11810>
  4076d4:	mov	w9, wzr
  4076d8:	str	x0, [x19, #776]
  4076dc:	mov	w0, w9
  4076e0:	ldr	w1, [x19, #796]
  4076e4:	ldr	x2, [x19, #784]
  4076e8:	ldr	x3, [x19, #776]
  4076ec:	bl	402c30 <error@plt>
  4076f0:	mov	w9, wzr
  4076f4:	and	w9, w9, #0x1
  4076f8:	sturb	w9, [x29, #-1]
  4076fc:	b	4093d0 <__fxstatat@plt+0x5f60>
  407700:	mov	w8, #0x1                   	// #1
  407704:	sturb	w8, [x29, #-25]
  407708:	b	407854 <__fxstatat@plt+0x43e4>
  40770c:	ldr	w8, [x19, #1944]
  407710:	and	w8, w8, #0xf000
  407714:	cmp	w8, #0x4, lsl #12
  407718:	b.eq	407854 <__fxstatat@plt+0x43e4>  // b.none
  40771c:	ldr	x8, [x19, #1136]
  407720:	ldr	x9, [x8, #872]
  407724:	ldrb	w10, [x9, #24]
  407728:	tbnz	w10, #0, 407854 <__fxstatat@plt+0x43e4>
  40772c:	ldr	x8, [x19, #1136]
  407730:	ldr	x9, [x8, #872]
  407734:	ldrb	w10, [x9, #21]
  407738:	tbnz	w10, #0, 407784 <__fxstatat@plt+0x4314>
  40773c:	ldr	x8, [x19, #1136]
  407740:	ldr	x9, [x8, #872]
  407744:	ldrb	w10, [x9, #34]
  407748:	tbnz	w10, #0, 407750 <__fxstatat@plt+0x42e0>
  40774c:	b	407760 <__fxstatat@plt+0x42f0>
  407750:	ldr	w8, [x19, #1948]
  407754:	mov	w9, #0x1                   	// #1
  407758:	cmp	w9, w8
  40775c:	b.cc	407784 <__fxstatat@plt+0x4314>  // b.lo, b.ul, b.last
  407760:	ldr	x8, [x19, #1136]
  407764:	ldr	x9, [x8, #872]
  407768:	ldr	w10, [x9, #4]
  40776c:	cmp	w10, #0x2
  407770:	b.ne	407854 <__fxstatat@plt+0x43e4>  // b.any
  407774:	ldur	w8, [x29, #-200]
  407778:	and	w8, w8, #0xf000
  40777c:	cmp	w8, #0x8, lsl #12
  407780:	b.eq	407854 <__fxstatat@plt+0x43e4>  // b.none
  407784:	ldr	x8, [x19, #1136]
  407788:	ldr	x0, [x8, #904]
  40778c:	bl	4033e0 <unlink@plt>
  407790:	cbz	w0, 407800 <__fxstatat@plt+0x4390>
  407794:	bl	403380 <__errno_location@plt>
  407798:	ldr	w8, [x0]
  40779c:	cmp	w8, #0x2
  4077a0:	b.eq	407800 <__fxstatat@plt+0x4390>  // b.none
  4077a4:	bl	403380 <__errno_location@plt>
  4077a8:	ldr	w1, [x0]
  4077ac:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  4077b0:	add	x0, x0, #0x67f
  4077b4:	str	w1, [x19, #772]
  4077b8:	bl	4033f0 <gettext@plt>
  4077bc:	ldr	x8, [x19, #1136]
  4077c0:	ldr	x1, [x8, #904]
  4077c4:	mov	w9, #0x4                   	// #4
  4077c8:	str	x0, [x19, #760]
  4077cc:	mov	w0, w9
  4077d0:	bl	414c80 <__fxstatat@plt+0x11810>
  4077d4:	mov	w9, wzr
  4077d8:	str	x0, [x19, #752]
  4077dc:	mov	w0, w9
  4077e0:	ldr	w1, [x19, #772]
  4077e4:	ldr	x2, [x19, #760]
  4077e8:	ldr	x3, [x19, #752]
  4077ec:	bl	402c30 <error@plt>
  4077f0:	mov	w9, wzr
  4077f4:	and	w9, w9, #0x1
  4077f8:	sturb	w9, [x29, #-1]
  4077fc:	b	4093d0 <__fxstatat@plt+0x5f60>
  407800:	mov	w8, #0x1                   	// #1
  407804:	sturb	w8, [x29, #-25]
  407808:	ldr	x9, [x19, #1136]
  40780c:	ldr	x10, [x9, #872]
  407810:	ldrb	w8, [x10, #46]
  407814:	tbnz	w8, #0, 40781c <__fxstatat@plt+0x43ac>
  407818:	b	407854 <__fxstatat@plt+0x43e4>
  40781c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  407820:	add	x0, x0, #0x690
  407824:	bl	4033f0 <gettext@plt>
  407828:	ldr	x8, [x19, #1136]
  40782c:	ldr	x1, [x8, #904]
  407830:	mov	w9, #0x4                   	// #4
  407834:	str	x0, [x19, #744]
  407838:	mov	w0, w9
  40783c:	bl	414c80 <__fxstatat@plt+0x11810>
  407840:	ldr	x1, [x19, #744]
  407844:	str	x0, [x19, #736]
  407848:	mov	x0, x1
  40784c:	ldr	x1, [x19, #736]
  407850:	bl	403360 <printf@plt>
  407854:	ldurb	w8, [x29, #-57]
  407858:	tbnz	w8, #0, 407860 <__fxstatat@plt+0x43f0>
  40785c:	b	4079a4 <__fxstatat@plt+0x4534>
  407860:	ldr	x8, [x19, #1136]
  407864:	ldr	x9, [x8, #872]
  407868:	ldr	x9, [x9, #64]
  40786c:	cbz	x9, 4079a4 <__fxstatat@plt+0x4534>
  407870:	ldr	x8, [x19, #1136]
  407874:	ldr	x9, [x8, #872]
  407878:	ldrb	w10, [x9, #24]
  40787c:	tbnz	w10, #0, 4079a4 <__fxstatat@plt+0x4534>
  407880:	ldr	x8, [x19, #1136]
  407884:	ldr	x9, [x8, #872]
  407888:	ldr	w10, [x9]
  40788c:	cbnz	w10, 4079a4 <__fxstatat@plt+0x4534>
  407890:	mov	w8, #0x1                   	// #1
  407894:	strb	w8, [x19, #1799]
  407898:	ldrb	w8, [x19, #1884]
  40789c:	tbnz	w8, #0, 4078a4 <__fxstatat@plt+0x4434>
  4078a0:	b	4078b4 <__fxstatat@plt+0x4444>
  4078a4:	add	x8, x19, #0x788
  4078a8:	ldr	x9, [x19, #1136]
  4078ac:	str	x8, [x9, #312]
  4078b0:	b	4078e0 <__fxstatat@plt+0x4470>
  4078b4:	ldr	x8, [x19, #1136]
  4078b8:	ldr	x0, [x8, #904]
  4078bc:	add	x1, x19, #0x680
  4078c0:	bl	41dc88 <__fxstatat@plt+0x1a818>
  4078c4:	cbnz	w0, 4078d8 <__fxstatat@plt+0x4468>
  4078c8:	add	x8, x19, #0x680
  4078cc:	ldr	x9, [x19, #1136]
  4078d0:	str	x8, [x9, #312]
  4078d4:	b	4078e0 <__fxstatat@plt+0x4470>
  4078d8:	mov	w8, #0x0                   	// #0
  4078dc:	strb	w8, [x19, #1799]
  4078e0:	ldrb	w8, [x19, #1799]
  4078e4:	tbnz	w8, #0, 4078ec <__fxstatat@plt+0x447c>
  4078e8:	b	4079a4 <__fxstatat@plt+0x4534>
  4078ec:	ldr	x8, [x19, #1136]
  4078f0:	ldr	x9, [x8, #312]
  4078f4:	ldr	w10, [x9, #16]
  4078f8:	and	w10, w10, #0xf000
  4078fc:	cmp	w10, #0xa, lsl #12
  407900:	b.ne	4079a4 <__fxstatat@plt+0x4534>  // b.any
  407904:	ldr	x8, [x19, #1136]
  407908:	ldr	x9, [x8, #872]
  40790c:	ldr	x0, [x9, #64]
  407910:	ldr	x1, [x8, #904]
  407914:	ldr	x2, [x8, #312]
  407918:	bl	40f8a8 <__fxstatat@plt+0xc438>
  40791c:	tbnz	w0, #0, 407924 <__fxstatat@plt+0x44b4>
  407920:	b	4079a4 <__fxstatat@plt+0x4534>
  407924:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  407928:	add	x0, x0, #0x69c
  40792c:	bl	4033f0 <gettext@plt>
  407930:	ldr	x8, [x19, #1136]
  407934:	ldr	x2, [x8, #912]
  407938:	mov	w9, wzr
  40793c:	str	x0, [x19, #728]
  407940:	mov	w0, w9
  407944:	mov	w10, #0x4                   	// #4
  407948:	mov	w1, w10
  40794c:	str	w9, [x19, #724]
  407950:	str	w10, [x19, #720]
  407954:	bl	414b90 <__fxstatat@plt+0x11720>
  407958:	ldr	x8, [x19, #1136]
  40795c:	ldr	x2, [x8, #904]
  407960:	mov	w9, #0x1                   	// #1
  407964:	str	x0, [x19, #712]
  407968:	mov	w0, w9
  40796c:	ldr	w1, [x19, #720]
  407970:	bl	414b90 <__fxstatat@plt+0x11720>
  407974:	ldr	w9, [x19, #724]
  407978:	str	x0, [x19, #704]
  40797c:	mov	w0, w9
  407980:	mov	w1, w9
  407984:	ldr	x2, [x19, #728]
  407988:	ldr	x3, [x19, #712]
  40798c:	ldr	x4, [x19, #704]
  407990:	bl	402c30 <error@plt>
  407994:	mov	w9, wzr
  407998:	and	w9, w9, #0x1
  40799c:	sturb	w9, [x29, #-1]
  4079a0:	b	4093d0 <__fxstatat@plt+0x5f60>
  4079a4:	ldr	x8, [x19, #1136]
  4079a8:	ldr	x9, [x8, #872]
  4079ac:	ldrb	w10, [x9, #46]
  4079b0:	tbnz	w10, #0, 4079b8 <__fxstatat@plt+0x4548>
  4079b4:	b	4079ec <__fxstatat@plt+0x457c>
  4079b8:	ldr	x8, [x19, #1136]
  4079bc:	ldr	x9, [x8, #872]
  4079c0:	ldrb	w10, [x9, #24]
  4079c4:	tbnz	w10, #0, 4079ec <__fxstatat@plt+0x457c>
  4079c8:	ldr	w8, [x19, #1924]
  4079cc:	and	w8, w8, #0xf000
  4079d0:	cmp	w8, #0x4, lsl #12
  4079d4:	b.eq	4079ec <__fxstatat@plt+0x457c>  // b.none
  4079d8:	ldr	x8, [x19, #1136]
  4079dc:	ldr	x0, [x8, #912]
  4079e0:	ldr	x1, [x8, #904]
  4079e4:	ldr	x2, [x8, #544]
  4079e8:	bl	40a2c0 <__fxstatat@plt+0x6e50>
  4079ec:	ldr	w8, [x19, #1880]
  4079f0:	cbnz	w8, 407a04 <__fxstatat@plt+0x4594>
  4079f4:	mov	x8, xzr
  4079f8:	ldr	x9, [x19, #1136]
  4079fc:	str	x8, [x9, #552]
  407a00:	b	407b30 <__fxstatat@plt+0x46c0>
  407a04:	ldr	x8, [x19, #1136]
  407a08:	ldr	x9, [x8, #872]
  407a0c:	ldrb	w10, [x9, #42]
  407a10:	tbnz	w10, #0, 407a18 <__fxstatat@plt+0x45a8>
  407a14:	b	407a70 <__fxstatat@plt+0x4600>
  407a18:	ldr	w8, [x19, #1924]
  407a1c:	and	w8, w8, #0xf000
  407a20:	cmp	w8, #0x4, lsl #12
  407a24:	b.ne	407a70 <__fxstatat@plt+0x4600>  // b.any
  407a28:	ldurb	w8, [x29, #-57]
  407a2c:	tbnz	w8, #0, 407a34 <__fxstatat@plt+0x45c4>
  407a30:	b	407a54 <__fxstatat@plt+0x45e4>
  407a34:	ldr	x8, [x19, #1136]
  407a38:	ldr	x0, [x8, #904]
  407a3c:	ldr	x1, [x8, #720]
  407a40:	ldr	x2, [x8, #712]
  407a44:	bl	40d414 <__fxstatat@plt+0x9fa4>
  407a48:	ldr	x8, [x19, #1136]
  407a4c:	str	x0, [x8, #552]
  407a50:	b	407a6c <__fxstatat@plt+0x45fc>
  407a54:	ldr	x8, [x19, #1136]
  407a58:	ldr	x0, [x8, #720]
  407a5c:	ldr	x1, [x8, #712]
  407a60:	bl	40d3a0 <__fxstatat@plt+0x9f30>
  407a64:	ldr	x8, [x19, #1136]
  407a68:	str	x0, [x8, #552]
  407a6c:	b	407b30 <__fxstatat@plt+0x46c0>
  407a70:	ldr	x8, [x19, #1136]
  407a74:	ldr	x9, [x8, #872]
  407a78:	ldrb	w10, [x9, #24]
  407a7c:	tbnz	w10, #0, 407a84 <__fxstatat@plt+0x4614>
  407a80:	b	407aac <__fxstatat@plt+0x463c>
  407a84:	ldur	w8, [x29, #-196]
  407a88:	cmp	w8, #0x1
  407a8c:	b.ne	407aac <__fxstatat@plt+0x463c>  // b.any
  407a90:	ldr	x8, [x19, #1136]
  407a94:	ldr	x0, [x8, #720]
  407a98:	ldr	x1, [x8, #712]
  407a9c:	bl	40d3a0 <__fxstatat@plt+0x9f30>
  407aa0:	ldr	x8, [x19, #1136]
  407aa4:	str	x0, [x8, #552]
  407aa8:	b	407b30 <__fxstatat@plt+0x46c0>
  407aac:	ldr	x8, [x19, #1136]
  407ab0:	ldr	x9, [x8, #872]
  407ab4:	ldrb	w10, [x9, #34]
  407ab8:	tbnz	w10, #0, 407ac0 <__fxstatat@plt+0x4650>
  407abc:	b	407b30 <__fxstatat@plt+0x46c0>
  407ac0:	ldr	x8, [x19, #1136]
  407ac4:	ldr	x9, [x8, #872]
  407ac8:	ldrb	w10, [x9, #23]
  407acc:	tbnz	w10, #0, 407b30 <__fxstatat@plt+0x46c0>
  407ad0:	ldur	w8, [x29, #-196]
  407ad4:	mov	w9, #0x1                   	// #1
  407ad8:	cmp	w9, w8
  407adc:	b.cc	407b14 <__fxstatat@plt+0x46a4>  // b.lo, b.ul, b.last
  407ae0:	ldurb	w8, [x29, #-57]
  407ae4:	tbnz	w8, #0, 407aec <__fxstatat@plt+0x467c>
  407ae8:	b	407b00 <__fxstatat@plt+0x4690>
  407aec:	ldr	x8, [x19, #1136]
  407af0:	ldr	x9, [x8, #872]
  407af4:	ldr	w10, [x9, #4]
  407af8:	cmp	w10, #0x3
  407afc:	b.eq	407b14 <__fxstatat@plt+0x46a4>  // b.none
  407b00:	ldr	x8, [x19, #1136]
  407b04:	ldr	x9, [x8, #872]
  407b08:	ldr	w10, [x9, #4]
  407b0c:	cmp	w10, #0x4
  407b10:	b.ne	407b30 <__fxstatat@plt+0x46c0>  // b.any
  407b14:	ldr	x8, [x19, #1136]
  407b18:	ldr	x0, [x8, #904]
  407b1c:	ldr	x1, [x8, #720]
  407b20:	ldr	x2, [x8, #712]
  407b24:	bl	40d414 <__fxstatat@plt+0x9fa4>
  407b28:	ldr	x8, [x19, #1136]
  407b2c:	str	x0, [x8, #552]
  407b30:	ldr	x8, [x19, #1136]
  407b34:	ldr	x9, [x8, #552]
  407b38:	cbz	x9, 407d78 <__fxstatat@plt+0x4908>
  407b3c:	ldr	w8, [x19, #1924]
  407b40:	and	w8, w8, #0xf000
  407b44:	cmp	w8, #0x4, lsl #12
  407b48:	b.ne	407d34 <__fxstatat@plt+0x48c4>  // b.any
  407b4c:	ldr	x8, [x19, #1136]
  407b50:	ldr	x0, [x8, #912]
  407b54:	ldr	x1, [x8, #552]
  407b58:	bl	4156fc <__fxstatat@plt+0x1228c>
  407b5c:	tbnz	w0, #0, 407b64 <__fxstatat@plt+0x46f4>
  407b60:	b	407bec <__fxstatat@plt+0x477c>
  407b64:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  407b68:	add	x0, x0, #0x6cd
  407b6c:	bl	4033f0 <gettext@plt>
  407b70:	ldr	x8, [x19, #1120]
  407b74:	ldr	x2, [x8]
  407b78:	mov	w9, wzr
  407b7c:	str	x0, [x19, #696]
  407b80:	mov	w0, w9
  407b84:	mov	w10, #0x4                   	// #4
  407b88:	mov	w1, w10
  407b8c:	str	w9, [x19, #692]
  407b90:	str	w10, [x19, #688]
  407b94:	bl	414b90 <__fxstatat@plt+0x11720>
  407b98:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  407b9c:	add	x8, x8, #0x590
  407ba0:	ldr	x2, [x8]
  407ba4:	mov	w9, #0x1                   	// #1
  407ba8:	str	x0, [x19, #680]
  407bac:	mov	w0, w9
  407bb0:	ldr	w1, [x19, #688]
  407bb4:	bl	414b90 <__fxstatat@plt+0x11720>
  407bb8:	ldr	w9, [x19, #692]
  407bbc:	str	x0, [x19, #672]
  407bc0:	mov	w0, w9
  407bc4:	mov	w1, w9
  407bc8:	ldr	x2, [x19, #696]
  407bcc:	ldr	x3, [x19, #680]
  407bd0:	ldr	x4, [x19, #672]
  407bd4:	bl	402c30 <error@plt>
  407bd8:	ldr	x8, [x19, #1136]
  407bdc:	ldr	x11, [x8, #848]
  407be0:	mov	w9, #0x1                   	// #1
  407be4:	strb	w9, [x11]
  407be8:	b	4092a8 <__fxstatat@plt+0x5e38>
  407bec:	ldr	x8, [x19, #1136]
  407bf0:	ldr	x0, [x8, #904]
  407bf4:	ldr	x1, [x8, #552]
  407bf8:	bl	4156fc <__fxstatat@plt+0x1228c>
  407bfc:	tbnz	w0, #0, 407c04 <__fxstatat@plt+0x4794>
  407c00:	b	407c84 <__fxstatat@plt+0x4814>
  407c04:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  407c08:	add	x0, x0, #0x6fa
  407c0c:	bl	4033f0 <gettext@plt>
  407c10:	ldr	x8, [x19, #1120]
  407c14:	ldr	x1, [x8]
  407c18:	mov	w9, #0x4                   	// #4
  407c1c:	str	x0, [x19, #664]
  407c20:	mov	w0, w9
  407c24:	bl	414c80 <__fxstatat@plt+0x11810>
  407c28:	mov	w9, wzr
  407c2c:	str	x0, [x19, #656]
  407c30:	mov	w0, w9
  407c34:	mov	w1, w9
  407c38:	ldr	x2, [x19, #664]
  407c3c:	ldr	x3, [x19, #656]
  407c40:	bl	402c30 <error@plt>
  407c44:	ldr	x8, [x19, #1136]
  407c48:	ldr	x10, [x8, #872]
  407c4c:	ldrb	w9, [x10, #24]
  407c50:	tbnz	w9, #0, 407c58 <__fxstatat@plt+0x47e8>
  407c54:	b	407c74 <__fxstatat@plt+0x4804>
  407c58:	ldr	x8, [x19, #1136]
  407c5c:	ldr	x9, [x8, #840]
  407c60:	cbz	x9, 407c74 <__fxstatat@plt+0x4804>
  407c64:	ldr	x8, [x19, #1136]
  407c68:	ldr	x9, [x8, #840]
  407c6c:	mov	w10, #0x1                   	// #1
  407c70:	strb	w10, [x9]
  407c74:	mov	w8, #0x1                   	// #1
  407c78:	and	w8, w8, #0x1
  407c7c:	sturb	w8, [x29, #-1]
  407c80:	b	4093d0 <__fxstatat@plt+0x5f60>
  407c84:	ldr	x8, [x19, #1136]
  407c88:	ldr	x9, [x8, #872]
  407c8c:	ldr	w10, [x9, #4]
  407c90:	cmp	w10, #0x4
  407c94:	b.eq	407cb8 <__fxstatat@plt+0x4848>  // b.none
  407c98:	ldurb	w8, [x29, #-57]
  407c9c:	tbnz	w8, #0, 407ca4 <__fxstatat@plt+0x4834>
  407ca0:	b	407cbc <__fxstatat@plt+0x484c>
  407ca4:	ldr	x8, [x19, #1136]
  407ca8:	ldr	x9, [x8, #872]
  407cac:	ldr	w10, [x9, #4]
  407cb0:	cmp	w10, #0x3
  407cb4:	b.ne	407cbc <__fxstatat@plt+0x484c>  // b.any
  407cb8:	b	407d30 <__fxstatat@plt+0x48c0>
  407cbc:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  407cc0:	add	x0, x0, #0x730
  407cc4:	bl	4033f0 <gettext@plt>
  407cc8:	ldr	x8, [x19, #1136]
  407ccc:	ldr	x2, [x8, #904]
  407cd0:	mov	w9, wzr
  407cd4:	str	x0, [x19, #648]
  407cd8:	mov	w0, w9
  407cdc:	mov	w10, #0x4                   	// #4
  407ce0:	mov	w1, w10
  407ce4:	str	w9, [x19, #644]
  407ce8:	str	w10, [x19, #640]
  407cec:	bl	414b90 <__fxstatat@plt+0x11720>
  407cf0:	ldr	x8, [x19, #1136]
  407cf4:	ldr	x2, [x8, #552]
  407cf8:	mov	w9, #0x1                   	// #1
  407cfc:	str	x0, [x19, #632]
  407d00:	mov	w0, w9
  407d04:	ldr	w1, [x19, #640]
  407d08:	bl	414b90 <__fxstatat@plt+0x11720>
  407d0c:	ldr	w9, [x19, #644]
  407d10:	str	x0, [x19, #624]
  407d14:	mov	w0, w9
  407d18:	mov	w1, w9
  407d1c:	ldr	x2, [x19, #648]
  407d20:	ldr	x3, [x19, #632]
  407d24:	ldr	x4, [x19, #624]
  407d28:	bl	402c30 <error@plt>
  407d2c:	b	4092a8 <__fxstatat@plt+0x5e38>
  407d30:	b	407d78 <__fxstatat@plt+0x4908>
  407d34:	ldr	x8, [x19, #1136]
  407d38:	ldr	x0, [x8, #552]
  407d3c:	ldr	x1, [x8, #904]
  407d40:	ldr	x9, [x8, #872]
  407d44:	ldrb	w10, [x9, #46]
  407d48:	ldrb	w11, [x19, #1871]
  407d4c:	mov	w12, #0x1                   	// #1
  407d50:	and	w2, w12, #0x1
  407d54:	and	w3, w10, #0x1
  407d58:	and	w4, w11, #0x1
  407d5c:	bl	409c6c <__fxstatat@plt+0x67fc>
  407d60:	tbnz	w0, #0, 407d68 <__fxstatat@plt+0x48f8>
  407d64:	b	4092a8 <__fxstatat@plt+0x5e38>
  407d68:	mov	w8, #0x1                   	// #1
  407d6c:	and	w8, w8, #0x1
  407d70:	sturb	w8, [x29, #-1]
  407d74:	b	4093d0 <__fxstatat@plt+0x5f60>
  407d78:	ldr	x8, [x19, #1136]
  407d7c:	ldr	x9, [x8, #872]
  407d80:	ldrb	w10, [x9, #24]
  407d84:	tbnz	w10, #0, 407d8c <__fxstatat@plt+0x491c>
  407d88:	b	408124 <__fxstatat@plt+0x4cb4>
  407d8c:	ldr	w8, [x19, #1880]
  407d90:	cmp	w8, #0x11
  407d94:	b.ne	407dcc <__fxstatat@plt+0x495c>  // b.any
  407d98:	ldr	x8, [x19, #1136]
  407d9c:	ldr	x0, [x8, #912]
  407da0:	ldr	x1, [x8, #904]
  407da4:	bl	4031f0 <rename@plt>
  407da8:	cbnz	w0, 407db8 <__fxstatat@plt+0x4948>
  407dac:	mov	w8, wzr
  407db0:	str	w8, [x19, #620]
  407db4:	b	407dc4 <__fxstatat@plt+0x4954>
  407db8:	bl	403380 <__errno_location@plt>
  407dbc:	ldr	w8, [x0]
  407dc0:	str	w8, [x19, #620]
  407dc4:	ldr	w8, [x19, #620]
  407dc8:	str	w8, [x19, #1880]
  407dcc:	ldr	w8, [x19, #1880]
  407dd0:	cbnz	w8, 407ea4 <__fxstatat@plt+0x4a34>
  407dd4:	ldr	x8, [x19, #1136]
  407dd8:	ldr	x9, [x8, #872]
  407ddc:	ldrb	w10, [x9, #46]
  407de0:	tbnz	w10, #0, 407de8 <__fxstatat@plt+0x4978>
  407de4:	b	407e10 <__fxstatat@plt+0x49a0>
  407de8:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  407dec:	add	x0, x0, #0x75d
  407df0:	bl	4033f0 <gettext@plt>
  407df4:	bl	403360 <printf@plt>
  407df8:	ldr	x8, [x19, #1136]
  407dfc:	ldr	x9, [x8, #912]
  407e00:	ldr	x1, [x8, #904]
  407e04:	ldr	x2, [x8, #544]
  407e08:	mov	x0, x9
  407e0c:	bl	40a2c0 <__fxstatat@plt+0x6e50>
  407e10:	ldr	x8, [x19, #1136]
  407e14:	ldr	x9, [x8, #872]
  407e18:	ldrb	w10, [x9, #33]
  407e1c:	tbnz	w10, #0, 407e24 <__fxstatat@plt+0x49b4>
  407e20:	b	407e44 <__fxstatat@plt+0x49d4>
  407e24:	ldr	x8, [x19, #1136]
  407e28:	ldr	x0, [x8, #904]
  407e2c:	ldr	x3, [x8, #872]
  407e30:	mov	w9, #0x1                   	// #1
  407e34:	mov	w10, wzr
  407e38:	and	w1, w10, #0x1
  407e3c:	and	w2, w9, #0x1
  407e40:	bl	406488 <__fxstatat@plt+0x3018>
  407e44:	ldr	x8, [x19, #1136]
  407e48:	ldr	x9, [x8, #840]
  407e4c:	cbz	x9, 407e60 <__fxstatat@plt+0x49f0>
  407e50:	ldr	x8, [x19, #1136]
  407e54:	ldr	x9, [x8, #840]
  407e58:	mov	w10, #0x1                   	// #1
  407e5c:	strb	w10, [x9]
  407e60:	ldurb	w8, [x29, #-57]
  407e64:	tbnz	w8, #0, 407e6c <__fxstatat@plt+0x49fc>
  407e68:	b	407e94 <__fxstatat@plt+0x4a24>
  407e6c:	ldr	x8, [x19, #1136]
  407e70:	ldr	x9, [x8, #872]
  407e74:	ldrb	w10, [x9, #49]
  407e78:	tbnz	w10, #0, 407e94 <__fxstatat@plt+0x4a24>
  407e7c:	ldr	x8, [x19, #1136]
  407e80:	ldr	x9, [x8, #872]
  407e84:	ldr	x0, [x9, #64]
  407e88:	ldr	x1, [x8, #904]
  407e8c:	sub	x2, x29, #0xd8
  407e90:	bl	40f808 <__fxstatat@plt+0xc398>
  407e94:	mov	w8, #0x1                   	// #1
  407e98:	and	w8, w8, #0x1
  407e9c:	sturb	w8, [x29, #-1]
  407ea0:	b	4093d0 <__fxstatat@plt+0x5f60>
  407ea4:	ldr	w8, [x19, #1880]
  407ea8:	cmp	w8, #0x16
  407eac:	b.ne	407f44 <__fxstatat@plt+0x4ad4>  // b.any
  407eb0:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  407eb4:	add	x0, x0, #0x766
  407eb8:	bl	4033f0 <gettext@plt>
  407ebc:	ldr	x8, [x19, #1120]
  407ec0:	ldr	x2, [x8]
  407ec4:	mov	w9, wzr
  407ec8:	str	x0, [x19, #608]
  407ecc:	mov	w0, w9
  407ed0:	mov	w10, #0x4                   	// #4
  407ed4:	mov	w1, w10
  407ed8:	str	w9, [x19, #604]
  407edc:	str	w10, [x19, #600]
  407ee0:	bl	414b90 <__fxstatat@plt+0x11720>
  407ee4:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  407ee8:	add	x8, x8, #0x590
  407eec:	ldr	x2, [x8]
  407ef0:	mov	w9, #0x1                   	// #1
  407ef4:	str	x0, [x19, #592]
  407ef8:	mov	w0, w9
  407efc:	ldr	w1, [x19, #600]
  407f00:	bl	414b90 <__fxstatat@plt+0x11720>
  407f04:	ldr	w9, [x19, #604]
  407f08:	str	x0, [x19, #584]
  407f0c:	mov	w0, w9
  407f10:	mov	w1, w9
  407f14:	ldr	x2, [x19, #608]
  407f18:	ldr	x3, [x19, #592]
  407f1c:	ldr	x4, [x19, #584]
  407f20:	bl	402c30 <error@plt>
  407f24:	ldr	x8, [x19, #1136]
  407f28:	ldr	x11, [x8, #848]
  407f2c:	mov	w9, #0x1                   	// #1
  407f30:	strb	w9, [x11]
  407f34:	mov	w9, #0x1                   	// #1
  407f38:	and	w9, w9, #0x1
  407f3c:	sturb	w9, [x29, #-1]
  407f40:	b	4093d0 <__fxstatat@plt+0x5f60>
  407f44:	ldr	w8, [x19, #1880]
  407f48:	cmp	w8, #0x12
  407f4c:	b.eq	407fe8 <__fxstatat@plt+0x4b78>  // b.none
  407f50:	ldr	w1, [x19, #1880]
  407f54:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  407f58:	add	x0, x0, #0x795
  407f5c:	str	w1, [x19, #580]
  407f60:	bl	4033f0 <gettext@plt>
  407f64:	ldr	x8, [x19, #1136]
  407f68:	ldr	x2, [x8, #912]
  407f6c:	mov	w9, wzr
  407f70:	str	x0, [x19, #568]
  407f74:	mov	w0, w9
  407f78:	mov	w10, #0x4                   	// #4
  407f7c:	mov	w1, w10
  407f80:	str	w9, [x19, #564]
  407f84:	str	w10, [x19, #560]
  407f88:	bl	414b90 <__fxstatat@plt+0x11720>
  407f8c:	ldr	x8, [x19, #1136]
  407f90:	ldr	x2, [x8, #904]
  407f94:	mov	w9, #0x1                   	// #1
  407f98:	str	x0, [x19, #552]
  407f9c:	mov	w0, w9
  407fa0:	ldr	w1, [x19, #560]
  407fa4:	bl	414b90 <__fxstatat@plt+0x11720>
  407fa8:	ldr	w9, [x19, #564]
  407fac:	str	x0, [x19, #544]
  407fb0:	mov	w0, w9
  407fb4:	ldr	w1, [x19, #580]
  407fb8:	ldr	x2, [x19, #568]
  407fbc:	ldr	x3, [x19, #552]
  407fc0:	ldr	x4, [x19, #544]
  407fc4:	bl	402c30 <error@plt>
  407fc8:	ldr	x8, [x19, #1136]
  407fcc:	ldr	x0, [x8, #720]
  407fd0:	ldr	x1, [x8, #712]
  407fd4:	bl	40d304 <__fxstatat@plt+0x9e94>
  407fd8:	mov	w9, wzr
  407fdc:	and	w9, w9, #0x1
  407fe0:	sturb	w9, [x29, #-1]
  407fe4:	b	4093d0 <__fxstatat@plt+0x5f60>
  407fe8:	ldr	w8, [x19, #1924]
  407fec:	and	w8, w8, #0xf000
  407ff0:	cmp	w8, #0x4, lsl #12
  407ff4:	b.ne	40800c <__fxstatat@plt+0x4b9c>  // b.any
  407ff8:	ldr	x8, [x19, #1136]
  407ffc:	ldr	x0, [x8, #904]
  408000:	bl	4030e0 <rmdir@plt>
  408004:	str	w0, [x19, #540]
  408008:	b	40801c <__fxstatat@plt+0x4bac>
  40800c:	ldr	x8, [x19, #1136]
  408010:	ldr	x0, [x8, #904]
  408014:	bl	4033e0 <unlink@plt>
  408018:	str	w0, [x19, #540]
  40801c:	ldr	w8, [x19, #540]
  408020:	cbz	w8, 4080d0 <__fxstatat@plt+0x4c60>
  408024:	bl	403380 <__errno_location@plt>
  408028:	ldr	w8, [x0]
  40802c:	cmp	w8, #0x2
  408030:	b.eq	4080d0 <__fxstatat@plt+0x4c60>  // b.none
  408034:	bl	403380 <__errno_location@plt>
  408038:	ldr	w1, [x0]
  40803c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  408040:	add	x0, x0, #0x7aa
  408044:	str	w1, [x19, #536]
  408048:	bl	4033f0 <gettext@plt>
  40804c:	ldr	x8, [x19, #1136]
  408050:	ldr	x2, [x8, #912]
  408054:	mov	w9, wzr
  408058:	str	x0, [x19, #528]
  40805c:	mov	w0, w9
  408060:	mov	w10, #0x4                   	// #4
  408064:	mov	w1, w10
  408068:	str	w9, [x19, #524]
  40806c:	str	w10, [x19, #520]
  408070:	bl	414b90 <__fxstatat@plt+0x11720>
  408074:	ldr	x8, [x19, #1136]
  408078:	ldr	x2, [x8, #904]
  40807c:	mov	w9, #0x1                   	// #1
  408080:	str	x0, [x19, #512]
  408084:	mov	w0, w9
  408088:	ldr	w1, [x19, #520]
  40808c:	bl	414b90 <__fxstatat@plt+0x11720>
  408090:	ldr	w9, [x19, #524]
  408094:	str	x0, [x19, #504]
  408098:	mov	w0, w9
  40809c:	ldr	w1, [x19, #536]
  4080a0:	ldr	x2, [x19, #528]
  4080a4:	ldr	x3, [x19, #512]
  4080a8:	ldr	x4, [x19, #504]
  4080ac:	bl	402c30 <error@plt>
  4080b0:	ldr	x8, [x19, #1136]
  4080b4:	ldr	x0, [x8, #720]
  4080b8:	ldr	x1, [x8, #712]
  4080bc:	bl	40d304 <__fxstatat@plt+0x9e94>
  4080c0:	mov	w9, wzr
  4080c4:	and	w9, w9, #0x1
  4080c8:	sturb	w9, [x29, #-1]
  4080cc:	b	4093d0 <__fxstatat@plt+0x5f60>
  4080d0:	ldr	x8, [x19, #1136]
  4080d4:	ldr	x9, [x8, #872]
  4080d8:	ldrb	w10, [x9, #46]
  4080dc:	tbnz	w10, #0, 4080e4 <__fxstatat@plt+0x4c74>
  4080e0:	b	40811c <__fxstatat@plt+0x4cac>
  4080e4:	ldr	w8, [x19, #1924]
  4080e8:	and	w8, w8, #0xf000
  4080ec:	cmp	w8, #0x4, lsl #12
  4080f0:	b.eq	40811c <__fxstatat@plt+0x4cac>  // b.none
  4080f4:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  4080f8:	add	x0, x0, #0x7e6
  4080fc:	bl	4033f0 <gettext@plt>
  408100:	bl	403360 <printf@plt>
  408104:	ldr	x8, [x19, #1136]
  408108:	ldr	x9, [x8, #912]
  40810c:	ldr	x1, [x8, #904]
  408110:	ldr	x2, [x8, #544]
  408114:	mov	x0, x9
  408118:	bl	40a2c0 <__fxstatat@plt+0x6e50>
  40811c:	mov	w8, #0x1                   	// #1
  408120:	sturb	w8, [x29, #-25]
  408124:	ldr	x8, [x19, #1136]
  408128:	ldr	x9, [x8, #872]
  40812c:	ldrb	w10, [x9, #43]
  408130:	tbnz	w10, #0, 408138 <__fxstatat@plt+0x4cc8>
  408134:	b	40814c <__fxstatat@plt+0x4cdc>
  408138:	ldr	x8, [x19, #1136]
  40813c:	ldr	x9, [x8, #872]
  408140:	ldr	w10, [x9, #16]
  408144:	str	w10, [x19, #500]
  408148:	b	408154 <__fxstatat@plt+0x4ce4>
  40814c:	ldr	w8, [x19, #1924]
  408150:	str	w8, [x19, #500]
  408154:	ldr	w8, [x19, #500]
  408158:	and	w8, w8, #0xfff
  40815c:	str	w8, [x19, #1916]
  408160:	ldr	w8, [x19, #1916]
  408164:	ldr	x9, [x19, #1136]
  408168:	ldr	x10, [x9, #872]
  40816c:	ldrb	w11, [x10, #29]
  408170:	str	w8, [x19, #496]
  408174:	tbnz	w11, #0, 40817c <__fxstatat@plt+0x4d0c>
  408178:	b	408188 <__fxstatat@plt+0x4d18>
  40817c:	mov	w8, #0x3f                  	// #63
  408180:	str	w8, [x19, #492]
  408184:	b	4081a4 <__fxstatat@plt+0x4d34>
  408188:	ldr	w8, [x19, #1924]
  40818c:	and	w8, w8, #0xf000
  408190:	mov	w9, #0x12                  	// #18
  408194:	mov	w10, wzr
  408198:	cmp	w8, #0x4, lsl #12
  40819c:	csel	w8, w9, w10, eq  // eq = none
  4081a0:	str	w8, [x19, #492]
  4081a4:	ldr	w8, [x19, #492]
  4081a8:	ldr	w9, [x19, #496]
  4081ac:	and	w8, w9, w8
  4081b0:	str	w8, [x19, #1912]
  4081b4:	mov	w8, #0x1                   	// #1
  4081b8:	strb	w8, [x19, #1887]
  4081bc:	ldr	x10, [x19, #1136]
  4081c0:	ldr	x0, [x10, #912]
  4081c4:	ldr	x1, [x10, #904]
  4081c8:	ldr	w2, [x19, #1924]
  4081cc:	ldurb	w8, [x29, #-25]
  4081d0:	ldr	x4, [x10, #872]
  4081d4:	and	w3, w8, #0x1
  4081d8:	bl	406138 <__fxstatat@plt+0x2cc8>
  4081dc:	tbnz	w0, #0, 4081f0 <__fxstatat@plt+0x4d80>
  4081e0:	mov	w8, wzr
  4081e4:	and	w8, w8, #0x1
  4081e8:	sturb	w8, [x29, #-1]
  4081ec:	b	4093d0 <__fxstatat@plt+0x5f60>
  4081f0:	ldr	w8, [x19, #1924]
  4081f4:	and	w8, w8, #0xf000
  4081f8:	cmp	w8, #0x4, lsl #12
  4081fc:	b.ne	40859c <__fxstatat@plt+0x512c>  // b.any
  408200:	ldr	x8, [x19, #1136]
  408204:	ldr	x1, [x8, #880]
  408208:	sub	x0, x29, #0xd8
  40820c:	bl	40a388 <__fxstatat@plt+0x6f18>
  408210:	tbnz	w0, #0, 408218 <__fxstatat@plt+0x4da8>
  408214:	b	40825c <__fxstatat@plt+0x4dec>
  408218:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40821c:	add	x0, x0, #0x7ee
  408220:	bl	4033f0 <gettext@plt>
  408224:	ldr	x8, [x19, #1136]
  408228:	ldr	x1, [x8, #912]
  40822c:	mov	w9, #0x4                   	// #4
  408230:	str	x0, [x19, #480]
  408234:	mov	w0, w9
  408238:	bl	414c80 <__fxstatat@plt+0x11810>
  40823c:	mov	w9, wzr
  408240:	str	x0, [x19, #472]
  408244:	mov	w0, w9
  408248:	mov	w1, w9
  40824c:	ldr	x2, [x19, #480]
  408250:	ldr	x3, [x19, #472]
  408254:	bl	402c30 <error@plt>
  408258:	b	4092a8 <__fxstatat@plt+0x5e38>
  40825c:	mov	x8, sp
  408260:	subs	x8, x8, #0x20
  408264:	mov	sp, x8
  408268:	ldr	x9, [x19, #1136]
  40826c:	str	x8, [x9, #304]
  408270:	ldr	x8, [x9, #880]
  408274:	ldr	x10, [x9, #304]
  408278:	str	x8, [x10]
  40827c:	ldr	x8, [x9, #720]
  408280:	ldr	x10, [x9, #304]
  408284:	str	x8, [x10, #8]
  408288:	ldr	x8, [x9, #712]
  40828c:	ldr	x10, [x9, #304]
  408290:	str	x8, [x10, #16]
  408294:	ldurb	w11, [x29, #-25]
  408298:	tbnz	w11, #0, 4082ac <__fxstatat@plt+0x4e3c>
  40829c:	ldr	w8, [x19, #1944]
  4082a0:	and	w8, w8, #0xf000
  4082a4:	cmp	w8, #0x4, lsl #12
  4082a8:	b.eq	4084b4 <__fxstatat@plt+0x5044>  // b.none
  4082ac:	ldr	x8, [x19, #1136]
  4082b0:	ldr	x0, [x8, #904]
  4082b4:	ldr	w9, [x19, #1916]
  4082b8:	ldr	w10, [x19, #1912]
  4082bc:	bic	w1, w9, w10
  4082c0:	bl	403410 <mkdir@plt>
  4082c4:	cbz	w0, 408318 <__fxstatat@plt+0x4ea8>
  4082c8:	bl	403380 <__errno_location@plt>
  4082cc:	ldr	w1, [x0]
  4082d0:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  4082d4:	add	x0, x0, #0xeda
  4082d8:	str	w1, [x19, #468]
  4082dc:	bl	4033f0 <gettext@plt>
  4082e0:	ldr	x8, [x19, #1136]
  4082e4:	ldr	x1, [x8, #904]
  4082e8:	mov	w9, #0x4                   	// #4
  4082ec:	str	x0, [x19, #456]
  4082f0:	mov	w0, w9
  4082f4:	bl	414c80 <__fxstatat@plt+0x11810>
  4082f8:	mov	w9, wzr
  4082fc:	str	x0, [x19, #448]
  408300:	mov	w0, w9
  408304:	ldr	w1, [x19, #468]
  408308:	ldr	x2, [x19, #456]
  40830c:	ldr	x3, [x19, #448]
  408310:	bl	402c30 <error@plt>
  408314:	b	4092a8 <__fxstatat@plt+0x5e38>
  408318:	ldr	x8, [x19, #1136]
  40831c:	ldr	x0, [x8, #904]
  408320:	add	x1, x19, #0x788
  408324:	bl	41dc88 <__fxstatat@plt+0x1a818>
  408328:	cbz	w0, 408378 <__fxstatat@plt+0x4f08>
  40832c:	bl	403380 <__errno_location@plt>
  408330:	ldr	w1, [x0]
  408334:	ldr	x0, [x19, #1128]
  408338:	str	w1, [x19, #444]
  40833c:	bl	4033f0 <gettext@plt>
  408340:	ldr	x8, [x19, #1136]
  408344:	ldr	x1, [x8, #904]
  408348:	mov	w9, #0x4                   	// #4
  40834c:	str	x0, [x19, #432]
  408350:	mov	w0, w9
  408354:	bl	414c80 <__fxstatat@plt+0x11810>
  408358:	mov	w9, wzr
  40835c:	str	x0, [x19, #424]
  408360:	mov	w0, w9
  408364:	ldr	w1, [x19, #444]
  408368:	ldr	x2, [x19, #432]
  40836c:	ldr	x3, [x19, #424]
  408370:	bl	402c30 <error@plt>
  408374:	b	4092a8 <__fxstatat@plt+0x5e38>
  408378:	ldr	w8, [x19, #1944]
  40837c:	and	w8, w8, #0x1c0
  408380:	cmp	w8, #0x1c0
  408384:	b.eq	408400 <__fxstatat@plt+0x4f90>  // b.none
  408388:	ldr	w8, [x19, #1944]
  40838c:	str	w8, [x19, #1920]
  408390:	mov	w8, #0x1                   	// #1
  408394:	strb	w8, [x19, #1911]
  408398:	ldr	x9, [x19, #1136]
  40839c:	ldr	x0, [x9, #904]
  4083a0:	ldr	w8, [x19, #1920]
  4083a4:	orr	w1, w8, #0x1c0
  4083a8:	bl	402e60 <chmod@plt>
  4083ac:	cbz	w0, 408400 <__fxstatat@plt+0x4f90>
  4083b0:	bl	403380 <__errno_location@plt>
  4083b4:	ldr	w1, [x0]
  4083b8:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  4083bc:	add	x0, x0, #0x812
  4083c0:	str	w1, [x19, #420]
  4083c4:	bl	4033f0 <gettext@plt>
  4083c8:	ldr	x8, [x19, #1136]
  4083cc:	ldr	x1, [x8, #904]
  4083d0:	mov	w9, #0x4                   	// #4
  4083d4:	str	x0, [x19, #408]
  4083d8:	mov	w0, w9
  4083dc:	bl	414c80 <__fxstatat@plt+0x11810>
  4083e0:	mov	w9, wzr
  4083e4:	str	x0, [x19, #400]
  4083e8:	mov	w0, w9
  4083ec:	ldr	w1, [x19, #420]
  4083f0:	ldr	x2, [x19, #408]
  4083f4:	ldr	x3, [x19, #400]
  4083f8:	bl	402c30 <error@plt>
  4083fc:	b	4092a8 <__fxstatat@plt+0x5e38>
  408400:	ldr	x8, [x19, #1136]
  408404:	ldr	x9, [x8, #856]
  408408:	ldrb	w10, [x9]
  40840c:	tbnz	w10, #0, 408434 <__fxstatat@plt+0x4fc4>
  408410:	ldr	x8, [x19, #1136]
  408414:	ldr	x0, [x8, #904]
  408418:	ldr	x1, [x8, #592]
  40841c:	ldr	x2, [x8, #584]
  408420:	bl	40d414 <__fxstatat@plt+0x9fa4>
  408424:	ldr	x8, [x19, #1136]
  408428:	ldr	x9, [x8, #856]
  40842c:	mov	w10, #0x1                   	// #1
  408430:	strb	w10, [x9]
  408434:	ldr	x8, [x19, #1136]
  408438:	ldr	x9, [x8, #872]
  40843c:	ldrb	w10, [x9, #46]
  408440:	tbnz	w10, #0, 408448 <__fxstatat@plt+0x4fd8>
  408444:	b	4084b0 <__fxstatat@plt+0x5040>
  408448:	ldr	x8, [x19, #1136]
  40844c:	ldr	x9, [x8, #872]
  408450:	ldrb	w10, [x9, #24]
  408454:	tbnz	w10, #0, 40845c <__fxstatat@plt+0x4fec>
  408458:	b	408498 <__fxstatat@plt+0x5028>
  40845c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  408460:	add	x0, x0, #0x82d
  408464:	bl	4033f0 <gettext@plt>
  408468:	ldr	x8, [x19, #1136]
  40846c:	ldr	x1, [x8, #904]
  408470:	mov	w9, #0x4                   	// #4
  408474:	str	x0, [x19, #392]
  408478:	mov	w0, w9
  40847c:	bl	414c80 <__fxstatat@plt+0x11810>
  408480:	ldr	x1, [x19, #392]
  408484:	str	x0, [x19, #384]
  408488:	mov	x0, x1
  40848c:	ldr	x1, [x19, #384]
  408490:	bl	403360 <printf@plt>
  408494:	b	4084b0 <__fxstatat@plt+0x5040>
  408498:	ldr	x8, [x19, #1136]
  40849c:	ldr	x0, [x8, #912]
  4084a0:	ldr	x1, [x8, #904]
  4084a4:	mov	x9, xzr
  4084a8:	mov	x2, x9
  4084ac:	bl	40a2c0 <__fxstatat@plt+0x6e50>
  4084b0:	b	40851c <__fxstatat@plt+0x50ac>
  4084b4:	str	wzr, [x19, #1912]
  4084b8:	ldr	x8, [x19, #1136]
  4084bc:	ldr	x9, [x8, #872]
  4084c0:	ldrb	w10, [x9, #33]
  4084c4:	tbnz	w10, #0, 4084dc <__fxstatat@plt+0x506c>
  4084c8:	ldr	x8, [x19, #1136]
  4084cc:	ldr	x9, [x8, #872]
  4084d0:	ldrb	w10, [x9, #37]
  4084d4:	tbnz	w10, #0, 4084dc <__fxstatat@plt+0x506c>
  4084d8:	b	40851c <__fxstatat@plt+0x50ac>
  4084dc:	ldr	x8, [x19, #1136]
  4084e0:	ldr	x0, [x8, #904]
  4084e4:	ldr	x9, [x8, #872]
  4084e8:	ldrb	w10, [x9, #37]
  4084ec:	ldr	x3, [x8, #872]
  4084f0:	and	w1, w10, #0x1
  4084f4:	mov	w10, wzr
  4084f8:	and	w2, w10, #0x1
  4084fc:	bl	406488 <__fxstatat@plt+0x3018>
  408500:	tbnz	w0, #0, 40851c <__fxstatat@plt+0x50ac>
  408504:	ldr	x8, [x19, #1136]
  408508:	ldr	x9, [x8, #872]
  40850c:	ldrb	w10, [x9, #38]
  408510:	tbnz	w10, #0, 408518 <__fxstatat@plt+0x50a8>
  408514:	b	40851c <__fxstatat@plt+0x50ac>
  408518:	b	4092a8 <__fxstatat@plt+0x5e38>
  40851c:	ldr	x8, [x19, #1136]
  408520:	ldr	x9, [x8, #872]
  408524:	ldrb	w10, [x9, #28]
  408528:	tbnz	w10, #0, 408530 <__fxstatat@plt+0x50c0>
  40852c:	b	408558 <__fxstatat@plt+0x50e8>
  408530:	ldr	x8, [x19, #1136]
  408534:	ldr	x9, [x8, #888]
  408538:	cbz	x9, 408558 <__fxstatat@plt+0x50e8>
  40853c:	ldr	x8, [x19, #1136]
  408540:	ldr	x9, [x8, #888]
  408544:	ldr	x9, [x9]
  408548:	ldr	x10, [x8, #712]
  40854c:	cmp	x9, x10
  408550:	b.eq	408558 <__fxstatat@plt+0x50e8>  // b.none
  408554:	b	408598 <__fxstatat@plt+0x5128>
  408558:	ldr	x8, [x19, #1136]
  40855c:	ldr	x0, [x8, #912]
  408560:	ldr	x1, [x8, #904]
  408564:	ldurb	w9, [x29, #-25]
  408568:	ldr	x4, [x8, #304]
  40856c:	ldr	x5, [x8, #872]
  408570:	ldr	x6, [x8, #856]
  408574:	ldr	x7, [x8, #848]
  408578:	mov	w10, #0x1                   	// #1
  40857c:	and	w2, w9, #0x1
  408580:	sub	x3, x29, #0xd8
  408584:	str	w10, [x19, #380]
  408588:	bl	40a408 <__fxstatat@plt+0x6f98>
  40858c:	ldr	w9, [x19, #380]
  408590:	and	w10, w0, w9
  408594:	strb	w10, [x19, #1887]
  408598:	b	408c8c <__fxstatat@plt+0x581c>
  40859c:	ldr	x8, [x19, #1136]
  4085a0:	ldr	x9, [x8, #872]
  4085a4:	ldrb	w10, [x9, #44]
  4085a8:	tbnz	w10, #0, 4085b0 <__fxstatat@plt+0x5140>
  4085ac:	b	408798 <__fxstatat@plt+0x5328>
  4085b0:	mov	w8, #0x1                   	// #1
  4085b4:	strb	w8, [x19, #1885]
  4085b8:	ldr	x9, [x19, #1136]
  4085bc:	ldr	x10, [x9, #912]
  4085c0:	ldrb	w8, [x10]
  4085c4:	cmp	w8, #0x2f
  4085c8:	b.eq	4086dc <__fxstatat@plt+0x526c>  // b.none
  4085cc:	ldr	x8, [x19, #1136]
  4085d0:	ldr	x0, [x8, #904]
  4085d4:	bl	40f374 <__fxstatat@plt+0xbf04>
  4085d8:	ldr	x8, [x19, #1136]
  4085dc:	str	x0, [x8, #40]
  4085e0:	ldr	x1, [x8, #40]
  4085e4:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  4085e8:	add	x0, x0, #0x843
  4085ec:	bl	4030b0 <strcmp@plt>
  4085f0:	mov	w9, #0x1                   	// #1
  4085f4:	str	w9, [x19, #376]
  4085f8:	cbz	w0, 408670 <__fxstatat@plt+0x5200>
  4085fc:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  408600:	add	x0, x0, #0x843
  408604:	add	x1, x19, #0x5f0
  408608:	bl	41dc68 <__fxstatat@plt+0x1a7f8>
  40860c:	mov	w8, #0x1                   	// #1
  408610:	str	w8, [x19, #376]
  408614:	cbnz	w0, 408670 <__fxstatat@plt+0x5200>
  408618:	ldr	x8, [x19, #1136]
  40861c:	ldr	x0, [x8, #40]
  408620:	add	x1, x19, #0x570
  408624:	bl	41dc68 <__fxstatat@plt+0x1a7f8>
  408628:	mov	w9, #0x1                   	// #1
  40862c:	str	w9, [x19, #376]
  408630:	cbnz	w0, 408670 <__fxstatat@plt+0x5200>
  408634:	ldr	x8, [x19, #1136]
  408638:	ldr	x9, [x8, #184]
  40863c:	ldr	x10, [x8, #56]
  408640:	mov	w11, #0x0                   	// #0
  408644:	cmp	x9, x10
  408648:	str	w11, [x19, #372]
  40864c:	b.ne	408668 <__fxstatat@plt+0x51f8>  // b.any
  408650:	ldr	x8, [x19, #1136]
  408654:	ldr	x9, [x8, #176]
  408658:	ldr	x10, [x8, #48]
  40865c:	cmp	x9, x10
  408660:	cset	w11, eq  // eq = none
  408664:	str	w11, [x19, #372]
  408668:	ldr	w8, [x19, #372]
  40866c:	str	w8, [x19, #376]
  408670:	ldr	w8, [x19, #376]
  408674:	and	w8, w8, #0x1
  408678:	strb	w8, [x19, #1383]
  40867c:	ldr	x9, [x19, #1136]
  408680:	ldr	x0, [x9, #40]
  408684:	bl	403140 <free@plt>
  408688:	ldrb	w8, [x19, #1383]
  40868c:	tbnz	w8, #0, 4086dc <__fxstatat@plt+0x526c>
  408690:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  408694:	add	x0, x0, #0x845
  408698:	bl	4033f0 <gettext@plt>
  40869c:	ldr	x8, [x19, #1136]
  4086a0:	ldr	x2, [x8, #904]
  4086a4:	mov	w9, wzr
  4086a8:	str	x0, [x19, #360]
  4086ac:	mov	w0, w9
  4086b0:	mov	w1, #0x3                   	// #3
  4086b4:	str	w9, [x19, #356]
  4086b8:	bl	414dfc <__fxstatat@plt+0x1198c>
  4086bc:	ldr	w9, [x19, #356]
  4086c0:	str	x0, [x19, #344]
  4086c4:	mov	w0, w9
  4086c8:	mov	w1, w9
  4086cc:	ldr	x2, [x19, #360]
  4086d0:	ldr	x3, [x19, #344]
  4086d4:	bl	402c30 <error@plt>
  4086d8:	b	4092a8 <__fxstatat@plt+0x5e38>
  4086dc:	ldr	x8, [x19, #1136]
  4086e0:	ldr	x0, [x8, #912]
  4086e4:	ldr	x2, [x8, #904]
  4086e8:	ldr	x9, [x8, #872]
  4086ec:	ldrb	w10, [x9, #22]
  4086f0:	mov	w1, #0xffffff9c            	// #-100
  4086f4:	and	w3, w10, #0x1
  4086f8:	mov	w4, #0xffffffff            	// #-1
  4086fc:	bl	40df68 <__fxstatat@plt+0xaaf8>
  408700:	str	w0, [x19, #1376]
  408704:	ldr	w10, [x19, #1376]
  408708:	mov	w11, wzr
  40870c:	cmp	w11, w10
  408710:	cset	w10, ge  // ge = tcont
  408714:	tbnz	w10, #0, 408794 <__fxstatat@plt+0x5324>
  408718:	ldr	w1, [x19, #1376]
  40871c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  408720:	add	x0, x0, #0x884
  408724:	str	w1, [x19, #340]
  408728:	bl	4033f0 <gettext@plt>
  40872c:	ldr	x8, [x19, #1136]
  408730:	ldr	x2, [x8, #904]
  408734:	mov	w9, wzr
  408738:	str	x0, [x19, #328]
  40873c:	mov	w0, w9
  408740:	mov	w10, #0x4                   	// #4
  408744:	mov	w1, w10
  408748:	str	w9, [x19, #324]
  40874c:	str	w10, [x19, #320]
  408750:	bl	414b90 <__fxstatat@plt+0x11720>
  408754:	ldr	x8, [x19, #1136]
  408758:	ldr	x2, [x8, #912]
  40875c:	mov	w9, #0x1                   	// #1
  408760:	str	x0, [x19, #312]
  408764:	mov	w0, w9
  408768:	ldr	w1, [x19, #320]
  40876c:	bl	414b90 <__fxstatat@plt+0x11720>
  408770:	ldr	w9, [x19, #324]
  408774:	str	x0, [x19, #304]
  408778:	mov	w0, w9
  40877c:	ldr	w1, [x19, #340]
  408780:	ldr	x2, [x19, #328]
  408784:	ldr	x3, [x19, #312]
  408788:	ldr	x4, [x19, #304]
  40878c:	bl	402c30 <error@plt>
  408790:	b	4092a8 <__fxstatat@plt+0x5e38>
  408794:	b	408c8c <__fxstatat@plt+0x581c>
  408798:	ldr	x8, [x19, #1136]
  40879c:	ldr	x9, [x8, #872]
  4087a0:	ldrb	w10, [x9, #23]
  4087a4:	tbnz	w10, #0, 4087ac <__fxstatat@plt+0x533c>
  4087a8:	b	408820 <__fxstatat@plt+0x53b0>
  4087ac:	ldr	x8, [x19, #1136]
  4087b0:	ldr	x9, [x8, #872]
  4087b4:	ldrb	w10, [x9, #22]
  4087b8:	mov	w11, #0x1                   	// #1
  4087bc:	str	w11, [x19, #300]
  4087c0:	tbnz	w10, #0, 4087dc <__fxstatat@plt+0x536c>
  4087c4:	ldr	x8, [x19, #1136]
  4087c8:	ldr	x9, [x8, #872]
  4087cc:	ldr	w10, [x9, #8]
  4087d0:	cmp	w10, #0x3
  4087d4:	cset	w10, eq  // eq = none
  4087d8:	str	w10, [x19, #300]
  4087dc:	ldr	w8, [x19, #300]
  4087e0:	mov	w9, #0x1                   	// #1
  4087e4:	and	w8, w8, w9
  4087e8:	strb	w8, [x19, #1375]
  4087ec:	ldr	x10, [x19, #1136]
  4087f0:	ldr	x0, [x10, #912]
  4087f4:	ldr	x1, [x10, #904]
  4087f8:	ldrb	w8, [x19, #1375]
  4087fc:	ldrb	w9, [x19, #1871]
  408800:	and	w2, w8, #0x1
  408804:	mov	w8, wzr
  408808:	and	w3, w8, #0x1
  40880c:	and	w4, w9, #0x1
  408810:	bl	409c6c <__fxstatat@plt+0x67fc>
  408814:	tbnz	w0, #0, 40881c <__fxstatat@plt+0x53ac>
  408818:	b	4092a8 <__fxstatat@plt+0x5e38>
  40881c:	b	408c8c <__fxstatat@plt+0x581c>
  408820:	ldr	w8, [x19, #1924]
  408824:	and	w8, w8, #0xf000
  408828:	cmp	w8, #0x8, lsl #12
  40882c:	b.eq	408854 <__fxstatat@plt+0x53e4>  // b.none
  408830:	ldr	x8, [x19, #1136]
  408834:	ldr	x9, [x8, #872]
  408838:	ldrb	w10, [x9, #20]
  40883c:	tbnz	w10, #0, 408844 <__fxstatat@plt+0x53d4>
  408840:	b	408890 <__fxstatat@plt+0x5420>
  408844:	ldr	w8, [x19, #1924]
  408848:	and	w8, w8, #0xf000
  40884c:	cmp	w8, #0xa, lsl #12
  408850:	b.eq	408890 <__fxstatat@plt+0x5420>  // b.none
  408854:	mov	w8, #0x1                   	// #1
  408858:	strb	w8, [x19, #1886]
  40885c:	ldr	x9, [x19, #1136]
  408860:	ldr	x0, [x9, #912]
  408864:	ldr	x1, [x9, #904]
  408868:	ldr	x2, [x9, #872]
  40886c:	ldr	w8, [x19, #1916]
  408870:	and	w3, w8, #0x1ff
  408874:	ldr	w4, [x19, #1912]
  408878:	sub	x5, x29, #0x19
  40887c:	sub	x6, x29, #0xd8
  408880:	bl	40a6b0 <__fxstatat@plt+0x7240>
  408884:	tbnz	w0, #0, 40888c <__fxstatat@plt+0x541c>
  408888:	b	4092a8 <__fxstatat@plt+0x5e38>
  40888c:	b	408c8c <__fxstatat@plt+0x581c>
  408890:	ldr	w8, [x19, #1924]
  408894:	and	w8, w8, #0xf000
  408898:	cmp	w8, #0x1, lsl #12
  40889c:	b.ne	408938 <__fxstatat@plt+0x54c8>  // b.any
  4088a0:	ldr	x8, [x19, #1136]
  4088a4:	ldr	x0, [x8, #904]
  4088a8:	ldr	w9, [x19, #1924]
  4088ac:	ldr	w10, [x19, #1912]
  4088b0:	bic	w1, w9, w10
  4088b4:	mov	x11, xzr
  4088b8:	mov	x2, x11
  4088bc:	bl	419f74 <__fxstatat@plt+0x16b04>
  4088c0:	cbz	w0, 408934 <__fxstatat@plt+0x54c4>
  4088c4:	ldr	x8, [x19, #1136]
  4088c8:	ldr	x0, [x8, #904]
  4088cc:	ldr	w9, [x19, #1924]
  4088d0:	and	w9, w9, #0xffffefff
  4088d4:	ldr	w10, [x19, #1912]
  4088d8:	bic	w1, w9, w10
  4088dc:	bl	402d90 <mkfifo@plt>
  4088e0:	cbz	w0, 408934 <__fxstatat@plt+0x54c4>
  4088e4:	bl	403380 <__errno_location@plt>
  4088e8:	ldr	w1, [x0]
  4088ec:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  4088f0:	add	x0, x0, #0x8a9
  4088f4:	str	w1, [x19, #296]
  4088f8:	bl	4033f0 <gettext@plt>
  4088fc:	ldr	x8, [x19, #1136]
  408900:	ldr	x1, [x8, #904]
  408904:	mov	w9, #0x4                   	// #4
  408908:	str	x0, [x19, #288]
  40890c:	mov	w0, w9
  408910:	bl	414c80 <__fxstatat@plt+0x11810>
  408914:	mov	w9, wzr
  408918:	str	x0, [x19, #280]
  40891c:	mov	w0, w9
  408920:	ldr	w1, [x19, #296]
  408924:	ldr	x2, [x19, #288]
  408928:	ldr	x3, [x19, #280]
  40892c:	bl	402c30 <error@plt>
  408930:	b	4092a8 <__fxstatat@plt+0x5e38>
  408934:	b	408c8c <__fxstatat@plt+0x581c>
  408938:	ldr	w8, [x19, #1924]
  40893c:	and	w8, w8, #0xf000
  408940:	cmp	w8, #0x6, lsl #12
  408944:	b.eq	408968 <__fxstatat@plt+0x54f8>  // b.none
  408948:	ldr	w8, [x19, #1924]
  40894c:	and	w8, w8, #0xf000
  408950:	cmp	w8, #0x2, lsl #12
  408954:	b.eq	408968 <__fxstatat@plt+0x54f8>  // b.none
  408958:	ldr	w8, [x19, #1924]
  40895c:	and	w8, w8, #0xf000
  408960:	cmp	w8, #0xc, lsl #12
  408964:	b.ne	4089dc <__fxstatat@plt+0x556c>  // b.any
  408968:	ldr	x8, [x19, #1136]
  40896c:	ldr	x0, [x8, #904]
  408970:	ldr	w9, [x19, #1924]
  408974:	ldr	w10, [x19, #1912]
  408978:	bic	w1, w9, w10
  40897c:	ldr	x2, [x8, #744]
  408980:	bl	419f74 <__fxstatat@plt+0x16b04>
  408984:	cbz	w0, 4089d8 <__fxstatat@plt+0x5568>
  408988:	bl	403380 <__errno_location@plt>
  40898c:	ldr	w1, [x0]
  408990:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  408994:	add	x0, x0, #0x8bf
  408998:	str	w1, [x19, #276]
  40899c:	bl	4033f0 <gettext@plt>
  4089a0:	ldr	x8, [x19, #1136]
  4089a4:	ldr	x1, [x8, #904]
  4089a8:	mov	w9, #0x4                   	// #4
  4089ac:	str	x0, [x19, #264]
  4089b0:	mov	w0, w9
  4089b4:	bl	414c80 <__fxstatat@plt+0x11810>
  4089b8:	mov	w9, wzr
  4089bc:	str	x0, [x19, #256]
  4089c0:	mov	w0, w9
  4089c4:	ldr	w1, [x19, #276]
  4089c8:	ldr	x2, [x19, #264]
  4089cc:	ldr	x3, [x19, #256]
  4089d0:	bl	402c30 <error@plt>
  4089d4:	b	4092a8 <__fxstatat@plt+0x5e38>
  4089d8:	b	408c8c <__fxstatat@plt+0x581c>
  4089dc:	ldr	w8, [x19, #1924]
  4089e0:	and	w8, w8, #0xf000
  4089e4:	cmp	w8, #0xa, lsl #12
  4089e8:	b.ne	408c48 <__fxstatat@plt+0x57d8>  // b.any
  4089ec:	ldr	x8, [x19, #1136]
  4089f0:	ldr	x0, [x8, #912]
  4089f4:	ldr	x1, [x8, #760]
  4089f8:	bl	40e2bc <__fxstatat@plt+0xae4c>
  4089fc:	ldr	x8, [x19, #1136]
  408a00:	str	x0, [x8, #16]
  408a04:	mov	w9, #0x1                   	// #1
  408a08:	strb	w9, [x19, #1885]
  408a0c:	ldr	x10, [x8, #16]
  408a10:	cbnz	x10, 408a64 <__fxstatat@plt+0x55f4>
  408a14:	bl	403380 <__errno_location@plt>
  408a18:	ldr	w1, [x0]
  408a1c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  408a20:	add	x0, x0, #0x8dd
  408a24:	str	w1, [x19, #252]
  408a28:	bl	4033f0 <gettext@plt>
  408a2c:	ldr	x8, [x19, #1136]
  408a30:	ldr	x1, [x8, #912]
  408a34:	mov	w9, #0x4                   	// #4
  408a38:	str	x0, [x19, #240]
  408a3c:	mov	w0, w9
  408a40:	bl	414c80 <__fxstatat@plt+0x11810>
  408a44:	mov	w9, wzr
  408a48:	str	x0, [x19, #232]
  408a4c:	mov	w0, w9
  408a50:	ldr	w1, [x19, #252]
  408a54:	ldr	x2, [x19, #240]
  408a58:	ldr	x3, [x19, #232]
  408a5c:	bl	402c30 <error@plt>
  408a60:	b	4092a8 <__fxstatat@plt+0x5e38>
  408a64:	ldr	x8, [x19, #1136]
  408a68:	ldr	x0, [x8, #16]
  408a6c:	ldr	x2, [x8, #904]
  408a70:	ldr	x9, [x8, #872]
  408a74:	ldrb	w10, [x9, #22]
  408a78:	mov	w1, #0xffffff9c            	// #-100
  408a7c:	and	w3, w10, #0x1
  408a80:	mov	w4, #0xffffffff            	// #-1
  408a84:	bl	40df68 <__fxstatat@plt+0xaaf8>
  408a88:	str	w0, [x19, #1356]
  408a8c:	ldr	w10, [x19, #1356]
  408a90:	mov	w11, wzr
  408a94:	cmp	w11, w10
  408a98:	cset	w10, ge  // ge = tcont
  408a9c:	tbnz	w10, #0, 408b30 <__fxstatat@plt+0x56c0>
  408aa0:	ldr	x8, [x19, #1136]
  408aa4:	ldr	x9, [x8, #872]
  408aa8:	ldrb	w10, [x9, #45]
  408aac:	tbnz	w10, #0, 408ab4 <__fxstatat@plt+0x5644>
  408ab0:	b	408b30 <__fxstatat@plt+0x56c0>
  408ab4:	ldurb	w8, [x29, #-25]
  408ab8:	tbnz	w8, #0, 408b30 <__fxstatat@plt+0x56c0>
  408abc:	ldr	w8, [x19, #1944]
  408ac0:	and	w8, w8, #0xf000
  408ac4:	cmp	w8, #0xa, lsl #12
  408ac8:	b.ne	408b30 <__fxstatat@plt+0x56c0>  // b.any
  408acc:	ldr	x8, [x19, #1136]
  408ad0:	ldr	x9, [x8, #632]
  408ad4:	ldr	x0, [x8, #16]
  408ad8:	str	x9, [x19, #224]
  408adc:	bl	402be0 <strlen@plt>
  408ae0:	ldr	x8, [x19, #224]
  408ae4:	cmp	x8, x0
  408ae8:	b.ne	408b30 <__fxstatat@plt+0x56c0>  // b.any
  408aec:	ldr	x8, [x19, #1136]
  408af0:	ldr	x0, [x8, #904]
  408af4:	ldr	x1, [x8, #632]
  408af8:	bl	40e2bc <__fxstatat@plt+0xae4c>
  408afc:	ldr	x8, [x19, #1136]
  408b00:	str	x0, [x8]
  408b04:	ldr	x9, [x8]
  408b08:	cbz	x9, 408b30 <__fxstatat@plt+0x56c0>
  408b0c:	ldr	x8, [x19, #1136]
  408b10:	ldr	x0, [x8]
  408b14:	ldr	x1, [x8, #16]
  408b18:	bl	4030b0 <strcmp@plt>
  408b1c:	cbnz	w0, 408b24 <__fxstatat@plt+0x56b4>
  408b20:	str	wzr, [x19, #1356]
  408b24:	ldr	x8, [x19, #1136]
  408b28:	ldr	x0, [x8]
  408b2c:	bl	403140 <free@plt>
  408b30:	ldr	x8, [x19, #1136]
  408b34:	ldr	x0, [x8, #16]
  408b38:	bl	403140 <free@plt>
  408b3c:	ldr	w9, [x19, #1356]
  408b40:	mov	w10, wzr
  408b44:	cmp	w10, w9
  408b48:	cset	w9, ge  // ge = tcont
  408b4c:	tbnz	w9, #0, 408b9c <__fxstatat@plt+0x572c>
  408b50:	ldr	w1, [x19, #1356]
  408b54:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  408b58:	add	x0, x0, #0x8fa
  408b5c:	str	w1, [x19, #220]
  408b60:	bl	4033f0 <gettext@plt>
  408b64:	ldr	x8, [x19, #1136]
  408b68:	ldr	x1, [x8, #904]
  408b6c:	mov	w9, #0x4                   	// #4
  408b70:	str	x0, [x19, #208]
  408b74:	mov	w0, w9
  408b78:	bl	414c80 <__fxstatat@plt+0x11810>
  408b7c:	mov	w9, wzr
  408b80:	str	x0, [x19, #200]
  408b84:	mov	w0, w9
  408b88:	ldr	w1, [x19, #220]
  408b8c:	ldr	x2, [x19, #208]
  408b90:	ldr	x3, [x19, #200]
  408b94:	bl	402c30 <error@plt>
  408b98:	b	4092a8 <__fxstatat@plt+0x5e38>
  408b9c:	ldr	x8, [x19, #1136]
  408ba0:	ldr	x9, [x8, #872]
  408ba4:	ldrb	w10, [x9, #37]
  408ba8:	tbnz	w10, #0, 408bb0 <__fxstatat@plt+0x5740>
  408bac:	b	408bb4 <__fxstatat@plt+0x5744>
  408bb0:	bl	40b7b8 <__fxstatat@plt+0x8348>
  408bb4:	ldr	x8, [x19, #1136]
  408bb8:	ldr	x9, [x8, #872]
  408bbc:	ldrb	w10, [x9, #29]
  408bc0:	tbnz	w10, #0, 408bc8 <__fxstatat@plt+0x5758>
  408bc4:	b	408c44 <__fxstatat@plt+0x57d4>
  408bc8:	ldr	x8, [x19, #1136]
  408bcc:	ldr	x0, [x8, #904]
  408bd0:	ldur	w1, [x29, #-192]
  408bd4:	ldur	w2, [x29, #-188]
  408bd8:	bl	4030f0 <lchown@plt>
  408bdc:	cbz	w0, 408c44 <__fxstatat@plt+0x57d4>
  408be0:	ldr	x8, [x19, #1136]
  408be4:	ldr	x0, [x8, #872]
  408be8:	bl	409454 <__fxstatat@plt+0x5fe4>
  408bec:	tbnz	w0, #0, 408c44 <__fxstatat@plt+0x57d4>
  408bf0:	bl	403380 <__errno_location@plt>
  408bf4:	ldr	w1, [x0]
  408bf8:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  408bfc:	add	x0, x0, #0x919
  408c00:	str	w1, [x19, #196]
  408c04:	bl	4033f0 <gettext@plt>
  408c08:	ldr	x8, [x19, #1136]
  408c0c:	ldr	x3, [x8, #904]
  408c10:	mov	w9, wzr
  408c14:	str	x0, [x19, #184]
  408c18:	mov	w0, w9
  408c1c:	ldr	w1, [x19, #196]
  408c20:	ldr	x2, [x19, #184]
  408c24:	bl	402c30 <error@plt>
  408c28:	ldr	x8, [x19, #1136]
  408c2c:	ldr	x10, [x8, #872]
  408c30:	ldrb	w9, [x10, #36]
  408c34:	tbnz	w9, #0, 408c3c <__fxstatat@plt+0x57cc>
  408c38:	b	408c40 <__fxstatat@plt+0x57d0>
  408c3c:	b	4092a8 <__fxstatat@plt+0x5e38>
  408c40:	b	408c44 <__fxstatat@plt+0x57d4>
  408c44:	b	408c8c <__fxstatat@plt+0x581c>
  408c48:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  408c4c:	add	x0, x0, #0x93d
  408c50:	bl	4033f0 <gettext@plt>
  408c54:	ldr	x8, [x19, #1136]
  408c58:	ldr	x1, [x8, #912]
  408c5c:	mov	w9, #0x4                   	// #4
  408c60:	str	x0, [x19, #176]
  408c64:	mov	w0, w9
  408c68:	bl	414c80 <__fxstatat@plt+0x11810>
  408c6c:	mov	w9, wzr
  408c70:	str	x0, [x19, #168]
  408c74:	mov	w0, w9
  408c78:	mov	w1, w9
  408c7c:	ldr	x2, [x19, #176]
  408c80:	ldr	x3, [x19, #168]
  408c84:	bl	402c30 <error@plt>
  408c88:	b	4092a8 <__fxstatat@plt+0x5e38>
  408c8c:	ldurb	w8, [x29, #-25]
  408c90:	tbnz	w8, #0, 408d18 <__fxstatat@plt+0x58a8>
  408c94:	ldr	x8, [x19, #1136]
  408c98:	ldr	x9, [x8, #872]
  408c9c:	ldrb	w10, [x9, #20]
  408ca0:	tbnz	w10, #0, 408d18 <__fxstatat@plt+0x58a8>
  408ca4:	ldr	w8, [x19, #1924]
  408ca8:	and	w8, w8, #0xf000
  408cac:	cmp	w8, #0x4, lsl #12
  408cb0:	b.eq	408d18 <__fxstatat@plt+0x58a8>  // b.none
  408cb4:	ldr	x8, [x19, #1136]
  408cb8:	ldr	x9, [x8, #872]
  408cbc:	ldrb	w10, [x9, #33]
  408cc0:	tbnz	w10, #0, 408cd8 <__fxstatat@plt+0x5868>
  408cc4:	ldr	x8, [x19, #1136]
  408cc8:	ldr	x9, [x8, #872]
  408ccc:	ldrb	w10, [x9, #37]
  408cd0:	tbnz	w10, #0, 408cd8 <__fxstatat@plt+0x5868>
  408cd4:	b	408d18 <__fxstatat@plt+0x58a8>
  408cd8:	ldr	x8, [x19, #1136]
  408cdc:	ldr	x0, [x8, #904]
  408ce0:	ldr	x9, [x8, #872]
  408ce4:	ldrb	w10, [x9, #37]
  408ce8:	ldr	x3, [x8, #872]
  408cec:	and	w1, w10, #0x1
  408cf0:	mov	w10, wzr
  408cf4:	and	w2, w10, #0x1
  408cf8:	bl	406488 <__fxstatat@plt+0x3018>
  408cfc:	tbnz	w0, #0, 408d18 <__fxstatat@plt+0x58a8>
  408d00:	ldr	x8, [x19, #1136]
  408d04:	ldr	x9, [x8, #872]
  408d08:	ldrb	w10, [x9, #38]
  408d0c:	tbnz	w10, #0, 408d14 <__fxstatat@plt+0x58a4>
  408d10:	b	408d18 <__fxstatat@plt+0x58a8>
  408d14:	b	4092a8 <__fxstatat@plt+0x5e38>
  408d18:	ldurb	w8, [x29, #-57]
  408d1c:	tbnz	w8, #0, 408d24 <__fxstatat@plt+0x58b4>
  408d20:	b	408d60 <__fxstatat@plt+0x58f0>
  408d24:	ldr	x8, [x19, #1136]
  408d28:	ldr	x9, [x8, #872]
  408d2c:	ldr	x9, [x9, #64]
  408d30:	cbz	x9, 408d60 <__fxstatat@plt+0x58f0>
  408d34:	ldr	x8, [x19, #1136]
  408d38:	ldr	x0, [x8, #904]
  408d3c:	add	x1, x19, #0x4c0
  408d40:	bl	41dc88 <__fxstatat@plt+0x1a818>
  408d44:	cbnz	w0, 408d60 <__fxstatat@plt+0x58f0>
  408d48:	ldr	x8, [x19, #1136]
  408d4c:	ldr	x9, [x8, #872]
  408d50:	ldr	x0, [x9, #64]
  408d54:	ldr	x1, [x8, #904]
  408d58:	add	x2, x19, #0x4c0
  408d5c:	bl	40f808 <__fxstatat@plt+0xc398>
  408d60:	ldr	x8, [x19, #1136]
  408d64:	ldr	x9, [x8, #872]
  408d68:	ldrb	w10, [x9, #23]
  408d6c:	tbnz	w10, #0, 408d74 <__fxstatat@plt+0x5904>
  408d70:	b	408d94 <__fxstatat@plt+0x5924>
  408d74:	ldr	w8, [x19, #1924]
  408d78:	and	w8, w8, #0xf000
  408d7c:	cmp	w8, #0x4, lsl #12
  408d80:	b.eq	408d94 <__fxstatat@plt+0x5924>  // b.none
  408d84:	ldrb	w8, [x19, #1887]
  408d88:	and	w8, w8, #0x1
  408d8c:	sturb	w8, [x29, #-1]
  408d90:	b	4093d0 <__fxstatat@plt+0x5f60>
  408d94:	ldrb	w8, [x19, #1886]
  408d98:	tbnz	w8, #0, 408da0 <__fxstatat@plt+0x5930>
  408d9c:	b	408db0 <__fxstatat@plt+0x5940>
  408da0:	ldrb	w8, [x19, #1887]
  408da4:	and	w8, w8, #0x1
  408da8:	sturb	w8, [x29, #-1]
  408dac:	b	4093d0 <__fxstatat@plt+0x5f60>
  408db0:	ldr	x8, [x19, #1136]
  408db4:	ldr	x9, [x8, #872]
  408db8:	ldrb	w10, [x9, #31]
  408dbc:	tbnz	w10, #0, 408dc4 <__fxstatat@plt+0x5954>
  408dc0:	b	408eac <__fxstatat@plt+0x5a3c>
  408dc4:	sub	x8, x29, #0xd8
  408dc8:	mov	x0, x8
  408dcc:	str	x8, [x19, #160]
  408dd0:	bl	416ac4 <__fxstatat@plt+0x13654>
  408dd4:	str	x0, [x19, #1168]
  408dd8:	str	x1, [x19, #1176]
  408ddc:	ldr	q0, [x19, #1168]
  408de0:	str	q0, [x19, #1184]
  408de4:	ldr	x0, [x19, #160]
  408de8:	bl	416b0c <__fxstatat@plt+0x1369c>
  408dec:	str	x0, [x19, #1152]
  408df0:	str	x1, [x19, #1160]
  408df4:	ldr	q0, [x19, #1152]
  408df8:	str	q0, [x19, #1200]
  408dfc:	ldrb	w9, [x19, #1885]
  408e00:	tbnz	w9, #0, 408e08 <__fxstatat@plt+0x5998>
  408e04:	b	408e20 <__fxstatat@plt+0x59b0>
  408e08:	ldr	x8, [x19, #1136]
  408e0c:	ldr	x0, [x8, #904]
  408e10:	add	x1, x19, #0x4a0
  408e14:	bl	40b810 <__fxstatat@plt+0x83a0>
  408e18:	str	w0, [x19, #156]
  408e1c:	b	408e34 <__fxstatat@plt+0x59c4>
  408e20:	ldr	x8, [x19, #1136]
  408e24:	ldr	x0, [x8, #904]
  408e28:	add	x1, x19, #0x4a0
  408e2c:	bl	4182d0 <__fxstatat@plt+0x14e60>
  408e30:	str	w0, [x19, #156]
  408e34:	ldr	w8, [x19, #156]
  408e38:	cbz	w8, 408eac <__fxstatat@plt+0x5a3c>
  408e3c:	bl	403380 <__errno_location@plt>
  408e40:	ldr	w1, [x0]
  408e44:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  408e48:	add	x0, x0, #0x956
  408e4c:	str	w1, [x19, #152]
  408e50:	bl	4033f0 <gettext@plt>
  408e54:	ldr	x8, [x19, #1136]
  408e58:	ldr	x1, [x8, #904]
  408e5c:	mov	w9, #0x4                   	// #4
  408e60:	str	x0, [x19, #144]
  408e64:	mov	w0, w9
  408e68:	bl	414c80 <__fxstatat@plt+0x11810>
  408e6c:	mov	w9, wzr
  408e70:	str	x0, [x19, #136]
  408e74:	mov	w0, w9
  408e78:	ldr	w1, [x19, #152]
  408e7c:	ldr	x2, [x19, #144]
  408e80:	ldr	x3, [x19, #136]
  408e84:	bl	402c30 <error@plt>
  408e88:	ldr	x8, [x19, #1136]
  408e8c:	ldr	x10, [x8, #872]
  408e90:	ldrb	w9, [x10, #36]
  408e94:	tbnz	w9, #0, 408e9c <__fxstatat@plt+0x5a2c>
  408e98:	b	408eac <__fxstatat@plt+0x5a3c>
  408e9c:	mov	w8, wzr
  408ea0:	and	w8, w8, #0x1
  408ea4:	sturb	w8, [x29, #-1]
  408ea8:	b	4093d0 <__fxstatat@plt+0x5f60>
  408eac:	ldrb	w8, [x19, #1885]
  408eb0:	tbnz	w8, #0, 408f58 <__fxstatat@plt+0x5ae8>
  408eb4:	ldr	x8, [x19, #1136]
  408eb8:	ldr	x9, [x8, #872]
  408ebc:	ldrb	w10, [x9, #29]
  408ec0:	tbnz	w10, #0, 408ec8 <__fxstatat@plt+0x5a58>
  408ec4:	b	408f58 <__fxstatat@plt+0x5ae8>
  408ec8:	ldurb	w8, [x29, #-25]
  408ecc:	tbnz	w8, #0, 408ef0 <__fxstatat@plt+0x5a80>
  408ed0:	ldur	w8, [x29, #-192]
  408ed4:	ldr	w9, [x19, #1952]
  408ed8:	cmp	w8, w9
  408edc:	b.ne	408ef0 <__fxstatat@plt+0x5a80>  // b.any
  408ee0:	ldur	w8, [x29, #-188]
  408ee4:	ldr	w9, [x19, #1956]
  408ee8:	cmp	w8, w9
  408eec:	b.eq	408f58 <__fxstatat@plt+0x5ae8>  // b.none
  408ef0:	ldr	x8, [x19, #1136]
  408ef4:	ldr	x0, [x8, #872]
  408ef8:	ldr	x1, [x8, #904]
  408efc:	ldurb	w9, [x29, #-25]
  408f00:	mov	w10, #0xffffffff            	// #-1
  408f04:	mov	w2, w10
  408f08:	sub	x3, x29, #0xd8
  408f0c:	and	w4, w9, #0x1
  408f10:	add	x5, x19, #0x788
  408f14:	str	w10, [x19, #132]
  408f18:	bl	40b860 <__fxstatat@plt+0x83f0>
  408f1c:	ldr	w9, [x19, #132]
  408f20:	cmp	w0, w9
  408f24:	str	w0, [x19, #128]
  408f28:	b.eq	408f3c <__fxstatat@plt+0x5acc>  // b.none
  408f2c:	b	408f30 <__fxstatat@plt+0x5ac0>
  408f30:	ldr	w8, [x19, #128]
  408f34:	cbz	w8, 408f4c <__fxstatat@plt+0x5adc>
  408f38:	b	408f58 <__fxstatat@plt+0x5ae8>
  408f3c:	mov	w8, wzr
  408f40:	and	w8, w8, #0x1
  408f44:	sturb	w8, [x29, #-1]
  408f48:	b	4093d0 <__fxstatat@plt+0x5f60>
  408f4c:	ldr	w8, [x19, #1924]
  408f50:	and	w8, w8, #0xfffff1ff
  408f54:	str	w8, [x19, #1924]
  408f58:	ldr	x8, [x19, #1136]
  408f5c:	ldr	x9, [x8, #872]
  408f60:	ldrb	w10, [x9, #39]
  408f64:	tbnz	w10, #0, 408f6c <__fxstatat@plt+0x5afc>
  408f68:	b	408fb4 <__fxstatat@plt+0x5b44>
  408f6c:	ldr	x8, [x19, #1136]
  408f70:	ldr	x0, [x8, #912]
  408f74:	ldr	x2, [x8, #904]
  408f78:	ldr	x4, [x8, #872]
  408f7c:	mov	w9, #0xffffffff            	// #-1
  408f80:	mov	w1, w9
  408f84:	mov	w3, w9
  408f88:	bl	40bb38 <__fxstatat@plt+0x86c8>
  408f8c:	tbnz	w0, #0, 408fb4 <__fxstatat@plt+0x5b44>
  408f90:	ldr	x8, [x19, #1136]
  408f94:	ldr	x9, [x8, #872]
  408f98:	ldrb	w10, [x9, #40]
  408f9c:	tbnz	w10, #0, 408fa4 <__fxstatat@plt+0x5b34>
  408fa0:	b	408fb4 <__fxstatat@plt+0x5b44>
  408fa4:	mov	w8, wzr
  408fa8:	and	w8, w8, #0x1
  408fac:	sturb	w8, [x29, #-1]
  408fb0:	b	4093d0 <__fxstatat@plt+0x5f60>
  408fb4:	ldrb	w8, [x19, #1885]
  408fb8:	tbnz	w8, #0, 408fc0 <__fxstatat@plt+0x5b50>
  408fbc:	b	408fd0 <__fxstatat@plt+0x5b60>
  408fc0:	ldrb	w8, [x19, #1887]
  408fc4:	and	w8, w8, #0x1
  408fc8:	sturb	w8, [x29, #-1]
  408fcc:	b	4093d0 <__fxstatat@plt+0x5f60>
  408fd0:	ldr	x8, [x19, #1136]
  408fd4:	ldr	x0, [x8, #904]
  408fd8:	mov	w1, #0xffffffff            	// #-1
  408fdc:	sub	x2, x29, #0xd8
  408fe0:	bl	40bd5c <__fxstatat@plt+0x88ec>
  408fe4:	ldr	x8, [x19, #1136]
  408fe8:	ldr	x9, [x8, #872]
  408fec:	ldrb	w10, [x9, #30]
  408ff0:	tbnz	w10, #0, 409008 <__fxstatat@plt+0x5b98>
  408ff4:	ldr	x8, [x19, #1136]
  408ff8:	ldr	x9, [x8, #872]
  408ffc:	ldrb	w10, [x9, #24]
  409000:	tbnz	w10, #0, 409008 <__fxstatat@plt+0x5b98>
  409004:	b	409054 <__fxstatat@plt+0x5be4>
  409008:	ldr	x8, [x19, #1136]
  40900c:	ldr	x0, [x8, #912]
  409010:	ldr	x2, [x8, #904]
  409014:	ldr	w4, [x19, #1924]
  409018:	mov	w9, #0xffffffff            	// #-1
  40901c:	mov	w1, w9
  409020:	mov	w3, w9
  409024:	bl	40e134 <__fxstatat@plt+0xacc4>
  409028:	cbz	w0, 409050 <__fxstatat@plt+0x5be0>
  40902c:	ldr	x8, [x19, #1136]
  409030:	ldr	x9, [x8, #872]
  409034:	ldrb	w10, [x9, #36]
  409038:	tbnz	w10, #0, 409040 <__fxstatat@plt+0x5bd0>
  40903c:	b	409050 <__fxstatat@plt+0x5be0>
  409040:	mov	w8, wzr
  409044:	and	w8, w8, #0x1
  409048:	sturb	w8, [x29, #-1]
  40904c:	b	4093d0 <__fxstatat@plt+0x5f60>
  409050:	b	409298 <__fxstatat@plt+0x5e28>
  409054:	ldr	x8, [x19, #1136]
  409058:	ldr	x9, [x8, #872]
  40905c:	ldrb	w10, [x9, #43]
  409060:	tbnz	w10, #0, 409068 <__fxstatat@plt+0x5bf8>
  409064:	b	409098 <__fxstatat@plt+0x5c28>
  409068:	ldr	x8, [x19, #1136]
  40906c:	ldr	x0, [x8, #904]
  409070:	ldr	x9, [x8, #872]
  409074:	ldr	w2, [x9, #16]
  409078:	mov	w1, #0xffffffff            	// #-1
  40907c:	bl	40e234 <__fxstatat@plt+0xadc4>
  409080:	cbz	w0, 409094 <__fxstatat@plt+0x5c24>
  409084:	mov	w8, wzr
  409088:	and	w8, w8, #0x1
  40908c:	sturb	w8, [x29, #-1]
  409090:	b	4093d0 <__fxstatat@plt+0x5f60>
  409094:	b	409298 <__fxstatat@plt+0x5e28>
  409098:	ldr	x8, [x19, #1136]
  40909c:	ldr	x9, [x8, #872]
  4090a0:	ldrb	w10, [x9, #32]
  4090a4:	tbnz	w10, #0, 4090ac <__fxstatat@plt+0x5c3c>
  4090a8:	b	409140 <__fxstatat@plt+0x5cd0>
  4090ac:	ldurb	w8, [x29, #-25]
  4090b0:	tbnz	w8, #0, 4090b8 <__fxstatat@plt+0x5c48>
  4090b4:	b	409140 <__fxstatat@plt+0x5cd0>
  4090b8:	ldr	w8, [x19, #1924]
  4090bc:	and	w8, w8, #0xf000
  4090c0:	mov	w9, #0x1                   	// #1
  4090c4:	cmp	w8, #0x4, lsl #12
  4090c8:	str	w9, [x19, #124]
  4090cc:	b.eq	4090e4 <__fxstatat@plt+0x5c74>  // b.none
  4090d0:	ldr	w8, [x19, #1924]
  4090d4:	and	w8, w8, #0xf000
  4090d8:	cmp	w8, #0xc, lsl #12
  4090dc:	cset	w8, eq  // eq = none
  4090e0:	str	w8, [x19, #124]
  4090e4:	ldr	w8, [x19, #124]
  4090e8:	mov	w9, #0x1b6                 	// #438
  4090ec:	mov	w10, #0x1ff                 	// #511
  4090f0:	tst	w8, #0x1
  4090f4:	csel	w8, w10, w9, ne  // ne = any
  4090f8:	str	w8, [x19, #1148]
  4090fc:	ldr	x11, [x19, #1136]
  409100:	ldr	x0, [x11, #904]
  409104:	ldr	w8, [x19, #1148]
  409108:	str	x0, [x19, #112]
  40910c:	str	w8, [x19, #108]
  409110:	bl	4094b0 <__fxstatat@plt+0x6040>
  409114:	mov	w1, #0xffffffff            	// #-1
  409118:	ldr	w8, [x19, #108]
  40911c:	bic	w2, w8, w0
  409120:	ldr	x0, [x19, #112]
  409124:	bl	40e234 <__fxstatat@plt+0xadc4>
  409128:	cbz	w0, 40913c <__fxstatat@plt+0x5ccc>
  40912c:	mov	w8, wzr
  409130:	and	w8, w8, #0x1
  409134:	sturb	w8, [x29, #-1]
  409138:	b	4093d0 <__fxstatat@plt+0x5f60>
  40913c:	b	409298 <__fxstatat@plt+0x5e28>
  409140:	ldr	w8, [x19, #1912]
  409144:	cbz	w8, 409200 <__fxstatat@plt+0x5d90>
  409148:	bl	4094b0 <__fxstatat@plt+0x6040>
  40914c:	ldr	w8, [x19, #1912]
  409150:	bic	w8, w8, w0
  409154:	str	w8, [x19, #1912]
  409158:	ldr	w8, [x19, #1912]
  40915c:	cbz	w8, 409200 <__fxstatat@plt+0x5d90>
  409160:	ldrb	w8, [x19, #1911]
  409164:	tbnz	w8, #0, 409200 <__fxstatat@plt+0x5d90>
  409168:	ldurb	w8, [x29, #-25]
  40916c:	tbnz	w8, #0, 409174 <__fxstatat@plt+0x5d04>
  409170:	b	4091e0 <__fxstatat@plt+0x5d70>
  409174:	ldr	x8, [x19, #1136]
  409178:	ldr	x0, [x8, #904]
  40917c:	add	x1, x19, #0x788
  409180:	bl	41dc88 <__fxstatat@plt+0x1a818>
  409184:	cbz	w0, 4091e0 <__fxstatat@plt+0x5d70>
  409188:	bl	403380 <__errno_location@plt>
  40918c:	ldr	w1, [x0]
  409190:	ldr	x0, [x19, #1128]
  409194:	str	w1, [x19, #104]
  409198:	bl	4033f0 <gettext@plt>
  40919c:	ldr	x8, [x19, #1136]
  4091a0:	ldr	x1, [x8, #904]
  4091a4:	mov	w9, #0x4                   	// #4
  4091a8:	str	x0, [x19, #96]
  4091ac:	mov	w0, w9
  4091b0:	bl	414c80 <__fxstatat@plt+0x11810>
  4091b4:	mov	w9, wzr
  4091b8:	str	x0, [x19, #88]
  4091bc:	mov	w0, w9
  4091c0:	ldr	w1, [x19, #104]
  4091c4:	ldr	x2, [x19, #96]
  4091c8:	ldr	x3, [x19, #88]
  4091cc:	bl	402c30 <error@plt>
  4091d0:	mov	w9, wzr
  4091d4:	and	w9, w9, #0x1
  4091d8:	sturb	w9, [x29, #-1]
  4091dc:	b	4093d0 <__fxstatat@plt+0x5f60>
  4091e0:	ldr	w8, [x19, #1944]
  4091e4:	str	w8, [x19, #1920]
  4091e8:	ldr	w8, [x19, #1912]
  4091ec:	ldr	w9, [x19, #1920]
  4091f0:	bic	w8, w8, w9
  4091f4:	cbz	w8, 409200 <__fxstatat@plt+0x5d90>
  4091f8:	mov	w8, #0x1                   	// #1
  4091fc:	strb	w8, [x19, #1911]
  409200:	ldrb	w8, [x19, #1911]
  409204:	tbnz	w8, #0, 40920c <__fxstatat@plt+0x5d9c>
  409208:	b	409298 <__fxstatat@plt+0x5e28>
  40920c:	ldr	x8, [x19, #1136]
  409210:	ldr	x0, [x8, #904]
  409214:	ldr	w9, [x19, #1920]
  409218:	ldr	w10, [x19, #1912]
  40921c:	orr	w1, w9, w10
  409220:	bl	402e60 <chmod@plt>
  409224:	cbz	w0, 409298 <__fxstatat@plt+0x5e28>
  409228:	bl	403380 <__errno_location@plt>
  40922c:	ldr	w1, [x0]
  409230:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  409234:	add	x0, x0, #0x96e
  409238:	str	w1, [x19, #84]
  40923c:	bl	4033f0 <gettext@plt>
  409240:	ldr	x8, [x19, #1136]
  409244:	ldr	x1, [x8, #904]
  409248:	mov	w9, #0x4                   	// #4
  40924c:	str	x0, [x19, #72]
  409250:	mov	w0, w9
  409254:	bl	414c80 <__fxstatat@plt+0x11810>
  409258:	mov	w9, wzr
  40925c:	str	x0, [x19, #64]
  409260:	mov	w0, w9
  409264:	ldr	w1, [x19, #84]
  409268:	ldr	x2, [x19, #72]
  40926c:	ldr	x3, [x19, #64]
  409270:	bl	402c30 <error@plt>
  409274:	ldr	x8, [x19, #1136]
  409278:	ldr	x10, [x8, #872]
  40927c:	ldrb	w9, [x10, #36]
  409280:	tbnz	w9, #0, 409288 <__fxstatat@plt+0x5e18>
  409284:	b	409298 <__fxstatat@plt+0x5e28>
  409288:	mov	w8, wzr
  40928c:	and	w8, w8, #0x1
  409290:	sturb	w8, [x29, #-1]
  409294:	b	4093d0 <__fxstatat@plt+0x5f60>
  409298:	ldrb	w8, [x19, #1887]
  40929c:	and	w8, w8, #0x1
  4092a0:	sturb	w8, [x29, #-1]
  4092a4:	b	4093d0 <__fxstatat@plt+0x5f60>
  4092a8:	ldr	x8, [x19, #1136]
  4092ac:	ldr	x9, [x8, #872]
  4092b0:	ldrb	w10, [x9, #37]
  4092b4:	tbnz	w10, #0, 4092bc <__fxstatat@plt+0x5e4c>
  4092b8:	b	4092c0 <__fxstatat@plt+0x5e50>
  4092bc:	bl	40b7b8 <__fxstatat@plt+0x8348>
  4092c0:	ldr	x8, [x19, #1136]
  4092c4:	ldr	x9, [x8, #552]
  4092c8:	cbnz	x9, 4092dc <__fxstatat@plt+0x5e6c>
  4092cc:	ldr	x8, [x19, #1136]
  4092d0:	ldr	x0, [x8, #720]
  4092d4:	ldr	x1, [x8, #712]
  4092d8:	bl	40d304 <__fxstatat@plt+0x9e94>
  4092dc:	ldr	x8, [x19, #1136]
  4092e0:	ldr	x9, [x8, #544]
  4092e4:	cbz	x9, 4093c4 <__fxstatat@plt+0x5f54>
  4092e8:	ldr	x8, [x19, #1136]
  4092ec:	ldr	x0, [x8, #544]
  4092f0:	ldr	x1, [x8, #904]
  4092f4:	bl	4031f0 <rename@plt>
  4092f8:	cbz	w0, 40934c <__fxstatat@plt+0x5edc>
  4092fc:	bl	403380 <__errno_location@plt>
  409300:	ldr	w1, [x0]
  409304:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  409308:	add	x0, x0, #0x98c
  40930c:	str	w1, [x19, #60]
  409310:	bl	4033f0 <gettext@plt>
  409314:	ldr	x8, [x19, #1136]
  409318:	ldr	x1, [x8, #904]
  40931c:	mov	w9, #0x4                   	// #4
  409320:	str	x0, [x19, #48]
  409324:	mov	w0, w9
  409328:	bl	414c80 <__fxstatat@plt+0x11810>
  40932c:	mov	w9, wzr
  409330:	str	x0, [x19, #40]
  409334:	mov	w0, w9
  409338:	ldr	w1, [x19, #60]
  40933c:	ldr	x2, [x19, #48]
  409340:	ldr	x3, [x19, #40]
  409344:	bl	402c30 <error@plt>
  409348:	b	4093c4 <__fxstatat@plt+0x5f54>
  40934c:	ldr	x8, [x19, #1136]
  409350:	ldr	x9, [x8, #872]
  409354:	ldrb	w10, [x9, #46]
  409358:	tbnz	w10, #0, 409360 <__fxstatat@plt+0x5ef0>
  40935c:	b	4093c4 <__fxstatat@plt+0x5f54>
  409360:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  409364:	add	x0, x0, #0x9a0
  409368:	bl	4033f0 <gettext@plt>
  40936c:	ldr	x8, [x19, #1136]
  409370:	ldr	x2, [x8, #544]
  409374:	mov	w9, wzr
  409378:	str	x0, [x19, #32]
  40937c:	mov	w0, w9
  409380:	mov	w9, #0x4                   	// #4
  409384:	mov	w1, w9
  409388:	str	w9, [x19, #28]
  40938c:	bl	414b90 <__fxstatat@plt+0x11720>
  409390:	ldr	x8, [x19, #1136]
  409394:	ldr	x2, [x8, #904]
  409398:	mov	w9, #0x1                   	// #1
  40939c:	str	x0, [x19, #16]
  4093a0:	mov	w0, w9
  4093a4:	ldr	w1, [x19, #28]
  4093a8:	bl	414b90 <__fxstatat@plt+0x11720>
  4093ac:	ldr	x2, [x19, #32]
  4093b0:	str	x0, [x19, #8]
  4093b4:	mov	x0, x2
  4093b8:	ldr	x1, [x19, #16]
  4093bc:	ldr	x2, [x19, #8]
  4093c0:	bl	403360 <printf@plt>
  4093c4:	mov	w8, wzr
  4093c8:	and	w8, w8, #0x1
  4093cc:	sturb	w8, [x29, #-1]
  4093d0:	ldurb	w8, [x29, #-1]
  4093d4:	and	w0, w8, #0x1
  4093d8:	mov	sp, x29
  4093dc:	ldp	x28, x19, [sp, #16]
  4093e0:	ldp	x29, x30, [sp], #32
  4093e4:	ret
  4093e8:	sub	sp, sp, #0x20
  4093ec:	stp	x29, x30, [sp, #16]
  4093f0:	add	x29, sp, #0x10
  4093f4:	mov	x2, #0x50                  	// #80
  4093f8:	mov	w8, wzr
  4093fc:	mov	w9, #0xffffffff            	// #-1
  409400:	str	x0, [sp, #8]
  409404:	ldr	x0, [sp, #8]
  409408:	mov	w1, w8
  40940c:	str	w9, [sp, #4]
  409410:	bl	402ee0 <memset@plt>
  409414:	bl	402c70 <geteuid@plt>
  409418:	cmp	w0, #0x0
  40941c:	cset	w8, eq  // eq = none
  409420:	ldr	x10, [sp, #8]
  409424:	mov	w9, #0x1                   	// #1
  409428:	and	w9, w8, w9
  40942c:	strb	w9, [x10, #27]
  409430:	ldr	x10, [sp, #8]
  409434:	and	w8, w8, #0x1
  409438:	strb	w8, [x10, #26]
  40943c:	ldr	x10, [sp, #8]
  409440:	ldr	w8, [sp, #4]
  409444:	str	w8, [x10, #52]
  409448:	ldp	x29, x30, [sp, #16]
  40944c:	add	sp, sp, #0x20
  409450:	ret
  409454:	sub	sp, sp, #0x20
  409458:	stp	x29, x30, [sp, #16]
  40945c:	add	x29, sp, #0x10
  409460:	str	x0, [sp, #8]
  409464:	bl	403380 <__errno_location@plt>
  409468:	ldr	w8, [x0]
  40946c:	cmp	w8, #0x1
  409470:	b.eq	40948c <__fxstatat@plt+0x601c>  // b.none
  409474:	bl	403380 <__errno_location@plt>
  409478:	ldr	w8, [x0]
  40947c:	mov	w9, #0x0                   	// #0
  409480:	cmp	w8, #0x16
  409484:	str	w9, [sp, #4]
  409488:	b.ne	40949c <__fxstatat@plt+0x602c>  // b.any
  40948c:	ldr	x8, [sp, #8]
  409490:	ldrb	w9, [x8, #26]
  409494:	eor	w9, w9, #0x1
  409498:	str	w9, [sp, #4]
  40949c:	ldr	w8, [sp, #4]
  4094a0:	and	w0, w8, #0x1
  4094a4:	ldp	x29, x30, [sp, #16]
  4094a8:	add	sp, sp, #0x20
  4094ac:	ret
  4094b0:	sub	sp, sp, #0x20
  4094b4:	stp	x29, x30, [sp, #16]
  4094b8:	add	x29, sp, #0x10
  4094bc:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  4094c0:	add	x8, x8, #0x4a0
  4094c4:	mov	w9, #0xffffffff            	// #-1
  4094c8:	ldr	w10, [x8]
  4094cc:	cmp	w10, w9
  4094d0:	str	x8, [sp, #8]
  4094d4:	b.ne	4094f4 <__fxstatat@plt+0x6084>  // b.any
  4094d8:	mov	w8, wzr
  4094dc:	mov	w0, w8
  4094e0:	bl	403330 <umask@plt>
  4094e4:	ldr	x9, [sp, #8]
  4094e8:	str	w0, [x9]
  4094ec:	ldr	w0, [x9]
  4094f0:	bl	403330 <umask@plt>
  4094f4:	ldr	x8, [sp, #8]
  4094f8:	ldr	w0, [x8]
  4094fc:	ldp	x29, x30, [sp, #16]
  409500:	add	sp, sp, #0x20
  409504:	ret
  409508:	sub	sp, sp, #0x20
  40950c:	str	x0, [sp, #24]
  409510:	and	w8, w1, #0x1
  409514:	strb	w8, [sp, #23]
  409518:	ldr	x9, [sp, #24]
  40951c:	ldr	w8, [x9, #4]
  409520:	mov	w10, #0x1                   	// #1
  409524:	cmp	w8, #0x4
  409528:	str	w10, [sp, #16]
  40952c:	b.eq	409558 <__fxstatat@plt+0x60e8>  // b.none
  409530:	ldr	x8, [sp, #24]
  409534:	ldr	w9, [x8, #4]
  409538:	mov	w10, #0x0                   	// #0
  40953c:	cmp	w9, #0x3
  409540:	str	w10, [sp, #12]
  409544:	b.ne	409550 <__fxstatat@plt+0x60e0>  // b.any
  409548:	ldrb	w8, [sp, #23]
  40954c:	str	w8, [sp, #12]
  409550:	ldr	w8, [sp, #12]
  409554:	str	w8, [sp, #16]
  409558:	ldr	w8, [sp, #16]
  40955c:	and	w0, w8, #0x1
  409560:	add	sp, sp, #0x20
  409564:	ret
  409568:	sub	sp, sp, #0x1a0
  40956c:	stp	x29, x30, [sp, #384]
  409570:	str	x28, [sp, #400]
  409574:	add	x29, sp, #0x180
  409578:	add	x8, sp, #0xb8
  40957c:	str	x0, [x8, #184]
  409580:	str	x1, [x8, #176]
  409584:	str	x2, [x8, #168]
  409588:	str	x3, [x8, #160]
  40958c:	str	x4, [x8, #152]
  409590:	str	x5, [x8, #144]
  409594:	ldr	x9, [x8, #176]
  409598:	ldr	x9, [x9, #8]
  40959c:	ldr	x10, [x8, #160]
  4095a0:	ldr	x10, [x10, #8]
  4095a4:	mov	w11, #0x0                   	// #0
  4095a8:	cmp	x9, x10
  4095ac:	str	x8, [sp, #24]
  4095b0:	str	w11, [sp, #20]
  4095b4:	b.ne	4095d8 <__fxstatat@plt+0x6168>  // b.any
  4095b8:	ldr	x8, [sp, #24]
  4095bc:	ldr	x9, [x8, #176]
  4095c0:	ldr	x9, [x9]
  4095c4:	ldr	x10, [x8, #160]
  4095c8:	ldr	x10, [x10]
  4095cc:	cmp	x9, x10
  4095d0:	cset	w11, eq  // eq = none
  4095d4:	str	w11, [sp, #20]
  4095d8:	ldr	w8, [sp, #20]
  4095dc:	and	w8, w8, #0x1
  4095e0:	strb	w8, [sp, #54]
  4095e4:	ldr	x9, [sp, #24]
  4095e8:	ldr	x10, [x9, #144]
  4095ec:	mov	w8, #0x0                   	// #0
  4095f0:	strb	w8, [x10]
  4095f4:	ldrb	w8, [sp, #54]
  4095f8:	tbnz	w8, #0, 409600 <__fxstatat@plt+0x6190>
  4095fc:	b	409634 <__fxstatat@plt+0x61c4>
  409600:	ldr	x8, [sp, #24]
  409604:	ldr	x9, [x8, #152]
  409608:	ldrb	w10, [x9, #23]
  40960c:	tbnz	w10, #0, 409614 <__fxstatat@plt+0x61a4>
  409610:	b	409634 <__fxstatat@plt+0x61c4>
  409614:	ldr	x8, [sp, #24]
  409618:	ldr	x9, [x8, #144]
  40961c:	mov	w10, #0x1                   	// #1
  409620:	strb	w10, [x9]
  409624:	mov	w10, #0x1                   	// #1
  409628:	and	w10, w10, #0x1
  40962c:	sturb	w10, [x29, #-1]
  409630:	b	409c54 <__fxstatat@plt+0x67e4>
  409634:	ldr	x8, [sp, #24]
  409638:	ldr	x9, [x8, #152]
  40963c:	ldr	w10, [x9, #4]
  409640:	cmp	w10, #0x2
  409644:	b.ne	40972c <__fxstatat@plt+0x62bc>  // b.any
  409648:	ldrb	w8, [sp, #54]
  40964c:	and	w8, w8, #0x1
  409650:	strb	w8, [sp, #55]
  409654:	ldr	x9, [sp, #24]
  409658:	ldr	x10, [x9, #176]
  40965c:	ldr	w8, [x10, #16]
  409660:	and	w8, w8, #0xf000
  409664:	cmp	w8, #0xa, lsl #12
  409668:	b.ne	409714 <__fxstatat@plt+0x62a4>  // b.any
  40966c:	ldr	x8, [sp, #24]
  409670:	ldr	x9, [x8, #160]
  409674:	ldr	w10, [x9, #16]
  409678:	and	w10, w10, #0xf000
  40967c:	cmp	w10, #0xa, lsl #12
  409680:	b.ne	409714 <__fxstatat@plt+0x62a4>  // b.any
  409684:	ldr	x8, [sp, #24]
  409688:	ldr	x0, [x8, #184]
  40968c:	ldr	x1, [x8, #168]
  409690:	bl	4156fc <__fxstatat@plt+0x1228c>
  409694:	and	w9, w0, #0x1
  409698:	strb	w9, [sp, #53]
  40969c:	ldrb	w9, [sp, #53]
  4096a0:	tbnz	w9, #0, 4096fc <__fxstatat@plt+0x628c>
  4096a4:	ldr	x8, [sp, #24]
  4096a8:	ldr	x9, [x8, #152]
  4096ac:	ldr	w10, [x9]
  4096b0:	cbz	w10, 4096c4 <__fxstatat@plt+0x6254>
  4096b4:	mov	w8, #0x1                   	// #1
  4096b8:	and	w8, w8, #0x1
  4096bc:	sturb	w8, [x29, #-1]
  4096c0:	b	409c54 <__fxstatat@plt+0x67e4>
  4096c4:	ldrb	w8, [sp, #55]
  4096c8:	tbnz	w8, #0, 4096d0 <__fxstatat@plt+0x6260>
  4096cc:	b	4096fc <__fxstatat@plt+0x628c>
  4096d0:	ldr	x8, [sp, #24]
  4096d4:	ldr	x9, [x8, #144]
  4096d8:	mov	w10, #0x1                   	// #1
  4096dc:	strb	w10, [x9]
  4096e0:	ldr	x9, [x8, #152]
  4096e4:	ldrb	w10, [x9, #24]
  4096e8:	mov	w11, #0x1                   	// #1
  4096ec:	eor	w10, w10, #0x1
  4096f0:	and	w10, w10, w11
  4096f4:	sturb	w10, [x29, #-1]
  4096f8:	b	409c54 <__fxstatat@plt+0x67e4>
  4096fc:	ldrb	w8, [sp, #53]
  409700:	mov	w9, #0x1                   	// #1
  409704:	eor	w8, w8, #0x1
  409708:	and	w8, w8, w9
  40970c:	sturb	w8, [x29, #-1]
  409710:	b	409c54 <__fxstatat@plt+0x67e4>
  409714:	ldr	x8, [sp, #24]
  409718:	ldr	x9, [x8, #176]
  40971c:	str	x9, [x8, #136]
  409720:	ldr	x9, [x8, #160]
  409724:	str	x9, [x8, #128]
  409728:	b	409830 <__fxstatat@plt+0x63c0>
  40972c:	ldrb	w8, [sp, #54]
  409730:	tbnz	w8, #0, 409744 <__fxstatat@plt+0x62d4>
  409734:	mov	w8, #0x1                   	// #1
  409738:	and	w8, w8, #0x1
  40973c:	sturb	w8, [x29, #-1]
  409740:	b	409c54 <__fxstatat@plt+0x67e4>
  409744:	ldr	x8, [sp, #24]
  409748:	ldr	x0, [x8, #168]
  40974c:	add	x1, sp, #0xb8
  409750:	bl	41dc88 <__fxstatat@plt+0x1a818>
  409754:	cbnz	w0, 40976c <__fxstatat@plt+0x62fc>
  409758:	ldr	x8, [sp, #24]
  40975c:	ldr	x0, [x8, #184]
  409760:	add	x1, sp, #0x38
  409764:	bl	41dc88 <__fxstatat@plt+0x1a818>
  409768:	cbz	w0, 40977c <__fxstatat@plt+0x630c>
  40976c:	mov	w8, #0x1                   	// #1
  409770:	and	w8, w8, #0x1
  409774:	sturb	w8, [x29, #-1]
  409778:	b	409c54 <__fxstatat@plt+0x67e4>
  40977c:	add	x8, sp, #0x38
  409780:	ldr	x9, [sp, #24]
  409784:	str	x8, [x9, #136]
  409788:	add	x8, sp, #0xb8
  40978c:	str	x8, [x9, #128]
  409790:	ldr	x8, [x9, #136]
  409794:	ldr	x8, [x8, #8]
  409798:	ldr	x10, [x9, #128]
  40979c:	ldr	x10, [x10, #8]
  4097a0:	mov	w11, #0x0                   	// #0
  4097a4:	cmp	x8, x10
  4097a8:	str	w11, [sp, #16]
  4097ac:	b.ne	4097d0 <__fxstatat@plt+0x6360>  // b.any
  4097b0:	ldr	x8, [sp, #24]
  4097b4:	ldr	x9, [x8, #136]
  4097b8:	ldr	x9, [x9]
  4097bc:	ldr	x10, [x8, #128]
  4097c0:	ldr	x10, [x10]
  4097c4:	cmp	x9, x10
  4097c8:	cset	w11, eq  // eq = none
  4097cc:	str	w11, [sp, #16]
  4097d0:	ldr	w8, [sp, #16]
  4097d4:	and	w8, w8, #0x1
  4097d8:	strb	w8, [sp, #55]
  4097dc:	ldr	x9, [sp, #24]
  4097e0:	ldr	x10, [x9, #136]
  4097e4:	ldr	w8, [x10, #16]
  4097e8:	and	w8, w8, #0xf000
  4097ec:	cmp	w8, #0xa, lsl #12
  4097f0:	b.ne	409830 <__fxstatat@plt+0x63c0>  // b.any
  4097f4:	ldr	x8, [sp, #24]
  4097f8:	ldr	x9, [x8, #128]
  4097fc:	ldr	w10, [x9, #16]
  409800:	and	w10, w10, #0xf000
  409804:	cmp	w10, #0xa, lsl #12
  409808:	b.ne	409830 <__fxstatat@plt+0x63c0>  // b.any
  40980c:	ldr	x8, [sp, #24]
  409810:	ldr	x9, [x8, #152]
  409814:	ldrb	w10, [x9, #21]
  409818:	tbnz	w10, #0, 409820 <__fxstatat@plt+0x63b0>
  40981c:	b	409830 <__fxstatat@plt+0x63c0>
  409820:	mov	w8, #0x1                   	// #1
  409824:	and	w8, w8, #0x1
  409828:	sturb	w8, [x29, #-1]
  40982c:	b	409c54 <__fxstatat@plt+0x67e4>
  409830:	ldr	x8, [sp, #24]
  409834:	ldr	x9, [x8, #152]
  409838:	ldr	w10, [x9]
  40983c:	cbz	w10, 4098e0 <__fxstatat@plt+0x6470>
  409840:	ldrb	w8, [sp, #55]
  409844:	tbnz	w8, #0, 4098bc <__fxstatat@plt+0x644c>
  409848:	ldr	x8, [sp, #24]
  40984c:	ldr	x9, [x8, #152]
  409850:	ldrb	w10, [x9, #24]
  409854:	tbnz	w10, #0, 4098ac <__fxstatat@plt+0x643c>
  409858:	ldr	x8, [sp, #24]
  40985c:	ldr	x9, [x8, #152]
  409860:	ldr	w10, [x9, #4]
  409864:	cmp	w10, #0x2
  409868:	b.eq	4098ac <__fxstatat@plt+0x643c>  // b.none
  40986c:	ldr	x8, [sp, #24]
  409870:	ldr	x9, [x8, #136]
  409874:	ldr	w10, [x9, #16]
  409878:	and	w10, w10, #0xf000
  40987c:	cmp	w10, #0xa, lsl #12
  409880:	b.ne	4098ac <__fxstatat@plt+0x643c>  // b.any
  409884:	ldr	x8, [sp, #24]
  409888:	ldr	x9, [x8, #128]
  40988c:	ldr	w10, [x9, #16]
  409890:	and	w10, w10, #0xf000
  409894:	cmp	w10, #0xa, lsl #12
  409898:	b.eq	4098ac <__fxstatat@plt+0x643c>  // b.none
  40989c:	mov	w8, wzr
  4098a0:	and	w8, w8, #0x1
  4098a4:	sturb	w8, [x29, #-1]
  4098a8:	b	409c54 <__fxstatat@plt+0x67e4>
  4098ac:	mov	w8, #0x1                   	// #1
  4098b0:	and	w8, w8, #0x1
  4098b4:	sturb	w8, [x29, #-1]
  4098b8:	b	409c54 <__fxstatat@plt+0x67e4>
  4098bc:	ldr	x8, [sp, #24]
  4098c0:	ldr	x0, [x8, #184]
  4098c4:	ldr	x1, [x8, #168]
  4098c8:	bl	4156fc <__fxstatat@plt+0x1228c>
  4098cc:	mov	w9, #0x1                   	// #1
  4098d0:	eor	w10, w0, #0x1
  4098d4:	and	w9, w10, w9
  4098d8:	sturb	w9, [x29, #-1]
  4098dc:	b	409c54 <__fxstatat@plt+0x67e4>
  4098e0:	ldr	x8, [sp, #24]
  4098e4:	ldr	x9, [x8, #152]
  4098e8:	ldrb	w10, [x9, #24]
  4098ec:	tbnz	w10, #0, 409904 <__fxstatat@plt+0x6494>
  4098f0:	ldr	x8, [sp, #24]
  4098f4:	ldr	x9, [x8, #152]
  4098f8:	ldrb	w10, [x9, #21]
  4098fc:	tbnz	w10, #0, 409904 <__fxstatat@plt+0x6494>
  409900:	b	409984 <__fxstatat@plt+0x6514>
  409904:	ldr	x8, [sp, #24]
  409908:	ldr	x9, [x8, #128]
  40990c:	ldr	w10, [x9, #16]
  409910:	and	w10, w10, #0xf000
  409914:	cmp	w10, #0xa, lsl #12
  409918:	b.ne	40992c <__fxstatat@plt+0x64bc>  // b.any
  40991c:	mov	w8, #0x1                   	// #1
  409920:	and	w8, w8, #0x1
  409924:	sturb	w8, [x29, #-1]
  409928:	b	409c54 <__fxstatat@plt+0x67e4>
  40992c:	ldrb	w8, [sp, #55]
  409930:	tbnz	w8, #0, 409938 <__fxstatat@plt+0x64c8>
  409934:	b	409984 <__fxstatat@plt+0x6514>
  409938:	ldr	x8, [sp, #24]
  40993c:	ldr	x9, [x8, #128]
  409940:	ldr	w10, [x9, #20]
  409944:	mov	w11, #0x1                   	// #1
  409948:	cmp	w11, w10
  40994c:	b.cs	409984 <__fxstatat@plt+0x6514>  // b.hs, b.nlast
  409950:	ldr	x8, [sp, #24]
  409954:	ldr	x0, [x8, #184]
  409958:	ldr	x1, [x8, #168]
  40995c:	bl	4156fc <__fxstatat@plt+0x1228c>
  409960:	tbnz	w0, #0, 409984 <__fxstatat@plt+0x6514>
  409964:	ldr	x8, [sp, #24]
  409968:	ldr	x9, [x8, #152]
  40996c:	ldrb	w10, [x9, #24]
  409970:	mov	w11, #0x1                   	// #1
  409974:	eor	w10, w10, #0x1
  409978:	and	w10, w10, w11
  40997c:	sturb	w10, [x29, #-1]
  409980:	b	409c54 <__fxstatat@plt+0x67e4>
  409984:	ldr	x8, [sp, #24]
  409988:	ldr	x9, [x8, #136]
  40998c:	ldr	w10, [x9, #16]
  409990:	and	w10, w10, #0xf000
  409994:	cmp	w10, #0xa, lsl #12
  409998:	b.eq	409a30 <__fxstatat@plt+0x65c0>  // b.none
  40999c:	ldr	x8, [sp, #24]
  4099a0:	ldr	x9, [x8, #128]
  4099a4:	ldr	w10, [x9, #16]
  4099a8:	and	w10, w10, #0xf000
  4099ac:	cmp	w10, #0xa, lsl #12
  4099b0:	b.eq	409a30 <__fxstatat@plt+0x65c0>  // b.none
  4099b4:	ldr	x8, [sp, #24]
  4099b8:	ldr	x9, [x8, #136]
  4099bc:	ldr	x9, [x9, #8]
  4099c0:	ldr	x10, [x8, #128]
  4099c4:	ldr	x10, [x10, #8]
  4099c8:	cmp	x9, x10
  4099cc:	b.ne	4099ec <__fxstatat@plt+0x657c>  // b.any
  4099d0:	ldr	x8, [sp, #24]
  4099d4:	ldr	x9, [x8, #136]
  4099d8:	ldr	x9, [x9]
  4099dc:	ldr	x10, [x8, #128]
  4099e0:	ldr	x10, [x10]
  4099e4:	cmp	x9, x10
  4099e8:	b.eq	4099fc <__fxstatat@plt+0x658c>  // b.none
  4099ec:	mov	w8, #0x1                   	// #1
  4099f0:	and	w8, w8, #0x1
  4099f4:	sturb	w8, [x29, #-1]
  4099f8:	b	409c54 <__fxstatat@plt+0x67e4>
  4099fc:	ldr	x8, [sp, #24]
  409a00:	ldr	x9, [x8, #152]
  409a04:	ldrb	w10, [x9, #23]
  409a08:	tbnz	w10, #0, 409a10 <__fxstatat@plt+0x65a0>
  409a0c:	b	409a30 <__fxstatat@plt+0x65c0>
  409a10:	ldr	x8, [sp, #24]
  409a14:	ldr	x9, [x8, #144]
  409a18:	mov	w10, #0x1                   	// #1
  409a1c:	strb	w10, [x9]
  409a20:	mov	w10, #0x1                   	// #1
  409a24:	and	w10, w10, #0x1
  409a28:	sturb	w10, [x29, #-1]
  409a2c:	b	409c54 <__fxstatat@plt+0x67e4>
  409a30:	ldr	x8, [sp, #24]
  409a34:	ldr	x9, [x8, #152]
  409a38:	ldrb	w10, [x9, #24]
  409a3c:	tbnz	w10, #0, 409a44 <__fxstatat@plt+0x65d4>
  409a40:	b	409acc <__fxstatat@plt+0x665c>
  409a44:	ldr	x8, [sp, #24]
  409a48:	ldr	x9, [x8, #176]
  409a4c:	ldr	w10, [x9, #16]
  409a50:	and	w10, w10, #0xf000
  409a54:	cmp	w10, #0xa, lsl #12
  409a58:	b.ne	409acc <__fxstatat@plt+0x665c>  // b.any
  409a5c:	ldr	x8, [sp, #24]
  409a60:	ldr	x9, [x8, #128]
  409a64:	ldr	w10, [x9, #20]
  409a68:	mov	w11, #0x1                   	// #1
  409a6c:	cmp	w11, w10
  409a70:	b.cs	409acc <__fxstatat@plt+0x665c>  // b.hs, b.nlast
  409a74:	ldr	x8, [sp, #24]
  409a78:	ldr	x0, [x8, #184]
  409a7c:	bl	403060 <canonicalize_file_name@plt>
  409a80:	str	x0, [sp, #40]
  409a84:	ldr	x8, [sp, #40]
  409a88:	cbz	x8, 409acc <__fxstatat@plt+0x665c>
  409a8c:	ldr	x0, [sp, #40]
  409a90:	ldr	x8, [sp, #24]
  409a94:	ldr	x1, [x8, #168]
  409a98:	bl	4156fc <__fxstatat@plt+0x1228c>
  409a9c:	mov	w9, #0x1                   	// #1
  409aa0:	eor	w10, w0, #0x1
  409aa4:	and	w10, w10, w9
  409aa8:	strb	w10, [sp, #39]
  409aac:	ldr	x0, [sp, #40]
  409ab0:	str	w9, [sp, #12]
  409ab4:	bl	403140 <free@plt>
  409ab8:	ldrb	w9, [sp, #39]
  409abc:	ldr	w10, [sp, #12]
  409ac0:	and	w9, w9, w10
  409ac4:	sturb	w9, [x29, #-1]
  409ac8:	b	409c54 <__fxstatat@plt+0x67e4>
  409acc:	ldr	x8, [sp, #24]
  409ad0:	ldr	x9, [x8, #152]
  409ad4:	ldrb	w10, [x9, #44]
  409ad8:	tbnz	w10, #0, 409ae0 <__fxstatat@plt+0x6670>
  409adc:	b	409b08 <__fxstatat@plt+0x6698>
  409ae0:	ldr	x8, [sp, #24]
  409ae4:	ldr	x9, [x8, #128]
  409ae8:	ldr	w10, [x9, #16]
  409aec:	and	w10, w10, #0xf000
  409af0:	cmp	w10, #0xa, lsl #12
  409af4:	b.ne	409b08 <__fxstatat@plt+0x6698>  // b.any
  409af8:	mov	w8, #0x1                   	// #1
  409afc:	and	w8, w8, #0x1
  409b00:	sturb	w8, [x29, #-1]
  409b04:	b	409c54 <__fxstatat@plt+0x67e4>
  409b08:	ldr	x8, [sp, #24]
  409b0c:	ldr	x9, [x8, #152]
  409b10:	ldr	w10, [x9, #4]
  409b14:	cmp	w10, #0x2
  409b18:	b.ne	409c48 <__fxstatat@plt+0x67d8>  // b.any
  409b1c:	ldr	x8, [sp, #24]
  409b20:	ldr	x9, [x8, #136]
  409b24:	ldr	w10, [x9, #16]
  409b28:	and	w10, w10, #0xf000
  409b2c:	cmp	w10, #0xa, lsl #12
  409b30:	b.eq	409b4c <__fxstatat@plt+0x66dc>  // b.none
  409b34:	ldr	x8, [sp, #24]
  409b38:	ldr	x1, [x8, #136]
  409b3c:	add	x0, sp, #0x38
  409b40:	mov	x2, #0x80                  	// #128
  409b44:	bl	402bb0 <memcpy@plt>
  409b48:	b	409b70 <__fxstatat@plt+0x6700>
  409b4c:	ldr	x8, [sp, #24]
  409b50:	ldr	x0, [x8, #184]
  409b54:	add	x1, sp, #0x38
  409b58:	bl	41dc68 <__fxstatat@plt+0x1a7f8>
  409b5c:	cbz	w0, 409b70 <__fxstatat@plt+0x6700>
  409b60:	mov	w8, #0x1                   	// #1
  409b64:	and	w8, w8, #0x1
  409b68:	sturb	w8, [x29, #-1]
  409b6c:	b	409c54 <__fxstatat@plt+0x67e4>
  409b70:	ldr	x8, [sp, #24]
  409b74:	ldr	x9, [x8, #128]
  409b78:	ldr	w10, [x9, #16]
  409b7c:	and	w10, w10, #0xf000
  409b80:	cmp	w10, #0xa, lsl #12
  409b84:	b.eq	409ba0 <__fxstatat@plt+0x6730>  // b.none
  409b88:	ldr	x8, [sp, #24]
  409b8c:	ldr	x1, [x8, #128]
  409b90:	add	x0, sp, #0xb8
  409b94:	mov	x2, #0x80                  	// #128
  409b98:	bl	402bb0 <memcpy@plt>
  409b9c:	b	409bc4 <__fxstatat@plt+0x6754>
  409ba0:	ldr	x8, [sp, #24]
  409ba4:	ldr	x0, [x8, #168]
  409ba8:	add	x1, sp, #0xb8
  409bac:	bl	41dc68 <__fxstatat@plt+0x1a7f8>
  409bb0:	cbz	w0, 409bc4 <__fxstatat@plt+0x6754>
  409bb4:	mov	w8, #0x1                   	// #1
  409bb8:	and	w8, w8, #0x1
  409bbc:	sturb	w8, [x29, #-1]
  409bc0:	b	409c54 <__fxstatat@plt+0x67e4>
  409bc4:	ldr	x8, [sp, #64]
  409bc8:	ldr	x9, [sp, #24]
  409bcc:	ldr	x10, [x9, #8]
  409bd0:	cmp	x8, x10
  409bd4:	b.ne	409bec <__fxstatat@plt+0x677c>  // b.any
  409bd8:	ldr	x8, [sp, #56]
  409bdc:	ldr	x9, [sp, #24]
  409be0:	ldr	x10, [x9]
  409be4:	cmp	x8, x10
  409be8:	b.eq	409bfc <__fxstatat@plt+0x678c>  // b.none
  409bec:	mov	w8, #0x1                   	// #1
  409bf0:	and	w8, w8, #0x1
  409bf4:	sturb	w8, [x29, #-1]
  409bf8:	b	409c54 <__fxstatat@plt+0x67e4>
  409bfc:	ldr	x8, [sp, #24]
  409c00:	ldr	x9, [x8, #152]
  409c04:	ldrb	w10, [x9, #23]
  409c08:	tbnz	w10, #0, 409c10 <__fxstatat@plt+0x67a0>
  409c0c:	b	409c48 <__fxstatat@plt+0x67d8>
  409c10:	ldr	x8, [sp, #24]
  409c14:	ldr	x9, [x8, #128]
  409c18:	ldr	w10, [x9, #16]
  409c1c:	and	w10, w10, #0xf000
  409c20:	cmp	w10, #0xa, lsl #12
  409c24:	cset	w10, eq  // eq = none
  409c28:	mov	w11, #0x1                   	// #1
  409c2c:	eor	w10, w10, #0x1
  409c30:	ldr	x9, [x8, #144]
  409c34:	and	w10, w10, w11
  409c38:	strb	w10, [x9]
  409c3c:	and	w10, w11, w11
  409c40:	sturb	w10, [x29, #-1]
  409c44:	b	409c54 <__fxstatat@plt+0x67e4>
  409c48:	mov	w8, wzr
  409c4c:	and	w8, w8, #0x1
  409c50:	sturb	w8, [x29, #-1]
  409c54:	ldurb	w8, [x29, #-1]
  409c58:	and	w0, w8, #0x1
  409c5c:	ldr	x28, [sp, #400]
  409c60:	ldp	x29, x30, [sp, #384]
  409c64:	add	sp, sp, #0x1a0
  409c68:	ret
  409c6c:	sub	sp, sp, #0x70
  409c70:	stp	x29, x30, [sp, #96]
  409c74:	add	x29, sp, #0x60
  409c78:	mov	w8, #0x400                 	// #1024
  409c7c:	mov	w9, wzr
  409c80:	mov	w10, #0xffffff9c            	// #-100
  409c84:	mov	w6, #0xffffffff            	// #-1
  409c88:	mov	w11, #0x1                   	// #1
  409c8c:	stur	x0, [x29, #-16]
  409c90:	stur	x1, [x29, #-24]
  409c94:	and	w12, w2, w11
  409c98:	sturb	w12, [x29, #-25]
  409c9c:	and	w12, w3, w11
  409ca0:	sturb	w12, [x29, #-26]
  409ca4:	and	w11, w4, w11
  409ca8:	sturb	w11, [x29, #-27]
  409cac:	ldur	x1, [x29, #-16]
  409cb0:	ldur	x3, [x29, #-24]
  409cb4:	ldurb	w11, [x29, #-27]
  409cb8:	tst	w11, #0x1
  409cbc:	csel	w4, w8, w9, ne  // ne = any
  409cc0:	ldurb	w8, [x29, #-25]
  409cc4:	mov	w0, w10
  409cc8:	mov	w2, w10
  409ccc:	and	w5, w8, #0x1
  409cd0:	stur	w9, [x29, #-36]
  409cd4:	bl	40dca4 <__fxstatat@plt+0xa834>
  409cd8:	stur	w0, [x29, #-32]
  409cdc:	ldur	w8, [x29, #-32]
  409ce0:	ldur	w9, [x29, #-36]
  409ce4:	cmp	w9, w8
  409ce8:	cset	w8, ge  // ge = tcont
  409cec:	tbnz	w8, #0, 409d70 <__fxstatat@plt+0x6900>
  409cf0:	ldur	w1, [x29, #-32]
  409cf4:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  409cf8:	add	x0, x0, #0x9b5
  409cfc:	stur	w1, [x29, #-40]
  409d00:	bl	4033f0 <gettext@plt>
  409d04:	ldur	x2, [x29, #-24]
  409d08:	mov	w8, wzr
  409d0c:	str	x0, [sp, #48]
  409d10:	mov	w0, w8
  409d14:	mov	w9, #0x4                   	// #4
  409d18:	mov	w1, w9
  409d1c:	str	w8, [sp, #44]
  409d20:	str	w9, [sp, #40]
  409d24:	bl	414b90 <__fxstatat@plt+0x11720>
  409d28:	ldur	x2, [x29, #-16]
  409d2c:	mov	w8, #0x1                   	// #1
  409d30:	str	x0, [sp, #32]
  409d34:	mov	w0, w8
  409d38:	ldr	w1, [sp, #40]
  409d3c:	bl	414b90 <__fxstatat@plt+0x11720>
  409d40:	ldr	w8, [sp, #44]
  409d44:	str	x0, [sp, #24]
  409d48:	mov	w0, w8
  409d4c:	ldur	w1, [x29, #-40]
  409d50:	ldr	x2, [sp, #48]
  409d54:	ldr	x3, [sp, #32]
  409d58:	ldr	x4, [sp, #24]
  409d5c:	bl	402c30 <error@plt>
  409d60:	mov	w8, wzr
  409d64:	and	w8, w8, #0x1
  409d68:	sturb	w8, [x29, #-1]
  409d6c:	b	409dcc <__fxstatat@plt+0x695c>
  409d70:	ldur	w8, [x29, #-32]
  409d74:	cmp	w8, #0x0
  409d78:	cset	w8, ge  // ge = tcont
  409d7c:	tbnz	w8, #0, 409dc0 <__fxstatat@plt+0x6950>
  409d80:	ldurb	w8, [x29, #-26]
  409d84:	tbnz	w8, #0, 409d8c <__fxstatat@plt+0x691c>
  409d88:	b	409dc0 <__fxstatat@plt+0x6950>
  409d8c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  409d90:	add	x0, x0, #0x690
  409d94:	bl	4033f0 <gettext@plt>
  409d98:	ldur	x1, [x29, #-24]
  409d9c:	mov	w8, #0x4                   	// #4
  409da0:	str	x0, [sp, #16]
  409da4:	mov	w0, w8
  409da8:	bl	414c80 <__fxstatat@plt+0x11810>
  409dac:	ldr	x1, [sp, #16]
  409db0:	str	x0, [sp, #8]
  409db4:	mov	x0, x1
  409db8:	ldr	x1, [sp, #8]
  409dbc:	bl	403360 <printf@plt>
  409dc0:	mov	w8, #0x1                   	// #1
  409dc4:	and	w8, w8, #0x1
  409dc8:	sturb	w8, [x29, #-1]
  409dcc:	ldurb	w8, [x29, #-1]
  409dd0:	and	w0, w8, #0x1
  409dd4:	ldp	x29, x30, [sp, #96]
  409dd8:	add	sp, sp, #0x70
  409ddc:	ret
  409de0:	sub	sp, sp, #0x30
  409de4:	stp	x29, x30, [sp, #32]
  409de8:	add	x29, sp, #0x20
  409dec:	stur	x0, [x29, #-8]
  409df0:	str	x1, [sp, #16]
  409df4:	str	x2, [sp, #8]
  409df8:	ldur	x8, [x29, #-8]
  409dfc:	ldrb	w9, [x8, #24]
  409e00:	tbnz	w9, #0, 409e08 <__fxstatat@plt+0x6998>
  409e04:	b	409e0c <__fxstatat@plt+0x699c>
  409e08:	b	409e2c <__fxstatat@plt+0x69bc>
  409e0c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  409e10:	add	x0, x0, #0x9d6
  409e14:	adrp	x1, 41f000 <__fxstatat@plt+0x1bb90>
  409e18:	add	x1, x1, #0x354
  409e1c:	mov	w2, #0x6d2                 	// #1746
  409e20:	adrp	x3, 41f000 <__fxstatat@plt+0x1bb90>
  409e24:	add	x3, x3, #0x9e3
  409e28:	bl	403370 <__assert_fail@plt>
  409e2c:	ldur	x8, [x29, #-8]
  409e30:	ldr	w9, [x8, #8]
  409e34:	mov	w10, #0x1                   	// #1
  409e38:	cmp	w9, #0x2
  409e3c:	str	w10, [sp, #4]
  409e40:	b.eq	409ec0 <__fxstatat@plt+0x6a50>  // b.none
  409e44:	ldur	x8, [x29, #-8]
  409e48:	ldr	w9, [x8, #8]
  409e4c:	cmp	w9, #0x3
  409e50:	b.eq	409ea0 <__fxstatat@plt+0x6a30>  // b.none
  409e54:	ldur	x8, [x29, #-8]
  409e58:	ldr	w9, [x8, #8]
  409e5c:	mov	w10, #0x0                   	// #0
  409e60:	cmp	w9, #0x4
  409e64:	str	w10, [sp]
  409e68:	b.ne	409eb8 <__fxstatat@plt+0x6a48>  // b.any
  409e6c:	ldur	x8, [x29, #-8]
  409e70:	ldrb	w9, [x8, #47]
  409e74:	mov	w10, #0x0                   	// #0
  409e78:	str	w10, [sp]
  409e7c:	tbnz	w9, #0, 409e84 <__fxstatat@plt+0x6a14>
  409e80:	b	409eb8 <__fxstatat@plt+0x6a48>
  409e84:	ldr	x0, [sp, #16]
  409e88:	ldr	x8, [sp, #8]
  409e8c:	ldr	w1, [x8, #16]
  409e90:	bl	40bd74 <__fxstatat@plt+0x8904>
  409e94:	mov	w9, #0x0                   	// #0
  409e98:	str	w9, [sp]
  409e9c:	tbnz	w0, #0, 409eb8 <__fxstatat@plt+0x6a48>
  409ea0:	ldur	x0, [x29, #-8]
  409ea4:	ldr	x1, [sp, #16]
  409ea8:	ldr	x2, [sp, #8]
  409eac:	bl	409ed4 <__fxstatat@plt+0x6a64>
  409eb0:	eor	w8, w0, #0x1
  409eb4:	str	w8, [sp]
  409eb8:	ldr	w8, [sp]
  409ebc:	str	w8, [sp, #4]
  409ec0:	ldr	w8, [sp, #4]
  409ec4:	and	w0, w8, #0x1
  409ec8:	ldp	x29, x30, [sp, #32]
  409ecc:	add	sp, sp, #0x30
  409ed0:	ret
  409ed4:	sub	sp, sp, #0x90
  409ed8:	stp	x29, x30, [sp, #128]
  409edc:	add	x29, sp, #0x80
  409ee0:	stur	x0, [x29, #-8]
  409ee4:	stur	x1, [x29, #-16]
  409ee8:	stur	x2, [x29, #-24]
  409eec:	ldur	x0, [x29, #-16]
  409ef0:	ldur	x8, [x29, #-24]
  409ef4:	ldr	w1, [x8, #16]
  409ef8:	bl	40bd74 <__fxstatat@plt+0x8904>
  409efc:	tbnz	w0, #0, 409fe0 <__fxstatat@plt+0x6b70>
  409f00:	ldur	x8, [x29, #-24]
  409f04:	ldr	w0, [x8, #16]
  409f08:	sub	x8, x29, #0x24
  409f0c:	mov	x1, x8
  409f10:	stur	x8, [x29, #-48]
  409f14:	bl	40f934 <__fxstatat@plt+0xc4c4>
  409f18:	mov	w9, #0x0                   	// #0
  409f1c:	ldur	x8, [x29, #-48]
  409f20:	strb	w9, [x8, #10]
  409f24:	adrp	x10, 432000 <__fxstatat@plt+0x2eb90>
  409f28:	add	x10, x10, #0x528
  409f2c:	ldr	x0, [x10]
  409f30:	ldur	x10, [x29, #-8]
  409f34:	ldrb	w9, [x10, #24]
  409f38:	stur	x0, [x29, #-56]
  409f3c:	tbnz	w9, #0, 409f5c <__fxstatat@plt+0x6aec>
  409f40:	ldur	x8, [x29, #-8]
  409f44:	ldrb	w9, [x8, #21]
  409f48:	tbnz	w9, #0, 409f5c <__fxstatat@plt+0x6aec>
  409f4c:	ldur	x8, [x29, #-8]
  409f50:	ldrb	w9, [x8, #22]
  409f54:	tbnz	w9, #0, 409f5c <__fxstatat@plt+0x6aec>
  409f58:	b	409f70 <__fxstatat@plt+0x6b00>
  409f5c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  409f60:	add	x0, x0, #0xa34
  409f64:	bl	4033f0 <gettext@plt>
  409f68:	str	x0, [sp, #64]
  409f6c:	b	409f80 <__fxstatat@plt+0x6b10>
  409f70:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  409f74:	add	x0, x0, #0xa61
  409f78:	bl	4033f0 <gettext@plt>
  409f7c:	str	x0, [sp, #64]
  409f80:	ldr	x8, [sp, #64]
  409f84:	adrp	x9, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  409f88:	add	x9, x9, #0x9c8
  409f8c:	ldr	x2, [x9]
  409f90:	ldur	x1, [x29, #-16]
  409f94:	mov	w0, #0x4                   	// #4
  409f98:	str	x8, [sp, #56]
  409f9c:	str	x2, [sp, #48]
  409fa0:	bl	414c80 <__fxstatat@plt+0x11810>
  409fa4:	ldur	x8, [x29, #-24]
  409fa8:	ldr	w10, [x8, #16]
  409fac:	and	w10, w10, #0xfff
  409fb0:	mov	w8, w10
  409fb4:	ubfx	x4, x8, #0, #32
  409fb8:	sub	x8, x29, #0x24
  409fbc:	add	x5, x8, #0x1
  409fc0:	ldur	x8, [x29, #-56]
  409fc4:	str	x0, [sp, #40]
  409fc8:	mov	x0, x8
  409fcc:	ldr	x1, [sp, #56]
  409fd0:	ldr	x2, [sp, #48]
  409fd4:	ldr	x3, [sp, #40]
  409fd8:	bl	403430 <fprintf@plt>
  409fdc:	b	40a040 <__fxstatat@plt+0x6bd0>
  409fe0:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  409fe4:	add	x8, x8, #0x528
  409fe8:	ldr	x0, [x8]
  409fec:	adrp	x8, 41f000 <__fxstatat@plt+0x1bb90>
  409ff0:	add	x8, x8, #0xa92
  409ff4:	str	x0, [sp, #32]
  409ff8:	mov	x0, x8
  409ffc:	bl	4033f0 <gettext@plt>
  40a000:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  40a004:	add	x8, x8, #0x9c8
  40a008:	ldr	x2, [x8]
  40a00c:	ldur	x1, [x29, #-16]
  40a010:	mov	w9, #0x4                   	// #4
  40a014:	str	x0, [sp, #24]
  40a018:	mov	w0, w9
  40a01c:	str	x2, [sp, #16]
  40a020:	bl	414c80 <__fxstatat@plt+0x11810>
  40a024:	ldr	x8, [sp, #32]
  40a028:	str	x0, [sp, #8]
  40a02c:	mov	x0, x8
  40a030:	ldr	x1, [sp, #24]
  40a034:	ldr	x2, [sp, #16]
  40a038:	ldr	x3, [sp, #8]
  40a03c:	bl	403430 <fprintf@plt>
  40a040:	bl	419c1c <__fxstatat@plt+0x167ac>
  40a044:	and	w0, w0, #0x1
  40a048:	ldp	x29, x30, [sp, #128]
  40a04c:	add	sp, sp, #0x90
  40a050:	ret
  40a054:	sub	sp, sp, #0x20
  40a058:	str	x0, [sp, #16]
  40a05c:	ldr	x8, [sp, #16]
  40a060:	ldrb	w9, [x8]
  40a064:	cmp	w9, #0x2e
  40a068:	b.ne	40a0cc <__fxstatat@plt+0x6c5c>  // b.any
  40a06c:	ldr	x8, [sp, #16]
  40a070:	ldr	x9, [sp, #16]
  40a074:	ldrb	w10, [x9, #1]
  40a078:	cmp	w10, #0x2e
  40a07c:	cset	w10, eq  // eq = none
  40a080:	and	w10, w10, #0x1
  40a084:	add	w10, w10, #0x1
  40a088:	mov	w0, w10
  40a08c:	sxtw	x9, w0
  40a090:	add	x8, x8, x9
  40a094:	ldrb	w10, [x8]
  40a098:	strb	w10, [sp, #15]
  40a09c:	ldrb	w10, [sp, #15]
  40a0a0:	mov	w11, #0x1                   	// #1
  40a0a4:	str	w11, [sp, #8]
  40a0a8:	cbz	w10, 40a0bc <__fxstatat@plt+0x6c4c>
  40a0ac:	ldrb	w8, [sp, #15]
  40a0b0:	cmp	w8, #0x2f
  40a0b4:	cset	w8, eq  // eq = none
  40a0b8:	str	w8, [sp, #8]
  40a0bc:	ldr	w8, [sp, #8]
  40a0c0:	and	w8, w8, #0x1
  40a0c4:	strb	w8, [sp, #31]
  40a0c8:	b	40a0d8 <__fxstatat@plt+0x6c68>
  40a0cc:	mov	w8, wzr
  40a0d0:	and	w8, w8, #0x1
  40a0d4:	strb	w8, [sp, #31]
  40a0d8:	ldrb	w8, [sp, #31]
  40a0dc:	and	w0, w8, #0x1
  40a0e0:	add	sp, sp, #0x20
  40a0e4:	ret
  40a0e8:	sub	sp, sp, #0x120
  40a0ec:	stp	x29, x30, [sp, #256]
  40a0f0:	str	x28, [sp, #272]
  40a0f4:	add	x29, sp, #0x100
  40a0f8:	sub	x8, x29, #0x50
  40a0fc:	adrp	x9, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  40a100:	add	x9, x9, #0x9a8
  40a104:	str	x0, [x8, #64]
  40a108:	str	x1, [x8, #56]
  40a10c:	str	x2, [x8, #48]
  40a110:	ldr	x0, [x8, #64]
  40a114:	str	x8, [sp, #32]
  40a118:	str	x9, [sp, #24]
  40a11c:	bl	402be0 <strlen@plt>
  40a120:	ldr	x8, [sp, #32]
  40a124:	str	x0, [x8, #40]
  40a128:	ldr	x0, [x8, #48]
  40a12c:	bl	40f538 <__fxstatat@plt+0xc0c8>
  40a130:	ldr	x8, [sp, #32]
  40a134:	str	x0, [x8, #32]
  40a138:	ldr	x0, [x8, #32]
  40a13c:	bl	402be0 <strlen@plt>
  40a140:	ldr	x8, [sp, #32]
  40a144:	str	x0, [x8, #24]
  40a148:	ldr	x9, [sp, #24]
  40a14c:	ldr	x0, [x9]
  40a150:	bl	402be0 <strlen@plt>
  40a154:	ldr	x8, [sp, #32]
  40a158:	str	x0, [x8, #16]
  40a15c:	ldr	x9, [x8, #40]
  40a160:	ldr	x10, [x8, #24]
  40a164:	ldr	x11, [x8, #16]
  40a168:	add	x10, x10, x11
  40a16c:	cmp	x9, x10
  40a170:	b.ne	40a1ac <__fxstatat@plt+0x6d3c>  // b.any
  40a174:	ldr	x8, [sp, #32]
  40a178:	ldr	x0, [x8, #64]
  40a17c:	ldr	x1, [x8, #32]
  40a180:	ldr	x2, [x8, #24]
  40a184:	bl	403070 <memcmp@plt>
  40a188:	cbnz	w0, 40a1ac <__fxstatat@plt+0x6d3c>
  40a18c:	ldr	x8, [sp, #32]
  40a190:	ldr	x9, [x8, #64]
  40a194:	ldr	x10, [x8, #24]
  40a198:	add	x0, x9, x10
  40a19c:	ldr	x9, [sp, #24]
  40a1a0:	ldr	x1, [x9]
  40a1a4:	bl	4030b0 <strcmp@plt>
  40a1a8:	cbz	w0, 40a1bc <__fxstatat@plt+0x6d4c>
  40a1ac:	mov	w8, wzr
  40a1b0:	and	w8, w8, #0x1
  40a1b4:	sturb	w8, [x29, #-1]
  40a1b8:	b	40a2a8 <__fxstatat@plt+0x6e38>
  40a1bc:	ldr	x8, [sp, #32]
  40a1c0:	ldr	x0, [x8, #48]
  40a1c4:	bl	402be0 <strlen@plt>
  40a1c8:	ldr	x8, [sp, #32]
  40a1cc:	str	x0, [x8, #8]
  40a1d0:	ldr	x9, [x8, #8]
  40a1d4:	ldr	x10, [x8, #16]
  40a1d8:	add	x9, x9, x10
  40a1dc:	add	x0, x9, #0x1
  40a1e0:	bl	418f54 <__fxstatat@plt+0x15ae4>
  40a1e4:	ldr	x8, [sp, #32]
  40a1e8:	str	x0, [x8]
  40a1ec:	ldr	x9, [x8]
  40a1f0:	ldr	x1, [x8, #48]
  40a1f4:	ldr	x10, [x8, #8]
  40a1f8:	mov	x0, x9
  40a1fc:	mov	x2, x10
  40a200:	str	x9, [sp, #16]
  40a204:	str	x10, [sp, #8]
  40a208:	bl	402bb0 <memcpy@plt>
  40a20c:	ldr	x8, [sp, #16]
  40a210:	ldr	x9, [sp, #8]
  40a214:	add	x0, x8, x9
  40a218:	ldr	x10, [sp, #24]
  40a21c:	ldr	x1, [x10]
  40a220:	bl	403240 <strcpy@plt>
  40a224:	ldr	x8, [sp, #32]
  40a228:	ldr	x9, [x8]
  40a22c:	mov	x0, x9
  40a230:	add	x1, sp, #0x30
  40a234:	bl	41dc68 <__fxstatat@plt+0x1a7f8>
  40a238:	str	w0, [sp, #44]
  40a23c:	ldr	x8, [sp, #32]
  40a240:	ldr	x0, [x8]
  40a244:	bl	403140 <free@plt>
  40a248:	ldr	w11, [sp, #44]
  40a24c:	mov	w12, #0x0                   	// #0
  40a250:	str	w12, [sp, #4]
  40a254:	cbnz	w11, 40a29c <__fxstatat@plt+0x6e2c>
  40a258:	ldr	x8, [sp, #32]
  40a25c:	ldr	x9, [x8, #56]
  40a260:	ldr	x9, [x9, #8]
  40a264:	ldr	x10, [sp, #56]
  40a268:	mov	w11, #0x0                   	// #0
  40a26c:	cmp	x9, x10
  40a270:	str	w11, [sp]
  40a274:	b.ne	40a294 <__fxstatat@plt+0x6e24>  // b.any
  40a278:	ldr	x8, [sp, #32]
  40a27c:	ldr	x9, [x8, #56]
  40a280:	ldr	x9, [x9]
  40a284:	ldr	x10, [sp, #48]
  40a288:	cmp	x9, x10
  40a28c:	cset	w11, eq  // eq = none
  40a290:	str	w11, [sp]
  40a294:	ldr	w8, [sp]
  40a298:	str	w8, [sp, #4]
  40a29c:	ldr	w8, [sp, #4]
  40a2a0:	and	w8, w8, #0x1
  40a2a4:	sturb	w8, [x29, #-1]
  40a2a8:	ldurb	w8, [x29, #-1]
  40a2ac:	and	w0, w8, #0x1
  40a2b0:	ldr	x28, [sp, #272]
  40a2b4:	ldp	x29, x30, [sp, #256]
  40a2b8:	add	sp, sp, #0x120
  40a2bc:	ret
  40a2c0:	sub	sp, sp, #0x60
  40a2c4:	stp	x29, x30, [sp, #80]
  40a2c8:	add	x29, sp, #0x50
  40a2cc:	mov	w8, wzr
  40a2d0:	mov	w9, #0x4                   	// #4
  40a2d4:	mov	w10, #0x1                   	// #1
  40a2d8:	adrp	x11, 41f000 <__fxstatat@plt+0x1bb90>
  40a2dc:	add	x11, x11, #0x600
  40a2e0:	stur	x0, [x29, #-8]
  40a2e4:	stur	x1, [x29, #-16]
  40a2e8:	stur	x2, [x29, #-24]
  40a2ec:	ldur	x2, [x29, #-8]
  40a2f0:	mov	w0, w8
  40a2f4:	mov	w1, w9
  40a2f8:	stur	w9, [x29, #-28]
  40a2fc:	stur	w10, [x29, #-32]
  40a300:	str	x11, [sp, #40]
  40a304:	bl	414b90 <__fxstatat@plt+0x11720>
  40a308:	ldur	x2, [x29, #-16]
  40a30c:	ldur	w8, [x29, #-32]
  40a310:	str	x0, [sp, #32]
  40a314:	mov	w0, w8
  40a318:	ldur	w1, [x29, #-28]
  40a31c:	bl	414b90 <__fxstatat@plt+0x11720>
  40a320:	ldr	x11, [sp, #40]
  40a324:	str	x0, [sp, #24]
  40a328:	mov	x0, x11
  40a32c:	ldr	x1, [sp, #32]
  40a330:	ldr	x2, [sp, #24]
  40a334:	bl	403360 <printf@plt>
  40a338:	ldur	x11, [x29, #-24]
  40a33c:	cbz	x11, 40a374 <__fxstatat@plt+0x6f04>
  40a340:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40a344:	add	x0, x0, #0xaa5
  40a348:	bl	4033f0 <gettext@plt>
  40a34c:	ldur	x1, [x29, #-24]
  40a350:	mov	w8, #0x4                   	// #4
  40a354:	str	x0, [sp, #16]
  40a358:	mov	w0, w8
  40a35c:	bl	414c80 <__fxstatat@plt+0x11810>
  40a360:	ldr	x1, [sp, #16]
  40a364:	str	x0, [sp, #8]
  40a368:	mov	x0, x1
  40a36c:	ldr	x1, [sp, #8]
  40a370:	bl	403360 <printf@plt>
  40a374:	mov	w0, #0xa                   	// #10
  40a378:	bl	402f30 <putchar_unlocked@plt>
  40a37c:	ldp	x29, x30, [sp, #80]
  40a380:	add	sp, sp, #0x60
  40a384:	ret
  40a388:	sub	sp, sp, #0x20
  40a38c:	str	x0, [sp, #16]
  40a390:	str	x1, [sp, #8]
  40a394:	ldr	x8, [sp, #8]
  40a398:	cbz	x8, 40a3ec <__fxstatat@plt+0x6f7c>
  40a39c:	ldr	x8, [sp, #8]
  40a3a0:	ldr	x8, [x8, #8]
  40a3a4:	ldr	x9, [sp, #16]
  40a3a8:	ldr	x9, [x9, #8]
  40a3ac:	cmp	x8, x9
  40a3b0:	b.ne	40a3dc <__fxstatat@plt+0x6f6c>  // b.any
  40a3b4:	ldr	x8, [sp, #8]
  40a3b8:	ldr	x8, [x8, #16]
  40a3bc:	ldr	x9, [sp, #16]
  40a3c0:	ldr	x9, [x9]
  40a3c4:	cmp	x8, x9
  40a3c8:	b.ne	40a3dc <__fxstatat@plt+0x6f6c>  // b.any
  40a3cc:	mov	w8, #0x1                   	// #1
  40a3d0:	and	w8, w8, #0x1
  40a3d4:	strb	w8, [sp, #31]
  40a3d8:	b	40a3f8 <__fxstatat@plt+0x6f88>
  40a3dc:	ldr	x8, [sp, #8]
  40a3e0:	ldr	x8, [x8]
  40a3e4:	str	x8, [sp, #8]
  40a3e8:	b	40a394 <__fxstatat@plt+0x6f24>
  40a3ec:	mov	w8, wzr
  40a3f0:	and	w8, w8, #0x1
  40a3f4:	strb	w8, [sp, #31]
  40a3f8:	ldrb	w8, [sp, #31]
  40a3fc:	and	w0, w8, #0x1
  40a400:	add	sp, sp, #0x20
  40a404:	ret
  40a408:	sub	sp, sp, #0x140
  40a40c:	stp	x29, x30, [sp, #288]
  40a410:	str	x28, [sp, #304]
  40a414:	add	x29, sp, #0x120
  40a418:	sub	x8, x29, #0x40
  40a41c:	mov	x9, #0x50                  	// #80
  40a420:	mov	w10, #0x1                   	// #1
  40a424:	mov	w11, #0x2                   	// #2
  40a428:	add	x12, sp, #0x78
  40a42c:	str	x0, [x8, #48]
  40a430:	str	x1, [x8, #40]
  40a434:	and	w13, w2, #0x1
  40a438:	sturb	w13, [x29, #-25]
  40a43c:	str	x3, [x8, #24]
  40a440:	str	x4, [x8, #16]
  40a444:	str	x5, [x8, #8]
  40a448:	str	x6, [x8]
  40a44c:	stur	x7, [x29, #-72]
  40a450:	ldr	x1, [x8, #8]
  40a454:	mov	x0, x12
  40a458:	mov	x2, x9
  40a45c:	str	x8, [sp, #80]
  40a460:	str	w10, [sp, #76]
  40a464:	str	w11, [sp, #72]
  40a468:	bl	402bb0 <memcpy@plt>
  40a46c:	ldr	w10, [sp, #76]
  40a470:	strb	w10, [sp, #119]
  40a474:	ldr	x8, [sp, #80]
  40a478:	ldr	x0, [x8, #48]
  40a47c:	ldr	w1, [sp, #72]
  40a480:	bl	415c3c <__fxstatat@plt+0x127cc>
  40a484:	stur	x0, [x29, #-80]
  40a488:	ldur	x8, [x29, #-80]
  40a48c:	cbnz	x8, 40a4ec <__fxstatat@plt+0x707c>
  40a490:	bl	403380 <__errno_location@plt>
  40a494:	ldr	w1, [x0]
  40a498:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40a49c:	add	x0, x0, #0xab3
  40a4a0:	str	w1, [sp, #68]
  40a4a4:	bl	4033f0 <gettext@plt>
  40a4a8:	ldr	x8, [sp, #80]
  40a4ac:	ldr	x1, [x8, #48]
  40a4b0:	mov	w9, #0x4                   	// #4
  40a4b4:	str	x0, [sp, #56]
  40a4b8:	mov	w0, w9
  40a4bc:	bl	414c80 <__fxstatat@plt+0x11810>
  40a4c0:	mov	w9, wzr
  40a4c4:	str	x0, [sp, #48]
  40a4c8:	mov	w0, w9
  40a4cc:	ldr	w1, [sp, #68]
  40a4d0:	ldr	x2, [sp, #56]
  40a4d4:	ldr	x3, [sp, #48]
  40a4d8:	bl	402c30 <error@plt>
  40a4dc:	mov	w9, wzr
  40a4e0:	and	w9, w9, #0x1
  40a4e4:	sturb	w9, [x29, #-1]
  40a4e8:	b	40a698 <__fxstatat@plt+0x7228>
  40a4ec:	ldr	x8, [sp, #80]
  40a4f0:	ldr	x9, [x8, #8]
  40a4f4:	ldr	w10, [x9, #4]
  40a4f8:	cmp	w10, #0x3
  40a4fc:	b.ne	40a508 <__fxstatat@plt+0x7098>  // b.any
  40a500:	mov	w8, #0x2                   	// #2
  40a504:	str	w8, [sp, #124]
  40a508:	mov	w8, #0x0                   	// #0
  40a50c:	strb	w8, [sp, #118]
  40a510:	ldur	x9, [x29, #-80]
  40a514:	stur	x9, [x29, #-88]
  40a518:	ldur	x8, [x29, #-88]
  40a51c:	ldrb	w9, [x8]
  40a520:	cbz	w9, 40a66c <__fxstatat@plt+0x71fc>
  40a524:	ldr	x8, [sp, #80]
  40a528:	ldr	x0, [x8, #48]
  40a52c:	ldur	x1, [x29, #-88]
  40a530:	mov	x9, xzr
  40a534:	mov	x2, x9
  40a538:	str	x2, [sp, #40]
  40a53c:	str	x9, [sp, #32]
  40a540:	bl	40fc9c <__fxstatat@plt+0xc82c>
  40a544:	str	x0, [sp, #104]
  40a548:	ldr	x8, [sp, #80]
  40a54c:	ldr	x0, [x8, #40]
  40a550:	ldur	x1, [x29, #-88]
  40a554:	ldr	x2, [sp, #40]
  40a558:	bl	40fc9c <__fxstatat@plt+0xc82c>
  40a55c:	str	x0, [sp, #96]
  40a560:	ldr	x8, [sp, #80]
  40a564:	ldr	x9, [x8]
  40a568:	ldrb	w10, [x9]
  40a56c:	mov	w11, #0x1                   	// #1
  40a570:	and	w10, w10, w11
  40a574:	add	x7, sp, #0x5f
  40a578:	strb	w10, [sp, #95]
  40a57c:	ldr	x0, [sp, #104]
  40a580:	ldr	x1, [sp, #96]
  40a584:	ldurb	w10, [x29, #-25]
  40a588:	ldr	x3, [x8, #24]
  40a58c:	ldr	x4, [x8, #16]
  40a590:	and	w2, w10, #0x1
  40a594:	add	x5, sp, #0x78
  40a598:	mov	w10, wzr
  40a59c:	and	w6, w10, #0x1
  40a5a0:	mov	x9, sp
  40a5a4:	add	x12, sp, #0x75
  40a5a8:	str	x12, [x9]
  40a5ac:	mov	x9, sp
  40a5b0:	ldr	x12, [sp, #32]
  40a5b4:	str	x12, [x9, #8]
  40a5b8:	str	w11, [sp, #28]
  40a5bc:	bl	40692c <__fxstatat@plt+0x34bc>
  40a5c0:	and	w10, w0, #0x1
  40a5c4:	ldrb	w11, [sp, #119]
  40a5c8:	and	w11, w11, #0x1
  40a5cc:	tst	w11, w10
  40a5d0:	cset	w10, ne  // ne = any
  40a5d4:	ldr	w11, [sp, #28]
  40a5d8:	and	w10, w10, w11
  40a5dc:	strb	w10, [sp, #119]
  40a5e0:	ldrb	w10, [sp, #117]
  40a5e4:	and	w10, w10, #0x1
  40a5e8:	ldur	x8, [x29, #-72]
  40a5ec:	ldrb	w13, [x8]
  40a5f0:	and	w13, w13, #0x1
  40a5f4:	orr	w10, w13, w10
  40a5f8:	cmp	w10, #0x0
  40a5fc:	cset	w10, ne  // ne = any
  40a600:	and	w10, w10, w11
  40a604:	strb	w10, [x8]
  40a608:	ldr	x0, [sp, #96]
  40a60c:	bl	403140 <free@plt>
  40a610:	ldr	x0, [sp, #104]
  40a614:	bl	403140 <free@plt>
  40a618:	ldrb	w10, [sp, #117]
  40a61c:	tbnz	w10, #0, 40a624 <__fxstatat@plt+0x71b4>
  40a620:	b	40a628 <__fxstatat@plt+0x71b8>
  40a624:	b	40a66c <__fxstatat@plt+0x71fc>
  40a628:	ldrb	w8, [sp, #95]
  40a62c:	mov	w9, #0x1                   	// #1
  40a630:	and	w8, w8, #0x1
  40a634:	ldrb	w10, [sp, #118]
  40a638:	and	w10, w10, #0x1
  40a63c:	orr	w8, w10, w8
  40a640:	cmp	w8, #0x0
  40a644:	cset	w8, ne  // ne = any
  40a648:	and	w8, w8, w9
  40a64c:	strb	w8, [sp, #118]
  40a650:	ldur	x0, [x29, #-88]
  40a654:	bl	402be0 <strlen@plt>
  40a658:	add	x11, x0, #0x1
  40a65c:	ldur	x12, [x29, #-88]
  40a660:	add	x11, x12, x11
  40a664:	stur	x11, [x29, #-88]
  40a668:	b	40a518 <__fxstatat@plt+0x70a8>
  40a66c:	ldur	x0, [x29, #-80]
  40a670:	bl	403140 <free@plt>
  40a674:	ldrb	w8, [sp, #118]
  40a678:	ldr	x9, [sp, #80]
  40a67c:	ldr	x10, [x9]
  40a680:	mov	w11, #0x1                   	// #1
  40a684:	and	w8, w8, w11
  40a688:	strb	w8, [x10]
  40a68c:	ldrb	w8, [sp, #119]
  40a690:	and	w8, w8, #0x1
  40a694:	sturb	w8, [x29, #-1]
  40a698:	ldurb	w8, [x29, #-1]
  40a69c:	and	w0, w8, #0x1
  40a6a0:	ldr	x28, [sp, #304]
  40a6a4:	ldp	x29, x30, [sp, #288]
  40a6a8:	add	sp, sp, #0x140
  40a6ac:	ret
  40a6b0:	stp	x29, x30, [sp, #-32]!
  40a6b4:	str	x28, [sp, #16]
  40a6b8:	mov	x29, sp
  40a6bc:	sub	sp, sp, #0x580
  40a6c0:	add	x8, sp, #0x2d8
  40a6c4:	mov	x9, xzr
  40a6c8:	mov	w10, #0x1                   	// #1
  40a6cc:	mov	w11, #0x8000                	// #32768
  40a6d0:	mov	w12, wzr
  40a6d4:	mov	w13, #0x1                   	// #1
  40a6d8:	str	x0, [x8, #664]
  40a6dc:	str	x1, [x8, #656]
  40a6e0:	str	x2, [x8, #648]
  40a6e4:	str	w3, [x8, #644]
  40a6e8:	str	w4, [x8, #640]
  40a6ec:	str	x5, [x8, #632]
  40a6f0:	str	x6, [x8, #624]
  40a6f4:	str	x9, [x8, #608]
  40a6f8:	str	x9, [x8, #600]
  40a6fc:	ldr	x9, [x8, #624]
  40a700:	ldr	w14, [x9, #16]
  40a704:	str	w14, [x8, #584]
  40a708:	strb	w10, [sp, #1055]
  40a70c:	ldr	x9, [x8, #648]
  40a710:	ldrb	w10, [x9, #35]
  40a714:	and	w10, w10, w13
  40a718:	strb	w10, [sp, #1054]
  40a71c:	ldr	x0, [x8, #664]
  40a720:	ldr	x9, [x8, #648]
  40a724:	ldr	w10, [x9, #4]
  40a728:	cmp	w10, #0x2
  40a72c:	csel	w10, w11, w12, eq  // eq = none
  40a730:	orr	w1, w12, w10
  40a734:	str	x8, [sp, #496]
  40a738:	bl	40f6dc <__fxstatat@plt+0xc26c>
  40a73c:	ldr	x8, [sp, #496]
  40a740:	str	w0, [x8, #588]
  40a744:	ldr	w10, [x8, #588]
  40a748:	cmp	w10, #0x0
  40a74c:	cset	w10, ge  // ge = tcont
  40a750:	tbnz	w10, #0, 40a7b0 <__fxstatat@plt+0x7340>
  40a754:	bl	403380 <__errno_location@plt>
  40a758:	ldr	w1, [x0]
  40a75c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40a760:	add	x0, x0, #0xac4
  40a764:	str	w1, [sp, #492]
  40a768:	bl	4033f0 <gettext@plt>
  40a76c:	ldr	x8, [sp, #496]
  40a770:	ldr	x1, [x8, #664]
  40a774:	mov	w9, #0x4                   	// #4
  40a778:	str	x0, [sp, #480]
  40a77c:	mov	w0, w9
  40a780:	bl	414c80 <__fxstatat@plt+0x11810>
  40a784:	mov	w9, wzr
  40a788:	str	x0, [sp, #472]
  40a78c:	mov	w0, w9
  40a790:	ldr	w1, [sp, #492]
  40a794:	ldr	x2, [sp, #480]
  40a798:	ldr	x3, [sp, #472]
  40a79c:	bl	402c30 <error@plt>
  40a7a0:	mov	w9, wzr
  40a7a4:	and	w9, w9, #0x1
  40a7a8:	sturb	w9, [x29, #-1]
  40a7ac:	b	40b7a0 <__fxstatat@plt+0x8330>
  40a7b0:	ldr	x8, [sp, #496]
  40a7b4:	ldr	w0, [x8, #588]
  40a7b8:	add	x1, sp, #0x420
  40a7bc:	bl	41dc78 <__fxstatat@plt+0x1a808>
  40a7c0:	cbz	w0, 40a81c <__fxstatat@plt+0x73ac>
  40a7c4:	bl	403380 <__errno_location@plt>
  40a7c8:	ldr	w1, [x0]
  40a7cc:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40a7d0:	add	x0, x0, #0xadf
  40a7d4:	str	w1, [sp, #468]
  40a7d8:	bl	4033f0 <gettext@plt>
  40a7dc:	ldr	x8, [sp, #496]
  40a7e0:	ldr	x1, [x8, #664]
  40a7e4:	mov	w9, #0x4                   	// #4
  40a7e8:	str	x0, [sp, #456]
  40a7ec:	mov	w0, w9
  40a7f0:	bl	414c80 <__fxstatat@plt+0x11810>
  40a7f4:	mov	w9, wzr
  40a7f8:	str	x0, [sp, #448]
  40a7fc:	mov	w0, w9
  40a800:	ldr	w1, [sp, #468]
  40a804:	ldr	x2, [sp, #456]
  40a808:	ldr	x3, [sp, #448]
  40a80c:	bl	402c30 <error@plt>
  40a810:	mov	w9, #0x0                   	// #0
  40a814:	strb	w9, [sp, #1055]
  40a818:	b	40b710 <__fxstatat@plt+0x82a0>
  40a81c:	ldr	x8, [sp, #496]
  40a820:	ldr	x9, [x8, #624]
  40a824:	ldr	x9, [x9, #8]
  40a828:	ldr	x10, [x8, #336]
  40a82c:	cmp	x9, x10
  40a830:	b.ne	40a84c <__fxstatat@plt+0x73dc>  // b.any
  40a834:	ldr	x8, [sp, #496]
  40a838:	ldr	x9, [x8, #624]
  40a83c:	ldr	x9, [x9]
  40a840:	ldr	x10, [x8, #328]
  40a844:	cmp	x9, x10
  40a848:	b.eq	40a898 <__fxstatat@plt+0x7428>  // b.none
  40a84c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40a850:	add	x0, x0, #0xaef
  40a854:	bl	4033f0 <gettext@plt>
  40a858:	ldr	x8, [sp, #496]
  40a85c:	ldr	x1, [x8, #664]
  40a860:	mov	w9, #0x4                   	// #4
  40a864:	str	x0, [sp, #440]
  40a868:	mov	w0, w9
  40a86c:	bl	414c80 <__fxstatat@plt+0x11810>
  40a870:	mov	w9, wzr
  40a874:	str	x0, [sp, #432]
  40a878:	mov	w0, w9
  40a87c:	mov	w1, w9
  40a880:	ldr	x2, [sp, #440]
  40a884:	ldr	x3, [sp, #432]
  40a888:	bl	402c30 <error@plt>
  40a88c:	mov	w9, #0x0                   	// #0
  40a890:	strb	w9, [sp, #1055]
  40a894:	b	40b710 <__fxstatat@plt+0x82a0>
  40a898:	ldr	x8, [sp, #496]
  40a89c:	ldr	x9, [x8, #632]
  40a8a0:	ldrb	w10, [x9]
  40a8a4:	tbnz	w10, #0, 40aaa4 <__fxstatat@plt+0x7634>
  40a8a8:	ldr	x8, [sp, #496]
  40a8ac:	ldr	x9, [x8, #648]
  40a8b0:	ldrb	w10, [x9, #35]
  40a8b4:	mov	w11, #0x200                 	// #512
  40a8b8:	mov	w12, wzr
  40a8bc:	tst	w10, #0x1
  40a8c0:	csel	w10, w11, w12, ne  // ne = any
  40a8c4:	mov	w11, #0x1                   	// #1
  40a8c8:	orr	w10, w11, w10
  40a8cc:	str	w10, [x8, #320]
  40a8d0:	ldr	x0, [x8, #656]
  40a8d4:	ldr	w1, [x8, #320]
  40a8d8:	bl	40f6dc <__fxstatat@plt+0xc26c>
  40a8dc:	ldr	x8, [sp, #496]
  40a8e0:	str	w0, [x8, #596]
  40a8e4:	bl	403380 <__errno_location@plt>
  40a8e8:	ldr	w10, [x0]
  40a8ec:	ldr	x8, [sp, #496]
  40a8f0:	str	w10, [x8, #592]
  40a8f4:	ldr	x9, [x8, #648]
  40a8f8:	ldrb	w10, [x9, #33]
  40a8fc:	tbnz	w10, #0, 40a914 <__fxstatat@plt+0x74a4>
  40a900:	ldr	x8, [sp, #496]
  40a904:	ldr	x9, [x8, #648]
  40a908:	ldrb	w10, [x9, #37]
  40a90c:	tbnz	w10, #0, 40a914 <__fxstatat@plt+0x74a4>
  40a910:	b	40a974 <__fxstatat@plt+0x7504>
  40a914:	ldr	x8, [sp, #496]
  40a918:	ldr	w9, [x8, #596]
  40a91c:	mov	w10, wzr
  40a920:	cmp	w10, w9
  40a924:	cset	w9, gt
  40a928:	tbnz	w9, #0, 40a974 <__fxstatat@plt+0x7504>
  40a92c:	ldr	x8, [sp, #496]
  40a930:	ldr	x0, [x8, #656]
  40a934:	ldr	x9, [x8, #648]
  40a938:	ldrb	w10, [x9, #37]
  40a93c:	ldr	x3, [x8, #648]
  40a940:	and	w1, w10, #0x1
  40a944:	mov	w10, wzr
  40a948:	and	w2, w10, #0x1
  40a94c:	bl	406488 <__fxstatat@plt+0x3018>
  40a950:	tbnz	w0, #0, 40a974 <__fxstatat@plt+0x7504>
  40a954:	ldr	x8, [sp, #496]
  40a958:	ldr	x9, [x8, #648]
  40a95c:	ldrb	w10, [x9, #38]
  40a960:	tbnz	w10, #0, 40a968 <__fxstatat@plt+0x74f8>
  40a964:	b	40a974 <__fxstatat@plt+0x7504>
  40a968:	mov	w8, #0x0                   	// #0
  40a96c:	strb	w8, [sp, #1055]
  40a970:	b	40b6a4 <__fxstatat@plt+0x8234>
  40a974:	ldr	x8, [sp, #496]
  40a978:	ldr	w9, [x8, #596]
  40a97c:	cmp	w9, #0x0
  40a980:	cset	w9, ge  // ge = tcont
  40a984:	tbnz	w9, #0, 40aaa4 <__fxstatat@plt+0x7634>
  40a988:	ldr	x8, [sp, #496]
  40a98c:	ldr	x9, [x8, #648]
  40a990:	ldrb	w10, [x9, #22]
  40a994:	tbnz	w10, #0, 40a99c <__fxstatat@plt+0x752c>
  40a998:	b	40aaa4 <__fxstatat@plt+0x7634>
  40a99c:	ldr	x8, [sp, #496]
  40a9a0:	ldr	x0, [x8, #656]
  40a9a4:	bl	4033e0 <unlink@plt>
  40a9a8:	cbz	w0, 40aa04 <__fxstatat@plt+0x7594>
  40a9ac:	bl	403380 <__errno_location@plt>
  40a9b0:	ldr	w1, [x0]
  40a9b4:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40a9b8:	add	x0, x0, #0x67f
  40a9bc:	str	w1, [sp, #428]
  40a9c0:	bl	4033f0 <gettext@plt>
  40a9c4:	ldr	x8, [sp, #496]
  40a9c8:	ldr	x1, [x8, #656]
  40a9cc:	mov	w9, #0x4                   	// #4
  40a9d0:	str	x0, [sp, #416]
  40a9d4:	mov	w0, w9
  40a9d8:	bl	414c80 <__fxstatat@plt+0x11810>
  40a9dc:	mov	w9, wzr
  40a9e0:	str	x0, [sp, #408]
  40a9e4:	mov	w0, w9
  40a9e8:	ldr	w1, [sp, #428]
  40a9ec:	ldr	x2, [sp, #416]
  40a9f0:	ldr	x3, [sp, #408]
  40a9f4:	bl	402c30 <error@plt>
  40a9f8:	mov	w9, #0x0                   	// #0
  40a9fc:	strb	w9, [sp, #1055]
  40aa00:	b	40b710 <__fxstatat@plt+0x82a0>
  40aa04:	ldr	x8, [sp, #496]
  40aa08:	ldr	x9, [x8, #648]
  40aa0c:	ldrb	w10, [x9, #46]
  40aa10:	tbnz	w10, #0, 40aa18 <__fxstatat@plt+0x75a8>
  40aa14:	b	40aa50 <__fxstatat@plt+0x75e0>
  40aa18:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40aa1c:	add	x0, x0, #0x690
  40aa20:	bl	4033f0 <gettext@plt>
  40aa24:	ldr	x8, [sp, #496]
  40aa28:	ldr	x1, [x8, #656]
  40aa2c:	mov	w9, #0x4                   	// #4
  40aa30:	str	x0, [sp, #400]
  40aa34:	mov	w0, w9
  40aa38:	bl	414c80 <__fxstatat@plt+0x11810>
  40aa3c:	ldr	x1, [sp, #400]
  40aa40:	str	x0, [sp, #392]
  40aa44:	mov	x0, x1
  40aa48:	ldr	x1, [sp, #392]
  40aa4c:	bl	403360 <printf@plt>
  40aa50:	ldr	x8, [sp, #496]
  40aa54:	ldr	x9, [x8, #632]
  40aa58:	mov	w10, #0x1                   	// #1
  40aa5c:	strb	w10, [x9]
  40aa60:	ldr	x9, [x8, #648]
  40aa64:	ldrb	w10, [x9, #33]
  40aa68:	tbnz	w10, #0, 40aa70 <__fxstatat@plt+0x7600>
  40aa6c:	b	40aaa4 <__fxstatat@plt+0x7634>
  40aa70:	ldr	x8, [sp, #496]
  40aa74:	ldr	x0, [x8, #664]
  40aa78:	ldr	x1, [x8, #656]
  40aa7c:	ldr	w2, [x8, #644]
  40aa80:	ldr	x9, [x8, #632]
  40aa84:	ldrb	w10, [x9]
  40aa88:	ldr	x4, [x8, #648]
  40aa8c:	and	w3, w10, #0x1
  40aa90:	bl	406138 <__fxstatat@plt+0x2cc8>
  40aa94:	tbnz	w0, #0, 40aaa4 <__fxstatat@plt+0x7634>
  40aa98:	mov	w8, #0x0                   	// #0
  40aa9c:	strb	w8, [sp, #1055]
  40aaa0:	b	40b710 <__fxstatat@plt+0x82a0>
  40aaa4:	ldr	x8, [sp, #496]
  40aaa8:	ldr	x9, [x8, #632]
  40aaac:	ldrb	w10, [x9]
  40aab0:	tbnz	w10, #0, 40aab8 <__fxstatat@plt+0x7648>
  40aab4:	b	40ac54 <__fxstatat@plt+0x77e4>
  40aab8:	mov	w8, #0x41                  	// #65
  40aabc:	ldr	x9, [sp, #496]
  40aac0:	str	w8, [x9, #316]
  40aac4:	ldr	x0, [x9, #656]
  40aac8:	ldr	w8, [x9, #316]
  40aacc:	orr	w1, w8, #0x80
  40aad0:	ldr	w8, [x9, #644]
  40aad4:	ldr	w10, [x9, #640]
  40aad8:	bic	w2, w8, w10
  40aadc:	bl	40f6dc <__fxstatat@plt+0xc26c>
  40aae0:	ldr	x9, [sp, #496]
  40aae4:	str	w0, [x9, #596]
  40aae8:	bl	403380 <__errno_location@plt>
  40aaec:	ldr	w8, [x0]
  40aaf0:	ldr	x9, [sp, #496]
  40aaf4:	str	w8, [x9, #592]
  40aaf8:	ldr	w8, [x9, #596]
  40aafc:	cmp	w8, #0x0
  40ab00:	cset	w8, ge  // ge = tcont
  40ab04:	tbnz	w8, #0, 40abe8 <__fxstatat@plt+0x7778>
  40ab08:	ldr	x8, [sp, #496]
  40ab0c:	ldr	w9, [x8, #592]
  40ab10:	cmp	w9, #0x11
  40ab14:	b.ne	40abe8 <__fxstatat@plt+0x7778>  // b.any
  40ab18:	ldr	x8, [sp, #496]
  40ab1c:	ldr	x9, [x8, #648]
  40ab20:	ldrb	w10, [x9, #24]
  40ab24:	tbnz	w10, #0, 40abe8 <__fxstatat@plt+0x7778>
  40ab28:	ldr	x8, [sp, #496]
  40ab2c:	ldr	x0, [x8, #656]
  40ab30:	add	x1, sp, #0x390
  40ab34:	bl	41dc88 <__fxstatat@plt+0x1a818>
  40ab38:	cbnz	w0, 40abe8 <__fxstatat@plt+0x7778>
  40ab3c:	ldr	x8, [sp, #496]
  40ab40:	ldr	w9, [x8, #200]
  40ab44:	and	w9, w9, #0xf000
  40ab48:	cmp	w9, #0xa, lsl #12
  40ab4c:	b.ne	40abe8 <__fxstatat@plt+0x7778>  // b.any
  40ab50:	ldr	x8, [sp, #496]
  40ab54:	ldr	x9, [x8, #648]
  40ab58:	ldrb	w10, [x9, #48]
  40ab5c:	tbnz	w10, #0, 40ab64 <__fxstatat@plt+0x76f4>
  40ab60:	b	40ab9c <__fxstatat@plt+0x772c>
  40ab64:	ldr	x8, [sp, #496]
  40ab68:	ldr	x0, [x8, #656]
  40ab6c:	ldr	w1, [x8, #316]
  40ab70:	ldr	w9, [x8, #644]
  40ab74:	ldr	w10, [x8, #640]
  40ab78:	bic	w2, w9, w10
  40ab7c:	bl	40f6dc <__fxstatat@plt+0xc26c>
  40ab80:	ldr	x8, [sp, #496]
  40ab84:	str	w0, [x8, #596]
  40ab88:	bl	403380 <__errno_location@plt>
  40ab8c:	ldr	w9, [x0]
  40ab90:	ldr	x8, [sp, #496]
  40ab94:	str	w9, [x8, #592]
  40ab98:	b	40abe8 <__fxstatat@plt+0x7778>
  40ab9c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40aba0:	add	x0, x0, #0xb27
  40aba4:	bl	4033f0 <gettext@plt>
  40aba8:	ldr	x8, [sp, #496]
  40abac:	ldr	x1, [x8, #656]
  40abb0:	mov	w9, #0x4                   	// #4
  40abb4:	str	x0, [sp, #384]
  40abb8:	mov	w0, w9
  40abbc:	bl	414c80 <__fxstatat@plt+0x11810>
  40abc0:	mov	w9, wzr
  40abc4:	str	x0, [sp, #376]
  40abc8:	mov	w0, w9
  40abcc:	mov	w1, w9
  40abd0:	ldr	x2, [sp, #384]
  40abd4:	ldr	x3, [sp, #376]
  40abd8:	bl	402c30 <error@plt>
  40abdc:	mov	w9, #0x0                   	// #0
  40abe0:	strb	w9, [sp, #1055]
  40abe4:	b	40b710 <__fxstatat@plt+0x82a0>
  40abe8:	ldr	x8, [sp, #496]
  40abec:	ldr	w9, [x8, #596]
  40abf0:	cmp	w9, #0x0
  40abf4:	cset	w9, ge  // ge = tcont
  40abf8:	tbnz	w9, #0, 40ac50 <__fxstatat@plt+0x77e0>
  40abfc:	ldr	x8, [sp, #496]
  40ac00:	ldr	w9, [x8, #592]
  40ac04:	cmp	w9, #0x15
  40ac08:	b.ne	40ac50 <__fxstatat@plt+0x77e0>  // b.any
  40ac0c:	ldr	x8, [sp, #496]
  40ac10:	ldr	x9, [x8, #656]
  40ac14:	ldrb	w10, [x9]
  40ac18:	cbz	w10, 40ac50 <__fxstatat@plt+0x77e0>
  40ac1c:	ldr	x8, [sp, #496]
  40ac20:	ldr	x9, [x8, #656]
  40ac24:	ldr	x0, [x8, #656]
  40ac28:	str	x9, [sp, #368]
  40ac2c:	bl	402be0 <strlen@plt>
  40ac30:	subs	x8, x0, #0x1
  40ac34:	ldr	x9, [sp, #368]
  40ac38:	ldrb	w10, [x9, x8]
  40ac3c:	cmp	w10, #0x2f
  40ac40:	b.ne	40ac50 <__fxstatat@plt+0x77e0>  // b.any
  40ac44:	mov	w8, #0x14                  	// #20
  40ac48:	ldr	x9, [sp, #496]
  40ac4c:	str	w8, [x9, #592]
  40ac50:	b	40ac5c <__fxstatat@plt+0x77ec>
  40ac54:	ldr	x8, [sp, #496]
  40ac58:	str	wzr, [x8, #640]
  40ac5c:	ldr	x8, [sp, #496]
  40ac60:	ldr	w9, [x8, #596]
  40ac64:	cmp	w9, #0x0
  40ac68:	cset	w9, ge  // ge = tcont
  40ac6c:	tbnz	w9, #0, 40ad0c <__fxstatat@plt+0x789c>
  40ac70:	ldr	x8, [sp, #496]
  40ac74:	ldr	w9, [x8, #592]
  40ac78:	cmp	w9, #0x2
  40ac7c:	b.ne	40acb4 <__fxstatat@plt+0x7844>  // b.any
  40ac80:	ldr	x8, [sp, #496]
  40ac84:	ldr	x9, [x8, #632]
  40ac88:	ldrb	w10, [x9]
  40ac8c:	tbnz	w10, #0, 40acb4 <__fxstatat@plt+0x7844>
  40ac90:	ldr	x8, [sp, #496]
  40ac94:	ldr	x9, [x8, #648]
  40ac98:	ldrb	w10, [x9, #24]
  40ac9c:	tbnz	w10, #0, 40acb4 <__fxstatat@plt+0x7844>
  40aca0:	ldr	x8, [sp, #496]
  40aca4:	ldr	x9, [x8, #632]
  40aca8:	mov	w10, #0x1                   	// #1
  40acac:	strb	w10, [x9]
  40acb0:	b	40aab8 <__fxstatat@plt+0x7648>
  40acb4:	ldr	x8, [sp, #496]
  40acb8:	ldr	w1, [x8, #592]
  40acbc:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40acc0:	add	x0, x0, #0xb4f
  40acc4:	str	w1, [sp, #364]
  40acc8:	bl	4033f0 <gettext@plt>
  40accc:	ldr	x8, [sp, #496]
  40acd0:	ldr	x1, [x8, #656]
  40acd4:	mov	w9, #0x4                   	// #4
  40acd8:	str	x0, [sp, #352]
  40acdc:	mov	w0, w9
  40ace0:	bl	414c80 <__fxstatat@plt+0x11810>
  40ace4:	mov	w9, wzr
  40ace8:	str	x0, [sp, #344]
  40acec:	mov	w0, w9
  40acf0:	ldr	w1, [sp, #364]
  40acf4:	ldr	x2, [sp, #352]
  40acf8:	ldr	x3, [sp, #344]
  40acfc:	bl	402c30 <error@plt>
  40ad00:	mov	w9, #0x0                   	// #0
  40ad04:	strb	w9, [sp, #1055]
  40ad08:	b	40b710 <__fxstatat@plt+0x82a0>
  40ad0c:	ldr	x8, [sp, #496]
  40ad10:	ldr	w0, [x8, #596]
  40ad14:	sub	x1, x29, #0xe0
  40ad18:	bl	41dc78 <__fxstatat@plt+0x1a808>
  40ad1c:	cbz	w0, 40ad78 <__fxstatat@plt+0x7908>
  40ad20:	bl	403380 <__errno_location@plt>
  40ad24:	ldr	w1, [x0]
  40ad28:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40ad2c:	add	x0, x0, #0xadf
  40ad30:	str	w1, [sp, #340]
  40ad34:	bl	4033f0 <gettext@plt>
  40ad38:	ldr	x8, [sp, #496]
  40ad3c:	ldr	x1, [x8, #656]
  40ad40:	mov	w9, #0x4                   	// #4
  40ad44:	str	x0, [sp, #328]
  40ad48:	mov	w0, w9
  40ad4c:	bl	414c80 <__fxstatat@plt+0x11810>
  40ad50:	mov	w9, wzr
  40ad54:	str	x0, [sp, #320]
  40ad58:	mov	w0, w9
  40ad5c:	ldr	w1, [sp, #340]
  40ad60:	ldr	x2, [sp, #328]
  40ad64:	ldr	x3, [sp, #320]
  40ad68:	bl	402c30 <error@plt>
  40ad6c:	mov	w9, #0x0                   	// #0
  40ad70:	strb	w9, [sp, #1055]
  40ad74:	b	40b6a4 <__fxstatat@plt+0x8234>
  40ad78:	ldrb	w8, [sp, #1054]
  40ad7c:	tbnz	w8, #0, 40ad84 <__fxstatat@plt+0x7914>
  40ad80:	b	40ae68 <__fxstatat@plt+0x79f8>
  40ad84:	ldr	x8, [sp, #496]
  40ad88:	ldr	x9, [x8, #648]
  40ad8c:	ldr	w10, [x9, #56]
  40ad90:	cbz	w10, 40ae68 <__fxstatat@plt+0x79f8>
  40ad94:	ldr	x8, [sp, #496]
  40ad98:	ldr	w0, [x8, #596]
  40ad9c:	ldr	w1, [x8, #588]
  40ada0:	bl	40bddc <__fxstatat@plt+0x896c>
  40ada4:	cmp	w0, #0x0
  40ada8:	cset	w9, eq  // eq = none
  40adac:	and	w9, w9, #0x1
  40adb0:	strb	w9, [sp, #911]
  40adb4:	ldrb	w9, [sp, #911]
  40adb8:	tbnz	w9, #0, 40add0 <__fxstatat@plt+0x7960>
  40adbc:	ldr	x8, [sp, #496]
  40adc0:	ldr	x9, [x8, #648]
  40adc4:	ldr	w10, [x9, #56]
  40adc8:	cmp	w10, #0x2
  40adcc:	b.ne	40ae68 <__fxstatat@plt+0x79f8>  // b.any
  40add0:	ldrb	w8, [sp, #911]
  40add4:	tbnz	w8, #0, 40ae60 <__fxstatat@plt+0x79f0>
  40add8:	bl	403380 <__errno_location@plt>
  40addc:	ldr	w1, [x0]
  40ade0:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40ade4:	add	x0, x0, #0xb6d
  40ade8:	str	w1, [sp, #316]
  40adec:	bl	4033f0 <gettext@plt>
  40adf0:	ldr	x8, [sp, #496]
  40adf4:	ldr	x2, [x8, #656]
  40adf8:	mov	w9, wzr
  40adfc:	str	x0, [sp, #304]
  40ae00:	mov	w0, w9
  40ae04:	mov	w10, #0x4                   	// #4
  40ae08:	mov	w1, w10
  40ae0c:	str	w9, [sp, #300]
  40ae10:	str	w10, [sp, #296]
  40ae14:	bl	414b90 <__fxstatat@plt+0x11720>
  40ae18:	ldr	x8, [sp, #496]
  40ae1c:	ldr	x2, [x8, #664]
  40ae20:	mov	w9, #0x1                   	// #1
  40ae24:	str	x0, [sp, #288]
  40ae28:	mov	w0, w9
  40ae2c:	ldr	w1, [sp, #296]
  40ae30:	bl	414b90 <__fxstatat@plt+0x11720>
  40ae34:	ldr	w9, [sp, #300]
  40ae38:	str	x0, [sp, #280]
  40ae3c:	mov	w0, w9
  40ae40:	ldr	w1, [sp, #316]
  40ae44:	ldr	x2, [sp, #304]
  40ae48:	ldr	x3, [sp, #288]
  40ae4c:	ldr	x4, [sp, #280]
  40ae50:	bl	402c30 <error@plt>
  40ae54:	mov	w9, #0x0                   	// #0
  40ae58:	strb	w9, [sp, #1055]
  40ae5c:	b	40b6a4 <__fxstatat@plt+0x8234>
  40ae60:	mov	w8, #0x0                   	// #0
  40ae64:	strb	w8, [sp, #1054]
  40ae68:	ldrb	w8, [sp, #1054]
  40ae6c:	tbnz	w8, #0, 40ae74 <__fxstatat@plt+0x7a04>
  40ae70:	b	40b2a8 <__fxstatat@plt+0x7e38>
  40ae74:	bl	402f80 <getpagesize@plt>
  40ae78:	mov	w1, w0
  40ae7c:	sxtw	x8, w1
  40ae80:	ldr	x9, [sp, #496]
  40ae84:	str	x8, [x9, #168]
  40ae88:	add	x8, sp, #0x2f8
  40ae8c:	mov	x0, x8
  40ae90:	sub	x1, x29, #0xe0
  40ae94:	mov	x2, #0x80                  	// #128
  40ae98:	str	x8, [sp, #272]
  40ae9c:	bl	402bb0 <memcpy@plt>
  40aea0:	ldr	x0, [sp, #272]
  40aea4:	bl	40be14 <__fxstatat@plt+0x89a4>
  40aea8:	ldr	x8, [sp, #496]
  40aeac:	str	x0, [x8, #160]
  40aeb0:	ldr	w10, [x8, #512]
  40aeb4:	mov	w11, wzr
  40aeb8:	cmp	w11, w10
  40aebc:	cset	w10, ge  // ge = tcont
  40aec0:	tbnz	w10, #0, 40aee8 <__fxstatat@plt+0x7a78>
  40aec4:	ldr	x8, [sp, #496]
  40aec8:	ldrsw	x9, [x8, #512]
  40aecc:	mov	x10, #0x2000000000000000    	// #2305843009213693952
  40aed0:	cmp	x9, x10
  40aed4:	b.hi	40aee8 <__fxstatat@plt+0x7a78>  // b.pmore
  40aed8:	ldr	x8, [sp, #496]
  40aedc:	ldr	w9, [x8, #512]
  40aee0:	str	w9, [sp, #268]
  40aee4:	b	40aef0 <__fxstatat@plt+0x7a80>
  40aee8:	mov	w8, #0x200                 	// #512
  40aeec:	str	w8, [sp, #268]
  40aef0:	ldr	w8, [sp, #268]
  40aef4:	mov	w0, w8
  40aef8:	sxtw	x9, w0
  40aefc:	ldr	x10, [sp, #496]
  40af00:	str	x9, [x10, #24]
  40af04:	ldr	w0, [x10, #588]
  40af08:	mov	x9, xzr
  40af0c:	mov	x1, x9
  40af10:	mov	x2, x9
  40af14:	mov	w3, #0x2                   	// #2
  40af18:	bl	40f658 <__fxstatat@plt+0xc1e8>
  40af1c:	mov	w8, #0x0                   	// #0
  40af20:	strb	w8, [sp, #751]
  40af24:	add	x0, sp, #0x420
  40af28:	bl	40bed8 <__fxstatat@plt+0x8a68>
  40af2c:	and	w8, w0, #0x1
  40af30:	strb	w8, [sp, #750]
  40af34:	ldr	x9, [sp, #496]
  40af38:	ldr	w8, [x9, #472]
  40af3c:	and	w8, w8, #0xf000
  40af40:	cmp	w8, #0x8, lsl #12
  40af44:	b.ne	40af8c <__fxstatat@plt+0x7b1c>  // b.any
  40af48:	ldr	x8, [sp, #496]
  40af4c:	ldr	x9, [x8, #648]
  40af50:	ldr	w10, [x9, #12]
  40af54:	cmp	w10, #0x3
  40af58:	b.ne	40af64 <__fxstatat@plt+0x7af4>  // b.any
  40af5c:	mov	w8, #0x1                   	// #1
  40af60:	strb	w8, [sp, #751]
  40af64:	ldr	x8, [sp, #496]
  40af68:	ldr	x9, [x8, #648]
  40af6c:	ldr	w10, [x9, #12]
  40af70:	cmp	w10, #0x2
  40af74:	b.ne	40af8c <__fxstatat@plt+0x7b1c>  // b.any
  40af78:	ldrb	w8, [sp, #750]
  40af7c:	tbnz	w8, #0, 40af84 <__fxstatat@plt+0x7b14>
  40af80:	b	40af8c <__fxstatat@plt+0x7b1c>
  40af84:	mov	w8, #0x1                   	// #1
  40af88:	strb	w8, [sp, #751]
  40af8c:	ldrb	w8, [sp, #751]
  40af90:	tbnz	w8, #0, 40b074 <__fxstatat@plt+0x7c04>
  40af94:	ldr	x8, [sp, #496]
  40af98:	ldr	x9, [x8, #168]
  40af9c:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  40afa0:	subs	x9, x10, x9
  40afa4:	str	x9, [x8, #8]
  40afa8:	add	x9, sp, #0x258
  40afac:	mov	x0, x9
  40afb0:	add	x1, sp, #0x420
  40afb4:	mov	x2, #0x80                  	// #128
  40afb8:	str	x9, [sp, #256]
  40afbc:	bl	402bb0 <memcpy@plt>
  40afc0:	ldr	x0, [sp, #256]
  40afc4:	bl	40be14 <__fxstatat@plt+0x89a4>
  40afc8:	ldr	x8, [sp, #496]
  40afcc:	ldr	x1, [x8, #160]
  40afd0:	ldr	x2, [x8, #8]
  40afd4:	bl	40efa8 <__fxstatat@plt+0xbb38>
  40afd8:	ldr	x8, [sp, #496]
  40afdc:	str	x0, [x8]
  40afe0:	ldr	w11, [x8, #344]
  40afe4:	and	w11, w11, #0xf000
  40afe8:	cmp	w11, #0x8, lsl #12
  40afec:	b.ne	40b014 <__fxstatat@plt+0x7ba4>  // b.any
  40aff0:	ldr	x8, [sp, #496]
  40aff4:	ldr	x9, [x8, #376]
  40aff8:	ldr	x10, [x8, #160]
  40affc:	cmp	x9, x10
  40b000:	b.cs	40b014 <__fxstatat@plt+0x7ba4>  // b.hs, b.nlast
  40b004:	ldr	x8, [sp, #496]
  40b008:	ldr	x9, [x8, #376]
  40b00c:	add	x9, x9, #0x1
  40b010:	str	x9, [x8, #160]
  40b014:	ldr	x8, [sp, #496]
  40b018:	ldr	x9, [x8]
  40b01c:	subs	x9, x9, #0x1
  40b020:	ldr	x10, [x8, #160]
  40b024:	add	x9, x10, x9
  40b028:	str	x9, [x8, #160]
  40b02c:	ldr	x9, [x8, #160]
  40b030:	ldr	x10, [x8]
  40b034:	udiv	x11, x9, x10
  40b038:	mul	x10, x11, x10
  40b03c:	subs	x9, x9, x10
  40b040:	ldr	x10, [x8, #160]
  40b044:	subs	x9, x10, x9
  40b048:	str	x9, [x8, #160]
  40b04c:	ldr	x9, [x8, #160]
  40b050:	cbz	x9, 40b068 <__fxstatat@plt+0x7bf8>
  40b054:	ldr	x8, [sp, #496]
  40b058:	ldr	x9, [x8, #8]
  40b05c:	ldr	x10, [x8, #160]
  40b060:	cmp	x9, x10
  40b064:	b.cs	40b074 <__fxstatat@plt+0x7c04>  // b.hs, b.nlast
  40b068:	ldr	x8, [sp, #496]
  40b06c:	ldr	x9, [x8]
  40b070:	str	x9, [x8, #160]
  40b074:	ldr	x8, [sp, #496]
  40b078:	ldr	x9, [x8, #160]
  40b07c:	ldr	x10, [x8, #168]
  40b080:	add	x0, x9, x10
  40b084:	bl	418f54 <__fxstatat@plt+0x15ae4>
  40b088:	ldr	x8, [sp, #496]
  40b08c:	str	x0, [x8, #608]
  40b090:	ldr	x0, [x8, #608]
  40b094:	ldr	x1, [x8, #168]
  40b098:	bl	40bf30 <__fxstatat@plt+0x8ac0>
  40b09c:	ldr	x8, [sp, #496]
  40b0a0:	str	x0, [x8, #616]
  40b0a4:	ldrb	w11, [sp, #750]
  40b0a8:	tbnz	w11, #0, 40b0b0 <__fxstatat@plt+0x7c40>
  40b0ac:	b	40b170 <__fxstatat@plt+0x7d00>
  40b0b0:	ldr	x8, [sp, #496]
  40b0b4:	ldr	w0, [x8, #588]
  40b0b8:	ldr	w1, [x8, #596]
  40b0bc:	ldr	x2, [x8, #616]
  40b0c0:	ldr	x3, [x8, #160]
  40b0c4:	ldr	x4, [x8, #24]
  40b0c8:	ldr	x5, [x8, #376]
  40b0cc:	ldrb	w9, [sp, #751]
  40b0d0:	str	w0, [sp, #252]
  40b0d4:	str	w1, [sp, #248]
  40b0d8:	str	x2, [sp, #240]
  40b0dc:	str	x3, [sp, #232]
  40b0e0:	str	x4, [sp, #224]
  40b0e4:	str	x5, [sp, #216]
  40b0e8:	tbnz	w9, #0, 40b0f0 <__fxstatat@plt+0x7c80>
  40b0ec:	b	40b104 <__fxstatat@plt+0x7c94>
  40b0f0:	ldr	x8, [sp, #496]
  40b0f4:	ldr	x9, [x8, #648]
  40b0f8:	ldr	w10, [x9, #12]
  40b0fc:	str	w10, [sp, #212]
  40b100:	b	40b10c <__fxstatat@plt+0x7c9c>
  40b104:	mov	w8, #0x1                   	// #1
  40b108:	str	w8, [sp, #212]
  40b10c:	ldr	w8, [sp, #212]
  40b110:	ldr	x9, [sp, #496]
  40b114:	ldr	x7, [x9, #664]
  40b118:	ldr	x10, [x9, #656]
  40b11c:	ldr	w0, [sp, #252]
  40b120:	ldr	w1, [sp, #248]
  40b124:	ldr	x2, [sp, #240]
  40b128:	ldr	x3, [sp, #232]
  40b12c:	ldr	x4, [sp, #224]
  40b130:	ldr	x5, [sp, #216]
  40b134:	mov	w6, w8
  40b138:	mov	x11, sp
  40b13c:	str	x10, [x11]
  40b140:	mov	x10, sp
  40b144:	add	x11, sp, #0x257
  40b148:	str	x11, [x10, #8]
  40b14c:	bl	40bf88 <__fxstatat@plt+0x8b18>
  40b150:	tbnz	w0, #0, 40b158 <__fxstatat@plt+0x7ce8>
  40b154:	b	40b15c <__fxstatat@plt+0x7cec>
  40b158:	b	40b2a8 <__fxstatat@plt+0x7e38>
  40b15c:	ldrb	w8, [sp, #599]
  40b160:	tbnz	w8, #0, 40b170 <__fxstatat@plt+0x7d00>
  40b164:	mov	w8, #0x0                   	// #0
  40b168:	strb	w8, [sp, #1055]
  40b16c:	b	40b6a4 <__fxstatat@plt+0x8234>
  40b170:	ldr	x8, [sp, #496]
  40b174:	ldr	w0, [x8, #588]
  40b178:	ldr	w1, [x8, #596]
  40b17c:	ldr	x2, [x8, #616]
  40b180:	ldr	x3, [x8, #160]
  40b184:	ldrb	w9, [sp, #751]
  40b188:	str	w0, [sp, #208]
  40b18c:	str	w1, [sp, #204]
  40b190:	str	x2, [sp, #192]
  40b194:	str	x3, [sp, #184]
  40b198:	tbnz	w9, #0, 40b1a0 <__fxstatat@plt+0x7d30>
  40b19c:	b	40b1b0 <__fxstatat@plt+0x7d40>
  40b1a0:	ldr	x8, [sp, #496]
  40b1a4:	ldr	x9, [x8, #24]
  40b1a8:	str	x9, [sp, #176]
  40b1ac:	b	40b1b8 <__fxstatat@plt+0x7d48>
  40b1b0:	mov	x8, xzr
  40b1b4:	str	x8, [sp, #176]
  40b1b8:	ldr	x8, [sp, #176]
  40b1bc:	ldr	x9, [sp, #496]
  40b1c0:	ldr	x10, [x9, #648]
  40b1c4:	ldr	w11, [x10, #12]
  40b1c8:	cmp	w11, #0x3
  40b1cc:	cset	w11, eq  // eq = none
  40b1d0:	ldr	x6, [x9, #664]
  40b1d4:	ldr	x7, [x9, #656]
  40b1d8:	ldr	w0, [sp, #208]
  40b1dc:	ldr	w1, [sp, #204]
  40b1e0:	ldr	x2, [sp, #192]
  40b1e4:	ldr	x3, [sp, #184]
  40b1e8:	mov	x4, x8
  40b1ec:	and	w5, w11, #0x1
  40b1f0:	mov	x8, sp
  40b1f4:	mov	x10, #0xffffffffffffffff    	// #-1
  40b1f8:	str	x10, [x8]
  40b1fc:	mov	x8, sp
  40b200:	add	x10, sp, #0x248
  40b204:	str	x10, [x8, #8]
  40b208:	mov	x8, sp
  40b20c:	add	x10, sp, #0x247
  40b210:	str	x10, [x8, #16]
  40b214:	bl	40c6b4 <__fxstatat@plt+0x9244>
  40b218:	tbnz	w0, #0, 40b228 <__fxstatat@plt+0x7db8>
  40b21c:	mov	w8, #0x0                   	// #0
  40b220:	strb	w8, [sp, #1055]
  40b224:	b	40b6a4 <__fxstatat@plt+0x8234>
  40b228:	ldrb	w8, [sp, #583]
  40b22c:	tbnz	w8, #0, 40b234 <__fxstatat@plt+0x7dc4>
  40b230:	b	40b2a8 <__fxstatat@plt+0x7e38>
  40b234:	ldr	x8, [sp, #496]
  40b238:	ldr	w0, [x8, #596]
  40b23c:	ldr	x1, [sp, #584]
  40b240:	bl	4032f0 <ftruncate@plt>
  40b244:	cmp	w0, #0x0
  40b248:	cset	w9, ge  // ge = tcont
  40b24c:	tbnz	w9, #0, 40b2a8 <__fxstatat@plt+0x7e38>
  40b250:	bl	403380 <__errno_location@plt>
  40b254:	ldr	w1, [x0]
  40b258:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40b25c:	add	x0, x0, #0xb88
  40b260:	str	w1, [sp, #172]
  40b264:	bl	4033f0 <gettext@plt>
  40b268:	ldr	x8, [sp, #496]
  40b26c:	ldr	x1, [x8, #656]
  40b270:	mov	w9, #0x4                   	// #4
  40b274:	str	x0, [sp, #160]
  40b278:	mov	w0, w9
  40b27c:	bl	414c80 <__fxstatat@plt+0x11810>
  40b280:	mov	w9, wzr
  40b284:	str	x0, [sp, #152]
  40b288:	mov	w0, w9
  40b28c:	ldr	w1, [sp, #172]
  40b290:	ldr	x2, [sp, #160]
  40b294:	ldr	x3, [sp, #152]
  40b298:	bl	402c30 <error@plt>
  40b29c:	mov	w9, #0x0                   	// #0
  40b2a0:	strb	w9, [sp, #1055]
  40b2a4:	b	40b6a4 <__fxstatat@plt+0x8234>
  40b2a8:	ldr	x8, [sp, #496]
  40b2ac:	ldr	x9, [x8, #648]
  40b2b0:	ldrb	w10, [x9, #31]
  40b2b4:	tbnz	w10, #0, 40b2bc <__fxstatat@plt+0x7e4c>
  40b2b8:	b	40b380 <__fxstatat@plt+0x7f10>
  40b2bc:	ldr	x8, [sp, #496]
  40b2c0:	ldr	x0, [x8, #624]
  40b2c4:	bl	416ac4 <__fxstatat@plt+0x13654>
  40b2c8:	str	x0, [sp, #528]
  40b2cc:	str	x1, [sp, #536]
  40b2d0:	ldr	q0, [sp, #528]
  40b2d4:	add	x2, sp, #0x220
  40b2d8:	str	q0, [sp, #544]
  40b2dc:	ldr	x8, [sp, #496]
  40b2e0:	ldr	x0, [x8, #624]
  40b2e4:	str	x2, [sp, #144]
  40b2e8:	bl	416b0c <__fxstatat@plt+0x1369c>
  40b2ec:	str	x0, [sp, #512]
  40b2f0:	str	x1, [sp, #520]
  40b2f4:	ldr	q0, [sp, #512]
  40b2f8:	str	q0, [sp, #560]
  40b2fc:	ldr	x8, [sp, #496]
  40b300:	ldr	w0, [x8, #596]
  40b304:	ldr	x1, [x8, #656]
  40b308:	ldr	x2, [sp, #144]
  40b30c:	bl	417a64 <__fxstatat@plt+0x145f4>
  40b310:	cbz	w0, 40b380 <__fxstatat@plt+0x7f10>
  40b314:	bl	403380 <__errno_location@plt>
  40b318:	ldr	w1, [x0]
  40b31c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40b320:	add	x0, x0, #0x956
  40b324:	str	w1, [sp, #140]
  40b328:	bl	4033f0 <gettext@plt>
  40b32c:	ldr	x8, [sp, #496]
  40b330:	ldr	x1, [x8, #656]
  40b334:	mov	w9, #0x4                   	// #4
  40b338:	str	x0, [sp, #128]
  40b33c:	mov	w0, w9
  40b340:	bl	414c80 <__fxstatat@plt+0x11810>
  40b344:	mov	w9, wzr
  40b348:	str	x0, [sp, #120]
  40b34c:	mov	w0, w9
  40b350:	ldr	w1, [sp, #140]
  40b354:	ldr	x2, [sp, #128]
  40b358:	ldr	x3, [sp, #120]
  40b35c:	bl	402c30 <error@plt>
  40b360:	ldr	x8, [sp, #496]
  40b364:	ldr	x10, [x8, #648]
  40b368:	ldrb	w9, [x10, #36]
  40b36c:	tbnz	w9, #0, 40b374 <__fxstatat@plt+0x7f04>
  40b370:	b	40b380 <__fxstatat@plt+0x7f10>
  40b374:	mov	w8, #0x0                   	// #0
  40b378:	strb	w8, [sp, #1055]
  40b37c:	b	40b6a4 <__fxstatat@plt+0x8234>
  40b380:	ldr	x8, [sp, #496]
  40b384:	ldr	x9, [x8, #648]
  40b388:	ldrb	w10, [x9, #29]
  40b38c:	tbnz	w10, #0, 40b394 <__fxstatat@plt+0x7f24>
  40b390:	b	40b428 <__fxstatat@plt+0x7fb8>
  40b394:	ldr	x8, [sp, #496]
  40b398:	ldr	x9, [x8, #624]
  40b39c:	ldr	w10, [x9, #24]
  40b3a0:	ldr	w11, [x8, #480]
  40b3a4:	cmp	w10, w11
  40b3a8:	b.ne	40b3c4 <__fxstatat@plt+0x7f54>  // b.any
  40b3ac:	ldr	x8, [sp, #496]
  40b3b0:	ldr	x9, [x8, #624]
  40b3b4:	ldr	w10, [x9, #28]
  40b3b8:	ldr	w11, [x8, #484]
  40b3bc:	cmp	w10, w11
  40b3c0:	b.eq	40b428 <__fxstatat@plt+0x7fb8>  // b.none
  40b3c4:	ldr	x8, [sp, #496]
  40b3c8:	ldr	x0, [x8, #648]
  40b3cc:	ldr	x1, [x8, #656]
  40b3d0:	ldr	w2, [x8, #596]
  40b3d4:	ldr	x3, [x8, #624]
  40b3d8:	ldr	x9, [x8, #632]
  40b3dc:	ldrb	w10, [x9]
  40b3e0:	and	w4, w10, #0x1
  40b3e4:	sub	x5, x29, #0xe0
  40b3e8:	bl	40b860 <__fxstatat@plt+0x83f0>
  40b3ec:	mov	w10, #0xffffffff            	// #-1
  40b3f0:	cmp	w0, w10
  40b3f4:	str	w0, [sp, #116]
  40b3f8:	b.eq	40b40c <__fxstatat@plt+0x7f9c>  // b.none
  40b3fc:	b	40b400 <__fxstatat@plt+0x7f90>
  40b400:	ldr	w8, [sp, #116]
  40b404:	cbz	w8, 40b418 <__fxstatat@plt+0x7fa8>
  40b408:	b	40b428 <__fxstatat@plt+0x7fb8>
  40b40c:	mov	w8, #0x0                   	// #0
  40b410:	strb	w8, [sp, #1055]
  40b414:	b	40b6a4 <__fxstatat@plt+0x8234>
  40b418:	ldr	x8, [sp, #496]
  40b41c:	ldr	w9, [x8, #584]
  40b420:	and	w9, w9, #0xfffff1ff
  40b424:	str	w9, [x8, #584]
  40b428:	ldr	x8, [sp, #496]
  40b42c:	ldr	x9, [x8, #648]
  40b430:	ldrb	w10, [x9, #39]
  40b434:	tbnz	w10, #0, 40b43c <__fxstatat@plt+0x7fcc>
  40b438:	b	40b4e4 <__fxstatat@plt+0x8074>
  40b43c:	mov	w8, #0x0                   	// #0
  40b440:	strb	w8, [sp, #511]
  40b444:	ldr	x9, [sp, #496]
  40b448:	ldr	w8, [x9, #472]
  40b44c:	and	w8, w8, #0x80
  40b450:	cbnz	w8, 40b480 <__fxstatat@plt+0x8010>
  40b454:	bl	402c70 <geteuid@plt>
  40b458:	cbz	w0, 40b480 <__fxstatat@plt+0x8010>
  40b45c:	ldr	x8, [sp, #496]
  40b460:	ldr	w0, [x8, #596]
  40b464:	ldr	x1, [x8, #656]
  40b468:	mov	w2, #0x180                 	// #384
  40b46c:	bl	40cb68 <__fxstatat@plt+0x96f8>
  40b470:	cmp	w0, #0x0
  40b474:	cset	w9, eq  // eq = none
  40b478:	and	w9, w9, #0x1
  40b47c:	strb	w9, [sp, #511]
  40b480:	ldr	x8, [sp, #496]
  40b484:	ldr	x0, [x8, #664]
  40b488:	ldr	w1, [x8, #588]
  40b48c:	ldr	x2, [x8, #656]
  40b490:	ldr	w3, [x8, #596]
  40b494:	ldr	x4, [x8, #648]
  40b498:	bl	40bb38 <__fxstatat@plt+0x86c8>
  40b49c:	tbnz	w0, #0, 40b4bc <__fxstatat@plt+0x804c>
  40b4a0:	ldr	x8, [sp, #496]
  40b4a4:	ldr	x9, [x8, #648]
  40b4a8:	ldrb	w10, [x9, #40]
  40b4ac:	tbnz	w10, #0, 40b4b4 <__fxstatat@plt+0x8044>
  40b4b0:	b	40b4bc <__fxstatat@plt+0x804c>
  40b4b4:	mov	w8, #0x0                   	// #0
  40b4b8:	strb	w8, [sp, #1055]
  40b4bc:	ldrb	w8, [sp, #511]
  40b4c0:	tbnz	w8, #0, 40b4c8 <__fxstatat@plt+0x8058>
  40b4c4:	b	40b4e4 <__fxstatat@plt+0x8074>
  40b4c8:	ldr	x8, [sp, #496]
  40b4cc:	ldr	w0, [x8, #596]
  40b4d0:	ldr	x1, [x8, #656]
  40b4d4:	ldr	w9, [x8, #644]
  40b4d8:	ldr	w10, [x8, #640]
  40b4dc:	bic	w2, w9, w10
  40b4e0:	bl	40cb68 <__fxstatat@plt+0x96f8>
  40b4e4:	ldr	x8, [sp, #496]
  40b4e8:	ldr	x0, [x8, #656]
  40b4ec:	ldr	w1, [x8, #596]
  40b4f0:	ldr	x2, [x8, #624]
  40b4f4:	bl	40bd5c <__fxstatat@plt+0x88ec>
  40b4f8:	ldr	x8, [sp, #496]
  40b4fc:	ldr	x9, [x8, #648]
  40b500:	ldrb	w10, [x9, #30]
  40b504:	tbnz	w10, #0, 40b51c <__fxstatat@plt+0x80ac>
  40b508:	ldr	x8, [sp, #496]
  40b50c:	ldr	x9, [x8, #648]
  40b510:	ldrb	w10, [x9, #24]
  40b514:	tbnz	w10, #0, 40b51c <__fxstatat@plt+0x80ac>
  40b518:	b	40b55c <__fxstatat@plt+0x80ec>
  40b51c:	ldr	x8, [sp, #496]
  40b520:	ldr	x0, [x8, #664]
  40b524:	ldr	w1, [x8, #588]
  40b528:	ldr	x2, [x8, #656]
  40b52c:	ldr	w3, [x8, #596]
  40b530:	ldr	w4, [x8, #584]
  40b534:	bl	40e134 <__fxstatat@plt+0xacc4>
  40b538:	cbz	w0, 40b558 <__fxstatat@plt+0x80e8>
  40b53c:	ldr	x8, [sp, #496]
  40b540:	ldr	x9, [x8, #648]
  40b544:	ldrb	w10, [x9, #36]
  40b548:	tbnz	w10, #0, 40b550 <__fxstatat@plt+0x80e0>
  40b54c:	b	40b558 <__fxstatat@plt+0x80e8>
  40b550:	mov	w8, #0x0                   	// #0
  40b554:	strb	w8, [sp, #1055]
  40b558:	b	40b6a4 <__fxstatat@plt+0x8234>
  40b55c:	ldr	x8, [sp, #496]
  40b560:	ldr	x9, [x8, #648]
  40b564:	ldrb	w10, [x9, #43]
  40b568:	tbnz	w10, #0, 40b570 <__fxstatat@plt+0x8100>
  40b56c:	b	40b598 <__fxstatat@plt+0x8128>
  40b570:	ldr	x8, [sp, #496]
  40b574:	ldr	x0, [x8, #656]
  40b578:	ldr	w1, [x8, #596]
  40b57c:	ldr	x9, [x8, #648]
  40b580:	ldr	w2, [x9, #16]
  40b584:	bl	40e234 <__fxstatat@plt+0xadc4>
  40b588:	cbz	w0, 40b594 <__fxstatat@plt+0x8124>
  40b58c:	mov	w8, #0x0                   	// #0
  40b590:	strb	w8, [sp, #1055]
  40b594:	b	40b6a4 <__fxstatat@plt+0x8234>
  40b598:	ldr	x8, [sp, #496]
  40b59c:	ldr	x9, [x8, #648]
  40b5a0:	ldrb	w10, [x9, #32]
  40b5a4:	tbnz	w10, #0, 40b5ac <__fxstatat@plt+0x813c>
  40b5a8:	b	40b5fc <__fxstatat@plt+0x818c>
  40b5ac:	ldr	x8, [sp, #496]
  40b5b0:	ldr	x9, [x8, #632]
  40b5b4:	ldrb	w10, [x9]
  40b5b8:	tbnz	w10, #0, 40b5c0 <__fxstatat@plt+0x8150>
  40b5bc:	b	40b5fc <__fxstatat@plt+0x818c>
  40b5c0:	ldr	x8, [sp, #496]
  40b5c4:	ldr	x0, [x8, #656]
  40b5c8:	ldr	w1, [x8, #596]
  40b5cc:	str	x0, [sp, #104]
  40b5d0:	str	w1, [sp, #100]
  40b5d4:	bl	4094b0 <__fxstatat@plt+0x6040>
  40b5d8:	mov	w9, #0x1b6                 	// #438
  40b5dc:	bic	w2, w9, w0
  40b5e0:	ldr	x0, [sp, #104]
  40b5e4:	ldr	w1, [sp, #100]
  40b5e8:	bl	40e234 <__fxstatat@plt+0xadc4>
  40b5ec:	cbz	w0, 40b5f8 <__fxstatat@plt+0x8188>
  40b5f0:	mov	w8, #0x0                   	// #0
  40b5f4:	strb	w8, [sp, #1055]
  40b5f8:	b	40b6a4 <__fxstatat@plt+0x8234>
  40b5fc:	ldr	x8, [sp, #496]
  40b600:	ldr	w9, [x8, #640]
  40b604:	cbz	w9, 40b6a4 <__fxstatat@plt+0x8234>
  40b608:	bl	4094b0 <__fxstatat@plt+0x6040>
  40b60c:	ldr	x8, [sp, #496]
  40b610:	ldr	w9, [x8, #640]
  40b614:	bic	w9, w9, w0
  40b618:	str	w9, [x8, #640]
  40b61c:	ldr	w9, [x8, #640]
  40b620:	cbz	w9, 40b6a4 <__fxstatat@plt+0x8234>
  40b624:	ldr	x8, [sp, #496]
  40b628:	ldr	w0, [x8, #596]
  40b62c:	ldr	x1, [x8, #656]
  40b630:	ldr	w2, [x8, #644]
  40b634:	bl	40cb68 <__fxstatat@plt+0x96f8>
  40b638:	cbz	w0, 40b6a4 <__fxstatat@plt+0x8234>
  40b63c:	bl	403380 <__errno_location@plt>
  40b640:	ldr	w1, [x0]
  40b644:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40b648:	add	x0, x0, #0x96e
  40b64c:	str	w1, [sp, #96]
  40b650:	bl	4033f0 <gettext@plt>
  40b654:	ldr	x8, [sp, #496]
  40b658:	ldr	x1, [x8, #656]
  40b65c:	mov	w9, #0x4                   	// #4
  40b660:	str	x0, [sp, #88]
  40b664:	mov	w0, w9
  40b668:	bl	414c80 <__fxstatat@plt+0x11810>
  40b66c:	mov	w9, wzr
  40b670:	str	x0, [sp, #80]
  40b674:	mov	w0, w9
  40b678:	ldr	w1, [sp, #96]
  40b67c:	ldr	x2, [sp, #88]
  40b680:	ldr	x3, [sp, #80]
  40b684:	bl	402c30 <error@plt>
  40b688:	ldr	x8, [sp, #496]
  40b68c:	ldr	x10, [x8, #648]
  40b690:	ldrb	w9, [x10, #36]
  40b694:	tbnz	w9, #0, 40b69c <__fxstatat@plt+0x822c>
  40b698:	b	40b6a4 <__fxstatat@plt+0x8234>
  40b69c:	mov	w8, #0x0                   	// #0
  40b6a0:	strb	w8, [sp, #1055]
  40b6a4:	ldr	x8, [sp, #496]
  40b6a8:	ldr	w0, [x8, #596]
  40b6ac:	bl	402fc0 <close@plt>
  40b6b0:	cmp	w0, #0x0
  40b6b4:	cset	w9, ge  // ge = tcont
  40b6b8:	tbnz	w9, #0, 40b710 <__fxstatat@plt+0x82a0>
  40b6bc:	bl	403380 <__errno_location@plt>
  40b6c0:	ldr	w1, [x0]
  40b6c4:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40b6c8:	add	x0, x0, #0xb9c
  40b6cc:	str	w1, [sp, #76]
  40b6d0:	bl	4033f0 <gettext@plt>
  40b6d4:	ldr	x8, [sp, #496]
  40b6d8:	ldr	x1, [x8, #656]
  40b6dc:	mov	w9, #0x4                   	// #4
  40b6e0:	str	x0, [sp, #64]
  40b6e4:	mov	w0, w9
  40b6e8:	bl	414c80 <__fxstatat@plt+0x11810>
  40b6ec:	mov	w9, wzr
  40b6f0:	str	x0, [sp, #56]
  40b6f4:	mov	w0, w9
  40b6f8:	ldr	w1, [sp, #76]
  40b6fc:	ldr	x2, [sp, #64]
  40b700:	ldr	x3, [sp, #56]
  40b704:	bl	402c30 <error@plt>
  40b708:	mov	w9, #0x0                   	// #0
  40b70c:	strb	w9, [sp, #1055]
  40b710:	ldr	x8, [sp, #496]
  40b714:	ldr	w0, [x8, #588]
  40b718:	bl	402fc0 <close@plt>
  40b71c:	cmp	w0, #0x0
  40b720:	cset	w9, ge  // ge = tcont
  40b724:	tbnz	w9, #0, 40b77c <__fxstatat@plt+0x830c>
  40b728:	bl	403380 <__errno_location@plt>
  40b72c:	ldr	w1, [x0]
  40b730:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40b734:	add	x0, x0, #0xb9c
  40b738:	str	w1, [sp, #52]
  40b73c:	bl	4033f0 <gettext@plt>
  40b740:	ldr	x8, [sp, #496]
  40b744:	ldr	x1, [x8, #664]
  40b748:	mov	w9, #0x4                   	// #4
  40b74c:	str	x0, [sp, #40]
  40b750:	mov	w0, w9
  40b754:	bl	414c80 <__fxstatat@plt+0x11810>
  40b758:	mov	w9, wzr
  40b75c:	str	x0, [sp, #32]
  40b760:	mov	w0, w9
  40b764:	ldr	w1, [sp, #52]
  40b768:	ldr	x2, [sp, #40]
  40b76c:	ldr	x3, [sp, #32]
  40b770:	bl	402c30 <error@plt>
  40b774:	mov	w9, #0x0                   	// #0
  40b778:	strb	w9, [sp, #1055]
  40b77c:	ldr	x8, [sp, #496]
  40b780:	ldr	x0, [x8, #608]
  40b784:	bl	403140 <free@plt>
  40b788:	ldr	x8, [sp, #496]
  40b78c:	ldr	x0, [x8, #600]
  40b790:	bl	403140 <free@plt>
  40b794:	ldrb	w9, [sp, #1055]
  40b798:	and	w9, w9, #0x1
  40b79c:	sturb	w9, [x29, #-1]
  40b7a0:	ldurb	w8, [x29, #-1]
  40b7a4:	and	w0, w8, #0x1
  40b7a8:	add	sp, sp, #0x580
  40b7ac:	ldr	x28, [sp, #16]
  40b7b0:	ldp	x29, x30, [sp], #32
  40b7b4:	ret
  40b7b8:	sub	sp, sp, #0x20
  40b7bc:	stp	x29, x30, [sp, #16]
  40b7c0:	add	x29, sp, #0x10
  40b7c4:	mov	x8, xzr
  40b7c8:	mov	x0, x8
  40b7cc:	bl	4166f0 <__fxstatat@plt+0x13280>
  40b7d0:	cbz	w0, 40b804 <__fxstatat@plt+0x8394>
  40b7d4:	bl	403380 <__errno_location@plt>
  40b7d8:	ldr	w1, [x0]
  40b7dc:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40b7e0:	add	x0, x0, #0xc3b
  40b7e4:	stur	w1, [x29, #-4]
  40b7e8:	bl	4033f0 <gettext@plt>
  40b7ec:	mov	w8, #0x1                   	// #1
  40b7f0:	str	x0, [sp]
  40b7f4:	mov	w0, w8
  40b7f8:	ldur	w1, [x29, #-4]
  40b7fc:	ldr	x2, [sp]
  40b800:	bl	402c30 <error@plt>
  40b804:	ldp	x29, x30, [sp, #16]
  40b808:	add	sp, sp, #0x20
  40b80c:	ret
  40b810:	sub	sp, sp, #0x30
  40b814:	stp	x29, x30, [sp, #32]
  40b818:	add	x29, sp, #0x20
  40b81c:	stur	x0, [x29, #-8]
  40b820:	str	x1, [sp, #16]
  40b824:	ldur	x0, [x29, #-8]
  40b828:	ldr	x1, [sp, #16]
  40b82c:	bl	418304 <__fxstatat@plt+0x14e94>
  40b830:	str	w0, [sp, #12]
  40b834:	ldr	w8, [sp, #12]
  40b838:	cbz	w8, 40b850 <__fxstatat@plt+0x83e0>
  40b83c:	bl	403380 <__errno_location@plt>
  40b840:	ldr	w8, [x0]
  40b844:	cmp	w8, #0x26
  40b848:	b.ne	40b850 <__fxstatat@plt+0x83e0>  // b.any
  40b84c:	str	wzr, [sp, #12]
  40b850:	ldr	w0, [sp, #12]
  40b854:	ldp	x29, x30, [sp, #32]
  40b858:	add	sp, sp, #0x30
  40b85c:	ret
  40b860:	sub	sp, sp, #0xb0
  40b864:	stp	x29, x30, [sp, #160]
  40b868:	add	x29, sp, #0xa0
  40b86c:	mov	w8, #0x1                   	// #1
  40b870:	stur	x0, [x29, #-16]
  40b874:	stur	x1, [x29, #-24]
  40b878:	stur	w2, [x29, #-28]
  40b87c:	stur	x3, [x29, #-40]
  40b880:	and	w8, w4, w8
  40b884:	sturb	w8, [x29, #-41]
  40b888:	stur	x5, [x29, #-56]
  40b88c:	ldur	x9, [x29, #-40]
  40b890:	ldr	w8, [x9, #24]
  40b894:	stur	w8, [x29, #-60]
  40b898:	ldur	x9, [x29, #-40]
  40b89c:	ldr	w8, [x9, #28]
  40b8a0:	stur	w8, [x29, #-64]
  40b8a4:	ldurb	w8, [x29, #-41]
  40b8a8:	tbnz	w8, #0, 40b9b8 <__fxstatat@plt+0x8548>
  40b8ac:	ldur	x8, [x29, #-16]
  40b8b0:	ldrb	w9, [x8, #30]
  40b8b4:	tbnz	w9, #0, 40b8d4 <__fxstatat@plt+0x8464>
  40b8b8:	ldur	x8, [x29, #-16]
  40b8bc:	ldrb	w9, [x8, #24]
  40b8c0:	tbnz	w9, #0, 40b8d4 <__fxstatat@plt+0x8464>
  40b8c4:	ldur	x8, [x29, #-16]
  40b8c8:	ldrb	w9, [x8, #43]
  40b8cc:	tbnz	w9, #0, 40b8d4 <__fxstatat@plt+0x8464>
  40b8d0:	b	40b9b8 <__fxstatat@plt+0x8548>
  40b8d4:	ldur	x8, [x29, #-56]
  40b8d8:	ldr	w9, [x8, #16]
  40b8dc:	stur	w9, [x29, #-68]
  40b8e0:	ldur	x8, [x29, #-16]
  40b8e4:	ldrb	w9, [x8, #30]
  40b8e8:	tbnz	w9, #0, 40b8fc <__fxstatat@plt+0x848c>
  40b8ec:	ldur	x8, [x29, #-16]
  40b8f0:	ldrb	w9, [x8, #24]
  40b8f4:	tbnz	w9, #0, 40b8fc <__fxstatat@plt+0x848c>
  40b8f8:	b	40b90c <__fxstatat@plt+0x849c>
  40b8fc:	ldur	x8, [x29, #-40]
  40b900:	ldr	w9, [x8, #16]
  40b904:	str	w9, [sp, #64]
  40b908:	b	40b918 <__fxstatat@plt+0x84a8>
  40b90c:	ldur	x8, [x29, #-16]
  40b910:	ldr	w9, [x8, #16]
  40b914:	str	w9, [sp, #64]
  40b918:	ldr	w8, [sp, #64]
  40b91c:	stur	w8, [x29, #-72]
  40b920:	ldur	w8, [x29, #-68]
  40b924:	ldur	w9, [x29, #-72]
  40b928:	and	w8, w8, w9
  40b92c:	and	w8, w8, #0x1c0
  40b930:	stur	w8, [x29, #-76]
  40b934:	ldur	x0, [x29, #-24]
  40b938:	ldur	w1, [x29, #-28]
  40b93c:	ldur	w2, [x29, #-76]
  40b940:	bl	412f1c <__fxstatat@plt+0xfaac>
  40b944:	cbz	w0, 40b9b8 <__fxstatat@plt+0x8548>
  40b948:	ldur	x0, [x29, #-16]
  40b94c:	bl	40d044 <__fxstatat@plt+0x9bd4>
  40b950:	tbnz	w0, #0, 40b99c <__fxstatat@plt+0x852c>
  40b954:	bl	403380 <__errno_location@plt>
  40b958:	ldr	w1, [x0]
  40b95c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40b960:	add	x0, x0, #0xc6f
  40b964:	str	w1, [sp, #60]
  40b968:	bl	4033f0 <gettext@plt>
  40b96c:	ldur	x1, [x29, #-24]
  40b970:	mov	w8, #0x4                   	// #4
  40b974:	str	x0, [sp, #48]
  40b978:	mov	w0, w8
  40b97c:	bl	414c80 <__fxstatat@plt+0x11810>
  40b980:	mov	w8, wzr
  40b984:	str	x0, [sp, #40]
  40b988:	mov	w0, w8
  40b98c:	ldr	w1, [sp, #60]
  40b990:	ldr	x2, [sp, #48]
  40b994:	ldr	x3, [sp, #40]
  40b998:	bl	402c30 <error@plt>
  40b99c:	ldur	x8, [x29, #-16]
  40b9a0:	ldrb	w9, [x8, #36]
  40b9a4:	and	w9, w9, #0x1
  40b9a8:	mov	w10, wzr
  40b9ac:	subs	w9, w10, w9
  40b9b0:	stur	w9, [x29, #-4]
  40b9b4:	b	40bb28 <__fxstatat@plt+0x86b8>
  40b9b8:	ldur	w8, [x29, #-28]
  40b9bc:	mov	w9, #0xffffffff            	// #-1
  40b9c0:	cmp	w8, w9
  40b9c4:	b.eq	40ba40 <__fxstatat@plt+0x85d0>  // b.none
  40b9c8:	ldur	w0, [x29, #-28]
  40b9cc:	ldur	w1, [x29, #-60]
  40b9d0:	ldur	w2, [x29, #-64]
  40b9d4:	bl	403400 <fchown@plt>
  40b9d8:	cbnz	w0, 40b9e8 <__fxstatat@plt+0x8578>
  40b9dc:	mov	w8, #0x1                   	// #1
  40b9e0:	stur	w8, [x29, #-4]
  40b9e4:	b	40bb28 <__fxstatat@plt+0x86b8>
  40b9e8:	bl	403380 <__errno_location@plt>
  40b9ec:	ldr	w8, [x0]
  40b9f0:	cmp	w8, #0x1
  40b9f4:	b.eq	40ba08 <__fxstatat@plt+0x8598>  // b.none
  40b9f8:	bl	403380 <__errno_location@plt>
  40b9fc:	ldr	w8, [x0]
  40ba00:	cmp	w8, #0x16
  40ba04:	b.ne	40ba3c <__fxstatat@plt+0x85cc>  // b.any
  40ba08:	bl	403380 <__errno_location@plt>
  40ba0c:	ldr	w8, [x0]
  40ba10:	str	w8, [sp, #80]
  40ba14:	ldur	w0, [x29, #-28]
  40ba18:	ldur	w2, [x29, #-64]
  40ba1c:	mov	w1, #0xffffffff            	// #-1
  40ba20:	bl	403400 <fchown@plt>
  40ba24:	str	w0, [sp, #76]
  40ba28:	ldr	w8, [sp, #80]
  40ba2c:	str	w8, [sp, #36]
  40ba30:	bl	403380 <__errno_location@plt>
  40ba34:	ldr	w8, [sp, #36]
  40ba38:	str	w8, [x0]
  40ba3c:	b	40bab4 <__fxstatat@plt+0x8644>
  40ba40:	ldur	x0, [x29, #-24]
  40ba44:	ldur	w1, [x29, #-60]
  40ba48:	ldur	w2, [x29, #-64]
  40ba4c:	bl	4030f0 <lchown@plt>
  40ba50:	cbnz	w0, 40ba60 <__fxstatat@plt+0x85f0>
  40ba54:	mov	w8, #0x1                   	// #1
  40ba58:	stur	w8, [x29, #-4]
  40ba5c:	b	40bb28 <__fxstatat@plt+0x86b8>
  40ba60:	bl	403380 <__errno_location@plt>
  40ba64:	ldr	w8, [x0]
  40ba68:	cmp	w8, #0x1
  40ba6c:	b.eq	40ba80 <__fxstatat@plt+0x8610>  // b.none
  40ba70:	bl	403380 <__errno_location@plt>
  40ba74:	ldr	w8, [x0]
  40ba78:	cmp	w8, #0x16
  40ba7c:	b.ne	40bab4 <__fxstatat@plt+0x8644>  // b.any
  40ba80:	bl	403380 <__errno_location@plt>
  40ba84:	ldr	w8, [x0]
  40ba88:	str	w8, [sp, #72]
  40ba8c:	ldur	x0, [x29, #-24]
  40ba90:	ldur	w2, [x29, #-64]
  40ba94:	mov	w1, #0xffffffff            	// #-1
  40ba98:	bl	4030f0 <lchown@plt>
  40ba9c:	str	w0, [sp, #68]
  40baa0:	ldr	w8, [sp, #72]
  40baa4:	str	w8, [sp, #32]
  40baa8:	bl	403380 <__errno_location@plt>
  40baac:	ldr	w8, [sp, #32]
  40bab0:	str	w8, [x0]
  40bab4:	ldur	x0, [x29, #-16]
  40bab8:	bl	409454 <__fxstatat@plt+0x5fe4>
  40babc:	tbnz	w0, #0, 40bb24 <__fxstatat@plt+0x86b4>
  40bac0:	bl	403380 <__errno_location@plt>
  40bac4:	ldr	w1, [x0]
  40bac8:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40bacc:	add	x0, x0, #0x919
  40bad0:	str	w1, [sp, #28]
  40bad4:	bl	4033f0 <gettext@plt>
  40bad8:	ldur	x1, [x29, #-24]
  40badc:	mov	w8, #0x4                   	// #4
  40bae0:	str	x0, [sp, #16]
  40bae4:	mov	w0, w8
  40bae8:	bl	414c80 <__fxstatat@plt+0x11810>
  40baec:	mov	w8, wzr
  40baf0:	str	x0, [sp, #8]
  40baf4:	mov	w0, w8
  40baf8:	ldr	w1, [sp, #28]
  40bafc:	ldr	x2, [sp, #16]
  40bb00:	ldr	x3, [sp, #8]
  40bb04:	bl	402c30 <error@plt>
  40bb08:	ldur	x9, [x29, #-16]
  40bb0c:	ldrb	w8, [x9, #36]
  40bb10:	tbnz	w8, #0, 40bb18 <__fxstatat@plt+0x86a8>
  40bb14:	b	40bb24 <__fxstatat@plt+0x86b4>
  40bb18:	mov	w8, #0xffffffff            	// #-1
  40bb1c:	stur	w8, [x29, #-4]
  40bb20:	b	40bb28 <__fxstatat@plt+0x86b8>
  40bb24:	stur	wzr, [x29, #-4]
  40bb28:	ldur	w0, [x29, #-4]
  40bb2c:	ldp	x29, x30, [sp, #160]
  40bb30:	add	sp, sp, #0xb0
  40bb34:	ret
  40bb38:	sub	sp, sp, #0xc0
  40bb3c:	stp	x29, x30, [sp, #176]
  40bb40:	add	x29, sp, #0xb0
  40bb44:	stur	x0, [x29, #-8]
  40bb48:	stur	w1, [x29, #-12]
  40bb4c:	stur	x2, [x29, #-24]
  40bb50:	stur	w3, [x29, #-28]
  40bb54:	stur	x4, [x29, #-40]
  40bb58:	ldur	x8, [x29, #-40]
  40bb5c:	ldrb	w9, [x8, #35]
  40bb60:	mov	w10, #0x1                   	// #1
  40bb64:	stur	w10, [x29, #-76]
  40bb68:	tbnz	w9, #0, 40bb70 <__fxstatat@plt+0x8700>
  40bb6c:	b	40bb7c <__fxstatat@plt+0x870c>
  40bb70:	ldur	x8, [x29, #-40]
  40bb74:	ldrb	w9, [x8, #40]
  40bb78:	stur	w9, [x29, #-76]
  40bb7c:	ldur	w8, [x29, #-76]
  40bb80:	and	w8, w8, #0x1
  40bb84:	sturb	w8, [x29, #-45]
  40bb88:	ldurb	w8, [x29, #-45]
  40bb8c:	mov	w9, #0x0                   	// #0
  40bb90:	stur	w9, [x29, #-80]
  40bb94:	tbnz	w8, #0, 40bba8 <__fxstatat@plt+0x8738>
  40bb98:	ldur	x8, [x29, #-40]
  40bb9c:	ldrb	w9, [x8, #41]
  40bba0:	eor	w9, w9, #0x1
  40bba4:	stur	w9, [x29, #-80]
  40bba8:	ldur	w8, [x29, #-80]
  40bbac:	and	w8, w8, #0x1
  40bbb0:	sturb	w8, [x29, #-46]
  40bbb4:	ldur	x9, [x29, #-40]
  40bbb8:	ldrb	w8, [x9, #37]
  40bbbc:	mov	w10, #0x1                   	// #1
  40bbc0:	stur	w10, [x29, #-84]
  40bbc4:	tbnz	w8, #0, 40bbd4 <__fxstatat@plt+0x8764>
  40bbc8:	ldur	x8, [x29, #-40]
  40bbcc:	ldrb	w9, [x8, #33]
  40bbd0:	stur	w9, [x29, #-84]
  40bbd4:	ldur	w8, [x29, #-84]
  40bbd8:	and	w8, w8, #0x1
  40bbdc:	sturb	w8, [x29, #-47]
  40bbe0:	ldurb	w8, [x29, #-45]
  40bbe4:	adrp	x9, 40d000 <__fxstatat@plt+0x9b90>
  40bbe8:	add	x9, x9, #0x170
  40bbec:	adrp	x10, 40d000 <__fxstatat@plt+0x9b90>
  40bbf0:	add	x10, x10, #0xa0
  40bbf4:	tst	w8, #0x1
  40bbf8:	csel	x9, x10, x9, ne  // ne = any
  40bbfc:	sub	x10, x29, #0x48
  40bc00:	stur	x9, [x29, #-72]
  40bc04:	adrp	x9, 40d000 <__fxstatat@plt+0x9b90>
  40bc08:	add	x9, x9, #0x25c
  40bc0c:	str	x9, [x10, #8]
  40bc10:	adrp	x9, 40d000 <__fxstatat@plt+0x9b90>
  40bc14:	add	x9, x9, #0x28c
  40bc18:	str	x9, [x10, #16]
  40bc1c:	ldur	w8, [x29, #-12]
  40bc20:	mov	w11, wzr
  40bc24:	cmp	w11, w8
  40bc28:	cset	w8, gt
  40bc2c:	tbnz	w8, #0, 40bcd0 <__fxstatat@plt+0x8860>
  40bc30:	ldur	w8, [x29, #-28]
  40bc34:	mov	w9, wzr
  40bc38:	cmp	w9, w8
  40bc3c:	cset	w8, gt
  40bc40:	tbnz	w8, #0, 40bcd0 <__fxstatat@plt+0x8860>
  40bc44:	ldur	x0, [x29, #-8]
  40bc48:	ldur	w1, [x29, #-12]
  40bc4c:	ldur	x2, [x29, #-24]
  40bc50:	ldur	w3, [x29, #-28]
  40bc54:	ldurb	w8, [x29, #-47]
  40bc58:	mov	x9, xzr
  40bc5c:	adrp	x10, 40d000 <__fxstatat@plt+0x9b90>
  40bc60:	add	x10, x10, #0x2a0
  40bc64:	tst	w8, #0x1
  40bc68:	csel	x4, x10, x9, ne  // ne = any
  40bc6c:	ldurb	w8, [x29, #-45]
  40bc70:	str	x0, [sp, #80]
  40bc74:	str	w1, [sp, #76]
  40bc78:	str	x2, [sp, #64]
  40bc7c:	str	w3, [sp, #60]
  40bc80:	str	x4, [sp, #48]
  40bc84:	tbnz	w8, #0, 40bc94 <__fxstatat@plt+0x8824>
  40bc88:	ldurb	w8, [x29, #-46]
  40bc8c:	tbnz	w8, #0, 40bc94 <__fxstatat@plt+0x8824>
  40bc90:	b	40bca0 <__fxstatat@plt+0x8830>
  40bc94:	sub	x8, x29, #0x48
  40bc98:	str	x8, [sp, #40]
  40bc9c:	b	40bca8 <__fxstatat@plt+0x8838>
  40bca0:	mov	x8, xzr
  40bca4:	str	x8, [sp, #40]
  40bca8:	ldr	x8, [sp, #40]
  40bcac:	ldr	x0, [sp, #80]
  40bcb0:	ldr	w1, [sp, #76]
  40bcb4:	ldr	x2, [sp, #64]
  40bcb8:	ldr	w3, [sp, #60]
  40bcbc:	ldr	x4, [sp, #48]
  40bcc0:	mov	x5, x8
  40bcc4:	bl	403180 <attr_copy_fd@plt>
  40bcc8:	stur	w0, [x29, #-44]
  40bccc:	b	40bd40 <__fxstatat@plt+0x88d0>
  40bcd0:	ldur	x0, [x29, #-8]
  40bcd4:	ldur	x1, [x29, #-24]
  40bcd8:	ldurb	w8, [x29, #-47]
  40bcdc:	mov	x9, xzr
  40bce0:	adrp	x10, 40d000 <__fxstatat@plt+0x9b90>
  40bce4:	add	x10, x10, #0x2a0
  40bce8:	tst	w8, #0x1
  40bcec:	csel	x2, x10, x9, ne  // ne = any
  40bcf0:	ldurb	w8, [x29, #-45]
  40bcf4:	str	x0, [sp, #32]
  40bcf8:	str	x1, [sp, #24]
  40bcfc:	str	x2, [sp, #16]
  40bd00:	tbnz	w8, #0, 40bd10 <__fxstatat@plt+0x88a0>
  40bd04:	ldurb	w8, [x29, #-46]
  40bd08:	tbnz	w8, #0, 40bd10 <__fxstatat@plt+0x88a0>
  40bd0c:	b	40bd1c <__fxstatat@plt+0x88ac>
  40bd10:	sub	x8, x29, #0x48
  40bd14:	str	x8, [sp, #8]
  40bd18:	b	40bd24 <__fxstatat@plt+0x88b4>
  40bd1c:	mov	x8, xzr
  40bd20:	str	x8, [sp, #8]
  40bd24:	ldr	x8, [sp, #8]
  40bd28:	ldr	x0, [sp, #32]
  40bd2c:	ldr	x1, [sp, #24]
  40bd30:	ldr	x2, [sp, #16]
  40bd34:	mov	x3, x8
  40bd38:	bl	403210 <attr_copy_file@plt>
  40bd3c:	stur	w0, [x29, #-44]
  40bd40:	ldur	w8, [x29, #-44]
  40bd44:	cmp	w8, #0x0
  40bd48:	cset	w8, eq  // eq = none
  40bd4c:	and	w0, w8, #0x1
  40bd50:	ldp	x29, x30, [sp, #176]
  40bd54:	add	sp, sp, #0xc0
  40bd58:	ret
  40bd5c:	sub	sp, sp, #0x20
  40bd60:	str	x0, [sp, #24]
  40bd64:	str	w1, [sp, #20]
  40bd68:	str	x2, [sp, #8]
  40bd6c:	add	sp, sp, #0x20
  40bd70:	ret
  40bd74:	sub	sp, sp, #0x20
  40bd78:	stp	x29, x30, [sp, #16]
  40bd7c:	add	x29, sp, #0x10
  40bd80:	str	x0, [sp, #8]
  40bd84:	str	w1, [sp, #4]
  40bd88:	ldr	w8, [sp, #4]
  40bd8c:	and	w8, w8, #0xf000
  40bd90:	mov	w9, #0x1                   	// #1
  40bd94:	cmp	w8, #0xa, lsl #12
  40bd98:	str	w9, [sp]
  40bd9c:	b.eq	40bdc8 <__fxstatat@plt+0x8958>  // b.none
  40bda0:	bl	418e8c <__fxstatat@plt+0x15a1c>
  40bda4:	mov	w8, #0x1                   	// #1
  40bda8:	str	w8, [sp]
  40bdac:	tbnz	w0, #0, 40bdc8 <__fxstatat@plt+0x8958>
  40bdb0:	ldr	x0, [sp, #8]
  40bdb4:	mov	w1, #0x2                   	// #2
  40bdb8:	bl	402d50 <euidaccess@plt>
  40bdbc:	cmp	w0, #0x0
  40bdc0:	cset	w8, eq  // eq = none
  40bdc4:	str	w8, [sp]
  40bdc8:	ldr	w8, [sp]
  40bdcc:	and	w0, w8, #0x1
  40bdd0:	ldp	x29, x30, [sp, #16]
  40bdd4:	add	sp, sp, #0x20
  40bdd8:	ret
  40bddc:	sub	sp, sp, #0x20
  40bde0:	stp	x29, x30, [sp, #16]
  40bde4:	add	x29, sp, #0x10
  40bde8:	mov	x8, #0x9409                	// #37897
  40bdec:	movk	x8, #0x4004, lsl #16
  40bdf0:	stur	w0, [x29, #-4]
  40bdf4:	str	w1, [sp, #8]
  40bdf8:	ldur	w0, [x29, #-4]
  40bdfc:	ldr	w2, [sp, #8]
  40be00:	mov	x1, x8
  40be04:	bl	403440 <ioctl@plt>
  40be08:	ldp	x29, x30, [sp, #16]
  40be0c:	add	sp, sp, #0x20
  40be10:	ret
  40be14:	sub	sp, sp, #0x20
  40be18:	mov	w8, wzr
  40be1c:	ldr	w9, [x0, #56]
  40be20:	cmp	w8, w9
  40be24:	cset	w8, ge  // ge = tcont
  40be28:	str	x0, [sp, #24]
  40be2c:	tbnz	w8, #0, 40be54 <__fxstatat@plt+0x89e4>
  40be30:	ldr	x8, [sp, #24]
  40be34:	ldrsw	x9, [x8, #56]
  40be38:	mov	x10, #0x2000000000000000    	// #2305843009213693952
  40be3c:	cmp	x9, x10
  40be40:	b.hi	40be54 <__fxstatat@plt+0x89e4>  // b.pmore
  40be44:	ldr	x8, [sp, #24]
  40be48:	ldr	w9, [x8, #56]
  40be4c:	str	w9, [sp, #20]
  40be50:	b	40be5c <__fxstatat@plt+0x89ec>
  40be54:	mov	w8, #0x200                 	// #512
  40be58:	str	w8, [sp, #20]
  40be5c:	ldr	w8, [sp, #20]
  40be60:	mov	w9, #0x20000               	// #131072
  40be64:	cmp	w9, w8
  40be68:	b.le	40be78 <__fxstatat@plt+0x8a08>
  40be6c:	mov	w8, #0x20000               	// #131072
  40be70:	str	w8, [sp, #16]
  40be74:	b	40bec4 <__fxstatat@plt+0x8a54>
  40be78:	ldr	x8, [sp, #24]
  40be7c:	ldr	w9, [x8, #56]
  40be80:	mov	w10, wzr
  40be84:	cmp	w10, w9
  40be88:	cset	w9, ge  // ge = tcont
  40be8c:	tbnz	w9, #0, 40beb4 <__fxstatat@plt+0x8a44>
  40be90:	ldr	x8, [sp, #24]
  40be94:	ldrsw	x9, [x8, #56]
  40be98:	mov	x10, #0x2000000000000000    	// #2305843009213693952
  40be9c:	cmp	x9, x10
  40bea0:	b.hi	40beb4 <__fxstatat@plt+0x8a44>  // b.pmore
  40bea4:	ldr	x8, [sp, #24]
  40bea8:	ldr	w9, [x8, #56]
  40beac:	str	w9, [sp, #12]
  40beb0:	b	40bebc <__fxstatat@plt+0x8a4c>
  40beb4:	mov	w8, #0x200                 	// #512
  40beb8:	str	w8, [sp, #12]
  40bebc:	ldr	w8, [sp, #12]
  40bec0:	str	w8, [sp, #16]
  40bec4:	ldr	w8, [sp, #16]
  40bec8:	mov	w0, w8
  40becc:	sxtw	x0, w0
  40bed0:	add	sp, sp, #0x20
  40bed4:	ret
  40bed8:	sub	sp, sp, #0x10
  40bedc:	str	x0, [sp, #8]
  40bee0:	ldr	x8, [sp, #8]
  40bee4:	ldr	w9, [x8, #16]
  40bee8:	and	w9, w9, #0xf000
  40beec:	mov	w10, #0x0                   	// #0
  40bef0:	cmp	w9, #0x8, lsl #12
  40bef4:	str	w10, [sp, #4]
  40bef8:	b.ne	40bf20 <__fxstatat@plt+0x8ab0>  // b.any
  40befc:	ldr	x8, [sp, #8]
  40bf00:	ldr	x8, [x8, #64]
  40bf04:	ldr	x9, [sp, #8]
  40bf08:	ldr	x9, [x9, #48]
  40bf0c:	mov	x10, #0x200                 	// #512
  40bf10:	sdiv	x9, x9, x10
  40bf14:	cmp	x8, x9
  40bf18:	cset	w11, lt  // lt = tstop
  40bf1c:	str	w11, [sp, #4]
  40bf20:	ldr	w8, [sp, #4]
  40bf24:	and	w0, w8, #0x1
  40bf28:	add	sp, sp, #0x10
  40bf2c:	ret
  40bf30:	sub	sp, sp, #0x20
  40bf34:	mov	x8, xzr
  40bf38:	str	x0, [sp, #24]
  40bf3c:	str	x1, [sp, #16]
  40bf40:	ldr	x9, [sp, #24]
  40bf44:	str	x9, [sp, #8]
  40bf48:	ldr	x9, [sp, #8]
  40bf4c:	ldr	x10, [sp, #16]
  40bf50:	add	x9, x9, x10
  40bf54:	mov	x10, #0xffffffffffffffff    	// #-1
  40bf58:	add	x9, x9, x10
  40bf5c:	str	x9, [sp]
  40bf60:	ldr	x9, [sp]
  40bf64:	ldr	x10, [sp]
  40bf68:	ldr	x11, [sp, #16]
  40bf6c:	udiv	x12, x10, x11
  40bf70:	mul	x11, x12, x11
  40bf74:	subs	x10, x10, x11
  40bf78:	subs	x8, x8, x10
  40bf7c:	add	x0, x9, x8
  40bf80:	add	sp, sp, #0x20
  40bf84:	ret
  40bf88:	sub	sp, sp, #0x1d0
  40bf8c:	stp	x29, x30, [sp, #432]
  40bf90:	str	x28, [sp, #448]
  40bf94:	add	x29, sp, #0x1b0
  40bf98:	sub	x8, x29, #0x48
  40bf9c:	ldr	x9, [x29, #32]
  40bfa0:	ldr	x10, [x29, #40]
  40bfa4:	mov	w11, #0x0                   	// #0
  40bfa8:	mov	w12, #0x1                   	// #1
  40bfac:	sub	x13, x29, #0x80
  40bfb0:	str	w0, [x8, #64]
  40bfb4:	str	w1, [x8, #60]
  40bfb8:	str	x2, [x8, #48]
  40bfbc:	str	x3, [x8, #40]
  40bfc0:	str	x4, [x8, #32]
  40bfc4:	str	x5, [x8, #24]
  40bfc8:	str	w6, [x8, #20]
  40bfcc:	str	x7, [x8, #8]
  40bfd0:	str	x9, [x8]
  40bfd4:	stur	x10, [x29, #-80]
  40bfd8:	stur	xzr, [x29, #-136]
  40bfdc:	stur	xzr, [x29, #-144]
  40bfe0:	stur	xzr, [x29, #-152]
  40bfe4:	ldr	w0, [x8, #64]
  40bfe8:	mov	x1, x13
  40bfec:	str	x8, [sp, #216]
  40bff0:	str	w11, [sp, #212]
  40bff4:	str	w12, [sp, #208]
  40bff8:	bl	40d604 <__fxstatat@plt+0xa194>
  40bffc:	ldur	x8, [x29, #-80]
  40c000:	ldr	w11, [sp, #212]
  40c004:	strb	w11, [x8]
  40c008:	ldr	w12, [sp, #208]
  40c00c:	sturb	w12, [x29, #-153]
  40c010:	sub	x0, x29, #0x80
  40c014:	bl	40d698 <__fxstatat@plt+0xa228>
  40c018:	and	w8, w0, #0x1
  40c01c:	sturb	w8, [x29, #-154]
  40c020:	ldurb	w8, [x29, #-154]
  40c024:	tbnz	w8, #0, 40c0cc <__fxstatat@plt+0x8c5c>
  40c028:	sub	x8, x29, #0x80
  40c02c:	ldrb	w9, [x8, #33]
  40c030:	tbnz	w9, #0, 40c038 <__fxstatat@plt+0x8bc8>
  40c034:	b	40c03c <__fxstatat@plt+0x8bcc>
  40c038:	b	40c528 <__fxstatat@plt+0x90b8>
  40c03c:	sub	x8, x29, #0x80
  40c040:	ldrb	w9, [x8, #32]
  40c044:	tbnz	w9, #0, 40c04c <__fxstatat@plt+0x8bdc>
  40c048:	b	40c068 <__fxstatat@plt+0x8bf8>
  40c04c:	ldur	x8, [x29, #-80]
  40c050:	mov	w9, #0x1                   	// #1
  40c054:	strb	w9, [x8]
  40c058:	mov	w9, wzr
  40c05c:	and	w9, w9, #0x1
  40c060:	sturb	w9, [x29, #-1]
  40c064:	b	40c69c <__fxstatat@plt+0x922c>
  40c068:	bl	403380 <__errno_location@plt>
  40c06c:	ldr	w1, [x0]
  40c070:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40c074:	add	x0, x0, #0xbaf
  40c078:	str	w1, [sp, #204]
  40c07c:	bl	4033f0 <gettext@plt>
  40c080:	ldr	x8, [sp, #216]
  40c084:	ldr	x2, [x8, #8]
  40c088:	mov	w9, wzr
  40c08c:	str	x0, [sp, #192]
  40c090:	mov	w0, w9
  40c094:	mov	w1, #0x3                   	// #3
  40c098:	str	w9, [sp, #188]
  40c09c:	bl	414dfc <__fxstatat@plt+0x1198c>
  40c0a0:	ldr	w9, [sp, #188]
  40c0a4:	str	x0, [sp, #176]
  40c0a8:	mov	w0, w9
  40c0ac:	ldr	w1, [sp, #204]
  40c0b0:	ldr	x2, [sp, #192]
  40c0b4:	ldr	x3, [sp, #176]
  40c0b8:	bl	402c30 <error@plt>
  40c0bc:	mov	w9, wzr
  40c0c0:	and	w9, w9, #0x1
  40c0c4:	sturb	w9, [x29, #-1]
  40c0c8:	b	40c69c <__fxstatat@plt+0x922c>
  40c0cc:	mov	w8, #0x0                   	// #0
  40c0d0:	sturb	w8, [x29, #-155]
  40c0d4:	stur	wzr, [x29, #-160]
  40c0d8:	ldur	w8, [x29, #-160]
  40c0dc:	mov	w9, w8
  40c0e0:	ldur	x10, [x29, #-104]
  40c0e4:	mov	w8, #0x1                   	// #1
  40c0e8:	cmp	x9, x10
  40c0ec:	str	w8, [sp, #172]
  40c0f0:	b.cc	40c0fc <__fxstatat@plt+0x8c8c>  // b.lo, b.ul, b.last
  40c0f4:	ldurb	w8, [x29, #-155]
  40c0f8:	str	w8, [sp, #172]
  40c0fc:	ldr	w8, [sp, #172]
  40c100:	tbnz	w8, #0, 40c108 <__fxstatat@plt+0x8c98>
  40c104:	b	40c510 <__fxstatat@plt+0x90a0>
  40c108:	ldur	w8, [x29, #-160]
  40c10c:	mov	w9, w8
  40c110:	ldur	x10, [x29, #-104]
  40c114:	cmp	x9, x10
  40c118:	b.cs	40c15c <__fxstatat@plt+0x8cec>  // b.hs, b.nlast
  40c11c:	sub	x8, x29, #0x80
  40c120:	ldr	x9, [x8, #40]
  40c124:	ldur	w10, [x29, #-160]
  40c128:	mov	w11, w10
  40c12c:	mov	x12, #0x18                  	// #24
  40c130:	mul	x11, x12, x11
  40c134:	ldr	x9, [x9, x11]
  40c138:	stur	x9, [x29, #-168]
  40c13c:	ldr	x8, [x8, #40]
  40c140:	ldur	w10, [x29, #-160]
  40c144:	mov	w9, w10
  40c148:	mul	x9, x12, x9
  40c14c:	add	x8, x8, x9
  40c150:	ldr	x8, [x8, #8]
  40c154:	stur	x8, [x29, #-176]
  40c158:	b	40c198 <__fxstatat@plt+0x8d28>
  40c15c:	ldur	w8, [x29, #-160]
  40c160:	subs	w8, w8, #0x1
  40c164:	stur	w8, [x29, #-160]
  40c168:	ldur	x9, [x29, #-136]
  40c16c:	sub	x10, x29, #0x80
  40c170:	ldr	x10, [x10, #40]
  40c174:	ldur	w8, [x29, #-160]
  40c178:	mov	w11, w8
  40c17c:	mov	x12, #0x18                  	// #24
  40c180:	mul	x11, x12, x11
  40c184:	add	x10, x10, x11
  40c188:	ldr	x10, [x10, #8]
  40c18c:	add	x9, x9, x10
  40c190:	stur	x9, [x29, #-168]
  40c194:	stur	xzr, [x29, #-176]
  40c198:	ldr	x8, [sp, #216]
  40c19c:	ldr	x9, [x8, #24]
  40c1a0:	ldur	x10, [x29, #-168]
  40c1a4:	ldur	x11, [x29, #-176]
  40c1a8:	add	x10, x10, x11
  40c1ac:	cmp	x9, x10
  40c1b0:	b.ge	40c1e8 <__fxstatat@plt+0x8d78>  // b.tcont
  40c1b4:	ldr	x8, [sp, #216]
  40c1b8:	ldr	x9, [x8, #24]
  40c1bc:	ldur	x10, [x29, #-168]
  40c1c0:	cmp	x9, x10
  40c1c4:	b.ge	40c1d4 <__fxstatat@plt+0x8d64>  // b.tcont
  40c1c8:	ldr	x8, [sp, #216]
  40c1cc:	ldr	x9, [x8, #24]
  40c1d0:	stur	x9, [x29, #-168]
  40c1d4:	ldr	x8, [sp, #216]
  40c1d8:	ldr	x9, [x8, #24]
  40c1dc:	ldur	x10, [x29, #-168]
  40c1e0:	subs	x9, x9, x10
  40c1e4:	stur	x9, [x29, #-176]
  40c1e8:	ldur	x8, [x29, #-168]
  40c1ec:	ldur	x9, [x29, #-136]
  40c1f0:	subs	x8, x8, x9
  40c1f4:	ldur	x9, [x29, #-144]
  40c1f8:	subs	x8, x8, x9
  40c1fc:	stur	x8, [x29, #-184]
  40c200:	mov	w10, #0x0                   	// #0
  40c204:	sturb	w10, [x29, #-153]
  40c208:	ldur	x8, [x29, #-184]
  40c20c:	cbz	x8, 40c3fc <__fxstatat@plt+0x8f8c>
  40c210:	ldr	x8, [sp, #216]
  40c214:	ldr	w0, [x8, #64]
  40c218:	ldur	x1, [x29, #-168]
  40c21c:	mov	w9, wzr
  40c220:	mov	w2, w9
  40c224:	bl	402d80 <lseek@plt>
  40c228:	cmp	x0, #0x0
  40c22c:	cset	w9, ge  // ge = tcont
  40c230:	tbnz	w9, #0, 40c298 <__fxstatat@plt+0x8e28>
  40c234:	bl	403380 <__errno_location@plt>
  40c238:	ldr	w1, [x0]
  40c23c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40c240:	add	x0, x0, #0xbce
  40c244:	str	w1, [sp, #168]
  40c248:	bl	4033f0 <gettext@plt>
  40c24c:	ldr	x8, [sp, #216]
  40c250:	ldr	x1, [x8, #8]
  40c254:	mov	w9, #0x4                   	// #4
  40c258:	str	x0, [sp, #160]
  40c25c:	mov	w0, w9
  40c260:	bl	414c80 <__fxstatat@plt+0x11810>
  40c264:	mov	w9, wzr
  40c268:	str	x0, [sp, #152]
  40c26c:	mov	w0, w9
  40c270:	ldr	w1, [sp, #168]
  40c274:	ldr	x2, [sp, #160]
  40c278:	ldr	x3, [sp, #152]
  40c27c:	bl	402c30 <error@plt>
  40c280:	sub	x0, x29, #0x80
  40c284:	bl	40cbc8 <__fxstatat@plt+0x9758>
  40c288:	mov	w8, wzr
  40c28c:	and	w8, w8, #0x1
  40c290:	sturb	w8, [x29, #-1]
  40c294:	b	40c69c <__fxstatat@plt+0x922c>
  40c298:	ldurb	w8, [x29, #-155]
  40c29c:	tbnz	w8, #0, 40c2a4 <__fxstatat@plt+0x8e34>
  40c2a0:	b	40c2b4 <__fxstatat@plt+0x8e44>
  40c2a4:	ldr	x8, [sp, #216]
  40c2a8:	ldr	w9, [x8, #20]
  40c2ac:	cmp	w9, #0x3
  40c2b0:	b.eq	40c2cc <__fxstatat@plt+0x8e5c>  // b.none
  40c2b4:	ldurb	w8, [x29, #-155]
  40c2b8:	tbnz	w8, #0, 40c304 <__fxstatat@plt+0x8e94>
  40c2bc:	ldr	x8, [sp, #216]
  40c2c0:	ldr	w9, [x8, #20]
  40c2c4:	cmp	w9, #0x1
  40c2c8:	b.eq	40c304 <__fxstatat@plt+0x8e94>  // b.none
  40c2cc:	ldr	x8, [sp, #216]
  40c2d0:	ldr	w0, [x8, #60]
  40c2d4:	ldr	x1, [x8]
  40c2d8:	ldr	w9, [x8, #20]
  40c2dc:	cmp	w9, #0x3
  40c2e0:	cset	w9, eq  // eq = none
  40c2e4:	ldur	x3, [x29, #-184]
  40c2e8:	and	w2, w9, #0x1
  40c2ec:	bl	40cc0c <__fxstatat@plt+0x979c>
  40c2f0:	tbnz	w0, #0, 40c2f8 <__fxstatat@plt+0x8e88>
  40c2f4:	b	40c280 <__fxstatat@plt+0x8e10>
  40c2f8:	mov	w8, #0x1                   	// #1
  40c2fc:	sturb	w8, [x29, #-153]
  40c300:	b	40c3fc <__fxstatat@plt+0x8f8c>
  40c304:	ldur	x8, [x29, #-184]
  40c308:	stur	x8, [x29, #-192]
  40c30c:	ldurb	w9, [x29, #-155]
  40c310:	tbnz	w9, #0, 40c318 <__fxstatat@plt+0x8ea8>
  40c314:	b	40c35c <__fxstatat@plt+0x8eec>
  40c318:	ldr	x8, [sp, #216]
  40c31c:	ldr	x9, [x8, #24]
  40c320:	ldur	x10, [x29, #-152]
  40c324:	subs	x9, x9, x10
  40c328:	ldur	x10, [x29, #-184]
  40c32c:	cmp	x9, x10
  40c330:	b.ge	40c34c <__fxstatat@plt+0x8edc>  // b.tcont
  40c334:	ldr	x8, [sp, #216]
  40c338:	ldr	x9, [x8, #24]
  40c33c:	ldur	x10, [x29, #-152]
  40c340:	subs	x9, x9, x10
  40c344:	str	x9, [sp, #144]
  40c348:	b	40c354 <__fxstatat@plt+0x8ee4>
  40c34c:	ldur	x8, [x29, #-184]
  40c350:	str	x8, [sp, #144]
  40c354:	ldr	x8, [sp, #144]
  40c358:	stur	x8, [x29, #-192]
  40c35c:	ldr	x8, [sp, #216]
  40c360:	ldr	w0, [x8, #60]
  40c364:	ldur	x1, [x29, #-192]
  40c368:	bl	40cd54 <__fxstatat@plt+0x98e4>
  40c36c:	tbnz	w0, #0, 40c3c8 <__fxstatat@plt+0x8f58>
  40c370:	bl	403380 <__errno_location@plt>
  40c374:	ldr	w1, [x0]
  40c378:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40c37c:	add	x0, x0, #0xbde
  40c380:	str	w1, [sp, #140]
  40c384:	bl	4033f0 <gettext@plt>
  40c388:	ldr	x8, [sp, #216]
  40c38c:	ldr	x2, [x8]
  40c390:	mov	w9, wzr
  40c394:	str	x0, [sp, #128]
  40c398:	mov	w0, w9
  40c39c:	mov	w1, #0x3                   	// #3
  40c3a0:	str	w9, [sp, #124]
  40c3a4:	bl	414dfc <__fxstatat@plt+0x1198c>
  40c3a8:	ldr	w9, [sp, #124]
  40c3ac:	str	x0, [sp, #112]
  40c3b0:	mov	w0, w9
  40c3b4:	ldr	w1, [sp, #140]
  40c3b8:	ldr	x2, [sp, #128]
  40c3bc:	ldr	x3, [sp, #112]
  40c3c0:	bl	402c30 <error@plt>
  40c3c4:	b	40c280 <__fxstatat@plt+0x8e10>
  40c3c8:	ldr	x8, [sp, #216]
  40c3cc:	ldr	x9, [x8, #24]
  40c3d0:	ldur	x10, [x29, #-168]
  40c3d4:	cmp	x9, x10
  40c3d8:	b.ge	40c3ec <__fxstatat@plt+0x8f7c>  // b.tcont
  40c3dc:	ldr	x8, [sp, #216]
  40c3e0:	ldr	x9, [x8, #24]
  40c3e4:	str	x9, [sp, #104]
  40c3e8:	b	40c3f4 <__fxstatat@plt+0x8f84>
  40c3ec:	ldur	x8, [x29, #-168]
  40c3f0:	str	x8, [sp, #104]
  40c3f4:	ldr	x8, [sp, #104]
  40c3f8:	stur	x8, [x29, #-152]
  40c3fc:	ldur	x8, [x29, #-168]
  40c400:	stur	x8, [x29, #-136]
  40c404:	mov	w9, #0x0                   	// #0
  40c408:	sturb	w9, [x29, #-155]
  40c40c:	ldur	x8, [x29, #-176]
  40c410:	stur	x8, [x29, #-144]
  40c414:	ldr	x8, [sp, #216]
  40c418:	ldr	w0, [x8, #64]
  40c41c:	ldr	w1, [x8, #60]
  40c420:	ldr	x2, [x8, #48]
  40c424:	ldr	x3, [x8, #40]
  40c428:	ldr	w9, [x8, #20]
  40c42c:	cmp	w9, #0x3
  40c430:	str	w0, [sp, #100]
  40c434:	str	w1, [sp, #96]
  40c438:	str	x2, [sp, #88]
  40c43c:	str	x3, [sp, #80]
  40c440:	b.ne	40c454 <__fxstatat@plt+0x8fe4>  // b.any
  40c444:	ldr	x8, [sp, #216]
  40c448:	ldr	x9, [x8, #32]
  40c44c:	str	x9, [sp, #72]
  40c450:	b	40c45c <__fxstatat@plt+0x8fec>
  40c454:	mov	x8, xzr
  40c458:	str	x8, [sp, #72]
  40c45c:	ldr	x8, [sp, #72]
  40c460:	ldr	x9, [sp, #216]
  40c464:	ldr	x6, [x9, #8]
  40c468:	ldr	x7, [x9]
  40c46c:	ldur	x10, [x29, #-176]
  40c470:	ldr	w0, [sp, #100]
  40c474:	ldr	w1, [sp, #96]
  40c478:	ldr	x2, [sp, #88]
  40c47c:	ldr	x3, [sp, #80]
  40c480:	mov	x4, x8
  40c484:	mov	w11, #0x1                   	// #1
  40c488:	and	w5, w11, #0x1
  40c48c:	mov	x8, sp
  40c490:	str	x10, [x8]
  40c494:	mov	x8, sp
  40c498:	sub	x10, x29, #0xc8
  40c49c:	str	x10, [x8, #8]
  40c4a0:	mov	x8, sp
  40c4a4:	sub	x10, x29, #0xc9
  40c4a8:	str	x10, [x8, #16]
  40c4ac:	bl	40c6b4 <__fxstatat@plt+0x9244>
  40c4b0:	tbnz	w0, #0, 40c4b8 <__fxstatat@plt+0x9048>
  40c4b4:	b	40c280 <__fxstatat@plt+0x8e10>
  40c4b8:	ldur	x8, [x29, #-168]
  40c4bc:	ldur	x9, [x29, #-200]
  40c4c0:	add	x8, x8, x9
  40c4c4:	stur	x8, [x29, #-152]
  40c4c8:	ldur	x8, [x29, #-200]
  40c4cc:	cbz	x8, 40c4dc <__fxstatat@plt+0x906c>
  40c4d0:	ldurb	w8, [x29, #-201]
  40c4d4:	and	w8, w8, #0x1
  40c4d8:	sturb	w8, [x29, #-153]
  40c4dc:	ldur	x8, [x29, #-152]
  40c4e0:	ldr	x9, [sp, #216]
  40c4e4:	ldr	x10, [x9, #24]
  40c4e8:	cmp	x8, x10
  40c4ec:	b.ne	40c500 <__fxstatat@plt+0x9090>  // b.any
  40c4f0:	sub	x8, x29, #0x80
  40c4f4:	mov	w9, #0x1                   	// #1
  40c4f8:	strb	w9, [x8, #33]
  40c4fc:	b	40c510 <__fxstatat@plt+0x90a0>
  40c500:	ldur	w8, [x29, #-160]
  40c504:	add	w8, w8, #0x1
  40c508:	stur	w8, [x29, #-160]
  40c50c:	b	40c0d8 <__fxstatat@plt+0x8c68>
  40c510:	sub	x0, x29, #0x80
  40c514:	bl	40cbc8 <__fxstatat@plt+0x9758>
  40c518:	sub	x8, x29, #0x80
  40c51c:	ldrb	w9, [x8, #33]
  40c520:	eor	w9, w9, #0x1
  40c524:	tbnz	w9, #0, 40c010 <__fxstatat@plt+0x8ba0>
  40c528:	ldur	x8, [x29, #-152]
  40c52c:	ldr	x9, [sp, #216]
  40c530:	ldr	x10, [x9, #24]
  40c534:	cmp	x8, x10
  40c538:	b.lt	40c548 <__fxstatat@plt+0x90d8>  // b.tstop
  40c53c:	ldurb	w8, [x29, #-153]
  40c540:	tbnz	w8, #0, 40c548 <__fxstatat@plt+0x90d8>
  40c544:	b	40c5e8 <__fxstatat@plt+0x9178>
  40c548:	ldr	x8, [sp, #216]
  40c54c:	ldr	w9, [x8, #20]
  40c550:	cmp	w9, #0x1
  40c554:	b.eq	40c570 <__fxstatat@plt+0x9100>  // b.none
  40c558:	ldr	x8, [sp, #216]
  40c55c:	ldr	w0, [x8, #60]
  40c560:	ldr	x1, [x8, #24]
  40c564:	bl	4032f0 <ftruncate@plt>
  40c568:	cbnz	w0, 40c58c <__fxstatat@plt+0x911c>
  40c56c:	b	40c5e8 <__fxstatat@plt+0x9178>
  40c570:	ldr	x8, [sp, #216]
  40c574:	ldr	w0, [x8, #60]
  40c578:	ldr	x9, [x8, #24]
  40c57c:	ldur	x10, [x29, #-152]
  40c580:	subs	x1, x9, x10
  40c584:	bl	40cd54 <__fxstatat@plt+0x98e4>
  40c588:	tbnz	w0, #0, 40c5e8 <__fxstatat@plt+0x9178>
  40c58c:	bl	403380 <__errno_location@plt>
  40c590:	ldr	w1, [x0]
  40c594:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40c598:	add	x0, x0, #0xb88
  40c59c:	str	w1, [sp, #68]
  40c5a0:	bl	4033f0 <gettext@plt>
  40c5a4:	ldr	x8, [sp, #216]
  40c5a8:	ldr	x1, [x8]
  40c5ac:	mov	w9, #0x4                   	// #4
  40c5b0:	str	x0, [sp, #56]
  40c5b4:	mov	w0, w9
  40c5b8:	bl	414c80 <__fxstatat@plt+0x11810>
  40c5bc:	mov	w9, wzr
  40c5c0:	str	x0, [sp, #48]
  40c5c4:	mov	w0, w9
  40c5c8:	ldr	w1, [sp, #68]
  40c5cc:	ldr	x2, [sp, #56]
  40c5d0:	ldr	x3, [sp, #48]
  40c5d4:	bl	402c30 <error@plt>
  40c5d8:	mov	w9, wzr
  40c5dc:	and	w9, w9, #0x1
  40c5e0:	sturb	w9, [x29, #-1]
  40c5e4:	b	40c69c <__fxstatat@plt+0x922c>
  40c5e8:	ldr	x8, [sp, #216]
  40c5ec:	ldr	w9, [x8, #20]
  40c5f0:	cmp	w9, #0x3
  40c5f4:	b.ne	40c690 <__fxstatat@plt+0x9220>  // b.any
  40c5f8:	ldur	x8, [x29, #-152]
  40c5fc:	ldr	x9, [sp, #216]
  40c600:	ldr	x10, [x9, #24]
  40c604:	cmp	x8, x10
  40c608:	b.ge	40c690 <__fxstatat@plt+0x9220>  // b.tcont
  40c60c:	ldr	x8, [sp, #216]
  40c610:	ldr	w0, [x8, #60]
  40c614:	ldur	x1, [x29, #-152]
  40c618:	ldr	x9, [x8, #24]
  40c61c:	ldur	x10, [x29, #-152]
  40c620:	subs	x2, x9, x10
  40c624:	bl	40ce64 <__fxstatat@plt+0x99f4>
  40c628:	cmp	w0, #0x0
  40c62c:	cset	w11, ge  // ge = tcont
  40c630:	tbnz	w11, #0, 40c690 <__fxstatat@plt+0x9220>
  40c634:	bl	403380 <__errno_location@plt>
  40c638:	ldr	w1, [x0]
  40c63c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40c640:	add	x0, x0, #0xbef
  40c644:	str	w1, [sp, #44]
  40c648:	bl	4033f0 <gettext@plt>
  40c64c:	ldr	x8, [sp, #216]
  40c650:	ldr	x1, [x8]
  40c654:	mov	w9, #0x4                   	// #4
  40c658:	str	x0, [sp, #32]
  40c65c:	mov	w0, w9
  40c660:	bl	414c80 <__fxstatat@plt+0x11810>
  40c664:	mov	w9, wzr
  40c668:	str	x0, [sp, #24]
  40c66c:	mov	w0, w9
  40c670:	ldr	w1, [sp, #44]
  40c674:	ldr	x2, [sp, #32]
  40c678:	ldr	x3, [sp, #24]
  40c67c:	bl	402c30 <error@plt>
  40c680:	mov	w9, wzr
  40c684:	and	w9, w9, #0x1
  40c688:	sturb	w9, [x29, #-1]
  40c68c:	b	40c69c <__fxstatat@plt+0x922c>
  40c690:	mov	w8, #0x1                   	// #1
  40c694:	and	w8, w8, #0x1
  40c698:	sturb	w8, [x29, #-1]
  40c69c:	ldurb	w8, [x29, #-1]
  40c6a0:	and	w0, w8, #0x1
  40c6a4:	ldr	x28, [sp, #448]
  40c6a8:	ldp	x29, x30, [sp, #432]
  40c6ac:	add	sp, sp, #0x1d0
  40c6b0:	ret
  40c6b4:	sub	sp, sp, #0x130
  40c6b8:	stp	x29, x30, [sp, #272]
  40c6bc:	str	x28, [sp, #288]
  40c6c0:	add	x29, sp, #0x110
  40c6c4:	sub	x8, x29, #0x8
  40c6c8:	ldr	x9, [x29, #32]
  40c6cc:	ldr	x10, [x29, #40]
  40c6d0:	ldr	x11, [x29, #48]
  40c6d4:	mov	w12, #0x0                   	// #0
  40c6d8:	str	w0, [x8]
  40c6dc:	stur	w1, [x29, #-12]
  40c6e0:	stur	x2, [x29, #-24]
  40c6e4:	stur	x3, [x29, #-32]
  40c6e8:	stur	x4, [x29, #-40]
  40c6ec:	and	w13, w5, #0x1
  40c6f0:	sturb	w13, [x29, #-41]
  40c6f4:	stur	x6, [x29, #-56]
  40c6f8:	stur	x7, [x29, #-64]
  40c6fc:	stur	x9, [x29, #-72]
  40c700:	stur	x10, [x29, #-80]
  40c704:	stur	x11, [x29, #-88]
  40c708:	ldur	x9, [x29, #-88]
  40c70c:	strb	w12, [x9]
  40c710:	ldur	x9, [x29, #-80]
  40c714:	str	xzr, [x9]
  40c718:	sturb	w12, [x29, #-89]
  40c71c:	stur	xzr, [x29, #-104]
  40c720:	str	x8, [sp, #120]
  40c724:	ldur	x8, [x29, #-72]
  40c728:	cbz	x8, 40cb0c <__fxstatat@plt+0x969c>
  40c72c:	ldr	x8, [sp, #120]
  40c730:	ldr	w0, [x8]
  40c734:	ldur	x1, [x29, #-24]
  40c738:	ldur	x9, [x29, #-72]
  40c73c:	ldur	x10, [x29, #-32]
  40c740:	cmp	x9, x10
  40c744:	str	w0, [sp, #116]
  40c748:	str	x1, [sp, #104]
  40c74c:	b.cs	40c75c <__fxstatat@plt+0x92ec>  // b.hs, b.nlast
  40c750:	ldur	x8, [x29, #-72]
  40c754:	str	x8, [sp, #96]
  40c758:	b	40c764 <__fxstatat@plt+0x92f4>
  40c75c:	ldur	x8, [x29, #-32]
  40c760:	str	x8, [sp, #96]
  40c764:	ldr	x8, [sp, #96]
  40c768:	ldr	w0, [sp, #116]
  40c76c:	ldr	x1, [sp, #104]
  40c770:	mov	x2, x8
  40c774:	bl	403280 <read@plt>
  40c778:	stur	x0, [x29, #-112]
  40c77c:	ldur	x8, [x29, #-112]
  40c780:	cmp	x8, #0x0
  40c784:	cset	w9, ge  // ge = tcont
  40c788:	tbnz	w9, #0, 40c7f8 <__fxstatat@plt+0x9388>
  40c78c:	bl	403380 <__errno_location@plt>
  40c790:	ldr	w8, [x0]
  40c794:	cmp	w8, #0x4
  40c798:	b.ne	40c7a0 <__fxstatat@plt+0x9330>  // b.any
  40c79c:	b	40c724 <__fxstatat@plt+0x92b4>
  40c7a0:	bl	403380 <__errno_location@plt>
  40c7a4:	ldr	w1, [x0]
  40c7a8:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40c7ac:	add	x0, x0, #0xc05
  40c7b0:	str	w1, [sp, #92]
  40c7b4:	bl	4033f0 <gettext@plt>
  40c7b8:	ldur	x1, [x29, #-56]
  40c7bc:	mov	w8, #0x4                   	// #4
  40c7c0:	str	x0, [sp, #80]
  40c7c4:	mov	w0, w8
  40c7c8:	bl	414c80 <__fxstatat@plt+0x11810>
  40c7cc:	mov	w8, wzr
  40c7d0:	str	x0, [sp, #72]
  40c7d4:	mov	w0, w8
  40c7d8:	ldr	w1, [sp, #92]
  40c7dc:	ldr	x2, [sp, #80]
  40c7e0:	ldr	x3, [sp, #72]
  40c7e4:	bl	402c30 <error@plt>
  40c7e8:	mov	w8, wzr
  40c7ec:	and	w8, w8, #0x1
  40c7f0:	sturb	w8, [x29, #-1]
  40c7f4:	b	40cb50 <__fxstatat@plt+0x96e0>
  40c7f8:	ldur	x8, [x29, #-112]
  40c7fc:	cbnz	x8, 40c804 <__fxstatat@plt+0x9394>
  40c800:	b	40cb0c <__fxstatat@plt+0x969c>
  40c804:	ldur	x8, [x29, #-112]
  40c808:	ldur	x9, [x29, #-72]
  40c80c:	subs	x8, x9, x8
  40c810:	stur	x8, [x29, #-72]
  40c814:	ldur	x8, [x29, #-112]
  40c818:	ldur	x9, [x29, #-80]
  40c81c:	ldr	x10, [x9]
  40c820:	add	x8, x10, x8
  40c824:	str	x8, [x9]
  40c828:	ldur	x8, [x29, #-40]
  40c82c:	cbz	x8, 40c83c <__fxstatat@plt+0x93cc>
  40c830:	ldur	x8, [x29, #-40]
  40c834:	str	x8, [sp, #64]
  40c838:	b	40c844 <__fxstatat@plt+0x93d4>
  40c83c:	ldur	x8, [x29, #-32]
  40c840:	str	x8, [sp, #64]
  40c844:	ldr	x8, [sp, #64]
  40c848:	stur	x8, [x29, #-120]
  40c84c:	ldur	x8, [x29, #-24]
  40c850:	stur	x8, [x29, #-128]
  40c854:	ldur	x8, [x29, #-24]
  40c858:	str	x8, [sp, #136]
  40c85c:	ldur	x8, [x29, #-112]
  40c860:	cbz	x8, 40caf8 <__fxstatat@plt+0x9688>
  40c864:	ldurb	w8, [x29, #-89]
  40c868:	and	w8, w8, #0x1
  40c86c:	strb	w8, [sp, #135]
  40c870:	ldur	x9, [x29, #-120]
  40c874:	ldur	x10, [x29, #-112]
  40c878:	cmp	x9, x10
  40c87c:	b.cs	40c88c <__fxstatat@plt+0x941c>  // b.hs, b.nlast
  40c880:	ldur	x8, [x29, #-120]
  40c884:	str	x8, [sp, #56]
  40c888:	b	40c894 <__fxstatat@plt+0x9424>
  40c88c:	ldur	x8, [x29, #-112]
  40c890:	str	x8, [sp, #56]
  40c894:	ldr	x8, [sp, #56]
  40c898:	stur	x8, [x29, #-120]
  40c89c:	ldur	x8, [x29, #-40]
  40c8a0:	cbz	x8, 40c8c0 <__fxstatat@plt+0x9450>
  40c8a4:	ldur	x8, [x29, #-120]
  40c8a8:	cbz	x8, 40c8c0 <__fxstatat@plt+0x9450>
  40c8ac:	ldur	x0, [x29, #-128]
  40c8b0:	ldur	x1, [x29, #-120]
  40c8b4:	bl	40cf14 <__fxstatat@plt+0x9aa4>
  40c8b8:	and	w8, w0, #0x1
  40c8bc:	sturb	w8, [x29, #-89]
  40c8c0:	ldurb	w8, [x29, #-89]
  40c8c4:	and	w8, w8, #0x1
  40c8c8:	ldrb	w9, [sp, #135]
  40c8cc:	and	w9, w9, #0x1
  40c8d0:	mov	w10, #0x0                   	// #0
  40c8d4:	cmp	w8, w9
  40c8d8:	str	w10, [sp, #52]
  40c8dc:	b.eq	40c8f0 <__fxstatat@plt+0x9480>  // b.none
  40c8e0:	ldur	x8, [x29, #-104]
  40c8e4:	cmp	x8, #0x0
  40c8e8:	cset	w9, ne  // ne = any
  40c8ec:	str	w9, [sp, #52]
  40c8f0:	ldr	w8, [sp, #52]
  40c8f4:	and	w8, w8, #0x1
  40c8f8:	strb	w8, [sp, #134]
  40c8fc:	ldur	x9, [x29, #-112]
  40c900:	ldur	x10, [x29, #-120]
  40c904:	cmp	x9, x10
  40c908:	b.ne	40c920 <__fxstatat@plt+0x94b0>  // b.any
  40c90c:	ldurb	w8, [x29, #-89]
  40c910:	mov	w9, #0x1                   	// #1
  40c914:	str	w9, [sp, #48]
  40c918:	tbnz	w8, #0, 40c920 <__fxstatat@plt+0x94b0>
  40c91c:	b	40c934 <__fxstatat@plt+0x94c4>
  40c920:	ldur	x8, [x29, #-120]
  40c924:	cmp	x8, #0x0
  40c928:	cset	w9, ne  // ne = any
  40c92c:	eor	w9, w9, #0x1
  40c930:	str	w9, [sp, #48]
  40c934:	ldr	w8, [sp, #48]
  40c938:	and	w8, w8, #0x1
  40c93c:	strb	w8, [sp, #133]
  40c940:	ldrb	w8, [sp, #134]
  40c944:	tbnz	w8, #0, 40c954 <__fxstatat@plt+0x94e4>
  40c948:	ldrb	w8, [sp, #133]
  40c94c:	tbnz	w8, #0, 40c954 <__fxstatat@plt+0x94e4>
  40c950:	b	40ca5c <__fxstatat@plt+0x95ec>
  40c954:	ldrb	w8, [sp, #134]
  40c958:	tbnz	w8, #0, 40c96c <__fxstatat@plt+0x94fc>
  40c95c:	ldur	x8, [x29, #-120]
  40c960:	ldur	x9, [x29, #-104]
  40c964:	add	x8, x9, x8
  40c968:	stur	x8, [x29, #-104]
  40c96c:	ldrb	w8, [sp, #135]
  40c970:	tbnz	w8, #0, 40c9ec <__fxstatat@plt+0x957c>
  40c974:	ldur	w0, [x29, #-12]
  40c978:	ldr	x1, [sp, #136]
  40c97c:	ldur	x2, [x29, #-104]
  40c980:	bl	40ff58 <__fxstatat@plt+0xcae8>
  40c984:	ldur	x8, [x29, #-104]
  40c988:	cmp	x0, x8
  40c98c:	b.eq	40c9e8 <__fxstatat@plt+0x9578>  // b.none
  40c990:	bl	403380 <__errno_location@plt>
  40c994:	ldr	w1, [x0]
  40c998:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40c99c:	add	x0, x0, #0xc16
  40c9a0:	str	w1, [sp, #44]
  40c9a4:	bl	4033f0 <gettext@plt>
  40c9a8:	ldur	x1, [x29, #-64]
  40c9ac:	mov	w8, #0x4                   	// #4
  40c9b0:	str	x0, [sp, #32]
  40c9b4:	mov	w0, w8
  40c9b8:	bl	414c80 <__fxstatat@plt+0x11810>
  40c9bc:	mov	w8, wzr
  40c9c0:	str	x0, [sp, #24]
  40c9c4:	mov	w0, w8
  40c9c8:	ldr	w1, [sp, #44]
  40c9cc:	ldr	x2, [sp, #32]
  40c9d0:	ldr	x3, [sp, #24]
  40c9d4:	bl	402c30 <error@plt>
  40c9d8:	mov	w8, wzr
  40c9dc:	and	w8, w8, #0x1
  40c9e0:	sturb	w8, [x29, #-1]
  40c9e4:	b	40cb50 <__fxstatat@plt+0x96e0>
  40c9e8:	b	40ca18 <__fxstatat@plt+0x95a8>
  40c9ec:	ldur	w0, [x29, #-12]
  40c9f0:	ldur	x1, [x29, #-64]
  40c9f4:	ldurb	w8, [x29, #-41]
  40c9f8:	ldur	x3, [x29, #-104]
  40c9fc:	and	w2, w8, #0x1
  40ca00:	bl	40cc0c <__fxstatat@plt+0x979c>
  40ca04:	tbnz	w0, #0, 40ca18 <__fxstatat@plt+0x95a8>
  40ca08:	mov	w8, wzr
  40ca0c:	and	w8, w8, #0x1
  40ca10:	sturb	w8, [x29, #-1]
  40ca14:	b	40cb50 <__fxstatat@plt+0x96e0>
  40ca18:	ldur	x8, [x29, #-128]
  40ca1c:	str	x8, [sp, #136]
  40ca20:	ldur	x8, [x29, #-120]
  40ca24:	stur	x8, [x29, #-104]
  40ca28:	ldrb	w9, [sp, #133]
  40ca2c:	tbnz	w9, #0, 40ca34 <__fxstatat@plt+0x95c4>
  40ca30:	b	40ca58 <__fxstatat@plt+0x95e8>
  40ca34:	ldur	x8, [x29, #-120]
  40ca38:	cbnz	x8, 40ca40 <__fxstatat@plt+0x95d0>
  40ca3c:	stur	xzr, [x29, #-112]
  40ca40:	ldrb	w8, [sp, #134]
  40ca44:	tbnz	w8, #0, 40ca4c <__fxstatat@plt+0x95dc>
  40ca48:	b	40ca54 <__fxstatat@plt+0x95e4>
  40ca4c:	stur	xzr, [x29, #-120]
  40ca50:	b	40ca58 <__fxstatat@plt+0x95e8>
  40ca54:	stur	xzr, [x29, #-104]
  40ca58:	b	40cad4 <__fxstatat@plt+0x9664>
  40ca5c:	ldur	x8, [x29, #-104]
  40ca60:	ldur	x9, [x29, #-120]
  40ca64:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  40ca68:	subs	x9, x10, x9
  40ca6c:	cmp	x8, x9
  40ca70:	b.hi	40ca88 <__fxstatat@plt+0x9618>  // b.pmore
  40ca74:	ldur	x8, [x29, #-120]
  40ca78:	ldur	x9, [x29, #-104]
  40ca7c:	add	x8, x9, x8
  40ca80:	stur	x8, [x29, #-104]
  40ca84:	b	40cad4 <__fxstatat@plt+0x9664>
  40ca88:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40ca8c:	add	x0, x0, #0xc27
  40ca90:	bl	4033f0 <gettext@plt>
  40ca94:	ldur	x1, [x29, #-56]
  40ca98:	mov	w8, #0x4                   	// #4
  40ca9c:	str	x0, [sp, #16]
  40caa0:	mov	w0, w8
  40caa4:	bl	414c80 <__fxstatat@plt+0x11810>
  40caa8:	mov	w8, wzr
  40caac:	str	x0, [sp, #8]
  40cab0:	mov	w0, w8
  40cab4:	mov	w1, w8
  40cab8:	ldr	x2, [sp, #16]
  40cabc:	ldr	x3, [sp, #8]
  40cac0:	bl	402c30 <error@plt>
  40cac4:	mov	w8, wzr
  40cac8:	and	w8, w8, #0x1
  40cacc:	sturb	w8, [x29, #-1]
  40cad0:	b	40cb50 <__fxstatat@plt+0x96e0>
  40cad4:	ldur	x8, [x29, #-120]
  40cad8:	ldur	x9, [x29, #-112]
  40cadc:	subs	x8, x9, x8
  40cae0:	stur	x8, [x29, #-112]
  40cae4:	ldur	x8, [x29, #-120]
  40cae8:	ldur	x9, [x29, #-128]
  40caec:	add	x8, x9, x8
  40caf0:	stur	x8, [x29, #-128]
  40caf4:	b	40c85c <__fxstatat@plt+0x93ec>
  40caf8:	ldurb	w8, [x29, #-89]
  40cafc:	ldur	x9, [x29, #-88]
  40cb00:	and	w8, w8, #0x1
  40cb04:	strb	w8, [x9]
  40cb08:	b	40c724 <__fxstatat@plt+0x92b4>
  40cb0c:	ldurb	w8, [x29, #-89]
  40cb10:	tbnz	w8, #0, 40cb18 <__fxstatat@plt+0x96a8>
  40cb14:	b	40cb44 <__fxstatat@plt+0x96d4>
  40cb18:	ldur	w0, [x29, #-12]
  40cb1c:	ldur	x1, [x29, #-64]
  40cb20:	ldurb	w8, [x29, #-41]
  40cb24:	ldur	x3, [x29, #-104]
  40cb28:	and	w2, w8, #0x1
  40cb2c:	bl	40cc0c <__fxstatat@plt+0x979c>
  40cb30:	tbnz	w0, #0, 40cb44 <__fxstatat@plt+0x96d4>
  40cb34:	mov	w8, wzr
  40cb38:	and	w8, w8, #0x1
  40cb3c:	sturb	w8, [x29, #-1]
  40cb40:	b	40cb50 <__fxstatat@plt+0x96e0>
  40cb44:	mov	w8, #0x1                   	// #1
  40cb48:	and	w8, w8, #0x1
  40cb4c:	sturb	w8, [x29, #-1]
  40cb50:	ldurb	w8, [x29, #-1]
  40cb54:	and	w0, w8, #0x1
  40cb58:	ldr	x28, [sp, #288]
  40cb5c:	ldp	x29, x30, [sp, #272]
  40cb60:	add	sp, sp, #0x130
  40cb64:	ret
  40cb68:	sub	sp, sp, #0x30
  40cb6c:	stp	x29, x30, [sp, #32]
  40cb70:	add	x29, sp, #0x20
  40cb74:	mov	w8, wzr
  40cb78:	stur	w0, [x29, #-8]
  40cb7c:	str	x1, [sp, #16]
  40cb80:	str	w2, [sp, #12]
  40cb84:	ldur	w9, [x29, #-8]
  40cb88:	cmp	w8, w9
  40cb8c:	cset	w8, gt
  40cb90:	tbnz	w8, #0, 40cba8 <__fxstatat@plt+0x9738>
  40cb94:	ldur	w0, [x29, #-8]
  40cb98:	ldr	w1, [sp, #12]
  40cb9c:	bl	402f20 <fchmod@plt>
  40cba0:	stur	w0, [x29, #-4]
  40cba4:	b	40cbb8 <__fxstatat@plt+0x9748>
  40cba8:	ldr	x0, [sp, #16]
  40cbac:	ldr	w1, [sp, #12]
  40cbb0:	bl	402e60 <chmod@plt>
  40cbb4:	stur	w0, [x29, #-4]
  40cbb8:	ldur	w0, [x29, #-4]
  40cbbc:	ldp	x29, x30, [sp, #32]
  40cbc0:	add	sp, sp, #0x30
  40cbc4:	ret
  40cbc8:	sub	sp, sp, #0x20
  40cbcc:	stp	x29, x30, [sp, #16]
  40cbd0:	add	x29, sp, #0x10
  40cbd4:	mov	x8, xzr
  40cbd8:	str	x0, [sp, #8]
  40cbdc:	ldr	x9, [sp, #8]
  40cbe0:	ldr	x0, [x9, #40]
  40cbe4:	str	x8, [sp]
  40cbe8:	bl	403140 <free@plt>
  40cbec:	ldr	x8, [sp, #8]
  40cbf0:	ldr	x9, [sp]
  40cbf4:	str	x9, [x8, #40]
  40cbf8:	ldr	x8, [sp, #8]
  40cbfc:	str	xzr, [x8, #24]
  40cc00:	ldp	x29, x30, [sp, #16]
  40cc04:	add	sp, sp, #0x20
  40cc08:	ret
  40cc0c:	sub	sp, sp, #0x70
  40cc10:	stp	x29, x30, [sp, #96]
  40cc14:	add	x29, sp, #0x60
  40cc18:	mov	w8, #0x1                   	// #1
  40cc1c:	stur	w0, [x29, #-8]
  40cc20:	stur	x1, [x29, #-16]
  40cc24:	and	w9, w2, w8
  40cc28:	sturb	w9, [x29, #-17]
  40cc2c:	stur	x3, [x29, #-32]
  40cc30:	ldur	w0, [x29, #-8]
  40cc34:	ldur	x1, [x29, #-32]
  40cc38:	mov	w2, w8
  40cc3c:	bl	402d80 <lseek@plt>
  40cc40:	stur	x0, [x29, #-40]
  40cc44:	ldur	x10, [x29, #-40]
  40cc48:	cmp	x10, #0x0
  40cc4c:	cset	w8, ge  // ge = tcont
  40cc50:	tbnz	w8, #0, 40ccac <__fxstatat@plt+0x983c>
  40cc54:	bl	403380 <__errno_location@plt>
  40cc58:	ldr	w1, [x0]
  40cc5c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40cc60:	add	x0, x0, #0xbce
  40cc64:	stur	w1, [x29, #-44]
  40cc68:	bl	4033f0 <gettext@plt>
  40cc6c:	ldur	x1, [x29, #-16]
  40cc70:	mov	w8, #0x4                   	// #4
  40cc74:	str	x0, [sp, #40]
  40cc78:	mov	w0, w8
  40cc7c:	bl	414c80 <__fxstatat@plt+0x11810>
  40cc80:	mov	w8, wzr
  40cc84:	str	x0, [sp, #32]
  40cc88:	mov	w0, w8
  40cc8c:	ldur	w1, [x29, #-44]
  40cc90:	ldr	x2, [sp, #40]
  40cc94:	ldr	x3, [sp, #32]
  40cc98:	bl	402c30 <error@plt>
  40cc9c:	mov	w8, wzr
  40cca0:	and	w8, w8, #0x1
  40cca4:	sturb	w8, [x29, #-1]
  40cca8:	b	40cd40 <__fxstatat@plt+0x98d0>
  40ccac:	ldurb	w8, [x29, #-17]
  40ccb0:	tbnz	w8, #0, 40ccb8 <__fxstatat@plt+0x9848>
  40ccb4:	b	40cd34 <__fxstatat@plt+0x98c4>
  40ccb8:	ldur	w0, [x29, #-8]
  40ccbc:	ldur	x8, [x29, #-40]
  40ccc0:	ldur	x9, [x29, #-32]
  40ccc4:	subs	x1, x8, x9
  40ccc8:	ldur	x2, [x29, #-32]
  40cccc:	bl	40ce64 <__fxstatat@plt+0x99f4>
  40ccd0:	cmp	w0, #0x0
  40ccd4:	cset	w10, ge  // ge = tcont
  40ccd8:	tbnz	w10, #0, 40cd34 <__fxstatat@plt+0x98c4>
  40ccdc:	bl	403380 <__errno_location@plt>
  40cce0:	ldr	w1, [x0]
  40cce4:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40cce8:	add	x0, x0, #0xbef
  40ccec:	str	w1, [sp, #28]
  40ccf0:	bl	4033f0 <gettext@plt>
  40ccf4:	ldur	x1, [x29, #-16]
  40ccf8:	mov	w8, #0x4                   	// #4
  40ccfc:	str	x0, [sp, #16]
  40cd00:	mov	w0, w8
  40cd04:	bl	414c80 <__fxstatat@plt+0x11810>
  40cd08:	mov	w8, wzr
  40cd0c:	str	x0, [sp, #8]
  40cd10:	mov	w0, w8
  40cd14:	ldr	w1, [sp, #28]
  40cd18:	ldr	x2, [sp, #16]
  40cd1c:	ldr	x3, [sp, #8]
  40cd20:	bl	402c30 <error@plt>
  40cd24:	mov	w8, wzr
  40cd28:	and	w8, w8, #0x1
  40cd2c:	sturb	w8, [x29, #-1]
  40cd30:	b	40cd40 <__fxstatat@plt+0x98d0>
  40cd34:	mov	w8, #0x1                   	// #1
  40cd38:	and	w8, w8, #0x1
  40cd3c:	sturb	w8, [x29, #-1]
  40cd40:	ldurb	w8, [x29, #-1]
  40cd44:	and	w0, w8, #0x1
  40cd48:	ldp	x29, x30, [sp, #96]
  40cd4c:	add	sp, sp, #0x70
  40cd50:	ret
  40cd54:	sub	sp, sp, #0x40
  40cd58:	stp	x29, x30, [sp, #48]
  40cd5c:	add	x29, sp, #0x30
  40cd60:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  40cd64:	add	x8, x8, #0x598
  40cd68:	adrp	x9, 432000 <__fxstatat@plt+0x2eb90>
  40cd6c:	add	x9, x9, #0x4a8
  40cd70:	stur	w0, [x29, #-8]
  40cd74:	stur	x1, [x29, #-16]
  40cd78:	ldr	x10, [x8]
  40cd7c:	str	x8, [sp, #16]
  40cd80:	str	x9, [sp, #8]
  40cd84:	cbnz	x10, 40cdc4 <__fxstatat@plt+0x9954>
  40cd88:	ldr	x8, [sp, #8]
  40cd8c:	ldr	x0, [x8]
  40cd90:	mov	x1, #0x1                   	// #1
  40cd94:	bl	402f40 <calloc@plt>
  40cd98:	ldr	x8, [sp, #16]
  40cd9c:	str	x0, [x8]
  40cda0:	ldr	x9, [x8]
  40cda4:	cbnz	x9, 40cdc4 <__fxstatat@plt+0x9954>
  40cda8:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  40cdac:	add	x8, x8, #0x5a0
  40cdb0:	ldr	x9, [sp, #16]
  40cdb4:	str	x8, [x9]
  40cdb8:	mov	x8, #0x400                 	// #1024
  40cdbc:	ldr	x10, [sp, #8]
  40cdc0:	str	x8, [x10]
  40cdc4:	ldur	x8, [x29, #-16]
  40cdc8:	cbz	x8, 40ce44 <__fxstatat@plt+0x99d4>
  40cdcc:	ldr	x8, [sp, #8]
  40cdd0:	ldr	x9, [x8]
  40cdd4:	ldur	x10, [x29, #-16]
  40cdd8:	cmp	x9, x10
  40cddc:	b.cs	40cdf0 <__fxstatat@plt+0x9980>  // b.hs, b.nlast
  40cde0:	ldr	x8, [sp, #8]
  40cde4:	ldr	x9, [x8]
  40cde8:	str	x9, [sp]
  40cdec:	b	40cdf8 <__fxstatat@plt+0x9988>
  40cdf0:	ldur	x8, [x29, #-16]
  40cdf4:	str	x8, [sp]
  40cdf8:	ldr	x8, [sp]
  40cdfc:	str	x8, [sp, #24]
  40ce00:	ldur	w0, [x29, #-8]
  40ce04:	ldr	x8, [sp, #16]
  40ce08:	ldr	x1, [x8]
  40ce0c:	ldr	x2, [sp, #24]
  40ce10:	bl	40ff58 <__fxstatat@plt+0xcae8>
  40ce14:	ldr	x8, [sp, #24]
  40ce18:	cmp	x0, x8
  40ce1c:	b.eq	40ce30 <__fxstatat@plt+0x99c0>  // b.none
  40ce20:	mov	w8, wzr
  40ce24:	and	w8, w8, #0x1
  40ce28:	sturb	w8, [x29, #-1]
  40ce2c:	b	40ce50 <__fxstatat@plt+0x99e0>
  40ce30:	ldr	x8, [sp, #24]
  40ce34:	ldur	x9, [x29, #-16]
  40ce38:	subs	x8, x9, x8
  40ce3c:	stur	x8, [x29, #-16]
  40ce40:	b	40cdc4 <__fxstatat@plt+0x9954>
  40ce44:	mov	w8, #0x1                   	// #1
  40ce48:	and	w8, w8, #0x1
  40ce4c:	sturb	w8, [x29, #-1]
  40ce50:	ldurb	w8, [x29, #-1]
  40ce54:	and	w0, w8, #0x1
  40ce58:	ldp	x29, x30, [sp, #48]
  40ce5c:	add	sp, sp, #0x40
  40ce60:	ret
  40ce64:	sub	sp, sp, #0x30
  40ce68:	stp	x29, x30, [sp, #32]
  40ce6c:	add	x29, sp, #0x20
  40ce70:	mov	w8, #0x3                   	// #3
  40ce74:	stur	w0, [x29, #-4]
  40ce78:	str	x1, [sp, #16]
  40ce7c:	str	x2, [sp, #8]
  40ce80:	str	wzr, [sp, #4]
  40ce84:	ldur	w0, [x29, #-4]
  40ce88:	ldr	x2, [sp, #16]
  40ce8c:	ldr	x3, [sp, #8]
  40ce90:	mov	w1, w8
  40ce94:	bl	403310 <fallocate@plt>
  40ce98:	str	w0, [sp, #4]
  40ce9c:	ldr	w8, [sp, #4]
  40cea0:	cmp	w8, #0x0
  40cea4:	cset	w8, ge  // ge = tcont
  40cea8:	tbnz	w8, #0, 40ced0 <__fxstatat@plt+0x9a60>
  40ceac:	bl	403380 <__errno_location@plt>
  40ceb0:	ldr	w0, [x0]
  40ceb4:	bl	40cee0 <__fxstatat@plt+0x9a70>
  40ceb8:	tbnz	w0, #0, 40cecc <__fxstatat@plt+0x9a5c>
  40cebc:	bl	403380 <__errno_location@plt>
  40cec0:	ldr	w8, [x0]
  40cec4:	cmp	w8, #0x26
  40cec8:	b.ne	40ced0 <__fxstatat@plt+0x9a60>  // b.any
  40cecc:	str	wzr, [sp, #4]
  40ced0:	ldr	w0, [sp, #4]
  40ced4:	ldp	x29, x30, [sp, #32]
  40ced8:	add	sp, sp, #0x30
  40cedc:	ret
  40cee0:	sub	sp, sp, #0x10
  40cee4:	str	w0, [sp, #12]
  40cee8:	ldr	w8, [sp, #12]
  40ceec:	mov	w9, #0x1                   	// #1
  40cef0:	cmp	w8, #0x5f
  40cef4:	str	w9, [sp, #8]
  40cef8:	b.eq	40cf04 <__fxstatat@plt+0x9a94>  // b.none
  40cefc:	mov	w8, #0x0                   	// #0
  40cf00:	str	w8, [sp, #8]
  40cf04:	ldr	w8, [sp, #8]
  40cf08:	and	w0, w8, #0x1
  40cf0c:	add	sp, sp, #0x10
  40cf10:	ret
  40cf14:	sub	sp, sp, #0x40
  40cf18:	stp	x29, x30, [sp, #48]
  40cf1c:	add	x29, sp, #0x30
  40cf20:	stur	x0, [x29, #-16]
  40cf24:	str	x1, [sp, #24]
  40cf28:	ldur	x8, [x29, #-16]
  40cf2c:	str	x8, [sp, #16]
  40cf30:	ldr	x8, [sp, #24]
  40cf34:	cbnz	x8, 40cf48 <__fxstatat@plt+0x9ad8>
  40cf38:	mov	w8, #0x1                   	// #1
  40cf3c:	and	w8, w8, #0x1
  40cf40:	sturb	w8, [x29, #-1]
  40cf44:	b	40d030 <__fxstatat@plt+0x9bc0>
  40cf48:	ldr	x8, [sp, #24]
  40cf4c:	mov	x9, xzr
  40cf50:	and	x8, x8, x9
  40cf54:	cbz	x8, 40cfa8 <__fxstatat@plt+0x9b38>
  40cf58:	ldr	x8, [sp, #16]
  40cf5c:	ldrb	w9, [x8]
  40cf60:	cbz	w9, 40cf74 <__fxstatat@plt+0x9b04>
  40cf64:	mov	w8, wzr
  40cf68:	and	w8, w8, #0x1
  40cf6c:	sturb	w8, [x29, #-1]
  40cf70:	b	40d030 <__fxstatat@plt+0x9bc0>
  40cf74:	ldr	x8, [sp, #16]
  40cf78:	add	x8, x8, #0x1
  40cf7c:	str	x8, [sp, #16]
  40cf80:	ldr	x8, [sp, #24]
  40cf84:	subs	x8, x8, #0x1
  40cf88:	str	x8, [sp, #24]
  40cf8c:	ldr	x8, [sp, #24]
  40cf90:	cbnz	x8, 40cfa4 <__fxstatat@plt+0x9b34>
  40cf94:	mov	w8, #0x1                   	// #1
  40cf98:	and	w8, w8, #0x1
  40cf9c:	sturb	w8, [x29, #-1]
  40cfa0:	b	40d030 <__fxstatat@plt+0x9bc0>
  40cfa4:	b	40cf48 <__fxstatat@plt+0x9ad8>
  40cfa8:	ldr	x8, [sp, #16]
  40cfac:	ldrb	w9, [x8]
  40cfb0:	strb	w9, [sp, #15]
  40cfb4:	ldrb	w9, [sp, #15]
  40cfb8:	cbz	w9, 40cfcc <__fxstatat@plt+0x9b5c>
  40cfbc:	mov	w8, wzr
  40cfc0:	and	w8, w8, #0x1
  40cfc4:	sturb	w8, [x29, #-1]
  40cfc8:	b	40d030 <__fxstatat@plt+0x9bc0>
  40cfcc:	ldr	x8, [sp, #16]
  40cfd0:	add	x8, x8, #0x1
  40cfd4:	str	x8, [sp, #16]
  40cfd8:	ldr	x8, [sp, #24]
  40cfdc:	subs	x8, x8, #0x1
  40cfe0:	str	x8, [sp, #24]
  40cfe4:	ldr	x8, [sp, #24]
  40cfe8:	cbnz	x8, 40cffc <__fxstatat@plt+0x9b8c>
  40cfec:	mov	w8, #0x1                   	// #1
  40cff0:	and	w8, w8, #0x1
  40cff4:	sturb	w8, [x29, #-1]
  40cff8:	b	40d030 <__fxstatat@plt+0x9bc0>
  40cffc:	ldr	x8, [sp, #24]
  40d000:	and	x8, x8, #0xf
  40d004:	cbnz	x8, 40d00c <__fxstatat@plt+0x9b9c>
  40d008:	b	40d010 <__fxstatat@plt+0x9ba0>
  40d00c:	b	40cfa8 <__fxstatat@plt+0x9b38>
  40d010:	ldur	x0, [x29, #-16]
  40d014:	ldr	x1, [sp, #16]
  40d018:	ldr	x2, [sp, #24]
  40d01c:	bl	403070 <memcmp@plt>
  40d020:	cmp	w0, #0x0
  40d024:	cset	w8, eq  // eq = none
  40d028:	and	w8, w8, #0x1
  40d02c:	sturb	w8, [x29, #-1]
  40d030:	ldurb	w8, [x29, #-1]
  40d034:	and	w0, w8, #0x1
  40d038:	ldp	x29, x30, [sp, #48]
  40d03c:	add	sp, sp, #0x40
  40d040:	ret
  40d044:	sub	sp, sp, #0x20
  40d048:	stp	x29, x30, [sp, #16]
  40d04c:	add	x29, sp, #0x10
  40d050:	str	x0, [sp, #8]
  40d054:	bl	403380 <__errno_location@plt>
  40d058:	ldr	w8, [x0]
  40d05c:	cmp	w8, #0x1
  40d060:	b.eq	40d07c <__fxstatat@plt+0x9c0c>  // b.none
  40d064:	bl	403380 <__errno_location@plt>
  40d068:	ldr	w8, [x0]
  40d06c:	mov	w9, #0x0                   	// #0
  40d070:	cmp	w8, #0x16
  40d074:	str	w9, [sp, #4]
  40d078:	b.ne	40d08c <__fxstatat@plt+0x9c1c>  // b.any
  40d07c:	ldr	x8, [sp, #8]
  40d080:	ldrb	w9, [x8, #27]
  40d084:	eor	w9, w9, #0x1
  40d088:	str	w9, [sp, #4]
  40d08c:	ldr	w8, [sp, #4]
  40d090:	and	w0, w8, #0x1
  40d094:	ldp	x29, x30, [sp, #16]
  40d098:	add	sp, sp, #0x20
  40d09c:	ret
  40d0a0:	sub	sp, sp, #0x140
  40d0a4:	stp	x29, x30, [sp, #288]
  40d0a8:	str	x28, [sp, #304]
  40d0ac:	add	x29, sp, #0x120
  40d0b0:	sub	x8, x29, #0x38
  40d0b4:	str	q7, [sp, #128]
  40d0b8:	str	q6, [sp, #112]
  40d0bc:	str	q5, [sp, #96]
  40d0c0:	str	q4, [sp, #80]
  40d0c4:	str	q3, [sp, #64]
  40d0c8:	str	q2, [sp, #48]
  40d0cc:	str	q1, [sp, #32]
  40d0d0:	str	q0, [sp, #16]
  40d0d4:	str	x7, [sp, #184]
  40d0d8:	str	x6, [sp, #176]
  40d0dc:	str	x5, [sp, #168]
  40d0e0:	str	x4, [sp, #160]
  40d0e4:	str	x3, [sp, #152]
  40d0e8:	str	x2, [sp, #144]
  40d0ec:	stur	x0, [x29, #-8]
  40d0f0:	stur	x1, [x29, #-16]
  40d0f4:	str	x8, [sp, #8]
  40d0f8:	bl	403380 <__errno_location@plt>
  40d0fc:	ldr	w9, [x0]
  40d100:	stur	w9, [x29, #-20]
  40d104:	mov	w9, #0xffffff80            	// #-128
  40d108:	stur	w9, [x29, #-28]
  40d10c:	mov	w9, #0xffffffd0            	// #-48
  40d110:	stur	w9, [x29, #-32]
  40d114:	add	x8, sp, #0x10
  40d118:	add	x8, x8, #0x80
  40d11c:	stur	x8, [x29, #-40]
  40d120:	add	x8, sp, #0x90
  40d124:	add	x8, x8, #0x30
  40d128:	stur	x8, [x29, #-48]
  40d12c:	add	x8, x29, #0x20
  40d130:	stur	x8, [x29, #-56]
  40d134:	ldur	w1, [x29, #-20]
  40d138:	ldur	x2, [x29, #-16]
  40d13c:	ldr	x8, [sp, #8]
  40d140:	ldr	q0, [x8]
  40d144:	ldr	q1, [x8, #16]
  40d148:	stur	q1, [x29, #-80]
  40d14c:	stur	q0, [x29, #-96]
  40d150:	mov	w9, wzr
  40d154:	sub	x3, x29, #0x60
  40d158:	mov	w0, w9
  40d15c:	bl	4185ac <__fxstatat@plt+0x1513c>
  40d160:	ldr	x28, [sp, #304]
  40d164:	ldp	x29, x30, [sp, #288]
  40d168:	add	sp, sp, #0x140
  40d16c:	ret
  40d170:	sub	sp, sp, #0x140
  40d174:	stp	x29, x30, [sp, #288]
  40d178:	str	x28, [sp, #304]
  40d17c:	add	x29, sp, #0x120
  40d180:	sub	x8, x29, #0x38
  40d184:	str	q7, [sp, #128]
  40d188:	str	q6, [sp, #112]
  40d18c:	str	q5, [sp, #96]
  40d190:	str	q4, [sp, #80]
  40d194:	str	q3, [sp, #64]
  40d198:	str	q2, [sp, #48]
  40d19c:	str	q1, [sp, #32]
  40d1a0:	str	q0, [sp, #16]
  40d1a4:	str	x7, [sp, #184]
  40d1a8:	str	x6, [sp, #176]
  40d1ac:	str	x5, [sp, #168]
  40d1b0:	str	x4, [sp, #160]
  40d1b4:	str	x3, [sp, #152]
  40d1b8:	str	x2, [sp, #144]
  40d1bc:	stur	x0, [x29, #-8]
  40d1c0:	stur	x1, [x29, #-16]
  40d1c4:	str	x8, [sp, #8]
  40d1c8:	bl	403380 <__errno_location@plt>
  40d1cc:	ldr	w0, [x0]
  40d1d0:	bl	4063d0 <__fxstatat@plt+0x2f60>
  40d1d4:	tbnz	w0, #0, 40d24c <__fxstatat@plt+0x9ddc>
  40d1d8:	b	40d1dc <__fxstatat@plt+0x9d6c>
  40d1dc:	bl	403380 <__errno_location@plt>
  40d1e0:	ldr	w8, [x0]
  40d1e4:	stur	w8, [x29, #-20]
  40d1e8:	mov	w8, #0xffffff80            	// #-128
  40d1ec:	stur	w8, [x29, #-28]
  40d1f0:	mov	w8, #0xffffffd0            	// #-48
  40d1f4:	stur	w8, [x29, #-32]
  40d1f8:	add	x9, sp, #0x10
  40d1fc:	add	x9, x9, #0x80
  40d200:	stur	x9, [x29, #-40]
  40d204:	add	x9, sp, #0x90
  40d208:	add	x9, x9, #0x30
  40d20c:	stur	x9, [x29, #-48]
  40d210:	add	x9, x29, #0x20
  40d214:	stur	x9, [x29, #-56]
  40d218:	ldur	w1, [x29, #-20]
  40d21c:	ldur	x2, [x29, #-16]
  40d220:	ldr	x9, [sp, #8]
  40d224:	ldr	q0, [x9]
  40d228:	ldr	q1, [x9, #16]
  40d22c:	stur	q1, [x29, #-80]
  40d230:	stur	q0, [x29, #-96]
  40d234:	mov	w3, wzr
  40d238:	sub	x10, x29, #0x60
  40d23c:	mov	w0, w3
  40d240:	mov	x3, x10
  40d244:	bl	4185ac <__fxstatat@plt+0x1513c>
  40d248:	b	40d24c <__fxstatat@plt+0x9ddc>
  40d24c:	ldr	x28, [sp, #304]
  40d250:	ldp	x29, x30, [sp, #288]
  40d254:	add	sp, sp, #0x140
  40d258:	ret
  40d25c:	sub	sp, sp, #0x20
  40d260:	stp	x29, x30, [sp, #16]
  40d264:	add	x29, sp, #0x10
  40d268:	mov	w8, #0x4                   	// #4
  40d26c:	str	x0, [sp, #8]
  40d270:	str	x1, [sp]
  40d274:	ldr	x1, [sp]
  40d278:	mov	w0, w8
  40d27c:	bl	414c80 <__fxstatat@plt+0x11810>
  40d280:	ldp	x29, x30, [sp, #16]
  40d284:	add	sp, sp, #0x20
  40d288:	ret
  40d28c:	sub	sp, sp, #0x10
  40d290:	str	x0, [sp, #8]
  40d294:	str	x1, [sp]
  40d298:	add	sp, sp, #0x10
  40d29c:	ret
  40d2a0:	sub	sp, sp, #0x30
  40d2a4:	stp	x29, x30, [sp, #32]
  40d2a8:	add	x29, sp, #0x20
  40d2ac:	adrp	x8, 41f000 <__fxstatat@plt+0x1bb90>
  40d2b0:	add	x8, x8, #0xc8b
  40d2b4:	mov	x2, #0x10                  	// #16
  40d2b8:	stur	x0, [x29, #-8]
  40d2bc:	str	x1, [sp, #16]
  40d2c0:	ldur	x0, [x29, #-8]
  40d2c4:	mov	x1, x8
  40d2c8:	bl	402ea0 <strncmp@plt>
  40d2cc:	mov	w9, #0x0                   	// #0
  40d2d0:	str	w9, [sp, #12]
  40d2d4:	cbz	w0, 40d2f0 <__fxstatat@plt+0x9e80>
  40d2d8:	ldur	x0, [x29, #-8]
  40d2dc:	ldr	x1, [sp, #16]
  40d2e0:	bl	403230 <attr_copy_check_permissions@plt>
  40d2e4:	cmp	w0, #0x0
  40d2e8:	cset	w8, ne  // ne = any
  40d2ec:	str	w8, [sp, #12]
  40d2f0:	ldr	w8, [sp, #12]
  40d2f4:	and	w0, w8, #0x1
  40d2f8:	ldp	x29, x30, [sp, #32]
  40d2fc:	add	sp, sp, #0x30
  40d300:	ret
  40d304:	sub	sp, sp, #0x40
  40d308:	stp	x29, x30, [sp, #48]
  40d30c:	add	x29, sp, #0x30
  40d310:	mov	x8, xzr
  40d314:	adrp	x9, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  40d318:	add	x9, x9, #0x9a0
  40d31c:	add	x10, sp, #0x8
  40d320:	stur	x0, [x29, #-8]
  40d324:	stur	x1, [x29, #-16]
  40d328:	ldur	x11, [x29, #-8]
  40d32c:	str	x11, [sp, #8]
  40d330:	ldur	x11, [x29, #-16]
  40d334:	str	x11, [sp, #16]
  40d338:	str	x8, [x10, #16]
  40d33c:	ldr	x0, [x9]
  40d340:	mov	x1, x10
  40d344:	bl	4116b0 <__fxstatat@plt+0xe240>
  40d348:	str	x0, [sp]
  40d34c:	ldr	x8, [sp]
  40d350:	cbz	x8, 40d35c <__fxstatat@plt+0x9eec>
  40d354:	ldr	x0, [sp]
  40d358:	bl	40d368 <__fxstatat@plt+0x9ef8>
  40d35c:	ldp	x29, x30, [sp, #48]
  40d360:	add	sp, sp, #0x40
  40d364:	ret
  40d368:	sub	sp, sp, #0x20
  40d36c:	stp	x29, x30, [sp, #16]
  40d370:	add	x29, sp, #0x10
  40d374:	str	x0, [sp, #8]
  40d378:	ldr	x8, [sp, #8]
  40d37c:	str	x8, [sp]
  40d380:	ldr	x8, [sp]
  40d384:	ldr	x0, [x8, #16]
  40d388:	bl	403140 <free@plt>
  40d38c:	ldr	x0, [sp, #8]
  40d390:	bl	403140 <free@plt>
  40d394:	ldp	x29, x30, [sp, #16]
  40d398:	add	sp, sp, #0x20
  40d39c:	ret
  40d3a0:	sub	sp, sp, #0x50
  40d3a4:	stp	x29, x30, [sp, #64]
  40d3a8:	add	x29, sp, #0x40
  40d3ac:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  40d3b0:	add	x8, x8, #0x9a0
  40d3b4:	add	x9, sp, #0x18
  40d3b8:	stur	x0, [x29, #-8]
  40d3bc:	stur	x1, [x29, #-16]
  40d3c0:	ldur	x10, [x29, #-8]
  40d3c4:	str	x10, [sp, #24]
  40d3c8:	ldur	x10, [x29, #-16]
  40d3cc:	str	x10, [sp, #32]
  40d3d0:	ldr	x0, [x8]
  40d3d4:	mov	x1, x9
  40d3d8:	bl	4102d0 <__fxstatat@plt+0xce60>
  40d3dc:	str	x0, [sp, #16]
  40d3e0:	ldr	x8, [sp, #16]
  40d3e4:	cbz	x8, 40d3f8 <__fxstatat@plt+0x9f88>
  40d3e8:	ldr	x8, [sp, #16]
  40d3ec:	ldr	x8, [x8, #16]
  40d3f0:	str	x8, [sp, #8]
  40d3f4:	b	40d400 <__fxstatat@plt+0x9f90>
  40d3f8:	mov	x8, xzr
  40d3fc:	str	x8, [sp, #8]
  40d400:	ldr	x8, [sp, #8]
  40d404:	mov	x0, x8
  40d408:	ldp	x29, x30, [sp, #64]
  40d40c:	add	sp, sp, #0x50
  40d410:	ret
  40d414:	sub	sp, sp, #0x50
  40d418:	stp	x29, x30, [sp, #64]
  40d41c:	add	x29, sp, #0x40
  40d420:	mov	x8, #0x18                  	// #24
  40d424:	adrp	x9, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  40d428:	add	x9, x9, #0x9a0
  40d42c:	stur	x0, [x29, #-16]
  40d430:	stur	x1, [x29, #-24]
  40d434:	str	x2, [sp, #32]
  40d438:	mov	x0, x8
  40d43c:	str	x9, [sp, #8]
  40d440:	bl	418f54 <__fxstatat@plt+0x15ae4>
  40d444:	str	x0, [sp, #24]
  40d448:	ldur	x0, [x29, #-16]
  40d44c:	bl	419268 <__fxstatat@plt+0x15df8>
  40d450:	ldr	x8, [sp, #24]
  40d454:	str	x0, [x8, #16]
  40d458:	ldur	x8, [x29, #-24]
  40d45c:	ldr	x9, [sp, #24]
  40d460:	str	x8, [x9]
  40d464:	ldr	x8, [sp, #32]
  40d468:	ldr	x9, [sp, #24]
  40d46c:	str	x8, [x9, #8]
  40d470:	ldr	x8, [sp, #8]
  40d474:	ldr	x0, [x8]
  40d478:	ldr	x1, [sp, #24]
  40d47c:	bl	41162c <__fxstatat@plt+0xe1bc>
  40d480:	str	x0, [sp, #16]
  40d484:	ldr	x8, [sp, #16]
  40d488:	cbnz	x8, 40d490 <__fxstatat@plt+0xa020>
  40d48c:	bl	4192a4 <__fxstatat@plt+0x15e34>
  40d490:	ldr	x8, [sp, #16]
  40d494:	ldr	x9, [sp, #24]
  40d498:	cmp	x8, x9
  40d49c:	b.eq	40d4b8 <__fxstatat@plt+0xa048>  // b.none
  40d4a0:	ldr	x0, [sp, #24]
  40d4a4:	bl	40d368 <__fxstatat@plt+0x9ef8>
  40d4a8:	ldr	x8, [sp, #16]
  40d4ac:	ldr	x8, [x8, #16]
  40d4b0:	stur	x8, [x29, #-8]
  40d4b4:	b	40d4c0 <__fxstatat@plt+0xa050>
  40d4b8:	mov	x8, xzr
  40d4bc:	stur	x8, [x29, #-8]
  40d4c0:	ldur	x0, [x29, #-8]
  40d4c4:	ldp	x29, x30, [sp, #64]
  40d4c8:	add	sp, sp, #0x50
  40d4cc:	ret
  40d4d0:	sub	sp, sp, #0x20
  40d4d4:	stp	x29, x30, [sp, #16]
  40d4d8:	add	x29, sp, #0x10
  40d4dc:	mov	x0, #0x67                  	// #103
  40d4e0:	mov	x8, xzr
  40d4e4:	adrp	x2, 40d000 <__fxstatat@plt+0x9b90>
  40d4e8:	add	x2, x2, #0x530
  40d4ec:	adrp	x3, 40d000 <__fxstatat@plt+0x9b90>
  40d4f0:	add	x3, x3, #0x564
  40d4f4:	adrp	x4, 40d000 <__fxstatat@plt+0x9b90>
  40d4f8:	add	x4, x4, #0x368
  40d4fc:	adrp	x9, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  40d500:	add	x9, x9, #0x9a0
  40d504:	mov	x1, x8
  40d508:	str	x9, [sp, #8]
  40d50c:	bl	410760 <__fxstatat@plt+0xd2f0>
  40d510:	ldr	x8, [sp, #8]
  40d514:	str	x0, [x8]
  40d518:	ldr	x9, [x8]
  40d51c:	cbnz	x9, 40d524 <__fxstatat@plt+0xa0b4>
  40d520:	bl	4192a4 <__fxstatat@plt+0x15e34>
  40d524:	ldp	x29, x30, [sp, #16]
  40d528:	add	sp, sp, #0x20
  40d52c:	ret
  40d530:	sub	sp, sp, #0x20
  40d534:	str	x0, [sp, #24]
  40d538:	str	x1, [sp, #16]
  40d53c:	ldr	x8, [sp, #24]
  40d540:	str	x8, [sp, #8]
  40d544:	ldr	x8, [sp, #8]
  40d548:	ldr	x8, [x8]
  40d54c:	ldr	x9, [sp, #16]
  40d550:	udiv	x10, x8, x9
  40d554:	mul	x9, x10, x9
  40d558:	subs	x0, x8, x9
  40d55c:	add	sp, sp, #0x20
  40d560:	ret
  40d564:	sub	sp, sp, #0x30
  40d568:	str	x0, [sp, #40]
  40d56c:	str	x1, [sp, #32]
  40d570:	ldr	x8, [sp, #40]
  40d574:	str	x8, [sp, #24]
  40d578:	ldr	x8, [sp, #32]
  40d57c:	str	x8, [sp, #16]
  40d580:	ldr	x8, [sp, #24]
  40d584:	ldr	x8, [x8]
  40d588:	ldr	x9, [sp, #16]
  40d58c:	ldr	x9, [x9]
  40d590:	mov	w10, #0x0                   	// #0
  40d594:	cmp	x8, x9
  40d598:	str	w10, [sp, #12]
  40d59c:	b.ne	40d5bc <__fxstatat@plt+0xa14c>  // b.any
  40d5a0:	ldr	x8, [sp, #24]
  40d5a4:	ldr	x8, [x8, #8]
  40d5a8:	ldr	x9, [sp, #16]
  40d5ac:	ldr	x9, [x9, #8]
  40d5b0:	cmp	x8, x9
  40d5b4:	cset	w10, eq  // eq = none
  40d5b8:	str	w10, [sp, #12]
  40d5bc:	ldr	w8, [sp, #12]
  40d5c0:	mov	w9, wzr
  40d5c4:	mov	w10, #0x1                   	// #1
  40d5c8:	tst	w8, #0x1
  40d5cc:	csel	w8, w10, w9, ne  // ne = any
  40d5d0:	cmp	w8, #0x0
  40d5d4:	cset	w8, ne  // ne = any
  40d5d8:	and	w0, w8, #0x1
  40d5dc:	add	sp, sp, #0x30
  40d5e0:	ret
  40d5e4:	stp	x29, x30, [sp, #-16]!
  40d5e8:	mov	x29, sp
  40d5ec:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  40d5f0:	add	x8, x8, #0x9a0
  40d5f4:	ldr	x0, [x8]
  40d5f8:	bl	410c68 <__fxstatat@plt+0xd7f8>
  40d5fc:	ldp	x29, x30, [sp], #16
  40d600:	ret
  40d604:	sub	sp, sp, #0x30
  40d608:	stp	x29, x30, [sp, #32]
  40d60c:	add	x29, sp, #0x20
  40d610:	mov	x8, xzr
  40d614:	mov	w9, #0x0                   	// #0
  40d618:	mov	w10, #0x1                   	// #1
  40d61c:	mov	w11, wzr
  40d620:	stur	w0, [x29, #-4]
  40d624:	str	x1, [sp, #16]
  40d628:	ldur	w12, [x29, #-4]
  40d62c:	ldr	x13, [sp, #16]
  40d630:	str	w12, [x13]
  40d634:	ldr	x13, [sp, #16]
  40d638:	str	xzr, [x13, #24]
  40d63c:	ldr	x13, [sp, #16]
  40d640:	str	x8, [x13, #40]
  40d644:	ldr	x8, [sp, #16]
  40d648:	str	xzr, [x8, #8]
  40d64c:	ldr	x8, [sp, #16]
  40d650:	strb	w9, [x8, #32]
  40d654:	ldr	x8, [sp, #16]
  40d658:	strb	w9, [x8, #33]
  40d65c:	str	w10, [sp, #12]
  40d660:	str	w11, [sp, #8]
  40d664:	bl	40d68c <__fxstatat@plt+0xa21c>
  40d668:	tst	w0, #0x1
  40d66c:	ldr	w9, [sp, #12]
  40d670:	ldr	w10, [sp, #8]
  40d674:	csel	w11, w9, w10, ne  // ne = any
  40d678:	ldr	x8, [sp, #16]
  40d67c:	str	w11, [x8, #16]
  40d680:	ldp	x29, x30, [sp, #32]
  40d684:	add	sp, sp, #0x30
  40d688:	ret
  40d68c:	mov	w8, #0x1                   	// #1
  40d690:	and	w0, w8, #0x1
  40d694:	ret
  40d698:	stp	x29, x30, [sp, #-32]!
  40d69c:	str	x28, [sp, #16]
  40d6a0:	mov	x29, sp
  40d6a4:	sub	sp, sp, #0x1, lsl #12
  40d6a8:	sub	sp, sp, #0x60
  40d6ac:	sub	x8, x29, #0x1
  40d6b0:	stur	x0, [x29, #-16]
  40d6b4:	stur	wzr, [x29, #-20]
  40d6b8:	ldur	x9, [x29, #-16]
  40d6bc:	ldr	x9, [x9, #40]
  40d6c0:	stur	x9, [x29, #-32]
  40d6c4:	str	x8, [sp, #8]
  40d6c8:	add	x8, sp, #0x40
  40d6cc:	str	x8, [sp, #56]
  40d6d0:	ldr	x9, [sp, #56]
  40d6d4:	add	x9, x9, #0x20
  40d6d8:	str	x9, [sp, #48]
  40d6dc:	mov	x0, x8
  40d6e0:	mov	w10, wzr
  40d6e4:	mov	w1, w10
  40d6e8:	mov	x2, #0x1000                	// #4096
  40d6ec:	bl	402ee0 <memset@plt>
  40d6f0:	ldur	x8, [x29, #-16]
  40d6f4:	ldr	x8, [x8, #8]
  40d6f8:	ldr	x9, [sp, #56]
  40d6fc:	str	x8, [x9]
  40d700:	ldur	x8, [x29, #-16]
  40d704:	ldr	w10, [x8, #16]
  40d708:	ldr	x8, [sp, #56]
  40d70c:	str	w10, [x8, #16]
  40d710:	ldr	x8, [sp, #56]
  40d714:	mov	w10, #0x48                  	// #72
  40d718:	str	w10, [x8, #24]
  40d71c:	ldur	x8, [x29, #-16]
  40d720:	ldr	x8, [x8, #8]
  40d724:	mov	x9, #0xffffffffffffffff    	// #-1
  40d728:	subs	x8, x9, x8
  40d72c:	ldr	x9, [sp, #56]
  40d730:	str	x8, [x9, #8]
  40d734:	ldur	x8, [x29, #-16]
  40d738:	ldr	w0, [x8]
  40d73c:	ldr	x2, [sp, #56]
  40d740:	mov	x1, #0x660b                	// #26123
  40d744:	movk	x1, #0xc020, lsl #16
  40d748:	bl	403440 <ioctl@plt>
  40d74c:	cmp	w0, #0x0
  40d750:	cset	w10, ge  // ge = tcont
  40d754:	tbnz	w10, #0, 40d784 <__fxstatat@plt+0xa314>
  40d758:	ldur	x8, [x29, #-16]
  40d75c:	ldr	x8, [x8, #8]
  40d760:	cbnz	x8, 40d770 <__fxstatat@plt+0xa300>
  40d764:	ldur	x8, [x29, #-16]
  40d768:	mov	w9, #0x1                   	// #1
  40d76c:	strb	w9, [x8, #32]
  40d770:	mov	w8, wzr
  40d774:	and	w8, w8, #0x1
  40d778:	ldr	x9, [sp, #8]
  40d77c:	strb	w8, [x9]
  40d780:	b	40dc84 <__fxstatat@plt+0xa814>
  40d784:	ldr	x8, [sp, #56]
  40d788:	ldr	w9, [x8, #20]
  40d78c:	cbnz	w9, 40d7bc <__fxstatat@plt+0xa34c>
  40d790:	ldur	x8, [x29, #-16]
  40d794:	mov	w9, #0x1                   	// #1
  40d798:	strb	w9, [x8, #33]
  40d79c:	ldur	x8, [x29, #-16]
  40d7a0:	ldr	x8, [x8, #8]
  40d7a4:	cmp	x8, #0x0
  40d7a8:	cset	w9, ne  // ne = any
  40d7ac:	and	w9, w9, #0x1
  40d7b0:	ldr	x8, [sp, #8]
  40d7b4:	strb	w9, [x8]
  40d7b8:	b	40dc84 <__fxstatat@plt+0xa814>
  40d7bc:	ldur	x8, [x29, #-16]
  40d7c0:	ldr	x8, [x8, #24]
  40d7c4:	ldr	x9, [sp, #56]
  40d7c8:	ldr	w10, [x9, #20]
  40d7cc:	mov	w9, w10
  40d7d0:	mov	x11, #0xffffffffffffffff    	// #-1
  40d7d4:	subs	x9, x11, x9
  40d7d8:	cmp	x8, x9
  40d7dc:	b.hi	40d7e4 <__fxstatat@plt+0xa374>  // b.pmore
  40d7e0:	b	40d804 <__fxstatat@plt+0xa394>
  40d7e4:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40d7e8:	add	x0, x0, #0xc9c
  40d7ec:	adrp	x1, 41f000 <__fxstatat@plt+0x1bb90>
  40d7f0:	add	x1, x1, #0xcd3
  40d7f4:	mov	w2, #0x7e                  	// #126
  40d7f8:	adrp	x3, 41f000 <__fxstatat@plt+0x1bb90>
  40d7fc:	add	x3, x3, #0xce5
  40d800:	bl	403370 <__assert_fail@plt>
  40d804:	ldr	x8, [sp, #56]
  40d808:	ldr	w9, [x8, #20]
  40d80c:	mov	w8, w9
  40d810:	ldur	x10, [x29, #-16]
  40d814:	mov	x11, #0x18                  	// #24
  40d818:	ldr	x12, [x10, #24]
  40d81c:	add	x8, x12, x8
  40d820:	str	x8, [x10, #24]
  40d824:	ldur	x8, [x29, #-32]
  40d828:	ldur	x10, [x29, #-16]
  40d82c:	ldr	x10, [x10, #40]
  40d830:	subs	x8, x8, x10
  40d834:	mov	x10, #0x18                  	// #24
  40d838:	sdiv	x8, x8, x10
  40d83c:	str	x8, [sp, #40]
  40d840:	ldur	x8, [x29, #-16]
  40d844:	ldr	x0, [x8, #40]
  40d848:	ldur	x8, [x29, #-16]
  40d84c:	ldr	x1, [x8, #24]
  40d850:	mov	x2, x10
  40d854:	str	x11, [sp]
  40d858:	bl	418f94 <__fxstatat@plt+0x15b24>
  40d85c:	ldur	x8, [x29, #-16]
  40d860:	str	x0, [x8, #40]
  40d864:	ldur	x8, [x29, #-16]
  40d868:	ldr	x8, [x8, #40]
  40d86c:	ldr	x10, [sp, #40]
  40d870:	ldr	x11, [sp]
  40d874:	mul	x10, x11, x10
  40d878:	add	x8, x8, x10
  40d87c:	stur	x8, [x29, #-32]
  40d880:	str	wzr, [sp, #36]
  40d884:	str	wzr, [sp, #36]
  40d888:	ldr	w8, [sp, #36]
  40d88c:	ldr	x9, [sp, #56]
  40d890:	ldr	w10, [x9, #20]
  40d894:	cmp	w8, w10
  40d898:	b.cs	40dbb8 <__fxstatat@plt+0xa748>  // b.hs, b.nlast
  40d89c:	ldr	x8, [sp, #48]
  40d8a0:	ldr	w9, [sp, #36]
  40d8a4:	mov	w10, w9
  40d8a8:	mov	x11, #0x38                  	// #56
  40d8ac:	mul	x10, x11, x10
  40d8b0:	ldr	x8, [x8, x10]
  40d8b4:	ldr	x10, [sp, #48]
  40d8b8:	ldr	w9, [sp, #36]
  40d8bc:	mov	w12, w9
  40d8c0:	mul	x11, x11, x12
  40d8c4:	add	x10, x10, x11
  40d8c8:	ldr	x10, [x10, #16]
  40d8cc:	mov	x11, #0x7fffffffffffffff    	// #9223372036854775807
  40d8d0:	subs	x10, x11, x10
  40d8d4:	cmp	x8, x10
  40d8d8:	b.hi	40d8e0 <__fxstatat@plt+0xa470>  // b.pmore
  40d8dc:	b	40d900 <__fxstatat@plt+0xa490>
  40d8e0:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40d8e4:	add	x0, x0, #0xd12
  40d8e8:	adrp	x1, 41f000 <__fxstatat@plt+0x1bb90>
  40d8ec:	add	x1, x1, #0xcd3
  40d8f0:	mov	w2, #0x8d                  	// #141
  40d8f4:	adrp	x3, 41f000 <__fxstatat@plt+0x1bb90>
  40d8f8:	add	x3, x3, #0xce5
  40d8fc:	bl	403370 <__assert_fail@plt>
  40d900:	ldur	w8, [x29, #-20]
  40d904:	cbz	w8, 40d9bc <__fxstatat@plt+0xa54c>
  40d908:	ldur	x8, [x29, #-32]
  40d90c:	ldr	w9, [x8, #16]
  40d910:	ldr	x8, [sp, #48]
  40d914:	ldr	w10, [sp, #36]
  40d918:	mov	w11, w10
  40d91c:	mov	x12, #0x38                  	// #56
  40d920:	mul	x11, x12, x11
  40d924:	add	x8, x8, x11
  40d928:	ldr	w10, [x8, #40]
  40d92c:	and	w10, w10, #0xfffffffe
  40d930:	cmp	w9, w10
  40d934:	b.ne	40d9bc <__fxstatat@plt+0xa54c>  // b.any
  40d938:	ldur	x8, [x29, #-32]
  40d93c:	ldr	x8, [x8]
  40d940:	ldur	x9, [x29, #-32]
  40d944:	ldr	x9, [x9, #8]
  40d948:	add	x8, x8, x9
  40d94c:	ldr	x9, [sp, #48]
  40d950:	ldr	w10, [sp, #36]
  40d954:	mov	w11, w10
  40d958:	mov	x12, #0x38                  	// #56
  40d95c:	mul	x11, x12, x11
  40d960:	ldr	x9, [x9, x11]
  40d964:	cmp	x8, x9
  40d968:	b.ne	40d9bc <__fxstatat@plt+0xa54c>  // b.any
  40d96c:	ldr	x8, [sp, #48]
  40d970:	ldr	w9, [sp, #36]
  40d974:	mov	w10, w9
  40d978:	mov	x11, #0x38                  	// #56
  40d97c:	mul	x10, x11, x10
  40d980:	add	x8, x8, x10
  40d984:	ldr	x8, [x8, #16]
  40d988:	ldur	x10, [x29, #-32]
  40d98c:	ldr	x12, [x10, #8]
  40d990:	add	x8, x12, x8
  40d994:	str	x8, [x10, #8]
  40d998:	ldr	x8, [sp, #48]
  40d99c:	ldr	w9, [sp, #36]
  40d9a0:	mov	w10, w9
  40d9a4:	mul	x10, x11, x10
  40d9a8:	add	x8, x8, x10
  40d9ac:	ldr	w9, [x8, #40]
  40d9b0:	ldur	x8, [x29, #-32]
  40d9b4:	str	w9, [x8, #16]
  40d9b8:	b	40dba8 <__fxstatat@plt+0xa738>
  40d9bc:	ldur	w8, [x29, #-20]
  40d9c0:	cbnz	w8, 40d9ec <__fxstatat@plt+0xa57c>
  40d9c4:	ldur	x8, [x29, #-16]
  40d9c8:	ldr	x8, [x8, #8]
  40d9cc:	ldr	x9, [sp, #48]
  40d9d0:	ldr	w10, [sp, #36]
  40d9d4:	mov	w11, w10
  40d9d8:	mov	x12, #0x38                  	// #56
  40d9dc:	mul	x11, x12, x11
  40d9e0:	ldr	x9, [x9, x11]
  40d9e4:	cmp	x8, x9
  40d9e8:	b.hi	40da28 <__fxstatat@plt+0xa5b8>  // b.pmore
  40d9ec:	ldur	w8, [x29, #-20]
  40d9f0:	cbz	w8, 40db1c <__fxstatat@plt+0xa6ac>
  40d9f4:	ldur	x8, [x29, #-32]
  40d9f8:	ldr	x8, [x8]
  40d9fc:	ldur	x9, [x29, #-32]
  40da00:	ldr	x9, [x9, #8]
  40da04:	add	x8, x8, x9
  40da08:	ldr	x9, [sp, #48]
  40da0c:	ldr	w10, [sp, #36]
  40da10:	mov	w11, w10
  40da14:	mov	x12, #0x38                  	// #56
  40da18:	mul	x11, x12, x11
  40da1c:	ldr	x9, [x9, x11]
  40da20:	cmp	x8, x9
  40da24:	b.ls	40db1c <__fxstatat@plt+0xa6ac>  // b.plast
  40da28:	ldur	w8, [x29, #-20]
  40da2c:	cbnz	w8, 40da40 <__fxstatat@plt+0xa5d0>
  40da30:	ldur	x8, [x29, #-16]
  40da34:	ldr	x8, [x8, #8]
  40da38:	str	x8, [sp, #24]
  40da3c:	b	40da58 <__fxstatat@plt+0xa5e8>
  40da40:	ldur	x8, [x29, #-32]
  40da44:	ldr	x8, [x8]
  40da48:	ldur	x9, [x29, #-32]
  40da4c:	ldr	x9, [x9, #8]
  40da50:	add	x8, x8, x9
  40da54:	str	x8, [sp, #24]
  40da58:	ldr	x8, [sp, #24]
  40da5c:	ldr	x9, [sp, #48]
  40da60:	ldr	w10, [sp, #36]
  40da64:	mov	w11, w10
  40da68:	mov	x12, #0x38                  	// #56
  40da6c:	mul	x11, x12, x11
  40da70:	ldr	x9, [x9, x11]
  40da74:	subs	x8, x8, x9
  40da78:	str	x8, [sp, #16]
  40da7c:	ldr	x8, [sp, #16]
  40da80:	ldr	x9, [sp, #48]
  40da84:	ldr	w10, [sp, #36]
  40da88:	mov	w11, w10
  40da8c:	mul	x11, x12, x11
  40da90:	add	x9, x9, x11
  40da94:	ldr	x9, [x9, #16]
  40da98:	cmp	x8, x9
  40da9c:	b.cs	40dacc <__fxstatat@plt+0xa65c>  // b.hs, b.nlast
  40daa0:	ldur	x8, [x29, #-16]
  40daa4:	ldr	x8, [x8, #8]
  40daa8:	cbnz	x8, 40dab8 <__fxstatat@plt+0xa648>
  40daac:	ldur	x8, [x29, #-16]
  40dab0:	mov	w9, #0x1                   	// #1
  40dab4:	strb	w9, [x8, #32]
  40dab8:	mov	w8, wzr
  40dabc:	and	w8, w8, #0x1
  40dac0:	ldr	x9, [sp, #8]
  40dac4:	strb	w8, [x9]
  40dac8:	b	40dc84 <__fxstatat@plt+0xa814>
  40dacc:	ldr	x8, [sp, #24]
  40dad0:	ldr	x9, [sp, #48]
  40dad4:	ldr	w10, [sp, #36]
  40dad8:	mov	w11, w10
  40dadc:	mov	x12, #0x38                  	// #56
  40dae0:	mul	x11, x12, x11
  40dae4:	str	x8, [x9, x11]
  40dae8:	ldr	x8, [sp, #16]
  40daec:	ldr	x9, [sp, #48]
  40daf0:	ldr	w10, [sp, #36]
  40daf4:	mov	w11, w10
  40daf8:	mul	x11, x12, x11
  40dafc:	add	x9, x9, x11
  40db00:	ldr	x11, [x9, #16]
  40db04:	subs	x8, x11, x8
  40db08:	str	x8, [x9, #16]
  40db0c:	ldr	w10, [sp, #36]
  40db10:	subs	w10, w10, #0x1
  40db14:	str	w10, [sp, #36]
  40db18:	b	40dba8 <__fxstatat@plt+0xa738>
  40db1c:	ldur	x8, [x29, #-16]
  40db20:	ldr	x8, [x8, #40]
  40db24:	ldur	w9, [x29, #-20]
  40db28:	mov	w10, w9
  40db2c:	mov	x11, #0x18                  	// #24
  40db30:	mul	x10, x11, x10
  40db34:	add	x8, x8, x10
  40db38:	stur	x8, [x29, #-32]
  40db3c:	ldr	x8, [sp, #48]
  40db40:	ldr	w9, [sp, #36]
  40db44:	mov	w10, w9
  40db48:	mov	x11, #0x38                  	// #56
  40db4c:	mul	x10, x11, x10
  40db50:	ldr	x8, [x8, x10]
  40db54:	ldur	x10, [x29, #-32]
  40db58:	str	x8, [x10]
  40db5c:	ldr	x8, [sp, #48]
  40db60:	ldr	w9, [sp, #36]
  40db64:	mov	w10, w9
  40db68:	mul	x10, x11, x10
  40db6c:	add	x8, x8, x10
  40db70:	ldr	x8, [x8, #16]
  40db74:	ldur	x10, [x29, #-32]
  40db78:	str	x8, [x10, #8]
  40db7c:	ldr	x8, [sp, #48]
  40db80:	ldr	w9, [sp, #36]
  40db84:	mov	w10, w9
  40db88:	mul	x10, x11, x10
  40db8c:	add	x8, x8, x10
  40db90:	ldr	w9, [x8, #40]
  40db94:	ldur	x8, [x29, #-32]
  40db98:	str	w9, [x8, #16]
  40db9c:	ldur	w9, [x29, #-20]
  40dba0:	add	w9, w9, #0x1
  40dba4:	stur	w9, [x29, #-20]
  40dba8:	ldr	w8, [sp, #36]
  40dbac:	add	w8, w8, #0x1
  40dbb0:	str	w8, [sp, #36]
  40dbb4:	b	40d888 <__fxstatat@plt+0xa418>
  40dbb8:	ldur	x8, [x29, #-32]
  40dbbc:	ldr	w9, [x8, #16]
  40dbc0:	and	w9, w9, #0x1
  40dbc4:	cbz	w9, 40dbd4 <__fxstatat@plt+0xa764>
  40dbc8:	ldur	x8, [x29, #-16]
  40dbcc:	mov	w9, #0x1                   	// #1
  40dbd0:	strb	w9, [x8, #33]
  40dbd4:	ldur	w8, [x29, #-20]
  40dbd8:	cmp	w8, #0x48
  40dbdc:	b.ls	40dc20 <__fxstatat@plt+0xa7b0>  // b.plast
  40dbe0:	ldur	x8, [x29, #-16]
  40dbe4:	ldrb	w9, [x8, #33]
  40dbe8:	tbnz	w9, #0, 40dc20 <__fxstatat@plt+0xa7b0>
  40dbec:	ldur	x8, [x29, #-16]
  40dbf0:	ldr	x8, [x8, #40]
  40dbf4:	ldur	w9, [x29, #-20]
  40dbf8:	subs	w9, w9, #0x1
  40dbfc:	stur	w9, [x29, #-20]
  40dc00:	mov	w10, w9
  40dc04:	ubfx	x10, x10, #0, #32
  40dc08:	mov	x11, #0x18                  	// #24
  40dc0c:	mul	x10, x11, x10
  40dc10:	add	x8, x8, x10
  40dc14:	mov	x10, #0xffffffffffffffe8    	// #-24
  40dc18:	add	x8, x8, x10
  40dc1c:	stur	x8, [x29, #-32]
  40dc20:	ldur	w8, [x29, #-20]
  40dc24:	mov	w9, w8
  40dc28:	ldur	x10, [x29, #-16]
  40dc2c:	str	x9, [x10, #24]
  40dc30:	ldur	x9, [x29, #-16]
  40dc34:	ldrb	w8, [x9, #33]
  40dc38:	tbnz	w8, #0, 40dc40 <__fxstatat@plt+0xa7d0>
  40dc3c:	b	40dc44 <__fxstatat@plt+0xa7d4>
  40dc40:	b	40dc74 <__fxstatat@plt+0xa804>
  40dc44:	ldur	x8, [x29, #-32]
  40dc48:	ldr	x8, [x8]
  40dc4c:	ldur	x9, [x29, #-32]
  40dc50:	ldr	x9, [x9, #8]
  40dc54:	add	x8, x8, x9
  40dc58:	ldur	x9, [x29, #-16]
  40dc5c:	str	x8, [x9, #8]
  40dc60:	ldur	w8, [x29, #-20]
  40dc64:	cmp	w8, #0x48
  40dc68:	b.cc	40dc70 <__fxstatat@plt+0xa800>  // b.lo, b.ul, b.last
  40dc6c:	b	40dc74 <__fxstatat@plt+0xa804>
  40dc70:	b	40d6c8 <__fxstatat@plt+0xa258>
  40dc74:	mov	w8, #0x1                   	// #1
  40dc78:	and	w8, w8, #0x1
  40dc7c:	ldr	x9, [sp, #8]
  40dc80:	strb	w8, [x9]
  40dc84:	ldr	x8, [sp, #8]
  40dc88:	ldrb	w9, [x8]
  40dc8c:	and	w0, w9, #0x1
  40dc90:	add	sp, sp, #0x1, lsl #12
  40dc94:	add	sp, sp, #0x60
  40dc98:	ldr	x28, [sp, #16]
  40dc9c:	ldp	x29, x30, [sp], #32
  40dca0:	ret
  40dca4:	sub	sp, sp, #0x190
  40dca8:	stp	x29, x30, [sp, #368]
  40dcac:	str	x28, [sp, #384]
  40dcb0:	add	x29, sp, #0x170
  40dcb4:	sub	x8, x29, #0x20
  40dcb8:	stur	w0, [x29, #-8]
  40dcbc:	str	x1, [x8, #16]
  40dcc0:	stur	w2, [x29, #-20]
  40dcc4:	str	x3, [x8]
  40dcc8:	stur	w4, [x29, #-36]
  40dccc:	and	w9, w5, #0x1
  40dcd0:	sturb	w9, [x29, #-37]
  40dcd4:	stur	w6, [x29, #-44]
  40dcd8:	ldur	w9, [x29, #-44]
  40dcdc:	cmp	w9, #0x0
  40dce0:	cset	w9, ge  // ge = tcont
  40dce4:	str	x8, [sp, #16]
  40dce8:	tbnz	w9, #0, 40dd2c <__fxstatat@plt+0xa8bc>
  40dcec:	ldur	w0, [x29, #-8]
  40dcf0:	ldr	x8, [sp, #16]
  40dcf4:	ldr	x1, [x8, #16]
  40dcf8:	ldur	w2, [x29, #-20]
  40dcfc:	ldr	x3, [x8]
  40dd00:	ldur	w4, [x29, #-36]
  40dd04:	bl	402c90 <linkat@plt>
  40dd08:	cbnz	w0, 40dd18 <__fxstatat@plt+0xa8a8>
  40dd0c:	mov	w8, wzr
  40dd10:	str	w8, [sp, #12]
  40dd14:	b	40dd24 <__fxstatat@plt+0xa8b4>
  40dd18:	bl	403380 <__errno_location@plt>
  40dd1c:	ldr	w8, [x0]
  40dd20:	str	w8, [sp, #12]
  40dd24:	ldr	w8, [sp, #12]
  40dd28:	stur	w8, [x29, #-44]
  40dd2c:	ldurb	w8, [x29, #-37]
  40dd30:	tbnz	w8, #0, 40dd38 <__fxstatat@plt+0xa8c8>
  40dd34:	b	40dd44 <__fxstatat@plt+0xa8d4>
  40dd38:	ldur	w8, [x29, #-44]
  40dd3c:	cmp	w8, #0x11
  40dd40:	b.eq	40dd50 <__fxstatat@plt+0xa8e0>  // b.none
  40dd44:	ldur	w8, [x29, #-44]
  40dd48:	stur	w8, [x29, #-4]
  40dd4c:	b	40de48 <__fxstatat@plt+0xa9d8>
  40dd50:	ldr	x8, [sp, #16]
  40dd54:	ldr	x0, [x8]
  40dd58:	add	x1, sp, #0x44
  40dd5c:	bl	40de5c <__fxstatat@plt+0xa9ec>
  40dd60:	str	x0, [sp, #56]
  40dd64:	ldr	x8, [sp, #56]
  40dd68:	cbnz	x8, 40dd7c <__fxstatat@plt+0xa90c>
  40dd6c:	bl	403380 <__errno_location@plt>
  40dd70:	ldr	w8, [x0]
  40dd74:	stur	w8, [x29, #-4]
  40dd78:	b	40de48 <__fxstatat@plt+0xa9d8>
  40dd7c:	ldur	w8, [x29, #-8]
  40dd80:	add	x9, sp, #0x20
  40dd84:	str	w8, [sp, #32]
  40dd88:	ldr	x10, [sp, #16]
  40dd8c:	ldr	x11, [x10, #16]
  40dd90:	str	x11, [x9, #8]
  40dd94:	ldur	w8, [x29, #-20]
  40dd98:	str	w8, [sp, #48]
  40dd9c:	ldur	w8, [x29, #-36]
  40dda0:	str	w8, [sp, #52]
  40dda4:	ldr	x0, [sp, #56]
  40dda8:	mov	w8, wzr
  40ddac:	mov	w1, w8
  40ddb0:	mov	x2, x9
  40ddb4:	adrp	x3, 40d000 <__fxstatat@plt+0x9b90>
  40ddb8:	add	x3, x3, #0xf18
  40ddbc:	mov	x4, #0x6                   	// #6
  40ddc0:	bl	416be0 <__fxstatat@plt+0x13770>
  40ddc4:	cbz	w0, 40ddd8 <__fxstatat@plt+0xa968>
  40ddc8:	bl	403380 <__errno_location@plt>
  40ddcc:	ldr	w8, [x0]
  40ddd0:	str	w8, [sp, #28]
  40ddd4:	b	40de28 <__fxstatat@plt+0xa9b8>
  40ddd8:	ldur	w0, [x29, #-20]
  40dddc:	ldr	x1, [sp, #56]
  40dde0:	ldur	w2, [x29, #-20]
  40dde4:	ldr	x8, [sp, #16]
  40dde8:	ldr	x3, [x8]
  40ddec:	bl	403190 <renameat@plt>
  40ddf0:	cbnz	w0, 40de00 <__fxstatat@plt+0xa990>
  40ddf4:	mov	w8, #0xffffffff            	// #-1
  40ddf8:	str	w8, [sp, #8]
  40ddfc:	b	40de0c <__fxstatat@plt+0xa99c>
  40de00:	bl	403380 <__errno_location@plt>
  40de04:	ldr	w8, [x0]
  40de08:	str	w8, [sp, #8]
  40de0c:	ldr	w8, [sp, #8]
  40de10:	str	w8, [sp, #28]
  40de14:	ldur	w0, [x29, #-20]
  40de18:	ldr	x1, [sp, #56]
  40de1c:	mov	w8, wzr
  40de20:	mov	w2, w8
  40de24:	bl	402d00 <unlinkat@plt>
  40de28:	ldr	x8, [sp, #56]
  40de2c:	add	x9, sp, #0x44
  40de30:	cmp	x8, x9
  40de34:	b.eq	40de40 <__fxstatat@plt+0xa9d0>  // b.none
  40de38:	ldr	x0, [sp, #56]
  40de3c:	bl	403140 <free@plt>
  40de40:	ldr	w8, [sp, #28]
  40de44:	stur	w8, [x29, #-4]
  40de48:	ldur	w0, [x29, #-4]
  40de4c:	ldr	x28, [sp, #384]
  40de50:	ldp	x29, x30, [sp, #368]
  40de54:	add	sp, sp, #0x190
  40de58:	ret
  40de5c:	sub	sp, sp, #0x50
  40de60:	stp	x29, x30, [sp, #64]
  40de64:	add	x29, sp, #0x40
  40de68:	stur	x0, [x29, #-16]
  40de6c:	stur	x1, [x29, #-24]
  40de70:	ldur	x0, [x29, #-16]
  40de74:	bl	40f538 <__fxstatat@plt+0xc0c8>
  40de78:	ldur	x8, [x29, #-16]
  40de7c:	subs	x8, x0, x8
  40de80:	str	x8, [sp, #32]
  40de84:	ldr	x8, [sp, #32]
  40de88:	add	x8, x8, #0x9
  40de8c:	str	x8, [sp, #24]
  40de90:	ldr	x8, [sp, #24]
  40de94:	cmp	x8, #0x100
  40de98:	b.hi	40dea8 <__fxstatat@plt+0xaa38>  // b.pmore
  40de9c:	ldur	x8, [x29, #-24]
  40dea0:	str	x8, [sp, #16]
  40dea4:	b	40dec8 <__fxstatat@plt+0xaa58>
  40dea8:	ldr	x0, [sp, #24]
  40deac:	bl	402e40 <malloc@plt>
  40deb0:	str	x0, [sp, #16]
  40deb4:	ldr	x8, [sp, #16]
  40deb8:	cbnz	x8, 40dec8 <__fxstatat@plt+0xaa58>
  40debc:	ldr	x8, [sp, #16]
  40dec0:	stur	x8, [x29, #-8]
  40dec4:	b	40df08 <__fxstatat@plt+0xaa98>
  40dec8:	ldr	x8, [sp, #16]
  40decc:	ldur	x1, [x29, #-16]
  40ded0:	ldr	x9, [sp, #32]
  40ded4:	mov	x0, x8
  40ded8:	mov	x2, x9
  40dedc:	str	x8, [sp, #8]
  40dee0:	str	x9, [sp]
  40dee4:	bl	402bb0 <memcpy@plt>
  40dee8:	ldr	x8, [sp, #8]
  40deec:	ldr	x9, [sp]
  40def0:	add	x0, x8, x9
  40def4:	adrp	x1, 41f000 <__fxstatat@plt+0x1bb90>
  40def8:	add	x1, x1, #0xd52
  40defc:	bl	403240 <strcpy@plt>
  40df00:	ldr	x8, [sp, #16]
  40df04:	stur	x8, [x29, #-8]
  40df08:	ldur	x0, [x29, #-8]
  40df0c:	ldp	x29, x30, [sp, #64]
  40df10:	add	sp, sp, #0x50
  40df14:	ret
  40df18:	sub	sp, sp, #0x30
  40df1c:	stp	x29, x30, [sp, #32]
  40df20:	add	x29, sp, #0x20
  40df24:	stur	x0, [x29, #-8]
  40df28:	str	x1, [sp, #16]
  40df2c:	ldr	x8, [sp, #16]
  40df30:	str	x8, [sp, #8]
  40df34:	ldr	x8, [sp, #8]
  40df38:	ldr	w0, [x8]
  40df3c:	ldr	x8, [sp, #8]
  40df40:	ldr	x1, [x8, #8]
  40df44:	ldr	x8, [sp, #8]
  40df48:	ldr	w2, [x8, #16]
  40df4c:	ldur	x3, [x29, #-8]
  40df50:	ldr	x8, [sp, #8]
  40df54:	ldr	w4, [x8, #20]
  40df58:	bl	402c90 <linkat@plt>
  40df5c:	ldp	x29, x30, [sp, #32]
  40df60:	add	sp, sp, #0x30
  40df64:	ret
  40df68:	sub	sp, sp, #0x180
  40df6c:	stp	x29, x30, [sp, #352]
  40df70:	str	x28, [sp, #368]
  40df74:	add	x29, sp, #0x160
  40df78:	sub	x8, x29, #0x20
  40df7c:	str	x0, [x8, #16]
  40df80:	stur	w1, [x29, #-20]
  40df84:	str	x2, [x8]
  40df88:	and	w9, w3, #0x1
  40df8c:	sturb	w9, [x29, #-33]
  40df90:	stur	w4, [x29, #-40]
  40df94:	ldur	w9, [x29, #-40]
  40df98:	cmp	w9, #0x0
  40df9c:	cset	w9, ge  // ge = tcont
  40dfa0:	str	x8, [sp, #16]
  40dfa4:	tbnz	w9, #0, 40dfe0 <__fxstatat@plt+0xab70>
  40dfa8:	ldr	x8, [sp, #16]
  40dfac:	ldr	x0, [x8, #16]
  40dfb0:	ldur	w1, [x29, #-20]
  40dfb4:	ldr	x2, [x8]
  40dfb8:	bl	403300 <symlinkat@plt>
  40dfbc:	cbnz	w0, 40dfcc <__fxstatat@plt+0xab5c>
  40dfc0:	mov	w8, wzr
  40dfc4:	str	w8, [sp, #12]
  40dfc8:	b	40dfd8 <__fxstatat@plt+0xab68>
  40dfcc:	bl	403380 <__errno_location@plt>
  40dfd0:	ldr	w8, [x0]
  40dfd4:	str	w8, [sp, #12]
  40dfd8:	ldr	w8, [sp, #12]
  40dfdc:	stur	w8, [x29, #-40]
  40dfe0:	ldurb	w8, [x29, #-33]
  40dfe4:	tbnz	w8, #0, 40dfec <__fxstatat@plt+0xab7c>
  40dfe8:	b	40dff8 <__fxstatat@plt+0xab88>
  40dfec:	ldur	w8, [x29, #-40]
  40dff0:	cmp	w8, #0x11
  40dff4:	b.eq	40e004 <__fxstatat@plt+0xab94>  // b.none
  40dff8:	ldur	w8, [x29, #-40]
  40dffc:	stur	w8, [x29, #-4]
  40e000:	b	40e0e0 <__fxstatat@plt+0xac70>
  40e004:	ldr	x8, [sp, #16]
  40e008:	ldr	x0, [x8]
  40e00c:	add	x1, sp, #0x38
  40e010:	bl	40de5c <__fxstatat@plt+0xa9ec>
  40e014:	str	x0, [sp, #48]
  40e018:	ldr	x8, [sp, #48]
  40e01c:	cbnz	x8, 40e030 <__fxstatat@plt+0xabc0>
  40e020:	bl	403380 <__errno_location@plt>
  40e024:	ldr	w8, [x0]
  40e028:	stur	w8, [x29, #-4]
  40e02c:	b	40e0e0 <__fxstatat@plt+0xac70>
  40e030:	ldr	x8, [sp, #16]
  40e034:	ldr	x9, [x8, #16]
  40e038:	add	x2, sp, #0x20
  40e03c:	str	x9, [sp, #32]
  40e040:	ldur	w10, [x29, #-20]
  40e044:	str	w10, [sp, #40]
  40e048:	ldr	x0, [sp, #48]
  40e04c:	mov	w10, wzr
  40e050:	mov	w1, w10
  40e054:	adrp	x3, 40e000 <__fxstatat@plt+0xab90>
  40e058:	add	x3, x3, #0xf4
  40e05c:	mov	x4, #0x6                   	// #6
  40e060:	bl	416be0 <__fxstatat@plt+0x13770>
  40e064:	cbz	w0, 40e078 <__fxstatat@plt+0xac08>
  40e068:	bl	403380 <__errno_location@plt>
  40e06c:	ldr	w8, [x0]
  40e070:	str	w8, [sp, #28]
  40e074:	b	40e0c0 <__fxstatat@plt+0xac50>
  40e078:	ldur	w0, [x29, #-20]
  40e07c:	ldr	x1, [sp, #48]
  40e080:	ldur	w2, [x29, #-20]
  40e084:	ldr	x8, [sp, #16]
  40e088:	ldr	x3, [x8]
  40e08c:	bl	403190 <renameat@plt>
  40e090:	cbz	w0, 40e0b8 <__fxstatat@plt+0xac48>
  40e094:	bl	403380 <__errno_location@plt>
  40e098:	ldr	w8, [x0]
  40e09c:	str	w8, [sp, #28]
  40e0a0:	ldur	w0, [x29, #-20]
  40e0a4:	ldr	x1, [sp, #48]
  40e0a8:	mov	w8, wzr
  40e0ac:	mov	w2, w8
  40e0b0:	bl	402d00 <unlinkat@plt>
  40e0b4:	b	40e0c0 <__fxstatat@plt+0xac50>
  40e0b8:	mov	w8, #0xffffffff            	// #-1
  40e0bc:	str	w8, [sp, #28]
  40e0c0:	ldr	x8, [sp, #48]
  40e0c4:	add	x9, sp, #0x38
  40e0c8:	cmp	x8, x9
  40e0cc:	b.eq	40e0d8 <__fxstatat@plt+0xac68>  // b.none
  40e0d0:	ldr	x0, [sp, #48]
  40e0d4:	bl	403140 <free@plt>
  40e0d8:	ldr	w8, [sp, #28]
  40e0dc:	stur	w8, [x29, #-4]
  40e0e0:	ldur	w0, [x29, #-4]
  40e0e4:	ldr	x28, [sp, #368]
  40e0e8:	ldp	x29, x30, [sp, #352]
  40e0ec:	add	sp, sp, #0x180
  40e0f0:	ret
  40e0f4:	sub	sp, sp, #0x30
  40e0f8:	stp	x29, x30, [sp, #32]
  40e0fc:	add	x29, sp, #0x20
  40e100:	stur	x0, [x29, #-8]
  40e104:	str	x1, [sp, #16]
  40e108:	ldr	x8, [sp, #16]
  40e10c:	str	x8, [sp, #8]
  40e110:	ldr	x8, [sp, #8]
  40e114:	ldr	x0, [x8]
  40e118:	ldr	x8, [sp, #8]
  40e11c:	ldr	w1, [x8, #8]
  40e120:	ldur	x2, [x29, #-8]
  40e124:	bl	403300 <symlinkat@plt>
  40e128:	ldp	x29, x30, [sp, #32]
  40e12c:	add	sp, sp, #0x30
  40e130:	ret
  40e134:	sub	sp, sp, #0x60
  40e138:	stp	x29, x30, [sp, #80]
  40e13c:	add	x29, sp, #0x50
  40e140:	mov	w8, #0xfffffffe            	// #-2
  40e144:	stur	x0, [x29, #-8]
  40e148:	stur	w1, [x29, #-12]
  40e14c:	stur	x2, [x29, #-24]
  40e150:	stur	w3, [x29, #-28]
  40e154:	stur	w4, [x29, #-32]
  40e158:	ldur	x0, [x29, #-8]
  40e15c:	ldur	w1, [x29, #-12]
  40e160:	ldur	x2, [x29, #-24]
  40e164:	ldur	w3, [x29, #-28]
  40e168:	ldur	w4, [x29, #-32]
  40e16c:	str	w8, [sp, #40]
  40e170:	bl	412e90 <__fxstatat@plt+0xfa20>
  40e174:	stur	w0, [x29, #-36]
  40e178:	ldur	w8, [x29, #-36]
  40e17c:	ldr	w9, [sp, #40]
  40e180:	cmp	w8, w9
  40e184:	str	w8, [sp, #36]
  40e188:	b.eq	40e1a4 <__fxstatat@plt+0xad34>  // b.none
  40e18c:	b	40e190 <__fxstatat@plt+0xad20>
  40e190:	mov	w8, #0xffffffff            	// #-1
  40e194:	ldr	w9, [sp, #36]
  40e198:	cmp	w9, w8
  40e19c:	b.eq	40e1dc <__fxstatat@plt+0xad6c>  // b.none
  40e1a0:	b	40e224 <__fxstatat@plt+0xadb4>
  40e1a4:	bl	403380 <__errno_location@plt>
  40e1a8:	ldr	w1, [x0]
  40e1ac:	ldur	x0, [x29, #-8]
  40e1b0:	str	w1, [sp, #32]
  40e1b4:	bl	415060 <__fxstatat@plt+0x11bf0>
  40e1b8:	mov	w8, wzr
  40e1bc:	str	x0, [sp, #24]
  40e1c0:	mov	w0, w8
  40e1c4:	ldr	w1, [sp, #32]
  40e1c8:	adrp	x2, 41f000 <__fxstatat@plt+0x1bb90>
  40e1cc:	add	x2, x2, #0x792
  40e1d0:	ldr	x3, [sp, #24]
  40e1d4:	bl	402c30 <error@plt>
  40e1d8:	b	40e224 <__fxstatat@plt+0xadb4>
  40e1dc:	bl	403380 <__errno_location@plt>
  40e1e0:	ldr	w1, [x0]
  40e1e4:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40e1e8:	add	x0, x0, #0x96e
  40e1ec:	str	w1, [sp, #20]
  40e1f0:	bl	4033f0 <gettext@plt>
  40e1f4:	ldur	x8, [x29, #-24]
  40e1f8:	str	x0, [sp, #8]
  40e1fc:	mov	x0, x8
  40e200:	bl	415060 <__fxstatat@plt+0x11bf0>
  40e204:	mov	w9, wzr
  40e208:	str	x0, [sp]
  40e20c:	mov	w0, w9
  40e210:	ldr	w1, [sp, #20]
  40e214:	ldr	x2, [sp, #8]
  40e218:	ldr	x3, [sp]
  40e21c:	bl	402c30 <error@plt>
  40e220:	b	40e224 <__fxstatat@plt+0xadb4>
  40e224:	ldur	w0, [x29, #-36]
  40e228:	ldp	x29, x30, [sp, #80]
  40e22c:	add	sp, sp, #0x60
  40e230:	ret
  40e234:	sub	sp, sp, #0x40
  40e238:	stp	x29, x30, [sp, #48]
  40e23c:	add	x29, sp, #0x30
  40e240:	stur	x0, [x29, #-8]
  40e244:	stur	w1, [x29, #-12]
  40e248:	stur	w2, [x29, #-16]
  40e24c:	ldur	x0, [x29, #-8]
  40e250:	ldur	w1, [x29, #-12]
  40e254:	ldur	w2, [x29, #-16]
  40e258:	bl	412f1c <__fxstatat@plt+0xfaac>
  40e25c:	stur	w0, [x29, #-20]
  40e260:	ldur	w8, [x29, #-20]
  40e264:	cbz	w8, 40e2ac <__fxstatat@plt+0xae3c>
  40e268:	bl	403380 <__errno_location@plt>
  40e26c:	ldr	w1, [x0]
  40e270:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40e274:	add	x0, x0, #0x812
  40e278:	str	w1, [sp, #24]
  40e27c:	bl	4033f0 <gettext@plt>
  40e280:	ldur	x8, [x29, #-8]
  40e284:	str	x0, [sp, #16]
  40e288:	mov	x0, x8
  40e28c:	bl	415060 <__fxstatat@plt+0x11bf0>
  40e290:	mov	w9, wzr
  40e294:	str	x0, [sp, #8]
  40e298:	mov	w0, w9
  40e29c:	ldr	w1, [sp, #24]
  40e2a0:	ldr	x2, [sp, #16]
  40e2a4:	ldr	x3, [sp, #8]
  40e2a8:	bl	402c30 <error@plt>
  40e2ac:	ldur	w0, [x29, #-20]
  40e2b0:	ldp	x29, x30, [sp, #48]
  40e2b4:	add	sp, sp, #0x40
  40e2b8:	ret
  40e2bc:	sub	sp, sp, #0x80
  40e2c0:	stp	x29, x30, [sp, #112]
  40e2c4:	add	x29, sp, #0x70
  40e2c8:	mov	x8, #0x400                 	// #1024
  40e2cc:	mov	x9, #0x2000                	// #8192
  40e2d0:	stur	x0, [x29, #-16]
  40e2d4:	stur	x1, [x29, #-24]
  40e2d8:	stur	x8, [x29, #-32]
  40e2dc:	stur	x9, [x29, #-40]
  40e2e0:	ldur	x8, [x29, #-32]
  40e2e4:	ldur	x9, [x29, #-40]
  40e2e8:	cmp	x8, x9
  40e2ec:	b.cs	40e300 <__fxstatat@plt+0xae90>  // b.hs, b.nlast
  40e2f0:	ldur	x8, [x29, #-32]
  40e2f4:	add	x8, x8, #0x1
  40e2f8:	str	x8, [sp, #16]
  40e2fc:	b	40e308 <__fxstatat@plt+0xae98>
  40e300:	ldur	x8, [x29, #-40]
  40e304:	str	x8, [sp, #16]
  40e308:	ldr	x8, [sp, #16]
  40e30c:	stur	x8, [x29, #-48]
  40e310:	ldur	x8, [x29, #-24]
  40e314:	ldur	x9, [x29, #-48]
  40e318:	cmp	x8, x9
  40e31c:	b.cs	40e330 <__fxstatat@plt+0xaec0>  // b.hs, b.nlast
  40e320:	ldur	x8, [x29, #-24]
  40e324:	add	x8, x8, #0x1
  40e328:	str	x8, [sp, #8]
  40e32c:	b	40e338 <__fxstatat@plt+0xaec8>
  40e330:	ldur	x8, [x29, #-48]
  40e334:	str	x8, [sp, #8]
  40e338:	ldr	x8, [sp, #8]
  40e33c:	str	x8, [sp, #56]
  40e340:	ldr	x0, [sp, #56]
  40e344:	bl	402e40 <malloc@plt>
  40e348:	str	x0, [sp, #32]
  40e34c:	ldr	x8, [sp, #32]
  40e350:	cbnz	x8, 40e360 <__fxstatat@plt+0xaef0>
  40e354:	mov	x8, xzr
  40e358:	stur	x8, [x29, #-8]
  40e35c:	b	40e464 <__fxstatat@plt+0xaff4>
  40e360:	ldur	x0, [x29, #-16]
  40e364:	ldr	x1, [sp, #32]
  40e368:	ldr	x2, [sp, #56]
  40e36c:	bl	402ca0 <readlink@plt>
  40e370:	str	x0, [sp, #48]
  40e374:	ldr	x8, [sp, #48]
  40e378:	str	x8, [sp, #40]
  40e37c:	ldr	x8, [sp, #48]
  40e380:	cmp	x8, #0x0
  40e384:	cset	w9, ge  // ge = tcont
  40e388:	tbnz	w9, #0, 40e3d0 <__fxstatat@plt+0xaf60>
  40e38c:	bl	403380 <__errno_location@plt>
  40e390:	ldr	w8, [x0]
  40e394:	cmp	w8, #0x22
  40e398:	b.eq	40e3d0 <__fxstatat@plt+0xaf60>  // b.none
  40e39c:	bl	403380 <__errno_location@plt>
  40e3a0:	ldr	w8, [x0]
  40e3a4:	str	w8, [sp, #28]
  40e3a8:	ldr	x0, [sp, #32]
  40e3ac:	bl	403140 <free@plt>
  40e3b0:	ldr	w8, [sp, #28]
  40e3b4:	str	w8, [sp, #4]
  40e3b8:	bl	403380 <__errno_location@plt>
  40e3bc:	ldr	w8, [sp, #4]
  40e3c0:	str	w8, [x0]
  40e3c4:	mov	x9, xzr
  40e3c8:	stur	x9, [x29, #-8]
  40e3cc:	b	40e464 <__fxstatat@plt+0xaff4>
  40e3d0:	ldr	x8, [sp, #40]
  40e3d4:	ldr	x9, [sp, #56]
  40e3d8:	cmp	x8, x9
  40e3dc:	b.cs	40e400 <__fxstatat@plt+0xaf90>  // b.hs, b.nlast
  40e3e0:	ldr	x8, [sp, #32]
  40e3e4:	ldr	x9, [sp, #40]
  40e3e8:	add	x8, x8, x9
  40e3ec:	mov	w10, #0x0                   	// #0
  40e3f0:	strb	w10, [x8]
  40e3f4:	ldr	x8, [sp, #32]
  40e3f8:	stur	x8, [x29, #-8]
  40e3fc:	b	40e464 <__fxstatat@plt+0xaff4>
  40e400:	ldr	x0, [sp, #32]
  40e404:	bl	403140 <free@plt>
  40e408:	ldr	x8, [sp, #56]
  40e40c:	mov	x9, #0x3fffffffffffffff    	// #4611686018427387903
  40e410:	cmp	x8, x9
  40e414:	b.hi	40e42c <__fxstatat@plt+0xafbc>  // b.pmore
  40e418:	ldr	x8, [sp, #56]
  40e41c:	mov	x9, #0x2                   	// #2
  40e420:	mul	x8, x8, x9
  40e424:	str	x8, [sp, #56]
  40e428:	b	40e460 <__fxstatat@plt+0xaff0>
  40e42c:	ldr	x8, [sp, #56]
  40e430:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40e434:	cmp	x8, x9
  40e438:	b.cs	40e448 <__fxstatat@plt+0xafd8>  // b.hs, b.nlast
  40e43c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40e440:	str	x8, [sp, #56]
  40e444:	b	40e460 <__fxstatat@plt+0xaff0>
  40e448:	bl	403380 <__errno_location@plt>
  40e44c:	mov	w8, #0xc                   	// #12
  40e450:	str	w8, [x0]
  40e454:	mov	x9, xzr
  40e458:	stur	x9, [x29, #-8]
  40e45c:	b	40e464 <__fxstatat@plt+0xaff4>
  40e460:	b	40e340 <__fxstatat@plt+0xaed0>
  40e464:	ldur	x0, [x29, #-8]
  40e468:	ldp	x29, x30, [sp, #112]
  40e46c:	add	sp, sp, #0x80
  40e470:	ret
  40e474:	sub	sp, sp, #0x30
  40e478:	stp	x29, x30, [sp, #32]
  40e47c:	add	x29, sp, #0x20
  40e480:	stur	x0, [x29, #-8]
  40e484:	ldur	x8, [x29, #-8]
  40e488:	cbnz	x8, 40e49c <__fxstatat@plt+0xb02c>
  40e48c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40e490:	add	x0, x0, #0xd70
  40e494:	bl	4033a0 <getenv@plt>
  40e498:	stur	x0, [x29, #-8]
  40e49c:	ldur	x8, [x29, #-8]
  40e4a0:	cbz	x8, 40e4d8 <__fxstatat@plt+0xb068>
  40e4a4:	ldur	x8, [x29, #-8]
  40e4a8:	ldrb	w9, [x8]
  40e4ac:	cbz	w9, 40e4d8 <__fxstatat@plt+0xb068>
  40e4b0:	ldur	x8, [x29, #-8]
  40e4b4:	ldur	x0, [x29, #-8]
  40e4b8:	str	x8, [sp, #16]
  40e4bc:	bl	40f538 <__fxstatat@plt+0xc0c8>
  40e4c0:	ldr	x8, [sp, #16]
  40e4c4:	cmp	x8, x0
  40e4c8:	b.ne	40e4d8 <__fxstatat@plt+0xb068>  // b.any
  40e4cc:	ldur	x8, [x29, #-8]
  40e4d0:	str	x8, [sp, #8]
  40e4d4:	b	40e4e4 <__fxstatat@plt+0xb074>
  40e4d8:	adrp	x8, 41f000 <__fxstatat@plt+0x1bb90>
  40e4dc:	add	x8, x8, #0xd88
  40e4e0:	str	x8, [sp, #8]
  40e4e4:	ldr	x8, [sp, #8]
  40e4e8:	adrp	x9, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  40e4ec:	add	x9, x9, #0x9a8
  40e4f0:	str	x8, [x9]
  40e4f4:	ldp	x29, x30, [sp, #32]
  40e4f8:	add	sp, sp, #0x30
  40e4fc:	ret
  40e500:	sub	sp, sp, #0xa0
  40e504:	stp	x29, x30, [sp, #144]
  40e508:	add	x29, sp, #0x90
  40e50c:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  40e510:	add	x8, x8, #0x9a8
  40e514:	mov	w9, #0x1                   	// #1
  40e518:	stur	w0, [x29, #-12]
  40e51c:	stur	x1, [x29, #-24]
  40e520:	stur	w2, [x29, #-28]
  40e524:	and	w9, w3, w9
  40e528:	sturb	w9, [x29, #-29]
  40e52c:	ldur	x0, [x29, #-24]
  40e530:	str	x8, [sp, #24]
  40e534:	bl	40f538 <__fxstatat@plt+0xc0c8>
  40e538:	ldur	x8, [x29, #-24]
  40e53c:	subs	x8, x0, x8
  40e540:	stur	x8, [x29, #-40]
  40e544:	ldur	x8, [x29, #-40]
  40e548:	ldur	x10, [x29, #-24]
  40e54c:	ldur	x11, [x29, #-40]
  40e550:	add	x0, x10, x11
  40e554:	str	x8, [sp, #16]
  40e558:	bl	402be0 <strlen@plt>
  40e55c:	ldr	x8, [sp, #16]
  40e560:	add	x10, x8, x0
  40e564:	stur	x10, [x29, #-48]
  40e568:	ldr	x10, [sp, #24]
  40e56c:	ldr	x11, [x10]
  40e570:	cbnz	x11, 40e580 <__fxstatat@plt+0xb110>
  40e574:	mov	x8, xzr
  40e578:	mov	x0, x8
  40e57c:	bl	40e474 <__fxstatat@plt+0xb004>
  40e580:	ldr	x8, [sp, #24]
  40e584:	ldr	x0, [x8]
  40e588:	bl	402be0 <strlen@plt>
  40e58c:	add	x8, x0, #0x1
  40e590:	stur	x8, [x29, #-56]
  40e594:	ldur	x8, [x29, #-56]
  40e598:	stur	x8, [x29, #-64]
  40e59c:	ldur	x8, [x29, #-64]
  40e5a0:	cmp	x8, #0x9
  40e5a4:	b.cs	40e5b0 <__fxstatat@plt+0xb140>  // b.hs, b.nlast
  40e5a8:	mov	x8, #0x9                   	// #9
  40e5ac:	stur	x8, [x29, #-64]
  40e5b0:	ldur	x8, [x29, #-48]
  40e5b4:	ldur	x9, [x29, #-64]
  40e5b8:	add	x8, x8, x9
  40e5bc:	add	x8, x8, #0x1
  40e5c0:	str	x8, [sp, #72]
  40e5c4:	ldr	x0, [sp, #72]
  40e5c8:	bl	402e40 <malloc@plt>
  40e5cc:	str	x0, [sp, #64]
  40e5d0:	ldr	x8, [sp, #64]
  40e5d4:	cbnz	x8, 40e5e4 <__fxstatat@plt+0xb174>
  40e5d8:	ldr	x8, [sp, #64]
  40e5dc:	stur	x8, [x29, #-8]
  40e5e0:	b	40e7cc <__fxstatat@plt+0xb35c>
  40e5e4:	mov	x8, xzr
  40e5e8:	str	x8, [sp, #56]
  40e5ec:	mov	w9, #0xffffffff            	// #-1
  40e5f0:	str	w9, [sp, #52]
  40e5f4:	str	xzr, [sp, #40]
  40e5f8:	ldr	x0, [sp, #64]
  40e5fc:	ldur	x1, [x29, #-24]
  40e600:	ldur	x8, [x29, #-48]
  40e604:	add	x2, x8, #0x1
  40e608:	bl	402bb0 <memcpy@plt>
  40e60c:	ldur	w9, [x29, #-28]
  40e610:	cmp	w9, #0x1
  40e614:	b.ne	40e638 <__fxstatat@plt+0xb1c8>  // b.any
  40e618:	ldr	x8, [sp, #64]
  40e61c:	ldur	x9, [x29, #-48]
  40e620:	add	x0, x8, x9
  40e624:	ldr	x8, [sp, #24]
  40e628:	ldr	x1, [x8]
  40e62c:	ldur	x2, [x29, #-56]
  40e630:	bl	402bb0 <memcpy@plt>
  40e634:	b	40e6f8 <__fxstatat@plt+0xb288>
  40e638:	ldur	w0, [x29, #-12]
  40e63c:	ldr	x2, [sp, #72]
  40e640:	ldur	x3, [x29, #-48]
  40e644:	ldur	x4, [x29, #-40]
  40e648:	add	x1, sp, #0x40
  40e64c:	add	x5, sp, #0x38
  40e650:	add	x6, sp, #0x34
  40e654:	bl	40e7dc <__fxstatat@plt+0xb36c>
  40e658:	subs	w8, w0, #0x0
  40e65c:	mov	w9, w8
  40e660:	ubfx	x9, x9, #0, #32
  40e664:	cmp	x9, #0x3
  40e668:	str	x9, [sp, #8]
  40e66c:	b.hi	40e6f8 <__fxstatat@plt+0xb288>  // b.pmore
  40e670:	adrp	x8, 41f000 <__fxstatat@plt+0x1bb90>
  40e674:	add	x8, x8, #0xd60
  40e678:	ldr	x11, [sp, #8]
  40e67c:	ldrsw	x10, [x8, x11, lsl #2]
  40e680:	add	x9, x8, x10
  40e684:	br	x9
  40e688:	b	40e6f8 <__fxstatat@plt+0xb288>
  40e68c:	ldur	w8, [x29, #-28]
  40e690:	cmp	w8, #0x2
  40e694:	b.ne	40e6bc <__fxstatat@plt+0xb24c>  // b.any
  40e698:	mov	w8, #0x1                   	// #1
  40e69c:	stur	w8, [x29, #-28]
  40e6a0:	ldr	x9, [sp, #64]
  40e6a4:	ldur	x10, [x29, #-48]
  40e6a8:	add	x0, x9, x10
  40e6ac:	ldr	x9, [sp, #24]
  40e6b0:	ldr	x1, [x9]
  40e6b4:	ldur	x2, [x29, #-56]
  40e6b8:	bl	402bb0 <memcpy@plt>
  40e6bc:	ldr	x0, [sp, #64]
  40e6c0:	ldur	x1, [x29, #-48]
  40e6c4:	ldr	w3, [sp, #52]
  40e6c8:	mov	w2, #0x7e                  	// #126
  40e6cc:	add	x4, sp, #0x28
  40e6d0:	bl	40ec28 <__fxstatat@plt+0xb7b8>
  40e6d4:	b	40e6f8 <__fxstatat@plt+0xb288>
  40e6d8:	ldr	x0, [sp, #64]
  40e6dc:	bl	403140 <free@plt>
  40e6e0:	bl	403380 <__errno_location@plt>
  40e6e4:	mov	w8, #0xc                   	// #12
  40e6e8:	str	w8, [x0]
  40e6ec:	mov	x9, xzr
  40e6f0:	stur	x9, [x29, #-8]
  40e6f4:	b	40e7cc <__fxstatat@plt+0xb35c>
  40e6f8:	ldurb	w8, [x29, #-29]
  40e6fc:	tbnz	w8, #0, 40e704 <__fxstatat@plt+0xb294>
  40e700:	b	40e7b4 <__fxstatat@plt+0xb344>
  40e704:	ldr	w8, [sp, #52]
  40e708:	cmp	w8, #0x0
  40e70c:	cset	w8, ge  // ge = tcont
  40e710:	tbnz	w8, #0, 40e720 <__fxstatat@plt+0xb2b0>
  40e714:	mov	w8, #0xffffff9c            	// #-100
  40e718:	str	w8, [sp, #52]
  40e71c:	stur	xzr, [x29, #-40]
  40e720:	ldur	w8, [x29, #-28]
  40e724:	mov	w9, #0x1                   	// #1
  40e728:	mov	w10, wzr
  40e72c:	cmp	w8, #0x1
  40e730:	csel	w8, w10, w9, eq  // eq = none
  40e734:	str	w8, [sp, #36]
  40e738:	ldur	x1, [x29, #-24]
  40e73c:	ldr	w2, [sp, #52]
  40e740:	ldr	x11, [sp, #64]
  40e744:	ldur	x12, [x29, #-40]
  40e748:	add	x3, x11, x12
  40e74c:	ldr	w4, [sp, #36]
  40e750:	mov	w0, #0xffffff9c            	// #-100
  40e754:	bl	415178 <__fxstatat@plt+0x11d08>
  40e758:	cbnz	w0, 40e760 <__fxstatat@plt+0xb2f0>
  40e75c:	b	40e7b4 <__fxstatat@plt+0xb344>
  40e760:	bl	403380 <__errno_location@plt>
  40e764:	ldr	w8, [x0]
  40e768:	str	w8, [sp, #32]
  40e76c:	ldr	w8, [sp, #32]
  40e770:	cmp	w8, #0x11
  40e774:	b.eq	40e7b0 <__fxstatat@plt+0xb340>  // b.none
  40e778:	ldr	x8, [sp, #56]
  40e77c:	cbz	x8, 40e788 <__fxstatat@plt+0xb318>
  40e780:	ldr	x0, [sp, #56]
  40e784:	bl	402fb0 <closedir@plt>
  40e788:	ldr	x0, [sp, #64]
  40e78c:	bl	403140 <free@plt>
  40e790:	ldr	w8, [sp, #32]
  40e794:	str	w8, [sp, #4]
  40e798:	bl	403380 <__errno_location@plt>
  40e79c:	ldr	w8, [sp, #4]
  40e7a0:	str	w8, [x0]
  40e7a4:	mov	x9, xzr
  40e7a8:	stur	x9, [x29, #-8]
  40e7ac:	b	40e7cc <__fxstatat@plt+0xb35c>
  40e7b0:	b	40e5f8 <__fxstatat@plt+0xb188>
  40e7b4:	ldr	x8, [sp, #56]
  40e7b8:	cbz	x8, 40e7c4 <__fxstatat@plt+0xb354>
  40e7bc:	ldr	x0, [sp, #56]
  40e7c0:	bl	402fb0 <closedir@plt>
  40e7c4:	ldr	x8, [sp, #64]
  40e7c8:	stur	x8, [x29, #-8]
  40e7cc:	ldur	x0, [x29, #-8]
  40e7d0:	ldp	x29, x30, [sp, #144]
  40e7d4:	add	sp, sp, #0xa0
  40e7d8:	ret
  40e7dc:	sub	sp, sp, #0xc0
  40e7e0:	stp	x29, x30, [sp, #176]
  40e7e4:	add	x29, sp, #0xb0
  40e7e8:	mov	w8, #0x2                   	// #2
  40e7ec:	mov	x9, #0x1                   	// #1
  40e7f0:	stur	w0, [x29, #-8]
  40e7f4:	stur	x1, [x29, #-16]
  40e7f8:	stur	x2, [x29, #-24]
  40e7fc:	stur	x3, [x29, #-32]
  40e800:	stur	x4, [x29, #-40]
  40e804:	stur	x5, [x29, #-48]
  40e808:	stur	x6, [x29, #-56]
  40e80c:	stur	w8, [x29, #-60]
  40e810:	ldur	x10, [x29, #-48]
  40e814:	ldr	x10, [x10]
  40e818:	stur	x10, [x29, #-72]
  40e81c:	ldur	x10, [x29, #-16]
  40e820:	ldr	x10, [x10]
  40e824:	str	x10, [sp, #88]
  40e828:	str	x9, [sp, #80]
  40e82c:	ldr	x9, [sp, #88]
  40e830:	ldur	x10, [x29, #-40]
  40e834:	add	x9, x9, x10
  40e838:	str	x9, [sp, #72]
  40e83c:	ldr	x0, [sp, #72]
  40e840:	bl	40f5d8 <__fxstatat@plt+0xc168>
  40e844:	str	x0, [sp, #64]
  40e848:	ldur	x9, [x29, #-72]
  40e84c:	cbz	x9, 40e85c <__fxstatat@plt+0xb3ec>
  40e850:	ldur	x0, [x29, #-72]
  40e854:	bl	4030d0 <rewinddir@plt>
  40e858:	b	40e8fc <__fxstatat@plt+0xb48c>
  40e85c:	ldr	x8, [sp, #72]
  40e860:	ldrh	w9, [x8]
  40e864:	strh	w9, [sp, #62]
  40e868:	ldr	x0, [sp, #72]
  40e86c:	adrp	x1, 41f000 <__fxstatat@plt+0x1bb90>
  40e870:	add	x1, x1, #0x843
  40e874:	bl	403240 <strcpy@plt>
  40e878:	ldur	w9, [x29, #-8]
  40e87c:	ldr	x1, [sp, #88]
  40e880:	ldur	x3, [x29, #-56]
  40e884:	mov	w0, w9
  40e888:	mov	w9, wzr
  40e88c:	mov	w2, w9
  40e890:	bl	412cc4 <__fxstatat@plt+0xf854>
  40e894:	stur	x0, [x29, #-72]
  40e898:	ldur	x8, [x29, #-72]
  40e89c:	cbnz	x8, 40e8b8 <__fxstatat@plt+0xb448>
  40e8a0:	bl	403380 <__errno_location@plt>
  40e8a4:	ldr	w8, [x0]
  40e8a8:	cmp	w8, #0xc
  40e8ac:	b.ne	40e8b8 <__fxstatat@plt+0xb448>  // b.any
  40e8b0:	mov	w8, #0x3                   	// #3
  40e8b4:	stur	w8, [x29, #-60]
  40e8b8:	ldr	x8, [sp, #72]
  40e8bc:	ldrh	w9, [sp, #62]
  40e8c0:	strh	w9, [x8]
  40e8c4:	ldr	x8, [sp, #72]
  40e8c8:	ldr	x10, [sp, #64]
  40e8cc:	add	x0, x8, x10
  40e8d0:	adrp	x1, 41f000 <__fxstatat@plt+0x1bb90>
  40e8d4:	add	x1, x1, #0xd85
  40e8d8:	bl	403240 <strcpy@plt>
  40e8dc:	ldur	x8, [x29, #-72]
  40e8e0:	cbnz	x8, 40e8f0 <__fxstatat@plt+0xb480>
  40e8e4:	ldur	w8, [x29, #-60]
  40e8e8:	stur	w8, [x29, #-4]
  40e8ec:	b	40ec18 <__fxstatat@plt+0xb7a8>
  40e8f0:	ldur	x8, [x29, #-72]
  40e8f4:	ldur	x9, [x29, #-48]
  40e8f8:	str	x8, [x9]
  40e8fc:	ldur	x0, [x29, #-72]
  40e900:	bl	402f50 <readdir@plt>
  40e904:	stur	x0, [x29, #-80]
  40e908:	cbz	x0, 40ec04 <__fxstatat@plt+0xb794>
  40e90c:	ldur	x8, [x29, #-80]
  40e910:	add	x0, x8, #0x13
  40e914:	bl	402be0 <strlen@plt>
  40e918:	ldr	x8, [sp, #64]
  40e91c:	add	x8, x8, #0x4
  40e920:	cmp	x0, x8
  40e924:	b.cs	40e92c <__fxstatat@plt+0xb4bc>  // b.hs, b.nlast
  40e928:	b	40e8fc <__fxstatat@plt+0xb48c>
  40e92c:	ldr	x8, [sp, #88]
  40e930:	ldur	x9, [x29, #-40]
  40e934:	add	x0, x8, x9
  40e938:	ldur	x8, [x29, #-80]
  40e93c:	add	x1, x8, #0x13
  40e940:	ldr	x8, [sp, #64]
  40e944:	add	x2, x8, #0x2
  40e948:	bl	403070 <memcmp@plt>
  40e94c:	cbz	w0, 40e954 <__fxstatat@plt+0xb4e4>
  40e950:	b	40e8fc <__fxstatat@plt+0xb48c>
  40e954:	ldur	x8, [x29, #-80]
  40e958:	add	x8, x8, #0x13
  40e95c:	ldr	x9, [sp, #64]
  40e960:	add	x8, x8, x9
  40e964:	add	x8, x8, #0x2
  40e968:	str	x8, [sp, #48]
  40e96c:	ldr	x8, [sp, #48]
  40e970:	ldrb	w10, [x8]
  40e974:	mov	w11, #0x31                  	// #49
  40e978:	cmp	w11, w10
  40e97c:	b.gt	40e990 <__fxstatat@plt+0xb520>
  40e980:	ldr	x8, [sp, #48]
  40e984:	ldrb	w9, [x8]
  40e988:	cmp	w9, #0x39
  40e98c:	b.le	40e994 <__fxstatat@plt+0xb524>
  40e990:	b	40e8fc <__fxstatat@plt+0xb48c>
  40e994:	ldr	x8, [sp, #48]
  40e998:	ldrb	w9, [x8]
  40e99c:	cmp	w9, #0x39
  40e9a0:	cset	w9, eq  // eq = none
  40e9a4:	and	w9, w9, #0x1
  40e9a8:	strb	w9, [sp, #39]
  40e9ac:	mov	x8, #0x1                   	// #1
  40e9b0:	str	x8, [sp, #24]
  40e9b4:	ldr	x8, [sp, #48]
  40e9b8:	ldr	x9, [sp, #24]
  40e9bc:	ldrb	w10, [x8, x9]
  40e9c0:	subs	w10, w10, #0x30
  40e9c4:	cmp	w10, #0x9
  40e9c8:	b.hi	40ea10 <__fxstatat@plt+0xb5a0>  // b.pmore
  40e9cc:	ldr	x8, [sp, #48]
  40e9d0:	ldr	x9, [sp, #24]
  40e9d4:	ldrb	w10, [x8, x9]
  40e9d8:	cmp	w10, #0x39
  40e9dc:	cset	w10, eq  // eq = none
  40e9e0:	mov	w11, #0x1                   	// #1
  40e9e4:	and	w10, w10, #0x1
  40e9e8:	ldrb	w12, [sp, #39]
  40e9ec:	and	w12, w12, #0x1
  40e9f0:	tst	w12, w10
  40e9f4:	cset	w10, ne  // ne = any
  40e9f8:	and	w10, w10, w11
  40e9fc:	strb	w10, [sp, #39]
  40ea00:	ldr	x8, [sp, #24]
  40ea04:	add	x8, x8, #0x1
  40ea08:	str	x8, [sp, #24]
  40ea0c:	b	40e9b4 <__fxstatat@plt+0xb544>
  40ea10:	ldr	x8, [sp, #48]
  40ea14:	ldr	x9, [sp, #24]
  40ea18:	ldrb	w10, [x8, x9]
  40ea1c:	cmp	w10, #0x7e
  40ea20:	b.ne	40ea84 <__fxstatat@plt+0xb614>  // b.any
  40ea24:	ldr	x8, [sp, #48]
  40ea28:	ldr	x9, [sp, #24]
  40ea2c:	add	x9, x9, #0x1
  40ea30:	add	x8, x8, x9
  40ea34:	ldrb	w10, [x8]
  40ea38:	cbnz	w10, 40ea84 <__fxstatat@plt+0xb614>
  40ea3c:	ldr	x8, [sp, #80]
  40ea40:	ldr	x9, [sp, #24]
  40ea44:	cmp	x8, x9
  40ea48:	b.cc	40ea88 <__fxstatat@plt+0xb618>  // b.lo, b.ul, b.last
  40ea4c:	ldr	x8, [sp, #80]
  40ea50:	ldr	x9, [sp, #24]
  40ea54:	cmp	x8, x9
  40ea58:	b.ne	40ea84 <__fxstatat@plt+0xb614>  // b.any
  40ea5c:	ldr	x8, [sp, #88]
  40ea60:	ldur	x9, [x29, #-32]
  40ea64:	add	x8, x8, x9
  40ea68:	add	x0, x8, #0x2
  40ea6c:	ldr	x1, [sp, #48]
  40ea70:	ldr	x2, [sp, #24]
  40ea74:	bl	403070 <memcmp@plt>
  40ea78:	cmp	w0, #0x0
  40ea7c:	cset	w10, le
  40ea80:	tbnz	w10, #0, 40ea88 <__fxstatat@plt+0xb618>
  40ea84:	b	40e8fc <__fxstatat@plt+0xb48c>
  40ea88:	ldrb	w8, [sp, #39]
  40ea8c:	mov	w0, w8
  40ea90:	and	x9, x0, #0x1
  40ea94:	ldr	x10, [sp, #24]
  40ea98:	add	x9, x9, x10
  40ea9c:	str	x9, [sp, #80]
  40eaa0:	ldrb	w8, [sp, #39]
  40eaa4:	mov	w11, #0x1                   	// #1
  40eaa8:	mov	w12, wzr
  40eaac:	tst	w8, #0x1
  40eab0:	csel	w8, w11, w12, ne  // ne = any
  40eab4:	stur	w8, [x29, #-60]
  40eab8:	ldur	x9, [x29, #-32]
  40eabc:	add	x9, x9, #0x2
  40eac0:	ldr	x10, [sp, #80]
  40eac4:	add	x9, x9, x10
  40eac8:	add	x9, x9, #0x2
  40eacc:	str	x9, [sp, #16]
  40ead0:	ldur	x9, [x29, #-24]
  40ead4:	ldr	x10, [sp, #16]
  40ead8:	cmp	x9, x10
  40eadc:	b.cs	40eb40 <__fxstatat@plt+0xb6d0>  // b.hs, b.nlast
  40eae0:	ldr	x8, [sp, #16]
  40eae4:	mov	x9, #0x3fffffffffffffff    	// #4611686018427387903
  40eae8:	cmp	x9, x8
  40eaec:	b.cc	40eb00 <__fxstatat@plt+0xb690>  // b.lo, b.ul, b.last
  40eaf0:	ldr	x8, [sp, #16]
  40eaf4:	mov	x9, #0x2                   	// #2
  40eaf8:	mul	x8, x8, x9
  40eafc:	str	x8, [sp, #16]
  40eb00:	ldr	x0, [sp, #88]
  40eb04:	ldr	x1, [sp, #16]
  40eb08:	bl	402f60 <realloc@plt>
  40eb0c:	str	x0, [sp, #8]
  40eb10:	ldr	x8, [sp, #8]
  40eb14:	cbnz	x8, 40eb30 <__fxstatat@plt+0xb6c0>
  40eb18:	ldr	x8, [sp, #88]
  40eb1c:	ldur	x9, [x29, #-16]
  40eb20:	str	x8, [x9]
  40eb24:	mov	w10, #0x3                   	// #3
  40eb28:	stur	w10, [x29, #-4]
  40eb2c:	b	40ec18 <__fxstatat@plt+0xb7a8>
  40eb30:	ldr	x8, [sp, #8]
  40eb34:	str	x8, [sp, #88]
  40eb38:	ldr	x8, [sp, #16]
  40eb3c:	stur	x8, [x29, #-24]
  40eb40:	ldr	x8, [sp, #88]
  40eb44:	ldur	x9, [x29, #-32]
  40eb48:	add	x8, x8, x9
  40eb4c:	str	x8, [sp, #40]
  40eb50:	ldr	x8, [sp, #40]
  40eb54:	add	x9, x8, #0x1
  40eb58:	str	x9, [sp, #40]
  40eb5c:	mov	w10, #0x2e                  	// #46
  40eb60:	strb	w10, [x8]
  40eb64:	ldr	x8, [sp, #40]
  40eb68:	add	x9, x8, #0x1
  40eb6c:	str	x9, [sp, #40]
  40eb70:	mov	w10, #0x7e                  	// #126
  40eb74:	strb	w10, [x8]
  40eb78:	ldr	x8, [sp, #40]
  40eb7c:	mov	w10, #0x30                  	// #48
  40eb80:	strb	w10, [x8]
  40eb84:	ldrb	w10, [sp, #39]
  40eb88:	and	w10, w10, #0x1
  40eb8c:	ldr	x8, [sp, #40]
  40eb90:	mov	w0, w10
  40eb94:	sxtw	x9, w0
  40eb98:	add	x8, x8, x9
  40eb9c:	str	x8, [sp, #40]
  40eba0:	ldr	x0, [sp, #40]
  40eba4:	ldr	x1, [sp, #48]
  40eba8:	ldr	x8, [sp, #24]
  40ebac:	add	x2, x8, #0x2
  40ebb0:	bl	402bb0 <memcpy@plt>
  40ebb4:	ldr	x8, [sp, #24]
  40ebb8:	ldr	x9, [sp, #40]
  40ebbc:	add	x8, x9, x8
  40ebc0:	str	x8, [sp, #40]
  40ebc4:	ldr	x8, [sp, #40]
  40ebc8:	mov	x9, #0xffffffffffffffff    	// #-1
  40ebcc:	add	x9, x8, x9
  40ebd0:	str	x9, [sp, #40]
  40ebd4:	ldurb	w10, [x8, #-1]
  40ebd8:	cmp	w10, #0x39
  40ebdc:	b.ne	40ebf0 <__fxstatat@plt+0xb780>  // b.any
  40ebe0:	ldr	x8, [sp, #40]
  40ebe4:	mov	w9, #0x30                  	// #48
  40ebe8:	strb	w9, [x8]
  40ebec:	b	40ebc4 <__fxstatat@plt+0xb754>
  40ebf0:	ldr	x8, [sp, #40]
  40ebf4:	ldrb	w9, [x8]
  40ebf8:	add	w9, w9, #0x1
  40ebfc:	strb	w9, [x8]
  40ec00:	b	40e8fc <__fxstatat@plt+0xb48c>
  40ec04:	ldr	x8, [sp, #88]
  40ec08:	ldur	x9, [x29, #-16]
  40ec0c:	str	x8, [x9]
  40ec10:	ldur	w10, [x29, #-60]
  40ec14:	stur	w10, [x29, #-4]
  40ec18:	ldur	w0, [x29, #-4]
  40ec1c:	ldp	x29, x30, [sp, #176]
  40ec20:	add	sp, sp, #0xc0
  40ec24:	ret
  40ec28:	sub	sp, sp, #0x70
  40ec2c:	stp	x29, x30, [sp, #96]
  40ec30:	add	x29, sp, #0x60
  40ec34:	mov	x8, #0xff                  	// #255
  40ec38:	mov	x9, #0xe                   	// #14
  40ec3c:	stur	x0, [x29, #-8]
  40ec40:	stur	x1, [x29, #-16]
  40ec44:	sturb	w2, [x29, #-17]
  40ec48:	stur	w3, [x29, #-24]
  40ec4c:	stur	x4, [x29, #-32]
  40ec50:	ldur	x0, [x29, #-8]
  40ec54:	str	x8, [sp, #16]
  40ec58:	str	x9, [sp, #8]
  40ec5c:	bl	40f538 <__fxstatat@plt+0xc0c8>
  40ec60:	stur	x0, [x29, #-40]
  40ec64:	ldur	x0, [x29, #-40]
  40ec68:	bl	40f5d8 <__fxstatat@plt+0xc168>
  40ec6c:	str	x0, [sp, #48]
  40ec70:	ldr	x8, [sp, #16]
  40ec74:	str	x8, [sp, #40]
  40ec78:	ldr	x9, [sp, #48]
  40ec7c:	ldr	x10, [sp, #8]
  40ec80:	cmp	x10, x9
  40ec84:	b.cs	40eda8 <__fxstatat@plt+0xb938>  // b.hs, b.nlast
  40ec88:	ldur	x8, [x29, #-32]
  40ec8c:	ldr	x8, [x8]
  40ec90:	cbnz	x8, 40ed9c <__fxstatat@plt+0xb92c>
  40ec94:	ldur	w8, [x29, #-24]
  40ec98:	cmp	w8, #0x0
  40ec9c:	cset	w8, ge  // ge = tcont
  40eca0:	tbnz	w8, #0, 40ed0c <__fxstatat@plt+0xb89c>
  40eca4:	ldur	x8, [x29, #-40]
  40eca8:	ldrh	w9, [x8]
  40ecac:	strh	w9, [sp, #30]
  40ecb0:	ldur	x0, [x29, #-40]
  40ecb4:	adrp	x1, 41f000 <__fxstatat@plt+0x1bb90>
  40ecb8:	add	x1, x1, #0x843
  40ecbc:	bl	403240 <strcpy@plt>
  40ecc0:	bl	403380 <__errno_location@plt>
  40ecc4:	str	wzr, [x0]
  40ecc8:	ldur	x0, [x29, #-8]
  40eccc:	mov	w1, #0x3                   	// #3
  40ecd0:	bl	402d40 <pathconf@plt>
  40ecd4:	str	x0, [sp, #32]
  40ecd8:	bl	403380 <__errno_location@plt>
  40ecdc:	ldr	w9, [x0]
  40ece0:	cmp	w9, #0x0
  40ece4:	cset	w9, ne  // ne = any
  40ece8:	eor	w9, w9, #0x1
  40ecec:	and	w9, w9, #0x1
  40ecf0:	ldr	x8, [sp, #32]
  40ecf4:	subs	x8, x8, w9, sxtw
  40ecf8:	str	x8, [sp, #32]
  40ecfc:	ldur	x8, [x29, #-40]
  40ed00:	ldrh	w9, [sp, #30]
  40ed04:	strh	w9, [x8]
  40ed08:	b	40ed48 <__fxstatat@plt+0xb8d8>
  40ed0c:	bl	403380 <__errno_location@plt>
  40ed10:	str	wzr, [x0]
  40ed14:	ldur	w0, [x29, #-24]
  40ed18:	mov	w1, #0x3                   	// #3
  40ed1c:	bl	403040 <fpathconf@plt>
  40ed20:	str	x0, [sp, #32]
  40ed24:	bl	403380 <__errno_location@plt>
  40ed28:	ldr	w8, [x0]
  40ed2c:	cmp	w8, #0x0
  40ed30:	cset	w8, ne  // ne = any
  40ed34:	eor	w8, w8, #0x1
  40ed38:	and	w8, w8, #0x1
  40ed3c:	ldr	x9, [sp, #32]
  40ed40:	subs	x9, x9, w8, sxtw
  40ed44:	str	x9, [sp, #32]
  40ed48:	ldr	x8, [sp, #32]
  40ed4c:	mov	x9, xzr
  40ed50:	cmp	x9, x8
  40ed54:	cset	w10, gt
  40ed58:	tbnz	w10, #0, 40ed78 <__fxstatat@plt+0xb908>
  40ed5c:	ldr	x8, [sp, #32]
  40ed60:	mov	x9, #0xffffffffffffffff    	// #-1
  40ed64:	cmp	x8, x9
  40ed68:	b.hi	40ed78 <__fxstatat@plt+0xb908>  // b.pmore
  40ed6c:	ldr	x8, [sp, #32]
  40ed70:	str	x8, [sp]
  40ed74:	b	40ed90 <__fxstatat@plt+0xb920>
  40ed78:	ldr	x8, [sp, #32]
  40ed7c:	mov	x9, #0xffffffffffffffff    	// #-1
  40ed80:	mov	x10, #0xe                   	// #14
  40ed84:	cmp	x8, x9
  40ed88:	csel	x8, x10, x9, lt  // lt = tstop
  40ed8c:	str	x8, [sp]
  40ed90:	ldr	x8, [sp]
  40ed94:	ldur	x9, [x29, #-32]
  40ed98:	str	x8, [x9]
  40ed9c:	ldur	x8, [x29, #-32]
  40eda0:	ldr	x8, [x8]
  40eda4:	str	x8, [sp, #40]
  40eda8:	ldr	x8, [sp, #40]
  40edac:	ldr	x9, [sp, #48]
  40edb0:	cmp	x8, x9
  40edb4:	b.cs	40ee18 <__fxstatat@plt+0xb9a8>  // b.hs, b.nlast
  40edb8:	ldur	x8, [x29, #-8]
  40edbc:	ldur	x9, [x29, #-16]
  40edc0:	add	x8, x8, x9
  40edc4:	ldur	x9, [x29, #-40]
  40edc8:	subs	x8, x8, x9
  40edcc:	str	x8, [sp, #48]
  40edd0:	ldr	x8, [sp, #40]
  40edd4:	ldr	x9, [sp, #48]
  40edd8:	cmp	x8, x9
  40eddc:	b.hi	40edec <__fxstatat@plt+0xb97c>  // b.pmore
  40ede0:	ldr	x8, [sp, #40]
  40ede4:	subs	x8, x8, #0x1
  40ede8:	str	x8, [sp, #48]
  40edec:	ldurb	w8, [x29, #-17]
  40edf0:	ldur	x9, [x29, #-40]
  40edf4:	ldr	x10, [sp, #48]
  40edf8:	add	x9, x9, x10
  40edfc:	strb	w8, [x9]
  40ee00:	ldur	x9, [x29, #-40]
  40ee04:	ldr	x10, [sp, #48]
  40ee08:	add	x10, x10, #0x1
  40ee0c:	add	x9, x9, x10
  40ee10:	mov	w8, #0x0                   	// #0
  40ee14:	strb	w8, [x9]
  40ee18:	ldp	x29, x30, [sp, #96]
  40ee1c:	add	sp, sp, #0x70
  40ee20:	ret
  40ee24:	sub	sp, sp, #0x30
  40ee28:	stp	x29, x30, [sp, #32]
  40ee2c:	add	x29, sp, #0x20
  40ee30:	stur	w0, [x29, #-4]
  40ee34:	str	x1, [sp, #16]
  40ee38:	str	w2, [sp, #12]
  40ee3c:	ldur	w0, [x29, #-4]
  40ee40:	ldr	x1, [sp, #16]
  40ee44:	ldr	w2, [sp, #12]
  40ee48:	mov	w8, #0x1                   	// #1
  40ee4c:	and	w3, w8, #0x1
  40ee50:	bl	40e500 <__fxstatat@plt+0xb090>
  40ee54:	ldp	x29, x30, [sp, #32]
  40ee58:	add	sp, sp, #0x30
  40ee5c:	ret
  40ee60:	sub	sp, sp, #0x30
  40ee64:	stp	x29, x30, [sp, #32]
  40ee68:	add	x29, sp, #0x20
  40ee6c:	stur	w0, [x29, #-4]
  40ee70:	str	x1, [sp, #16]
  40ee74:	str	w2, [sp, #12]
  40ee78:	ldur	w0, [x29, #-4]
  40ee7c:	ldr	x1, [sp, #16]
  40ee80:	ldr	w2, [sp, #12]
  40ee84:	mov	w8, wzr
  40ee88:	and	w3, w8, #0x1
  40ee8c:	bl	40e500 <__fxstatat@plt+0xb090>
  40ee90:	str	x0, [sp]
  40ee94:	ldr	x9, [sp]
  40ee98:	cbnz	x9, 40eea0 <__fxstatat@plt+0xba30>
  40ee9c:	bl	4192a4 <__fxstatat@plt+0x15e34>
  40eea0:	ldr	x0, [sp]
  40eea4:	ldp	x29, x30, [sp, #32]
  40eea8:	add	sp, sp, #0x30
  40eeac:	ret
  40eeb0:	sub	sp, sp, #0x30
  40eeb4:	stp	x29, x30, [sp, #32]
  40eeb8:	add	x29, sp, #0x20
  40eebc:	str	x0, [sp, #16]
  40eec0:	str	x1, [sp, #8]
  40eec4:	ldr	x8, [sp, #8]
  40eec8:	cbz	x8, 40eed8 <__fxstatat@plt+0xba68>
  40eecc:	ldr	x8, [sp, #8]
  40eed0:	ldrb	w9, [x8]
  40eed4:	cbnz	w9, 40eee4 <__fxstatat@plt+0xba74>
  40eed8:	mov	w8, #0x2                   	// #2
  40eedc:	stur	w8, [x29, #-4]
  40eee0:	b	40ef24 <__fxstatat@plt+0xbab4>
  40eee4:	ldr	x0, [sp, #16]
  40eee8:	ldr	x1, [sp, #8]
  40eeec:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  40eef0:	add	x8, x8, #0x518
  40eef4:	ldr	x5, [x8]
  40eef8:	adrp	x2, 41f000 <__fxstatat@plt+0x1bb90>
  40eefc:	add	x2, x2, #0xdb0
  40ef00:	adrp	x8, 41f000 <__fxstatat@plt+0x1bb90>
  40ef04:	add	x8, x8, #0xd90
  40ef08:	mov	x3, x8
  40ef0c:	mov	x4, #0x4                   	// #4
  40ef10:	str	x8, [sp]
  40ef14:	bl	41a950 <__fxstatat@plt+0x174e0>
  40ef18:	ldr	x8, [sp]
  40ef1c:	ldr	w9, [x8, x0, lsl #2]
  40ef20:	stur	w9, [x29, #-4]
  40ef24:	ldur	w0, [x29, #-4]
  40ef28:	ldp	x29, x30, [sp, #32]
  40ef2c:	add	sp, sp, #0x30
  40ef30:	ret
  40ef34:	sub	sp, sp, #0x30
  40ef38:	stp	x29, x30, [sp, #32]
  40ef3c:	add	x29, sp, #0x20
  40ef40:	str	x0, [sp, #16]
  40ef44:	str	x1, [sp, #8]
  40ef48:	ldr	x8, [sp, #8]
  40ef4c:	cbz	x8, 40ef70 <__fxstatat@plt+0xbb00>
  40ef50:	ldr	x8, [sp, #8]
  40ef54:	ldrb	w9, [x8]
  40ef58:	cbz	w9, 40ef70 <__fxstatat@plt+0xbb00>
  40ef5c:	ldr	x0, [sp, #16]
  40ef60:	ldr	x1, [sp, #8]
  40ef64:	bl	40eeb0 <__fxstatat@plt+0xba40>
  40ef68:	stur	w0, [x29, #-4]
  40ef6c:	b	40ef98 <__fxstatat@plt+0xbb28>
  40ef70:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40ef74:	add	x0, x0, #0xdf9
  40ef78:	bl	4033a0 <getenv@plt>
  40ef7c:	adrp	x8, 41f000 <__fxstatat@plt+0x1bb90>
  40ef80:	add	x8, x8, #0xdf8
  40ef84:	str	x0, [sp]
  40ef88:	mov	x0, x8
  40ef8c:	ldr	x1, [sp]
  40ef90:	bl	40eeb0 <__fxstatat@plt+0xba40>
  40ef94:	stur	w0, [x29, #-4]
  40ef98:	ldur	w0, [x29, #-4]
  40ef9c:	ldp	x29, x30, [sp, #32]
  40efa0:	add	sp, sp, #0x30
  40efa4:	ret
  40efa8:	sub	sp, sp, #0x60
  40efac:	str	x0, [sp, #80]
  40efb0:	str	x1, [sp, #72]
  40efb4:	str	x2, [sp, #64]
  40efb8:	ldr	x8, [sp, #80]
  40efbc:	cbnz	x8, 40efe8 <__fxstatat@plt+0xbb78>
  40efc0:	ldr	x8, [sp, #72]
  40efc4:	cbz	x8, 40efd4 <__fxstatat@plt+0xbb64>
  40efc8:	ldr	x8, [sp, #72]
  40efcc:	str	x8, [sp, #8]
  40efd0:	b	40efdc <__fxstatat@plt+0xbb6c>
  40efd4:	mov	x8, #0x2000                	// #8192
  40efd8:	str	x8, [sp, #8]
  40efdc:	ldr	x8, [sp, #8]
  40efe0:	str	x8, [sp, #56]
  40efe4:	b	40f08c <__fxstatat@plt+0xbc1c>
  40efe8:	ldr	x8, [sp, #72]
  40efec:	cbz	x8, 40f084 <__fxstatat@plt+0xbc14>
  40eff0:	ldr	x8, [sp, #80]
  40eff4:	str	x8, [sp, #40]
  40eff8:	ldr	x8, [sp, #72]
  40effc:	str	x8, [sp, #32]
  40f000:	ldr	x8, [sp, #40]
  40f004:	ldr	x9, [sp, #32]
  40f008:	udiv	x10, x8, x9
  40f00c:	mul	x9, x10, x9
  40f010:	subs	x8, x8, x9
  40f014:	str	x8, [sp, #16]
  40f018:	cbz	x8, 40f030 <__fxstatat@plt+0xbbc0>
  40f01c:	ldr	x8, [sp, #32]
  40f020:	str	x8, [sp, #40]
  40f024:	ldr	x8, [sp, #16]
  40f028:	str	x8, [sp, #32]
  40f02c:	b	40f000 <__fxstatat@plt+0xbb90>
  40f030:	ldr	x8, [sp, #80]
  40f034:	ldr	x9, [sp, #32]
  40f038:	udiv	x8, x8, x9
  40f03c:	str	x8, [sp, #24]
  40f040:	ldr	x8, [sp, #24]
  40f044:	ldr	x9, [sp, #72]
  40f048:	mul	x8, x8, x9
  40f04c:	str	x8, [sp, #48]
  40f050:	ldr	x8, [sp, #48]
  40f054:	ldr	x9, [sp, #64]
  40f058:	cmp	x8, x9
  40f05c:	b.hi	40f084 <__fxstatat@plt+0xbc14>  // b.pmore
  40f060:	ldr	x8, [sp, #48]
  40f064:	ldr	x9, [sp, #72]
  40f068:	udiv	x8, x8, x9
  40f06c:	ldr	x9, [sp, #24]
  40f070:	cmp	x8, x9
  40f074:	b.ne	40f084 <__fxstatat@plt+0xbc14>  // b.any
  40f078:	ldr	x8, [sp, #48]
  40f07c:	str	x8, [sp, #88]
  40f080:	b	40f0b8 <__fxstatat@plt+0xbc48>
  40f084:	ldr	x8, [sp, #80]
  40f088:	str	x8, [sp, #56]
  40f08c:	ldr	x8, [sp, #56]
  40f090:	ldr	x9, [sp, #64]
  40f094:	cmp	x8, x9
  40f098:	b.hi	40f0a8 <__fxstatat@plt+0xbc38>  // b.pmore
  40f09c:	ldr	x8, [sp, #56]
  40f0a0:	str	x8, [sp]
  40f0a4:	b	40f0b0 <__fxstatat@plt+0xbc40>
  40f0a8:	ldr	x8, [sp, #64]
  40f0ac:	str	x8, [sp]
  40f0b0:	ldr	x8, [sp]
  40f0b4:	str	x8, [sp, #88]
  40f0b8:	ldr	x0, [sp, #88]
  40f0bc:	add	sp, sp, #0x60
  40f0c0:	ret
  40f0c4:	sub	sp, sp, #0x10
  40f0c8:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  40f0cc:	add	x8, x8, #0x9b0
  40f0d0:	str	x0, [sp, #8]
  40f0d4:	ldr	x9, [sp, #8]
  40f0d8:	str	x9, [x8]
  40f0dc:	add	sp, sp, #0x10
  40f0e0:	ret
  40f0e4:	sub	sp, sp, #0x40
  40f0e8:	stp	x29, x30, [sp, #48]
  40f0ec:	add	x29, sp, #0x30
  40f0f0:	mov	w8, #0x0                   	// #0
  40f0f4:	adrp	x9, 432000 <__fxstatat@plt+0x2eb90>
  40f0f8:	add	x9, x9, #0x548
  40f0fc:	sturb	w8, [x29, #-1]
  40f100:	ldr	x0, [x9]
  40f104:	str	x9, [sp, #24]
  40f108:	bl	419d6c <__fxstatat@plt+0x168fc>
  40f10c:	cmp	x0, #0x0
  40f110:	cset	w8, ls  // ls = plast
  40f114:	tbnz	w8, #0, 40f14c <__fxstatat@plt+0xbcdc>
  40f118:	ldr	x8, [sp, #24]
  40f11c:	ldr	x0, [x8]
  40f120:	mov	x9, xzr
  40f124:	mov	x1, x9
  40f128:	mov	w2, #0x1                   	// #1
  40f12c:	bl	419dfc <__fxstatat@plt+0x1698c>
  40f130:	cbnz	w0, 40f14c <__fxstatat@plt+0xbcdc>
  40f134:	ldr	x8, [sp, #24]
  40f138:	ldr	x0, [x8]
  40f13c:	bl	419cd4 <__fxstatat@plt+0x16864>
  40f140:	cbz	w0, 40f14c <__fxstatat@plt+0xbcdc>
  40f144:	mov	w8, #0x1                   	// #1
  40f148:	sturb	w8, [x29, #-1]
  40f14c:	ldr	x8, [sp, #24]
  40f150:	ldr	x0, [x8]
  40f154:	bl	41ada8 <__fxstatat@plt+0x17938>
  40f158:	cbz	w0, 40f164 <__fxstatat@plt+0xbcf4>
  40f15c:	mov	w8, #0x1                   	// #1
  40f160:	sturb	w8, [x29, #-1]
  40f164:	ldurb	w8, [x29, #-1]
  40f168:	tbnz	w8, #0, 40f170 <__fxstatat@plt+0xbd00>
  40f16c:	b	40f1f4 <__fxstatat@plt+0xbd84>
  40f170:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40f174:	add	x0, x0, #0xe35
  40f178:	bl	4033f0 <gettext@plt>
  40f17c:	stur	x0, [x29, #-16]
  40f180:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  40f184:	add	x8, x8, #0x9b0
  40f188:	ldr	x8, [x8]
  40f18c:	cbz	x8, 40f1d4 <__fxstatat@plt+0xbd64>
  40f190:	bl	403380 <__errno_location@plt>
  40f194:	ldr	w1, [x0]
  40f198:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  40f19c:	add	x8, x8, #0x9b0
  40f1a0:	ldr	x0, [x8]
  40f1a4:	str	w1, [sp, #20]
  40f1a8:	bl	414da4 <__fxstatat@plt+0x11934>
  40f1ac:	ldur	x4, [x29, #-16]
  40f1b0:	mov	w9, wzr
  40f1b4:	str	x0, [sp, #8]
  40f1b8:	mov	w0, w9
  40f1bc:	ldr	w1, [sp, #20]
  40f1c0:	adrp	x2, 41f000 <__fxstatat@plt+0x1bb90>
  40f1c4:	add	x2, x2, #0xe48
  40f1c8:	ldr	x3, [sp, #8]
  40f1cc:	bl	402c30 <error@plt>
  40f1d0:	b	40f1f4 <__fxstatat@plt+0xbd84>
  40f1d4:	bl	403380 <__errno_location@plt>
  40f1d8:	ldr	w1, [x0]
  40f1dc:	ldur	x3, [x29, #-16]
  40f1e0:	mov	w8, wzr
  40f1e4:	mov	w0, w8
  40f1e8:	adrp	x2, 41f000 <__fxstatat@plt+0x1bb90>
  40f1ec:	add	x2, x2, #0x792
  40f1f0:	bl	402c30 <error@plt>
  40f1f4:	bl	40f26c <__fxstatat@plt+0xbdfc>
  40f1f8:	ldurb	w8, [x29, #-1]
  40f1fc:	tbnz	w8, #0, 40f204 <__fxstatat@plt+0xbd94>
  40f200:	b	40f214 <__fxstatat@plt+0xbda4>
  40f204:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  40f208:	add	x8, x8, #0x4b8
  40f20c:	ldr	w0, [x8]
  40f210:	bl	402bc0 <_exit@plt>
  40f214:	ldp	x29, x30, [sp, #48]
  40f218:	add	sp, sp, #0x40
  40f21c:	ret
  40f220:	sub	sp, sp, #0x10
  40f224:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  40f228:	add	x8, x8, #0x9b8
  40f22c:	str	x0, [sp, #8]
  40f230:	ldr	x9, [sp, #8]
  40f234:	str	x9, [x8]
  40f238:	add	sp, sp, #0x10
  40f23c:	ret
  40f240:	sub	sp, sp, #0x10
  40f244:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  40f248:	add	x8, x8, #0x9c0
  40f24c:	mov	w9, #0x1                   	// #1
  40f250:	and	w9, w0, w9
  40f254:	strb	w9, [sp, #15]
  40f258:	ldrb	w9, [sp, #15]
  40f25c:	and	w9, w9, #0x1
  40f260:	strb	w9, [x8]
  40f264:	add	sp, sp, #0x10
  40f268:	ret
  40f26c:	sub	sp, sp, #0x30
  40f270:	stp	x29, x30, [sp, #32]
  40f274:	add	x29, sp, #0x20
  40f278:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  40f27c:	add	x8, x8, #0x540
  40f280:	ldr	x0, [x8]
  40f284:	bl	41ada8 <__fxstatat@plt+0x17938>
  40f288:	cbz	w0, 40f344 <__fxstatat@plt+0xbed4>
  40f28c:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  40f290:	add	x8, x8, #0x9c0
  40f294:	ldrb	w9, [x8]
  40f298:	tbnz	w9, #0, 40f2a0 <__fxstatat@plt+0xbe30>
  40f29c:	b	40f2b0 <__fxstatat@plt+0xbe40>
  40f2a0:	bl	403380 <__errno_location@plt>
  40f2a4:	ldr	w8, [x0]
  40f2a8:	cmp	w8, #0x20
  40f2ac:	b.eq	40f344 <__fxstatat@plt+0xbed4>  // b.none
  40f2b0:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  40f2b4:	add	x0, x0, #0xe4f
  40f2b8:	bl	4033f0 <gettext@plt>
  40f2bc:	stur	x0, [x29, #-8]
  40f2c0:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  40f2c4:	add	x8, x8, #0x9b8
  40f2c8:	ldr	x8, [x8]
  40f2cc:	cbz	x8, 40f314 <__fxstatat@plt+0xbea4>
  40f2d0:	bl	403380 <__errno_location@plt>
  40f2d4:	ldr	w1, [x0]
  40f2d8:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  40f2dc:	add	x8, x8, #0x9b8
  40f2e0:	ldr	x0, [x8]
  40f2e4:	stur	w1, [x29, #-12]
  40f2e8:	bl	414da4 <__fxstatat@plt+0x11934>
  40f2ec:	ldur	x4, [x29, #-8]
  40f2f0:	mov	w9, wzr
  40f2f4:	str	x0, [sp, #8]
  40f2f8:	mov	w0, w9
  40f2fc:	ldur	w1, [x29, #-12]
  40f300:	adrp	x2, 41f000 <__fxstatat@plt+0x1bb90>
  40f304:	add	x2, x2, #0xe48
  40f308:	ldr	x3, [sp, #8]
  40f30c:	bl	402c30 <error@plt>
  40f310:	b	40f334 <__fxstatat@plt+0xbec4>
  40f314:	bl	403380 <__errno_location@plt>
  40f318:	ldr	w1, [x0]
  40f31c:	ldur	x3, [x29, #-8]
  40f320:	mov	w8, wzr
  40f324:	mov	w0, w8
  40f328:	adrp	x2, 41f000 <__fxstatat@plt+0x1bb90>
  40f32c:	add	x2, x2, #0x792
  40f330:	bl	402c30 <error@plt>
  40f334:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  40f338:	add	x8, x8, #0x4b8
  40f33c:	ldr	w0, [x8]
  40f340:	bl	402bc0 <_exit@plt>
  40f344:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  40f348:	add	x8, x8, #0x528
  40f34c:	ldr	x0, [x8]
  40f350:	bl	41ada8 <__fxstatat@plt+0x17938>
  40f354:	cbz	w0, 40f368 <__fxstatat@plt+0xbef8>
  40f358:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  40f35c:	add	x8, x8, #0x4b8
  40f360:	ldr	w0, [x8]
  40f364:	bl	402bc0 <_exit@plt>
  40f368:	ldp	x29, x30, [sp, #32]
  40f36c:	add	sp, sp, #0x30
  40f370:	ret
  40f374:	sub	sp, sp, #0x20
  40f378:	stp	x29, x30, [sp, #16]
  40f37c:	add	x29, sp, #0x10
  40f380:	str	x0, [sp, #8]
  40f384:	ldr	x0, [sp, #8]
  40f388:	bl	40f460 <__fxstatat@plt+0xbff0>
  40f38c:	str	x0, [sp]
  40f390:	ldr	x8, [sp]
  40f394:	cbnz	x8, 40f39c <__fxstatat@plt+0xbf2c>
  40f398:	bl	4192a4 <__fxstatat@plt+0x15e34>
  40f39c:	ldr	x0, [sp]
  40f3a0:	ldp	x29, x30, [sp, #16]
  40f3a4:	add	sp, sp, #0x20
  40f3a8:	ret
  40f3ac:	sub	sp, sp, #0x30
  40f3b0:	stp	x29, x30, [sp, #32]
  40f3b4:	add	x29, sp, #0x20
  40f3b8:	stur	x0, [x29, #-8]
  40f3bc:	str	xzr, [sp, #16]
  40f3c0:	ldr	x8, [sp, #16]
  40f3c4:	cbz	x8, 40f3d4 <__fxstatat@plt+0xbf64>
  40f3c8:	mov	w8, wzr
  40f3cc:	str	w8, [sp, #4]
  40f3d0:	b	40f3f0 <__fxstatat@plt+0xbf80>
  40f3d4:	ldur	x8, [x29, #-8]
  40f3d8:	ldrb	w9, [x8]
  40f3dc:	mov	w10, wzr
  40f3e0:	mov	w11, #0x1                   	// #1
  40f3e4:	cmp	w9, #0x2f
  40f3e8:	csel	w9, w11, w10, eq  // eq = none
  40f3ec:	str	w9, [sp, #4]
  40f3f0:	ldr	w8, [sp, #4]
  40f3f4:	ldr	x9, [sp, #16]
  40f3f8:	add	x9, x9, w8, sxtw
  40f3fc:	str	x9, [sp, #16]
  40f400:	ldur	x0, [x29, #-8]
  40f404:	bl	40f538 <__fxstatat@plt+0xc0c8>
  40f408:	ldur	x9, [x29, #-8]
  40f40c:	subs	x9, x0, x9
  40f410:	str	x9, [sp, #8]
  40f414:	ldr	x8, [sp, #16]
  40f418:	ldr	x9, [sp, #8]
  40f41c:	cmp	x8, x9
  40f420:	b.cs	40f450 <__fxstatat@plt+0xbfe0>  // b.hs, b.nlast
  40f424:	ldur	x8, [x29, #-8]
  40f428:	ldr	x9, [sp, #8]
  40f42c:	subs	x9, x9, #0x1
  40f430:	ldrb	w10, [x8, x9]
  40f434:	cmp	w10, #0x2f
  40f438:	b.eq	40f440 <__fxstatat@plt+0xbfd0>  // b.none
  40f43c:	b	40f450 <__fxstatat@plt+0xbfe0>
  40f440:	ldr	x8, [sp, #8]
  40f444:	subs	x8, x8, #0x1
  40f448:	str	x8, [sp, #8]
  40f44c:	b	40f414 <__fxstatat@plt+0xbfa4>
  40f450:	ldr	x0, [sp, #8]
  40f454:	ldp	x29, x30, [sp, #32]
  40f458:	add	sp, sp, #0x30
  40f45c:	ret
  40f460:	sub	sp, sp, #0x40
  40f464:	stp	x29, x30, [sp, #48]
  40f468:	add	x29, sp, #0x30
  40f46c:	stur	x0, [x29, #-16]
  40f470:	ldur	x0, [x29, #-16]
  40f474:	bl	40f3ac <__fxstatat@plt+0xbf3c>
  40f478:	str	x0, [sp, #24]
  40f47c:	ldr	x8, [sp, #24]
  40f480:	mov	w9, #0x1                   	// #1
  40f484:	str	w9, [sp, #4]
  40f488:	cbz	x8, 40f494 <__fxstatat@plt+0xc024>
  40f48c:	mov	w8, #0x0                   	// #0
  40f490:	str	w8, [sp, #4]
  40f494:	ldr	w8, [sp, #4]
  40f498:	and	w8, w8, #0x1
  40f49c:	strb	w8, [sp, #23]
  40f4a0:	ldr	x9, [sp, #24]
  40f4a4:	ldrb	w8, [sp, #23]
  40f4a8:	mov	w0, w8
  40f4ac:	and	x10, x0, #0x1
  40f4b0:	add	x9, x9, x10
  40f4b4:	add	x0, x9, #0x1
  40f4b8:	bl	402e40 <malloc@plt>
  40f4bc:	str	x0, [sp, #8]
  40f4c0:	ldr	x9, [sp, #8]
  40f4c4:	cbnz	x9, 40f4d4 <__fxstatat@plt+0xc064>
  40f4c8:	mov	x8, xzr
  40f4cc:	stur	x8, [x29, #-8]
  40f4d0:	b	40f528 <__fxstatat@plt+0xc0b8>
  40f4d4:	ldr	x0, [sp, #8]
  40f4d8:	ldur	x1, [x29, #-16]
  40f4dc:	ldr	x2, [sp, #24]
  40f4e0:	bl	402bb0 <memcpy@plt>
  40f4e4:	ldrb	w8, [sp, #23]
  40f4e8:	tbnz	w8, #0, 40f4f0 <__fxstatat@plt+0xc080>
  40f4ec:	b	40f50c <__fxstatat@plt+0xc09c>
  40f4f0:	ldr	x8, [sp, #8]
  40f4f4:	ldr	x9, [sp, #24]
  40f4f8:	add	x10, x9, #0x1
  40f4fc:	str	x10, [sp, #24]
  40f500:	add	x8, x8, x9
  40f504:	mov	w11, #0x2e                  	// #46
  40f508:	strb	w11, [x8]
  40f50c:	ldr	x8, [sp, #8]
  40f510:	ldr	x9, [sp, #24]
  40f514:	add	x8, x8, x9
  40f518:	mov	w10, #0x0                   	// #0
  40f51c:	strb	w10, [x8]
  40f520:	ldr	x8, [sp, #8]
  40f524:	stur	x8, [x29, #-8]
  40f528:	ldur	x0, [x29, #-8]
  40f52c:	ldp	x29, x30, [sp, #48]
  40f530:	add	sp, sp, #0x40
  40f534:	ret
  40f538:	sub	sp, sp, #0x20
  40f53c:	mov	w8, #0x0                   	// #0
  40f540:	str	x0, [sp, #24]
  40f544:	ldr	x9, [sp, #24]
  40f548:	str	x9, [sp, #16]
  40f54c:	strb	w8, [sp, #7]
  40f550:	ldr	x8, [sp, #16]
  40f554:	ldrb	w9, [x8]
  40f558:	cmp	w9, #0x2f
  40f55c:	b.ne	40f570 <__fxstatat@plt+0xc100>  // b.any
  40f560:	ldr	x8, [sp, #16]
  40f564:	add	x8, x8, #0x1
  40f568:	str	x8, [sp, #16]
  40f56c:	b	40f550 <__fxstatat@plt+0xc0e0>
  40f570:	ldr	x8, [sp, #16]
  40f574:	str	x8, [sp, #8]
  40f578:	ldr	x8, [sp, #8]
  40f57c:	ldrb	w9, [x8]
  40f580:	cbz	w9, 40f5cc <__fxstatat@plt+0xc15c>
  40f584:	ldr	x8, [sp, #8]
  40f588:	ldrb	w9, [x8]
  40f58c:	cmp	w9, #0x2f
  40f590:	b.ne	40f5a0 <__fxstatat@plt+0xc130>  // b.any
  40f594:	mov	w8, #0x1                   	// #1
  40f598:	strb	w8, [sp, #7]
  40f59c:	b	40f5bc <__fxstatat@plt+0xc14c>
  40f5a0:	ldrb	w8, [sp, #7]
  40f5a4:	tbnz	w8, #0, 40f5ac <__fxstatat@plt+0xc13c>
  40f5a8:	b	40f5bc <__fxstatat@plt+0xc14c>
  40f5ac:	ldr	x8, [sp, #8]
  40f5b0:	str	x8, [sp, #16]
  40f5b4:	mov	w9, #0x0                   	// #0
  40f5b8:	strb	w9, [sp, #7]
  40f5bc:	ldr	x8, [sp, #8]
  40f5c0:	add	x8, x8, #0x1
  40f5c4:	str	x8, [sp, #8]
  40f5c8:	b	40f578 <__fxstatat@plt+0xc108>
  40f5cc:	ldr	x0, [sp, #16]
  40f5d0:	add	sp, sp, #0x20
  40f5d4:	ret
  40f5d8:	sub	sp, sp, #0x30
  40f5dc:	stp	x29, x30, [sp, #32]
  40f5e0:	add	x29, sp, #0x20
  40f5e4:	stur	x0, [x29, #-8]
  40f5e8:	str	xzr, [sp, #8]
  40f5ec:	ldur	x0, [x29, #-8]
  40f5f0:	bl	402be0 <strlen@plt>
  40f5f4:	str	x0, [sp, #16]
  40f5f8:	ldr	x8, [sp, #16]
  40f5fc:	mov	x9, #0x1                   	// #1
  40f600:	mov	w10, #0x0                   	// #0
  40f604:	cmp	x9, x8
  40f608:	str	w10, [sp, #4]
  40f60c:	b.cs	40f62c <__fxstatat@plt+0xc1bc>  // b.hs, b.nlast
  40f610:	ldur	x8, [x29, #-8]
  40f614:	ldr	x9, [sp, #16]
  40f618:	subs	x9, x9, #0x1
  40f61c:	ldrb	w10, [x8, x9]
  40f620:	cmp	w10, #0x2f
  40f624:	cset	w10, eq  // eq = none
  40f628:	str	w10, [sp, #4]
  40f62c:	ldr	w8, [sp, #4]
  40f630:	tbnz	w8, #0, 40f638 <__fxstatat@plt+0xc1c8>
  40f634:	b	40f648 <__fxstatat@plt+0xc1d8>
  40f638:	ldr	x8, [sp, #16]
  40f63c:	subs	x8, x8, #0x1
  40f640:	str	x8, [sp, #16]
  40f644:	b	40f5f8 <__fxstatat@plt+0xc188>
  40f648:	ldr	x0, [sp, #16]
  40f64c:	ldp	x29, x30, [sp, #32]
  40f650:	add	sp, sp, #0x30
  40f654:	ret
  40f658:	sub	sp, sp, #0x30
  40f65c:	stp	x29, x30, [sp, #32]
  40f660:	add	x29, sp, #0x20
  40f664:	stur	w0, [x29, #-4]
  40f668:	str	x1, [sp, #16]
  40f66c:	str	x2, [sp, #8]
  40f670:	str	w3, [sp, #4]
  40f674:	ldur	w0, [x29, #-4]
  40f678:	ldr	x1, [sp, #16]
  40f67c:	ldr	x2, [sp, #8]
  40f680:	ldr	w3, [sp, #4]
  40f684:	bl	403020 <posix_fadvise@plt>
  40f688:	str	w0, [sp]
  40f68c:	ldp	x29, x30, [sp, #32]
  40f690:	add	sp, sp, #0x30
  40f694:	ret
  40f698:	sub	sp, sp, #0x20
  40f69c:	stp	x29, x30, [sp, #16]
  40f6a0:	add	x29, sp, #0x10
  40f6a4:	str	x0, [sp, #8]
  40f6a8:	str	w1, [sp, #4]
  40f6ac:	ldr	x8, [sp, #8]
  40f6b0:	cbz	x8, 40f6d0 <__fxstatat@plt+0xc260>
  40f6b4:	ldr	x0, [sp, #8]
  40f6b8:	bl	402dc0 <fileno@plt>
  40f6bc:	ldr	w3, [sp, #4]
  40f6c0:	mov	x8, xzr
  40f6c4:	mov	x1, x8
  40f6c8:	mov	x2, x8
  40f6cc:	bl	40f658 <__fxstatat@plt+0xc1e8>
  40f6d0:	ldp	x29, x30, [sp, #16]
  40f6d4:	add	sp, sp, #0x20
  40f6d8:	ret
  40f6dc:	sub	sp, sp, #0x120
  40f6e0:	stp	x29, x30, [sp, #256]
  40f6e4:	str	x28, [sp, #272]
  40f6e8:	add	x29, sp, #0x100
  40f6ec:	str	q7, [sp, #144]
  40f6f0:	str	q6, [sp, #128]
  40f6f4:	str	q5, [sp, #112]
  40f6f8:	str	q4, [sp, #96]
  40f6fc:	str	q3, [sp, #80]
  40f700:	str	q2, [sp, #64]
  40f704:	str	q1, [sp, #48]
  40f708:	str	q0, [sp, #32]
  40f70c:	stur	x7, [x29, #-56]
  40f710:	stur	x6, [x29, #-64]
  40f714:	stur	x5, [x29, #-72]
  40f718:	stur	x4, [x29, #-80]
  40f71c:	stur	x3, [x29, #-88]
  40f720:	stur	x2, [x29, #-96]
  40f724:	stur	x0, [x29, #-8]
  40f728:	stur	w1, [x29, #-12]
  40f72c:	mov	w8, wzr
  40f730:	stur	w8, [x29, #-16]
  40f734:	ldurb	w8, [x29, #-12]
  40f738:	tbz	w8, #6, 40f7e4 <__fxstatat@plt+0xc374>
  40f73c:	b	40f740 <__fxstatat@plt+0xc2d0>
  40f740:	mov	w8, #0xffffff80            	// #-128
  40f744:	stur	w8, [x29, #-20]
  40f748:	mov	w8, #0xffffffd0            	// #-48
  40f74c:	stur	w8, [x29, #-24]
  40f750:	add	x9, x29, #0x20
  40f754:	stur	x9, [x29, #-48]
  40f758:	add	x9, sp, #0x20
  40f75c:	add	x9, x9, #0x80
  40f760:	stur	x9, [x29, #-32]
  40f764:	sub	x9, x29, #0x60
  40f768:	add	x9, x9, #0x30
  40f76c:	stur	x9, [x29, #-40]
  40f770:	sub	x9, x29, #0x30
  40f774:	add	x9, x9, #0x18
  40f778:	ldur	w8, [x29, #-24]
  40f77c:	mov	w10, w8
  40f780:	str	x9, [sp, #24]
  40f784:	str	w10, [sp, #20]
  40f788:	tbz	w8, #31, 40f7c0 <__fxstatat@plt+0xc350>
  40f78c:	b	40f790 <__fxstatat@plt+0xc320>
  40f790:	ldr	w8, [sp, #20]
  40f794:	add	w9, w8, #0x8
  40f798:	ldr	x10, [sp, #24]
  40f79c:	str	w9, [x10]
  40f7a0:	subs	w9, w9, #0x0
  40f7a4:	b.gt	40f7c0 <__fxstatat@plt+0xc350>
  40f7a8:	b	40f7ac <__fxstatat@plt+0xc33c>
  40f7ac:	ldur	x8, [x29, #-40]
  40f7b0:	ldr	w9, [sp, #20]
  40f7b4:	add	x8, x8, w9, sxtw
  40f7b8:	str	x8, [sp, #8]
  40f7bc:	b	40f7d4 <__fxstatat@plt+0xc364>
  40f7c0:	ldur	x8, [x29, #-48]
  40f7c4:	add	x9, x8, #0x8
  40f7c8:	stur	x9, [x29, #-48]
  40f7cc:	str	x8, [sp, #8]
  40f7d0:	b	40f7d4 <__fxstatat@plt+0xc364>
  40f7d4:	ldr	x8, [sp, #8]
  40f7d8:	ldr	w9, [x8]
  40f7dc:	stur	w9, [x29, #-16]
  40f7e0:	b	40f7e4 <__fxstatat@plt+0xc374>
  40f7e4:	ldur	x0, [x29, #-8]
  40f7e8:	ldur	w1, [x29, #-12]
  40f7ec:	ldur	w2, [x29, #-16]
  40f7f0:	bl	402e70 <open@plt>
  40f7f4:	bl	417074 <__fxstatat@plt+0x13c04>
  40f7f8:	ldr	x28, [sp, #272]
  40f7fc:	ldp	x29, x30, [sp, #256]
  40f800:	add	sp, sp, #0x120
  40f804:	ret
  40f808:	sub	sp, sp, #0x40
  40f80c:	stp	x29, x30, [sp, #48]
  40f810:	add	x29, sp, #0x30
  40f814:	stur	x0, [x29, #-8]
  40f818:	stur	x1, [x29, #-16]
  40f81c:	str	x2, [sp, #24]
  40f820:	ldur	x8, [x29, #-8]
  40f824:	cbnz	x8, 40f82c <__fxstatat@plt+0xc3bc>
  40f828:	b	40f89c <__fxstatat@plt+0xc42c>
  40f82c:	mov	x0, #0x18                  	// #24
  40f830:	bl	418f54 <__fxstatat@plt+0x15ae4>
  40f834:	str	x0, [sp, #16]
  40f838:	ldur	x0, [x29, #-16]
  40f83c:	bl	419268 <__fxstatat@plt+0x15df8>
  40f840:	ldr	x8, [sp, #16]
  40f844:	str	x0, [x8]
  40f848:	ldr	x8, [sp, #24]
  40f84c:	ldr	x8, [x8, #8]
  40f850:	ldr	x9, [sp, #16]
  40f854:	str	x8, [x9, #8]
  40f858:	ldr	x8, [sp, #24]
  40f85c:	ldr	x8, [x8]
  40f860:	ldr	x9, [sp, #16]
  40f864:	str	x8, [x9, #16]
  40f868:	ldur	x0, [x29, #-8]
  40f86c:	ldr	x1, [sp, #16]
  40f870:	bl	41162c <__fxstatat@plt+0xe1bc>
  40f874:	str	x0, [sp, #8]
  40f878:	ldr	x8, [sp, #8]
  40f87c:	cbnz	x8, 40f884 <__fxstatat@plt+0xc414>
  40f880:	bl	4192a4 <__fxstatat@plt+0x15e34>
  40f884:	ldr	x8, [sp, #8]
  40f888:	ldr	x9, [sp, #16]
  40f88c:	cmp	x8, x9
  40f890:	b.eq	40f89c <__fxstatat@plt+0xc42c>  // b.none
  40f894:	ldr	x0, [sp, #16]
  40f898:	bl	411be8 <__fxstatat@plt+0xe778>
  40f89c:	ldp	x29, x30, [sp, #48]
  40f8a0:	add	sp, sp, #0x40
  40f8a4:	ret
  40f8a8:	sub	sp, sp, #0x50
  40f8ac:	stp	x29, x30, [sp, #64]
  40f8b0:	add	x29, sp, #0x40
  40f8b4:	stur	x0, [x29, #-16]
  40f8b8:	stur	x1, [x29, #-24]
  40f8bc:	str	x2, [sp, #32]
  40f8c0:	ldur	x8, [x29, #-16]
  40f8c4:	cbnz	x8, 40f8d8 <__fxstatat@plt+0xc468>
  40f8c8:	mov	w8, wzr
  40f8cc:	and	w8, w8, #0x1
  40f8d0:	sturb	w8, [x29, #-1]
  40f8d4:	b	40f920 <__fxstatat@plt+0xc4b0>
  40f8d8:	ldur	x8, [x29, #-24]
  40f8dc:	add	x1, sp, #0x8
  40f8e0:	str	x8, [sp, #8]
  40f8e4:	ldr	x8, [sp, #32]
  40f8e8:	ldr	x8, [x8, #8]
  40f8ec:	str	x8, [sp, #16]
  40f8f0:	ldr	x8, [sp, #32]
  40f8f4:	ldr	x8, [x8]
  40f8f8:	str	x8, [sp, #24]
  40f8fc:	ldur	x0, [x29, #-16]
  40f900:	bl	4102d0 <__fxstatat@plt+0xce60>
  40f904:	cmp	x0, #0x0
  40f908:	cset	w9, ne  // ne = any
  40f90c:	mov	w10, #0x1                   	// #1
  40f910:	eor	w9, w9, #0x1
  40f914:	eor	w9, w9, w10
  40f918:	and	w9, w9, w10
  40f91c:	sturb	w9, [x29, #-1]
  40f920:	ldurb	w8, [x29, #-1]
  40f924:	and	w0, w8, #0x1
  40f928:	ldp	x29, x30, [sp, #64]
  40f92c:	add	sp, sp, #0x50
  40f930:	ret
  40f934:	sub	sp, sp, #0x40
  40f938:	stp	x29, x30, [sp, #48]
  40f93c:	add	x29, sp, #0x30
  40f940:	mov	w8, #0x72                  	// #114
  40f944:	mov	w9, #0x2d                  	// #45
  40f948:	mov	w10, #0x77                  	// #119
  40f94c:	stur	w0, [x29, #-4]
  40f950:	stur	x1, [x29, #-16]
  40f954:	ldur	w0, [x29, #-4]
  40f958:	stur	w8, [x29, #-20]
  40f95c:	str	w9, [sp, #24]
  40f960:	str	w10, [sp, #20]
  40f964:	bl	40fb14 <__fxstatat@plt+0xc6a4>
  40f968:	ldur	x11, [x29, #-16]
  40f96c:	strb	w0, [x11]
  40f970:	ldur	w8, [x29, #-4]
  40f974:	tst	w8, #0x100
  40f978:	ldur	w8, [x29, #-20]
  40f97c:	ldr	w9, [sp, #24]
  40f980:	csel	w10, w8, w9, ne  // ne = any
  40f984:	ldur	x11, [x29, #-16]
  40f988:	strb	w10, [x11, #1]
  40f98c:	ldur	w10, [x29, #-4]
  40f990:	tst	w10, #0x80
  40f994:	ldr	w10, [sp, #20]
  40f998:	csel	w12, w10, w9, ne  // ne = any
  40f99c:	ldur	x11, [x29, #-16]
  40f9a0:	strb	w12, [x11, #2]
  40f9a4:	ldur	w12, [x29, #-4]
  40f9a8:	and	w12, w12, #0x800
  40f9ac:	cbz	w12, 40f9cc <__fxstatat@plt+0xc55c>
  40f9b0:	ldur	w8, [x29, #-4]
  40f9b4:	mov	w9, #0x53                  	// #83
  40f9b8:	mov	w10, #0x73                  	// #115
  40f9bc:	tst	w8, #0x40
  40f9c0:	csel	w8, w10, w9, ne  // ne = any
  40f9c4:	str	w8, [sp, #16]
  40f9c8:	b	40f9e4 <__fxstatat@plt+0xc574>
  40f9cc:	ldur	w8, [x29, #-4]
  40f9d0:	mov	w9, #0x78                  	// #120
  40f9d4:	mov	w10, #0x2d                  	// #45
  40f9d8:	tst	w8, #0x40
  40f9dc:	csel	w8, w9, w10, ne  // ne = any
  40f9e0:	str	w8, [sp, #16]
  40f9e4:	ldr	w8, [sp, #16]
  40f9e8:	ldur	x9, [x29, #-16]
  40f9ec:	strb	w8, [x9, #3]
  40f9f0:	ldur	w8, [x29, #-4]
  40f9f4:	mov	w10, #0x2d                  	// #45
  40f9f8:	mov	w11, #0x72                  	// #114
  40f9fc:	tst	w8, #0x20
  40fa00:	csel	w8, w11, w10, ne  // ne = any
  40fa04:	ldur	x9, [x29, #-16]
  40fa08:	strb	w8, [x9, #4]
  40fa0c:	ldur	w8, [x29, #-4]
  40fa10:	mov	w11, #0x77                  	// #119
  40fa14:	tst	w8, #0x10
  40fa18:	csel	w8, w11, w10, ne  // ne = any
  40fa1c:	ldur	x9, [x29, #-16]
  40fa20:	strb	w8, [x9, #5]
  40fa24:	ldur	w8, [x29, #-4]
  40fa28:	and	w8, w8, #0x400
  40fa2c:	cbz	w8, 40fa4c <__fxstatat@plt+0xc5dc>
  40fa30:	ldur	w8, [x29, #-4]
  40fa34:	mov	w9, #0x53                  	// #83
  40fa38:	mov	w10, #0x73                  	// #115
  40fa3c:	tst	w8, #0x8
  40fa40:	csel	w8, w10, w9, ne  // ne = any
  40fa44:	str	w8, [sp, #12]
  40fa48:	b	40fa64 <__fxstatat@plt+0xc5f4>
  40fa4c:	ldur	w8, [x29, #-4]
  40fa50:	mov	w9, #0x78                  	// #120
  40fa54:	mov	w10, #0x2d                  	// #45
  40fa58:	tst	w8, #0x8
  40fa5c:	csel	w8, w9, w10, ne  // ne = any
  40fa60:	str	w8, [sp, #12]
  40fa64:	ldr	w8, [sp, #12]
  40fa68:	ldur	x9, [x29, #-16]
  40fa6c:	strb	w8, [x9, #6]
  40fa70:	ldur	w8, [x29, #-4]
  40fa74:	mov	w10, #0x2d                  	// #45
  40fa78:	mov	w11, #0x72                  	// #114
  40fa7c:	tst	w8, #0x4
  40fa80:	csel	w8, w11, w10, ne  // ne = any
  40fa84:	ldur	x9, [x29, #-16]
  40fa88:	strb	w8, [x9, #7]
  40fa8c:	ldur	w8, [x29, #-4]
  40fa90:	mov	w11, #0x77                  	// #119
  40fa94:	tst	w8, #0x2
  40fa98:	csel	w8, w11, w10, ne  // ne = any
  40fa9c:	ldur	x9, [x29, #-16]
  40faa0:	strb	w8, [x9, #8]
  40faa4:	ldur	w8, [x29, #-4]
  40faa8:	and	w8, w8, #0x200
  40faac:	cbz	w8, 40facc <__fxstatat@plt+0xc65c>
  40fab0:	ldur	w8, [x29, #-4]
  40fab4:	mov	w9, #0x54                  	// #84
  40fab8:	mov	w10, #0x74                  	// #116
  40fabc:	tst	w8, #0x1
  40fac0:	csel	w8, w10, w9, ne  // ne = any
  40fac4:	str	w8, [sp, #8]
  40fac8:	b	40fae4 <__fxstatat@plt+0xc674>
  40facc:	ldur	w8, [x29, #-4]
  40fad0:	mov	w9, #0x78                  	// #120
  40fad4:	mov	w10, #0x2d                  	// #45
  40fad8:	tst	w8, #0x1
  40fadc:	csel	w8, w9, w10, ne  // ne = any
  40fae0:	str	w8, [sp, #8]
  40fae4:	ldr	w8, [sp, #8]
  40fae8:	ldur	x9, [x29, #-16]
  40faec:	strb	w8, [x9, #9]
  40faf0:	ldur	x9, [x29, #-16]
  40faf4:	mov	w8, #0x20                  	// #32
  40faf8:	strb	w8, [x9, #10]
  40fafc:	ldur	x9, [x29, #-16]
  40fb00:	mov	w8, #0x0                   	// #0
  40fb04:	strb	w8, [x9, #11]
  40fb08:	ldp	x29, x30, [sp, #48]
  40fb0c:	add	sp, sp, #0x40
  40fb10:	ret
  40fb14:	sub	sp, sp, #0x10
  40fb18:	str	w0, [sp, #8]
  40fb1c:	ldr	w8, [sp, #8]
  40fb20:	and	w8, w8, #0xf000
  40fb24:	cmp	w8, #0x8, lsl #12
  40fb28:	b.ne	40fb38 <__fxstatat@plt+0xc6c8>  // b.any
  40fb2c:	mov	w8, #0x2d                  	// #45
  40fb30:	strb	w8, [sp, #15]
  40fb34:	b	40fbe8 <__fxstatat@plt+0xc778>
  40fb38:	ldr	w8, [sp, #8]
  40fb3c:	and	w8, w8, #0xf000
  40fb40:	cmp	w8, #0x4, lsl #12
  40fb44:	b.ne	40fb54 <__fxstatat@plt+0xc6e4>  // b.any
  40fb48:	mov	w8, #0x64                  	// #100
  40fb4c:	strb	w8, [sp, #15]
  40fb50:	b	40fbe8 <__fxstatat@plt+0xc778>
  40fb54:	ldr	w8, [sp, #8]
  40fb58:	and	w8, w8, #0xf000
  40fb5c:	cmp	w8, #0x6, lsl #12
  40fb60:	b.ne	40fb70 <__fxstatat@plt+0xc700>  // b.any
  40fb64:	mov	w8, #0x62                  	// #98
  40fb68:	strb	w8, [sp, #15]
  40fb6c:	b	40fbe8 <__fxstatat@plt+0xc778>
  40fb70:	ldr	w8, [sp, #8]
  40fb74:	and	w8, w8, #0xf000
  40fb78:	cmp	w8, #0x2, lsl #12
  40fb7c:	b.ne	40fb8c <__fxstatat@plt+0xc71c>  // b.any
  40fb80:	mov	w8, #0x63                  	// #99
  40fb84:	strb	w8, [sp, #15]
  40fb88:	b	40fbe8 <__fxstatat@plt+0xc778>
  40fb8c:	ldr	w8, [sp, #8]
  40fb90:	and	w8, w8, #0xf000
  40fb94:	cmp	w8, #0xa, lsl #12
  40fb98:	b.ne	40fba8 <__fxstatat@plt+0xc738>  // b.any
  40fb9c:	mov	w8, #0x6c                  	// #108
  40fba0:	strb	w8, [sp, #15]
  40fba4:	b	40fbe8 <__fxstatat@plt+0xc778>
  40fba8:	ldr	w8, [sp, #8]
  40fbac:	and	w8, w8, #0xf000
  40fbb0:	cmp	w8, #0x1, lsl #12
  40fbb4:	b.ne	40fbc4 <__fxstatat@plt+0xc754>  // b.any
  40fbb8:	mov	w8, #0x70                  	// #112
  40fbbc:	strb	w8, [sp, #15]
  40fbc0:	b	40fbe8 <__fxstatat@plt+0xc778>
  40fbc4:	ldr	w8, [sp, #8]
  40fbc8:	and	w8, w8, #0xf000
  40fbcc:	cmp	w8, #0xc, lsl #12
  40fbd0:	b.ne	40fbe0 <__fxstatat@plt+0xc770>  // b.any
  40fbd4:	mov	w8, #0x73                  	// #115
  40fbd8:	strb	w8, [sp, #15]
  40fbdc:	b	40fbe8 <__fxstatat@plt+0xc778>
  40fbe0:	mov	w8, #0x3f                  	// #63
  40fbe4:	strb	w8, [sp, #15]
  40fbe8:	ldrb	w0, [sp, #15]
  40fbec:	add	sp, sp, #0x10
  40fbf0:	ret
  40fbf4:	sub	sp, sp, #0x20
  40fbf8:	stp	x29, x30, [sp, #16]
  40fbfc:	add	x29, sp, #0x10
  40fc00:	str	x0, [sp, #8]
  40fc04:	str	x1, [sp]
  40fc08:	ldr	x8, [sp, #8]
  40fc0c:	ldr	w0, [x8, #16]
  40fc10:	ldr	x1, [sp]
  40fc14:	bl	40f934 <__fxstatat@plt+0xc4c4>
  40fc18:	ldr	x8, [sp, #8]
  40fc1c:	ldr	w9, [x8, #16]
  40fc20:	ldr	x8, [sp, #8]
  40fc24:	ldr	w10, [x8, #16]
  40fc28:	subs	w9, w9, w10
  40fc2c:	cbz	w9, 40fc40 <__fxstatat@plt+0xc7d0>
  40fc30:	ldr	x8, [sp]
  40fc34:	mov	w9, #0x46                  	// #70
  40fc38:	strb	w9, [x8]
  40fc3c:	b	40fc90 <__fxstatat@plt+0xc820>
  40fc40:	ldr	x8, [sp, #8]
  40fc44:	ldr	w9, [x8, #16]
  40fc48:	ldr	x8, [sp, #8]
  40fc4c:	ldr	w10, [x8, #16]
  40fc50:	subs	w9, w9, w10
  40fc54:	cbz	w9, 40fc68 <__fxstatat@plt+0xc7f8>
  40fc58:	ldr	x8, [sp]
  40fc5c:	mov	w9, #0x51                  	// #81
  40fc60:	strb	w9, [x8]
  40fc64:	b	40fc90 <__fxstatat@plt+0xc820>
  40fc68:	ldr	x8, [sp, #8]
  40fc6c:	ldr	w9, [x8, #16]
  40fc70:	ldr	x8, [sp, #8]
  40fc74:	ldr	w10, [x8, #16]
  40fc78:	subs	w9, w9, w10
  40fc7c:	cbz	w9, 40fc90 <__fxstatat@plt+0xc820>
  40fc80:	ldr	x8, [sp]
  40fc84:	mov	w9, #0x53                  	// #83
  40fc88:	strb	w9, [x8]
  40fc8c:	b	40fc90 <__fxstatat@plt+0xc820>
  40fc90:	ldp	x29, x30, [sp, #16]
  40fc94:	add	sp, sp, #0x20
  40fc98:	ret
  40fc9c:	sub	sp, sp, #0x30
  40fca0:	stp	x29, x30, [sp, #32]
  40fca4:	add	x29, sp, #0x20
  40fca8:	stur	x0, [x29, #-8]
  40fcac:	str	x1, [sp, #16]
  40fcb0:	str	x2, [sp, #8]
  40fcb4:	ldur	x0, [x29, #-8]
  40fcb8:	ldr	x1, [sp, #16]
  40fcbc:	ldr	x2, [sp, #8]
  40fcc0:	bl	40fce4 <__fxstatat@plt+0xc874>
  40fcc4:	str	x0, [sp]
  40fcc8:	ldr	x8, [sp]
  40fccc:	cbnz	x8, 40fcd4 <__fxstatat@plt+0xc864>
  40fcd0:	bl	4192a4 <__fxstatat@plt+0x15e34>
  40fcd4:	ldr	x0, [sp]
  40fcd8:	ldp	x29, x30, [sp, #32]
  40fcdc:	add	sp, sp, #0x30
  40fce0:	ret
  40fce4:	sub	sp, sp, #0x90
  40fce8:	stp	x29, x30, [sp, #128]
  40fcec:	add	x29, sp, #0x80
  40fcf0:	mov	w8, #0x0                   	// #0
  40fcf4:	stur	x0, [x29, #-16]
  40fcf8:	stur	x1, [x29, #-24]
  40fcfc:	stur	x2, [x29, #-32]
  40fd00:	ldur	x0, [x29, #-16]
  40fd04:	str	w8, [sp, #36]
  40fd08:	bl	40f538 <__fxstatat@plt+0xc0c8>
  40fd0c:	stur	x0, [x29, #-40]
  40fd10:	ldur	x0, [x29, #-40]
  40fd14:	bl	40f5d8 <__fxstatat@plt+0xc168>
  40fd18:	stur	x0, [x29, #-48]
  40fd1c:	ldur	x9, [x29, #-40]
  40fd20:	ldur	x10, [x29, #-16]
  40fd24:	subs	x9, x9, x10
  40fd28:	ldur	x10, [x29, #-48]
  40fd2c:	add	x9, x9, x10
  40fd30:	stur	x9, [x29, #-56]
  40fd34:	ldur	x0, [x29, #-24]
  40fd38:	bl	402be0 <strlen@plt>
  40fd3c:	str	x0, [sp, #64]
  40fd40:	ldr	w8, [sp, #36]
  40fd44:	strb	w8, [sp, #63]
  40fd48:	ldur	x9, [x29, #-48]
  40fd4c:	cbz	x9, 40fd84 <__fxstatat@plt+0xc914>
  40fd50:	ldur	x8, [x29, #-16]
  40fd54:	ldur	x9, [x29, #-56]
  40fd58:	subs	x9, x9, #0x1
  40fd5c:	ldrb	w10, [x8, x9]
  40fd60:	cmp	w10, #0x2f
  40fd64:	b.eq	40fd80 <__fxstatat@plt+0xc910>  // b.none
  40fd68:	ldur	x8, [x29, #-24]
  40fd6c:	ldrb	w9, [x8]
  40fd70:	cmp	w9, #0x2f
  40fd74:	b.eq	40fd80 <__fxstatat@plt+0xc910>  // b.none
  40fd78:	mov	w8, #0x2f                  	// #47
  40fd7c:	strb	w8, [sp, #63]
  40fd80:	b	40fd9c <__fxstatat@plt+0xc92c>
  40fd84:	ldur	x8, [x29, #-24]
  40fd88:	ldrb	w9, [x8]
  40fd8c:	cmp	w9, #0x2f
  40fd90:	b.ne	40fd9c <__fxstatat@plt+0xc92c>  // b.any
  40fd94:	mov	w8, #0x2e                  	// #46
  40fd98:	strb	w8, [sp, #63]
  40fd9c:	ldur	x8, [x29, #-56]
  40fda0:	ldrb	w9, [sp, #63]
  40fda4:	cmp	w9, #0x0
  40fda8:	cset	w9, ne  // ne = any
  40fdac:	and	w9, w9, #0x1
  40fdb0:	add	x8, x8, w9, sxtw
  40fdb4:	ldr	x10, [sp, #64]
  40fdb8:	add	x8, x8, x10
  40fdbc:	add	x0, x8, #0x1
  40fdc0:	bl	402e40 <malloc@plt>
  40fdc4:	str	x0, [sp, #48]
  40fdc8:	ldr	x8, [sp, #48]
  40fdcc:	cbnz	x8, 40fddc <__fxstatat@plt+0xc96c>
  40fdd0:	mov	x8, xzr
  40fdd4:	stur	x8, [x29, #-8]
  40fdd8:	b	40fe94 <__fxstatat@plt+0xca24>
  40fddc:	ldr	x8, [sp, #48]
  40fde0:	ldur	x1, [x29, #-16]
  40fde4:	ldur	x9, [x29, #-56]
  40fde8:	mov	x0, x8
  40fdec:	mov	x2, x9
  40fdf0:	str	x8, [sp, #24]
  40fdf4:	str	x9, [sp, #16]
  40fdf8:	bl	402bb0 <memcpy@plt>
  40fdfc:	ldr	x8, [sp, #24]
  40fe00:	ldr	x9, [sp, #16]
  40fe04:	add	x10, x8, x9
  40fe08:	str	x10, [sp, #40]
  40fe0c:	ldrb	w11, [sp, #63]
  40fe10:	ldr	x10, [sp, #40]
  40fe14:	strb	w11, [x10]
  40fe18:	ldrb	w11, [sp, #63]
  40fe1c:	cmp	w11, #0x0
  40fe20:	cset	w11, ne  // ne = any
  40fe24:	and	w11, w11, #0x1
  40fe28:	ldr	x10, [sp, #40]
  40fe2c:	mov	w0, w11
  40fe30:	sxtw	x12, w0
  40fe34:	add	x10, x10, x12
  40fe38:	str	x10, [sp, #40]
  40fe3c:	ldur	x10, [x29, #-32]
  40fe40:	cbz	x10, 40fe50 <__fxstatat@plt+0xc9e0>
  40fe44:	ldr	x8, [sp, #40]
  40fe48:	ldur	x9, [x29, #-32]
  40fe4c:	str	x8, [x9]
  40fe50:	ldr	x8, [sp, #40]
  40fe54:	ldur	x1, [x29, #-24]
  40fe58:	ldr	x9, [sp, #64]
  40fe5c:	mov	x0, x8
  40fe60:	mov	x2, x9
  40fe64:	str	x8, [sp, #8]
  40fe68:	str	x9, [sp]
  40fe6c:	bl	402bb0 <memcpy@plt>
  40fe70:	ldr	x8, [sp, #8]
  40fe74:	ldr	x9, [sp]
  40fe78:	add	x10, x8, x9
  40fe7c:	str	x10, [sp, #40]
  40fe80:	ldr	x10, [sp, #40]
  40fe84:	mov	w11, #0x0                   	// #0
  40fe88:	strb	w11, [x10]
  40fe8c:	ldr	x10, [sp, #48]
  40fe90:	stur	x10, [x29, #-8]
  40fe94:	ldur	x0, [x29, #-8]
  40fe98:	ldp	x29, x30, [sp, #128]
  40fe9c:	add	sp, sp, #0x90
  40fea0:	ret
  40fea4:	sub	sp, sp, #0x40
  40fea8:	stp	x29, x30, [sp, #48]
  40feac:	add	x29, sp, #0x30
  40feb0:	stur	w0, [x29, #-4]
  40feb4:	stur	x1, [x29, #-16]
  40feb8:	str	x2, [sp, #24]
  40febc:	str	xzr, [sp, #16]
  40fec0:	ldur	x8, [x29, #-16]
  40fec4:	str	x8, [sp, #8]
  40fec8:	ldr	x8, [sp, #24]
  40fecc:	cmp	x8, #0x0
  40fed0:	cset	w9, ls  // ls = plast
  40fed4:	tbnz	w9, #0, 40ff48 <__fxstatat@plt+0xcad8>
  40fed8:	ldur	w0, [x29, #-4]
  40fedc:	ldr	x1, [sp, #8]
  40fee0:	ldr	x2, [sp, #24]
  40fee4:	bl	4155a4 <__fxstatat@plt+0x12134>
  40fee8:	str	x0, [sp]
  40feec:	ldr	x8, [sp]
  40fef0:	mov	x9, #0xffffffffffffffff    	// #-1
  40fef4:	cmp	x8, x9
  40fef8:	b.ne	40ff00 <__fxstatat@plt+0xca90>  // b.any
  40fefc:	b	40ff48 <__fxstatat@plt+0xcad8>
  40ff00:	ldr	x8, [sp]
  40ff04:	cbnz	x8, 40ff14 <__fxstatat@plt+0xcaa4>
  40ff08:	bl	403380 <__errno_location@plt>
  40ff0c:	str	wzr, [x0]
  40ff10:	b	40ff48 <__fxstatat@plt+0xcad8>
  40ff14:	ldr	x8, [sp]
  40ff18:	ldr	x9, [sp, #16]
  40ff1c:	add	x8, x9, x8
  40ff20:	str	x8, [sp, #16]
  40ff24:	ldr	x8, [sp]
  40ff28:	ldr	x9, [sp, #8]
  40ff2c:	add	x8, x9, x8
  40ff30:	str	x8, [sp, #8]
  40ff34:	ldr	x8, [sp]
  40ff38:	ldr	x9, [sp, #24]
  40ff3c:	subs	x8, x9, x8
  40ff40:	str	x8, [sp, #24]
  40ff44:	b	40fec8 <__fxstatat@plt+0xca58>
  40ff48:	ldr	x0, [sp, #16]
  40ff4c:	ldp	x29, x30, [sp, #48]
  40ff50:	add	sp, sp, #0x40
  40ff54:	ret
  40ff58:	sub	sp, sp, #0x40
  40ff5c:	stp	x29, x30, [sp, #48]
  40ff60:	add	x29, sp, #0x30
  40ff64:	stur	w0, [x29, #-4]
  40ff68:	stur	x1, [x29, #-16]
  40ff6c:	str	x2, [sp, #24]
  40ff70:	str	xzr, [sp, #16]
  40ff74:	ldur	x8, [x29, #-16]
  40ff78:	str	x8, [sp, #8]
  40ff7c:	ldr	x8, [sp, #24]
  40ff80:	cmp	x8, #0x0
  40ff84:	cset	w9, ls  // ls = plast
  40ff88:	tbnz	w9, #0, 410000 <__fxstatat@plt+0xcb90>
  40ff8c:	ldur	w0, [x29, #-4]
  40ff90:	ldr	x1, [sp, #8]
  40ff94:	ldr	x2, [sp, #24]
  40ff98:	bl	415650 <__fxstatat@plt+0x121e0>
  40ff9c:	str	x0, [sp]
  40ffa0:	ldr	x8, [sp]
  40ffa4:	mov	x9, #0xffffffffffffffff    	// #-1
  40ffa8:	cmp	x8, x9
  40ffac:	b.ne	40ffb4 <__fxstatat@plt+0xcb44>  // b.any
  40ffb0:	b	410000 <__fxstatat@plt+0xcb90>
  40ffb4:	ldr	x8, [sp]
  40ffb8:	cbnz	x8, 40ffcc <__fxstatat@plt+0xcb5c>
  40ffbc:	bl	403380 <__errno_location@plt>
  40ffc0:	mov	w8, #0x1c                  	// #28
  40ffc4:	str	w8, [x0]
  40ffc8:	b	410000 <__fxstatat@plt+0xcb90>
  40ffcc:	ldr	x8, [sp]
  40ffd0:	ldr	x9, [sp, #16]
  40ffd4:	add	x8, x9, x8
  40ffd8:	str	x8, [sp, #16]
  40ffdc:	ldr	x8, [sp]
  40ffe0:	ldr	x9, [sp, #8]
  40ffe4:	add	x8, x9, x8
  40ffe8:	str	x8, [sp, #8]
  40ffec:	ldr	x8, [sp]
  40fff0:	ldr	x9, [sp, #24]
  40fff4:	subs	x8, x9, x8
  40fff8:	str	x8, [sp, #24]
  40fffc:	b	40ff7c <__fxstatat@plt+0xcb0c>
  410000:	ldr	x0, [sp, #16]
  410004:	ldp	x29, x30, [sp, #48]
  410008:	add	sp, sp, #0x40
  41000c:	ret
  410010:	sub	sp, sp, #0x10
  410014:	str	x0, [sp, #8]
  410018:	ldr	x8, [sp, #8]
  41001c:	ldr	x0, [x8, #16]
  410020:	add	sp, sp, #0x10
  410024:	ret
  410028:	sub	sp, sp, #0x10
  41002c:	str	x0, [sp, #8]
  410030:	ldr	x8, [sp, #8]
  410034:	ldr	x0, [x8, #24]
  410038:	add	sp, sp, #0x10
  41003c:	ret
  410040:	sub	sp, sp, #0x10
  410044:	str	x0, [sp, #8]
  410048:	ldr	x8, [sp, #8]
  41004c:	ldr	x0, [x8, #32]
  410050:	add	sp, sp, #0x10
  410054:	ret
  410058:	sub	sp, sp, #0x30
  41005c:	str	x0, [sp, #40]
  410060:	str	xzr, [sp, #24]
  410064:	ldr	x8, [sp, #40]
  410068:	ldr	x8, [x8]
  41006c:	str	x8, [sp, #32]
  410070:	ldr	x8, [sp, #32]
  410074:	ldr	x9, [sp, #40]
  410078:	ldr	x9, [x9, #8]
  41007c:	cmp	x8, x9
  410080:	b.cs	4100ec <__fxstatat@plt+0xcc7c>  // b.hs, b.nlast
  410084:	ldr	x8, [sp, #32]
  410088:	ldr	x8, [x8]
  41008c:	cbz	x8, 4100dc <__fxstatat@plt+0xcc6c>
  410090:	ldr	x8, [sp, #32]
  410094:	str	x8, [sp, #16]
  410098:	mov	x8, #0x1                   	// #1
  41009c:	str	x8, [sp, #8]
  4100a0:	ldr	x8, [sp, #16]
  4100a4:	ldr	x8, [x8, #8]
  4100a8:	str	x8, [sp, #16]
  4100ac:	ldr	x8, [sp, #16]
  4100b0:	cbz	x8, 4100c4 <__fxstatat@plt+0xcc54>
  4100b4:	ldr	x8, [sp, #8]
  4100b8:	add	x8, x8, #0x1
  4100bc:	str	x8, [sp, #8]
  4100c0:	b	4100a0 <__fxstatat@plt+0xcc30>
  4100c4:	ldr	x8, [sp, #8]
  4100c8:	ldr	x9, [sp, #24]
  4100cc:	cmp	x8, x9
  4100d0:	b.ls	4100dc <__fxstatat@plt+0xcc6c>  // b.plast
  4100d4:	ldr	x8, [sp, #8]
  4100d8:	str	x8, [sp, #24]
  4100dc:	ldr	x8, [sp, #32]
  4100e0:	add	x8, x8, #0x10
  4100e4:	str	x8, [sp, #32]
  4100e8:	b	410070 <__fxstatat@plt+0xcc00>
  4100ec:	ldr	x0, [sp, #24]
  4100f0:	add	sp, sp, #0x30
  4100f4:	ret
  4100f8:	sub	sp, sp, #0x30
  4100fc:	str	x0, [sp, #32]
  410100:	str	xzr, [sp, #16]
  410104:	str	xzr, [sp, #8]
  410108:	ldr	x8, [sp, #32]
  41010c:	ldr	x8, [x8]
  410110:	str	x8, [sp, #24]
  410114:	ldr	x8, [sp, #24]
  410118:	ldr	x9, [sp, #32]
  41011c:	ldr	x9, [x9, #8]
  410120:	cmp	x8, x9
  410124:	b.cs	410188 <__fxstatat@plt+0xcd18>  // b.hs, b.nlast
  410128:	ldr	x8, [sp, #24]
  41012c:	ldr	x8, [x8]
  410130:	cbz	x8, 410178 <__fxstatat@plt+0xcd08>
  410134:	ldr	x8, [sp, #24]
  410138:	str	x8, [sp]
  41013c:	ldr	x8, [sp, #16]
  410140:	add	x8, x8, #0x1
  410144:	str	x8, [sp, #16]
  410148:	ldr	x8, [sp, #8]
  41014c:	add	x8, x8, #0x1
  410150:	str	x8, [sp, #8]
  410154:	ldr	x8, [sp]
  410158:	ldr	x8, [x8, #8]
  41015c:	str	x8, [sp]
  410160:	ldr	x8, [sp]
  410164:	cbz	x8, 410178 <__fxstatat@plt+0xcd08>
  410168:	ldr	x8, [sp, #8]
  41016c:	add	x8, x8, #0x1
  410170:	str	x8, [sp, #8]
  410174:	b	410154 <__fxstatat@plt+0xcce4>
  410178:	ldr	x8, [sp, #24]
  41017c:	add	x8, x8, #0x10
  410180:	str	x8, [sp, #24]
  410184:	b	410114 <__fxstatat@plt+0xcca4>
  410188:	ldr	x8, [sp, #16]
  41018c:	ldr	x9, [sp, #32]
  410190:	ldr	x9, [x9, #24]
  410194:	cmp	x8, x9
  410198:	b.ne	4101c0 <__fxstatat@plt+0xcd50>  // b.any
  41019c:	ldr	x8, [sp, #8]
  4101a0:	ldr	x9, [sp, #32]
  4101a4:	ldr	x9, [x9, #32]
  4101a8:	cmp	x8, x9
  4101ac:	b.ne	4101c0 <__fxstatat@plt+0xcd50>  // b.any
  4101b0:	mov	w8, #0x1                   	// #1
  4101b4:	and	w8, w8, #0x1
  4101b8:	strb	w8, [sp, #47]
  4101bc:	b	4101cc <__fxstatat@plt+0xcd5c>
  4101c0:	mov	w8, wzr
  4101c4:	and	w8, w8, #0x1
  4101c8:	strb	w8, [sp, #47]
  4101cc:	ldrb	w8, [sp, #47]
  4101d0:	and	w0, w8, #0x1
  4101d4:	add	sp, sp, #0x30
  4101d8:	ret
  4101dc:	sub	sp, sp, #0x70
  4101e0:	stp	x29, x30, [sp, #96]
  4101e4:	add	x29, sp, #0x60
  4101e8:	adrp	x8, 41f000 <__fxstatat@plt+0x1bb90>
  4101ec:	add	x8, x8, #0xe5b
  4101f0:	adrp	x9, 41f000 <__fxstatat@plt+0x1bb90>
  4101f4:	add	x9, x9, #0xe73
  4101f8:	mov	x10, #0x4059000000000000    	// #4636737291354636288
  4101fc:	fmov	d0, x10
  410200:	adrp	x10, 41f000 <__fxstatat@plt+0x1bb90>
  410204:	add	x10, x10, #0xe8b
  410208:	adrp	x11, 41f000 <__fxstatat@plt+0x1bb90>
  41020c:	add	x11, x11, #0xeac
  410210:	stur	x0, [x29, #-8]
  410214:	stur	x1, [x29, #-16]
  410218:	ldur	x0, [x29, #-8]
  41021c:	str	x8, [sp, #40]
  410220:	str	x9, [sp, #32]
  410224:	str	d0, [sp, #24]
  410228:	str	x10, [sp, #16]
  41022c:	str	x11, [sp, #8]
  410230:	bl	410040 <__fxstatat@plt+0xcbd0>
  410234:	stur	x0, [x29, #-24]
  410238:	ldur	x0, [x29, #-8]
  41023c:	bl	410010 <__fxstatat@plt+0xcba0>
  410240:	stur	x0, [x29, #-32]
  410244:	ldur	x0, [x29, #-8]
  410248:	bl	410028 <__fxstatat@plt+0xcbb8>
  41024c:	stur	x0, [x29, #-40]
  410250:	ldur	x0, [x29, #-8]
  410254:	bl	410058 <__fxstatat@plt+0xcbe8>
  410258:	str	x0, [sp, #48]
  41025c:	ldur	x0, [x29, #-16]
  410260:	ldur	x2, [x29, #-24]
  410264:	ldr	x1, [sp, #40]
  410268:	bl	403430 <fprintf@plt>
  41026c:	ldur	x8, [x29, #-16]
  410270:	ldur	x2, [x29, #-32]
  410274:	mov	x0, x8
  410278:	ldr	x1, [sp, #32]
  41027c:	bl	403430 <fprintf@plt>
  410280:	ldur	x8, [x29, #-16]
  410284:	ldur	x2, [x29, #-40]
  410288:	ldur	x9, [x29, #-40]
  41028c:	ucvtf	d0, x9
  410290:	ldr	d1, [sp, #24]
  410294:	fmul	d0, d1, d0
  410298:	ldur	x9, [x29, #-32]
  41029c:	ucvtf	d2, x9
  4102a0:	fdiv	d0, d0, d2
  4102a4:	mov	x0, x8
  4102a8:	ldr	x1, [sp, #16]
  4102ac:	bl	403430 <fprintf@plt>
  4102b0:	ldur	x8, [x29, #-16]
  4102b4:	ldr	x2, [sp, #48]
  4102b8:	mov	x0, x8
  4102bc:	ldr	x1, [sp, #8]
  4102c0:	bl	403430 <fprintf@plt>
  4102c4:	ldp	x29, x30, [sp, #96]
  4102c8:	add	sp, sp, #0x70
  4102cc:	ret
  4102d0:	sub	sp, sp, #0x40
  4102d4:	stp	x29, x30, [sp, #48]
  4102d8:	add	x29, sp, #0x30
  4102dc:	stur	x0, [x29, #-16]
  4102e0:	str	x1, [sp, #24]
  4102e4:	ldur	x0, [x29, #-16]
  4102e8:	ldr	x1, [sp, #24]
  4102ec:	bl	410388 <__fxstatat@plt+0xcf18>
  4102f0:	str	x0, [sp, #16]
  4102f4:	ldr	x8, [sp, #16]
  4102f8:	ldr	x8, [x8]
  4102fc:	cbnz	x8, 41030c <__fxstatat@plt+0xce9c>
  410300:	mov	x8, xzr
  410304:	stur	x8, [x29, #-8]
  410308:	b	410378 <__fxstatat@plt+0xcf08>
  41030c:	ldr	x8, [sp, #16]
  410310:	str	x8, [sp, #8]
  410314:	ldr	x8, [sp, #8]
  410318:	cbz	x8, 410370 <__fxstatat@plt+0xcf00>
  41031c:	ldr	x8, [sp, #24]
  410320:	ldr	x9, [sp, #8]
  410324:	ldr	x9, [x9]
  410328:	cmp	x8, x9
  41032c:	b.eq	410350 <__fxstatat@plt+0xcee0>  // b.none
  410330:	ldur	x8, [x29, #-16]
  410334:	ldr	x8, [x8, #56]
  410338:	ldr	x0, [sp, #24]
  41033c:	ldr	x9, [sp, #8]
  410340:	ldr	x1, [x9]
  410344:	blr	x8
  410348:	tbnz	w0, #0, 410350 <__fxstatat@plt+0xcee0>
  41034c:	b	410360 <__fxstatat@plt+0xcef0>
  410350:	ldr	x8, [sp, #8]
  410354:	ldr	x8, [x8]
  410358:	stur	x8, [x29, #-8]
  41035c:	b	410378 <__fxstatat@plt+0xcf08>
  410360:	ldr	x8, [sp, #8]
  410364:	ldr	x8, [x8, #8]
  410368:	str	x8, [sp, #8]
  41036c:	b	410314 <__fxstatat@plt+0xcea4>
  410370:	mov	x8, xzr
  410374:	stur	x8, [x29, #-8]
  410378:	ldur	x0, [x29, #-8]
  41037c:	ldp	x29, x30, [sp, #48]
  410380:	add	sp, sp, #0x40
  410384:	ret
  410388:	sub	sp, sp, #0x30
  41038c:	stp	x29, x30, [sp, #32]
  410390:	add	x29, sp, #0x20
  410394:	stur	x0, [x29, #-8]
  410398:	str	x1, [sp, #16]
  41039c:	ldur	x8, [x29, #-8]
  4103a0:	ldr	x8, [x8, #48]
  4103a4:	ldr	x0, [sp, #16]
  4103a8:	ldur	x9, [x29, #-8]
  4103ac:	ldr	x1, [x9, #16]
  4103b0:	blr	x8
  4103b4:	str	x0, [sp, #8]
  4103b8:	ldr	x8, [sp, #8]
  4103bc:	ldur	x9, [x29, #-8]
  4103c0:	ldr	x9, [x9, #16]
  4103c4:	cmp	x8, x9
  4103c8:	b.cc	4103d0 <__fxstatat@plt+0xcf60>  // b.lo, b.ul, b.last
  4103cc:	bl	403010 <abort@plt>
  4103d0:	ldur	x8, [x29, #-8]
  4103d4:	ldr	x8, [x8]
  4103d8:	ldr	x9, [sp, #8]
  4103dc:	mov	x10, #0x10                  	// #16
  4103e0:	mul	x9, x10, x9
  4103e4:	add	x0, x8, x9
  4103e8:	ldp	x29, x30, [sp, #32]
  4103ec:	add	sp, sp, #0x30
  4103f0:	ret
  4103f4:	sub	sp, sp, #0x30
  4103f8:	stp	x29, x30, [sp, #32]
  4103fc:	add	x29, sp, #0x20
  410400:	str	x0, [sp, #16]
  410404:	ldr	x8, [sp, #16]
  410408:	ldr	x8, [x8, #32]
  41040c:	cbnz	x8, 41041c <__fxstatat@plt+0xcfac>
  410410:	mov	x8, xzr
  410414:	stur	x8, [x29, #-8]
  410418:	b	41046c <__fxstatat@plt+0xcffc>
  41041c:	ldr	x8, [sp, #16]
  410420:	ldr	x8, [x8]
  410424:	str	x8, [sp, #8]
  410428:	ldr	x8, [sp, #8]
  41042c:	ldr	x9, [sp, #16]
  410430:	ldr	x9, [x9, #8]
  410434:	cmp	x8, x9
  410438:	b.cc	410440 <__fxstatat@plt+0xcfd0>  // b.lo, b.ul, b.last
  41043c:	bl	403010 <abort@plt>
  410440:	ldr	x8, [sp, #8]
  410444:	ldr	x8, [x8]
  410448:	cbz	x8, 41045c <__fxstatat@plt+0xcfec>
  41044c:	ldr	x8, [sp, #8]
  410450:	ldr	x8, [x8]
  410454:	stur	x8, [x29, #-8]
  410458:	b	41046c <__fxstatat@plt+0xcffc>
  41045c:	ldr	x8, [sp, #8]
  410460:	add	x8, x8, #0x10
  410464:	str	x8, [sp, #8]
  410468:	b	410428 <__fxstatat@plt+0xcfb8>
  41046c:	ldur	x0, [x29, #-8]
  410470:	ldp	x29, x30, [sp, #32]
  410474:	add	sp, sp, #0x30
  410478:	ret
  41047c:	sub	sp, sp, #0x40
  410480:	stp	x29, x30, [sp, #48]
  410484:	add	x29, sp, #0x30
  410488:	stur	x0, [x29, #-16]
  41048c:	str	x1, [sp, #24]
  410490:	ldur	x0, [x29, #-16]
  410494:	ldr	x1, [sp, #24]
  410498:	bl	410388 <__fxstatat@plt+0xcf18>
  41049c:	str	x0, [sp, #16]
  4104a0:	ldr	x8, [sp, #16]
  4104a4:	str	x8, [sp, #8]
  4104a8:	ldr	x8, [sp, #8]
  4104ac:	ldr	x8, [x8]
  4104b0:	ldr	x9, [sp, #24]
  4104b4:	cmp	x8, x9
  4104b8:	b.ne	4104dc <__fxstatat@plt+0xd06c>  // b.any
  4104bc:	ldr	x8, [sp, #8]
  4104c0:	ldr	x8, [x8, #8]
  4104c4:	cbz	x8, 4104dc <__fxstatat@plt+0xd06c>
  4104c8:	ldr	x8, [sp, #8]
  4104cc:	ldr	x8, [x8, #8]
  4104d0:	ldr	x8, [x8]
  4104d4:	stur	x8, [x29, #-8]
  4104d8:	b	410534 <__fxstatat@plt+0xd0c4>
  4104dc:	ldr	x8, [sp, #8]
  4104e0:	ldr	x8, [x8, #8]
  4104e4:	str	x8, [sp, #8]
  4104e8:	ldr	x8, [sp, #8]
  4104ec:	cbnz	x8, 4104a8 <__fxstatat@plt+0xd038>
  4104f0:	ldr	x8, [sp, #16]
  4104f4:	add	x8, x8, #0x10
  4104f8:	str	x8, [sp, #16]
  4104fc:	ldur	x9, [x29, #-16]
  410500:	ldr	x9, [x9, #8]
  410504:	cmp	x8, x9
  410508:	b.cs	41052c <__fxstatat@plt+0xd0bc>  // b.hs, b.nlast
  41050c:	ldr	x8, [sp, #16]
  410510:	ldr	x8, [x8]
  410514:	cbz	x8, 410528 <__fxstatat@plt+0xd0b8>
  410518:	ldr	x8, [sp, #16]
  41051c:	ldr	x8, [x8]
  410520:	stur	x8, [x29, #-8]
  410524:	b	410534 <__fxstatat@plt+0xd0c4>
  410528:	b	4104f0 <__fxstatat@plt+0xd080>
  41052c:	mov	x8, xzr
  410530:	stur	x8, [x29, #-8]
  410534:	ldur	x0, [x29, #-8]
  410538:	ldp	x29, x30, [sp, #48]
  41053c:	add	sp, sp, #0x40
  410540:	ret
  410544:	sub	sp, sp, #0x40
  410548:	str	x0, [sp, #48]
  41054c:	str	x1, [sp, #40]
  410550:	str	x2, [sp, #32]
  410554:	str	xzr, [sp, #24]
  410558:	ldr	x8, [sp, #48]
  41055c:	ldr	x8, [x8]
  410560:	str	x8, [sp, #16]
  410564:	ldr	x8, [sp, #16]
  410568:	ldr	x9, [sp, #48]
  41056c:	ldr	x9, [x9, #8]
  410570:	cmp	x8, x9
  410574:	b.cs	4105f8 <__fxstatat@plt+0xd188>  // b.hs, b.nlast
  410578:	ldr	x8, [sp, #16]
  41057c:	ldr	x8, [x8]
  410580:	cbz	x8, 4105e8 <__fxstatat@plt+0xd178>
  410584:	ldr	x8, [sp, #16]
  410588:	str	x8, [sp, #8]
  41058c:	ldr	x8, [sp, #8]
  410590:	cbz	x8, 4105e8 <__fxstatat@plt+0xd178>
  410594:	ldr	x8, [sp, #24]
  410598:	ldr	x9, [sp, #32]
  41059c:	cmp	x8, x9
  4105a0:	b.cc	4105b0 <__fxstatat@plt+0xd140>  // b.lo, b.ul, b.last
  4105a4:	ldr	x8, [sp, #24]
  4105a8:	str	x8, [sp, #56]
  4105ac:	b	410600 <__fxstatat@plt+0xd190>
  4105b0:	ldr	x8, [sp, #8]
  4105b4:	ldr	x8, [x8]
  4105b8:	ldr	x9, [sp, #40]
  4105bc:	ldr	x10, [sp, #24]
  4105c0:	add	x11, x10, #0x1
  4105c4:	str	x11, [sp, #24]
  4105c8:	mov	x11, #0x8                   	// #8
  4105cc:	mul	x10, x11, x10
  4105d0:	add	x9, x9, x10
  4105d4:	str	x8, [x9]
  4105d8:	ldr	x8, [sp, #8]
  4105dc:	ldr	x8, [x8, #8]
  4105e0:	str	x8, [sp, #8]
  4105e4:	b	41058c <__fxstatat@plt+0xd11c>
  4105e8:	ldr	x8, [sp, #16]
  4105ec:	add	x8, x8, #0x10
  4105f0:	str	x8, [sp, #16]
  4105f4:	b	410564 <__fxstatat@plt+0xd0f4>
  4105f8:	ldr	x8, [sp, #24]
  4105fc:	str	x8, [sp, #56]
  410600:	ldr	x0, [sp, #56]
  410604:	add	sp, sp, #0x40
  410608:	ret
  41060c:	sub	sp, sp, #0x50
  410610:	stp	x29, x30, [sp, #64]
  410614:	add	x29, sp, #0x40
  410618:	stur	x0, [x29, #-16]
  41061c:	stur	x1, [x29, #-24]
  410620:	str	x2, [sp, #32]
  410624:	str	xzr, [sp, #24]
  410628:	ldur	x8, [x29, #-16]
  41062c:	ldr	x8, [x8]
  410630:	str	x8, [sp, #16]
  410634:	ldr	x8, [sp, #16]
  410638:	ldur	x9, [x29, #-16]
  41063c:	ldr	x9, [x9, #8]
  410640:	cmp	x8, x9
  410644:	b.cs	4106b4 <__fxstatat@plt+0xd244>  // b.hs, b.nlast
  410648:	ldr	x8, [sp, #16]
  41064c:	ldr	x8, [x8]
  410650:	cbz	x8, 4106a4 <__fxstatat@plt+0xd234>
  410654:	ldr	x8, [sp, #16]
  410658:	str	x8, [sp, #8]
  41065c:	ldr	x8, [sp, #8]
  410660:	cbz	x8, 4106a4 <__fxstatat@plt+0xd234>
  410664:	ldur	x8, [x29, #-24]
  410668:	ldr	x9, [sp, #8]
  41066c:	ldr	x0, [x9]
  410670:	ldr	x1, [sp, #32]
  410674:	blr	x8
  410678:	tbnz	w0, #0, 410688 <__fxstatat@plt+0xd218>
  41067c:	ldr	x8, [sp, #24]
  410680:	stur	x8, [x29, #-8]
  410684:	b	4106bc <__fxstatat@plt+0xd24c>
  410688:	ldr	x8, [sp, #24]
  41068c:	add	x8, x8, #0x1
  410690:	str	x8, [sp, #24]
  410694:	ldr	x8, [sp, #8]
  410698:	ldr	x8, [x8, #8]
  41069c:	str	x8, [sp, #8]
  4106a0:	b	41065c <__fxstatat@plt+0xd1ec>
  4106a4:	ldr	x8, [sp, #16]
  4106a8:	add	x8, x8, #0x10
  4106ac:	str	x8, [sp, #16]
  4106b0:	b	410634 <__fxstatat@plt+0xd1c4>
  4106b4:	ldr	x8, [sp, #24]
  4106b8:	stur	x8, [x29, #-8]
  4106bc:	ldur	x0, [x29, #-8]
  4106c0:	ldp	x29, x30, [sp, #64]
  4106c4:	add	sp, sp, #0x50
  4106c8:	ret
  4106cc:	sub	sp, sp, #0x20
  4106d0:	str	x0, [sp, #24]
  4106d4:	str	x1, [sp, #16]
  4106d8:	str	xzr, [sp, #8]
  4106dc:	ldr	x8, [sp, #24]
  4106e0:	ldrb	w9, [x8]
  4106e4:	strb	w9, [sp, #7]
  4106e8:	cbz	w9, 410728 <__fxstatat@plt+0xd2b8>
  4106ec:	ldr	x8, [sp, #8]
  4106f0:	mov	x9, #0x1f                  	// #31
  4106f4:	mul	x8, x8, x9
  4106f8:	ldrb	w10, [sp, #7]
  4106fc:	mov	w9, w10
  410700:	add	x8, x8, x9
  410704:	ldr	x9, [sp, #16]
  410708:	udiv	x11, x8, x9
  41070c:	mul	x9, x11, x9
  410710:	subs	x8, x8, x9
  410714:	str	x8, [sp, #8]
  410718:	ldr	x8, [sp, #24]
  41071c:	add	x8, x8, #0x1
  410720:	str	x8, [sp, #24]
  410724:	b	4106dc <__fxstatat@plt+0xd26c>
  410728:	ldr	x0, [sp, #8]
  41072c:	add	sp, sp, #0x20
  410730:	ret
  410734:	sub	sp, sp, #0x10
  410738:	adrp	x8, 41f000 <__fxstatat@plt+0x1bb90>
  41073c:	add	x8, x8, #0xec4
  410740:	str	x0, [sp, #8]
  410744:	ldr	x9, [sp, #8]
  410748:	ldr	q0, [x8]
  41074c:	str	q0, [x9]
  410750:	ldr	w10, [x8, #16]
  410754:	str	w10, [x9, #16]
  410758:	add	sp, sp, #0x10
  41075c:	ret
  410760:	sub	sp, sp, #0x50
  410764:	stp	x29, x30, [sp, #64]
  410768:	add	x29, sp, #0x40
  41076c:	stur	x0, [x29, #-16]
  410770:	stur	x1, [x29, #-24]
  410774:	str	x2, [sp, #32]
  410778:	str	x3, [sp, #24]
  41077c:	str	x4, [sp, #16]
  410780:	ldr	x8, [sp, #32]
  410784:	cbnz	x8, 410794 <__fxstatat@plt+0xd324>
  410788:	adrp	x8, 410000 <__fxstatat@plt+0xcb90>
  41078c:	add	x8, x8, #0x8d4
  410790:	str	x8, [sp, #32]
  410794:	ldr	x8, [sp, #24]
  410798:	cbnz	x8, 4107a8 <__fxstatat@plt+0xd338>
  41079c:	adrp	x8, 410000 <__fxstatat@plt+0xcb90>
  4107a0:	add	x8, x8, #0x91c
  4107a4:	str	x8, [sp, #24]
  4107a8:	mov	x0, #0x50                  	// #80
  4107ac:	bl	402e40 <malloc@plt>
  4107b0:	str	x0, [sp, #8]
  4107b4:	ldr	x8, [sp, #8]
  4107b8:	cbnz	x8, 4107c8 <__fxstatat@plt+0xd358>
  4107bc:	mov	x8, xzr
  4107c0:	stur	x8, [x29, #-8]
  4107c4:	b	4108c4 <__fxstatat@plt+0xd454>
  4107c8:	ldur	x8, [x29, #-24]
  4107cc:	cbnz	x8, 4107dc <__fxstatat@plt+0xd36c>
  4107d0:	adrp	x8, 41f000 <__fxstatat@plt+0x1bb90>
  4107d4:	add	x8, x8, #0xec4
  4107d8:	stur	x8, [x29, #-24]
  4107dc:	ldur	x8, [x29, #-24]
  4107e0:	ldr	x9, [sp, #8]
  4107e4:	str	x8, [x9, #40]
  4107e8:	ldr	x0, [sp, #8]
  4107ec:	bl	410944 <__fxstatat@plt+0xd4d4>
  4107f0:	tbnz	w0, #0, 4107f8 <__fxstatat@plt+0xd388>
  4107f4:	b	4108b4 <__fxstatat@plt+0xd444>
  4107f8:	ldur	x0, [x29, #-16]
  4107fc:	ldur	x1, [x29, #-24]
  410800:	bl	410ab4 <__fxstatat@plt+0xd644>
  410804:	ldr	x8, [sp, #8]
  410808:	str	x0, [x8, #16]
  41080c:	ldr	x8, [sp, #8]
  410810:	ldr	x8, [x8, #16]
  410814:	cbnz	x8, 41081c <__fxstatat@plt+0xd3ac>
  410818:	b	4108b4 <__fxstatat@plt+0xd444>
  41081c:	ldr	x8, [sp, #8]
  410820:	ldr	x0, [x8, #16]
  410824:	mov	x1, #0x10                  	// #16
  410828:	bl	402f40 <calloc@plt>
  41082c:	ldr	x8, [sp, #8]
  410830:	str	x0, [x8]
  410834:	ldr	x8, [sp, #8]
  410838:	ldr	x8, [x8]
  41083c:	cbnz	x8, 410844 <__fxstatat@plt+0xd3d4>
  410840:	b	4108b4 <__fxstatat@plt+0xd444>
  410844:	ldr	x8, [sp, #8]
  410848:	ldr	x8, [x8]
  41084c:	ldr	x9, [sp, #8]
  410850:	mov	x10, #0x10                  	// #16
  410854:	ldr	x9, [x9, #16]
  410858:	mul	x9, x10, x9
  41085c:	add	x8, x8, x9
  410860:	ldr	x9, [sp, #8]
  410864:	str	x8, [x9, #8]
  410868:	ldr	x8, [sp, #8]
  41086c:	mov	x9, xzr
  410870:	str	xzr, [x8, #24]
  410874:	ldr	x8, [sp, #8]
  410878:	str	xzr, [x8, #32]
  41087c:	ldr	x8, [sp, #32]
  410880:	ldr	x10, [sp, #8]
  410884:	str	x8, [x10, #48]
  410888:	ldr	x8, [sp, #24]
  41088c:	ldr	x10, [sp, #8]
  410890:	str	x8, [x10, #56]
  410894:	ldr	x8, [sp, #16]
  410898:	ldr	x10, [sp, #8]
  41089c:	str	x8, [x10, #64]
  4108a0:	ldr	x8, [sp, #8]
  4108a4:	str	x9, [x8, #72]
  4108a8:	ldr	x8, [sp, #8]
  4108ac:	stur	x8, [x29, #-8]
  4108b0:	b	4108c4 <__fxstatat@plt+0xd454>
  4108b4:	ldr	x0, [sp, #8]
  4108b8:	bl	403140 <free@plt>
  4108bc:	mov	x8, xzr
  4108c0:	stur	x8, [x29, #-8]
  4108c4:	ldur	x0, [x29, #-8]
  4108c8:	ldp	x29, x30, [sp, #64]
  4108cc:	add	sp, sp, #0x50
  4108d0:	ret
  4108d4:	sub	sp, sp, #0x30
  4108d8:	stp	x29, x30, [sp, #32]
  4108dc:	add	x29, sp, #0x20
  4108e0:	mov	w8, #0x3                   	// #3
  4108e4:	stur	x0, [x29, #-8]
  4108e8:	str	x1, [sp, #16]
  4108ec:	ldur	x0, [x29, #-8]
  4108f0:	mov	w1, w8
  4108f4:	bl	41abbc <__fxstatat@plt+0x1774c>
  4108f8:	str	x0, [sp, #8]
  4108fc:	ldr	x9, [sp, #8]
  410900:	ldr	x10, [sp, #16]
  410904:	udiv	x11, x9, x10
  410908:	mul	x10, x11, x10
  41090c:	subs	x0, x9, x10
  410910:	ldp	x29, x30, [sp, #32]
  410914:	add	sp, sp, #0x30
  410918:	ret
  41091c:	sub	sp, sp, #0x10
  410920:	str	x0, [sp, #8]
  410924:	str	x1, [sp]
  410928:	ldr	x8, [sp, #8]
  41092c:	ldr	x9, [sp]
  410930:	cmp	x8, x9
  410934:	cset	w10, eq  // eq = none
  410938:	and	w0, w10, #0x1
  41093c:	add	sp, sp, #0x10
  410940:	ret
  410944:	sub	sp, sp, #0x20
  410948:	adrp	x8, 41f000 <__fxstatat@plt+0x1bb90>
  41094c:	add	x8, x8, #0xec4
  410950:	str	x0, [sp, #16]
  410954:	ldr	x9, [sp, #16]
  410958:	ldr	x9, [x9, #40]
  41095c:	str	x9, [sp, #8]
  410960:	ldr	x9, [sp, #8]
  410964:	cmp	x9, x8
  410968:	b.ne	41097c <__fxstatat@plt+0xd50c>  // b.any
  41096c:	mov	w8, #0x1                   	// #1
  410970:	and	w8, w8, #0x1
  410974:	strb	w8, [sp, #31]
  410978:	b	410aa4 <__fxstatat@plt+0xd634>
  41097c:	mov	w8, #0xcccd                	// #52429
  410980:	movk	w8, #0x3dcc, lsl #16
  410984:	fmov	s0, w8
  410988:	str	s0, [sp, #4]
  41098c:	ldr	s0, [sp, #4]
  410990:	ldr	x9, [sp, #8]
  410994:	ldr	s1, [x9, #8]
  410998:	fcmp	s0, s1
  41099c:	cset	w8, mi  // mi = first
  4109a0:	tbnz	w8, #0, 4109a8 <__fxstatat@plt+0xd538>
  4109a4:	b	410a88 <__fxstatat@plt+0xd618>
  4109a8:	ldr	x8, [sp, #8]
  4109ac:	ldr	s0, [x8, #8]
  4109b0:	ldr	s1, [sp, #4]
  4109b4:	fmov	s2, #1.000000000000000000e+00
  4109b8:	fsub	s1, s2, s1
  4109bc:	fcmp	s0, s1
  4109c0:	cset	w9, mi  // mi = first
  4109c4:	tbnz	w9, #0, 4109cc <__fxstatat@plt+0xd55c>
  4109c8:	b	410a88 <__fxstatat@plt+0xd618>
  4109cc:	ldr	s0, [sp, #4]
  4109d0:	fmov	s1, #1.000000000000000000e+00
  4109d4:	fadd	s0, s1, s0
  4109d8:	ldr	x8, [sp, #8]
  4109dc:	ldr	s1, [x8, #12]
  4109e0:	fcmp	s0, s1
  4109e4:	cset	w9, mi  // mi = first
  4109e8:	tbnz	w9, #0, 4109f0 <__fxstatat@plt+0xd580>
  4109ec:	b	410a88 <__fxstatat@plt+0xd618>
  4109f0:	ldr	x8, [sp, #8]
  4109f4:	ldr	s0, [x8]
  4109f8:	fmov	s1, wzr
  4109fc:	fcmp	s1, s0
  410a00:	cset	w9, ls  // ls = plast
  410a04:	tbnz	w9, #0, 410a0c <__fxstatat@plt+0xd59c>
  410a08:	b	410a88 <__fxstatat@plt+0xd618>
  410a0c:	ldr	x8, [sp, #8]
  410a10:	ldr	s0, [x8]
  410a14:	ldr	s1, [sp, #4]
  410a18:	fadd	s0, s0, s1
  410a1c:	ldr	x8, [sp, #8]
  410a20:	ldr	s1, [x8, #4]
  410a24:	fcmp	s0, s1
  410a28:	cset	w9, mi  // mi = first
  410a2c:	tbnz	w9, #0, 410a34 <__fxstatat@plt+0xd5c4>
  410a30:	b	410a88 <__fxstatat@plt+0xd618>
  410a34:	ldr	x8, [sp, #8]
  410a38:	ldr	s0, [x8, #4]
  410a3c:	fmov	s1, #1.000000000000000000e+00
  410a40:	fcmp	s0, s1
  410a44:	cset	w9, ls  // ls = plast
  410a48:	tbnz	w9, #0, 410a50 <__fxstatat@plt+0xd5e0>
  410a4c:	b	410a88 <__fxstatat@plt+0xd618>
  410a50:	ldr	x8, [sp, #8]
  410a54:	ldr	s0, [x8]
  410a58:	ldr	s1, [sp, #4]
  410a5c:	fadd	s0, s0, s1
  410a60:	ldr	x8, [sp, #8]
  410a64:	ldr	s1, [x8, #8]
  410a68:	fcmp	s0, s1
  410a6c:	cset	w9, mi  // mi = first
  410a70:	tbnz	w9, #0, 410a78 <__fxstatat@plt+0xd608>
  410a74:	b	410a88 <__fxstatat@plt+0xd618>
  410a78:	mov	w8, #0x1                   	// #1
  410a7c:	and	w8, w8, #0x1
  410a80:	strb	w8, [sp, #31]
  410a84:	b	410aa4 <__fxstatat@plt+0xd634>
  410a88:	ldr	x8, [sp, #16]
  410a8c:	adrp	x9, 41f000 <__fxstatat@plt+0x1bb90>
  410a90:	add	x9, x9, #0xec4
  410a94:	str	x9, [x8, #40]
  410a98:	mov	w10, wzr
  410a9c:	and	w10, w10, #0x1
  410aa0:	strb	w10, [sp, #31]
  410aa4:	ldrb	w8, [sp, #31]
  410aa8:	and	w0, w8, #0x1
  410aac:	add	sp, sp, #0x20
  410ab0:	ret
  410ab4:	sub	sp, sp, #0x30
  410ab8:	stp	x29, x30, [sp, #32]
  410abc:	add	x29, sp, #0x20
  410ac0:	str	x0, [sp, #16]
  410ac4:	str	x1, [sp, #8]
  410ac8:	ldr	x8, [sp, #8]
  410acc:	ldrb	w9, [x8, #16]
  410ad0:	tbnz	w9, #0, 410b1c <__fxstatat@plt+0xd6ac>
  410ad4:	ldr	x8, [sp, #16]
  410ad8:	ucvtf	s0, x8
  410adc:	ldr	x8, [sp, #8]
  410ae0:	ldr	s1, [x8, #8]
  410ae4:	fdiv	s0, s0, s1
  410ae8:	str	s0, [sp, #4]
  410aec:	ldr	s0, [sp, #4]
  410af0:	mov	w9, #0x5f800000            	// #1602224128
  410af4:	fmov	s1, w9
  410af8:	fcmp	s1, s0
  410afc:	cset	w9, ls  // ls = plast
  410b00:	tbnz	w9, #0, 410b08 <__fxstatat@plt+0xd698>
  410b04:	b	410b10 <__fxstatat@plt+0xd6a0>
  410b08:	stur	xzr, [x29, #-8]
  410b0c:	b	410b48 <__fxstatat@plt+0xd6d8>
  410b10:	ldr	s0, [sp, #4]
  410b14:	fcvtzu	x8, s0
  410b18:	str	x8, [sp, #16]
  410b1c:	ldr	x0, [sp, #16]
  410b20:	bl	411870 <__fxstatat@plt+0xe400>
  410b24:	str	x0, [sp, #16]
  410b28:	ldr	x8, [sp, #16]
  410b2c:	mov	x9, #0xfffffffffffffff     	// #1152921504606846975
  410b30:	cmp	x9, x8
  410b34:	b.cs	410b40 <__fxstatat@plt+0xd6d0>  // b.hs, b.nlast
  410b38:	stur	xzr, [x29, #-8]
  410b3c:	b	410b48 <__fxstatat@plt+0xd6d8>
  410b40:	ldr	x8, [sp, #16]
  410b44:	stur	x8, [x29, #-8]
  410b48:	ldur	x0, [x29, #-8]
  410b4c:	ldp	x29, x30, [sp, #32]
  410b50:	add	sp, sp, #0x30
  410b54:	ret
  410b58:	sub	sp, sp, #0x30
  410b5c:	stp	x29, x30, [sp, #32]
  410b60:	add	x29, sp, #0x20
  410b64:	stur	x0, [x29, #-8]
  410b68:	ldur	x8, [x29, #-8]
  410b6c:	ldr	x8, [x8]
  410b70:	str	x8, [sp, #16]
  410b74:	ldr	x8, [sp, #16]
  410b78:	ldur	x9, [x29, #-8]
  410b7c:	ldr	x9, [x9, #8]
  410b80:	cmp	x8, x9
  410b84:	b.cs	410c4c <__fxstatat@plt+0xd7dc>  // b.hs, b.nlast
  410b88:	ldr	x8, [sp, #16]
  410b8c:	ldr	x8, [x8]
  410b90:	cbz	x8, 410c3c <__fxstatat@plt+0xd7cc>
  410b94:	ldr	x8, [sp, #16]
  410b98:	ldr	x8, [x8, #8]
  410b9c:	str	x8, [sp, #8]
  410ba0:	ldr	x8, [sp, #8]
  410ba4:	cbz	x8, 410c08 <__fxstatat@plt+0xd798>
  410ba8:	ldur	x8, [x29, #-8]
  410bac:	ldr	x8, [x8, #64]
  410bb0:	cbz	x8, 410bc8 <__fxstatat@plt+0xd758>
  410bb4:	ldur	x8, [x29, #-8]
  410bb8:	ldr	x8, [x8, #64]
  410bbc:	ldr	x9, [sp, #8]
  410bc0:	ldr	x0, [x9]
  410bc4:	blr	x8
  410bc8:	ldr	x8, [sp, #8]
  410bcc:	mov	x9, xzr
  410bd0:	str	x9, [x8]
  410bd4:	ldr	x8, [sp, #8]
  410bd8:	ldr	x8, [x8, #8]
  410bdc:	str	x8, [sp]
  410be0:	ldur	x8, [x29, #-8]
  410be4:	ldr	x8, [x8, #72]
  410be8:	ldr	x9, [sp, #8]
  410bec:	str	x8, [x9, #8]
  410bf0:	ldr	x8, [sp, #8]
  410bf4:	ldur	x9, [x29, #-8]
  410bf8:	str	x8, [x9, #72]
  410bfc:	ldr	x8, [sp]
  410c00:	str	x8, [sp, #8]
  410c04:	b	410ba0 <__fxstatat@plt+0xd730>
  410c08:	ldur	x8, [x29, #-8]
  410c0c:	ldr	x8, [x8, #64]
  410c10:	cbz	x8, 410c28 <__fxstatat@plt+0xd7b8>
  410c14:	ldur	x8, [x29, #-8]
  410c18:	ldr	x8, [x8, #64]
  410c1c:	ldr	x9, [sp, #16]
  410c20:	ldr	x0, [x9]
  410c24:	blr	x8
  410c28:	ldr	x8, [sp, #16]
  410c2c:	mov	x9, xzr
  410c30:	str	x9, [x8]
  410c34:	ldr	x8, [sp, #16]
  410c38:	str	x9, [x8, #8]
  410c3c:	ldr	x8, [sp, #16]
  410c40:	add	x8, x8, #0x10
  410c44:	str	x8, [sp, #16]
  410c48:	b	410b74 <__fxstatat@plt+0xd704>
  410c4c:	ldur	x8, [x29, #-8]
  410c50:	str	xzr, [x8, #24]
  410c54:	ldur	x8, [x29, #-8]
  410c58:	str	xzr, [x8, #32]
  410c5c:	ldp	x29, x30, [sp, #32]
  410c60:	add	sp, sp, #0x30
  410c64:	ret
  410c68:	sub	sp, sp, #0x30
  410c6c:	stp	x29, x30, [sp, #32]
  410c70:	add	x29, sp, #0x20
  410c74:	stur	x0, [x29, #-8]
  410c78:	ldur	x8, [x29, #-8]
  410c7c:	ldr	x8, [x8, #64]
  410c80:	cbz	x8, 410d00 <__fxstatat@plt+0xd890>
  410c84:	ldur	x8, [x29, #-8]
  410c88:	ldr	x8, [x8, #32]
  410c8c:	cbz	x8, 410d00 <__fxstatat@plt+0xd890>
  410c90:	ldur	x8, [x29, #-8]
  410c94:	ldr	x8, [x8]
  410c98:	str	x8, [sp, #16]
  410c9c:	ldr	x8, [sp, #16]
  410ca0:	ldur	x9, [x29, #-8]
  410ca4:	ldr	x9, [x9, #8]
  410ca8:	cmp	x8, x9
  410cac:	b.cs	410d00 <__fxstatat@plt+0xd890>  // b.hs, b.nlast
  410cb0:	ldr	x8, [sp, #16]
  410cb4:	ldr	x8, [x8]
  410cb8:	cbz	x8, 410cf0 <__fxstatat@plt+0xd880>
  410cbc:	ldr	x8, [sp, #16]
  410cc0:	str	x8, [sp, #8]
  410cc4:	ldr	x8, [sp, #8]
  410cc8:	cbz	x8, 410cf0 <__fxstatat@plt+0xd880>
  410ccc:	ldur	x8, [x29, #-8]
  410cd0:	ldr	x8, [x8, #64]
  410cd4:	ldr	x9, [sp, #8]
  410cd8:	ldr	x0, [x9]
  410cdc:	blr	x8
  410ce0:	ldr	x8, [sp, #8]
  410ce4:	ldr	x8, [x8, #8]
  410ce8:	str	x8, [sp, #8]
  410cec:	b	410cc4 <__fxstatat@plt+0xd854>
  410cf0:	ldr	x8, [sp, #16]
  410cf4:	add	x8, x8, #0x10
  410cf8:	str	x8, [sp, #16]
  410cfc:	b	410c9c <__fxstatat@plt+0xd82c>
  410d00:	ldur	x8, [x29, #-8]
  410d04:	ldr	x8, [x8]
  410d08:	str	x8, [sp, #16]
  410d0c:	ldr	x8, [sp, #16]
  410d10:	ldur	x9, [x29, #-8]
  410d14:	ldr	x9, [x9, #8]
  410d18:	cmp	x8, x9
  410d1c:	b.cs	410d64 <__fxstatat@plt+0xd8f4>  // b.hs, b.nlast
  410d20:	ldr	x8, [sp, #16]
  410d24:	ldr	x8, [x8, #8]
  410d28:	str	x8, [sp, #8]
  410d2c:	ldr	x8, [sp, #8]
  410d30:	cbz	x8, 410d54 <__fxstatat@plt+0xd8e4>
  410d34:	ldr	x8, [sp, #8]
  410d38:	ldr	x8, [x8, #8]
  410d3c:	str	x8, [sp]
  410d40:	ldr	x0, [sp, #8]
  410d44:	bl	403140 <free@plt>
  410d48:	ldr	x8, [sp]
  410d4c:	str	x8, [sp, #8]
  410d50:	b	410d2c <__fxstatat@plt+0xd8bc>
  410d54:	ldr	x8, [sp, #16]
  410d58:	add	x8, x8, #0x10
  410d5c:	str	x8, [sp, #16]
  410d60:	b	410d0c <__fxstatat@plt+0xd89c>
  410d64:	ldur	x8, [x29, #-8]
  410d68:	ldr	x8, [x8, #72]
  410d6c:	str	x8, [sp, #8]
  410d70:	ldr	x8, [sp, #8]
  410d74:	cbz	x8, 410d98 <__fxstatat@plt+0xd928>
  410d78:	ldr	x8, [sp, #8]
  410d7c:	ldr	x8, [x8, #8]
  410d80:	str	x8, [sp]
  410d84:	ldr	x0, [sp, #8]
  410d88:	bl	403140 <free@plt>
  410d8c:	ldr	x8, [sp]
  410d90:	str	x8, [sp, #8]
  410d94:	b	410d70 <__fxstatat@plt+0xd900>
  410d98:	ldur	x8, [x29, #-8]
  410d9c:	ldr	x0, [x8]
  410da0:	bl	403140 <free@plt>
  410da4:	ldur	x0, [x29, #-8]
  410da8:	bl	403140 <free@plt>
  410dac:	ldp	x29, x30, [sp, #32]
  410db0:	add	sp, sp, #0x30
  410db4:	ret
  410db8:	sub	sp, sp, #0x90
  410dbc:	stp	x29, x30, [sp, #128]
  410dc0:	add	x29, sp, #0x80
  410dc4:	stur	x0, [x29, #-16]
  410dc8:	stur	x1, [x29, #-24]
  410dcc:	ldur	x0, [x29, #-24]
  410dd0:	ldur	x8, [x29, #-16]
  410dd4:	ldr	x1, [x8, #40]
  410dd8:	bl	410ab4 <__fxstatat@plt+0xd644>
  410ddc:	str	x0, [sp, #8]
  410de0:	ldr	x8, [sp, #8]
  410de4:	cbnz	x8, 410df8 <__fxstatat@plt+0xd988>
  410de8:	mov	w8, wzr
  410dec:	and	w8, w8, #0x1
  410df0:	sturb	w8, [x29, #-1]
  410df4:	b	410fc8 <__fxstatat@plt+0xdb58>
  410df8:	ldr	x8, [sp, #8]
  410dfc:	ldur	x9, [x29, #-16]
  410e00:	ldr	x9, [x9, #16]
  410e04:	cmp	x8, x9
  410e08:	b.ne	410e1c <__fxstatat@plt+0xd9ac>  // b.any
  410e0c:	mov	w8, #0x1                   	// #1
  410e10:	and	w8, w8, #0x1
  410e14:	sturb	w8, [x29, #-1]
  410e18:	b	410fc8 <__fxstatat@plt+0xdb58>
  410e1c:	add	x8, sp, #0x18
  410e20:	str	x8, [sp, #16]
  410e24:	ldr	x0, [sp, #8]
  410e28:	mov	x1, #0x10                  	// #16
  410e2c:	bl	402f40 <calloc@plt>
  410e30:	ldr	x8, [sp, #16]
  410e34:	str	x0, [x8]
  410e38:	ldr	x8, [sp, #16]
  410e3c:	ldr	x8, [x8]
  410e40:	cbnz	x8, 410e54 <__fxstatat@plt+0xd9e4>
  410e44:	mov	w8, wzr
  410e48:	and	w8, w8, #0x1
  410e4c:	sturb	w8, [x29, #-1]
  410e50:	b	410fc8 <__fxstatat@plt+0xdb58>
  410e54:	ldr	x8, [sp, #8]
  410e58:	ldr	x9, [sp, #16]
  410e5c:	mov	x10, #0x10                  	// #16
  410e60:	str	x8, [x9, #16]
  410e64:	ldr	x8, [sp, #16]
  410e68:	ldr	x8, [x8]
  410e6c:	ldr	x9, [sp, #8]
  410e70:	mul	x9, x10, x9
  410e74:	add	x8, x8, x9
  410e78:	ldr	x9, [sp, #16]
  410e7c:	str	x8, [x9, #8]
  410e80:	ldr	x8, [sp, #16]
  410e84:	str	xzr, [x8, #24]
  410e88:	ldr	x8, [sp, #16]
  410e8c:	str	xzr, [x8, #32]
  410e90:	ldur	x8, [x29, #-16]
  410e94:	ldr	x8, [x8, #40]
  410e98:	ldr	x9, [sp, #16]
  410e9c:	str	x8, [x9, #40]
  410ea0:	ldur	x8, [x29, #-16]
  410ea4:	ldr	x8, [x8, #48]
  410ea8:	ldr	x9, [sp, #16]
  410eac:	str	x8, [x9, #48]
  410eb0:	ldur	x8, [x29, #-16]
  410eb4:	ldr	x8, [x8, #56]
  410eb8:	ldr	x9, [sp, #16]
  410ebc:	str	x8, [x9, #56]
  410ec0:	ldur	x8, [x29, #-16]
  410ec4:	ldr	x8, [x8, #64]
  410ec8:	ldr	x9, [sp, #16]
  410ecc:	str	x8, [x9, #64]
  410ed0:	ldur	x8, [x29, #-16]
  410ed4:	ldr	x8, [x8, #72]
  410ed8:	ldr	x9, [sp, #16]
  410edc:	str	x8, [x9, #72]
  410ee0:	ldr	x0, [sp, #16]
  410ee4:	ldur	x1, [x29, #-16]
  410ee8:	mov	w11, wzr
  410eec:	and	w2, w11, #0x1
  410ef0:	bl	410fdc <__fxstatat@plt+0xdb6c>
  410ef4:	tbnz	w0, #0, 410efc <__fxstatat@plt+0xda8c>
  410ef8:	b	410f68 <__fxstatat@plt+0xdaf8>
  410efc:	ldur	x8, [x29, #-16]
  410f00:	ldr	x0, [x8]
  410f04:	bl	403140 <free@plt>
  410f08:	ldr	x8, [sp, #16]
  410f0c:	ldr	x8, [x8]
  410f10:	ldur	x9, [x29, #-16]
  410f14:	str	x8, [x9]
  410f18:	ldr	x8, [sp, #16]
  410f1c:	ldr	x8, [x8, #8]
  410f20:	ldur	x9, [x29, #-16]
  410f24:	str	x8, [x9, #8]
  410f28:	ldr	x8, [sp, #16]
  410f2c:	ldr	x8, [x8, #16]
  410f30:	ldur	x9, [x29, #-16]
  410f34:	str	x8, [x9, #16]
  410f38:	ldr	x8, [sp, #16]
  410f3c:	ldr	x8, [x8, #24]
  410f40:	ldur	x9, [x29, #-16]
  410f44:	str	x8, [x9, #24]
  410f48:	ldr	x8, [sp, #16]
  410f4c:	ldr	x8, [x8, #72]
  410f50:	ldur	x9, [x29, #-16]
  410f54:	str	x8, [x9, #72]
  410f58:	mov	w10, #0x1                   	// #1
  410f5c:	and	w10, w10, #0x1
  410f60:	sturb	w10, [x29, #-1]
  410f64:	b	410fc8 <__fxstatat@plt+0xdb58>
  410f68:	ldr	x8, [sp, #16]
  410f6c:	ldr	x8, [x8, #72]
  410f70:	ldur	x9, [x29, #-16]
  410f74:	str	x8, [x9, #72]
  410f78:	ldur	x0, [x29, #-16]
  410f7c:	ldr	x1, [sp, #16]
  410f80:	mov	w10, #0x1                   	// #1
  410f84:	and	w2, w10, #0x1
  410f88:	bl	410fdc <__fxstatat@plt+0xdb6c>
  410f8c:	tbnz	w0, #0, 410f94 <__fxstatat@plt+0xdb24>
  410f90:	b	410fac <__fxstatat@plt+0xdb3c>
  410f94:	ldur	x0, [x29, #-16]
  410f98:	ldr	x1, [sp, #16]
  410f9c:	mov	w8, wzr
  410fa0:	and	w2, w8, #0x1
  410fa4:	bl	410fdc <__fxstatat@plt+0xdb6c>
  410fa8:	tbnz	w0, #0, 410fb0 <__fxstatat@plt+0xdb40>
  410fac:	bl	403010 <abort@plt>
  410fb0:	ldr	x8, [sp, #16]
  410fb4:	ldr	x0, [x8]
  410fb8:	bl	403140 <free@plt>
  410fbc:	mov	w9, wzr
  410fc0:	and	w9, w9, #0x1
  410fc4:	sturb	w9, [x29, #-1]
  410fc8:	ldurb	w8, [x29, #-1]
  410fcc:	and	w0, w8, #0x1
  410fd0:	ldp	x29, x30, [sp, #128]
  410fd4:	add	sp, sp, #0x90
  410fd8:	ret
  410fdc:	sub	sp, sp, #0x60
  410fe0:	stp	x29, x30, [sp, #80]
  410fe4:	add	x29, sp, #0x50
  410fe8:	stur	x0, [x29, #-16]
  410fec:	stur	x1, [x29, #-24]
  410ff0:	and	w8, w2, #0x1
  410ff4:	sturb	w8, [x29, #-25]
  410ff8:	ldur	x9, [x29, #-24]
  410ffc:	ldr	x9, [x9]
  411000:	str	x9, [sp, #40]
  411004:	ldr	x8, [sp, #40]
  411008:	ldur	x9, [x29, #-24]
  41100c:	ldr	x9, [x9, #8]
  411010:	cmp	x8, x9
  411014:	b.cs	41119c <__fxstatat@plt+0xdd2c>  // b.hs, b.nlast
  411018:	ldr	x8, [sp, #40]
  41101c:	ldr	x8, [x8]
  411020:	cbz	x8, 41118c <__fxstatat@plt+0xdd1c>
  411024:	ldr	x8, [sp, #40]
  411028:	ldr	x8, [x8, #8]
  41102c:	str	x8, [sp, #32]
  411030:	ldr	x8, [sp, #32]
  411034:	cbz	x8, 4110c0 <__fxstatat@plt+0xdc50>
  411038:	ldr	x8, [sp, #32]
  41103c:	ldr	x8, [x8]
  411040:	str	x8, [sp, #16]
  411044:	ldur	x0, [x29, #-16]
  411048:	ldr	x1, [sp, #16]
  41104c:	bl	410388 <__fxstatat@plt+0xcf18>
  411050:	str	x0, [sp, #8]
  411054:	ldr	x8, [sp, #32]
  411058:	ldr	x8, [x8, #8]
  41105c:	str	x8, [sp, #24]
  411060:	ldr	x8, [sp, #8]
  411064:	ldr	x8, [x8]
  411068:	cbz	x8, 41108c <__fxstatat@plt+0xdc1c>
  41106c:	ldr	x8, [sp, #8]
  411070:	ldr	x8, [x8, #8]
  411074:	ldr	x9, [sp, #32]
  411078:	str	x8, [x9, #8]
  41107c:	ldr	x8, [sp, #32]
  411080:	ldr	x9, [sp, #8]
  411084:	str	x8, [x9, #8]
  411088:	b	4110b4 <__fxstatat@plt+0xdc44>
  41108c:	ldr	x8, [sp, #16]
  411090:	ldr	x9, [sp, #8]
  411094:	str	x8, [x9]
  411098:	ldur	x8, [x29, #-16]
  41109c:	ldr	x9, [x8, #24]
  4110a0:	add	x9, x9, #0x1
  4110a4:	str	x9, [x8, #24]
  4110a8:	ldur	x0, [x29, #-16]
  4110ac:	ldr	x1, [sp, #32]
  4110b0:	bl	4119c4 <__fxstatat@plt+0xe554>
  4110b4:	ldr	x8, [sp, #24]
  4110b8:	str	x8, [sp, #32]
  4110bc:	b	411030 <__fxstatat@plt+0xdbc0>
  4110c0:	ldr	x8, [sp, #40]
  4110c4:	ldr	x8, [x8]
  4110c8:	str	x8, [sp, #16]
  4110cc:	ldr	x8, [sp, #40]
  4110d0:	mov	x9, xzr
  4110d4:	str	x9, [x8, #8]
  4110d8:	ldurb	w10, [x29, #-25]
  4110dc:	tbnz	w10, #0, 4110e4 <__fxstatat@plt+0xdc74>
  4110e0:	b	4110e8 <__fxstatat@plt+0xdc78>
  4110e4:	b	41118c <__fxstatat@plt+0xdd1c>
  4110e8:	ldur	x0, [x29, #-16]
  4110ec:	ldr	x1, [sp, #16]
  4110f0:	bl	410388 <__fxstatat@plt+0xcf18>
  4110f4:	str	x0, [sp, #8]
  4110f8:	ldr	x8, [sp, #8]
  4110fc:	ldr	x8, [x8]
  411100:	cbz	x8, 411154 <__fxstatat@plt+0xdce4>
  411104:	ldur	x0, [x29, #-16]
  411108:	bl	4115d4 <__fxstatat@plt+0xe164>
  41110c:	str	x0, [sp]
  411110:	ldr	x8, [sp]
  411114:	cbnz	x8, 411128 <__fxstatat@plt+0xdcb8>
  411118:	mov	w8, wzr
  41111c:	and	w8, w8, #0x1
  411120:	sturb	w8, [x29, #-1]
  411124:	b	4111a8 <__fxstatat@plt+0xdd38>
  411128:	ldr	x8, [sp, #16]
  41112c:	ldr	x9, [sp]
  411130:	str	x8, [x9]
  411134:	ldr	x8, [sp, #8]
  411138:	ldr	x8, [x8, #8]
  41113c:	ldr	x9, [sp]
  411140:	str	x8, [x9, #8]
  411144:	ldr	x8, [sp]
  411148:	ldr	x9, [sp, #8]
  41114c:	str	x8, [x9, #8]
  411150:	b	411170 <__fxstatat@plt+0xdd00>
  411154:	ldr	x8, [sp, #16]
  411158:	ldr	x9, [sp, #8]
  41115c:	str	x8, [x9]
  411160:	ldur	x8, [x29, #-16]
  411164:	ldr	x9, [x8, #24]
  411168:	add	x9, x9, #0x1
  41116c:	str	x9, [x8, #24]
  411170:	ldr	x8, [sp, #40]
  411174:	mov	x9, xzr
  411178:	str	x9, [x8]
  41117c:	ldur	x8, [x29, #-24]
  411180:	ldr	x9, [x8, #24]
  411184:	subs	x9, x9, #0x1
  411188:	str	x9, [x8, #24]
  41118c:	ldr	x8, [sp, #40]
  411190:	add	x8, x8, #0x10
  411194:	str	x8, [sp, #40]
  411198:	b	411004 <__fxstatat@plt+0xdb94>
  41119c:	mov	w8, #0x1                   	// #1
  4111a0:	and	w8, w8, #0x1
  4111a4:	sturb	w8, [x29, #-1]
  4111a8:	ldurb	w8, [x29, #-1]
  4111ac:	and	w0, w8, #0x1
  4111b0:	ldp	x29, x30, [sp, #80]
  4111b4:	add	sp, sp, #0x60
  4111b8:	ret
  4111bc:	sub	sp, sp, #0x60
  4111c0:	stp	x29, x30, [sp, #80]
  4111c4:	add	x29, sp, #0x50
  4111c8:	stur	x0, [x29, #-16]
  4111cc:	stur	x1, [x29, #-24]
  4111d0:	stur	x2, [x29, #-32]
  4111d4:	ldur	x8, [x29, #-24]
  4111d8:	cbnz	x8, 4111e0 <__fxstatat@plt+0xdd70>
  4111dc:	bl	403010 <abort@plt>
  4111e0:	ldur	x0, [x29, #-16]
  4111e4:	ldur	x1, [x29, #-24]
  4111e8:	add	x2, sp, #0x20
  4111ec:	mov	w8, wzr
  4111f0:	and	w3, w8, #0x1
  4111f4:	bl	41141c <__fxstatat@plt+0xdfac>
  4111f8:	str	x0, [sp, #40]
  4111fc:	cbz	x0, 41121c <__fxstatat@plt+0xddac>
  411200:	ldur	x8, [x29, #-32]
  411204:	cbz	x8, 411214 <__fxstatat@plt+0xdda4>
  411208:	ldr	x8, [sp, #40]
  41120c:	ldur	x9, [x29, #-32]
  411210:	str	x8, [x9]
  411214:	stur	wzr, [x29, #-4]
  411218:	b	41140c <__fxstatat@plt+0xdf9c>
  41121c:	ldur	x8, [x29, #-16]
  411220:	ldr	x8, [x8, #24]
  411224:	ucvtf	s0, x8
  411228:	ldur	x8, [x29, #-16]
  41122c:	ldr	x8, [x8, #40]
  411230:	ldr	s1, [x8, #8]
  411234:	ldur	x8, [x29, #-16]
  411238:	ldr	x8, [x8, #16]
  41123c:	ucvtf	s2, x8
  411240:	fmul	s1, s1, s2
  411244:	fcmp	s0, s1
  411248:	cset	w9, gt
  41124c:	tbnz	w9, #0, 411254 <__fxstatat@plt+0xdde4>
  411250:	b	411368 <__fxstatat@plt+0xdef8>
  411254:	ldur	x0, [x29, #-16]
  411258:	bl	410944 <__fxstatat@plt+0xd4d4>
  41125c:	ldur	x8, [x29, #-16]
  411260:	ldr	x8, [x8, #24]
  411264:	ucvtf	s0, x8
  411268:	ldur	x8, [x29, #-16]
  41126c:	ldr	x8, [x8, #40]
  411270:	ldr	s1, [x8, #8]
  411274:	ldur	x8, [x29, #-16]
  411278:	ldr	x8, [x8, #16]
  41127c:	ucvtf	s2, x8
  411280:	fmul	s1, s1, s2
  411284:	fcmp	s0, s1
  411288:	cset	w9, gt
  41128c:	tbnz	w9, #0, 411294 <__fxstatat@plt+0xde24>
  411290:	b	411368 <__fxstatat@plt+0xdef8>
  411294:	ldur	x8, [x29, #-16]
  411298:	ldr	x8, [x8, #40]
  41129c:	str	x8, [sp, #24]
  4112a0:	ldr	x8, [sp, #24]
  4112a4:	ldrb	w9, [x8, #16]
  4112a8:	tbnz	w9, #0, 4112b0 <__fxstatat@plt+0xde40>
  4112ac:	b	4112d0 <__fxstatat@plt+0xde60>
  4112b0:	ldur	x8, [x29, #-16]
  4112b4:	ldr	x8, [x8, #16]
  4112b8:	ucvtf	s0, x8
  4112bc:	ldr	x8, [sp, #24]
  4112c0:	ldr	s1, [x8, #12]
  4112c4:	fmul	s0, s0, s1
  4112c8:	str	s0, [sp, #4]
  4112cc:	b	4112f8 <__fxstatat@plt+0xde88>
  4112d0:	ldur	x8, [x29, #-16]
  4112d4:	ldr	x8, [x8, #16]
  4112d8:	ucvtf	s0, x8
  4112dc:	ldr	x8, [sp, #24]
  4112e0:	ldr	s1, [x8, #12]
  4112e4:	fmul	s0, s0, s1
  4112e8:	ldr	x8, [sp, #24]
  4112ec:	ldr	s1, [x8, #8]
  4112f0:	fmul	s0, s0, s1
  4112f4:	str	s0, [sp, #4]
  4112f8:	ldr	s0, [sp, #4]
  4112fc:	str	s0, [sp, #20]
  411300:	ldr	s0, [sp, #20]
  411304:	mov	w8, #0x5f800000            	// #1602224128
  411308:	fmov	s1, w8
  41130c:	fcmp	s1, s0
  411310:	cset	w8, ls  // ls = plast
  411314:	tbnz	w8, #0, 41131c <__fxstatat@plt+0xdeac>
  411318:	b	411328 <__fxstatat@plt+0xdeb8>
  41131c:	mov	w8, #0xffffffff            	// #-1
  411320:	stur	w8, [x29, #-4]
  411324:	b	41140c <__fxstatat@plt+0xdf9c>
  411328:	ldur	x0, [x29, #-16]
  41132c:	ldr	s0, [sp, #20]
  411330:	fcvtzu	x1, s0
  411334:	bl	410db8 <__fxstatat@plt+0xd948>
  411338:	tbnz	w0, #0, 411348 <__fxstatat@plt+0xded8>
  41133c:	mov	w8, #0xffffffff            	// #-1
  411340:	stur	w8, [x29, #-4]
  411344:	b	41140c <__fxstatat@plt+0xdf9c>
  411348:	ldur	x0, [x29, #-16]
  41134c:	ldur	x1, [x29, #-24]
  411350:	add	x2, sp, #0x20
  411354:	mov	w8, wzr
  411358:	and	w3, w8, #0x1
  41135c:	bl	41141c <__fxstatat@plt+0xdfac>
  411360:	cbz	x0, 411368 <__fxstatat@plt+0xdef8>
  411364:	bl	403010 <abort@plt>
  411368:	ldr	x8, [sp, #32]
  41136c:	ldr	x8, [x8]
  411370:	cbz	x8, 4113d8 <__fxstatat@plt+0xdf68>
  411374:	ldur	x0, [x29, #-16]
  411378:	bl	4115d4 <__fxstatat@plt+0xe164>
  41137c:	str	x0, [sp, #8]
  411380:	ldr	x8, [sp, #8]
  411384:	cbnz	x8, 411394 <__fxstatat@plt+0xdf24>
  411388:	mov	w8, #0xffffffff            	// #-1
  41138c:	stur	w8, [x29, #-4]
  411390:	b	41140c <__fxstatat@plt+0xdf9c>
  411394:	ldur	x8, [x29, #-24]
  411398:	ldr	x9, [sp, #8]
  41139c:	str	x8, [x9]
  4113a0:	ldr	x8, [sp, #32]
  4113a4:	ldr	x8, [x8, #8]
  4113a8:	ldr	x9, [sp, #8]
  4113ac:	str	x8, [x9, #8]
  4113b0:	ldr	x8, [sp, #8]
  4113b4:	ldr	x9, [sp, #32]
  4113b8:	str	x8, [x9, #8]
  4113bc:	ldur	x8, [x29, #-16]
  4113c0:	ldr	x9, [x8, #32]
  4113c4:	add	x9, x9, #0x1
  4113c8:	str	x9, [x8, #32]
  4113cc:	mov	w10, #0x1                   	// #1
  4113d0:	stur	w10, [x29, #-4]
  4113d4:	b	41140c <__fxstatat@plt+0xdf9c>
  4113d8:	ldur	x8, [x29, #-24]
  4113dc:	ldr	x9, [sp, #32]
  4113e0:	str	x8, [x9]
  4113e4:	ldur	x8, [x29, #-16]
  4113e8:	ldr	x9, [x8, #32]
  4113ec:	add	x9, x9, #0x1
  4113f0:	str	x9, [x8, #32]
  4113f4:	ldur	x8, [x29, #-16]
  4113f8:	ldr	x9, [x8, #24]
  4113fc:	add	x9, x9, #0x1
  411400:	str	x9, [x8, #24]
  411404:	mov	w10, #0x1                   	// #1
  411408:	stur	w10, [x29, #-4]
  41140c:	ldur	w0, [x29, #-4]
  411410:	ldp	x29, x30, [sp, #80]
  411414:	add	sp, sp, #0x60
  411418:	ret
  41141c:	sub	sp, sp, #0x70
  411420:	stp	x29, x30, [sp, #96]
  411424:	add	x29, sp, #0x60
  411428:	stur	x0, [x29, #-16]
  41142c:	stur	x1, [x29, #-24]
  411430:	stur	x2, [x29, #-32]
  411434:	and	w8, w3, #0x1
  411438:	sturb	w8, [x29, #-33]
  41143c:	ldur	x0, [x29, #-16]
  411440:	ldur	x1, [x29, #-24]
  411444:	bl	410388 <__fxstatat@plt+0xcf18>
  411448:	str	x0, [sp, #48]
  41144c:	ldr	x9, [sp, #48]
  411450:	ldur	x10, [x29, #-32]
  411454:	str	x9, [x10]
  411458:	ldr	x9, [sp, #48]
  41145c:	ldr	x9, [x9]
  411460:	cbnz	x9, 411470 <__fxstatat@plt+0xe000>
  411464:	mov	x8, xzr
  411468:	stur	x8, [x29, #-8]
  41146c:	b	4115c4 <__fxstatat@plt+0xe154>
  411470:	ldur	x8, [x29, #-24]
  411474:	ldr	x9, [sp, #48]
  411478:	ldr	x9, [x9]
  41147c:	cmp	x8, x9
  411480:	b.eq	4114a4 <__fxstatat@plt+0xe034>  // b.none
  411484:	ldur	x8, [x29, #-16]
  411488:	ldr	x8, [x8, #56]
  41148c:	ldur	x0, [x29, #-24]
  411490:	ldr	x9, [sp, #48]
  411494:	ldr	x1, [x9]
  411498:	blr	x8
  41149c:	tbnz	w0, #0, 4114a4 <__fxstatat@plt+0xe034>
  4114a0:	b	41150c <__fxstatat@plt+0xe09c>
  4114a4:	ldr	x8, [sp, #48]
  4114a8:	ldr	x8, [x8]
  4114ac:	str	x8, [sp, #32]
  4114b0:	ldurb	w9, [x29, #-33]
  4114b4:	tbnz	w9, #0, 4114bc <__fxstatat@plt+0xe04c>
  4114b8:	b	411500 <__fxstatat@plt+0xe090>
  4114bc:	ldr	x8, [sp, #48]
  4114c0:	ldr	x8, [x8, #8]
  4114c4:	cbz	x8, 4114f4 <__fxstatat@plt+0xe084>
  4114c8:	ldr	x8, [sp, #48]
  4114cc:	ldr	x8, [x8, #8]
  4114d0:	str	x8, [sp, #24]
  4114d4:	ldr	x8, [sp, #48]
  4114d8:	ldr	x9, [sp, #24]
  4114dc:	ldr	q0, [x9]
  4114e0:	str	q0, [x8]
  4114e4:	ldur	x0, [x29, #-16]
  4114e8:	ldr	x1, [sp, #24]
  4114ec:	bl	4119c4 <__fxstatat@plt+0xe554>
  4114f0:	b	411500 <__fxstatat@plt+0xe090>
  4114f4:	ldr	x8, [sp, #48]
  4114f8:	mov	x9, xzr
  4114fc:	str	x9, [x8]
  411500:	ldr	x8, [sp, #32]
  411504:	stur	x8, [x29, #-8]
  411508:	b	4115c4 <__fxstatat@plt+0xe154>
  41150c:	ldr	x8, [sp, #48]
  411510:	str	x8, [sp, #40]
  411514:	ldr	x8, [sp, #40]
  411518:	ldr	x8, [x8, #8]
  41151c:	cbz	x8, 4115bc <__fxstatat@plt+0xe14c>
  411520:	ldur	x8, [x29, #-24]
  411524:	ldr	x9, [sp, #40]
  411528:	ldr	x9, [x9, #8]
  41152c:	ldr	x9, [x9]
  411530:	cmp	x8, x9
  411534:	b.eq	41155c <__fxstatat@plt+0xe0ec>  // b.none
  411538:	ldur	x8, [x29, #-16]
  41153c:	ldr	x8, [x8, #56]
  411540:	ldur	x0, [x29, #-24]
  411544:	ldr	x9, [sp, #40]
  411548:	ldr	x9, [x9, #8]
  41154c:	ldr	x1, [x9]
  411550:	blr	x8
  411554:	tbnz	w0, #0, 41155c <__fxstatat@plt+0xe0ec>
  411558:	b	4115ac <__fxstatat@plt+0xe13c>
  41155c:	ldr	x8, [sp, #40]
  411560:	ldr	x8, [x8, #8]
  411564:	ldr	x8, [x8]
  411568:	str	x8, [sp, #16]
  41156c:	ldurb	w9, [x29, #-33]
  411570:	tbnz	w9, #0, 411578 <__fxstatat@plt+0xe108>
  411574:	b	4115a0 <__fxstatat@plt+0xe130>
  411578:	ldr	x8, [sp, #40]
  41157c:	ldr	x8, [x8, #8]
  411580:	str	x8, [sp, #8]
  411584:	ldr	x8, [sp, #8]
  411588:	ldr	x8, [x8, #8]
  41158c:	ldr	x9, [sp, #40]
  411590:	str	x8, [x9, #8]
  411594:	ldur	x0, [x29, #-16]
  411598:	ldr	x1, [sp, #8]
  41159c:	bl	4119c4 <__fxstatat@plt+0xe554>
  4115a0:	ldr	x8, [sp, #16]
  4115a4:	stur	x8, [x29, #-8]
  4115a8:	b	4115c4 <__fxstatat@plt+0xe154>
  4115ac:	ldr	x8, [sp, #40]
  4115b0:	ldr	x8, [x8, #8]
  4115b4:	str	x8, [sp, #40]
  4115b8:	b	411514 <__fxstatat@plt+0xe0a4>
  4115bc:	mov	x8, xzr
  4115c0:	stur	x8, [x29, #-8]
  4115c4:	ldur	x0, [x29, #-8]
  4115c8:	ldp	x29, x30, [sp, #96]
  4115cc:	add	sp, sp, #0x70
  4115d0:	ret
  4115d4:	sub	sp, sp, #0x20
  4115d8:	stp	x29, x30, [sp, #16]
  4115dc:	add	x29, sp, #0x10
  4115e0:	str	x0, [sp, #8]
  4115e4:	ldr	x8, [sp, #8]
  4115e8:	ldr	x8, [x8, #72]
  4115ec:	cbz	x8, 411610 <__fxstatat@plt+0xe1a0>
  4115f0:	ldr	x8, [sp, #8]
  4115f4:	ldr	x8, [x8, #72]
  4115f8:	str	x8, [sp]
  4115fc:	ldr	x8, [sp]
  411600:	ldr	x8, [x8, #8]
  411604:	ldr	x9, [sp, #8]
  411608:	str	x8, [x9, #72]
  41160c:	b	41161c <__fxstatat@plt+0xe1ac>
  411610:	mov	x0, #0x10                  	// #16
  411614:	bl	402e40 <malloc@plt>
  411618:	str	x0, [sp]
  41161c:	ldr	x0, [sp]
  411620:	ldp	x29, x30, [sp, #16]
  411624:	add	sp, sp, #0x20
  411628:	ret
  41162c:	sub	sp, sp, #0x40
  411630:	stp	x29, x30, [sp, #48]
  411634:	add	x29, sp, #0x30
  411638:	mov	w8, #0xffffffff            	// #-1
  41163c:	add	x2, sp, #0x18
  411640:	stur	x0, [x29, #-8]
  411644:	stur	x1, [x29, #-16]
  411648:	ldur	x0, [x29, #-8]
  41164c:	ldur	x1, [x29, #-16]
  411650:	str	w8, [sp, #16]
  411654:	bl	4111bc <__fxstatat@plt+0xdd4c>
  411658:	str	w0, [sp, #20]
  41165c:	ldr	w8, [sp, #20]
  411660:	ldr	w9, [sp, #16]
  411664:	cmp	w8, w9
  411668:	b.ne	411678 <__fxstatat@plt+0xe208>  // b.any
  41166c:	mov	x8, xzr
  411670:	str	x8, [sp, #8]
  411674:	b	41169c <__fxstatat@plt+0xe22c>
  411678:	ldr	w8, [sp, #20]
  41167c:	cbnz	w8, 41168c <__fxstatat@plt+0xe21c>
  411680:	ldr	x8, [sp, #24]
  411684:	str	x8, [sp]
  411688:	b	411694 <__fxstatat@plt+0xe224>
  41168c:	ldur	x8, [x29, #-16]
  411690:	str	x8, [sp]
  411694:	ldr	x8, [sp]
  411698:	str	x8, [sp, #8]
  41169c:	ldr	x8, [sp, #8]
  4116a0:	mov	x0, x8
  4116a4:	ldp	x29, x30, [sp, #48]
  4116a8:	add	sp, sp, #0x40
  4116ac:	ret
  4116b0:	sub	sp, sp, #0x60
  4116b4:	stp	x29, x30, [sp, #80]
  4116b8:	add	x29, sp, #0x50
  4116bc:	add	x2, sp, #0x28
  4116c0:	stur	x0, [x29, #-16]
  4116c4:	stur	x1, [x29, #-24]
  4116c8:	ldur	x0, [x29, #-16]
  4116cc:	ldur	x1, [x29, #-24]
  4116d0:	mov	w8, #0x1                   	// #1
  4116d4:	and	w3, w8, #0x1
  4116d8:	bl	41141c <__fxstatat@plt+0xdfac>
  4116dc:	stur	x0, [x29, #-32]
  4116e0:	ldur	x9, [x29, #-32]
  4116e4:	cbnz	x9, 4116f4 <__fxstatat@plt+0xe284>
  4116e8:	mov	x8, xzr
  4116ec:	stur	x8, [x29, #-8]
  4116f0:	b	411860 <__fxstatat@plt+0xe3f0>
  4116f4:	ldur	x8, [x29, #-16]
  4116f8:	ldr	x9, [x8, #32]
  4116fc:	subs	x9, x9, #0x1
  411700:	str	x9, [x8, #32]
  411704:	ldr	x8, [sp, #40]
  411708:	ldr	x8, [x8]
  41170c:	cbnz	x8, 411858 <__fxstatat@plt+0xe3e8>
  411710:	ldur	x8, [x29, #-16]
  411714:	ldr	x9, [x8, #24]
  411718:	subs	x9, x9, #0x1
  41171c:	str	x9, [x8, #24]
  411720:	ldur	x8, [x29, #-16]
  411724:	ldr	x8, [x8, #24]
  411728:	ucvtf	s0, x8
  41172c:	ldur	x8, [x29, #-16]
  411730:	ldr	x8, [x8, #40]
  411734:	ldr	s1, [x8]
  411738:	ldur	x8, [x29, #-16]
  41173c:	ldr	x8, [x8, #16]
  411740:	ucvtf	s2, x8
  411744:	fmul	s1, s1, s2
  411748:	fcmp	s0, s1
  41174c:	cset	w10, mi  // mi = first
  411750:	tbnz	w10, #0, 411758 <__fxstatat@plt+0xe2e8>
  411754:	b	411858 <__fxstatat@plt+0xe3e8>
  411758:	ldur	x0, [x29, #-16]
  41175c:	bl	410944 <__fxstatat@plt+0xd4d4>
  411760:	ldur	x8, [x29, #-16]
  411764:	ldr	x8, [x8, #24]
  411768:	ucvtf	s0, x8
  41176c:	ldur	x8, [x29, #-16]
  411770:	ldr	x8, [x8, #40]
  411774:	ldr	s1, [x8]
  411778:	ldur	x8, [x29, #-16]
  41177c:	ldr	x8, [x8, #16]
  411780:	ucvtf	s2, x8
  411784:	fmul	s1, s1, s2
  411788:	fcmp	s0, s1
  41178c:	cset	w9, mi  // mi = first
  411790:	tbnz	w9, #0, 411798 <__fxstatat@plt+0xe328>
  411794:	b	411858 <__fxstatat@plt+0xe3e8>
  411798:	ldur	x8, [x29, #-16]
  41179c:	ldr	x8, [x8, #40]
  4117a0:	str	x8, [sp, #32]
  4117a4:	ldr	x8, [sp, #32]
  4117a8:	ldrb	w9, [x8, #16]
  4117ac:	tbnz	w9, #0, 4117b4 <__fxstatat@plt+0xe344>
  4117b0:	b	4117d4 <__fxstatat@plt+0xe364>
  4117b4:	ldur	x8, [x29, #-16]
  4117b8:	ldr	x8, [x8, #16]
  4117bc:	ucvtf	s0, x8
  4117c0:	ldr	x8, [sp, #32]
  4117c4:	ldr	s1, [x8, #4]
  4117c8:	fmul	s0, s0, s1
  4117cc:	str	s0, [sp, #4]
  4117d0:	b	4117fc <__fxstatat@plt+0xe38c>
  4117d4:	ldur	x8, [x29, #-16]
  4117d8:	ldr	x8, [x8, #16]
  4117dc:	ucvtf	s0, x8
  4117e0:	ldr	x8, [sp, #32]
  4117e4:	ldr	s1, [x8, #4]
  4117e8:	fmul	s0, s0, s1
  4117ec:	ldr	x8, [sp, #32]
  4117f0:	ldr	s1, [x8, #8]
  4117f4:	fmul	s0, s0, s1
  4117f8:	str	s0, [sp, #4]
  4117fc:	ldr	s0, [sp, #4]
  411800:	fcvtzu	x8, s0
  411804:	str	x8, [sp, #24]
  411808:	ldur	x0, [x29, #-16]
  41180c:	ldr	x1, [sp, #24]
  411810:	bl	410db8 <__fxstatat@plt+0xd948>
  411814:	tbnz	w0, #0, 411858 <__fxstatat@plt+0xe3e8>
  411818:	ldur	x8, [x29, #-16]
  41181c:	ldr	x8, [x8, #72]
  411820:	str	x8, [sp, #16]
  411824:	ldr	x8, [sp, #16]
  411828:	cbz	x8, 41184c <__fxstatat@plt+0xe3dc>
  41182c:	ldr	x8, [sp, #16]
  411830:	ldr	x8, [x8, #8]
  411834:	str	x8, [sp, #8]
  411838:	ldr	x0, [sp, #16]
  41183c:	bl	403140 <free@plt>
  411840:	ldr	x8, [sp, #8]
  411844:	str	x8, [sp, #16]
  411848:	b	411824 <__fxstatat@plt+0xe3b4>
  41184c:	ldur	x8, [x29, #-16]
  411850:	mov	x9, xzr
  411854:	str	x9, [x8, #72]
  411858:	ldur	x8, [x29, #-32]
  41185c:	stur	x8, [x29, #-8]
  411860:	ldur	x0, [x29, #-8]
  411864:	ldp	x29, x30, [sp, #80]
  411868:	add	sp, sp, #0x60
  41186c:	ret
  411870:	sub	sp, sp, #0x20
  411874:	stp	x29, x30, [sp, #16]
  411878:	add	x29, sp, #0x10
  41187c:	str	x0, [sp, #8]
  411880:	ldr	x8, [sp, #8]
  411884:	cmp	x8, #0xa
  411888:	b.cs	411894 <__fxstatat@plt+0xe424>  // b.hs, b.nlast
  41188c:	mov	x8, #0xa                   	// #10
  411890:	str	x8, [sp, #8]
  411894:	ldr	x8, [sp, #8]
  411898:	orr	x8, x8, #0x1
  41189c:	str	x8, [sp, #8]
  4118a0:	ldr	x8, [sp, #8]
  4118a4:	mov	x9, #0xffffffffffffffff    	// #-1
  4118a8:	mov	w10, #0x0                   	// #0
  4118ac:	cmp	x9, x8
  4118b0:	str	w10, [sp, #4]
  4118b4:	b.eq	4118c8 <__fxstatat@plt+0xe458>  // b.none
  4118b8:	ldr	x0, [sp, #8]
  4118bc:	bl	4118f4 <__fxstatat@plt+0xe484>
  4118c0:	eor	w8, w0, #0x1
  4118c4:	str	w8, [sp, #4]
  4118c8:	ldr	w8, [sp, #4]
  4118cc:	tbnz	w8, #0, 4118d4 <__fxstatat@plt+0xe464>
  4118d0:	b	4118e4 <__fxstatat@plt+0xe474>
  4118d4:	ldr	x8, [sp, #8]
  4118d8:	add	x8, x8, #0x2
  4118dc:	str	x8, [sp, #8]
  4118e0:	b	4118a0 <__fxstatat@plt+0xe430>
  4118e4:	ldr	x0, [sp, #8]
  4118e8:	ldp	x29, x30, [sp, #16]
  4118ec:	add	sp, sp, #0x20
  4118f0:	ret
  4118f4:	sub	sp, sp, #0x20
  4118f8:	mov	x8, #0x3                   	// #3
  4118fc:	str	x0, [sp, #24]
  411900:	str	x8, [sp, #16]
  411904:	ldr	x8, [sp, #16]
  411908:	ldr	x9, [sp, #16]
  41190c:	mul	x8, x8, x9
  411910:	str	x8, [sp, #8]
  411914:	ldr	x8, [sp, #8]
  411918:	ldr	x9, [sp, #24]
  41191c:	mov	w10, #0x0                   	// #0
  411920:	cmp	x8, x9
  411924:	str	w10, [sp, #4]
  411928:	b.cs	41194c <__fxstatat@plt+0xe4dc>  // b.hs, b.nlast
  41192c:	ldr	x8, [sp, #24]
  411930:	ldr	x9, [sp, #16]
  411934:	udiv	x10, x8, x9
  411938:	mul	x9, x10, x9
  41193c:	subs	x8, x8, x9
  411940:	cmp	x8, #0x0
  411944:	cset	w11, ne  // ne = any
  411948:	str	w11, [sp, #4]
  41194c:	ldr	w8, [sp, #4]
  411950:	tbnz	w8, #0, 411958 <__fxstatat@plt+0xe4e8>
  411954:	b	41198c <__fxstatat@plt+0xe51c>
  411958:	ldr	x8, [sp, #16]
  41195c:	add	x8, x8, #0x1
  411960:	str	x8, [sp, #16]
  411964:	ldr	x8, [sp, #16]
  411968:	mov	x9, #0x4                   	// #4
  41196c:	mul	x8, x9, x8
  411970:	ldr	x9, [sp, #8]
  411974:	add	x8, x9, x8
  411978:	str	x8, [sp, #8]
  41197c:	ldr	x8, [sp, #16]
  411980:	add	x8, x8, #0x1
  411984:	str	x8, [sp, #16]
  411988:	b	411914 <__fxstatat@plt+0xe4a4>
  41198c:	ldr	x8, [sp, #24]
  411990:	ldr	x9, [sp, #16]
  411994:	udiv	x10, x8, x9
  411998:	mul	x9, x10, x9
  41199c:	subs	x8, x8, x9
  4119a0:	mov	w11, wzr
  4119a4:	mov	w12, #0x1                   	// #1
  4119a8:	cmp	x8, #0x0
  4119ac:	csel	w11, w12, w11, ne  // ne = any
  4119b0:	cmp	w11, #0x0
  4119b4:	cset	w11, ne  // ne = any
  4119b8:	and	w0, w11, #0x1
  4119bc:	add	sp, sp, #0x20
  4119c0:	ret
  4119c4:	sub	sp, sp, #0x10
  4119c8:	mov	x8, xzr
  4119cc:	str	x0, [sp, #8]
  4119d0:	str	x1, [sp]
  4119d4:	ldr	x9, [sp]
  4119d8:	str	x8, [x9]
  4119dc:	ldr	x8, [sp, #8]
  4119e0:	ldr	x8, [x8, #72]
  4119e4:	ldr	x9, [sp]
  4119e8:	str	x8, [x9, #8]
  4119ec:	ldr	x8, [sp]
  4119f0:	ldr	x9, [sp, #8]
  4119f4:	str	x8, [x9, #72]
  4119f8:	add	sp, sp, #0x10
  4119fc:	ret
  411a00:	sub	sp, sp, #0x30
  411a04:	stp	x29, x30, [sp, #32]
  411a08:	add	x29, sp, #0x20
  411a0c:	stur	x0, [x29, #-8]
  411a10:	str	x1, [sp, #16]
  411a14:	ldur	x8, [x29, #-8]
  411a18:	str	x8, [sp, #8]
  411a1c:	ldr	x8, [sp, #8]
  411a20:	ldr	x0, [x8]
  411a24:	ldr	x1, [sp, #16]
  411a28:	bl	41b01c <__fxstatat@plt+0x17bac>
  411a2c:	str	x0, [sp]
  411a30:	ldr	x8, [sp]
  411a34:	ldr	x9, [sp, #8]
  411a38:	ldr	x9, [x9, #8]
  411a3c:	eor	x8, x8, x9
  411a40:	ldr	x9, [sp, #16]
  411a44:	udiv	x10, x8, x9
  411a48:	mul	x9, x10, x9
  411a4c:	subs	x0, x8, x9
  411a50:	ldp	x29, x30, [sp, #32]
  411a54:	add	sp, sp, #0x30
  411a58:	ret
  411a5c:	sub	sp, sp, #0x20
  411a60:	str	x0, [sp, #24]
  411a64:	str	x1, [sp, #16]
  411a68:	ldr	x8, [sp, #24]
  411a6c:	str	x8, [sp, #8]
  411a70:	ldr	x8, [sp, #8]
  411a74:	ldr	x8, [x8, #8]
  411a78:	ldr	x9, [sp, #16]
  411a7c:	udiv	x10, x8, x9
  411a80:	mul	x9, x10, x9
  411a84:	subs	x0, x8, x9
  411a88:	add	sp, sp, #0x20
  411a8c:	ret
  411a90:	sub	sp, sp, #0x40
  411a94:	stp	x29, x30, [sp, #48]
  411a98:	add	x29, sp, #0x30
  411a9c:	stur	x0, [x29, #-8]
  411aa0:	stur	x1, [x29, #-16]
  411aa4:	ldur	x8, [x29, #-8]
  411aa8:	str	x8, [sp, #24]
  411aac:	ldur	x8, [x29, #-16]
  411ab0:	str	x8, [sp, #16]
  411ab4:	ldr	x8, [sp, #24]
  411ab8:	ldr	x8, [x8, #8]
  411abc:	ldr	x9, [sp, #16]
  411ac0:	ldr	x9, [x9, #8]
  411ac4:	mov	w10, #0x0                   	// #0
  411ac8:	cmp	x8, x9
  411acc:	str	w10, [sp, #12]
  411ad0:	b.ne	411b0c <__fxstatat@plt+0xe69c>  // b.any
  411ad4:	ldr	x8, [sp, #24]
  411ad8:	ldr	x8, [x8, #16]
  411adc:	ldr	x9, [sp, #16]
  411ae0:	ldr	x9, [x9, #16]
  411ae4:	mov	w10, #0x0                   	// #0
  411ae8:	cmp	x8, x9
  411aec:	str	w10, [sp, #12]
  411af0:	b.ne	411b0c <__fxstatat@plt+0xe69c>  // b.any
  411af4:	ldr	x8, [sp, #24]
  411af8:	ldr	x0, [x8]
  411afc:	ldr	x8, [sp, #16]
  411b00:	ldr	x1, [x8]
  411b04:	bl	4156fc <__fxstatat@plt+0x1228c>
  411b08:	str	w0, [sp, #12]
  411b0c:	ldr	w8, [sp, #12]
  411b10:	mov	w9, wzr
  411b14:	mov	w10, #0x1                   	// #1
  411b18:	tst	w8, #0x1
  411b1c:	csel	w8, w10, w9, ne  // ne = any
  411b20:	cmp	w8, #0x0
  411b24:	cset	w8, ne  // ne = any
  411b28:	and	w0, w8, #0x1
  411b2c:	ldp	x29, x30, [sp, #48]
  411b30:	add	sp, sp, #0x40
  411b34:	ret
  411b38:	sub	sp, sp, #0x40
  411b3c:	stp	x29, x30, [sp, #48]
  411b40:	add	x29, sp, #0x30
  411b44:	stur	x0, [x29, #-8]
  411b48:	stur	x1, [x29, #-16]
  411b4c:	ldur	x8, [x29, #-8]
  411b50:	str	x8, [sp, #24]
  411b54:	ldur	x8, [x29, #-16]
  411b58:	str	x8, [sp, #16]
  411b5c:	ldr	x8, [sp, #24]
  411b60:	ldr	x8, [x8, #8]
  411b64:	ldr	x9, [sp, #16]
  411b68:	ldr	x9, [x9, #8]
  411b6c:	mov	w10, #0x0                   	// #0
  411b70:	cmp	x8, x9
  411b74:	str	w10, [sp, #12]
  411b78:	b.ne	411bbc <__fxstatat@plt+0xe74c>  // b.any
  411b7c:	ldr	x8, [sp, #24]
  411b80:	ldr	x8, [x8, #16]
  411b84:	ldr	x9, [sp, #16]
  411b88:	ldr	x9, [x9, #16]
  411b8c:	mov	w10, #0x0                   	// #0
  411b90:	cmp	x8, x9
  411b94:	str	w10, [sp, #12]
  411b98:	b.ne	411bbc <__fxstatat@plt+0xe74c>  // b.any
  411b9c:	ldr	x8, [sp, #24]
  411ba0:	ldr	x0, [x8]
  411ba4:	ldr	x8, [sp, #16]
  411ba8:	ldr	x1, [x8]
  411bac:	bl	4030b0 <strcmp@plt>
  411bb0:	cmp	w0, #0x0
  411bb4:	cset	w9, eq  // eq = none
  411bb8:	str	w9, [sp, #12]
  411bbc:	ldr	w8, [sp, #12]
  411bc0:	mov	w9, #0x1                   	// #1
  411bc4:	mov	w10, wzr
  411bc8:	tst	w8, #0x1
  411bcc:	csel	w8, w9, w10, ne  // ne = any
  411bd0:	cmp	w8, #0x0
  411bd4:	cset	w8, ne  // ne = any
  411bd8:	and	w0, w8, #0x1
  411bdc:	ldp	x29, x30, [sp, #48]
  411be0:	add	sp, sp, #0x40
  411be4:	ret
  411be8:	sub	sp, sp, #0x20
  411bec:	stp	x29, x30, [sp, #16]
  411bf0:	add	x29, sp, #0x10
  411bf4:	str	x0, [sp, #8]
  411bf8:	ldr	x8, [sp, #8]
  411bfc:	str	x8, [sp]
  411c00:	ldr	x8, [sp]
  411c04:	ldr	x0, [x8]
  411c08:	bl	403140 <free@plt>
  411c0c:	ldr	x0, [sp]
  411c10:	bl	403140 <free@plt>
  411c14:	ldp	x29, x30, [sp, #16]
  411c18:	add	sp, sp, #0x20
  411c1c:	ret
  411c20:	sub	sp, sp, #0x70
  411c24:	stp	x29, x30, [sp, #96]
  411c28:	add	x29, sp, #0x60
  411c2c:	mov	x8, xzr
  411c30:	mov	w9, #0x0                   	// #0
  411c34:	stur	x0, [x29, #-16]
  411c38:	stur	x1, [x29, #-24]
  411c3c:	stur	x2, [x29, #-32]
  411c40:	stur	x3, [x29, #-40]
  411c44:	str	x8, [sp, #48]
  411c48:	ldur	x8, [x29, #-16]
  411c4c:	str	x8, [sp, #40]
  411c50:	ldur	x8, [x29, #-16]
  411c54:	str	x8, [sp, #32]
  411c58:	strb	w9, [sp, #30]
  411c5c:	ldr	x8, [sp, #32]
  411c60:	add	x9, x8, #0x1
  411c64:	str	x9, [sp, #32]
  411c68:	ldrb	w10, [x8]
  411c6c:	strb	w10, [sp, #31]
  411c70:	cbz	w10, 411e08 <__fxstatat@plt+0xe998>
  411c74:	ldr	x8, [sp, #32]
  411c78:	ldrb	w9, [x8]
  411c7c:	cmp	w9, #0x2f
  411c80:	b.ne	411c9c <__fxstatat@plt+0xe82c>  // b.any
  411c84:	ldrb	w8, [sp, #31]
  411c88:	cmp	w8, #0x2f
  411c8c:	b.eq	411c98 <__fxstatat@plt+0xe828>  // b.none
  411c90:	ldr	x8, [sp, #32]
  411c94:	str	x8, [sp, #48]
  411c98:	b	411e04 <__fxstatat@plt+0xe994>
  411c9c:	ldrb	w8, [sp, #31]
  411ca0:	cmp	w8, #0x2f
  411ca4:	b.ne	411e04 <__fxstatat@plt+0xe994>  // b.any
  411ca8:	ldr	x8, [sp, #32]
  411cac:	ldrb	w9, [x8]
  411cb0:	cbz	w9, 411e04 <__fxstatat@plt+0xe994>
  411cb4:	ldr	x8, [sp, #48]
  411cb8:	cbz	x8, 411e04 <__fxstatat@plt+0xe994>
  411cbc:	ldr	x8, [sp, #48]
  411cc0:	ldr	x9, [sp, #40]
  411cc4:	subs	x8, x8, x9
  411cc8:	cmp	x8, #0x1
  411ccc:	b.ne	411ce0 <__fxstatat@plt+0xe870>  // b.any
  411cd0:	ldr	x8, [sp, #40]
  411cd4:	ldrb	w9, [x8]
  411cd8:	cmp	w9, #0x2e
  411cdc:	b.eq	411dfc <__fxstatat@plt+0xe98c>  // b.none
  411ce0:	str	wzr, [sp, #24]
  411ce4:	str	wzr, [sp, #20]
  411ce8:	ldr	x8, [sp, #48]
  411cec:	mov	w9, #0x0                   	// #0
  411cf0:	strb	w9, [x8]
  411cf4:	ldr	x8, [sp, #48]
  411cf8:	ldr	x10, [sp, #40]
  411cfc:	subs	x8, x8, x10
  411d00:	cmp	x8, #0x2
  411d04:	b.ne	411d34 <__fxstatat@plt+0xe8c4>  // b.any
  411d08:	ldr	x8, [sp, #40]
  411d0c:	ldrb	w9, [x8]
  411d10:	cmp	w9, #0x2e
  411d14:	b.ne	411d34 <__fxstatat@plt+0xe8c4>  // b.any
  411d18:	ldr	x8, [sp, #40]
  411d1c:	ldrb	w9, [x8, #1]
  411d20:	cmp	w9, #0x2e
  411d24:	b.ne	411d34 <__fxstatat@plt+0xe8c4>  // b.any
  411d28:	mov	w8, #0x0                   	// #0
  411d2c:	strb	w8, [sp, #30]
  411d30:	b	411d6c <__fxstatat@plt+0xe8fc>
  411d34:	ldur	x8, [x29, #-32]
  411d38:	ldur	x0, [x29, #-16]
  411d3c:	ldr	x1, [sp, #40]
  411d40:	ldur	x2, [x29, #-40]
  411d44:	blr	x8
  411d48:	cmp	w0, #0x0
  411d4c:	cset	w9, ge  // ge = tcont
  411d50:	tbnz	w9, #0, 411d64 <__fxstatat@plt+0xe8f4>
  411d54:	bl	403380 <__errno_location@plt>
  411d58:	ldr	w8, [x0]
  411d5c:	str	w8, [sp, #24]
  411d60:	b	411d6c <__fxstatat@plt+0xe8fc>
  411d64:	mov	w8, #0x1                   	// #1
  411d68:	strb	w8, [sp, #30]
  411d6c:	ldrb	w8, [sp, #30]
  411d70:	tbnz	w8, #0, 411d78 <__fxstatat@plt+0xe908>
  411d74:	b	411d84 <__fxstatat@plt+0xe914>
  411d78:	ldr	w8, [sp, #20]
  411d7c:	orr	w8, w8, #0x1
  411d80:	str	w8, [sp, #20]
  411d84:	ldur	x0, [x29, #-24]
  411d88:	ldr	x1, [sp, #40]
  411d8c:	ldr	w2, [sp, #20]
  411d90:	mov	x8, xzr
  411d94:	mov	x3, x8
  411d98:	bl	415de4 <__fxstatat@plt+0x12974>
  411d9c:	str	w0, [sp, #16]
  411da0:	ldr	w9, [sp, #16]
  411da4:	mov	w10, #0xffffffff            	// #-1
  411da8:	cmp	w9, w10
  411dac:	b.eq	411dbc <__fxstatat@plt+0xe94c>  // b.none
  411db0:	ldr	x8, [sp, #48]
  411db4:	mov	w9, #0x2f                  	// #47
  411db8:	strb	w9, [x8]
  411dbc:	ldr	w8, [sp, #16]
  411dc0:	cbz	w8, 411dfc <__fxstatat@plt+0xe98c>
  411dc4:	ldr	w8, [sp, #24]
  411dc8:	cbz	w8, 411df0 <__fxstatat@plt+0xe980>
  411dcc:	bl	403380 <__errno_location@plt>
  411dd0:	ldr	w8, [x0]
  411dd4:	cmp	w8, #0x2
  411dd8:	b.ne	411df0 <__fxstatat@plt+0xe980>  // b.any
  411ddc:	ldr	w8, [sp, #24]
  411de0:	str	w8, [sp, #12]
  411de4:	bl	403380 <__errno_location@plt>
  411de8:	ldr	w8, [sp, #12]
  411dec:	str	w8, [x0]
  411df0:	ldrsw	x8, [sp, #16]
  411df4:	stur	x8, [x29, #-8]
  411df8:	b	411e18 <__fxstatat@plt+0xe9a8>
  411dfc:	ldr	x8, [sp, #32]
  411e00:	str	x8, [sp, #40]
  411e04:	b	411c5c <__fxstatat@plt+0xe7ec>
  411e08:	ldr	x8, [sp, #40]
  411e0c:	ldur	x9, [x29, #-16]
  411e10:	subs	x8, x8, x9
  411e14:	stur	x8, [x29, #-8]
  411e18:	ldur	x0, [x29, #-8]
  411e1c:	ldp	x29, x30, [sp, #96]
  411e20:	add	sp, sp, #0x70
  411e24:	ret
  411e28:	sub	sp, sp, #0x180
  411e2c:	stp	x29, x30, [sp, #352]
  411e30:	str	x28, [sp, #368]
  411e34:	add	x29, sp, #0x160
  411e38:	ldr	w8, [x29, #32]
  411e3c:	ldrb	w9, [x29, #40]
  411e40:	mov	w10, #0x1                   	// #1
  411e44:	stur	x0, [x29, #-16]
  411e48:	stur	x1, [x29, #-24]
  411e4c:	stur	x2, [x29, #-32]
  411e50:	stur	x3, [x29, #-40]
  411e54:	stur	w4, [x29, #-44]
  411e58:	stur	x5, [x29, #-56]
  411e5c:	stur	w6, [x29, #-60]
  411e60:	stur	w7, [x29, #-64]
  411e64:	stur	w8, [x29, #-68]
  411e68:	and	w8, w9, w10
  411e6c:	sturb	w8, [x29, #-69]
  411e70:	ldur	x11, [x29, #-16]
  411e74:	ldrb	w8, [x11]
  411e78:	cmp	w8, #0x2f
  411e7c:	b.ne	411e8c <__fxstatat@plt+0xea1c>  // b.any
  411e80:	mov	w8, wzr
  411e84:	str	w8, [sp, #92]
  411e88:	b	411e98 <__fxstatat@plt+0xea28>
  411e8c:	ldur	x0, [x29, #-24]
  411e90:	bl	415da4 <__fxstatat@plt+0x12934>
  411e94:	str	w0, [sp, #92]
  411e98:	ldr	w8, [sp, #92]
  411e9c:	stur	w8, [x29, #-76]
  411ea0:	ldur	w8, [x29, #-76]
  411ea4:	cbnz	w8, 4122a4 <__fxstatat@plt+0xee34>
  411ea8:	stur	xzr, [x29, #-88]
  411eac:	mov	w8, #0x2                   	// #2
  411eb0:	stur	w8, [x29, #-92]
  411eb4:	ldur	x9, [x29, #-32]
  411eb8:	cbz	x9, 411f10 <__fxstatat@plt+0xeaa0>
  411ebc:	ldur	x0, [x29, #-16]
  411ec0:	ldur	x1, [x29, #-24]
  411ec4:	ldur	x2, [x29, #-32]
  411ec8:	ldur	x3, [x29, #-40]
  411ecc:	bl	411c20 <__fxstatat@plt+0xe7b0>
  411ed0:	stur	x0, [x29, #-88]
  411ed4:	ldur	x8, [x29, #-88]
  411ed8:	cmp	x8, #0x0
  411edc:	cset	w9, ge  // ge = tcont
  411ee0:	tbnz	w9, #0, 411f10 <__fxstatat@plt+0xeaa0>
  411ee4:	ldur	x8, [x29, #-88]
  411ee8:	mov	x9, #0xffffffffffffffff    	// #-1
  411eec:	cmp	x8, x9
  411ef0:	b.ge	411f04 <__fxstatat@plt+0xea94>  // b.tcont
  411ef4:	mov	w8, #0x1                   	// #1
  411ef8:	and	w8, w8, #0x1
  411efc:	sturb	w8, [x29, #-1]
  411f00:	b	4122f0 <__fxstatat@plt+0xee80>
  411f04:	bl	403380 <__errno_location@plt>
  411f08:	ldr	w8, [x0]
  411f0c:	stur	w8, [x29, #-76]
  411f10:	ldur	x8, [x29, #-88]
  411f14:	mov	x9, xzr
  411f18:	cmp	x9, x8
  411f1c:	cset	w10, gt
  411f20:	tbnz	w10, #0, 4122a4 <__fxstatat@plt+0xee34>
  411f24:	ldur	w8, [x29, #-64]
  411f28:	mov	w9, #0xffffffff            	// #-1
  411f2c:	mov	w10, #0x0                   	// #0
  411f30:	cmp	w8, w9
  411f34:	str	w10, [sp, #88]
  411f38:	b.ne	411f50 <__fxstatat@plt+0xeae0>  // b.any
  411f3c:	ldur	w8, [x29, #-68]
  411f40:	mov	w9, #0xffffffff            	// #-1
  411f44:	cmp	w8, w9
  411f48:	cset	w8, eq  // eq = none
  411f4c:	str	w8, [sp, #88]
  411f50:	ldr	w8, [sp, #88]
  411f54:	mov	w9, #0x1                   	// #1
  411f58:	and	w8, w8, w9
  411f5c:	sturb	w8, [x29, #-93]
  411f60:	ldur	w8, [x29, #-60]
  411f64:	and	w8, w8, #0xc00
  411f68:	ldur	w9, [x29, #-44]
  411f6c:	and	w9, w9, #0x200
  411f70:	orr	w8, w8, w9
  411f74:	cmp	w8, #0x0
  411f78:	cset	w8, eq  // eq = none
  411f7c:	and	w8, w8, #0x1
  411f80:	sturb	w8, [x29, #-94]
  411f84:	ldur	w8, [x29, #-44]
  411f88:	stur	w8, [x29, #-100]
  411f8c:	ldurb	w8, [x29, #-93]
  411f90:	tbnz	w8, #0, 411fa4 <__fxstatat@plt+0xeb34>
  411f94:	ldur	w8, [x29, #-100]
  411f98:	and	w8, w8, #0xffffffc0
  411f9c:	stur	w8, [x29, #-100]
  411fa0:	b	411fbc <__fxstatat@plt+0xeb4c>
  411fa4:	ldurb	w8, [x29, #-94]
  411fa8:	tbnz	w8, #0, 411fbc <__fxstatat@plt+0xeb4c>
  411fac:	ldur	w8, [x29, #-100]
  411fb0:	mov	w9, #0xffffffed            	// #-19
  411fb4:	and	w8, w8, w9
  411fb8:	stur	w8, [x29, #-100]
  411fbc:	ldur	x8, [x29, #-16]
  411fc0:	ldur	x9, [x29, #-88]
  411fc4:	add	x0, x8, x9
  411fc8:	ldur	w1, [x29, #-100]
  411fcc:	bl	403410 <mkdir@plt>
  411fd0:	cbnz	w0, 412048 <__fxstatat@plt+0xebd8>
  411fd4:	ldur	w8, [x29, #-44]
  411fd8:	ldur	w9, [x29, #-60]
  411fdc:	and	w8, w8, w9
  411fe0:	tst	w8, #0x1ff
  411fe4:	cset	w8, eq  // eq = none
  411fe8:	mov	w9, #0x1                   	// #1
  411fec:	and	w8, w8, w9
  411ff0:	sturb	w8, [x29, #-101]
  411ff4:	ldur	x10, [x29, #-56]
  411ff8:	ldur	x0, [x29, #-16]
  411ffc:	ldur	x1, [x29, #-40]
  412000:	str	w9, [sp, #84]
  412004:	blr	x10
  412008:	ldurb	w8, [x29, #-93]
  41200c:	and	w8, w8, #0x1
  412010:	ldurb	w9, [x29, #-94]
  412014:	and	w9, w9, #0x1
  412018:	and	w8, w8, w9
  41201c:	ldurb	w9, [x29, #-101]
  412020:	and	w9, w9, #0x1
  412024:	tst	w8, w9
  412028:	cset	w8, ne  // ne = any
  41202c:	ldr	w9, [sp, #84]
  412030:	and	w8, w8, w9
  412034:	sturb	w8, [x29, #-69]
  412038:	ldur	w8, [x29, #-92]
  41203c:	orr	w8, w8, #0x1
  412040:	stur	w8, [x29, #-92]
  412044:	b	41205c <__fxstatat@plt+0xebec>
  412048:	bl	403380 <__errno_location@plt>
  41204c:	ldr	w8, [x0]
  412050:	stur	w8, [x29, #-76]
  412054:	mov	w8, #0xffffffff            	// #-1
  412058:	stur	w8, [x29, #-100]
  41205c:	ldurb	w8, [x29, #-69]
  412060:	tbnz	w8, #0, 412068 <__fxstatat@plt+0xebf8>
  412064:	b	412154 <__fxstatat@plt+0xece4>
  412068:	ldur	w8, [x29, #-76]
  41206c:	cbnz	w8, 412080 <__fxstatat@plt+0xec10>
  412070:	mov	w8, #0x1                   	// #1
  412074:	and	w8, w8, #0x1
  412078:	sturb	w8, [x29, #-1]
  41207c:	b	4122f0 <__fxstatat@plt+0xee80>
  412080:	ldur	w8, [x29, #-76]
  412084:	cmp	w8, #0x2
  412088:	b.eq	412150 <__fxstatat@plt+0xece0>  // b.none
  41208c:	ldur	x8, [x29, #-32]
  412090:	cbz	x8, 412150 <__fxstatat@plt+0xece0>
  412094:	ldur	x8, [x29, #-16]
  412098:	ldur	x9, [x29, #-88]
  41209c:	add	x0, x8, x9
  4120a0:	add	x1, sp, #0x78
  4120a4:	bl	41dc68 <__fxstatat@plt+0x1a7f8>
  4120a8:	cbnz	w0, 4120d0 <__fxstatat@plt+0xec60>
  4120ac:	ldr	w8, [sp, #136]
  4120b0:	and	w8, w8, #0xf000
  4120b4:	cmp	w8, #0x4, lsl #12
  4120b8:	b.ne	4120cc <__fxstatat@plt+0xec5c>  // b.any
  4120bc:	mov	w8, #0x1                   	// #1
  4120c0:	and	w8, w8, #0x1
  4120c4:	sturb	w8, [x29, #-1]
  4120c8:	b	4122f0 <__fxstatat@plt+0xee80>
  4120cc:	b	412150 <__fxstatat@plt+0xece0>
  4120d0:	ldur	w8, [x29, #-76]
  4120d4:	cmp	w8, #0x11
  4120d8:	b.ne	412150 <__fxstatat@plt+0xece0>  // b.any
  4120dc:	bl	403380 <__errno_location@plt>
  4120e0:	ldr	w8, [x0]
  4120e4:	cmp	w8, #0x2
  4120e8:	b.eq	412150 <__fxstatat@plt+0xece0>  // b.none
  4120ec:	bl	403380 <__errno_location@plt>
  4120f0:	ldr	w8, [x0]
  4120f4:	cmp	w8, #0x14
  4120f8:	b.eq	412150 <__fxstatat@plt+0xece0>  // b.none
  4120fc:	bl	403380 <__errno_location@plt>
  412100:	ldr	w1, [x0]
  412104:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  412108:	add	x0, x0, #0xef5
  41210c:	str	w1, [sp, #80]
  412110:	bl	4033f0 <gettext@plt>
  412114:	ldur	x8, [x29, #-16]
  412118:	str	x0, [sp, #72]
  41211c:	mov	x0, x8
  412120:	bl	415060 <__fxstatat@plt+0x11bf0>
  412124:	mov	w9, wzr
  412128:	str	x0, [sp, #64]
  41212c:	mov	w0, w9
  412130:	ldr	w1, [sp, #80]
  412134:	ldr	x2, [sp, #72]
  412138:	ldr	x3, [sp, #64]
  41213c:	bl	402c30 <error@plt>
  412140:	mov	w9, wzr
  412144:	and	w9, w9, #0x1
  412148:	sturb	w9, [x29, #-1]
  41214c:	b	4122f0 <__fxstatat@plt+0xee80>
  412150:	b	4122a4 <__fxstatat@plt+0xee34>
  412154:	ldur	x0, [x29, #-24]
  412158:	ldur	x8, [x29, #-16]
  41215c:	ldur	x9, [x29, #-88]
  412160:	add	x1, x8, x9
  412164:	ldur	w2, [x29, #-92]
  412168:	add	x3, sp, #0x70
  41216c:	bl	415de4 <__fxstatat@plt+0x12974>
  412170:	str	w0, [sp, #108]
  412174:	ldr	w10, [sp, #108]
  412178:	mov	w11, #0xffffffff            	// #-1
  41217c:	cmp	w10, w11
  412180:	b.ge	412194 <__fxstatat@plt+0xed24>  // b.tcont
  412184:	mov	w8, #0x1                   	// #1
  412188:	and	w8, w8, #0x1
  41218c:	sturb	w8, [x29, #-1]
  412190:	b	4122f0 <__fxstatat@plt+0xee80>
  412194:	ldr	w8, [sp, #108]
  412198:	cmp	w8, #0x0
  41219c:	cset	w8, eq  // eq = none
  4121a0:	and	w8, w8, #0x1
  4121a4:	strb	w8, [sp, #107]
  4121a8:	ldrb	w8, [sp, #107]
  4121ac:	tbnz	w8, #0, 4121b4 <__fxstatat@plt+0xed44>
  4121b0:	b	4121c4 <__fxstatat@plt+0xed54>
  4121b4:	adrp	x8, 41f000 <__fxstatat@plt+0x1bb90>
  4121b8:	add	x8, x8, #0x843
  4121bc:	str	x8, [sp, #56]
  4121c0:	b	4121d4 <__fxstatat@plt+0xed64>
  4121c4:	ldur	x8, [x29, #-16]
  4121c8:	ldur	x9, [x29, #-88]
  4121cc:	add	x8, x8, x9
  4121d0:	str	x8, [sp, #56]
  4121d4:	ldr	x8, [sp, #56]
  4121d8:	str	x8, [sp, #96]
  4121dc:	ldr	w0, [sp, #112]
  4121e0:	ldr	x1, [sp, #96]
  4121e4:	ldur	w2, [x29, #-100]
  4121e8:	ldur	w3, [x29, #-64]
  4121ec:	ldur	w4, [x29, #-68]
  4121f0:	ldur	w5, [x29, #-44]
  4121f4:	ldur	w6, [x29, #-60]
  4121f8:	bl	41b0e4 <__fxstatat@plt+0x17c74>
  4121fc:	cbnz	w0, 412210 <__fxstatat@plt+0xeda0>
  412200:	mov	w8, #0x1                   	// #1
  412204:	and	w8, w8, #0x1
  412208:	sturb	w8, [x29, #-1]
  41220c:	b	4122f0 <__fxstatat@plt+0xee80>
  412210:	ldur	w8, [x29, #-76]
  412214:	cbz	w8, 41223c <__fxstatat@plt+0xedcc>
  412218:	ldur	w8, [x29, #-76]
  41221c:	cmp	w8, #0x2
  412220:	b.eq	4122a4 <__fxstatat@plt+0xee34>  // b.none
  412224:	ldur	x8, [x29, #-32]
  412228:	cbz	x8, 4122a4 <__fxstatat@plt+0xee34>
  41222c:	bl	403380 <__errno_location@plt>
  412230:	ldr	w8, [x0]
  412234:	cmp	w8, #0x14
  412238:	b.eq	4122a4 <__fxstatat@plt+0xee34>  // b.none
  41223c:	bl	403380 <__errno_location@plt>
  412240:	ldr	w1, [x0]
  412244:	ldurb	w8, [x29, #-93]
  412248:	adrp	x9, 41f000 <__fxstatat@plt+0x1bb90>
  41224c:	add	x9, x9, #0xed8
  412250:	adrp	x10, 41e000 <__fxstatat@plt+0x1ab90>
  412254:	add	x10, x10, #0xfac
  412258:	tst	w8, #0x1
  41225c:	csel	x0, x10, x9, ne  // ne = any
  412260:	str	w1, [sp, #52]
  412264:	bl	4033f0 <gettext@plt>
  412268:	ldur	x9, [x29, #-16]
  41226c:	str	x0, [sp, #40]
  412270:	mov	x0, x9
  412274:	bl	415060 <__fxstatat@plt+0x11bf0>
  412278:	mov	w8, wzr
  41227c:	str	x0, [sp, #32]
  412280:	mov	w0, w8
  412284:	ldr	w1, [sp, #52]
  412288:	ldr	x2, [sp, #40]
  41228c:	ldr	x3, [sp, #32]
  412290:	bl	402c30 <error@plt>
  412294:	mov	w8, wzr
  412298:	and	w8, w8, #0x1
  41229c:	sturb	w8, [x29, #-1]
  4122a0:	b	4122f0 <__fxstatat@plt+0xee80>
  4122a4:	ldur	w1, [x29, #-76]
  4122a8:	adrp	x0, 41e000 <__fxstatat@plt+0x1ab90>
  4122ac:	add	x0, x0, #0xeda
  4122b0:	str	w1, [sp, #28]
  4122b4:	bl	4033f0 <gettext@plt>
  4122b8:	ldur	x8, [x29, #-16]
  4122bc:	str	x0, [sp, #16]
  4122c0:	mov	x0, x8
  4122c4:	bl	415060 <__fxstatat@plt+0x11bf0>
  4122c8:	mov	w9, wzr
  4122cc:	str	x0, [sp, #8]
  4122d0:	mov	w0, w9
  4122d4:	ldr	w1, [sp, #28]
  4122d8:	ldr	x2, [sp, #16]
  4122dc:	ldr	x3, [sp, #8]
  4122e0:	bl	402c30 <error@plt>
  4122e4:	mov	w9, wzr
  4122e8:	and	w9, w9, #0x1
  4122ec:	sturb	w9, [x29, #-1]
  4122f0:	ldurb	w8, [x29, #-1]
  4122f4:	and	w0, w8, #0x1
  4122f8:	ldr	x28, [sp, #368]
  4122fc:	ldp	x29, x30, [sp, #352]
  412300:	add	sp, sp, #0x180
  412304:	ret
  412308:	sub	sp, sp, #0xb0
  41230c:	stp	x29, x30, [sp, #160]
  412310:	add	x29, sp, #0xa0
  412314:	mov	w8, #0x30                  	// #48
  412318:	stur	x0, [x29, #-16]
  41231c:	stur	xzr, [x29, #-32]
  412320:	ldur	x9, [x29, #-16]
  412324:	ldrb	w10, [x9]
  412328:	cmp	w8, w10
  41232c:	b.gt	41243c <__fxstatat@plt+0xefcc>
  412330:	ldur	x8, [x29, #-16]
  412334:	ldrb	w9, [x8]
  412338:	cmp	w9, #0x38
  41233c:	b.ge	41243c <__fxstatat@plt+0xefcc>  // b.tcont
  412340:	stur	wzr, [x29, #-44]
  412344:	ldur	x8, [x29, #-16]
  412348:	stur	x8, [x29, #-40]
  41234c:	ldur	w8, [x29, #-44]
  412350:	mov	w9, #0x8                   	// #8
  412354:	mul	w8, w9, w8
  412358:	ldur	x10, [x29, #-40]
  41235c:	add	x11, x10, #0x1
  412360:	stur	x11, [x29, #-40]
  412364:	ldrb	w9, [x10]
  412368:	add	w8, w8, w9
  41236c:	subs	w8, w8, #0x30
  412370:	stur	w8, [x29, #-44]
  412374:	ldur	w8, [x29, #-44]
  412378:	mov	w9, #0xfff                 	// #4095
  41237c:	cmp	w9, w8
  412380:	b.cs	412390 <__fxstatat@plt+0xef20>  // b.hs, b.nlast
  412384:	mov	x8, xzr
  412388:	stur	x8, [x29, #-8]
  41238c:	b	41292c <__fxstatat@plt+0xf4bc>
  412390:	ldur	x8, [x29, #-40]
  412394:	ldrb	w9, [x8]
  412398:	mov	w10, #0x30                  	// #48
  41239c:	mov	w11, #0x0                   	// #0
  4123a0:	cmp	w10, w9
  4123a4:	str	w11, [sp, #56]
  4123a8:	b.gt	4123c0 <__fxstatat@plt+0xef50>
  4123ac:	ldur	x8, [x29, #-40]
  4123b0:	ldrb	w9, [x8]
  4123b4:	cmp	w9, #0x38
  4123b8:	cset	w9, lt  // lt = tstop
  4123bc:	str	w9, [sp, #56]
  4123c0:	ldr	w8, [sp, #56]
  4123c4:	tbnz	w8, #0, 41234c <__fxstatat@plt+0xeedc>
  4123c8:	ldur	x8, [x29, #-40]
  4123cc:	ldrb	w9, [x8]
  4123d0:	cbz	w9, 4123e0 <__fxstatat@plt+0xef70>
  4123d4:	mov	x8, xzr
  4123d8:	stur	x8, [x29, #-8]
  4123dc:	b	41292c <__fxstatat@plt+0xf4bc>
  4123e0:	ldur	w0, [x29, #-44]
  4123e4:	bl	41293c <__fxstatat@plt+0xf4cc>
  4123e8:	stur	w0, [x29, #-48]
  4123ec:	ldur	x8, [x29, #-40]
  4123f0:	ldur	x9, [x29, #-16]
  4123f4:	subs	x8, x8, x9
  4123f8:	cmp	x8, #0x5
  4123fc:	b.ge	412418 <__fxstatat@plt+0xefa8>  // b.tcont
  412400:	ldur	w8, [x29, #-48]
  412404:	and	w8, w8, #0xc00
  412408:	orr	w8, w8, #0x200
  41240c:	orr	w8, w8, #0x1ff
  412410:	str	w8, [sp, #52]
  412414:	b	412420 <__fxstatat@plt+0xefb0>
  412418:	mov	w8, #0xfff                 	// #4095
  41241c:	str	w8, [sp, #52]
  412420:	ldr	w8, [sp, #52]
  412424:	stur	w8, [x29, #-52]
  412428:	ldur	w0, [x29, #-48]
  41242c:	ldur	w1, [x29, #-52]
  412430:	bl	412950 <__fxstatat@plt+0xf4e0>
  412434:	stur	x0, [x29, #-8]
  412438:	b	41292c <__fxstatat@plt+0xf4bc>
  41243c:	mov	x8, #0x1                   	// #1
  412440:	stur	x8, [x29, #-64]
  412444:	ldur	x8, [x29, #-16]
  412448:	stur	x8, [x29, #-40]
  41244c:	ldur	x8, [x29, #-40]
  412450:	ldrb	w9, [x8]
  412454:	cbz	w9, 4124c0 <__fxstatat@plt+0xf050>
  412458:	ldur	x8, [x29, #-40]
  41245c:	ldrb	w9, [x8]
  412460:	mov	w10, #0x1                   	// #1
  412464:	cmp	w9, #0x3d
  412468:	str	w10, [sp, #48]
  41246c:	b.eq	41249c <__fxstatat@plt+0xf02c>  // b.none
  412470:	ldur	x8, [x29, #-40]
  412474:	ldrb	w9, [x8]
  412478:	mov	w10, #0x1                   	// #1
  41247c:	cmp	w9, #0x2b
  412480:	str	w10, [sp, #48]
  412484:	b.eq	41249c <__fxstatat@plt+0xf02c>  // b.none
  412488:	ldur	x8, [x29, #-40]
  41248c:	ldrb	w9, [x8]
  412490:	cmp	w9, #0x2d
  412494:	cset	w9, eq  // eq = none
  412498:	str	w9, [sp, #48]
  41249c:	ldr	w8, [sp, #48]
  4124a0:	and	w8, w8, #0x1
  4124a4:	ldur	x9, [x29, #-64]
  4124a8:	add	x9, x9, w8, sxtw
  4124ac:	stur	x9, [x29, #-64]
  4124b0:	ldur	x8, [x29, #-40]
  4124b4:	add	x8, x8, #0x1
  4124b8:	stur	x8, [x29, #-40]
  4124bc:	b	41244c <__fxstatat@plt+0xefdc>
  4124c0:	ldur	x0, [x29, #-64]
  4124c4:	mov	x1, #0x10                  	// #16
  4124c8:	bl	418f08 <__fxstatat@plt+0x15a98>
  4124cc:	stur	x0, [x29, #-24]
  4124d0:	ldur	x8, [x29, #-16]
  4124d4:	stur	x8, [x29, #-40]
  4124d8:	stur	wzr, [x29, #-68]
  4124dc:	ldur	x8, [x29, #-40]
  4124e0:	ldrb	w9, [x8]
  4124e4:	cmp	w9, #0x2b
  4124e8:	str	w9, [sp, #44]
  4124ec:	b.eq	4125a4 <__fxstatat@plt+0xf134>  // b.none
  4124f0:	b	4124f4 <__fxstatat@plt+0xf084>
  4124f4:	ldr	w8, [sp, #44]
  4124f8:	cmp	w8, #0x2d
  4124fc:	b.eq	4125a4 <__fxstatat@plt+0xf134>  // b.none
  412500:	b	412504 <__fxstatat@plt+0xf094>
  412504:	ldr	w8, [sp, #44]
  412508:	cmp	w8, #0x3d
  41250c:	b.eq	4125a4 <__fxstatat@plt+0xf134>  // b.none
  412510:	b	412514 <__fxstatat@plt+0xf0a4>
  412514:	ldr	w8, [sp, #44]
  412518:	cmp	w8, #0x61
  41251c:	b.eq	412594 <__fxstatat@plt+0xf124>  // b.none
  412520:	b	412524 <__fxstatat@plt+0xf0b4>
  412524:	ldr	w8, [sp, #44]
  412528:	cmp	w8, #0x67
  41252c:	b.eq	41256c <__fxstatat@plt+0xf0fc>  // b.none
  412530:	b	412534 <__fxstatat@plt+0xf0c4>
  412534:	ldr	w8, [sp, #44]
  412538:	cmp	w8, #0x6f
  41253c:	b.eq	412580 <__fxstatat@plt+0xf110>  // b.none
  412540:	b	412544 <__fxstatat@plt+0xf0d4>
  412544:	ldr	w8, [sp, #44]
  412548:	cmp	w8, #0x75
  41254c:	b.eq	412558 <__fxstatat@plt+0xf0e8>  // b.none
  412550:	b	412554 <__fxstatat@plt+0xf0e4>
  412554:	b	41291c <__fxstatat@plt+0xf4ac>
  412558:	ldur	w8, [x29, #-68]
  41255c:	mov	w9, #0x9c0                 	// #2496
  412560:	orr	w8, w8, w9
  412564:	stur	w8, [x29, #-68]
  412568:	b	4125a8 <__fxstatat@plt+0xf138>
  41256c:	ldur	w8, [x29, #-68]
  412570:	mov	w9, #0x438                 	// #1080
  412574:	orr	w8, w8, w9
  412578:	stur	w8, [x29, #-68]
  41257c:	b	4125a8 <__fxstatat@plt+0xf138>
  412580:	ldur	w8, [x29, #-68]
  412584:	mov	w9, #0x207                 	// #519
  412588:	orr	w8, w8, w9
  41258c:	stur	w8, [x29, #-68]
  412590:	b	4125a8 <__fxstatat@plt+0xf138>
  412594:	ldur	w8, [x29, #-68]
  412598:	orr	w8, w8, #0xfff
  41259c:	stur	w8, [x29, #-68]
  4125a0:	b	4125a8 <__fxstatat@plt+0xf138>
  4125a4:	b	4125b8 <__fxstatat@plt+0xf148>
  4125a8:	ldur	x8, [x29, #-40]
  4125ac:	add	x8, x8, #0x1
  4125b0:	stur	x8, [x29, #-40]
  4125b4:	b	4124dc <__fxstatat@plt+0xf06c>
  4125b8:	ldur	x8, [x29, #-40]
  4125bc:	add	x9, x8, #0x1
  4125c0:	stur	x9, [x29, #-40]
  4125c4:	ldrb	w10, [x8]
  4125c8:	sturb	w10, [x29, #-69]
  4125cc:	str	wzr, [sp, #80]
  4125d0:	mov	w10, #0x3                   	// #3
  4125d4:	strb	w10, [sp, #79]
  4125d8:	ldur	x8, [x29, #-40]
  4125dc:	ldrb	w10, [x8]
  4125e0:	subs	w10, w10, #0x30
  4125e4:	mov	w8, w10
  4125e8:	ubfx	x8, x8, #0, #32
  4125ec:	cmp	x8, #0x45
  4125f0:	str	x8, [sp, #32]
  4125f4:	b.hi	41271c <__fxstatat@plt+0xf2ac>  // b.pmore
  4125f8:	adrp	x8, 41f000 <__fxstatat@plt+0x1bb90>
  4125fc:	add	x8, x8, #0xf04
  412600:	ldr	x11, [sp, #32]
  412604:	ldrsw	x10, [x8, x11, lsl #2]
  412608:	add	x9, x8, x10
  41260c:	br	x9
  412610:	str	wzr, [sp, #60]
  412614:	ldr	w8, [sp, #60]
  412618:	mov	w9, #0x8                   	// #8
  41261c:	mul	w8, w9, w8
  412620:	ldur	x10, [x29, #-40]
  412624:	add	x11, x10, #0x1
  412628:	stur	x11, [x29, #-40]
  41262c:	ldrb	w9, [x10]
  412630:	add	w8, w8, w9
  412634:	subs	w8, w8, #0x30
  412638:	str	w8, [sp, #60]
  41263c:	ldr	w8, [sp, #60]
  412640:	mov	w9, #0xfff                 	// #4095
  412644:	cmp	w9, w8
  412648:	b.cs	412650 <__fxstatat@plt+0xf1e0>  // b.hs, b.nlast
  41264c:	b	41291c <__fxstatat@plt+0xf4ac>
  412650:	ldur	x8, [x29, #-40]
  412654:	ldrb	w9, [x8]
  412658:	mov	w10, #0x30                  	// #48
  41265c:	mov	w11, #0x0                   	// #0
  412660:	cmp	w10, w9
  412664:	str	w11, [sp, #28]
  412668:	b.gt	412680 <__fxstatat@plt+0xf210>
  41266c:	ldur	x8, [x29, #-40]
  412670:	ldrb	w9, [x8]
  412674:	cmp	w9, #0x38
  412678:	cset	w9, lt  // lt = tstop
  41267c:	str	w9, [sp, #28]
  412680:	ldr	w8, [sp, #28]
  412684:	tbnz	w8, #0, 412614 <__fxstatat@plt+0xf1a4>
  412688:	ldur	w8, [x29, #-68]
  41268c:	cbnz	w8, 4126ac <__fxstatat@plt+0xf23c>
  412690:	ldur	x8, [x29, #-40]
  412694:	ldrb	w9, [x8]
  412698:	cbz	w9, 4126b0 <__fxstatat@plt+0xf240>
  41269c:	ldur	x8, [x29, #-40]
  4126a0:	ldrb	w9, [x8]
  4126a4:	cmp	w9, #0x2c
  4126a8:	b.eq	4126b0 <__fxstatat@plt+0xf240>  // b.none
  4126ac:	b	41291c <__fxstatat@plt+0xf4ac>
  4126b0:	mov	w8, #0xfff                 	// #4095
  4126b4:	str	w8, [sp, #80]
  4126b8:	stur	w8, [x29, #-68]
  4126bc:	ldr	w0, [sp, #60]
  4126c0:	bl	41293c <__fxstatat@plt+0xf4cc>
  4126c4:	stur	w0, [x29, #-76]
  4126c8:	mov	w8, #0x1                   	// #1
  4126cc:	strb	w8, [sp, #79]
  4126d0:	b	4127dc <__fxstatat@plt+0xf36c>
  4126d4:	mov	w8, #0x1c0                 	// #448
  4126d8:	stur	w8, [x29, #-76]
  4126dc:	ldur	x9, [x29, #-40]
  4126e0:	add	x9, x9, #0x1
  4126e4:	stur	x9, [x29, #-40]
  4126e8:	b	4127dc <__fxstatat@plt+0xf36c>
  4126ec:	mov	w8, #0x38                  	// #56
  4126f0:	stur	w8, [x29, #-76]
  4126f4:	ldur	x9, [x29, #-40]
  4126f8:	add	x9, x9, #0x1
  4126fc:	stur	x9, [x29, #-40]
  412700:	b	4127dc <__fxstatat@plt+0xf36c>
  412704:	mov	w8, #0x7                   	// #7
  412708:	stur	w8, [x29, #-76]
  41270c:	ldur	x9, [x29, #-40]
  412710:	add	x9, x9, #0x1
  412714:	stur	x9, [x29, #-40]
  412718:	b	4127dc <__fxstatat@plt+0xf36c>
  41271c:	stur	wzr, [x29, #-76]
  412720:	mov	w8, #0x1                   	// #1
  412724:	strb	w8, [sp, #79]
  412728:	ldur	x8, [x29, #-40]
  41272c:	ldrb	w9, [x8]
  412730:	subs	w9, w9, #0x58
  412734:	mov	w8, w9
  412738:	ubfx	x8, x8, #0, #32
  41273c:	cmp	x8, #0x20
  412740:	str	x8, [sp, #16]
  412744:	b.hi	4127c8 <__fxstatat@plt+0xf358>  // b.pmore
  412748:	adrp	x8, 420000 <__fxstatat@plt+0x1cb90>
  41274c:	add	x8, x8, #0x1c
  412750:	ldr	x11, [sp, #16]
  412754:	ldrsw	x10, [x8, x11, lsl #2]
  412758:	add	x9, x8, x10
  41275c:	br	x9
  412760:	ldur	w8, [x29, #-76]
  412764:	mov	w9, #0x124                 	// #292
  412768:	orr	w8, w8, w9
  41276c:	stur	w8, [x29, #-76]
  412770:	b	4127cc <__fxstatat@plt+0xf35c>
  412774:	ldur	w8, [x29, #-76]
  412778:	mov	w9, #0x92                  	// #146
  41277c:	orr	w8, w8, w9
  412780:	stur	w8, [x29, #-76]
  412784:	b	4127cc <__fxstatat@plt+0xf35c>
  412788:	ldur	w8, [x29, #-76]
  41278c:	mov	w9, #0x49                  	// #73
  412790:	orr	w8, w8, w9
  412794:	stur	w8, [x29, #-76]
  412798:	b	4127cc <__fxstatat@plt+0xf35c>
  41279c:	mov	w8, #0x2                   	// #2
  4127a0:	strb	w8, [sp, #79]
  4127a4:	b	4127cc <__fxstatat@plt+0xf35c>
  4127a8:	ldur	w8, [x29, #-76]
  4127ac:	orr	w8, w8, #0xc00
  4127b0:	stur	w8, [x29, #-76]
  4127b4:	b	4127cc <__fxstatat@plt+0xf35c>
  4127b8:	ldur	w8, [x29, #-76]
  4127bc:	orr	w8, w8, #0x200
  4127c0:	stur	w8, [x29, #-76]
  4127c4:	b	4127cc <__fxstatat@plt+0xf35c>
  4127c8:	b	4127dc <__fxstatat@plt+0xf36c>
  4127cc:	ldur	x8, [x29, #-40]
  4127d0:	add	x8, x8, #0x1
  4127d4:	stur	x8, [x29, #-40]
  4127d8:	b	412728 <__fxstatat@plt+0xf2b8>
  4127dc:	ldur	x8, [x29, #-24]
  4127e0:	ldur	x9, [x29, #-32]
  4127e4:	add	x10, x9, #0x1
  4127e8:	stur	x10, [x29, #-32]
  4127ec:	mov	x10, #0x10                  	// #16
  4127f0:	mul	x9, x10, x9
  4127f4:	add	x8, x8, x9
  4127f8:	str	x8, [sp, #64]
  4127fc:	ldurb	w11, [x29, #-69]
  412800:	ldr	x8, [sp, #64]
  412804:	strb	w11, [x8]
  412808:	ldrb	w11, [sp, #79]
  41280c:	ldr	x8, [sp, #64]
  412810:	strb	w11, [x8, #1]
  412814:	ldur	w11, [x29, #-68]
  412818:	ldr	x8, [sp, #64]
  41281c:	str	w11, [x8, #4]
  412820:	ldur	w11, [x29, #-76]
  412824:	ldr	x8, [sp, #64]
  412828:	str	w11, [x8, #8]
  41282c:	ldr	w11, [sp, #80]
  412830:	cbz	w11, 412840 <__fxstatat@plt+0xf3d0>
  412834:	ldr	w8, [sp, #80]
  412838:	str	w8, [sp, #12]
  41283c:	b	41286c <__fxstatat@plt+0xf3fc>
  412840:	ldur	w8, [x29, #-68]
  412844:	cbz	w8, 41285c <__fxstatat@plt+0xf3ec>
  412848:	ldur	w8, [x29, #-68]
  41284c:	ldur	w9, [x29, #-76]
  412850:	and	w8, w8, w9
  412854:	str	w8, [sp, #8]
  412858:	b	412864 <__fxstatat@plt+0xf3f4>
  41285c:	ldur	w8, [x29, #-76]
  412860:	str	w8, [sp, #8]
  412864:	ldr	w8, [sp, #8]
  412868:	str	w8, [sp, #12]
  41286c:	ldr	w8, [sp, #12]
  412870:	ldr	x9, [sp, #64]
  412874:	str	w8, [x9, #12]
  412878:	ldur	x8, [x29, #-40]
  41287c:	ldrb	w9, [x8]
  412880:	mov	w10, #0x1                   	// #1
  412884:	cmp	w9, #0x3d
  412888:	str	w10, [sp, #4]
  41288c:	b.eq	4128bc <__fxstatat@plt+0xf44c>  // b.none
  412890:	ldur	x8, [x29, #-40]
  412894:	ldrb	w9, [x8]
  412898:	mov	w10, #0x1                   	// #1
  41289c:	cmp	w9, #0x2b
  4128a0:	str	w10, [sp, #4]
  4128a4:	b.eq	4128bc <__fxstatat@plt+0xf44c>  // b.none
  4128a8:	ldur	x8, [x29, #-40]
  4128ac:	ldrb	w9, [x8]
  4128b0:	cmp	w9, #0x2d
  4128b4:	cset	w9, eq  // eq = none
  4128b8:	str	w9, [sp, #4]
  4128bc:	ldr	w8, [sp, #4]
  4128c0:	tbnz	w8, #0, 4125b8 <__fxstatat@plt+0xf148>
  4128c4:	ldur	x8, [x29, #-40]
  4128c8:	ldrb	w9, [x8]
  4128cc:	cmp	w9, #0x2c
  4128d0:	b.eq	4128d8 <__fxstatat@plt+0xf468>  // b.none
  4128d4:	b	4128e8 <__fxstatat@plt+0xf478>
  4128d8:	ldur	x8, [x29, #-40]
  4128dc:	add	x8, x8, #0x1
  4128e0:	stur	x8, [x29, #-40]
  4128e4:	b	4124d8 <__fxstatat@plt+0xf068>
  4128e8:	ldur	x8, [x29, #-40]
  4128ec:	ldrb	w9, [x8]
  4128f0:	cbnz	w9, 41291c <__fxstatat@plt+0xf4ac>
  4128f4:	ldur	x8, [x29, #-24]
  4128f8:	ldur	x9, [x29, #-32]
  4128fc:	mov	x10, #0x10                  	// #16
  412900:	mul	x9, x10, x9
  412904:	add	x8, x8, x9
  412908:	mov	w11, #0x0                   	// #0
  41290c:	strb	w11, [x8, #1]
  412910:	ldur	x8, [x29, #-24]
  412914:	stur	x8, [x29, #-8]
  412918:	b	41292c <__fxstatat@plt+0xf4bc>
  41291c:	ldur	x0, [x29, #-24]
  412920:	bl	403140 <free@plt>
  412924:	mov	x8, xzr
  412928:	stur	x8, [x29, #-8]
  41292c:	ldur	x0, [x29, #-8]
  412930:	ldp	x29, x30, [sp, #160]
  412934:	add	sp, sp, #0xb0
  412938:	ret
  41293c:	sub	sp, sp, #0x10
  412940:	str	w0, [sp, #12]
  412944:	ldr	w0, [sp, #12]
  412948:	add	sp, sp, #0x10
  41294c:	ret
  412950:	sub	sp, sp, #0x30
  412954:	stp	x29, x30, [sp, #32]
  412958:	add	x29, sp, #0x20
  41295c:	mov	x8, #0x20                  	// #32
  412960:	mov	w9, #0x3d                  	// #61
  412964:	mov	w10, #0x1                   	// #1
  412968:	mov	w11, #0xfff                 	// #4095
  41296c:	mov	w12, #0x0                   	// #0
  412970:	stur	w0, [x29, #-4]
  412974:	stur	w1, [x29, #-8]
  412978:	mov	x0, x8
  41297c:	str	w9, [sp, #12]
  412980:	str	w10, [sp, #8]
  412984:	str	w11, [sp, #4]
  412988:	str	w12, [sp]
  41298c:	bl	418f54 <__fxstatat@plt+0x15ae4>
  412990:	str	x0, [sp, #16]
  412994:	ldr	x8, [sp, #16]
  412998:	ldr	w9, [sp, #12]
  41299c:	strb	w9, [x8]
  4129a0:	ldr	x8, [sp, #16]
  4129a4:	ldr	w10, [sp, #8]
  4129a8:	strb	w10, [x8, #1]
  4129ac:	ldr	x8, [sp, #16]
  4129b0:	ldr	w11, [sp, #4]
  4129b4:	str	w11, [x8, #4]
  4129b8:	ldur	w12, [x29, #-4]
  4129bc:	ldr	x8, [sp, #16]
  4129c0:	str	w12, [x8, #8]
  4129c4:	ldur	w12, [x29, #-8]
  4129c8:	ldr	x8, [sp, #16]
  4129cc:	str	w12, [x8, #12]
  4129d0:	ldr	x8, [sp, #16]
  4129d4:	ldr	w12, [sp]
  4129d8:	strb	w12, [x8, #17]
  4129dc:	ldr	x0, [sp, #16]
  4129e0:	ldp	x29, x30, [sp, #32]
  4129e4:	add	sp, sp, #0x30
  4129e8:	ret
  4129ec:	sub	sp, sp, #0xa0
  4129f0:	stp	x29, x30, [sp, #144]
  4129f4:	add	x29, sp, #0x90
  4129f8:	mov	x1, sp
  4129fc:	stur	x0, [x29, #-16]
  412a00:	ldur	x0, [x29, #-16]
  412a04:	bl	41dc68 <__fxstatat@plt+0x1a7f8>
  412a08:	cbz	w0, 412a18 <__fxstatat@plt+0xf5a8>
  412a0c:	mov	x8, xzr
  412a10:	stur	x8, [x29, #-8]
  412a14:	b	412a28 <__fxstatat@plt+0xf5b8>
  412a18:	ldr	w0, [sp, #16]
  412a1c:	mov	w1, #0xfff                 	// #4095
  412a20:	bl	412950 <__fxstatat@plt+0xf4e0>
  412a24:	stur	x0, [x29, #-8]
  412a28:	ldur	x0, [x29, #-8]
  412a2c:	ldp	x29, x30, [sp, #144]
  412a30:	add	sp, sp, #0xa0
  412a34:	ret
  412a38:	sub	sp, sp, #0x50
  412a3c:	mov	w8, #0x1                   	// #1
  412a40:	str	w0, [sp, #76]
  412a44:	and	w8, w1, w8
  412a48:	strb	w8, [sp, #75]
  412a4c:	str	w2, [sp, #68]
  412a50:	str	x3, [sp, #56]
  412a54:	str	x4, [sp, #48]
  412a58:	ldr	w8, [sp, #76]
  412a5c:	and	w8, w8, #0xfff
  412a60:	str	w8, [sp, #44]
  412a64:	str	wzr, [sp, #40]
  412a68:	ldr	x8, [sp, #56]
  412a6c:	ldrb	w9, [x8, #1]
  412a70:	cbz	w9, 412ca4 <__fxstatat@plt+0xf834>
  412a74:	ldr	x8, [sp, #56]
  412a78:	ldr	w9, [x8, #4]
  412a7c:	str	w9, [sp, #36]
  412a80:	ldrb	w9, [sp, #75]
  412a84:	mov	w10, #0xc00                 	// #3072
  412a88:	mov	w11, wzr
  412a8c:	tst	w9, #0x1
  412a90:	csel	w9, w10, w11, ne  // ne = any
  412a94:	ldr	x8, [sp, #56]
  412a98:	ldr	w10, [x8, #12]
  412a9c:	bic	w9, w9, w10
  412aa0:	str	w9, [sp, #32]
  412aa4:	ldr	x8, [sp, #56]
  412aa8:	ldr	w9, [x8, #8]
  412aac:	str	w9, [sp, #28]
  412ab0:	ldr	x8, [sp, #56]
  412ab4:	ldrb	w9, [x8, #1]
  412ab8:	cmp	w9, #0x1
  412abc:	str	w9, [sp, #20]
  412ac0:	b.eq	412ae8 <__fxstatat@plt+0xf678>  // b.none
  412ac4:	b	412ac8 <__fxstatat@plt+0xf658>
  412ac8:	ldr	w8, [sp, #20]
  412acc:	cmp	w8, #0x2
  412ad0:	b.eq	412b48 <__fxstatat@plt+0xf6d8>  // b.none
  412ad4:	b	412ad8 <__fxstatat@plt+0xf668>
  412ad8:	ldr	w8, [sp, #20]
  412adc:	cmp	w8, #0x3
  412ae0:	b.eq	412aec <__fxstatat@plt+0xf67c>  // b.none
  412ae4:	b	412b74 <__fxstatat@plt+0xf704>
  412ae8:	b	412b74 <__fxstatat@plt+0xf704>
  412aec:	ldr	w8, [sp, #44]
  412af0:	ldr	w9, [sp, #28]
  412af4:	and	w8, w9, w8
  412af8:	str	w8, [sp, #28]
  412afc:	ldr	w8, [sp, #28]
  412b00:	mov	w9, #0x124                 	// #292
  412b04:	mov	w10, wzr
  412b08:	tst	w8, w9
  412b0c:	csel	w8, w9, w10, ne  // ne = any
  412b10:	ldr	w9, [sp, #28]
  412b14:	mov	w11, #0x92                  	// #146
  412b18:	tst	w9, w11
  412b1c:	csel	w9, w11, w10, ne  // ne = any
  412b20:	orr	w8, w8, w9
  412b24:	ldr	w9, [sp, #28]
  412b28:	mov	w11, #0x49                  	// #73
  412b2c:	tst	w9, w11
  412b30:	csel	w9, w11, w10, ne  // ne = any
  412b34:	orr	w8, w8, w9
  412b38:	ldr	w9, [sp, #28]
  412b3c:	orr	w8, w9, w8
  412b40:	str	w8, [sp, #28]
  412b44:	b	412b74 <__fxstatat@plt+0xf704>
  412b48:	ldr	w8, [sp, #44]
  412b4c:	mov	w9, #0x49                  	// #73
  412b50:	and	w8, w8, w9
  412b54:	ldrb	w9, [sp, #75]
  412b58:	and	w9, w9, #0x1
  412b5c:	orr	w8, w8, w9
  412b60:	cbz	w8, 412b74 <__fxstatat@plt+0xf704>
  412b64:	ldr	w8, [sp, #28]
  412b68:	mov	w9, #0x49                  	// #73
  412b6c:	orr	w8, w8, w9
  412b70:	str	w8, [sp, #28]
  412b74:	ldr	w8, [sp, #36]
  412b78:	cbz	w8, 412b88 <__fxstatat@plt+0xf718>
  412b7c:	ldr	w8, [sp, #36]
  412b80:	str	w8, [sp, #16]
  412b84:	b	412b94 <__fxstatat@plt+0xf724>
  412b88:	ldr	w8, [sp, #68]
  412b8c:	mvn	w8, w8
  412b90:	str	w8, [sp, #16]
  412b94:	ldr	w8, [sp, #16]
  412b98:	ldr	w9, [sp, #32]
  412b9c:	bic	w8, w8, w9
  412ba0:	ldr	w9, [sp, #28]
  412ba4:	and	w8, w9, w8
  412ba8:	str	w8, [sp, #28]
  412bac:	ldr	x10, [sp, #56]
  412bb0:	ldrb	w8, [x10]
  412bb4:	cmp	w8, #0x2b
  412bb8:	str	w8, [sp, #12]
  412bbc:	b.eq	412c50 <__fxstatat@plt+0xf7e0>  // b.none
  412bc0:	b	412bc4 <__fxstatat@plt+0xf754>
  412bc4:	ldr	w8, [sp, #12]
  412bc8:	cmp	w8, #0x2d
  412bcc:	b.eq	412c74 <__fxstatat@plt+0xf804>  // b.none
  412bd0:	b	412bd4 <__fxstatat@plt+0xf764>
  412bd4:	ldr	w8, [sp, #12]
  412bd8:	cmp	w8, #0x3d
  412bdc:	cset	w9, eq  // eq = none
  412be0:	eor	w9, w9, #0x1
  412be4:	tbnz	w9, #0, 412c94 <__fxstatat@plt+0xf824>
  412be8:	b	412bec <__fxstatat@plt+0xf77c>
  412bec:	ldr	w8, [sp, #36]
  412bf0:	cbz	w8, 412c04 <__fxstatat@plt+0xf794>
  412bf4:	ldr	w8, [sp, #36]
  412bf8:	mvn	w8, w8
  412bfc:	str	w8, [sp, #8]
  412c00:	b	412c0c <__fxstatat@plt+0xf79c>
  412c04:	mov	w8, wzr
  412c08:	str	w8, [sp, #8]
  412c0c:	ldr	w8, [sp, #8]
  412c10:	ldr	w9, [sp, #32]
  412c14:	orr	w8, w8, w9
  412c18:	str	w8, [sp, #24]
  412c1c:	ldr	w8, [sp, #24]
  412c20:	mov	w9, #0xfff                 	// #4095
  412c24:	bic	w8, w9, w8
  412c28:	ldr	w9, [sp, #40]
  412c2c:	orr	w8, w9, w8
  412c30:	str	w8, [sp, #40]
  412c34:	ldr	w8, [sp, #44]
  412c38:	ldr	w9, [sp, #24]
  412c3c:	and	w8, w8, w9
  412c40:	ldr	w9, [sp, #28]
  412c44:	orr	w8, w8, w9
  412c48:	str	w8, [sp, #44]
  412c4c:	b	412c94 <__fxstatat@plt+0xf824>
  412c50:	ldr	w8, [sp, #28]
  412c54:	ldr	w9, [sp, #40]
  412c58:	orr	w8, w9, w8
  412c5c:	str	w8, [sp, #40]
  412c60:	ldr	w8, [sp, #28]
  412c64:	ldr	w9, [sp, #44]
  412c68:	orr	w8, w9, w8
  412c6c:	str	w8, [sp, #44]
  412c70:	b	412c94 <__fxstatat@plt+0xf824>
  412c74:	ldr	w8, [sp, #28]
  412c78:	ldr	w9, [sp, #40]
  412c7c:	orr	w8, w9, w8
  412c80:	str	w8, [sp, #40]
  412c84:	ldr	w8, [sp, #28]
  412c88:	ldr	w9, [sp, #44]
  412c8c:	bic	w8, w9, w8
  412c90:	str	w8, [sp, #44]
  412c94:	ldr	x8, [sp, #56]
  412c98:	add	x8, x8, #0x10
  412c9c:	str	x8, [sp, #56]
  412ca0:	b	412a68 <__fxstatat@plt+0xf5f8>
  412ca4:	ldr	x8, [sp, #48]
  412ca8:	cbz	x8, 412cb8 <__fxstatat@plt+0xf848>
  412cac:	ldr	w8, [sp, #40]
  412cb0:	ldr	x9, [sp, #48]
  412cb4:	str	w8, [x9]
  412cb8:	ldr	w0, [sp, #44]
  412cbc:	add	sp, sp, #0x50
  412cc0:	ret
  412cc4:	sub	sp, sp, #0x50
  412cc8:	stp	x29, x30, [sp, #64]
  412ccc:	add	x29, sp, #0x40
  412cd0:	mov	w8, #0x4900                	// #18688
  412cd4:	movk	w8, #0x8, lsl #16
  412cd8:	stur	w0, [x29, #-12]
  412cdc:	stur	x1, [x29, #-24]
  412ce0:	stur	w2, [x29, #-28]
  412ce4:	str	x3, [sp, #24]
  412ce8:	ldur	w9, [x29, #-28]
  412cec:	orr	w8, w8, w9
  412cf0:	str	w8, [sp, #20]
  412cf4:	ldur	w0, [x29, #-12]
  412cf8:	ldur	x1, [x29, #-24]
  412cfc:	ldr	w2, [sp, #20]
  412d00:	bl	41b390 <__fxstatat@plt+0x17f20>
  412d04:	str	w0, [sp, #16]
  412d08:	ldr	w8, [sp, #16]
  412d0c:	cmp	w8, #0x0
  412d10:	cset	w8, ge  // ge = tcont
  412d14:	tbnz	w8, #0, 412d24 <__fxstatat@plt+0xf8b4>
  412d18:	mov	x8, xzr
  412d1c:	stur	x8, [x29, #-8]
  412d20:	b	412d78 <__fxstatat@plt+0xf908>
  412d24:	ldr	w0, [sp, #16]
  412d28:	bl	402ff0 <fdopendir@plt>
  412d2c:	str	x0, [sp, #8]
  412d30:	ldr	x8, [sp, #8]
  412d34:	cbz	x8, 412d48 <__fxstatat@plt+0xf8d8>
  412d38:	ldr	w8, [sp, #16]
  412d3c:	ldr	x9, [sp, #24]
  412d40:	str	w8, [x9]
  412d44:	b	412d70 <__fxstatat@plt+0xf900>
  412d48:	bl	403380 <__errno_location@plt>
  412d4c:	ldr	w8, [x0]
  412d50:	str	w8, [sp, #4]
  412d54:	ldr	w0, [sp, #16]
  412d58:	bl	402fc0 <close@plt>
  412d5c:	ldr	w8, [sp, #4]
  412d60:	str	w8, [sp]
  412d64:	bl	403380 <__errno_location@plt>
  412d68:	ldr	w8, [sp]
  412d6c:	str	w8, [x0]
  412d70:	ldr	x8, [sp, #8]
  412d74:	stur	x8, [x29, #-8]
  412d78:	ldur	x0, [x29, #-8]
  412d7c:	ldp	x29, x30, [sp, #64]
  412d80:	add	sp, sp, #0x50
  412d84:	ret
  412d88:	sub	sp, sp, #0x30
  412d8c:	stp	x29, x30, [sp, #32]
  412d90:	add	x29, sp, #0x20
  412d94:	stur	x0, [x29, #-8]
  412d98:	ldur	x8, [x29, #-8]
  412d9c:	cbnz	x8, 412dbc <__fxstatat@plt+0xf94c>
  412da0:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  412da4:	add	x8, x8, #0x528
  412da8:	ldr	x1, [x8]
  412dac:	adrp	x0, 420000 <__fxstatat@plt+0x1cb90>
  412db0:	add	x0, x0, #0xa0
  412db4:	bl	402bf0 <fputs@plt>
  412db8:	bl	403010 <abort@plt>
  412dbc:	ldur	x0, [x29, #-8]
  412dc0:	mov	w1, #0x2f                  	// #47
  412dc4:	bl	402fd0 <strrchr@plt>
  412dc8:	str	x0, [sp, #16]
  412dcc:	ldr	x8, [sp, #16]
  412dd0:	cbz	x8, 412de4 <__fxstatat@plt+0xf974>
  412dd4:	ldr	x8, [sp, #16]
  412dd8:	add	x8, x8, #0x1
  412ddc:	str	x8, [sp]
  412de0:	b	412dec <__fxstatat@plt+0xf97c>
  412de4:	ldur	x8, [x29, #-8]
  412de8:	str	x8, [sp]
  412dec:	ldr	x8, [sp]
  412df0:	str	x8, [sp, #8]
  412df4:	ldr	x8, [sp, #8]
  412df8:	ldur	x9, [x29, #-8]
  412dfc:	subs	x8, x8, x9
  412e00:	cmp	x8, #0x7
  412e04:	b.lt	412e64 <__fxstatat@plt+0xf9f4>  // b.tstop
  412e08:	ldr	x8, [sp, #8]
  412e0c:	mov	x9, #0xfffffffffffffff9    	// #-7
  412e10:	add	x0, x8, x9
  412e14:	adrp	x1, 420000 <__fxstatat@plt+0x1cb90>
  412e18:	add	x1, x1, #0xd8
  412e1c:	mov	x2, #0x7                   	// #7
  412e20:	bl	402ea0 <strncmp@plt>
  412e24:	cbnz	w0, 412e64 <__fxstatat@plt+0xf9f4>
  412e28:	ldr	x8, [sp, #8]
  412e2c:	stur	x8, [x29, #-8]
  412e30:	ldr	x0, [sp, #8]
  412e34:	adrp	x1, 420000 <__fxstatat@plt+0x1cb90>
  412e38:	add	x1, x1, #0xe0
  412e3c:	mov	x2, #0x3                   	// #3
  412e40:	bl	402ea0 <strncmp@plt>
  412e44:	cbnz	w0, 412e64 <__fxstatat@plt+0xf9f4>
  412e48:	ldr	x8, [sp, #8]
  412e4c:	add	x8, x8, #0x3
  412e50:	stur	x8, [x29, #-8]
  412e54:	ldur	x8, [x29, #-8]
  412e58:	adrp	x9, 432000 <__fxstatat@plt+0x2eb90>
  412e5c:	add	x9, x9, #0x550
  412e60:	str	x8, [x9]
  412e64:	ldur	x8, [x29, #-8]
  412e68:	adrp	x9, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  412e6c:	add	x9, x9, #0x9c8
  412e70:	str	x8, [x9]
  412e74:	ldur	x8, [x29, #-8]
  412e78:	adrp	x9, 432000 <__fxstatat@plt+0x2eb90>
  412e7c:	add	x9, x9, #0x520
  412e80:	str	x8, [x9]
  412e84:	ldp	x29, x30, [sp, #32]
  412e88:	add	sp, sp, #0x30
  412e8c:	ret
  412e90:	sub	sp, sp, #0x70
  412e94:	stp	x29, x30, [sp, #96]
  412e98:	add	x29, sp, #0x60
  412e9c:	add	x8, sp, #0x18
  412ea0:	stur	x0, [x29, #-16]
  412ea4:	stur	w1, [x29, #-20]
  412ea8:	stur	x2, [x29, #-32]
  412eac:	stur	w3, [x29, #-36]
  412eb0:	stur	w4, [x29, #-40]
  412eb4:	ldur	x0, [x29, #-16]
  412eb8:	ldur	w1, [x29, #-20]
  412ebc:	ldur	w2, [x29, #-40]
  412ec0:	mov	x3, x8
  412ec4:	bl	41a118 <__fxstatat@plt+0x16ca8>
  412ec8:	str	w0, [sp, #20]
  412ecc:	ldr	w9, [sp, #20]
  412ed0:	cbz	w9, 412ee0 <__fxstatat@plt+0xfa70>
  412ed4:	mov	w8, #0xfffffffe            	// #-2
  412ed8:	stur	w8, [x29, #-4]
  412edc:	b	412f0c <__fxstatat@plt+0xfa9c>
  412ee0:	ldur	x1, [x29, #-32]
  412ee4:	ldur	w2, [x29, #-36]
  412ee8:	add	x8, sp, #0x18
  412eec:	mov	x0, x8
  412ef0:	str	x8, [sp, #8]
  412ef4:	bl	41a274 <__fxstatat@plt+0x16e04>
  412ef8:	str	w0, [sp, #20]
  412efc:	ldr	x0, [sp, #8]
  412f00:	bl	41a0cc <__fxstatat@plt+0x16c5c>
  412f04:	ldr	w9, [sp, #20]
  412f08:	stur	w9, [x29, #-4]
  412f0c:	ldur	w0, [x29, #-4]
  412f10:	ldp	x29, x30, [sp, #96]
  412f14:	add	sp, sp, #0x70
  412f18:	ret
  412f1c:	sub	sp, sp, #0x50
  412f20:	stp	x29, x30, [sp, #64]
  412f24:	add	x29, sp, #0x40
  412f28:	mov	x8, #0x20                  	// #32
  412f2c:	add	x9, sp, #0x10
  412f30:	stur	x0, [x29, #-8]
  412f34:	stur	w1, [x29, #-12]
  412f38:	stur	w2, [x29, #-16]
  412f3c:	mov	x0, x9
  412f40:	mov	w10, wzr
  412f44:	mov	w1, w10
  412f48:	mov	x2, x8
  412f4c:	str	x9, [sp]
  412f50:	bl	402ee0 <memset@plt>
  412f54:	ldur	w10, [x29, #-16]
  412f58:	str	w10, [sp, #16]
  412f5c:	ldur	x1, [x29, #-8]
  412f60:	ldur	w2, [x29, #-12]
  412f64:	ldr	x0, [sp]
  412f68:	bl	41a274 <__fxstatat@plt+0x16e04>
  412f6c:	str	w0, [sp, #12]
  412f70:	ldr	x0, [sp]
  412f74:	bl	41a0cc <__fxstatat@plt+0x16c5c>
  412f78:	ldr	w0, [sp, #12]
  412f7c:	ldp	x29, x30, [sp, #64]
  412f80:	add	sp, sp, #0x50
  412f84:	ret
  412f88:	sub	sp, sp, #0x40
  412f8c:	stp	x29, x30, [sp, #48]
  412f90:	add	x29, sp, #0x30
  412f94:	stur	x0, [x29, #-8]
  412f98:	bl	403380 <__errno_location@plt>
  412f9c:	ldr	w8, [x0]
  412fa0:	stur	w8, [x29, #-12]
  412fa4:	ldur	x9, [x29, #-8]
  412fa8:	cbz	x9, 412fb8 <__fxstatat@plt+0xfb48>
  412fac:	ldur	x8, [x29, #-8]
  412fb0:	str	x8, [sp, #16]
  412fb4:	b	412fc4 <__fxstatat@plt+0xfb54>
  412fb8:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  412fbc:	add	x8, x8, #0x9d0
  412fc0:	str	x8, [sp, #16]
  412fc4:	ldr	x8, [sp, #16]
  412fc8:	mov	x0, x8
  412fcc:	mov	x1, #0x38                  	// #56
  412fd0:	bl	41922c <__fxstatat@plt+0x15dbc>
  412fd4:	str	x0, [sp, #24]
  412fd8:	ldur	w9, [x29, #-12]
  412fdc:	str	w9, [sp, #12]
  412fe0:	bl	403380 <__errno_location@plt>
  412fe4:	ldr	w9, [sp, #12]
  412fe8:	str	w9, [x0]
  412fec:	ldr	x0, [sp, #24]
  412ff0:	ldp	x29, x30, [sp, #48]
  412ff4:	add	sp, sp, #0x40
  412ff8:	ret
  412ffc:	sub	sp, sp, #0x10
  413000:	str	x0, [sp, #8]
  413004:	ldr	x8, [sp, #8]
  413008:	cbz	x8, 413018 <__fxstatat@plt+0xfba8>
  41300c:	ldr	x8, [sp, #8]
  413010:	str	x8, [sp]
  413014:	b	413024 <__fxstatat@plt+0xfbb4>
  413018:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  41301c:	add	x8, x8, #0x9d0
  413020:	str	x8, [sp]
  413024:	ldr	x8, [sp]
  413028:	ldr	w0, [x8]
  41302c:	add	sp, sp, #0x10
  413030:	ret
  413034:	sub	sp, sp, #0x20
  413038:	str	x0, [sp, #24]
  41303c:	str	w1, [sp, #20]
  413040:	ldr	w8, [sp, #20]
  413044:	ldr	x9, [sp, #24]
  413048:	str	w8, [sp, #16]
  41304c:	cbz	x9, 41305c <__fxstatat@plt+0xfbec>
  413050:	ldr	x8, [sp, #24]
  413054:	str	x8, [sp, #8]
  413058:	b	413068 <__fxstatat@plt+0xfbf8>
  41305c:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  413060:	add	x8, x8, #0x9d0
  413064:	str	x8, [sp, #8]
  413068:	ldr	x8, [sp, #8]
  41306c:	ldr	w9, [sp, #16]
  413070:	str	w9, [x8]
  413074:	add	sp, sp, #0x20
  413078:	ret
  41307c:	sub	sp, sp, #0x30
  413080:	str	x0, [sp, #40]
  413084:	strb	w1, [sp, #39]
  413088:	str	w2, [sp, #32]
  41308c:	ldrb	w8, [sp, #39]
  413090:	strb	w8, [sp, #31]
  413094:	ldr	x9, [sp, #40]
  413098:	cbz	x9, 4130a8 <__fxstatat@plt+0xfc38>
  41309c:	ldr	x8, [sp, #40]
  4130a0:	str	x8, [sp]
  4130a4:	b	4130b4 <__fxstatat@plt+0xfc44>
  4130a8:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  4130ac:	add	x8, x8, #0x9d0
  4130b0:	str	x8, [sp]
  4130b4:	ldr	x8, [sp]
  4130b8:	add	x8, x8, #0x8
  4130bc:	ldrb	w9, [sp, #31]
  4130c0:	mov	w10, w9
  4130c4:	mov	x11, #0x20                  	// #32
  4130c8:	udiv	x10, x10, x11
  4130cc:	mov	x12, #0x4                   	// #4
  4130d0:	mul	x10, x12, x10
  4130d4:	add	x8, x8, x10
  4130d8:	str	x8, [sp, #16]
  4130dc:	ldrb	w9, [sp, #31]
  4130e0:	mov	w8, w9
  4130e4:	udiv	x10, x8, x11
  4130e8:	mul	x10, x10, x11
  4130ec:	subs	x8, x8, x10
  4130f0:	str	w8, [sp, #12]
  4130f4:	ldr	x10, [sp, #16]
  4130f8:	ldr	w8, [x10]
  4130fc:	ldr	w9, [sp, #12]
  413100:	lsr	w8, w8, w9
  413104:	and	w8, w8, #0x1
  413108:	str	w8, [sp, #8]
  41310c:	ldr	w8, [sp, #32]
  413110:	and	w8, w8, #0x1
  413114:	ldr	w9, [sp, #8]
  413118:	eor	w8, w8, w9
  41311c:	ldr	w9, [sp, #12]
  413120:	lsl	w8, w8, w9
  413124:	ldr	x10, [sp, #16]
  413128:	ldr	w9, [x10]
  41312c:	eor	w8, w9, w8
  413130:	str	w8, [x10]
  413134:	ldr	w0, [sp, #8]
  413138:	add	sp, sp, #0x30
  41313c:	ret
  413140:	sub	sp, sp, #0x10
  413144:	str	x0, [sp, #8]
  413148:	str	w1, [sp, #4]
  41314c:	ldr	x8, [sp, #8]
  413150:	cbnz	x8, 413160 <__fxstatat@plt+0xfcf0>
  413154:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  413158:	add	x8, x8, #0x9d0
  41315c:	str	x8, [sp, #8]
  413160:	ldr	x8, [sp, #8]
  413164:	ldr	w9, [x8, #4]
  413168:	str	w9, [sp]
  41316c:	ldr	w9, [sp, #4]
  413170:	ldr	x8, [sp, #8]
  413174:	str	w9, [x8, #4]
  413178:	ldr	w0, [sp]
  41317c:	add	sp, sp, #0x10
  413180:	ret
  413184:	sub	sp, sp, #0x30
  413188:	stp	x29, x30, [sp, #32]
  41318c:	add	x29, sp, #0x20
  413190:	stur	x0, [x29, #-8]
  413194:	str	x1, [sp, #16]
  413198:	str	x2, [sp, #8]
  41319c:	ldur	x8, [x29, #-8]
  4131a0:	cbnz	x8, 4131b0 <__fxstatat@plt+0xfd40>
  4131a4:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  4131a8:	add	x8, x8, #0x9d0
  4131ac:	stur	x8, [x29, #-8]
  4131b0:	ldur	x8, [x29, #-8]
  4131b4:	mov	w9, #0xa                   	// #10
  4131b8:	str	w9, [x8]
  4131bc:	ldr	x8, [sp, #16]
  4131c0:	cbz	x8, 4131cc <__fxstatat@plt+0xfd5c>
  4131c4:	ldr	x8, [sp, #8]
  4131c8:	cbnz	x8, 4131d0 <__fxstatat@plt+0xfd60>
  4131cc:	bl	403010 <abort@plt>
  4131d0:	ldr	x8, [sp, #16]
  4131d4:	ldur	x9, [x29, #-8]
  4131d8:	str	x8, [x9, #40]
  4131dc:	ldr	x8, [sp, #8]
  4131e0:	ldur	x9, [x29, #-8]
  4131e4:	str	x8, [x9, #48]
  4131e8:	ldp	x29, x30, [sp, #32]
  4131ec:	add	sp, sp, #0x30
  4131f0:	ret
  4131f4:	sub	sp, sp, #0x70
  4131f8:	stp	x29, x30, [sp, #96]
  4131fc:	add	x29, sp, #0x60
  413200:	stur	x0, [x29, #-8]
  413204:	stur	x1, [x29, #-16]
  413208:	stur	x2, [x29, #-24]
  41320c:	stur	x3, [x29, #-32]
  413210:	stur	x4, [x29, #-40]
  413214:	ldur	x8, [x29, #-40]
  413218:	cbz	x8, 413228 <__fxstatat@plt+0xfdb8>
  41321c:	ldur	x8, [x29, #-40]
  413220:	str	x8, [sp, #24]
  413224:	b	413234 <__fxstatat@plt+0xfdc4>
  413228:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  41322c:	add	x8, x8, #0x9d0
  413230:	str	x8, [sp, #24]
  413234:	ldr	x8, [sp, #24]
  413238:	str	x8, [sp, #48]
  41323c:	bl	403380 <__errno_location@plt>
  413240:	ldr	w9, [x0]
  413244:	str	w9, [sp, #44]
  413248:	ldur	x0, [x29, #-8]
  41324c:	ldur	x1, [x29, #-16]
  413250:	ldur	x2, [x29, #-24]
  413254:	ldur	x3, [x29, #-32]
  413258:	ldr	x8, [sp, #48]
  41325c:	ldr	w4, [x8]
  413260:	ldr	x8, [sp, #48]
  413264:	ldr	w5, [x8, #4]
  413268:	ldr	x8, [sp, #48]
  41326c:	add	x6, x8, #0x8
  413270:	ldr	x8, [sp, #48]
  413274:	ldr	x7, [x8, #40]
  413278:	ldr	x8, [sp, #48]
  41327c:	ldr	x8, [x8, #48]
  413280:	mov	x10, sp
  413284:	str	x8, [x10]
  413288:	bl	4132b4 <__fxstatat@plt+0xfe44>
  41328c:	str	x0, [sp, #32]
  413290:	ldr	w9, [sp, #44]
  413294:	str	w9, [sp, #20]
  413298:	bl	403380 <__errno_location@plt>
  41329c:	ldr	w9, [sp, #20]
  4132a0:	str	w9, [x0]
  4132a4:	ldr	x0, [sp, #32]
  4132a8:	ldp	x29, x30, [sp, #96]
  4132ac:	add	sp, sp, #0x70
  4132b0:	ret
  4132b4:	sub	sp, sp, #0x130
  4132b8:	stp	x29, x30, [sp, #272]
  4132bc:	str	x28, [sp, #288]
  4132c0:	add	x29, sp, #0x110
  4132c4:	ldr	x8, [x29, #32]
  4132c8:	mov	x9, xzr
  4132cc:	mov	w10, #0x0                   	// #0
  4132d0:	mov	w11, #0x1                   	// #1
  4132d4:	mov	w12, #0x1                   	// #1
  4132d8:	stur	x0, [x29, #-16]
  4132dc:	stur	x1, [x29, #-24]
  4132e0:	stur	x2, [x29, #-32]
  4132e4:	stur	x3, [x29, #-40]
  4132e8:	stur	w4, [x29, #-44]
  4132ec:	stur	w5, [x29, #-48]
  4132f0:	stur	x6, [x29, #-56]
  4132f4:	stur	x7, [x29, #-64]
  4132f8:	stur	x8, [x29, #-72]
  4132fc:	stur	xzr, [x29, #-88]
  413300:	stur	xzr, [x29, #-96]
  413304:	stur	x9, [x29, #-104]
  413308:	stur	xzr, [x29, #-112]
  41330c:	sturb	w10, [x29, #-113]
  413310:	str	w10, [sp, #84]
  413314:	str	w11, [sp, #80]
  413318:	str	w12, [sp, #76]
  41331c:	bl	403160 <__ctype_get_mb_cur_max@plt>
  413320:	cmp	x0, #0x1
  413324:	cset	w10, eq  // eq = none
  413328:	ldr	w11, [sp, #76]
  41332c:	and	w10, w10, w11
  413330:	sturb	w10, [x29, #-114]
  413334:	ldur	w10, [x29, #-48]
  413338:	tst	w10, #0x2
  41333c:	cset	w10, ne  // ne = any
  413340:	and	w10, w10, w11
  413344:	sturb	w10, [x29, #-115]
  413348:	ldr	w10, [sp, #84]
  41334c:	sturb	w10, [x29, #-116]
  413350:	sturb	w10, [x29, #-117]
  413354:	ldr	w12, [sp, #80]
  413358:	sturb	w12, [x29, #-118]
  41335c:	ldur	w8, [x29, #-44]
  413360:	subs	w8, w8, #0x0
  413364:	mov	w9, w8
  413368:	ubfx	x9, x9, #0, #32
  41336c:	cmp	x9, #0xa
  413370:	str	x9, [sp, #64]
  413374:	b.hi	413544 <__fxstatat@plt+0x100d4>  // b.pmore
  413378:	adrp	x8, 420000 <__fxstatat@plt+0x1cb90>
  41337c:	add	x8, x8, #0xe8
  413380:	ldr	x11, [sp, #64]
  413384:	ldrsw	x10, [x8, x11, lsl #2]
  413388:	add	x9, x8, x10
  41338c:	br	x9
  413390:	mov	w8, #0x5                   	// #5
  413394:	stur	w8, [x29, #-44]
  413398:	mov	w8, #0x1                   	// #1
  41339c:	sturb	w8, [x29, #-115]
  4133a0:	ldurb	w8, [x29, #-115]
  4133a4:	tbnz	w8, #0, 4133d8 <__fxstatat@plt+0xff68>
  4133a8:	ldur	x8, [x29, #-88]
  4133ac:	ldur	x9, [x29, #-24]
  4133b0:	cmp	x8, x9
  4133b4:	b.cs	4133cc <__fxstatat@plt+0xff5c>  // b.hs, b.nlast
  4133b8:	ldur	x8, [x29, #-16]
  4133bc:	ldur	x9, [x29, #-88]
  4133c0:	add	x8, x8, x9
  4133c4:	mov	w10, #0x22                  	// #34
  4133c8:	strb	w10, [x8]
  4133cc:	ldur	x8, [x29, #-88]
  4133d0:	add	x8, x8, #0x1
  4133d4:	stur	x8, [x29, #-88]
  4133d8:	mov	w8, #0x1                   	// #1
  4133dc:	sturb	w8, [x29, #-113]
  4133e0:	adrp	x9, 420000 <__fxstatat@plt+0x1cb90>
  4133e4:	add	x9, x9, #0x5ae
  4133e8:	stur	x9, [x29, #-104]
  4133ec:	mov	x9, #0x1                   	// #1
  4133f0:	stur	x9, [x29, #-112]
  4133f4:	b	413548 <__fxstatat@plt+0x100d8>
  4133f8:	mov	w8, #0x1                   	// #1
  4133fc:	sturb	w8, [x29, #-113]
  413400:	mov	w8, #0x0                   	// #0
  413404:	sturb	w8, [x29, #-115]
  413408:	b	413548 <__fxstatat@plt+0x100d8>
  41340c:	ldur	w8, [x29, #-44]
  413410:	cmp	w8, #0xa
  413414:	b.eq	413440 <__fxstatat@plt+0xffd0>  // b.none
  413418:	ldur	w1, [x29, #-44]
  41341c:	adrp	x0, 420000 <__fxstatat@plt+0x1cb90>
  413420:	add	x0, x0, #0x3dc
  413424:	bl	41508c <__fxstatat@plt+0x11c1c>
  413428:	stur	x0, [x29, #-64]
  41342c:	ldur	w1, [x29, #-44]
  413430:	adrp	x0, 420000 <__fxstatat@plt+0x1cb90>
  413434:	add	x0, x0, #0x3de
  413438:	bl	41508c <__fxstatat@plt+0x11c1c>
  41343c:	stur	x0, [x29, #-72]
  413440:	ldurb	w8, [x29, #-115]
  413444:	tbnz	w8, #0, 4134a0 <__fxstatat@plt+0x10030>
  413448:	ldur	x8, [x29, #-64]
  41344c:	stur	x8, [x29, #-104]
  413450:	ldur	x8, [x29, #-104]
  413454:	ldrb	w9, [x8]
  413458:	cbz	w9, 4134a0 <__fxstatat@plt+0x10030>
  41345c:	ldur	x8, [x29, #-88]
  413460:	ldur	x9, [x29, #-24]
  413464:	cmp	x8, x9
  413468:	b.cs	413484 <__fxstatat@plt+0x10014>  // b.hs, b.nlast
  41346c:	ldur	x8, [x29, #-104]
  413470:	ldrb	w9, [x8]
  413474:	ldur	x8, [x29, #-16]
  413478:	ldur	x10, [x29, #-88]
  41347c:	add	x8, x8, x10
  413480:	strb	w9, [x8]
  413484:	ldur	x8, [x29, #-88]
  413488:	add	x8, x8, #0x1
  41348c:	stur	x8, [x29, #-88]
  413490:	ldur	x8, [x29, #-104]
  413494:	add	x8, x8, #0x1
  413498:	stur	x8, [x29, #-104]
  41349c:	b	413450 <__fxstatat@plt+0xffe0>
  4134a0:	mov	w8, #0x1                   	// #1
  4134a4:	sturb	w8, [x29, #-113]
  4134a8:	ldur	x9, [x29, #-72]
  4134ac:	stur	x9, [x29, #-104]
  4134b0:	ldur	x0, [x29, #-104]
  4134b4:	bl	402be0 <strlen@plt>
  4134b8:	stur	x0, [x29, #-112]
  4134bc:	b	413548 <__fxstatat@plt+0x100d8>
  4134c0:	mov	w8, #0x1                   	// #1
  4134c4:	sturb	w8, [x29, #-113]
  4134c8:	mov	w8, #0x1                   	// #1
  4134cc:	sturb	w8, [x29, #-115]
  4134d0:	ldurb	w8, [x29, #-115]
  4134d4:	tbnz	w8, #0, 4134e0 <__fxstatat@plt+0x10070>
  4134d8:	mov	w8, #0x1                   	// #1
  4134dc:	sturb	w8, [x29, #-113]
  4134e0:	mov	w8, #0x2                   	// #2
  4134e4:	stur	w8, [x29, #-44]
  4134e8:	ldurb	w8, [x29, #-115]
  4134ec:	tbnz	w8, #0, 413520 <__fxstatat@plt+0x100b0>
  4134f0:	ldur	x8, [x29, #-88]
  4134f4:	ldur	x9, [x29, #-24]
  4134f8:	cmp	x8, x9
  4134fc:	b.cs	413514 <__fxstatat@plt+0x100a4>  // b.hs, b.nlast
  413500:	ldur	x8, [x29, #-16]
  413504:	ldur	x9, [x29, #-88]
  413508:	add	x8, x8, x9
  41350c:	mov	w10, #0x27                  	// #39
  413510:	strb	w10, [x8]
  413514:	ldur	x8, [x29, #-88]
  413518:	add	x8, x8, #0x1
  41351c:	stur	x8, [x29, #-88]
  413520:	adrp	x8, 420000 <__fxstatat@plt+0x1cb90>
  413524:	add	x8, x8, #0x3de
  413528:	stur	x8, [x29, #-104]
  41352c:	mov	x8, #0x1                   	// #1
  413530:	stur	x8, [x29, #-112]
  413534:	b	413548 <__fxstatat@plt+0x100d8>
  413538:	mov	w8, #0x0                   	// #0
  41353c:	sturb	w8, [x29, #-115]
  413540:	b	413548 <__fxstatat@plt+0x100d8>
  413544:	bl	403010 <abort@plt>
  413548:	stur	xzr, [x29, #-80]
  41354c:	ldur	x8, [x29, #-40]
  413550:	mov	x9, #0xffffffffffffffff    	// #-1
  413554:	cmp	x8, x9
  413558:	b.ne	41357c <__fxstatat@plt+0x1010c>  // b.any
  41355c:	ldur	x8, [x29, #-32]
  413560:	ldur	x9, [x29, #-80]
  413564:	ldrb	w10, [x8, x9]
  413568:	cmp	w10, #0x0
  41356c:	cset	w10, eq  // eq = none
  413570:	and	w10, w10, #0x1
  413574:	str	w10, [sp, #60]
  413578:	b	413594 <__fxstatat@plt+0x10124>
  41357c:	ldur	x8, [x29, #-80]
  413580:	ldur	x9, [x29, #-40]
  413584:	cmp	x8, x9
  413588:	cset	w10, eq  // eq = none
  41358c:	and	w10, w10, #0x1
  413590:	str	w10, [sp, #60]
  413594:	ldr	w8, [sp, #60]
  413598:	cmp	w8, #0x0
  41359c:	cset	w8, ne  // ne = any
  4135a0:	eor	w8, w8, #0x1
  4135a4:	tbnz	w8, #0, 4135ac <__fxstatat@plt+0x1013c>
  4135a8:	b	4143e0 <__fxstatat@plt+0x10f70>
  4135ac:	mov	w8, #0x0                   	// #0
  4135b0:	sturb	w8, [x29, #-121]
  4135b4:	sturb	w8, [x29, #-122]
  4135b8:	sturb	w8, [x29, #-123]
  4135bc:	ldurb	w8, [x29, #-113]
  4135c0:	tbnz	w8, #0, 4135c8 <__fxstatat@plt+0x10158>
  4135c4:	b	41366c <__fxstatat@plt+0x101fc>
  4135c8:	ldur	w8, [x29, #-44]
  4135cc:	cmp	w8, #0x2
  4135d0:	b.eq	41366c <__fxstatat@plt+0x101fc>  // b.none
  4135d4:	ldur	x8, [x29, #-112]
  4135d8:	cbz	x8, 41366c <__fxstatat@plt+0x101fc>
  4135dc:	ldur	x8, [x29, #-80]
  4135e0:	ldur	x9, [x29, #-112]
  4135e4:	add	x8, x8, x9
  4135e8:	ldur	x9, [x29, #-40]
  4135ec:	mov	x10, #0xffffffffffffffff    	// #-1
  4135f0:	cmp	x9, x10
  4135f4:	str	x8, [sp, #48]
  4135f8:	b.ne	413620 <__fxstatat@plt+0x101b0>  // b.any
  4135fc:	ldur	x8, [x29, #-112]
  413600:	mov	x9, #0x1                   	// #1
  413604:	cmp	x9, x8
  413608:	b.cs	413620 <__fxstatat@plt+0x101b0>  // b.hs, b.nlast
  41360c:	ldur	x0, [x29, #-32]
  413610:	bl	402be0 <strlen@plt>
  413614:	stur	x0, [x29, #-40]
  413618:	str	x0, [sp, #40]
  41361c:	b	413628 <__fxstatat@plt+0x101b8>
  413620:	ldur	x8, [x29, #-40]
  413624:	str	x8, [sp, #40]
  413628:	ldr	x8, [sp, #40]
  41362c:	ldr	x9, [sp, #48]
  413630:	cmp	x9, x8
  413634:	b.hi	41366c <__fxstatat@plt+0x101fc>  // b.pmore
  413638:	ldur	x8, [x29, #-32]
  41363c:	ldur	x9, [x29, #-80]
  413640:	add	x0, x8, x9
  413644:	ldur	x1, [x29, #-104]
  413648:	ldur	x2, [x29, #-112]
  41364c:	bl	403070 <memcmp@plt>
  413650:	cbnz	w0, 41366c <__fxstatat@plt+0x101fc>
  413654:	ldurb	w8, [x29, #-115]
  413658:	tbnz	w8, #0, 413660 <__fxstatat@plt+0x101f0>
  41365c:	b	413664 <__fxstatat@plt+0x101f4>
  413660:	b	414518 <__fxstatat@plt+0x110a8>
  413664:	mov	w8, #0x1                   	// #1
  413668:	sturb	w8, [x29, #-121]
  41366c:	ldur	x8, [x29, #-32]
  413670:	ldur	x9, [x29, #-80]
  413674:	add	x8, x8, x9
  413678:	ldrb	w10, [x8]
  41367c:	sturb	w10, [x29, #-119]
  413680:	ldurb	w10, [x29, #-119]
  413684:	subs	w10, w10, #0x0
  413688:	mov	w8, w10
  41368c:	ubfx	x8, x8, #0, #32
  413690:	cmp	x8, #0x7e
  413694:	str	x8, [sp, #32]
  413698:	b.hi	413c90 <__fxstatat@plt+0x10820>  // b.pmore
  41369c:	adrp	x8, 420000 <__fxstatat@plt+0x1cb90>
  4136a0:	add	x8, x8, #0x114
  4136a4:	ldr	x11, [sp, #32]
  4136a8:	ldrsw	x10, [x8, x11, lsl #2]
  4136ac:	add	x9, x8, x10
  4136b0:	br	x9
  4136b4:	ldurb	w8, [x29, #-113]
  4136b8:	tbnz	w8, #0, 4136c0 <__fxstatat@plt+0x10250>
  4136bc:	b	413874 <__fxstatat@plt+0x10404>
  4136c0:	ldurb	w8, [x29, #-115]
  4136c4:	tbnz	w8, #0, 4136cc <__fxstatat@plt+0x1025c>
  4136c8:	b	4136d0 <__fxstatat@plt+0x10260>
  4136cc:	b	414518 <__fxstatat@plt+0x110a8>
  4136d0:	mov	w8, #0x1                   	// #1
  4136d4:	sturb	w8, [x29, #-122]
  4136d8:	ldur	w8, [x29, #-44]
  4136dc:	cmp	w8, #0x2
  4136e0:	b.ne	413784 <__fxstatat@plt+0x10314>  // b.any
  4136e4:	ldurb	w8, [x29, #-116]
  4136e8:	tbnz	w8, #0, 413784 <__fxstatat@plt+0x10314>
  4136ec:	ldur	x8, [x29, #-88]
  4136f0:	ldur	x9, [x29, #-24]
  4136f4:	cmp	x8, x9
  4136f8:	b.cs	413710 <__fxstatat@plt+0x102a0>  // b.hs, b.nlast
  4136fc:	ldur	x8, [x29, #-16]
  413700:	ldur	x9, [x29, #-88]
  413704:	add	x8, x8, x9
  413708:	mov	w10, #0x27                  	// #39
  41370c:	strb	w10, [x8]
  413710:	ldur	x8, [x29, #-88]
  413714:	add	x8, x8, #0x1
  413718:	stur	x8, [x29, #-88]
  41371c:	ldur	x8, [x29, #-88]
  413720:	ldur	x9, [x29, #-24]
  413724:	cmp	x8, x9
  413728:	b.cs	413740 <__fxstatat@plt+0x102d0>  // b.hs, b.nlast
  41372c:	ldur	x8, [x29, #-16]
  413730:	ldur	x9, [x29, #-88]
  413734:	add	x8, x8, x9
  413738:	mov	w10, #0x24                  	// #36
  41373c:	strb	w10, [x8]
  413740:	ldur	x8, [x29, #-88]
  413744:	add	x8, x8, #0x1
  413748:	stur	x8, [x29, #-88]
  41374c:	ldur	x8, [x29, #-88]
  413750:	ldur	x9, [x29, #-24]
  413754:	cmp	x8, x9
  413758:	b.cs	413770 <__fxstatat@plt+0x10300>  // b.hs, b.nlast
  41375c:	ldur	x8, [x29, #-16]
  413760:	ldur	x9, [x29, #-88]
  413764:	add	x8, x8, x9
  413768:	mov	w10, #0x27                  	// #39
  41376c:	strb	w10, [x8]
  413770:	ldur	x8, [x29, #-88]
  413774:	add	x8, x8, #0x1
  413778:	stur	x8, [x29, #-88]
  41377c:	mov	w8, #0x1                   	// #1
  413780:	sturb	w8, [x29, #-116]
  413784:	ldur	x8, [x29, #-88]
  413788:	ldur	x9, [x29, #-24]
  41378c:	cmp	x8, x9
  413790:	b.cs	4137a8 <__fxstatat@plt+0x10338>  // b.hs, b.nlast
  413794:	ldur	x8, [x29, #-16]
  413798:	ldur	x9, [x29, #-88]
  41379c:	add	x8, x8, x9
  4137a0:	mov	w10, #0x5c                  	// #92
  4137a4:	strb	w10, [x8]
  4137a8:	ldur	x8, [x29, #-88]
  4137ac:	add	x8, x8, #0x1
  4137b0:	stur	x8, [x29, #-88]
  4137b4:	ldur	w8, [x29, #-44]
  4137b8:	cmp	w8, #0x2
  4137bc:	b.eq	413868 <__fxstatat@plt+0x103f8>  // b.none
  4137c0:	ldur	x8, [x29, #-80]
  4137c4:	add	x8, x8, #0x1
  4137c8:	ldur	x9, [x29, #-40]
  4137cc:	cmp	x8, x9
  4137d0:	b.cs	413868 <__fxstatat@plt+0x103f8>  // b.hs, b.nlast
  4137d4:	ldur	x8, [x29, #-32]
  4137d8:	ldur	x9, [x29, #-80]
  4137dc:	add	x9, x9, #0x1
  4137e0:	ldrb	w10, [x8, x9]
  4137e4:	mov	w11, #0x30                  	// #48
  4137e8:	cmp	w11, w10
  4137ec:	b.gt	413868 <__fxstatat@plt+0x103f8>
  4137f0:	ldur	x8, [x29, #-32]
  4137f4:	ldur	x9, [x29, #-80]
  4137f8:	add	x9, x9, #0x1
  4137fc:	ldrb	w10, [x8, x9]
  413800:	cmp	w10, #0x39
  413804:	b.gt	413868 <__fxstatat@plt+0x103f8>
  413808:	ldur	x8, [x29, #-88]
  41380c:	ldur	x9, [x29, #-24]
  413810:	cmp	x8, x9
  413814:	b.cs	41382c <__fxstatat@plt+0x103bc>  // b.hs, b.nlast
  413818:	ldur	x8, [x29, #-16]
  41381c:	ldur	x9, [x29, #-88]
  413820:	add	x8, x8, x9
  413824:	mov	w10, #0x30                  	// #48
  413828:	strb	w10, [x8]
  41382c:	ldur	x8, [x29, #-88]
  413830:	add	x8, x8, #0x1
  413834:	stur	x8, [x29, #-88]
  413838:	ldur	x8, [x29, #-88]
  41383c:	ldur	x9, [x29, #-24]
  413840:	cmp	x8, x9
  413844:	b.cs	41385c <__fxstatat@plt+0x103ec>  // b.hs, b.nlast
  413848:	ldur	x8, [x29, #-16]
  41384c:	ldur	x9, [x29, #-88]
  413850:	add	x8, x8, x9
  413854:	mov	w10, #0x30                  	// #48
  413858:	strb	w10, [x8]
  41385c:	ldur	x8, [x29, #-88]
  413860:	add	x8, x8, #0x1
  413864:	stur	x8, [x29, #-88]
  413868:	mov	w8, #0x30                  	// #48
  41386c:	sturb	w8, [x29, #-119]
  413870:	b	413884 <__fxstatat@plt+0x10414>
  413874:	ldur	w8, [x29, #-48]
  413878:	and	w8, w8, #0x1
  41387c:	cbz	w8, 413884 <__fxstatat@plt+0x10414>
  413880:	b	4143d0 <__fxstatat@plt+0x10f60>
  413884:	b	4141b0 <__fxstatat@plt+0x10d40>
  413888:	ldur	w8, [x29, #-44]
  41388c:	cmp	w8, #0x2
  413890:	str	w8, [sp, #28]
  413894:	b.eq	4138ac <__fxstatat@plt+0x1043c>  // b.none
  413898:	b	41389c <__fxstatat@plt+0x1042c>
  41389c:	ldr	w8, [sp, #28]
  4138a0:	cmp	w8, #0x5
  4138a4:	b.eq	4138c0 <__fxstatat@plt+0x10450>  // b.none
  4138a8:	b	413a64 <__fxstatat@plt+0x105f4>
  4138ac:	ldurb	w8, [x29, #-115]
  4138b0:	tbnz	w8, #0, 4138b8 <__fxstatat@plt+0x10448>
  4138b4:	b	4138bc <__fxstatat@plt+0x1044c>
  4138b8:	b	414518 <__fxstatat@plt+0x110a8>
  4138bc:	b	413a64 <__fxstatat@plt+0x105f4>
  4138c0:	ldur	w8, [x29, #-48]
  4138c4:	and	w8, w8, #0x4
  4138c8:	cbz	w8, 413a60 <__fxstatat@plt+0x105f0>
  4138cc:	ldur	x8, [x29, #-80]
  4138d0:	add	x8, x8, #0x2
  4138d4:	ldur	x9, [x29, #-40]
  4138d8:	cmp	x8, x9
  4138dc:	b.cs	413a60 <__fxstatat@plt+0x105f0>  // b.hs, b.nlast
  4138e0:	ldur	x8, [x29, #-32]
  4138e4:	ldur	x9, [x29, #-80]
  4138e8:	add	x9, x9, #0x1
  4138ec:	ldrb	w10, [x8, x9]
  4138f0:	cmp	w10, #0x3f
  4138f4:	b.ne	413a60 <__fxstatat@plt+0x105f0>  // b.any
  4138f8:	ldur	x8, [x29, #-32]
  4138fc:	ldur	x9, [x29, #-80]
  413900:	add	x9, x9, #0x2
  413904:	ldrb	w10, [x8, x9]
  413908:	cmp	w10, #0x21
  41390c:	str	w10, [sp, #24]
  413910:	b.eq	413968 <__fxstatat@plt+0x104f8>  // b.none
  413914:	b	413918 <__fxstatat@plt+0x104a8>
  413918:	ldr	w8, [sp, #24]
  41391c:	subs	w9, w8, #0x27
  413920:	cmp	w9, #0x2
  413924:	b.ls	413968 <__fxstatat@plt+0x104f8>  // b.plast
  413928:	b	41392c <__fxstatat@plt+0x104bc>
  41392c:	ldr	w8, [sp, #24]
  413930:	cmp	w8, #0x2d
  413934:	b.eq	413968 <__fxstatat@plt+0x104f8>  // b.none
  413938:	b	41393c <__fxstatat@plt+0x104cc>
  41393c:	ldr	w8, [sp, #24]
  413940:	cmp	w8, #0x2f
  413944:	b.eq	413968 <__fxstatat@plt+0x104f8>  // b.none
  413948:	b	41394c <__fxstatat@plt+0x104dc>
  41394c:	ldr	w8, [sp, #24]
  413950:	subs	w9, w8, #0x3c
  413954:	cmp	w9, #0x2
  413958:	cset	w9, ls  // ls = plast
  41395c:	eor	w9, w9, #0x1
  413960:	tbnz	w9, #0, 413a60 <__fxstatat@plt+0x105f0>
  413964:	b	413968 <__fxstatat@plt+0x104f8>
  413968:	ldurb	w8, [x29, #-115]
  41396c:	tbnz	w8, #0, 413974 <__fxstatat@plt+0x10504>
  413970:	b	413978 <__fxstatat@plt+0x10508>
  413974:	b	414518 <__fxstatat@plt+0x110a8>
  413978:	ldur	x8, [x29, #-32]
  41397c:	ldur	x9, [x29, #-80]
  413980:	add	x9, x9, #0x2
  413984:	add	x8, x8, x9
  413988:	ldrb	w10, [x8]
  41398c:	sturb	w10, [x29, #-119]
  413990:	ldur	x8, [x29, #-80]
  413994:	add	x8, x8, #0x2
  413998:	stur	x8, [x29, #-80]
  41399c:	ldur	x8, [x29, #-88]
  4139a0:	ldur	x9, [x29, #-24]
  4139a4:	cmp	x8, x9
  4139a8:	b.cs	4139c0 <__fxstatat@plt+0x10550>  // b.hs, b.nlast
  4139ac:	ldur	x8, [x29, #-16]
  4139b0:	ldur	x9, [x29, #-88]
  4139b4:	add	x8, x8, x9
  4139b8:	mov	w10, #0x3f                  	// #63
  4139bc:	strb	w10, [x8]
  4139c0:	ldur	x8, [x29, #-88]
  4139c4:	add	x8, x8, #0x1
  4139c8:	stur	x8, [x29, #-88]
  4139cc:	ldur	x8, [x29, #-88]
  4139d0:	ldur	x9, [x29, #-24]
  4139d4:	cmp	x8, x9
  4139d8:	b.cs	4139f0 <__fxstatat@plt+0x10580>  // b.hs, b.nlast
  4139dc:	ldur	x8, [x29, #-16]
  4139e0:	ldur	x9, [x29, #-88]
  4139e4:	add	x8, x8, x9
  4139e8:	mov	w10, #0x22                  	// #34
  4139ec:	strb	w10, [x8]
  4139f0:	ldur	x8, [x29, #-88]
  4139f4:	add	x8, x8, #0x1
  4139f8:	stur	x8, [x29, #-88]
  4139fc:	ldur	x8, [x29, #-88]
  413a00:	ldur	x9, [x29, #-24]
  413a04:	cmp	x8, x9
  413a08:	b.cs	413a20 <__fxstatat@plt+0x105b0>  // b.hs, b.nlast
  413a0c:	ldur	x8, [x29, #-16]
  413a10:	ldur	x9, [x29, #-88]
  413a14:	add	x8, x8, x9
  413a18:	mov	w10, #0x22                  	// #34
  413a1c:	strb	w10, [x8]
  413a20:	ldur	x8, [x29, #-88]
  413a24:	add	x8, x8, #0x1
  413a28:	stur	x8, [x29, #-88]
  413a2c:	ldur	x8, [x29, #-88]
  413a30:	ldur	x9, [x29, #-24]
  413a34:	cmp	x8, x9
  413a38:	b.cs	413a50 <__fxstatat@plt+0x105e0>  // b.hs, b.nlast
  413a3c:	ldur	x8, [x29, #-16]
  413a40:	ldur	x9, [x29, #-88]
  413a44:	add	x8, x8, x9
  413a48:	mov	w10, #0x3f                  	// #63
  413a4c:	strb	w10, [x8]
  413a50:	ldur	x8, [x29, #-88]
  413a54:	add	x8, x8, #0x1
  413a58:	stur	x8, [x29, #-88]
  413a5c:	b	413a60 <__fxstatat@plt+0x105f0>
  413a60:	b	413a64 <__fxstatat@plt+0x105f4>
  413a64:	b	4141b0 <__fxstatat@plt+0x10d40>
  413a68:	mov	w8, #0x61                  	// #97
  413a6c:	sturb	w8, [x29, #-120]
  413a70:	b	413b24 <__fxstatat@plt+0x106b4>
  413a74:	mov	w8, #0x62                  	// #98
  413a78:	sturb	w8, [x29, #-120]
  413a7c:	b	413b24 <__fxstatat@plt+0x106b4>
  413a80:	mov	w8, #0x66                  	// #102
  413a84:	sturb	w8, [x29, #-120]
  413a88:	b	413b24 <__fxstatat@plt+0x106b4>
  413a8c:	mov	w8, #0x6e                  	// #110
  413a90:	sturb	w8, [x29, #-120]
  413a94:	b	413b08 <__fxstatat@plt+0x10698>
  413a98:	mov	w8, #0x72                  	// #114
  413a9c:	sturb	w8, [x29, #-120]
  413aa0:	b	413b08 <__fxstatat@plt+0x10698>
  413aa4:	mov	w8, #0x74                  	// #116
  413aa8:	sturb	w8, [x29, #-120]
  413aac:	b	413b08 <__fxstatat@plt+0x10698>
  413ab0:	mov	w8, #0x76                  	// #118
  413ab4:	sturb	w8, [x29, #-120]
  413ab8:	b	413b24 <__fxstatat@plt+0x106b4>
  413abc:	ldurb	w8, [x29, #-119]
  413ac0:	sturb	w8, [x29, #-120]
  413ac4:	ldur	w8, [x29, #-44]
  413ac8:	cmp	w8, #0x2
  413acc:	b.ne	413ae4 <__fxstatat@plt+0x10674>  // b.any
  413ad0:	ldurb	w8, [x29, #-115]
  413ad4:	tbnz	w8, #0, 413adc <__fxstatat@plt+0x1066c>
  413ad8:	b	413ae0 <__fxstatat@plt+0x10670>
  413adc:	b	414518 <__fxstatat@plt+0x110a8>
  413ae0:	b	414314 <__fxstatat@plt+0x10ea4>
  413ae4:	ldurb	w8, [x29, #-113]
  413ae8:	tbnz	w8, #0, 413af0 <__fxstatat@plt+0x10680>
  413aec:	b	413b08 <__fxstatat@plt+0x10698>
  413af0:	ldurb	w8, [x29, #-115]
  413af4:	tbnz	w8, #0, 413afc <__fxstatat@plt+0x1068c>
  413af8:	b	413b08 <__fxstatat@plt+0x10698>
  413afc:	ldur	x8, [x29, #-112]
  413b00:	cbz	x8, 413b08 <__fxstatat@plt+0x10698>
  413b04:	b	414314 <__fxstatat@plt+0x10ea4>
  413b08:	ldur	w8, [x29, #-44]
  413b0c:	cmp	w8, #0x2
  413b10:	b.ne	413b24 <__fxstatat@plt+0x106b4>  // b.any
  413b14:	ldurb	w8, [x29, #-115]
  413b18:	tbnz	w8, #0, 413b20 <__fxstatat@plt+0x106b0>
  413b1c:	b	413b24 <__fxstatat@plt+0x106b4>
  413b20:	b	414518 <__fxstatat@plt+0x110a8>
  413b24:	ldurb	w8, [x29, #-113]
  413b28:	tbnz	w8, #0, 413b30 <__fxstatat@plt+0x106c0>
  413b2c:	b	413b3c <__fxstatat@plt+0x106cc>
  413b30:	ldurb	w8, [x29, #-120]
  413b34:	sturb	w8, [x29, #-119]
  413b38:	b	414220 <__fxstatat@plt+0x10db0>
  413b3c:	b	4141b0 <__fxstatat@plt+0x10d40>
  413b40:	ldur	x8, [x29, #-40]
  413b44:	mov	x9, #0xffffffffffffffff    	// #-1
  413b48:	cmp	x8, x9
  413b4c:	b.ne	413b60 <__fxstatat@plt+0x106f0>  // b.any
  413b50:	ldur	x8, [x29, #-32]
  413b54:	ldrb	w9, [x8, #1]
  413b58:	cbz	w9, 413b70 <__fxstatat@plt+0x10700>
  413b5c:	b	413b6c <__fxstatat@plt+0x106fc>
  413b60:	ldur	x8, [x29, #-40]
  413b64:	cmp	x8, #0x1
  413b68:	b.eq	413b70 <__fxstatat@plt+0x10700>  // b.none
  413b6c:	b	4141b0 <__fxstatat@plt+0x10d40>
  413b70:	ldur	x8, [x29, #-80]
  413b74:	cbz	x8, 413b7c <__fxstatat@plt+0x1070c>
  413b78:	b	4141b0 <__fxstatat@plt+0x10d40>
  413b7c:	mov	w8, #0x1                   	// #1
  413b80:	sturb	w8, [x29, #-123]
  413b84:	ldur	w8, [x29, #-44]
  413b88:	cmp	w8, #0x2
  413b8c:	b.ne	413ba0 <__fxstatat@plt+0x10730>  // b.any
  413b90:	ldurb	w8, [x29, #-115]
  413b94:	tbnz	w8, #0, 413b9c <__fxstatat@plt+0x1072c>
  413b98:	b	413ba0 <__fxstatat@plt+0x10730>
  413b9c:	b	414518 <__fxstatat@plt+0x110a8>
  413ba0:	b	4141b0 <__fxstatat@plt+0x10d40>
  413ba4:	mov	w8, #0x1                   	// #1
  413ba8:	sturb	w8, [x29, #-117]
  413bac:	sturb	w8, [x29, #-123]
  413bb0:	ldur	w8, [x29, #-44]
  413bb4:	cmp	w8, #0x2
  413bb8:	b.ne	413c80 <__fxstatat@plt+0x10810>  // b.any
  413bbc:	ldurb	w8, [x29, #-115]
  413bc0:	tbnz	w8, #0, 413bc8 <__fxstatat@plt+0x10758>
  413bc4:	b	413bcc <__fxstatat@plt+0x1075c>
  413bc8:	b	414518 <__fxstatat@plt+0x110a8>
  413bcc:	ldur	x8, [x29, #-24]
  413bd0:	cbz	x8, 413be8 <__fxstatat@plt+0x10778>
  413bd4:	ldur	x8, [x29, #-96]
  413bd8:	cbnz	x8, 413be8 <__fxstatat@plt+0x10778>
  413bdc:	ldur	x8, [x29, #-24]
  413be0:	stur	x8, [x29, #-96]
  413be4:	stur	xzr, [x29, #-24]
  413be8:	ldur	x8, [x29, #-88]
  413bec:	ldur	x9, [x29, #-24]
  413bf0:	cmp	x8, x9
  413bf4:	b.cs	413c0c <__fxstatat@plt+0x1079c>  // b.hs, b.nlast
  413bf8:	ldur	x8, [x29, #-16]
  413bfc:	ldur	x9, [x29, #-88]
  413c00:	add	x8, x8, x9
  413c04:	mov	w10, #0x27                  	// #39
  413c08:	strb	w10, [x8]
  413c0c:	ldur	x8, [x29, #-88]
  413c10:	add	x8, x8, #0x1
  413c14:	stur	x8, [x29, #-88]
  413c18:	ldur	x8, [x29, #-88]
  413c1c:	ldur	x9, [x29, #-24]
  413c20:	cmp	x8, x9
  413c24:	b.cs	413c3c <__fxstatat@plt+0x107cc>  // b.hs, b.nlast
  413c28:	ldur	x8, [x29, #-16]
  413c2c:	ldur	x9, [x29, #-88]
  413c30:	add	x8, x8, x9
  413c34:	mov	w10, #0x5c                  	// #92
  413c38:	strb	w10, [x8]
  413c3c:	ldur	x8, [x29, #-88]
  413c40:	add	x8, x8, #0x1
  413c44:	stur	x8, [x29, #-88]
  413c48:	ldur	x8, [x29, #-88]
  413c4c:	ldur	x9, [x29, #-24]
  413c50:	cmp	x8, x9
  413c54:	b.cs	413c6c <__fxstatat@plt+0x107fc>  // b.hs, b.nlast
  413c58:	ldur	x8, [x29, #-16]
  413c5c:	ldur	x9, [x29, #-88]
  413c60:	add	x8, x8, x9
  413c64:	mov	w10, #0x27                  	// #39
  413c68:	strb	w10, [x8]
  413c6c:	ldur	x8, [x29, #-88]
  413c70:	add	x8, x8, #0x1
  413c74:	stur	x8, [x29, #-88]
  413c78:	mov	w8, #0x0                   	// #0
  413c7c:	sturb	w8, [x29, #-116]
  413c80:	b	4141b0 <__fxstatat@plt+0x10d40>
  413c84:	mov	w8, #0x1                   	// #1
  413c88:	sturb	w8, [x29, #-123]
  413c8c:	b	4141b0 <__fxstatat@plt+0x10d40>
  413c90:	ldurb	w8, [x29, #-114]
  413c94:	tbnz	w8, #0, 413c9c <__fxstatat@plt+0x1082c>
  413c98:	b	413cc8 <__fxstatat@plt+0x10858>
  413c9c:	mov	x8, #0x1                   	// #1
  413ca0:	str	x8, [sp, #136]
  413ca4:	bl	4030c0 <__ctype_b_loc@plt>
  413ca8:	ldr	x8, [x0]
  413cac:	ldurb	w9, [x29, #-119]
  413cb0:	ldrh	w9, [x8, w9, sxtw #1]
  413cb4:	tst	w9, #0x4000
  413cb8:	cset	w9, ne  // ne = any
  413cbc:	and	w9, w9, #0x1
  413cc0:	strb	w9, [sp, #135]
  413cc4:	b	413eb4 <__fxstatat@plt+0x10a44>
  413cc8:	str	xzr, [sp, #120]
  413ccc:	str	xzr, [sp, #136]
  413cd0:	mov	w8, #0x1                   	// #1
  413cd4:	strb	w8, [sp, #135]
  413cd8:	ldur	x9, [x29, #-40]
  413cdc:	mov	x10, #0xffffffffffffffff    	// #-1
  413ce0:	cmp	x9, x10
  413ce4:	b.ne	413cf4 <__fxstatat@plt+0x10884>  // b.any
  413ce8:	ldur	x0, [x29, #-32]
  413cec:	bl	402be0 <strlen@plt>
  413cf0:	stur	x0, [x29, #-40]
  413cf4:	ldur	x8, [x29, #-32]
  413cf8:	ldur	x9, [x29, #-80]
  413cfc:	ldr	x10, [sp, #136]
  413d00:	add	x9, x9, x10
  413d04:	add	x1, x8, x9
  413d08:	ldur	x8, [x29, #-40]
  413d0c:	ldur	x9, [x29, #-80]
  413d10:	ldr	x10, [sp, #136]
  413d14:	add	x9, x9, x10
  413d18:	subs	x2, x8, x9
  413d1c:	add	x0, sp, #0x74
  413d20:	add	x3, sp, #0x78
  413d24:	bl	419ecc <__fxstatat@plt+0x16a5c>
  413d28:	str	x0, [sp, #104]
  413d2c:	ldr	x8, [sp, #104]
  413d30:	cbnz	x8, 413d38 <__fxstatat@plt+0x108c8>
  413d34:	b	413eb4 <__fxstatat@plt+0x10a44>
  413d38:	ldr	x8, [sp, #104]
  413d3c:	mov	x9, #0xffffffffffffffff    	// #-1
  413d40:	cmp	x8, x9
  413d44:	b.ne	413d54 <__fxstatat@plt+0x108e4>  // b.any
  413d48:	mov	w8, #0x0                   	// #0
  413d4c:	strb	w8, [sp, #135]
  413d50:	b	413eb4 <__fxstatat@plt+0x10a44>
  413d54:	ldr	x8, [sp, #104]
  413d58:	mov	x9, #0xfffffffffffffffe    	// #-2
  413d5c:	cmp	x8, x9
  413d60:	b.ne	413dcc <__fxstatat@plt+0x1095c>  // b.any
  413d64:	mov	w8, #0x0                   	// #0
  413d68:	strb	w8, [sp, #135]
  413d6c:	ldur	x8, [x29, #-80]
  413d70:	ldr	x9, [sp, #136]
  413d74:	add	x8, x8, x9
  413d78:	ldur	x9, [x29, #-40]
  413d7c:	mov	w10, #0x0                   	// #0
  413d80:	cmp	x8, x9
  413d84:	str	w10, [sp, #20]
  413d88:	b.cs	413dac <__fxstatat@plt+0x1093c>  // b.hs, b.nlast
  413d8c:	ldur	x8, [x29, #-32]
  413d90:	ldur	x9, [x29, #-80]
  413d94:	ldr	x10, [sp, #136]
  413d98:	add	x9, x9, x10
  413d9c:	ldrb	w11, [x8, x9]
  413da0:	cmp	w11, #0x0
  413da4:	cset	w11, ne  // ne = any
  413da8:	str	w11, [sp, #20]
  413dac:	ldr	w8, [sp, #20]
  413db0:	tbnz	w8, #0, 413db8 <__fxstatat@plt+0x10948>
  413db4:	b	413dc8 <__fxstatat@plt+0x10958>
  413db8:	ldr	x8, [sp, #136]
  413dbc:	add	x8, x8, #0x1
  413dc0:	str	x8, [sp, #136]
  413dc4:	b	413d6c <__fxstatat@plt+0x108fc>
  413dc8:	b	413eb4 <__fxstatat@plt+0x10a44>
  413dcc:	ldurb	w8, [x29, #-115]
  413dd0:	tbnz	w8, #0, 413dd8 <__fxstatat@plt+0x10968>
  413dd4:	b	413e78 <__fxstatat@plt+0x10a08>
  413dd8:	ldur	w8, [x29, #-44]
  413ddc:	cmp	w8, #0x2
  413de0:	b.ne	413e78 <__fxstatat@plt+0x10a08>  // b.any
  413de4:	mov	x8, #0x1                   	// #1
  413de8:	str	x8, [sp, #96]
  413dec:	ldr	x8, [sp, #96]
  413df0:	ldr	x9, [sp, #104]
  413df4:	cmp	x8, x9
  413df8:	b.cs	413e78 <__fxstatat@plt+0x10a08>  // b.hs, b.nlast
  413dfc:	ldur	x8, [x29, #-32]
  413e00:	ldur	x9, [x29, #-80]
  413e04:	ldr	x10, [sp, #136]
  413e08:	add	x9, x9, x10
  413e0c:	ldr	x10, [sp, #96]
  413e10:	add	x9, x9, x10
  413e14:	ldrb	w11, [x8, x9]
  413e18:	subs	w12, w11, #0x5b
  413e1c:	cmp	w12, #0x1
  413e20:	str	w11, [sp, #16]
  413e24:	b.ls	413e64 <__fxstatat@plt+0x109f4>  // b.plast
  413e28:	b	413e2c <__fxstatat@plt+0x109bc>
  413e2c:	ldr	w8, [sp, #16]
  413e30:	cmp	w8, #0x5e
  413e34:	b.eq	413e64 <__fxstatat@plt+0x109f4>  // b.none
  413e38:	b	413e3c <__fxstatat@plt+0x109cc>
  413e3c:	ldr	w8, [sp, #16]
  413e40:	cmp	w8, #0x60
  413e44:	b.eq	413e64 <__fxstatat@plt+0x109f4>  // b.none
  413e48:	b	413e4c <__fxstatat@plt+0x109dc>
  413e4c:	ldr	w8, [sp, #16]
  413e50:	cmp	w8, #0x7c
  413e54:	cset	w9, eq  // eq = none
  413e58:	eor	w9, w9, #0x1
  413e5c:	tbnz	w9, #0, 413e68 <__fxstatat@plt+0x109f8>
  413e60:	b	413e64 <__fxstatat@plt+0x109f4>
  413e64:	b	414518 <__fxstatat@plt+0x110a8>
  413e68:	ldr	x8, [sp, #96]
  413e6c:	add	x8, x8, #0x1
  413e70:	str	x8, [sp, #96]
  413e74:	b	413dec <__fxstatat@plt+0x1097c>
  413e78:	ldr	w0, [sp, #116]
  413e7c:	bl	403320 <iswprint@plt>
  413e80:	cbnz	w0, 413e8c <__fxstatat@plt+0x10a1c>
  413e84:	mov	w8, #0x0                   	// #0
  413e88:	strb	w8, [sp, #135]
  413e8c:	ldr	x8, [sp, #104]
  413e90:	ldr	x9, [sp, #136]
  413e94:	add	x8, x9, x8
  413e98:	str	x8, [sp, #136]
  413e9c:	add	x0, sp, #0x78
  413ea0:	bl	403030 <mbsinit@plt>
  413ea4:	cmp	w0, #0x0
  413ea8:	cset	w8, ne  // ne = any
  413eac:	eor	w8, w8, #0x1
  413eb0:	tbnz	w8, #0, 413cf4 <__fxstatat@plt+0x10884>
  413eb4:	ldrb	w8, [sp, #135]
  413eb8:	and	w8, w8, #0x1
  413ebc:	sturb	w8, [x29, #-123]
  413ec0:	ldr	x9, [sp, #136]
  413ec4:	mov	x10, #0x1                   	// #1
  413ec8:	cmp	x10, x9
  413ecc:	b.cc	413ee4 <__fxstatat@plt+0x10a74>  // b.lo, b.ul, b.last
  413ed0:	ldurb	w8, [x29, #-113]
  413ed4:	tbnz	w8, #0, 413edc <__fxstatat@plt+0x10a6c>
  413ed8:	b	4141b0 <__fxstatat@plt+0x10d40>
  413edc:	ldrb	w8, [sp, #135]
  413ee0:	tbnz	w8, #0, 4141b0 <__fxstatat@plt+0x10d40>
  413ee4:	ldur	x8, [x29, #-80]
  413ee8:	ldr	x9, [sp, #136]
  413eec:	add	x8, x8, x9
  413ef0:	str	x8, [sp, #88]
  413ef4:	ldurb	w8, [x29, #-113]
  413ef8:	tbnz	w8, #0, 413f00 <__fxstatat@plt+0x10a90>
  413efc:	b	414084 <__fxstatat@plt+0x10c14>
  413f00:	ldrb	w8, [sp, #135]
  413f04:	tbnz	w8, #0, 414084 <__fxstatat@plt+0x10c14>
  413f08:	ldurb	w8, [x29, #-115]
  413f0c:	tbnz	w8, #0, 413f14 <__fxstatat@plt+0x10aa4>
  413f10:	b	413f18 <__fxstatat@plt+0x10aa8>
  413f14:	b	414518 <__fxstatat@plt+0x110a8>
  413f18:	mov	w8, #0x1                   	// #1
  413f1c:	sturb	w8, [x29, #-122]
  413f20:	ldur	w8, [x29, #-44]
  413f24:	cmp	w8, #0x2
  413f28:	b.ne	413fcc <__fxstatat@plt+0x10b5c>  // b.any
  413f2c:	ldurb	w8, [x29, #-116]
  413f30:	tbnz	w8, #0, 413fcc <__fxstatat@plt+0x10b5c>
  413f34:	ldur	x8, [x29, #-88]
  413f38:	ldur	x9, [x29, #-24]
  413f3c:	cmp	x8, x9
  413f40:	b.cs	413f58 <__fxstatat@plt+0x10ae8>  // b.hs, b.nlast
  413f44:	ldur	x8, [x29, #-16]
  413f48:	ldur	x9, [x29, #-88]
  413f4c:	add	x8, x8, x9
  413f50:	mov	w10, #0x27                  	// #39
  413f54:	strb	w10, [x8]
  413f58:	ldur	x8, [x29, #-88]
  413f5c:	add	x8, x8, #0x1
  413f60:	stur	x8, [x29, #-88]
  413f64:	ldur	x8, [x29, #-88]
  413f68:	ldur	x9, [x29, #-24]
  413f6c:	cmp	x8, x9
  413f70:	b.cs	413f88 <__fxstatat@plt+0x10b18>  // b.hs, b.nlast
  413f74:	ldur	x8, [x29, #-16]
  413f78:	ldur	x9, [x29, #-88]
  413f7c:	add	x8, x8, x9
  413f80:	mov	w10, #0x24                  	// #36
  413f84:	strb	w10, [x8]
  413f88:	ldur	x8, [x29, #-88]
  413f8c:	add	x8, x8, #0x1
  413f90:	stur	x8, [x29, #-88]
  413f94:	ldur	x8, [x29, #-88]
  413f98:	ldur	x9, [x29, #-24]
  413f9c:	cmp	x8, x9
  413fa0:	b.cs	413fb8 <__fxstatat@plt+0x10b48>  // b.hs, b.nlast
  413fa4:	ldur	x8, [x29, #-16]
  413fa8:	ldur	x9, [x29, #-88]
  413fac:	add	x8, x8, x9
  413fb0:	mov	w10, #0x27                  	// #39
  413fb4:	strb	w10, [x8]
  413fb8:	ldur	x8, [x29, #-88]
  413fbc:	add	x8, x8, #0x1
  413fc0:	stur	x8, [x29, #-88]
  413fc4:	mov	w8, #0x1                   	// #1
  413fc8:	sturb	w8, [x29, #-116]
  413fcc:	ldur	x8, [x29, #-88]
  413fd0:	ldur	x9, [x29, #-24]
  413fd4:	cmp	x8, x9
  413fd8:	b.cs	413ff0 <__fxstatat@plt+0x10b80>  // b.hs, b.nlast
  413fdc:	ldur	x8, [x29, #-16]
  413fe0:	ldur	x9, [x29, #-88]
  413fe4:	add	x8, x8, x9
  413fe8:	mov	w10, #0x5c                  	// #92
  413fec:	strb	w10, [x8]
  413ff0:	ldur	x8, [x29, #-88]
  413ff4:	add	x8, x8, #0x1
  413ff8:	stur	x8, [x29, #-88]
  413ffc:	ldur	x8, [x29, #-88]
  414000:	ldur	x9, [x29, #-24]
  414004:	cmp	x8, x9
  414008:	b.cs	414028 <__fxstatat@plt+0x10bb8>  // b.hs, b.nlast
  41400c:	ldurb	w8, [x29, #-119]
  414010:	asr	w8, w8, #6
  414014:	add	w8, w8, #0x30
  414018:	ldur	x9, [x29, #-16]
  41401c:	ldur	x10, [x29, #-88]
  414020:	add	x9, x9, x10
  414024:	strb	w8, [x9]
  414028:	ldur	x8, [x29, #-88]
  41402c:	add	x8, x8, #0x1
  414030:	stur	x8, [x29, #-88]
  414034:	ldur	x8, [x29, #-88]
  414038:	ldur	x9, [x29, #-24]
  41403c:	cmp	x8, x9
  414040:	b.cs	414064 <__fxstatat@plt+0x10bf4>  // b.hs, b.nlast
  414044:	ldurb	w8, [x29, #-119]
  414048:	asr	w8, w8, #3
  41404c:	and	w8, w8, #0x7
  414050:	add	w8, w8, #0x30
  414054:	ldur	x9, [x29, #-16]
  414058:	ldur	x10, [x29, #-88]
  41405c:	add	x9, x9, x10
  414060:	strb	w8, [x9]
  414064:	ldur	x8, [x29, #-88]
  414068:	add	x8, x8, #0x1
  41406c:	stur	x8, [x29, #-88]
  414070:	ldurb	w8, [x29, #-119]
  414074:	and	w8, w8, #0x7
  414078:	add	w8, w8, #0x30
  41407c:	sturb	w8, [x29, #-119]
  414080:	b	4140c8 <__fxstatat@plt+0x10c58>
  414084:	ldurb	w8, [x29, #-121]
  414088:	tbnz	w8, #0, 414090 <__fxstatat@plt+0x10c20>
  41408c:	b	4140c8 <__fxstatat@plt+0x10c58>
  414090:	ldur	x8, [x29, #-88]
  414094:	ldur	x9, [x29, #-24]
  414098:	cmp	x8, x9
  41409c:	b.cs	4140b4 <__fxstatat@plt+0x10c44>  // b.hs, b.nlast
  4140a0:	ldur	x8, [x29, #-16]
  4140a4:	ldur	x9, [x29, #-88]
  4140a8:	add	x8, x8, x9
  4140ac:	mov	w10, #0x5c                  	// #92
  4140b0:	strb	w10, [x8]
  4140b4:	ldur	x8, [x29, #-88]
  4140b8:	add	x8, x8, #0x1
  4140bc:	stur	x8, [x29, #-88]
  4140c0:	mov	w8, #0x0                   	// #0
  4140c4:	sturb	w8, [x29, #-121]
  4140c8:	ldr	x8, [sp, #88]
  4140cc:	ldur	x9, [x29, #-80]
  4140d0:	add	x9, x9, #0x1
  4140d4:	cmp	x8, x9
  4140d8:	b.hi	4140e0 <__fxstatat@plt+0x10c70>  // b.pmore
  4140dc:	b	4141ac <__fxstatat@plt+0x10d3c>
  4140e0:	ldurb	w8, [x29, #-116]
  4140e4:	tbnz	w8, #0, 4140ec <__fxstatat@plt+0x10c7c>
  4140e8:	b	41415c <__fxstatat@plt+0x10cec>
  4140ec:	ldurb	w8, [x29, #-122]
  4140f0:	tbnz	w8, #0, 41415c <__fxstatat@plt+0x10cec>
  4140f4:	ldur	x8, [x29, #-88]
  4140f8:	ldur	x9, [x29, #-24]
  4140fc:	cmp	x8, x9
  414100:	b.cs	414118 <__fxstatat@plt+0x10ca8>  // b.hs, b.nlast
  414104:	ldur	x8, [x29, #-16]
  414108:	ldur	x9, [x29, #-88]
  41410c:	add	x8, x8, x9
  414110:	mov	w10, #0x27                  	// #39
  414114:	strb	w10, [x8]
  414118:	ldur	x8, [x29, #-88]
  41411c:	add	x8, x8, #0x1
  414120:	stur	x8, [x29, #-88]
  414124:	ldur	x8, [x29, #-88]
  414128:	ldur	x9, [x29, #-24]
  41412c:	cmp	x8, x9
  414130:	b.cs	414148 <__fxstatat@plt+0x10cd8>  // b.hs, b.nlast
  414134:	ldur	x8, [x29, #-16]
  414138:	ldur	x9, [x29, #-88]
  41413c:	add	x8, x8, x9
  414140:	mov	w10, #0x27                  	// #39
  414144:	strb	w10, [x8]
  414148:	ldur	x8, [x29, #-88]
  41414c:	add	x8, x8, #0x1
  414150:	stur	x8, [x29, #-88]
  414154:	mov	w8, #0x0                   	// #0
  414158:	sturb	w8, [x29, #-116]
  41415c:	ldur	x8, [x29, #-88]
  414160:	ldur	x9, [x29, #-24]
  414164:	cmp	x8, x9
  414168:	b.cs	414180 <__fxstatat@plt+0x10d10>  // b.hs, b.nlast
  41416c:	ldurb	w8, [x29, #-119]
  414170:	ldur	x9, [x29, #-16]
  414174:	ldur	x10, [x29, #-88]
  414178:	add	x9, x9, x10
  41417c:	strb	w8, [x9]
  414180:	ldur	x8, [x29, #-88]
  414184:	add	x8, x8, #0x1
  414188:	stur	x8, [x29, #-88]
  41418c:	ldur	x8, [x29, #-32]
  414190:	ldur	x9, [x29, #-80]
  414194:	add	x9, x9, #0x1
  414198:	stur	x9, [x29, #-80]
  41419c:	add	x8, x8, x9
  4141a0:	ldrb	w10, [x8]
  4141a4:	sturb	w10, [x29, #-119]
  4141a8:	b	413ef4 <__fxstatat@plt+0x10a84>
  4141ac:	b	414314 <__fxstatat@plt+0x10ea4>
  4141b0:	ldurb	w8, [x29, #-113]
  4141b4:	tbnz	w8, #0, 4141bc <__fxstatat@plt+0x10d4c>
  4141b8:	b	4141c8 <__fxstatat@plt+0x10d58>
  4141bc:	ldur	w8, [x29, #-44]
  4141c0:	cmp	w8, #0x2
  4141c4:	b.ne	4141d4 <__fxstatat@plt+0x10d64>  // b.any
  4141c8:	ldurb	w8, [x29, #-115]
  4141cc:	tbnz	w8, #0, 4141d4 <__fxstatat@plt+0x10d64>
  4141d0:	b	414214 <__fxstatat@plt+0x10da4>
  4141d4:	ldur	x8, [x29, #-56]
  4141d8:	cbz	x8, 414214 <__fxstatat@plt+0x10da4>
  4141dc:	ldur	x8, [x29, #-56]
  4141e0:	ldurb	w9, [x29, #-119]
  4141e4:	mov	w10, w9
  4141e8:	mov	x11, #0x20                  	// #32
  4141ec:	udiv	x10, x10, x11
  4141f0:	ldr	w9, [x8, x10, lsl #2]
  4141f4:	ldurb	w12, [x29, #-119]
  4141f8:	mov	w8, w12
  4141fc:	udiv	x10, x8, x11
  414200:	mul	x10, x10, x11
  414204:	subs	x8, x8, x10
  414208:	lsr	w8, w9, w8
  41420c:	and	w8, w8, #0x1
  414210:	cbnz	w8, 414220 <__fxstatat@plt+0x10db0>
  414214:	ldurb	w8, [x29, #-121]
  414218:	tbnz	w8, #0, 414220 <__fxstatat@plt+0x10db0>
  41421c:	b	414314 <__fxstatat@plt+0x10ea4>
  414220:	ldurb	w8, [x29, #-115]
  414224:	tbnz	w8, #0, 41422c <__fxstatat@plt+0x10dbc>
  414228:	b	414230 <__fxstatat@plt+0x10dc0>
  41422c:	b	414518 <__fxstatat@plt+0x110a8>
  414230:	mov	w8, #0x1                   	// #1
  414234:	sturb	w8, [x29, #-122]
  414238:	ldur	w8, [x29, #-44]
  41423c:	cmp	w8, #0x2
  414240:	b.ne	4142e4 <__fxstatat@plt+0x10e74>  // b.any
  414244:	ldurb	w8, [x29, #-116]
  414248:	tbnz	w8, #0, 4142e4 <__fxstatat@plt+0x10e74>
  41424c:	ldur	x8, [x29, #-88]
  414250:	ldur	x9, [x29, #-24]
  414254:	cmp	x8, x9
  414258:	b.cs	414270 <__fxstatat@plt+0x10e00>  // b.hs, b.nlast
  41425c:	ldur	x8, [x29, #-16]
  414260:	ldur	x9, [x29, #-88]
  414264:	add	x8, x8, x9
  414268:	mov	w10, #0x27                  	// #39
  41426c:	strb	w10, [x8]
  414270:	ldur	x8, [x29, #-88]
  414274:	add	x8, x8, #0x1
  414278:	stur	x8, [x29, #-88]
  41427c:	ldur	x8, [x29, #-88]
  414280:	ldur	x9, [x29, #-24]
  414284:	cmp	x8, x9
  414288:	b.cs	4142a0 <__fxstatat@plt+0x10e30>  // b.hs, b.nlast
  41428c:	ldur	x8, [x29, #-16]
  414290:	ldur	x9, [x29, #-88]
  414294:	add	x8, x8, x9
  414298:	mov	w10, #0x24                  	// #36
  41429c:	strb	w10, [x8]
  4142a0:	ldur	x8, [x29, #-88]
  4142a4:	add	x8, x8, #0x1
  4142a8:	stur	x8, [x29, #-88]
  4142ac:	ldur	x8, [x29, #-88]
  4142b0:	ldur	x9, [x29, #-24]
  4142b4:	cmp	x8, x9
  4142b8:	b.cs	4142d0 <__fxstatat@plt+0x10e60>  // b.hs, b.nlast
  4142bc:	ldur	x8, [x29, #-16]
  4142c0:	ldur	x9, [x29, #-88]
  4142c4:	add	x8, x8, x9
  4142c8:	mov	w10, #0x27                  	// #39
  4142cc:	strb	w10, [x8]
  4142d0:	ldur	x8, [x29, #-88]
  4142d4:	add	x8, x8, #0x1
  4142d8:	stur	x8, [x29, #-88]
  4142dc:	mov	w8, #0x1                   	// #1
  4142e0:	sturb	w8, [x29, #-116]
  4142e4:	ldur	x8, [x29, #-88]
  4142e8:	ldur	x9, [x29, #-24]
  4142ec:	cmp	x8, x9
  4142f0:	b.cs	414308 <__fxstatat@plt+0x10e98>  // b.hs, b.nlast
  4142f4:	ldur	x8, [x29, #-16]
  4142f8:	ldur	x9, [x29, #-88]
  4142fc:	add	x8, x8, x9
  414300:	mov	w10, #0x5c                  	// #92
  414304:	strb	w10, [x8]
  414308:	ldur	x8, [x29, #-88]
  41430c:	add	x8, x8, #0x1
  414310:	stur	x8, [x29, #-88]
  414314:	ldurb	w8, [x29, #-116]
  414318:	tbnz	w8, #0, 414320 <__fxstatat@plt+0x10eb0>
  41431c:	b	414390 <__fxstatat@plt+0x10f20>
  414320:	ldurb	w8, [x29, #-122]
  414324:	tbnz	w8, #0, 414390 <__fxstatat@plt+0x10f20>
  414328:	ldur	x8, [x29, #-88]
  41432c:	ldur	x9, [x29, #-24]
  414330:	cmp	x8, x9
  414334:	b.cs	41434c <__fxstatat@plt+0x10edc>  // b.hs, b.nlast
  414338:	ldur	x8, [x29, #-16]
  41433c:	ldur	x9, [x29, #-88]
  414340:	add	x8, x8, x9
  414344:	mov	w10, #0x27                  	// #39
  414348:	strb	w10, [x8]
  41434c:	ldur	x8, [x29, #-88]
  414350:	add	x8, x8, #0x1
  414354:	stur	x8, [x29, #-88]
  414358:	ldur	x8, [x29, #-88]
  41435c:	ldur	x9, [x29, #-24]
  414360:	cmp	x8, x9
  414364:	b.cs	41437c <__fxstatat@plt+0x10f0c>  // b.hs, b.nlast
  414368:	ldur	x8, [x29, #-16]
  41436c:	ldur	x9, [x29, #-88]
  414370:	add	x8, x8, x9
  414374:	mov	w10, #0x27                  	// #39
  414378:	strb	w10, [x8]
  41437c:	ldur	x8, [x29, #-88]
  414380:	add	x8, x8, #0x1
  414384:	stur	x8, [x29, #-88]
  414388:	mov	w8, #0x0                   	// #0
  41438c:	sturb	w8, [x29, #-116]
  414390:	ldur	x8, [x29, #-88]
  414394:	ldur	x9, [x29, #-24]
  414398:	cmp	x8, x9
  41439c:	b.cs	4143b4 <__fxstatat@plt+0x10f44>  // b.hs, b.nlast
  4143a0:	ldurb	w8, [x29, #-119]
  4143a4:	ldur	x9, [x29, #-16]
  4143a8:	ldur	x10, [x29, #-88]
  4143ac:	add	x9, x9, x10
  4143b0:	strb	w8, [x9]
  4143b4:	ldur	x8, [x29, #-88]
  4143b8:	add	x8, x8, #0x1
  4143bc:	stur	x8, [x29, #-88]
  4143c0:	ldurb	w8, [x29, #-123]
  4143c4:	tbnz	w8, #0, 4143d0 <__fxstatat@plt+0x10f60>
  4143c8:	mov	w8, #0x0                   	// #0
  4143cc:	sturb	w8, [x29, #-118]
  4143d0:	ldur	x8, [x29, #-80]
  4143d4:	add	x8, x8, #0x1
  4143d8:	stur	x8, [x29, #-80]
  4143dc:	b	41354c <__fxstatat@plt+0x100dc>
  4143e0:	ldur	x8, [x29, #-88]
  4143e4:	cbnz	x8, 414404 <__fxstatat@plt+0x10f94>
  4143e8:	ldur	w8, [x29, #-44]
  4143ec:	cmp	w8, #0x2
  4143f0:	b.ne	414404 <__fxstatat@plt+0x10f94>  // b.any
  4143f4:	ldurb	w8, [x29, #-115]
  4143f8:	tbnz	w8, #0, 414400 <__fxstatat@plt+0x10f90>
  4143fc:	b	414404 <__fxstatat@plt+0x10f94>
  414400:	b	414518 <__fxstatat@plt+0x110a8>
  414404:	ldur	w8, [x29, #-44]
  414408:	cmp	w8, #0x2
  41440c:	b.ne	414488 <__fxstatat@plt+0x11018>  // b.any
  414410:	ldurb	w8, [x29, #-115]
  414414:	tbnz	w8, #0, 414488 <__fxstatat@plt+0x11018>
  414418:	ldurb	w8, [x29, #-117]
  41441c:	tbnz	w8, #0, 414424 <__fxstatat@plt+0x10fb4>
  414420:	b	414488 <__fxstatat@plt+0x11018>
  414424:	ldurb	w8, [x29, #-118]
  414428:	tbnz	w8, #0, 414430 <__fxstatat@plt+0x10fc0>
  41442c:	b	414468 <__fxstatat@plt+0x10ff8>
  414430:	ldur	x0, [x29, #-16]
  414434:	ldur	x1, [x29, #-96]
  414438:	ldur	x2, [x29, #-32]
  41443c:	ldur	x3, [x29, #-40]
  414440:	ldur	w5, [x29, #-48]
  414444:	ldur	x6, [x29, #-56]
  414448:	ldur	x7, [x29, #-64]
  41444c:	ldur	x8, [x29, #-72]
  414450:	mov	w4, #0x5                   	// #5
  414454:	mov	x9, sp
  414458:	str	x8, [x9]
  41445c:	bl	4132b4 <__fxstatat@plt+0xfe44>
  414460:	stur	x0, [x29, #-8]
  414464:	b	414574 <__fxstatat@plt+0x11104>
  414468:	ldur	x8, [x29, #-24]
  41446c:	cbnz	x8, 414488 <__fxstatat@plt+0x11018>
  414470:	ldur	x8, [x29, #-96]
  414474:	cbz	x8, 414488 <__fxstatat@plt+0x11018>
  414478:	ldur	x8, [x29, #-96]
  41447c:	stur	x8, [x29, #-24]
  414480:	stur	xzr, [x29, #-88]
  414484:	b	41335c <__fxstatat@plt+0xfeec>
  414488:	ldur	x8, [x29, #-104]
  41448c:	cbz	x8, 4144e8 <__fxstatat@plt+0x11078>
  414490:	ldurb	w8, [x29, #-115]
  414494:	tbnz	w8, #0, 4144e8 <__fxstatat@plt+0x11078>
  414498:	ldur	x8, [x29, #-104]
  41449c:	ldrb	w9, [x8]
  4144a0:	cbz	w9, 4144e8 <__fxstatat@plt+0x11078>
  4144a4:	ldur	x8, [x29, #-88]
  4144a8:	ldur	x9, [x29, #-24]
  4144ac:	cmp	x8, x9
  4144b0:	b.cs	4144cc <__fxstatat@plt+0x1105c>  // b.hs, b.nlast
  4144b4:	ldur	x8, [x29, #-104]
  4144b8:	ldrb	w9, [x8]
  4144bc:	ldur	x8, [x29, #-16]
  4144c0:	ldur	x10, [x29, #-88]
  4144c4:	add	x8, x8, x10
  4144c8:	strb	w9, [x8]
  4144cc:	ldur	x8, [x29, #-88]
  4144d0:	add	x8, x8, #0x1
  4144d4:	stur	x8, [x29, #-88]
  4144d8:	ldur	x8, [x29, #-104]
  4144dc:	add	x8, x8, #0x1
  4144e0:	stur	x8, [x29, #-104]
  4144e4:	b	414498 <__fxstatat@plt+0x11028>
  4144e8:	ldur	x8, [x29, #-88]
  4144ec:	ldur	x9, [x29, #-24]
  4144f0:	cmp	x8, x9
  4144f4:	b.cs	41450c <__fxstatat@plt+0x1109c>  // b.hs, b.nlast
  4144f8:	ldur	x8, [x29, #-16]
  4144fc:	ldur	x9, [x29, #-88]
  414500:	add	x8, x8, x9
  414504:	mov	w10, #0x0                   	// #0
  414508:	strb	w10, [x8]
  41450c:	ldur	x8, [x29, #-88]
  414510:	stur	x8, [x29, #-8]
  414514:	b	414574 <__fxstatat@plt+0x11104>
  414518:	ldur	w8, [x29, #-44]
  41451c:	cmp	w8, #0x2
  414520:	b.ne	414538 <__fxstatat@plt+0x110c8>  // b.any
  414524:	ldurb	w8, [x29, #-113]
  414528:	tbnz	w8, #0, 414530 <__fxstatat@plt+0x110c0>
  41452c:	b	414538 <__fxstatat@plt+0x110c8>
  414530:	mov	w8, #0x4                   	// #4
  414534:	stur	w8, [x29, #-44]
  414538:	ldur	x0, [x29, #-16]
  41453c:	ldur	x1, [x29, #-24]
  414540:	ldur	x2, [x29, #-32]
  414544:	ldur	x3, [x29, #-40]
  414548:	ldur	w4, [x29, #-44]
  41454c:	ldur	w8, [x29, #-48]
  414550:	and	w5, w8, #0xfffffffd
  414554:	ldur	x7, [x29, #-64]
  414558:	ldur	x9, [x29, #-72]
  41455c:	mov	x10, xzr
  414560:	mov	x6, x10
  414564:	mov	x10, sp
  414568:	str	x9, [x10]
  41456c:	bl	4132b4 <__fxstatat@plt+0xfe44>
  414570:	stur	x0, [x29, #-8]
  414574:	ldur	x0, [x29, #-8]
  414578:	ldr	x28, [sp, #288]
  41457c:	ldp	x29, x30, [sp, #272]
  414580:	add	sp, sp, #0x130
  414584:	ret
  414588:	sub	sp, sp, #0x30
  41458c:	stp	x29, x30, [sp, #32]
  414590:	add	x29, sp, #0x20
  414594:	mov	x8, xzr
  414598:	stur	x0, [x29, #-8]
  41459c:	str	x1, [sp, #16]
  4145a0:	str	x2, [sp, #8]
  4145a4:	ldur	x0, [x29, #-8]
  4145a8:	ldr	x1, [sp, #16]
  4145ac:	ldr	x3, [sp, #8]
  4145b0:	mov	x2, x8
  4145b4:	bl	4145c4 <__fxstatat@plt+0x11154>
  4145b8:	ldp	x29, x30, [sp, #32]
  4145bc:	add	sp, sp, #0x30
  4145c0:	ret
  4145c4:	sub	sp, sp, #0x70
  4145c8:	stp	x29, x30, [sp, #96]
  4145cc:	add	x29, sp, #0x60
  4145d0:	stur	x0, [x29, #-8]
  4145d4:	stur	x1, [x29, #-16]
  4145d8:	stur	x2, [x29, #-24]
  4145dc:	stur	x3, [x29, #-32]
  4145e0:	ldur	x8, [x29, #-32]
  4145e4:	cbz	x8, 4145f4 <__fxstatat@plt+0x11184>
  4145e8:	ldur	x8, [x29, #-32]
  4145ec:	str	x8, [sp, #24]
  4145f0:	b	414600 <__fxstatat@plt+0x11190>
  4145f4:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  4145f8:	add	x8, x8, #0x9d0
  4145fc:	str	x8, [sp, #24]
  414600:	ldr	x8, [sp, #24]
  414604:	stur	x8, [x29, #-40]
  414608:	bl	403380 <__errno_location@plt>
  41460c:	ldr	w9, [x0]
  414610:	stur	w9, [x29, #-44]
  414614:	ldur	x8, [x29, #-40]
  414618:	ldr	w9, [x8, #4]
  41461c:	ldur	x8, [x29, #-24]
  414620:	mov	x10, xzr
  414624:	mov	w11, #0x1                   	// #1
  414628:	mov	w12, wzr
  41462c:	cmp	x8, #0x0
  414630:	csel	w11, w12, w11, ne  // ne = any
  414634:	orr	w9, w9, w11
  414638:	str	w9, [sp, #48]
  41463c:	ldur	x2, [x29, #-8]
  414640:	ldur	x3, [x29, #-16]
  414644:	ldur	x8, [x29, #-40]
  414648:	ldr	w4, [x8]
  41464c:	ldr	w5, [sp, #48]
  414650:	ldur	x8, [x29, #-40]
  414654:	add	x6, x8, #0x8
  414658:	ldur	x8, [x29, #-40]
  41465c:	ldr	x7, [x8, #40]
  414660:	ldur	x8, [x29, #-40]
  414664:	ldr	x8, [x8, #48]
  414668:	mov	x0, x10
  41466c:	mov	x1, x10
  414670:	mov	x10, sp
  414674:	str	x8, [x10]
  414678:	bl	4132b4 <__fxstatat@plt+0xfe44>
  41467c:	add	x8, x0, #0x1
  414680:	str	x8, [sp, #40]
  414684:	ldr	x0, [sp, #40]
  414688:	bl	419148 <__fxstatat@plt+0x15cd8>
  41468c:	str	x0, [sp, #32]
  414690:	ldr	x0, [sp, #32]
  414694:	ldr	x1, [sp, #40]
  414698:	ldur	x2, [x29, #-8]
  41469c:	ldur	x3, [x29, #-16]
  4146a0:	ldur	x8, [x29, #-40]
  4146a4:	ldr	w4, [x8]
  4146a8:	ldr	w5, [sp, #48]
  4146ac:	ldur	x8, [x29, #-40]
  4146b0:	add	x6, x8, #0x8
  4146b4:	ldur	x8, [x29, #-40]
  4146b8:	ldr	x7, [x8, #40]
  4146bc:	ldur	x8, [x29, #-40]
  4146c0:	ldr	x8, [x8, #48]
  4146c4:	mov	x10, sp
  4146c8:	str	x8, [x10]
  4146cc:	bl	4132b4 <__fxstatat@plt+0xfe44>
  4146d0:	ldur	w9, [x29, #-44]
  4146d4:	str	w9, [sp, #20]
  4146d8:	bl	403380 <__errno_location@plt>
  4146dc:	ldr	w9, [sp, #20]
  4146e0:	str	w9, [x0]
  4146e4:	ldur	x8, [x29, #-24]
  4146e8:	cbz	x8, 4146fc <__fxstatat@plt+0x1128c>
  4146ec:	ldr	x8, [sp, #40]
  4146f0:	subs	x8, x8, #0x1
  4146f4:	ldur	x9, [x29, #-24]
  4146f8:	str	x8, [x9]
  4146fc:	ldr	x0, [sp, #32]
  414700:	ldp	x29, x30, [sp, #96]
  414704:	add	sp, sp, #0x70
  414708:	ret
  41470c:	sub	sp, sp, #0x30
  414710:	stp	x29, x30, [sp, #32]
  414714:	add	x29, sp, #0x20
  414718:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  41471c:	add	x8, x8, #0x4c0
  414720:	mov	w9, #0x1                   	// #1
  414724:	adrp	x10, 432000 <__fxstatat@plt+0x2eb90>
  414728:	add	x10, x10, #0x4d0
  41472c:	ldr	x8, [x8]
  414730:	stur	x8, [x29, #-8]
  414734:	stur	w9, [x29, #-12]
  414738:	str	x10, [sp, #8]
  41473c:	ldur	w8, [x29, #-12]
  414740:	adrp	x9, 432000 <__fxstatat@plt+0x2eb90>
  414744:	add	x9, x9, #0x4c8
  414748:	ldr	w10, [x9]
  41474c:	cmp	w8, w10
  414750:	b.ge	414780 <__fxstatat@plt+0x11310>  // b.tcont
  414754:	ldur	x8, [x29, #-8]
  414758:	ldursw	x9, [x29, #-12]
  41475c:	mov	x10, #0x10                  	// #16
  414760:	mul	x9, x10, x9
  414764:	add	x8, x8, x9
  414768:	ldr	x0, [x8, #8]
  41476c:	bl	403140 <free@plt>
  414770:	ldur	w8, [x29, #-12]
  414774:	add	w8, w8, #0x1
  414778:	stur	w8, [x29, #-12]
  41477c:	b	41473c <__fxstatat@plt+0x112cc>
  414780:	ldur	x8, [x29, #-8]
  414784:	ldr	x8, [x8, #8]
  414788:	adrp	x9, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  41478c:	add	x9, x9, #0xa08
  414790:	cmp	x8, x9
  414794:	b.eq	4147bc <__fxstatat@plt+0x1134c>  // b.none
  414798:	ldur	x8, [x29, #-8]
  41479c:	ldr	x0, [x8, #8]
  4147a0:	bl	403140 <free@plt>
  4147a4:	mov	x8, #0x100                 	// #256
  4147a8:	ldr	x9, [sp, #8]
  4147ac:	str	x8, [x9]
  4147b0:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  4147b4:	add	x8, x8, #0xa08
  4147b8:	str	x8, [x9, #8]
  4147bc:	ldur	x8, [x29, #-8]
  4147c0:	ldr	x9, [sp, #8]
  4147c4:	cmp	x8, x9
  4147c8:	b.eq	4147e4 <__fxstatat@plt+0x11374>  // b.none
  4147cc:	ldur	x0, [x29, #-8]
  4147d0:	bl	403140 <free@plt>
  4147d4:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  4147d8:	add	x8, x8, #0x4c0
  4147dc:	ldr	x9, [sp, #8]
  4147e0:	str	x9, [x8]
  4147e4:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  4147e8:	add	x8, x8, #0x4c8
  4147ec:	mov	w9, #0x1                   	// #1
  4147f0:	str	w9, [x8]
  4147f4:	ldp	x29, x30, [sp, #32]
  4147f8:	add	sp, sp, #0x30
  4147fc:	ret
  414800:	sub	sp, sp, #0x20
  414804:	stp	x29, x30, [sp, #16]
  414808:	add	x29, sp, #0x10
  41480c:	mov	x2, #0xffffffffffffffff    	// #-1
  414810:	adrp	x3, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  414814:	add	x3, x3, #0x9d0
  414818:	stur	w0, [x29, #-4]
  41481c:	str	x1, [sp]
  414820:	ldur	w0, [x29, #-4]
  414824:	ldr	x1, [sp]
  414828:	bl	414838 <__fxstatat@plt+0x113c8>
  41482c:	ldp	x29, x30, [sp, #16]
  414830:	add	sp, sp, #0x20
  414834:	ret
  414838:	sub	sp, sp, #0x90
  41483c:	stp	x29, x30, [sp, #128]
  414840:	add	x29, sp, #0x80
  414844:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  414848:	add	x8, x8, #0x4c0
  41484c:	adrp	x9, 432000 <__fxstatat@plt+0x2eb90>
  414850:	add	x9, x9, #0x4c8
  414854:	stur	w0, [x29, #-4]
  414858:	stur	x1, [x29, #-16]
  41485c:	stur	x2, [x29, #-24]
  414860:	stur	x3, [x29, #-32]
  414864:	str	x8, [sp, #32]
  414868:	str	x9, [sp, #24]
  41486c:	bl	403380 <__errno_location@plt>
  414870:	ldr	w10, [x0]
  414874:	stur	w10, [x29, #-36]
  414878:	ldr	x8, [sp, #32]
  41487c:	ldr	x9, [x8]
  414880:	stur	x9, [x29, #-48]
  414884:	ldur	w10, [x29, #-4]
  414888:	cmp	w10, #0x0
  41488c:	cset	w10, ge  // ge = tcont
  414890:	tbnz	w10, #0, 414898 <__fxstatat@plt+0x11428>
  414894:	bl	403010 <abort@plt>
  414898:	ldr	x8, [sp, #24]
  41489c:	ldr	w9, [x8]
  4148a0:	ldur	w10, [x29, #-4]
  4148a4:	cmp	w9, w10
  4148a8:	b.gt	41499c <__fxstatat@plt+0x1152c>
  4148ac:	ldur	x8, [x29, #-48]
  4148b0:	adrp	x9, 432000 <__fxstatat@plt+0x2eb90>
  4148b4:	add	x9, x9, #0x4d0
  4148b8:	cmp	x8, x9
  4148bc:	cset	w10, eq  // eq = none
  4148c0:	and	w10, w10, #0x1
  4148c4:	sturb	w10, [x29, #-49]
  4148c8:	mov	w10, #0x7ffffffe            	// #2147483646
  4148cc:	stur	w10, [x29, #-56]
  4148d0:	ldur	w10, [x29, #-56]
  4148d4:	ldur	w11, [x29, #-4]
  4148d8:	cmp	w10, w11
  4148dc:	b.ge	4148e4 <__fxstatat@plt+0x11474>  // b.tcont
  4148e0:	bl	4192a4 <__fxstatat@plt+0x15e34>
  4148e4:	ldurb	w8, [x29, #-49]
  4148e8:	tbnz	w8, #0, 4148f0 <__fxstatat@plt+0x11480>
  4148ec:	b	4148fc <__fxstatat@plt+0x1148c>
  4148f0:	mov	x8, xzr
  4148f4:	str	x8, [sp, #16]
  4148f8:	b	414904 <__fxstatat@plt+0x11494>
  4148fc:	ldur	x8, [x29, #-48]
  414900:	str	x8, [sp, #16]
  414904:	ldr	x8, [sp, #16]
  414908:	ldur	w9, [x29, #-4]
  41490c:	add	w9, w9, #0x1
  414910:	mov	w10, #0x10                  	// #16
  414914:	smull	x1, w9, w10
  414918:	mov	x0, x8
  41491c:	bl	418fe8 <__fxstatat@plt+0x15b78>
  414920:	stur	x0, [x29, #-48]
  414924:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  414928:	add	x8, x8, #0x4c0
  41492c:	str	x0, [x8]
  414930:	ldurb	w9, [x29, #-49]
  414934:	tbnz	w9, #0, 41493c <__fxstatat@plt+0x114cc>
  414938:	b	414950 <__fxstatat@plt+0x114e0>
  41493c:	ldur	x8, [x29, #-48]
  414940:	adrp	x9, 432000 <__fxstatat@plt+0x2eb90>
  414944:	add	x9, x9, #0x4d0
  414948:	ldr	q0, [x9]
  41494c:	str	q0, [x8]
  414950:	ldur	x8, [x29, #-48]
  414954:	ldr	x9, [sp, #24]
  414958:	ldrsw	x10, [x9]
  41495c:	mov	x11, #0x10                  	// #16
  414960:	mul	x10, x11, x10
  414964:	add	x0, x8, x10
  414968:	ldur	w12, [x29, #-4]
  41496c:	add	w12, w12, #0x1
  414970:	ldr	w13, [x9]
  414974:	subs	w12, w12, w13
  414978:	mov	w13, #0x10                  	// #16
  41497c:	smull	x2, w12, w13
  414980:	mov	w12, wzr
  414984:	mov	w1, w12
  414988:	bl	402ee0 <memset@plt>
  41498c:	ldur	w12, [x29, #-4]
  414990:	add	w12, w12, #0x1
  414994:	ldr	x8, [sp, #24]
  414998:	str	w12, [x8]
  41499c:	ldur	x8, [x29, #-48]
  4149a0:	ldursw	x9, [x29, #-4]
  4149a4:	mov	x10, #0x10                  	// #16
  4149a8:	mul	x9, x10, x9
  4149ac:	ldr	x8, [x8, x9]
  4149b0:	str	x8, [sp, #64]
  4149b4:	ldur	x8, [x29, #-48]
  4149b8:	ldursw	x9, [x29, #-4]
  4149bc:	mul	x9, x10, x9
  4149c0:	add	x8, x8, x9
  4149c4:	ldr	x8, [x8, #8]
  4149c8:	str	x8, [sp, #56]
  4149cc:	ldur	x8, [x29, #-32]
  4149d0:	ldr	w11, [x8, #4]
  4149d4:	orr	w11, w11, #0x1
  4149d8:	str	w11, [sp, #52]
  4149dc:	ldr	x0, [sp, #56]
  4149e0:	ldr	x1, [sp, #64]
  4149e4:	ldur	x2, [x29, #-16]
  4149e8:	ldur	x3, [x29, #-24]
  4149ec:	ldur	x8, [x29, #-32]
  4149f0:	ldr	w4, [x8]
  4149f4:	ldr	w5, [sp, #52]
  4149f8:	ldur	x8, [x29, #-32]
  4149fc:	add	x6, x8, #0x8
  414a00:	ldur	x8, [x29, #-32]
  414a04:	ldr	x7, [x8, #40]
  414a08:	ldur	x8, [x29, #-32]
  414a0c:	ldr	x8, [x8, #48]
  414a10:	mov	x9, sp
  414a14:	str	x8, [x9]
  414a18:	bl	4132b4 <__fxstatat@plt+0xfe44>
  414a1c:	str	x0, [sp, #40]
  414a20:	ldr	x8, [sp, #64]
  414a24:	ldr	x9, [sp, #40]
  414a28:	cmp	x8, x9
  414a2c:	b.hi	414ad0 <__fxstatat@plt+0x11660>  // b.pmore
  414a30:	ldr	x8, [sp, #40]
  414a34:	add	x8, x8, #0x1
  414a38:	str	x8, [sp, #64]
  414a3c:	ldur	x9, [x29, #-48]
  414a40:	ldursw	x10, [x29, #-4]
  414a44:	mov	x11, #0x10                  	// #16
  414a48:	mul	x10, x11, x10
  414a4c:	str	x8, [x9, x10]
  414a50:	ldr	x8, [sp, #56]
  414a54:	adrp	x9, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  414a58:	add	x9, x9, #0xa08
  414a5c:	cmp	x8, x9
  414a60:	b.eq	414a6c <__fxstatat@plt+0x115fc>  // b.none
  414a64:	ldr	x0, [sp, #56]
  414a68:	bl	403140 <free@plt>
  414a6c:	ldr	x0, [sp, #64]
  414a70:	bl	419148 <__fxstatat@plt+0x15cd8>
  414a74:	str	x0, [sp, #56]
  414a78:	ldur	x8, [x29, #-48]
  414a7c:	ldursw	x9, [x29, #-4]
  414a80:	mov	x10, #0x10                  	// #16
  414a84:	mul	x9, x10, x9
  414a88:	add	x8, x8, x9
  414a8c:	str	x0, [x8, #8]
  414a90:	ldr	x0, [sp, #56]
  414a94:	ldr	x1, [sp, #64]
  414a98:	ldur	x2, [x29, #-16]
  414a9c:	ldur	x3, [x29, #-24]
  414aa0:	ldur	x8, [x29, #-32]
  414aa4:	ldr	w4, [x8]
  414aa8:	ldr	w5, [sp, #52]
  414aac:	ldur	x8, [x29, #-32]
  414ab0:	add	x6, x8, #0x8
  414ab4:	ldur	x8, [x29, #-32]
  414ab8:	ldr	x7, [x8, #40]
  414abc:	ldur	x8, [x29, #-32]
  414ac0:	ldr	x8, [x8, #48]
  414ac4:	mov	x9, sp
  414ac8:	str	x8, [x9]
  414acc:	bl	4132b4 <__fxstatat@plt+0xfe44>
  414ad0:	ldur	w8, [x29, #-36]
  414ad4:	str	w8, [sp, #12]
  414ad8:	bl	403380 <__errno_location@plt>
  414adc:	ldr	w8, [sp, #12]
  414ae0:	str	w8, [x0]
  414ae4:	ldr	x0, [sp, #56]
  414ae8:	ldp	x29, x30, [sp, #128]
  414aec:	add	sp, sp, #0x90
  414af0:	ret
  414af4:	sub	sp, sp, #0x30
  414af8:	stp	x29, x30, [sp, #32]
  414afc:	add	x29, sp, #0x20
  414b00:	adrp	x3, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  414b04:	add	x3, x3, #0x9d0
  414b08:	stur	w0, [x29, #-4]
  414b0c:	str	x1, [sp, #16]
  414b10:	str	x2, [sp, #8]
  414b14:	ldur	w0, [x29, #-4]
  414b18:	ldr	x1, [sp, #16]
  414b1c:	ldr	x2, [sp, #8]
  414b20:	bl	414838 <__fxstatat@plt+0x113c8>
  414b24:	ldp	x29, x30, [sp, #32]
  414b28:	add	sp, sp, #0x30
  414b2c:	ret
  414b30:	sub	sp, sp, #0x20
  414b34:	stp	x29, x30, [sp, #16]
  414b38:	add	x29, sp, #0x10
  414b3c:	mov	w8, wzr
  414b40:	str	x0, [sp, #8]
  414b44:	ldr	x1, [sp, #8]
  414b48:	mov	w0, w8
  414b4c:	bl	414800 <__fxstatat@plt+0x11390>
  414b50:	ldp	x29, x30, [sp, #16]
  414b54:	add	sp, sp, #0x20
  414b58:	ret
  414b5c:	sub	sp, sp, #0x20
  414b60:	stp	x29, x30, [sp, #16]
  414b64:	add	x29, sp, #0x10
  414b68:	mov	w8, wzr
  414b6c:	str	x0, [sp, #8]
  414b70:	str	x1, [sp]
  414b74:	ldr	x1, [sp, #8]
  414b78:	ldr	x2, [sp]
  414b7c:	mov	w0, w8
  414b80:	bl	414af4 <__fxstatat@plt+0x11684>
  414b84:	ldp	x29, x30, [sp, #16]
  414b88:	add	sp, sp, #0x20
  414b8c:	ret
  414b90:	sub	sp, sp, #0x70
  414b94:	stp	x29, x30, [sp, #96]
  414b98:	add	x29, sp, #0x60
  414b9c:	mov	x8, #0xffffffffffffffff    	// #-1
  414ba0:	add	x9, sp, #0x18
  414ba4:	stur	w0, [x29, #-4]
  414ba8:	stur	w1, [x29, #-8]
  414bac:	stur	x2, [x29, #-16]
  414bb0:	ldur	w0, [x29, #-8]
  414bb4:	str	x8, [sp, #16]
  414bb8:	mov	x8, x9
  414bbc:	str	x9, [sp, #8]
  414bc0:	bl	414be4 <__fxstatat@plt+0x11774>
  414bc4:	ldur	w0, [x29, #-4]
  414bc8:	ldur	x1, [x29, #-16]
  414bcc:	ldr	x2, [sp, #16]
  414bd0:	ldr	x3, [sp, #8]
  414bd4:	bl	414838 <__fxstatat@plt+0x113c8>
  414bd8:	ldp	x29, x30, [sp, #96]
  414bdc:	add	sp, sp, #0x70
  414be0:	ret
  414be4:	sub	sp, sp, #0x20
  414be8:	stp	x29, x30, [sp, #16]
  414bec:	add	x29, sp, #0x10
  414bf0:	mov	x2, #0x38                  	// #56
  414bf4:	stur	w0, [x29, #-4]
  414bf8:	mov	x0, x8
  414bfc:	mov	w9, wzr
  414c00:	mov	w1, w9
  414c04:	str	x8, [sp]
  414c08:	bl	402ee0 <memset@plt>
  414c0c:	ldur	w9, [x29, #-4]
  414c10:	cmp	w9, #0xa
  414c14:	b.ne	414c1c <__fxstatat@plt+0x117ac>  // b.any
  414c18:	bl	403010 <abort@plt>
  414c1c:	ldur	w8, [x29, #-4]
  414c20:	ldr	x9, [sp]
  414c24:	str	w8, [x9]
  414c28:	ldp	x29, x30, [sp, #16]
  414c2c:	add	sp, sp, #0x20
  414c30:	ret
  414c34:	sub	sp, sp, #0x70
  414c38:	stp	x29, x30, [sp, #96]
  414c3c:	add	x29, sp, #0x60
  414c40:	add	x8, sp, #0x10
  414c44:	stur	w0, [x29, #-4]
  414c48:	stur	w1, [x29, #-8]
  414c4c:	stur	x2, [x29, #-16]
  414c50:	stur	x3, [x29, #-24]
  414c54:	ldur	w0, [x29, #-8]
  414c58:	str	x8, [sp, #8]
  414c5c:	bl	414be4 <__fxstatat@plt+0x11774>
  414c60:	ldur	w0, [x29, #-4]
  414c64:	ldur	x1, [x29, #-16]
  414c68:	ldur	x2, [x29, #-24]
  414c6c:	ldr	x3, [sp, #8]
  414c70:	bl	414838 <__fxstatat@plt+0x113c8>
  414c74:	ldp	x29, x30, [sp, #96]
  414c78:	add	sp, sp, #0x70
  414c7c:	ret
  414c80:	sub	sp, sp, #0x20
  414c84:	stp	x29, x30, [sp, #16]
  414c88:	add	x29, sp, #0x10
  414c8c:	mov	w8, wzr
  414c90:	stur	w0, [x29, #-4]
  414c94:	str	x1, [sp]
  414c98:	ldur	w1, [x29, #-4]
  414c9c:	ldr	x2, [sp]
  414ca0:	mov	w0, w8
  414ca4:	bl	414b90 <__fxstatat@plt+0x11720>
  414ca8:	ldp	x29, x30, [sp, #16]
  414cac:	add	sp, sp, #0x20
  414cb0:	ret
  414cb4:	sub	sp, sp, #0x30
  414cb8:	stp	x29, x30, [sp, #32]
  414cbc:	add	x29, sp, #0x20
  414cc0:	mov	w8, wzr
  414cc4:	stur	w0, [x29, #-4]
  414cc8:	str	x1, [sp, #16]
  414ccc:	str	x2, [sp, #8]
  414cd0:	ldur	w1, [x29, #-4]
  414cd4:	ldr	x2, [sp, #16]
  414cd8:	ldr	x3, [sp, #8]
  414cdc:	mov	w0, w8
  414ce0:	bl	414c34 <__fxstatat@plt+0x117c4>
  414ce4:	ldp	x29, x30, [sp, #32]
  414ce8:	add	sp, sp, #0x30
  414cec:	ret
  414cf0:	sub	sp, sp, #0x70
  414cf4:	stp	x29, x30, [sp, #96]
  414cf8:	add	x29, sp, #0x60
  414cfc:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  414d00:	add	x8, x8, #0x9d0
  414d04:	mov	x9, #0x38                  	// #56
  414d08:	mov	w10, #0x1                   	// #1
  414d0c:	mov	w11, wzr
  414d10:	add	x12, sp, #0x10
  414d14:	stur	x0, [x29, #-8]
  414d18:	stur	x1, [x29, #-16]
  414d1c:	sturb	w2, [x29, #-17]
  414d20:	mov	x0, x12
  414d24:	mov	x1, x8
  414d28:	mov	x2, x9
  414d2c:	str	w10, [sp, #12]
  414d30:	str	w11, [sp, #8]
  414d34:	str	x12, [sp]
  414d38:	bl	402bb0 <memcpy@plt>
  414d3c:	ldurb	w1, [x29, #-17]
  414d40:	ldr	x0, [sp]
  414d44:	ldr	w2, [sp, #12]
  414d48:	bl	41307c <__fxstatat@plt+0xfc0c>
  414d4c:	ldur	x1, [x29, #-8]
  414d50:	ldur	x2, [x29, #-16]
  414d54:	ldr	w10, [sp, #8]
  414d58:	mov	w0, w10
  414d5c:	ldr	x3, [sp]
  414d60:	bl	414838 <__fxstatat@plt+0x113c8>
  414d64:	ldp	x29, x30, [sp, #96]
  414d68:	add	sp, sp, #0x70
  414d6c:	ret
  414d70:	sub	sp, sp, #0x20
  414d74:	stp	x29, x30, [sp, #16]
  414d78:	add	x29, sp, #0x10
  414d7c:	mov	x8, #0xffffffffffffffff    	// #-1
  414d80:	str	x0, [sp, #8]
  414d84:	strb	w1, [sp, #7]
  414d88:	ldr	x0, [sp, #8]
  414d8c:	ldrb	w2, [sp, #7]
  414d90:	mov	x1, x8
  414d94:	bl	414cf0 <__fxstatat@plt+0x11880>
  414d98:	ldp	x29, x30, [sp, #16]
  414d9c:	add	sp, sp, #0x20
  414da0:	ret
  414da4:	sub	sp, sp, #0x20
  414da8:	stp	x29, x30, [sp, #16]
  414dac:	add	x29, sp, #0x10
  414db0:	str	x0, [sp, #8]
  414db4:	ldr	x0, [sp, #8]
  414db8:	mov	w1, #0x3a                  	// #58
  414dbc:	bl	414d70 <__fxstatat@plt+0x11900>
  414dc0:	ldp	x29, x30, [sp, #16]
  414dc4:	add	sp, sp, #0x20
  414dc8:	ret
  414dcc:	sub	sp, sp, #0x20
  414dd0:	stp	x29, x30, [sp, #16]
  414dd4:	add	x29, sp, #0x10
  414dd8:	str	x0, [sp, #8]
  414ddc:	str	x1, [sp]
  414de0:	ldr	x0, [sp, #8]
  414de4:	ldr	x1, [sp]
  414de8:	mov	w2, #0x3a                  	// #58
  414dec:	bl	414cf0 <__fxstatat@plt+0x11880>
  414df0:	ldp	x29, x30, [sp, #16]
  414df4:	add	sp, sp, #0x20
  414df8:	ret
  414dfc:	sub	sp, sp, #0xc0
  414e00:	stp	x29, x30, [sp, #176]
  414e04:	add	x29, sp, #0xb0
  414e08:	mov	x8, #0x38                  	// #56
  414e0c:	mov	w9, #0x1                   	// #1
  414e10:	mov	x10, #0xffffffffffffffff    	// #-1
  414e14:	sub	x11, x29, #0x48
  414e18:	add	x12, sp, #0x30
  414e1c:	stur	w0, [x29, #-4]
  414e20:	stur	w1, [x29, #-8]
  414e24:	stur	x2, [x29, #-16]
  414e28:	ldur	w0, [x29, #-8]
  414e2c:	str	x8, [sp, #40]
  414e30:	mov	x8, x12
  414e34:	str	w9, [sp, #36]
  414e38:	str	x10, [sp, #24]
  414e3c:	str	x11, [sp, #16]
  414e40:	str	x12, [sp, #8]
  414e44:	bl	414be4 <__fxstatat@plt+0x11774>
  414e48:	ldr	x0, [sp, #16]
  414e4c:	ldr	x1, [sp, #8]
  414e50:	ldr	x2, [sp, #40]
  414e54:	bl	402bb0 <memcpy@plt>
  414e58:	ldr	x0, [sp, #16]
  414e5c:	mov	w1, #0x3a                  	// #58
  414e60:	ldr	w2, [sp, #36]
  414e64:	bl	41307c <__fxstatat@plt+0xfc0c>
  414e68:	ldur	w9, [x29, #-4]
  414e6c:	ldur	x1, [x29, #-16]
  414e70:	mov	w0, w9
  414e74:	ldr	x2, [sp, #24]
  414e78:	ldr	x3, [sp, #16]
  414e7c:	bl	414838 <__fxstatat@plt+0x113c8>
  414e80:	ldp	x29, x30, [sp, #176]
  414e84:	add	sp, sp, #0xc0
  414e88:	ret
  414e8c:	sub	sp, sp, #0x30
  414e90:	stp	x29, x30, [sp, #32]
  414e94:	add	x29, sp, #0x20
  414e98:	mov	x4, #0xffffffffffffffff    	// #-1
  414e9c:	stur	w0, [x29, #-4]
  414ea0:	str	x1, [sp, #16]
  414ea4:	str	x2, [sp, #8]
  414ea8:	str	x3, [sp]
  414eac:	ldur	w0, [x29, #-4]
  414eb0:	ldr	x1, [sp, #16]
  414eb4:	ldr	x2, [sp, #8]
  414eb8:	ldr	x3, [sp]
  414ebc:	bl	414ecc <__fxstatat@plt+0x11a5c>
  414ec0:	ldp	x29, x30, [sp, #32]
  414ec4:	add	sp, sp, #0x30
  414ec8:	ret
  414ecc:	sub	sp, sp, #0x80
  414ed0:	stp	x29, x30, [sp, #112]
  414ed4:	add	x29, sp, #0x70
  414ed8:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  414edc:	add	x8, x8, #0x9d0
  414ee0:	mov	x9, #0x38                  	// #56
  414ee4:	add	x10, sp, #0x10
  414ee8:	stur	w0, [x29, #-4]
  414eec:	stur	x1, [x29, #-16]
  414ef0:	stur	x2, [x29, #-24]
  414ef4:	stur	x3, [x29, #-32]
  414ef8:	stur	x4, [x29, #-40]
  414efc:	mov	x0, x10
  414f00:	mov	x1, x8
  414f04:	mov	x2, x9
  414f08:	str	x10, [sp, #8]
  414f0c:	bl	402bb0 <memcpy@plt>
  414f10:	ldur	x1, [x29, #-16]
  414f14:	ldur	x2, [x29, #-24]
  414f18:	ldr	x0, [sp, #8]
  414f1c:	bl	413184 <__fxstatat@plt+0xfd14>
  414f20:	ldur	w0, [x29, #-4]
  414f24:	ldur	x1, [x29, #-32]
  414f28:	ldur	x2, [x29, #-40]
  414f2c:	ldr	x3, [sp, #8]
  414f30:	bl	414838 <__fxstatat@plt+0x113c8>
  414f34:	ldp	x29, x30, [sp, #112]
  414f38:	add	sp, sp, #0x80
  414f3c:	ret
  414f40:	sub	sp, sp, #0x30
  414f44:	stp	x29, x30, [sp, #32]
  414f48:	add	x29, sp, #0x20
  414f4c:	mov	w8, wzr
  414f50:	stur	x0, [x29, #-8]
  414f54:	str	x1, [sp, #16]
  414f58:	str	x2, [sp, #8]
  414f5c:	ldur	x1, [x29, #-8]
  414f60:	ldr	x2, [sp, #16]
  414f64:	ldr	x3, [sp, #8]
  414f68:	mov	w0, w8
  414f6c:	bl	414e8c <__fxstatat@plt+0x11a1c>
  414f70:	ldp	x29, x30, [sp, #32]
  414f74:	add	sp, sp, #0x30
  414f78:	ret
  414f7c:	sub	sp, sp, #0x30
  414f80:	stp	x29, x30, [sp, #32]
  414f84:	add	x29, sp, #0x20
  414f88:	mov	w8, wzr
  414f8c:	stur	x0, [x29, #-8]
  414f90:	str	x1, [sp, #16]
  414f94:	str	x2, [sp, #8]
  414f98:	str	x3, [sp]
  414f9c:	ldur	x1, [x29, #-8]
  414fa0:	ldr	x2, [sp, #16]
  414fa4:	ldr	x3, [sp, #8]
  414fa8:	ldr	x4, [sp]
  414fac:	mov	w0, w8
  414fb0:	bl	414ecc <__fxstatat@plt+0x11a5c>
  414fb4:	ldp	x29, x30, [sp, #32]
  414fb8:	add	sp, sp, #0x30
  414fbc:	ret
  414fc0:	sub	sp, sp, #0x30
  414fc4:	stp	x29, x30, [sp, #32]
  414fc8:	add	x29, sp, #0x20
  414fcc:	adrp	x3, 432000 <__fxstatat@plt+0x2eb90>
  414fd0:	add	x3, x3, #0x4e0
  414fd4:	stur	w0, [x29, #-4]
  414fd8:	str	x1, [sp, #16]
  414fdc:	str	x2, [sp, #8]
  414fe0:	ldur	w0, [x29, #-4]
  414fe4:	ldr	x1, [sp, #16]
  414fe8:	ldr	x2, [sp, #8]
  414fec:	bl	414838 <__fxstatat@plt+0x113c8>
  414ff0:	ldp	x29, x30, [sp, #32]
  414ff4:	add	sp, sp, #0x30
  414ff8:	ret
  414ffc:	sub	sp, sp, #0x20
  415000:	stp	x29, x30, [sp, #16]
  415004:	add	x29, sp, #0x10
  415008:	mov	w8, wzr
  41500c:	str	x0, [sp, #8]
  415010:	str	x1, [sp]
  415014:	ldr	x1, [sp, #8]
  415018:	ldr	x2, [sp]
  41501c:	mov	w0, w8
  415020:	bl	414fc0 <__fxstatat@plt+0x11b50>
  415024:	ldp	x29, x30, [sp, #16]
  415028:	add	sp, sp, #0x20
  41502c:	ret
  415030:	sub	sp, sp, #0x20
  415034:	stp	x29, x30, [sp, #16]
  415038:	add	x29, sp, #0x10
  41503c:	mov	x2, #0xffffffffffffffff    	// #-1
  415040:	stur	w0, [x29, #-4]
  415044:	str	x1, [sp]
  415048:	ldur	w0, [x29, #-4]
  41504c:	ldr	x1, [sp]
  415050:	bl	414fc0 <__fxstatat@plt+0x11b50>
  415054:	ldp	x29, x30, [sp, #16]
  415058:	add	sp, sp, #0x20
  41505c:	ret
  415060:	sub	sp, sp, #0x20
  415064:	stp	x29, x30, [sp, #16]
  415068:	add	x29, sp, #0x10
  41506c:	mov	w8, wzr
  415070:	str	x0, [sp, #8]
  415074:	ldr	x1, [sp, #8]
  415078:	mov	w0, w8
  41507c:	bl	415030 <__fxstatat@plt+0x11bc0>
  415080:	ldp	x29, x30, [sp, #16]
  415084:	add	sp, sp, #0x20
  415088:	ret
  41508c:	sub	sp, sp, #0x40
  415090:	stp	x29, x30, [sp, #48]
  415094:	add	x29, sp, #0x30
  415098:	stur	x0, [x29, #-16]
  41509c:	stur	w1, [x29, #-20]
  4150a0:	ldur	x0, [x29, #-16]
  4150a4:	bl	4033f0 <gettext@plt>
  4150a8:	str	x0, [sp, #16]
  4150ac:	ldr	x8, [sp, #16]
  4150b0:	ldur	x9, [x29, #-16]
  4150b4:	cmp	x8, x9
  4150b8:	b.eq	4150c8 <__fxstatat@plt+0x11c58>  // b.none
  4150bc:	ldr	x8, [sp, #16]
  4150c0:	stur	x8, [x29, #-8]
  4150c4:	b	415168 <__fxstatat@plt+0x11cf8>
  4150c8:	bl	41b090 <__fxstatat@plt+0x17c20>
  4150cc:	str	x0, [sp, #8]
  4150d0:	ldr	x0, [sp, #8]
  4150d4:	adrp	x1, 420000 <__fxstatat@plt+0x1cb90>
  4150d8:	add	x1, x1, #0x3e0
  4150dc:	bl	41acf8 <__fxstatat@plt+0x17888>
  4150e0:	cbnz	w0, 41510c <__fxstatat@plt+0x11c9c>
  4150e4:	ldur	x8, [x29, #-16]
  4150e8:	ldrb	w9, [x8]
  4150ec:	adrp	x8, 420000 <__fxstatat@plt+0x1cb90>
  4150f0:	add	x8, x8, #0x3ea
  4150f4:	adrp	x10, 420000 <__fxstatat@plt+0x1cb90>
  4150f8:	add	x10, x10, #0x3e6
  4150fc:	cmp	w9, #0x60
  415100:	csel	x8, x10, x8, eq  // eq = none
  415104:	stur	x8, [x29, #-8]
  415108:	b	415168 <__fxstatat@plt+0x11cf8>
  41510c:	ldr	x0, [sp, #8]
  415110:	adrp	x1, 420000 <__fxstatat@plt+0x1cb90>
  415114:	add	x1, x1, #0x3ee
  415118:	bl	41acf8 <__fxstatat@plt+0x17888>
  41511c:	cbnz	w0, 415148 <__fxstatat@plt+0x11cd8>
  415120:	ldur	x8, [x29, #-16]
  415124:	ldrb	w9, [x8]
  415128:	adrp	x8, 420000 <__fxstatat@plt+0x1cb90>
  41512c:	add	x8, x8, #0x3fa
  415130:	adrp	x10, 420000 <__fxstatat@plt+0x1cb90>
  415134:	add	x10, x10, #0x3f6
  415138:	cmp	w9, #0x60
  41513c:	csel	x8, x10, x8, eq  // eq = none
  415140:	stur	x8, [x29, #-8]
  415144:	b	415168 <__fxstatat@plt+0x11cf8>
  415148:	ldur	w8, [x29, #-20]
  41514c:	adrp	x9, 420000 <__fxstatat@plt+0x1cb90>
  415150:	add	x9, x9, #0x3de
  415154:	adrp	x10, 420000 <__fxstatat@plt+0x1cb90>
  415158:	add	x10, x10, #0x5ae
  41515c:	cmp	w8, #0x9
  415160:	csel	x9, x10, x9, eq  // eq = none
  415164:	stur	x9, [x29, #-8]
  415168:	ldur	x0, [x29, #-8]
  41516c:	ldp	x29, x30, [sp, #48]
  415170:	add	sp, sp, #0x40
  415174:	ret
  415178:	sub	sp, sp, #0x190
  41517c:	stp	x29, x30, [sp, #368]
  415180:	str	x28, [sp, #384]
  415184:	add	x29, sp, #0x170
  415188:	add	x8, sp, #0x98
  41518c:	mov	w9, #0xffffffff            	// #-1
  415190:	mov	w10, #0x16                  	// #22
  415194:	str	w0, [x8, #208]
  415198:	str	x1, [x8, #200]
  41519c:	str	w2, [x8, #196]
  4151a0:	str	x3, [x8, #184]
  4151a4:	str	w4, [x8, #180]
  4151a8:	str	w9, [x8, #176]
  4151ac:	str	w10, [x8, #172]
  4151b0:	ldr	w0, [x8, #208]
  4151b4:	ldr	x1, [x8, #200]
  4151b8:	ldr	w2, [x8, #196]
  4151bc:	ldr	x3, [x8, #184]
  4151c0:	ldr	w4, [x8, #180]
  4151c4:	str	x8, [sp, #8]
  4151c8:	bl	403150 <renameat2@plt>
  4151cc:	ldr	x8, [sp, #8]
  4151d0:	str	w0, [x8, #176]
  4151d4:	bl	403380 <__errno_location@plt>
  4151d8:	ldr	w9, [x0]
  4151dc:	ldr	x8, [sp, #8]
  4151e0:	str	w9, [x8, #172]
  4151e4:	ldr	w9, [x8, #176]
  4151e8:	cmp	w9, #0x0
  4151ec:	cset	w9, ge  // ge = tcont
  4151f0:	tbnz	w9, #0, 415224 <__fxstatat@plt+0x11db4>
  4151f4:	ldr	x8, [sp, #8]
  4151f8:	ldr	w9, [x8, #172]
  4151fc:	cmp	w9, #0x16
  415200:	b.eq	415234 <__fxstatat@plt+0x11dc4>  // b.none
  415204:	ldr	x8, [sp, #8]
  415208:	ldr	w9, [x8, #172]
  41520c:	cmp	w9, #0x26
  415210:	b.eq	415234 <__fxstatat@plt+0x11dc4>  // b.none
  415214:	ldr	x8, [sp, #8]
  415218:	ldr	w9, [x8, #172]
  41521c:	cmp	w9, #0x5f
  415220:	b.eq	415234 <__fxstatat@plt+0x11dc4>  // b.none
  415224:	ldr	x8, [sp, #8]
  415228:	ldr	w9, [x8, #176]
  41522c:	str	w9, [x8, #212]
  415230:	b	415550 <__fxstatat@plt+0x120e0>
  415234:	ldr	x8, [sp, #8]
  415238:	ldr	x9, [x8, #200]
  41523c:	str	x9, [x8, #144]
  415240:	ldr	x9, [x8, #184]
  415244:	str	x9, [x8, #136]
  415248:	mov	w10, #0x14                  	// #20
  41524c:	str	w10, [x8, #128]
  415250:	mov	w10, #0x0                   	// #0
  415254:	strb	w10, [sp, #23]
  415258:	ldr	w10, [x8, #180]
  41525c:	cbz	w10, 4152e8 <__fxstatat@plt+0x11e78>
  415260:	ldr	x8, [sp, #8]
  415264:	ldr	w9, [x8, #180]
  415268:	and	w9, w9, #0xfffffffe
  41526c:	cbz	w9, 415284 <__fxstatat@plt+0x11e14>
  415270:	mov	w0, #0x5f                  	// #95
  415274:	bl	415568 <__fxstatat@plt+0x120f8>
  415278:	ldr	x8, [sp, #8]
  41527c:	str	w0, [x8, #212]
  415280:	b	415550 <__fxstatat@plt+0x120e0>
  415284:	ldr	x8, [sp, #8]
  415288:	ldr	w0, [x8, #196]
  41528c:	ldr	x1, [x8, #184]
  415290:	add	x2, sp, #0x18
  415294:	bl	416ba8 <__fxstatat@plt+0x13738>
  415298:	cbz	w0, 4152ac <__fxstatat@plt+0x11e3c>
  41529c:	bl	403380 <__errno_location@plt>
  4152a0:	ldr	w8, [x0]
  4152a4:	cmp	w8, #0x4b
  4152a8:	b.ne	4152c0 <__fxstatat@plt+0x11e50>  // b.any
  4152ac:	mov	w0, #0x11                  	// #17
  4152b0:	bl	415568 <__fxstatat@plt+0x120f8>
  4152b4:	ldr	x8, [sp, #8]
  4152b8:	str	w0, [x8, #212]
  4152bc:	b	415550 <__fxstatat@plt+0x120e0>
  4152c0:	bl	403380 <__errno_location@plt>
  4152c4:	ldr	w8, [x0]
  4152c8:	cmp	w8, #0x2
  4152cc:	b.eq	4152e0 <__fxstatat@plt+0x11e70>  // b.none
  4152d0:	mov	w8, #0xffffffff            	// #-1
  4152d4:	ldr	x9, [sp, #8]
  4152d8:	str	w8, [x9, #212]
  4152dc:	b	415550 <__fxstatat@plt+0x120e0>
  4152e0:	mov	w8, #0x1                   	// #1
  4152e4:	strb	w8, [sp, #23]
  4152e8:	ldr	x8, [sp, #8]
  4152ec:	ldr	x0, [x8, #200]
  4152f0:	bl	402be0 <strlen@plt>
  4152f4:	ldr	x8, [sp, #8]
  4152f8:	str	x0, [x8, #160]
  4152fc:	ldr	x0, [x8, #184]
  415300:	bl	402be0 <strlen@plt>
  415304:	ldr	x8, [sp, #8]
  415308:	str	x0, [x8, #152]
  41530c:	ldr	x9, [x8, #160]
  415310:	cbz	x9, 415320 <__fxstatat@plt+0x11eb0>
  415314:	ldr	x8, [sp, #8]
  415318:	ldr	x9, [x8, #152]
  41531c:	cbnz	x9, 415344 <__fxstatat@plt+0x11ed4>
  415320:	ldr	x8, [sp, #8]
  415324:	ldr	w0, [x8, #208]
  415328:	ldr	x1, [x8, #200]
  41532c:	ldr	w2, [x8, #196]
  415330:	ldr	x3, [x8, #184]
  415334:	bl	403190 <renameat@plt>
  415338:	ldr	x8, [sp, #8]
  41533c:	str	w0, [x8, #212]
  415340:	b	415550 <__fxstatat@plt+0x120e0>
  415344:	ldr	x8, [sp, #8]
  415348:	ldr	x9, [x8, #200]
  41534c:	ldr	x10, [x8, #160]
  415350:	subs	x10, x10, #0x1
  415354:	ldrb	w11, [x9, x10]
  415358:	cmp	w11, #0x2f
  41535c:	cset	w11, eq  // eq = none
  415360:	mov	w12, #0x1                   	// #1
  415364:	and	w11, w11, w12
  415368:	sturb	w11, [x29, #-81]
  41536c:	ldr	x9, [x8, #184]
  415370:	ldr	x10, [x8, #152]
  415374:	subs	x10, x10, #0x1
  415378:	ldrb	w11, [x9, x10]
  41537c:	cmp	w11, #0x2f
  415380:	cset	w11, eq  // eq = none
  415384:	and	w11, w11, #0x1
  415388:	sturb	w11, [x29, #-82]
  41538c:	ldurb	w11, [x29, #-81]
  415390:	tbnz	w11, #0, 4153c0 <__fxstatat@plt+0x11f50>
  415394:	ldurb	w8, [x29, #-82]
  415398:	tbnz	w8, #0, 4153c0 <__fxstatat@plt+0x11f50>
  41539c:	ldr	x8, [sp, #8]
  4153a0:	ldr	w0, [x8, #208]
  4153a4:	ldr	x1, [x8, #200]
  4153a8:	ldr	w2, [x8, #196]
  4153ac:	ldr	x3, [x8, #184]
  4153b0:	bl	403190 <renameat@plt>
  4153b4:	ldr	x8, [sp, #8]
  4153b8:	str	w0, [x8, #212]
  4153bc:	b	415550 <__fxstatat@plt+0x120e0>
  4153c0:	ldr	x8, [sp, #8]
  4153c4:	ldr	w0, [x8, #208]
  4153c8:	ldr	x1, [x8, #200]
  4153cc:	add	x2, sp, #0x98
  4153d0:	bl	416ba8 <__fxstatat@plt+0x13738>
  4153d4:	cbz	w0, 4153e8 <__fxstatat@plt+0x11f78>
  4153d8:	mov	w8, #0xffffffff            	// #-1
  4153dc:	ldr	x9, [sp, #8]
  4153e0:	str	w8, [x9, #212]
  4153e4:	b	415550 <__fxstatat@plt+0x120e0>
  4153e8:	ldrb	w8, [sp, #23]
  4153ec:	tbnz	w8, #0, 4153f4 <__fxstatat@plt+0x11f84>
  4153f0:	b	415420 <__fxstatat@plt+0x11fb0>
  4153f4:	ldr	x8, [sp, #8]
  4153f8:	ldr	w9, [x8, #16]
  4153fc:	and	w9, w9, #0xf000
  415400:	cmp	w9, #0x4, lsl #12
  415404:	b.eq	41541c <__fxstatat@plt+0x11fac>  // b.none
  415408:	mov	w0, #0x2                   	// #2
  41540c:	bl	415568 <__fxstatat@plt+0x120f8>
  415410:	ldr	x8, [sp, #8]
  415414:	str	w0, [x8, #212]
  415418:	b	415550 <__fxstatat@plt+0x120e0>
  41541c:	b	4154bc <__fxstatat@plt+0x1204c>
  415420:	ldr	x8, [sp, #8]
  415424:	ldr	w0, [x8, #196]
  415428:	ldr	x1, [x8, #184]
  41542c:	add	x2, sp, #0x18
  415430:	bl	416ba8 <__fxstatat@plt+0x13738>
  415434:	cbz	w0, 415470 <__fxstatat@plt+0x12000>
  415438:	bl	403380 <__errno_location@plt>
  41543c:	ldr	w8, [x0]
  415440:	cmp	w8, #0x2
  415444:	b.ne	41545c <__fxstatat@plt+0x11fec>  // b.any
  415448:	ldr	x8, [sp, #8]
  41544c:	ldr	w9, [x8, #16]
  415450:	and	w9, w9, #0xf000
  415454:	cmp	w9, #0x4, lsl #12
  415458:	b.eq	41546c <__fxstatat@plt+0x11ffc>  // b.none
  41545c:	mov	w8, #0xffffffff            	// #-1
  415460:	ldr	x9, [sp, #8]
  415464:	str	w8, [x9, #212]
  415468:	b	415550 <__fxstatat@plt+0x120e0>
  41546c:	b	4154bc <__fxstatat@plt+0x1204c>
  415470:	ldr	w8, [sp, #40]
  415474:	and	w8, w8, #0xf000
  415478:	cmp	w8, #0x4, lsl #12
  41547c:	b.eq	415494 <__fxstatat@plt+0x12024>  // b.none
  415480:	mov	w0, #0x14                  	// #20
  415484:	bl	415568 <__fxstatat@plt+0x120f8>
  415488:	ldr	x8, [sp, #8]
  41548c:	str	w0, [x8, #212]
  415490:	b	415550 <__fxstatat@plt+0x120e0>
  415494:	ldr	x8, [sp, #8]
  415498:	ldr	w9, [x8, #16]
  41549c:	and	w9, w9, #0xf000
  4154a0:	cmp	w9, #0x4, lsl #12
  4154a4:	b.eq	4154bc <__fxstatat@plt+0x1204c>  // b.none
  4154a8:	mov	w0, #0x15                  	// #21
  4154ac:	bl	415568 <__fxstatat@plt+0x120f8>
  4154b0:	ldr	x8, [sp, #8]
  4154b4:	str	w0, [x8, #212]
  4154b8:	b	415550 <__fxstatat@plt+0x120e0>
  4154bc:	ldr	x8, [sp, #8]
  4154c0:	ldr	w0, [x8, #208]
  4154c4:	ldr	x1, [x8, #144]
  4154c8:	ldr	w2, [x8, #196]
  4154cc:	ldr	x3, [x8, #136]
  4154d0:	bl	403190 <renameat@plt>
  4154d4:	ldr	x8, [sp, #8]
  4154d8:	str	w0, [x8, #176]
  4154dc:	bl	403380 <__errno_location@plt>
  4154e0:	ldr	w9, [x0]
  4154e4:	ldr	x8, [sp, #8]
  4154e8:	str	w9, [x8, #128]
  4154ec:	ldr	x8, [sp, #8]
  4154f0:	ldr	x9, [x8, #144]
  4154f4:	ldr	x10, [x8, #200]
  4154f8:	cmp	x9, x10
  4154fc:	b.eq	41550c <__fxstatat@plt+0x1209c>  // b.none
  415500:	ldr	x8, [sp, #8]
  415504:	ldr	x0, [x8, #144]
  415508:	bl	403140 <free@plt>
  41550c:	ldr	x8, [sp, #8]
  415510:	ldr	x9, [x8, #136]
  415514:	ldr	x10, [x8, #184]
  415518:	cmp	x9, x10
  41551c:	b.eq	41552c <__fxstatat@plt+0x120bc>  // b.none
  415520:	ldr	x8, [sp, #8]
  415524:	ldr	x0, [x8, #136]
  415528:	bl	403140 <free@plt>
  41552c:	ldr	x8, [sp, #8]
  415530:	ldr	w9, [x8, #128]
  415534:	str	w9, [sp, #4]
  415538:	bl	403380 <__errno_location@plt>
  41553c:	ldr	w9, [sp, #4]
  415540:	str	w9, [x0]
  415544:	ldr	x8, [sp, #8]
  415548:	ldr	w10, [x8, #176]
  41554c:	str	w10, [x8, #212]
  415550:	ldr	x8, [sp, #8]
  415554:	ldr	w0, [x8, #212]
  415558:	ldr	x28, [sp, #384]
  41555c:	ldp	x29, x30, [sp, #368]
  415560:	add	sp, sp, #0x190
  415564:	ret
  415568:	sub	sp, sp, #0x20
  41556c:	stp	x29, x30, [sp, #16]
  415570:	add	x29, sp, #0x10
  415574:	mov	w8, #0xffffffff            	// #-1
  415578:	stur	w0, [x29, #-4]
  41557c:	ldur	w9, [x29, #-4]
  415580:	str	w8, [sp, #8]
  415584:	str	w9, [sp, #4]
  415588:	bl	403380 <__errno_location@plt>
  41558c:	ldr	w8, [sp, #4]
  415590:	str	w8, [x0]
  415594:	ldr	w0, [sp, #8]
  415598:	ldp	x29, x30, [sp, #16]
  41559c:	add	sp, sp, #0x20
  4155a0:	ret
  4155a4:	sub	sp, sp, #0x40
  4155a8:	stp	x29, x30, [sp, #48]
  4155ac:	add	x29, sp, #0x30
  4155b0:	stur	w0, [x29, #-12]
  4155b4:	str	x1, [sp, #24]
  4155b8:	str	x2, [sp, #16]
  4155bc:	ldur	w0, [x29, #-12]
  4155c0:	ldr	x1, [sp, #24]
  4155c4:	ldr	x2, [sp, #16]
  4155c8:	bl	403280 <read@plt>
  4155cc:	str	x0, [sp, #8]
  4155d0:	ldr	x8, [sp, #8]
  4155d4:	mov	x9, xzr
  4155d8:	cmp	x9, x8
  4155dc:	cset	w10, gt
  4155e0:	tbnz	w10, #0, 4155f0 <__fxstatat@plt+0x12180>
  4155e4:	ldr	x8, [sp, #8]
  4155e8:	stur	x8, [x29, #-8]
  4155ec:	b	415640 <__fxstatat@plt+0x121d0>
  4155f0:	bl	403380 <__errno_location@plt>
  4155f4:	ldr	w8, [x0]
  4155f8:	cmp	w8, #0x4
  4155fc:	b.ne	415604 <__fxstatat@plt+0x12194>  // b.any
  415600:	b	4155bc <__fxstatat@plt+0x1214c>
  415604:	bl	403380 <__errno_location@plt>
  415608:	ldr	w8, [x0]
  41560c:	cmp	w8, #0x16
  415610:	b.ne	415630 <__fxstatat@plt+0x121c0>  // b.any
  415614:	ldr	x8, [sp, #16]
  415618:	mov	x9, #0x7ff00000            	// #2146435072
  41561c:	cmp	x9, x8
  415620:	b.cs	415630 <__fxstatat@plt+0x121c0>  // b.hs, b.nlast
  415624:	mov	x8, #0x7ff00000            	// #2146435072
  415628:	str	x8, [sp, #16]
  41562c:	b	41563c <__fxstatat@plt+0x121cc>
  415630:	ldr	x8, [sp, #8]
  415634:	stur	x8, [x29, #-8]
  415638:	b	415640 <__fxstatat@plt+0x121d0>
  41563c:	b	4155bc <__fxstatat@plt+0x1214c>
  415640:	ldur	x0, [x29, #-8]
  415644:	ldp	x29, x30, [sp, #48]
  415648:	add	sp, sp, #0x40
  41564c:	ret
  415650:	sub	sp, sp, #0x40
  415654:	stp	x29, x30, [sp, #48]
  415658:	add	x29, sp, #0x30
  41565c:	stur	w0, [x29, #-12]
  415660:	str	x1, [sp, #24]
  415664:	str	x2, [sp, #16]
  415668:	ldur	w0, [x29, #-12]
  41566c:	ldr	x1, [sp, #24]
  415670:	ldr	x2, [sp, #16]
  415674:	bl	403000 <write@plt>
  415678:	str	x0, [sp, #8]
  41567c:	ldr	x8, [sp, #8]
  415680:	mov	x9, xzr
  415684:	cmp	x9, x8
  415688:	cset	w10, gt
  41568c:	tbnz	w10, #0, 41569c <__fxstatat@plt+0x1222c>
  415690:	ldr	x8, [sp, #8]
  415694:	stur	x8, [x29, #-8]
  415698:	b	4156ec <__fxstatat@plt+0x1227c>
  41569c:	bl	403380 <__errno_location@plt>
  4156a0:	ldr	w8, [x0]
  4156a4:	cmp	w8, #0x4
  4156a8:	b.ne	4156b0 <__fxstatat@plt+0x12240>  // b.any
  4156ac:	b	415668 <__fxstatat@plt+0x121f8>
  4156b0:	bl	403380 <__errno_location@plt>
  4156b4:	ldr	w8, [x0]
  4156b8:	cmp	w8, #0x16
  4156bc:	b.ne	4156dc <__fxstatat@plt+0x1226c>  // b.any
  4156c0:	ldr	x8, [sp, #16]
  4156c4:	mov	x9, #0x7ff00000            	// #2146435072
  4156c8:	cmp	x9, x8
  4156cc:	b.cs	4156dc <__fxstatat@plt+0x1226c>  // b.hs, b.nlast
  4156d0:	mov	x8, #0x7ff00000            	// #2146435072
  4156d4:	str	x8, [sp, #16]
  4156d8:	b	4156e8 <__fxstatat@plt+0x12278>
  4156dc:	ldr	x8, [sp, #8]
  4156e0:	stur	x8, [x29, #-8]
  4156e4:	b	4156ec <__fxstatat@plt+0x1227c>
  4156e8:	b	415668 <__fxstatat@plt+0x121f8>
  4156ec:	ldur	x0, [x29, #-8]
  4156f0:	ldp	x29, x30, [sp, #48]
  4156f4:	add	sp, sp, #0x40
  4156f8:	ret
  4156fc:	sub	sp, sp, #0x20
  415700:	stp	x29, x30, [sp, #16]
  415704:	add	x29, sp, #0x10
  415708:	mov	w8, #0xffffff9c            	// #-100
  41570c:	str	x0, [sp, #8]
  415710:	str	x1, [sp]
  415714:	ldr	x1, [sp, #8]
  415718:	ldr	x3, [sp]
  41571c:	mov	w0, w8
  415720:	mov	w2, w8
  415724:	bl	415738 <__fxstatat@plt+0x122c8>
  415728:	and	w0, w0, #0x1
  41572c:	ldp	x29, x30, [sp, #16]
  415730:	add	sp, sp, #0x20
  415734:	ret
  415738:	sub	sp, sp, #0x190
  41573c:	stp	x29, x30, [sp, #368]
  415740:	str	x28, [sp, #384]
  415744:	add	x29, sp, #0x170
  415748:	stur	w0, [x29, #-4]
  41574c:	stur	x1, [x29, #-16]
  415750:	stur	w2, [x29, #-20]
  415754:	stur	x3, [x29, #-32]
  415758:	ldur	x0, [x29, #-16]
  41575c:	bl	40f538 <__fxstatat@plt+0xc0c8>
  415760:	stur	x0, [x29, #-40]
  415764:	ldur	x0, [x29, #-32]
  415768:	bl	40f538 <__fxstatat@plt+0xc0c8>
  41576c:	stur	x0, [x29, #-48]
  415770:	ldur	x0, [x29, #-40]
  415774:	bl	40f5d8 <__fxstatat@plt+0xc168>
  415778:	stur	x0, [x29, #-56]
  41577c:	ldur	x0, [x29, #-48]
  415780:	bl	40f5d8 <__fxstatat@plt+0xc168>
  415784:	stur	x0, [x29, #-64]
  415788:	ldur	x8, [x29, #-56]
  41578c:	ldur	x9, [x29, #-64]
  415790:	mov	w10, #0x0                   	// #0
  415794:	cmp	x8, x9
  415798:	str	w10, [sp, #12]
  41579c:	b.ne	4157bc <__fxstatat@plt+0x1234c>  // b.any
  4157a0:	ldur	x0, [x29, #-40]
  4157a4:	ldur	x1, [x29, #-48]
  4157a8:	ldur	x2, [x29, #-64]
  4157ac:	bl	403070 <memcmp@plt>
  4157b0:	cmp	w0, #0x0
  4157b4:	cset	w8, eq  // eq = none
  4157b8:	str	w8, [sp, #12]
  4157bc:	ldr	w8, [sp, #12]
  4157c0:	mov	w9, #0x1                   	// #1
  4157c4:	and	w8, w8, w9
  4157c8:	sturb	w8, [x29, #-65]
  4157cc:	ldurb	w8, [x29, #-65]
  4157d0:	and	w8, w8, #0x1
  4157d4:	sturb	w8, [x29, #-66]
  4157d8:	mov	w8, #0x0                   	// #0
  4157dc:	sturb	w8, [x29, #-67]
  4157e0:	ldurb	w8, [x29, #-66]
  4157e4:	tbnz	w8, #0, 4157ec <__fxstatat@plt+0x1237c>
  4157e8:	b	4158bc <__fxstatat@plt+0x1244c>
  4157ec:	ldur	x0, [x29, #-16]
  4157f0:	bl	40f374 <__fxstatat@plt+0xbf04>
  4157f4:	str	x0, [sp, #32]
  4157f8:	mov	w8, #0x100                 	// #256
  4157fc:	str	w8, [sp, #28]
  415800:	ldur	w0, [x29, #-4]
  415804:	ldr	x1, [sp, #32]
  415808:	ldr	w3, [sp, #28]
  41580c:	add	x2, sp, #0xa8
  415810:	bl	41dc98 <__fxstatat@plt+0x1a828>
  415814:	cbz	w0, 415834 <__fxstatat@plt+0x123c4>
  415818:	bl	403380 <__errno_location@plt>
  41581c:	ldr	w1, [x0]
  415820:	ldr	x3, [sp, #32]
  415824:	mov	w0, #0x1                   	// #1
  415828:	adrp	x2, 41f000 <__fxstatat@plt+0x1bb90>
  41582c:	add	x2, x2, #0x792
  415830:	bl	402c30 <error@plt>
  415834:	ldr	x0, [sp, #32]
  415838:	bl	403140 <free@plt>
  41583c:	ldur	x0, [x29, #-32]
  415840:	bl	40f374 <__fxstatat@plt+0xbf04>
  415844:	str	x0, [sp, #16]
  415848:	ldur	w0, [x29, #-20]
  41584c:	ldr	x1, [sp, #16]
  415850:	ldr	w3, [sp, #28]
  415854:	add	x2, sp, #0x28
  415858:	bl	41dc98 <__fxstatat@plt+0x1a828>
  41585c:	cbz	w0, 41587c <__fxstatat@plt+0x1240c>
  415860:	bl	403380 <__errno_location@plt>
  415864:	ldr	w1, [x0]
  415868:	ldr	x3, [sp, #16]
  41586c:	mov	w0, #0x1                   	// #1
  415870:	adrp	x2, 41f000 <__fxstatat@plt+0x1bb90>
  415874:	add	x2, x2, #0x792
  415878:	bl	402c30 <error@plt>
  41587c:	ldr	x8, [sp, #176]
  415880:	ldr	x9, [sp, #48]
  415884:	mov	w10, #0x0                   	// #0
  415888:	cmp	x8, x9
  41588c:	str	w10, [sp, #8]
  415890:	b.ne	4158a8 <__fxstatat@plt+0x12438>  // b.any
  415894:	ldr	x8, [sp, #168]
  415898:	ldr	x9, [sp, #40]
  41589c:	cmp	x8, x9
  4158a0:	cset	w10, eq  // eq = none
  4158a4:	str	w10, [sp, #8]
  4158a8:	ldr	w8, [sp, #8]
  4158ac:	and	w8, w8, #0x1
  4158b0:	sturb	w8, [x29, #-67]
  4158b4:	ldr	x0, [sp, #16]
  4158b8:	bl	403140 <free@plt>
  4158bc:	ldurb	w8, [x29, #-67]
  4158c0:	and	w0, w8, #0x1
  4158c4:	ldr	x28, [sp, #384]
  4158c8:	ldp	x29, x30, [sp, #368]
  4158cc:	add	sp, sp, #0x190
  4158d0:	ret
  4158d4:	sub	sp, sp, #0xc0
  4158d8:	stp	x29, x30, [sp, #176]
  4158dc:	add	x29, sp, #0xb0
  4158e0:	mov	x8, xzr
  4158e4:	adrp	x9, 420000 <__fxstatat@plt+0x1cb90>
  4158e8:	add	x9, x9, #0x400
  4158ec:	stur	x0, [x29, #-16]
  4158f0:	stur	w1, [x29, #-20]
  4158f4:	stur	x8, [x29, #-32]
  4158f8:	stur	xzr, [x29, #-40]
  4158fc:	stur	x8, [x29, #-48]
  415900:	stur	xzr, [x29, #-56]
  415904:	stur	xzr, [x29, #-64]
  415908:	stur	xzr, [x29, #-72]
  41590c:	ldur	w10, [x29, #-20]
  415910:	mov	w8, w10
  415914:	mov	x11, #0x8                   	// #8
  415918:	mul	x8, x11, x8
  41591c:	add	x8, x9, x8
  415920:	ldr	x8, [x8]
  415924:	str	x8, [sp, #88]
  415928:	ldur	x8, [x29, #-16]
  41592c:	cbnz	x8, 41593c <__fxstatat@plt+0x124cc>
  415930:	mov	x8, xzr
  415934:	stur	x8, [x29, #-8]
  415938:	b	415c2c <__fxstatat@plt+0x127bc>
  41593c:	bl	403380 <__errno_location@plt>
  415940:	str	wzr, [x0]
  415944:	ldur	x0, [x29, #-16]
  415948:	bl	402f50 <readdir@plt>
  41594c:	str	x0, [sp, #80]
  415950:	ldr	x8, [sp, #80]
  415954:	cbnz	x8, 41595c <__fxstatat@plt+0x124ec>
  415958:	b	415ad8 <__fxstatat@plt+0x12668>
  41595c:	ldr	x8, [sp, #80]
  415960:	add	x8, x8, #0x13
  415964:	str	x8, [sp, #72]
  415968:	ldr	x8, [sp, #72]
  41596c:	ldr	x9, [sp, #72]
  415970:	ldrb	w10, [x9]
  415974:	cmp	w10, #0x2e
  415978:	str	x8, [sp, #24]
  41597c:	b.eq	41598c <__fxstatat@plt+0x1251c>  // b.none
  415980:	mov	w8, wzr
  415984:	str	w8, [sp, #20]
  415988:	b	4159a8 <__fxstatat@plt+0x12538>
  41598c:	ldr	x8, [sp, #72]
  415990:	ldrb	w9, [x8, #1]
  415994:	mov	w10, #0x2                   	// #2
  415998:	mov	w11, #0x1                   	// #1
  41599c:	cmp	w9, #0x2e
  4159a0:	csel	w9, w11, w10, ne  // ne = any
  4159a4:	str	w9, [sp, #20]
  4159a8:	ldr	w8, [sp, #20]
  4159ac:	ldr	x9, [sp, #24]
  4159b0:	ldrb	w8, [x9, w8, sxtw]
  4159b4:	cbz	w8, 415ad4 <__fxstatat@plt+0x12664>
  4159b8:	ldr	x8, [sp, #80]
  4159bc:	add	x0, x8, #0x13
  4159c0:	bl	402be0 <strlen@plt>
  4159c4:	add	x8, x0, #0x1
  4159c8:	str	x8, [sp, #64]
  4159cc:	ldr	x8, [sp, #88]
  4159d0:	cbz	x8, 415a54 <__fxstatat@plt+0x125e4>
  4159d4:	ldur	x8, [x29, #-56]
  4159d8:	ldur	x9, [x29, #-64]
  4159dc:	cmp	x8, x9
  4159e0:	b.ne	415a08 <__fxstatat@plt+0x12598>  // b.any
  4159e4:	ldur	x8, [x29, #-56]
  4159e8:	add	x1, sp, #0x38
  4159ec:	str	x8, [sp, #56]
  4159f0:	ldur	x0, [x29, #-48]
  4159f4:	mov	x2, #0x10                  	// #16
  4159f8:	bl	41905c <__fxstatat@plt+0x15bec>
  4159fc:	stur	x0, [x29, #-48]
  415a00:	ldr	x8, [sp, #56]
  415a04:	stur	x8, [x29, #-56]
  415a08:	ldr	x0, [sp, #72]
  415a0c:	bl	419268 <__fxstatat@plt+0x15df8>
  415a10:	ldur	x8, [x29, #-48]
  415a14:	ldur	x9, [x29, #-64]
  415a18:	mov	x10, #0x10                  	// #16
  415a1c:	mul	x9, x10, x9
  415a20:	add	x8, x8, x9
  415a24:	str	x0, [x8]
  415a28:	ldr	x8, [sp, #80]
  415a2c:	ldr	x8, [x8]
  415a30:	ldur	x9, [x29, #-48]
  415a34:	ldur	x11, [x29, #-64]
  415a38:	mul	x10, x10, x11
  415a3c:	add	x9, x9, x10
  415a40:	str	x8, [x9, #8]
  415a44:	ldur	x8, [x29, #-64]
  415a48:	add	x8, x8, #0x1
  415a4c:	stur	x8, [x29, #-64]
  415a50:	b	415ac4 <__fxstatat@plt+0x12654>
  415a54:	ldur	x8, [x29, #-40]
  415a58:	ldur	x9, [x29, #-72]
  415a5c:	subs	x8, x8, x9
  415a60:	ldr	x9, [sp, #64]
  415a64:	cmp	x8, x9
  415a68:	b.hi	415aac <__fxstatat@plt+0x1263c>  // b.pmore
  415a6c:	ldur	x8, [x29, #-72]
  415a70:	ldr	x9, [sp, #64]
  415a74:	add	x8, x8, x9
  415a78:	str	x8, [sp, #48]
  415a7c:	ldr	x8, [sp, #48]
  415a80:	ldur	x9, [x29, #-72]
  415a84:	cmp	x8, x9
  415a88:	b.cs	415a90 <__fxstatat@plt+0x12620>  // b.hs, b.nlast
  415a8c:	bl	4192a4 <__fxstatat@plt+0x15e34>
  415a90:	ldur	x0, [x29, #-32]
  415a94:	add	x1, sp, #0x30
  415a98:	mov	x2, #0x1                   	// #1
  415a9c:	bl	41905c <__fxstatat@plt+0x15bec>
  415aa0:	stur	x0, [x29, #-32]
  415aa4:	ldr	x8, [sp, #48]
  415aa8:	stur	x8, [x29, #-40]
  415aac:	ldur	x8, [x29, #-32]
  415ab0:	ldur	x9, [x29, #-72]
  415ab4:	add	x0, x8, x9
  415ab8:	ldr	x1, [sp, #72]
  415abc:	ldr	x2, [sp, #64]
  415ac0:	bl	402bb0 <memcpy@plt>
  415ac4:	ldr	x8, [sp, #64]
  415ac8:	ldur	x9, [x29, #-72]
  415acc:	add	x8, x9, x8
  415ad0:	stur	x8, [x29, #-72]
  415ad4:	b	41593c <__fxstatat@plt+0x124cc>
  415ad8:	bl	403380 <__errno_location@plt>
  415adc:	ldr	w8, [x0]
  415ae0:	stur	w8, [x29, #-76]
  415ae4:	ldur	w8, [x29, #-76]
  415ae8:	cbz	w8, 415b1c <__fxstatat@plt+0x126ac>
  415aec:	ldur	x0, [x29, #-48]
  415af0:	bl	403140 <free@plt>
  415af4:	ldur	x0, [x29, #-32]
  415af8:	bl	403140 <free@plt>
  415afc:	ldur	w8, [x29, #-76]
  415b00:	str	w8, [sp, #16]
  415b04:	bl	403380 <__errno_location@plt>
  415b08:	ldr	w8, [sp, #16]
  415b0c:	str	w8, [x0]
  415b10:	mov	x9, xzr
  415b14:	stur	x9, [x29, #-8]
  415b18:	b	415c2c <__fxstatat@plt+0x127bc>
  415b1c:	ldr	x8, [sp, #88]
  415b20:	cbz	x8, 415bec <__fxstatat@plt+0x1277c>
  415b24:	ldur	x8, [x29, #-64]
  415b28:	cbz	x8, 415b40 <__fxstatat@plt+0x126d0>
  415b2c:	ldur	x0, [x29, #-48]
  415b30:	ldur	x1, [x29, #-64]
  415b34:	ldr	x3, [sp, #88]
  415b38:	mov	x2, #0x10                  	// #16
  415b3c:	bl	402d20 <qsort@plt>
  415b40:	ldur	x8, [x29, #-72]
  415b44:	add	x0, x8, #0x1
  415b48:	bl	418f54 <__fxstatat@plt+0x15ae4>
  415b4c:	stur	x0, [x29, #-32]
  415b50:	stur	xzr, [x29, #-72]
  415b54:	str	xzr, [sp, #40]
  415b58:	ldr	x8, [sp, #40]
  415b5c:	ldur	x9, [x29, #-64]
  415b60:	cmp	x8, x9
  415b64:	b.cs	415be0 <__fxstatat@plt+0x12770>  // b.hs, b.nlast
  415b68:	ldur	x8, [x29, #-32]
  415b6c:	ldur	x9, [x29, #-72]
  415b70:	add	x8, x8, x9
  415b74:	str	x8, [sp, #32]
  415b78:	ldr	x0, [sp, #32]
  415b7c:	ldur	x8, [x29, #-48]
  415b80:	ldr	x9, [sp, #40]
  415b84:	mov	x10, #0x10                  	// #16
  415b88:	mul	x9, x10, x9
  415b8c:	add	x8, x8, x9
  415b90:	ldr	x1, [x8]
  415b94:	str	x10, [sp, #8]
  415b98:	bl	402db0 <stpcpy@plt>
  415b9c:	ldr	x8, [sp, #32]
  415ba0:	subs	x8, x0, x8
  415ba4:	add	x8, x8, #0x1
  415ba8:	ldur	x9, [x29, #-72]
  415bac:	add	x8, x9, x8
  415bb0:	stur	x8, [x29, #-72]
  415bb4:	ldur	x8, [x29, #-48]
  415bb8:	ldr	x9, [sp, #40]
  415bbc:	ldr	x10, [sp, #8]
  415bc0:	mul	x9, x10, x9
  415bc4:	add	x8, x8, x9
  415bc8:	ldr	x0, [x8]
  415bcc:	bl	403140 <free@plt>
  415bd0:	ldr	x8, [sp, #40]
  415bd4:	add	x8, x8, #0x1
  415bd8:	str	x8, [sp, #40]
  415bdc:	b	415b58 <__fxstatat@plt+0x126e8>
  415be0:	ldur	x0, [x29, #-48]
  415be4:	bl	403140 <free@plt>
  415be8:	b	415c10 <__fxstatat@plt+0x127a0>
  415bec:	ldur	x8, [x29, #-72]
  415bf0:	ldur	x9, [x29, #-40]
  415bf4:	cmp	x8, x9
  415bf8:	b.ne	415c10 <__fxstatat@plt+0x127a0>  // b.any
  415bfc:	ldur	x0, [x29, #-32]
  415c00:	ldur	x8, [x29, #-72]
  415c04:	add	x1, x8, #0x1
  415c08:	bl	418fe8 <__fxstatat@plt+0x15b78>
  415c0c:	stur	x0, [x29, #-32]
  415c10:	ldur	x8, [x29, #-32]
  415c14:	ldur	x9, [x29, #-72]
  415c18:	add	x8, x8, x9
  415c1c:	mov	w10, #0x0                   	// #0
  415c20:	strb	w10, [x8]
  415c24:	ldur	x8, [x29, #-32]
  415c28:	stur	x8, [x29, #-8]
  415c2c:	ldur	x0, [x29, #-8]
  415c30:	ldp	x29, x30, [sp, #176]
  415c34:	add	sp, sp, #0xc0
  415c38:	ret
  415c3c:	sub	sp, sp, #0x40
  415c40:	stp	x29, x30, [sp, #48]
  415c44:	add	x29, sp, #0x30
  415c48:	stur	x0, [x29, #-16]
  415c4c:	stur	w1, [x29, #-20]
  415c50:	ldur	x0, [x29, #-16]
  415c54:	bl	41ae68 <__fxstatat@plt+0x179f8>
  415c58:	str	x0, [sp, #16]
  415c5c:	ldr	x8, [sp, #16]
  415c60:	cbnz	x8, 415c70 <__fxstatat@plt+0x12800>
  415c64:	mov	x8, xzr
  415c68:	stur	x8, [x29, #-8]
  415c6c:	b	415cc8 <__fxstatat@plt+0x12858>
  415c70:	ldr	x0, [sp, #16]
  415c74:	ldur	w1, [x29, #-20]
  415c78:	bl	4158d4 <__fxstatat@plt+0x12464>
  415c7c:	str	x0, [sp, #8]
  415c80:	ldr	x0, [sp, #16]
  415c84:	bl	402fb0 <closedir@plt>
  415c88:	cbz	w0, 415cc0 <__fxstatat@plt+0x12850>
  415c8c:	bl	403380 <__errno_location@plt>
  415c90:	ldr	w8, [x0]
  415c94:	str	w8, [sp, #4]
  415c98:	ldr	x0, [sp, #8]
  415c9c:	bl	403140 <free@plt>
  415ca0:	ldr	w8, [sp, #4]
  415ca4:	str	w8, [sp]
  415ca8:	bl	403380 <__errno_location@plt>
  415cac:	ldr	w8, [sp]
  415cb0:	str	w8, [x0]
  415cb4:	mov	x9, xzr
  415cb8:	stur	x9, [x29, #-8]
  415cbc:	b	415cc8 <__fxstatat@plt+0x12858>
  415cc0:	ldr	x8, [sp, #8]
  415cc4:	stur	x8, [x29, #-8]
  415cc8:	ldur	x0, [x29, #-8]
  415ccc:	ldp	x29, x30, [sp, #48]
  415cd0:	add	sp, sp, #0x40
  415cd4:	ret
  415cd8:	sub	sp, sp, #0x30
  415cdc:	stp	x29, x30, [sp, #32]
  415ce0:	add	x29, sp, #0x20
  415ce4:	stur	x0, [x29, #-8]
  415ce8:	str	x1, [sp, #16]
  415cec:	ldur	x8, [x29, #-8]
  415cf0:	str	x8, [sp, #8]
  415cf4:	ldr	x8, [sp, #16]
  415cf8:	str	x8, [sp]
  415cfc:	ldr	x8, [sp, #8]
  415d00:	ldr	x0, [x8]
  415d04:	ldr	x8, [sp]
  415d08:	ldr	x1, [x8]
  415d0c:	bl	4030b0 <strcmp@plt>
  415d10:	ldp	x29, x30, [sp, #32]
  415d14:	add	sp, sp, #0x30
  415d18:	ret
  415d1c:	sub	sp, sp, #0x30
  415d20:	str	x0, [sp, #40]
  415d24:	str	x1, [sp, #32]
  415d28:	ldr	x8, [sp, #40]
  415d2c:	str	x8, [sp, #24]
  415d30:	ldr	x8, [sp, #32]
  415d34:	str	x8, [sp, #16]
  415d38:	ldr	x8, [sp, #24]
  415d3c:	ldr	x8, [x8, #8]
  415d40:	ldr	x9, [sp, #16]
  415d44:	ldr	x9, [x9, #8]
  415d48:	cmp	x8, x9
  415d4c:	b.cs	415d5c <__fxstatat@plt+0x128ec>  // b.hs, b.nlast
  415d50:	mov	w8, #0xffffffff            	// #-1
  415d54:	str	w8, [sp, #12]
  415d58:	b	415d7c <__fxstatat@plt+0x1290c>
  415d5c:	ldr	x8, [sp, #24]
  415d60:	ldr	x8, [x8, #8]
  415d64:	ldr	x9, [sp, #16]
  415d68:	ldr	x9, [x9, #8]
  415d6c:	cmp	x8, x9
  415d70:	cset	w10, hi  // hi = pmore
  415d74:	and	w10, w10, #0x1
  415d78:	str	w10, [sp, #12]
  415d7c:	ldr	w8, [sp, #12]
  415d80:	mov	w0, w8
  415d84:	add	sp, sp, #0x30
  415d88:	ret
  415d8c:	sub	sp, sp, #0x10
  415d90:	str	x0, [sp, #8]
  415d94:	ldr	x8, [sp, #8]
  415d98:	str	wzr, [x8]
  415d9c:	add	sp, sp, #0x10
  415da0:	ret
  415da4:	sub	sp, sp, #0x10
  415da8:	str	x0, [sp, #8]
  415dac:	ldr	x8, [sp, #8]
  415db0:	ldr	w9, [x8]
  415db4:	cmp	w9, #0x4
  415db8:	b.ne	415dcc <__fxstatat@plt+0x1295c>  // b.any
  415dbc:	ldr	x8, [sp, #8]
  415dc0:	ldr	w9, [x8, #4]
  415dc4:	str	w9, [sp, #4]
  415dc8:	b	415dd4 <__fxstatat@plt+0x12964>
  415dcc:	mov	w8, wzr
  415dd0:	str	w8, [sp, #4]
  415dd4:	ldr	w8, [sp, #4]
  415dd8:	mov	w0, w8
  415ddc:	add	sp, sp, #0x10
  415de0:	ret
  415de4:	sub	sp, sp, #0x50
  415de8:	stp	x29, x30, [sp, #64]
  415dec:	add	x29, sp, #0x40
  415df0:	mov	w8, #0xffffffff            	// #-1
  415df4:	stur	x0, [x29, #-8]
  415df8:	stur	x1, [x29, #-16]
  415dfc:	stur	w2, [x29, #-20]
  415e00:	str	x3, [sp, #32]
  415e04:	str	w8, [sp, #28]
  415e08:	str	wzr, [sp, #24]
  415e0c:	ldr	x9, [sp, #32]
  415e10:	cbnz	x9, 415e20 <__fxstatat@plt+0x129b0>
  415e14:	ldur	w8, [x29, #-20]
  415e18:	and	w8, w8, #0x1
  415e1c:	cbz	w8, 415e94 <__fxstatat@plt+0x12a24>
  415e20:	ldur	x0, [x29, #-16]
  415e24:	ldur	w8, [x29, #-20]
  415e28:	mov	w9, wzr
  415e2c:	mov	w10, #0x8000                	// #32768
  415e30:	tst	w8, #0x1
  415e34:	csel	w8, w10, w9, ne  // ne = any
  415e38:	mov	w9, #0x4900                	// #18688
  415e3c:	orr	w1, w9, w8
  415e40:	bl	402e70 <open@plt>
  415e44:	str	w0, [sp, #28]
  415e48:	ldr	x11, [sp, #32]
  415e4c:	cbz	x11, 415e6c <__fxstatat@plt+0x129fc>
  415e50:	ldr	w8, [sp, #28]
  415e54:	ldr	x9, [sp, #32]
  415e58:	str	w8, [x9]
  415e5c:	bl	403380 <__errno_location@plt>
  415e60:	ldr	w8, [x0]
  415e64:	ldr	x9, [sp, #32]
  415e68:	str	w8, [x9, #4]
  415e6c:	ldr	w8, [sp, #28]
  415e70:	cmp	w8, #0x0
  415e74:	cset	w8, ge  // ge = tcont
  415e78:	tbnz	w8, #0, 415e94 <__fxstatat@plt+0x12a24>
  415e7c:	bl	403380 <__errno_location@plt>
  415e80:	ldr	w8, [x0]
  415e84:	cmp	w8, #0xd
  415e88:	b.eq	415e94 <__fxstatat@plt+0x12a24>  // b.none
  415e8c:	mov	w8, #0xffffffff            	// #-1
  415e90:	str	w8, [sp, #24]
  415e94:	ldr	w8, [sp, #24]
  415e98:	cbnz	w8, 415fbc <__fxstatat@plt+0x12b4c>
  415e9c:	ldr	w8, [sp, #28]
  415ea0:	mov	w9, wzr
  415ea4:	cmp	w9, w8
  415ea8:	cset	w8, gt
  415eac:	tbnz	w8, #0, 415ebc <__fxstatat@plt+0x12a4c>
  415eb0:	ldur	w8, [x29, #-20]
  415eb4:	and	w8, w8, #0x2
  415eb8:	cbnz	w8, 415fbc <__fxstatat@plt+0x12b4c>
  415ebc:	ldur	x0, [x29, #-8]
  415ec0:	bl	416010 <__fxstatat@plt+0x12ba0>
  415ec4:	tbnz	w0, #0, 415ecc <__fxstatat@plt+0x12a5c>
  415ec8:	b	415ee0 <__fxstatat@plt+0x12a70>
  415ecc:	mov	x8, xzr
  415ed0:	str	x8, [sp, #32]
  415ed4:	mov	w9, #0xfffffffe            	// #-2
  415ed8:	str	w9, [sp, #24]
  415edc:	b	415fbc <__fxstatat@plt+0x12b4c>
  415ee0:	ldr	w8, [sp, #28]
  415ee4:	cmp	w8, #0x0
  415ee8:	cset	w8, ge  // ge = tcont
  415eec:	tbnz	w8, #0, 415f00 <__fxstatat@plt+0x12a90>
  415ef0:	ldur	x0, [x29, #-16]
  415ef4:	bl	403130 <chdir@plt>
  415ef8:	str	w0, [sp, #16]
  415efc:	b	415f0c <__fxstatat@plt+0x12a9c>
  415f00:	ldr	w0, [sp, #28]
  415f04:	bl	402c40 <fchdir@plt>
  415f08:	str	w0, [sp, #16]
  415f0c:	ldr	w8, [sp, #16]
  415f10:	str	w8, [sp, #24]
  415f14:	ldr	w8, [sp, #24]
  415f18:	cbnz	w8, 415fbc <__fxstatat@plt+0x12b4c>
  415f1c:	ldur	x8, [x29, #-8]
  415f20:	ldr	w9, [x8]
  415f24:	subs	w9, w9, #0x1
  415f28:	mov	w8, w9
  415f2c:	ubfx	x8, x8, #0, #32
  415f30:	cmp	x8, #0x4
  415f34:	str	x8, [sp, #8]
  415f38:	b.hi	415f9c <__fxstatat@plt+0x12b2c>  // b.pmore
  415f3c:	adrp	x8, 420000 <__fxstatat@plt+0x1cb90>
  415f40:	add	x8, x8, #0x418
  415f44:	ldr	x11, [sp, #8]
  415f48:	ldrsw	x10, [x8, x11, lsl #2]
  415f4c:	add	x9, x8, x10
  415f50:	br	x9
  415f54:	ldur	x8, [x29, #-8]
  415f58:	mov	w9, #0x2                   	// #2
  415f5c:	str	w9, [x8]
  415f60:	b	415fbc <__fxstatat@plt+0x12b4c>
  415f64:	b	415fbc <__fxstatat@plt+0x12b4c>
  415f68:	ldur	x8, [x29, #-8]
  415f6c:	ldr	w9, [x8, #4]
  415f70:	cbnz	w9, 415f78 <__fxstatat@plt+0x12b08>
  415f74:	b	415f98 <__fxstatat@plt+0x12b28>
  415f78:	adrp	x0, 420000 <__fxstatat@plt+0x1cb90>
  415f7c:	add	x0, x0, #0x454
  415f80:	adrp	x1, 420000 <__fxstatat@plt+0x1cb90>
  415f84:	add	x1, x1, #0x467
  415f88:	mov	w2, #0x9b                  	// #155
  415f8c:	adrp	x3, 420000 <__fxstatat@plt+0x1cb90>
  415f90:	add	x3, x3, #0x474
  415f94:	bl	403370 <__assert_fail@plt>
  415f98:	b	415fbc <__fxstatat@plt+0x12b4c>
  415f9c:	adrp	x0, 420000 <__fxstatat@plt+0x1cb90>
  415fa0:	add	x0, x0, #0x505
  415fa4:	adrp	x1, 420000 <__fxstatat@plt+0x1cb90>
  415fa8:	add	x1, x1, #0x467
  415fac:	mov	w2, #0x9f                  	// #159
  415fb0:	adrp	x3, 420000 <__fxstatat@plt+0x1cb90>
  415fb4:	add	x3, x3, #0x474
  415fb8:	bl	403370 <__assert_fail@plt>
  415fbc:	ldr	w8, [sp, #28]
  415fc0:	mov	w9, wzr
  415fc4:	cmp	w9, w8
  415fc8:	cset	w8, gt
  415fcc:	tbnz	w8, #0, 416000 <__fxstatat@plt+0x12b90>
  415fd0:	ldr	x8, [sp, #32]
  415fd4:	cbnz	x8, 416000 <__fxstatat@plt+0x12b90>
  415fd8:	bl	403380 <__errno_location@plt>
  415fdc:	ldr	w8, [x0]
  415fe0:	str	w8, [sp, #20]
  415fe4:	ldr	w0, [sp, #28]
  415fe8:	bl	402fc0 <close@plt>
  415fec:	ldr	w8, [sp, #20]
  415ff0:	str	w8, [sp, #4]
  415ff4:	bl	403380 <__errno_location@plt>
  415ff8:	ldr	w8, [sp, #4]
  415ffc:	str	w8, [x0]
  416000:	ldr	w0, [sp, #24]
  416004:	ldp	x29, x30, [sp, #64]
  416008:	add	sp, sp, #0x50
  41600c:	ret
  416010:	sub	sp, sp, #0x30
  416014:	stp	x29, x30, [sp, #32]
  416018:	add	x29, sp, #0x20
  41601c:	str	x0, [sp, #16]
  416020:	ldr	x8, [sp, #16]
  416024:	ldr	w9, [x8]
  416028:	str	w9, [sp, #8]
  41602c:	cbz	w9, 41606c <__fxstatat@plt+0x12bfc>
  416030:	b	416034 <__fxstatat@plt+0x12bc4>
  416034:	ldr	w8, [sp, #8]
  416038:	subs	w9, w8, #0x1
  41603c:	cmp	w9, #0x1
  416040:	b.ls	416184 <__fxstatat@plt+0x12d14>  // b.plast
  416044:	b	416048 <__fxstatat@plt+0x12bd8>
  416048:	ldr	w8, [sp, #8]
  41604c:	cmp	w8, #0x3
  416050:	b.eq	416110 <__fxstatat@plt+0x12ca0>  // b.none
  416054:	b	416058 <__fxstatat@plt+0x12be8>
  416058:	ldr	w8, [sp, #8]
  41605c:	subs	w9, w8, #0x4
  416060:	cmp	w9, #0x1
  416064:	b.ls	416184 <__fxstatat@plt+0x12d14>  // b.plast
  416068:	b	416188 <__fxstatat@plt+0x12d18>
  41606c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bb90>
  416070:	add	x0, x0, #0x843
  416074:	mov	w8, wzr
  416078:	mov	w1, w8
  41607c:	str	w8, [sp, #4]
  416080:	bl	40f6dc <__fxstatat@plt+0xc26c>
  416084:	str	w0, [sp, #12]
  416088:	ldr	w8, [sp, #12]
  41608c:	ldr	w9, [sp, #4]
  416090:	cmp	w9, w8
  416094:	cset	w8, gt
  416098:	tbnz	w8, #0, 4160b8 <__fxstatat@plt+0x12c48>
  41609c:	ldr	x8, [sp, #16]
  4160a0:	mov	w9, #0x1                   	// #1
  4160a4:	str	w9, [x8]
  4160a8:	ldr	w9, [sp, #12]
  4160ac:	ldr	x8, [sp, #16]
  4160b0:	str	w9, [x8, #4]
  4160b4:	b	4161a8 <__fxstatat@plt+0x12d38>
  4160b8:	bl	403380 <__errno_location@plt>
  4160bc:	ldr	w8, [x0]
  4160c0:	cmp	w8, #0xd
  4160c4:	b.eq	4160f8 <__fxstatat@plt+0x12c88>  // b.none
  4160c8:	bl	403380 <__errno_location@plt>
  4160cc:	ldr	w8, [x0]
  4160d0:	cmp	w8, #0x74
  4160d4:	b.eq	4160f8 <__fxstatat@plt+0x12c88>  // b.none
  4160d8:	ldr	x8, [sp, #16]
  4160dc:	mov	w9, #0x4                   	// #4
  4160e0:	str	w9, [x8]
  4160e4:	bl	403380 <__errno_location@plt>
  4160e8:	ldr	w9, [x0]
  4160ec:	ldr	x8, [sp, #16]
  4160f0:	str	w9, [x8, #4]
  4160f4:	b	4161a8 <__fxstatat@plt+0x12d38>
  4160f8:	ldr	x8, [sp, #16]
  4160fc:	mov	w9, #0x3                   	// #3
  416100:	str	w9, [x8]
  416104:	ldr	x8, [sp, #16]
  416108:	mov	w9, #0xffffffff            	// #-1
  41610c:	str	w9, [x8, #4]
  416110:	ldr	x8, [sp, #16]
  416114:	ldr	w9, [x8, #4]
  416118:	cmp	w9, #0x0
  41611c:	cset	w9, ge  // ge = tcont
  416120:	tbnz	w9, #0, 416180 <__fxstatat@plt+0x12d10>
  416124:	bl	402d60 <fork@plt>
  416128:	ldr	x8, [sp, #16]
  41612c:	str	w0, [x8, #4]
  416130:	ldr	x8, [sp, #16]
  416134:	ldr	w9, [x8, #4]
  416138:	cbz	w9, 416180 <__fxstatat@plt+0x12d10>
  41613c:	ldr	x8, [sp, #16]
  416140:	ldr	w9, [x8, #4]
  416144:	mov	w10, wzr
  416148:	cmp	w10, w9
  41614c:	cset	w9, ge  // ge = tcont
  416150:	tbnz	w9, #0, 416164 <__fxstatat@plt+0x12cf4>
  416154:	mov	w8, #0x1                   	// #1
  416158:	and	w8, w8, #0x1
  41615c:	sturb	w8, [x29, #-1]
  416160:	b	4161b4 <__fxstatat@plt+0x12d44>
  416164:	ldr	x8, [sp, #16]
  416168:	mov	w9, #0x4                   	// #4
  41616c:	str	w9, [x8]
  416170:	bl	403380 <__errno_location@plt>
  416174:	ldr	w9, [x0]
  416178:	ldr	x8, [sp, #16]
  41617c:	str	w9, [x8, #4]
  416180:	b	4161a8 <__fxstatat@plt+0x12d38>
  416184:	b	4161a8 <__fxstatat@plt+0x12d38>
  416188:	adrp	x0, 420000 <__fxstatat@plt+0x1cb90>
  41618c:	add	x0, x0, #0x505
  416190:	adrp	x1, 420000 <__fxstatat@plt+0x1cb90>
  416194:	add	x1, x1, #0x467
  416198:	mov	w2, #0x63                  	// #99
  41619c:	adrp	x3, 420000 <__fxstatat@plt+0x1cb90>
  4161a0:	add	x3, x3, #0x52b
  4161a4:	bl	403370 <__assert_fail@plt>
  4161a8:	mov	w8, wzr
  4161ac:	and	w8, w8, #0x1
  4161b0:	sturb	w8, [x29, #-1]
  4161b4:	ldurb	w8, [x29, #-1]
  4161b8:	and	w0, w8, #0x1
  4161bc:	ldp	x29, x30, [sp, #32]
  4161c0:	add	sp, sp, #0x30
  4161c4:	ret
  4161c8:	sub	sp, sp, #0x40
  4161cc:	stp	x29, x30, [sp, #48]
  4161d0:	add	x29, sp, #0x30
  4161d4:	stur	x0, [x29, #-16]
  4161d8:	stur	w1, [x29, #-20]
  4161dc:	ldur	x8, [x29, #-16]
  4161e0:	ldr	w9, [x8]
  4161e4:	subs	w9, w9, #0x0
  4161e8:	mov	w8, w9
  4161ec:	ubfx	x8, x8, #0, #32
  4161f0:	cmp	x8, #0x4
  4161f4:	str	x8, [sp, #8]
  4161f8:	b.hi	416350 <__fxstatat@plt+0x12ee0>  // b.pmore
  4161fc:	adrp	x8, 420000 <__fxstatat@plt+0x1cb90>
  416200:	add	x8, x8, #0x42c
  416204:	ldr	x11, [sp, #8]
  416208:	ldrsw	x10, [x8, x11, lsl #2]
  41620c:	add	x9, x8, x10
  416210:	br	x9
  416214:	b	416370 <__fxstatat@plt+0x12f00>
  416218:	ldur	x8, [x29, #-16]
  41621c:	ldr	w0, [x8, #4]
  416220:	bl	402c40 <fchdir@plt>
  416224:	cbnz	w0, 416238 <__fxstatat@plt+0x12dc8>
  416228:	ldur	x8, [x29, #-16]
  41622c:	mov	w9, #0x1                   	// #1
  416230:	str	w9, [x8]
  416234:	b	416370 <__fxstatat@plt+0x12f00>
  416238:	bl	403380 <__errno_location@plt>
  41623c:	ldr	w8, [x0]
  416240:	str	w8, [sp, #24]
  416244:	ldur	x9, [x29, #-16]
  416248:	ldr	w0, [x9, #4]
  41624c:	bl	402fc0 <close@plt>
  416250:	ldur	x9, [x29, #-16]
  416254:	mov	w8, #0x4                   	// #4
  416258:	str	w8, [x9]
  41625c:	ldr	w8, [sp, #24]
  416260:	ldur	x9, [x29, #-16]
  416264:	str	w8, [x9, #4]
  416268:	ldur	x8, [x29, #-16]
  41626c:	ldr	w9, [x8, #4]
  416270:	str	w9, [sp, #4]
  416274:	bl	403380 <__errno_location@plt>
  416278:	ldr	w9, [sp, #4]
  41627c:	str	w9, [x0]
  416280:	mov	w10, #0xffffffff            	// #-1
  416284:	stur	w10, [x29, #-4]
  416288:	b	416374 <__fxstatat@plt+0x12f04>
  41628c:	ldur	x8, [x29, #-16]
  416290:	ldr	w9, [x8, #4]
  416294:	str	w9, [sp, #20]
  416298:	ldr	w9, [sp, #20]
  41629c:	cbnz	w9, 4162a8 <__fxstatat@plt+0x12e38>
  4162a0:	ldur	w0, [x29, #-20]
  4162a4:	bl	402bc0 <_exit@plt>
  4162a8:	ldr	w8, [sp, #20]
  4162ac:	mov	w9, wzr
  4162b0:	cmp	w9, w8
  4162b4:	cset	w8, ge  // ge = tcont
  4162b8:	tbnz	w8, #0, 41634c <__fxstatat@plt+0x12edc>
  4162bc:	ldr	w0, [sp, #20]
  4162c0:	add	x1, sp, #0x10
  4162c4:	mov	w8, wzr
  4162c8:	mov	w2, w8
  4162cc:	bl	4033d0 <waitpid@plt>
  4162d0:	cmp	w0, #0x0
  4162d4:	cset	w8, ge  // ge = tcont
  4162d8:	tbnz	w8, #0, 416314 <__fxstatat@plt+0x12ea4>
  4162dc:	bl	403380 <__errno_location@plt>
  4162e0:	ldr	w8, [x0]
  4162e4:	cmp	w8, #0x4
  4162e8:	b.ne	4162f0 <__fxstatat@plt+0x12e80>  // b.any
  4162ec:	b	416310 <__fxstatat@plt+0x12ea0>
  4162f0:	adrp	x0, 420000 <__fxstatat@plt+0x1cb90>
  4162f4:	add	x0, x0, #0x4b0
  4162f8:	adrp	x1, 420000 <__fxstatat@plt+0x1cb90>
  4162fc:	add	x1, x1, #0x467
  416300:	mov	w2, #0xd8                  	// #216
  416304:	adrp	x3, 420000 <__fxstatat@plt+0x1cb90>
  416308:	add	x3, x3, #0x4cc
  41630c:	bl	403370 <__assert_fail@plt>
  416310:	b	4162bc <__fxstatat@plt+0x12e4c>
  416314:	ldur	x8, [x29, #-16]
  416318:	mov	w9, #0xffffffff            	// #-1
  41631c:	str	w9, [x8, #4]
  416320:	ldr	w9, [sp, #16]
  416324:	and	w9, w9, #0x7f
  416328:	cbz	w9, 416338 <__fxstatat@plt+0x12ec8>
  41632c:	ldr	w8, [sp, #16]
  416330:	and	w0, w8, #0x7f
  416334:	bl	402c20 <raise@plt>
  416338:	ldr	w8, [sp, #16]
  41633c:	and	w8, w8, #0xff00
  416340:	asr	w8, w8, #8
  416344:	stur	w8, [x29, #-4]
  416348:	b	416374 <__fxstatat@plt+0x12f04>
  41634c:	b	416370 <__fxstatat@plt+0x12f00>
  416350:	adrp	x0, 420000 <__fxstatat@plt+0x1cb90>
  416354:	add	x0, x0, #0x505
  416358:	adrp	x1, 420000 <__fxstatat@plt+0x1cb90>
  41635c:	add	x1, x1, #0x467
  416360:	mov	w2, #0xe2                  	// #226
  416364:	adrp	x3, 420000 <__fxstatat@plt+0x1cb90>
  416368:	add	x3, x3, #0x4cc
  41636c:	bl	403370 <__assert_fail@plt>
  416370:	stur	wzr, [x29, #-4]
  416374:	ldur	w0, [x29, #-4]
  416378:	ldp	x29, x30, [sp, #48]
  41637c:	add	sp, sp, #0x40
  416380:	ret
  416384:	sub	sp, sp, #0x20
  416388:	stp	x29, x30, [sp, #16]
  41638c:	add	x29, sp, #0x10
  416390:	str	x0, [sp, #8]
  416394:	ldr	x8, [sp, #8]
  416398:	ldr	w9, [x8]
  41639c:	subs	w9, w9, #0x0
  4163a0:	mov	w8, w9
  4163a4:	ubfx	x8, x8, #0, #32
  4163a8:	cmp	x8, #0x4
  4163ac:	str	x8, [sp]
  4163b0:	b.hi	41641c <__fxstatat@plt+0x12fac>  // b.pmore
  4163b4:	adrp	x8, 420000 <__fxstatat@plt+0x1cb90>
  4163b8:	add	x8, x8, #0x440
  4163bc:	ldr	x11, [sp]
  4163c0:	ldrsw	x10, [x8, x11, lsl #2]
  4163c4:	add	x9, x8, x10
  4163c8:	br	x9
  4163cc:	b	41643c <__fxstatat@plt+0x12fcc>
  4163d0:	ldr	x8, [sp, #8]
  4163d4:	ldr	w0, [x8, #4]
  4163d8:	bl	402fc0 <close@plt>
  4163dc:	b	41643c <__fxstatat@plt+0x12fcc>
  4163e0:	ldr	x8, [sp, #8]
  4163e4:	ldr	w9, [x8, #4]
  4163e8:	cmp	w9, #0x0
  4163ec:	cset	w9, ge  // ge = tcont
  4163f0:	tbnz	w9, #0, 4163f8 <__fxstatat@plt+0x12f88>
  4163f4:	b	416418 <__fxstatat@plt+0x12fa8>
  4163f8:	adrp	x0, 420000 <__fxstatat@plt+0x1cb90>
  4163fc:	add	x0, x0, #0x4f5
  416400:	adrp	x1, 420000 <__fxstatat@plt+0x1cb90>
  416404:	add	x1, x1, #0x467
  416408:	mov	w2, #0xf7                  	// #247
  41640c:	adrp	x3, 420000 <__fxstatat@plt+0x1cb90>
  416410:	add	x3, x3, #0x507
  416414:	bl	403370 <__assert_fail@plt>
  416418:	b	41643c <__fxstatat@plt+0x12fcc>
  41641c:	adrp	x0, 420000 <__fxstatat@plt+0x1cb90>
  416420:	add	x0, x0, #0x505
  416424:	adrp	x1, 420000 <__fxstatat@plt+0x1cb90>
  416428:	add	x1, x1, #0x467
  41642c:	mov	w2, #0xfb                  	// #251
  416430:	adrp	x3, 420000 <__fxstatat@plt+0x1cb90>
  416434:	add	x3, x3, #0x507
  416438:	bl	403370 <__assert_fail@plt>
  41643c:	ldr	x8, [sp, #8]
  416440:	mov	w9, #0x5                   	// #5
  416444:	str	w9, [x8]
  416448:	ldp	x29, x30, [sp, #16]
  41644c:	add	sp, sp, #0x20
  416450:	ret
  416454:	sub	sp, sp, #0x50
  416458:	stp	x29, x30, [sp, #64]
  41645c:	add	x29, sp, #0x40
  416460:	add	x8, sp, #0xc
  416464:	stur	w0, [x29, #-4]
  416468:	stur	x1, [x29, #-16]
  41646c:	stur	x2, [x29, #-24]
  416470:	str	x3, [sp, #32]
  416474:	str	wzr, [sp, #28]
  416478:	str	wzr, [sp, #20]
  41647c:	mov	x0, x8
  416480:	bl	415d8c <__fxstatat@plt+0x1291c>
  416484:	ldur	w9, [x29, #-4]
  416488:	subs	w9, w9, #0x1
  41648c:	str	w9, [sp, #24]
  416490:	ldr	w8, [sp, #24]
  416494:	mov	w9, wzr
  416498:	cmp	w9, w8
  41649c:	cset	w8, gt
  4164a0:	tbnz	w8, #0, 4164dc <__fxstatat@plt+0x1306c>
  4164a4:	ldur	x8, [x29, #-16]
  4164a8:	ldrsw	x9, [sp, #24]
  4164ac:	mov	x10, #0x8                   	// #8
  4164b0:	mul	x9, x10, x9
  4164b4:	add	x8, x8, x9
  4164b8:	ldr	x8, [x8]
  4164bc:	ldrb	w11, [x8]
  4164c0:	cmp	w11, #0x2f
  4164c4:	b.eq	4164cc <__fxstatat@plt+0x1305c>  // b.none
  4164c8:	b	4164dc <__fxstatat@plt+0x1306c>
  4164cc:	ldr	w8, [sp, #24]
  4164d0:	subs	w8, w8, #0x1
  4164d4:	str	w8, [sp, #24]
  4164d8:	b	416490 <__fxstatat@plt+0x13020>
  4164dc:	ldr	w8, [sp, #28]
  4164e0:	ldr	w9, [sp, #24]
  4164e4:	cmp	w8, w9
  4164e8:	b.ge	4165a4 <__fxstatat@plt+0x13134>  // b.tcont
  4164ec:	add	x0, sp, #0xc
  4164f0:	bl	416620 <__fxstatat@plt+0x131b0>
  4164f4:	tbnz	w0, #0, 41653c <__fxstatat@plt+0x130cc>
  4164f8:	ldur	x8, [x29, #-24]
  4164fc:	ldur	x9, [x29, #-16]
  416500:	ldrsw	x10, [sp, #28]
  416504:	mov	x11, #0x8                   	// #8
  416508:	mul	x10, x11, x10
  41650c:	add	x9, x9, x10
  416510:	ldr	x0, [x9]
  416514:	ldr	x2, [sp, #32]
  416518:	add	x1, sp, #0xc
  41651c:	blr	x8
  416520:	str	w0, [sp, #8]
  416524:	ldr	w12, [sp, #20]
  416528:	ldr	w13, [sp, #8]
  41652c:	cmp	w12, w13
  416530:	b.ge	41653c <__fxstatat@plt+0x130cc>  // b.tcont
  416534:	ldr	w8, [sp, #8]
  416538:	str	w8, [sp, #20]
  41653c:	ldur	x8, [x29, #-16]
  416540:	ldr	w9, [sp, #28]
  416544:	add	w9, w9, #0x1
  416548:	mov	w0, w9
  41654c:	sxtw	x10, w0
  416550:	mov	x11, #0x8                   	// #8
  416554:	mul	x10, x11, x10
  416558:	add	x8, x8, x10
  41655c:	ldr	x8, [x8]
  416560:	ldrb	w9, [x8]
  416564:	cmp	w9, #0x2f
  416568:	b.eq	416594 <__fxstatat@plt+0x13124>  // b.none
  41656c:	ldr	w1, [sp, #20]
  416570:	add	x0, sp, #0xc
  416574:	bl	4161c8 <__fxstatat@plt+0x12d58>
  416578:	str	w0, [sp, #4]
  41657c:	ldr	w8, [sp, #20]
  416580:	ldr	w9, [sp, #4]
  416584:	cmp	w8, w9
  416588:	b.ge	416594 <__fxstatat@plt+0x13124>  // b.tcont
  41658c:	ldr	w8, [sp, #4]
  416590:	str	w8, [sp, #20]
  416594:	ldr	w8, [sp, #28]
  416598:	add	w8, w8, #0x1
  41659c:	str	w8, [sp, #28]
  4165a0:	b	4164dc <__fxstatat@plt+0x1306c>
  4165a4:	add	x0, sp, #0xc
  4165a8:	bl	416384 <__fxstatat@plt+0x12f14>
  4165ac:	ldr	w8, [sp, #28]
  4165b0:	ldur	w9, [x29, #-4]
  4165b4:	cmp	w8, w9
  4165b8:	b.ge	416610 <__fxstatat@plt+0x131a0>  // b.tcont
  4165bc:	ldur	x8, [x29, #-24]
  4165c0:	ldur	x9, [x29, #-16]
  4165c4:	ldrsw	x10, [sp, #28]
  4165c8:	mov	x11, #0x8                   	// #8
  4165cc:	mul	x10, x11, x10
  4165d0:	add	x9, x9, x10
  4165d4:	ldr	x0, [x9]
  4165d8:	ldr	x2, [sp, #32]
  4165dc:	add	x1, sp, #0xc
  4165e0:	blr	x8
  4165e4:	str	w0, [sp]
  4165e8:	ldr	w12, [sp, #20]
  4165ec:	ldr	w13, [sp]
  4165f0:	cmp	w12, w13
  4165f4:	b.ge	416600 <__fxstatat@plt+0x13190>  // b.tcont
  4165f8:	ldr	w8, [sp]
  4165fc:	str	w8, [sp, #20]
  416600:	ldr	w8, [sp, #28]
  416604:	add	w8, w8, #0x1
  416608:	str	w8, [sp, #28]
  41660c:	b	4165ac <__fxstatat@plt+0x1313c>
  416610:	ldr	w0, [sp, #20]
  416614:	ldp	x29, x30, [sp, #64]
  416618:	add	sp, sp, #0x50
  41661c:	ret
  416620:	sub	sp, sp, #0x10
  416624:	str	x0, [sp, #8]
  416628:	ldr	x8, [sp, #8]
  41662c:	ldr	w9, [x8]
  416630:	mov	w10, #0x0                   	// #0
  416634:	cmp	w9, #0x3
  416638:	str	w10, [sp, #4]
  41663c:	b.ne	416658 <__fxstatat@plt+0x131e8>  // b.any
  416640:	ldr	x8, [sp, #8]
  416644:	ldr	w9, [x8, #4]
  416648:	mov	w10, wzr
  41664c:	cmp	w10, w9
  416650:	cset	w9, lt  // lt = tstop
  416654:	str	w9, [sp, #4]
  416658:	ldr	w8, [sp, #4]
  41665c:	and	w0, w8, #0x1
  416660:	add	sp, sp, #0x10
  416664:	ret
  416668:	sub	sp, sp, #0x20
  41666c:	stp	x29, x30, [sp, #16]
  416670:	add	x29, sp, #0x10
  416674:	mov	w8, #0x5f                  	// #95
  416678:	mov	w9, #0xffffffff            	// #-1
  41667c:	str	x0, [sp, #8]
  416680:	str	w8, [sp, #4]
  416684:	str	w9, [sp]
  416688:	bl	403380 <__errno_location@plt>
  41668c:	ldr	w8, [sp, #4]
  416690:	str	w8, [x0]
  416694:	ldr	w0, [sp]
  416698:	ldp	x29, x30, [sp, #16]
  41669c:	add	sp, sp, #0x20
  4166a0:	ret
  4166a4:	sub	sp, sp, #0x10
  4166a8:	str	x0, [sp, #8]
  4166ac:	add	sp, sp, #0x10
  4166b0:	ret
  4166b4:	sub	sp, sp, #0x20
  4166b8:	stp	x29, x30, [sp, #16]
  4166bc:	add	x29, sp, #0x10
  4166c0:	mov	w8, #0x5f                  	// #95
  4166c4:	mov	w9, #0xffffffff            	// #-1
  4166c8:	str	x0, [sp, #8]
  4166cc:	str	w8, [sp, #4]
  4166d0:	str	w9, [sp]
  4166d4:	bl	403380 <__errno_location@plt>
  4166d8:	ldr	w8, [sp, #4]
  4166dc:	str	w8, [x0]
  4166e0:	ldr	w0, [sp]
  4166e4:	ldp	x29, x30, [sp, #16]
  4166e8:	add	sp, sp, #0x20
  4166ec:	ret
  4166f0:	sub	sp, sp, #0x20
  4166f4:	stp	x29, x30, [sp, #16]
  4166f8:	add	x29, sp, #0x10
  4166fc:	mov	w8, #0x5f                  	// #95
  416700:	mov	w9, #0xffffffff            	// #-1
  416704:	str	x0, [sp, #8]
  416708:	str	w8, [sp, #4]
  41670c:	str	w9, [sp]
  416710:	bl	403380 <__errno_location@plt>
  416714:	ldr	w8, [sp, #4]
  416718:	str	w8, [x0]
  41671c:	ldr	w0, [sp]
  416720:	ldp	x29, x30, [sp, #16]
  416724:	add	sp, sp, #0x20
  416728:	ret
  41672c:	sub	sp, sp, #0x30
  416730:	stp	x29, x30, [sp, #32]
  416734:	add	x29, sp, #0x20
  416738:	mov	w8, #0x5f                  	// #95
  41673c:	mov	w9, #0xffffffff            	// #-1
  416740:	stur	x0, [x29, #-8]
  416744:	stur	w1, [x29, #-12]
  416748:	str	x2, [sp, #8]
  41674c:	str	w8, [sp, #4]
  416750:	str	w9, [sp]
  416754:	bl	403380 <__errno_location@plt>
  416758:	ldr	w8, [sp, #4]
  41675c:	str	w8, [x0]
  416760:	ldr	w0, [sp]
  416764:	ldp	x29, x30, [sp, #32]
  416768:	add	sp, sp, #0x30
  41676c:	ret
  416770:	sub	sp, sp, #0x30
  416774:	stp	x29, x30, [sp, #32]
  416778:	add	x29, sp, #0x20
  41677c:	mov	w8, #0x5f                  	// #95
  416780:	mov	w9, #0xffffffff            	// #-1
  416784:	stur	x0, [x29, #-8]
  416788:	str	x1, [sp, #16]
  41678c:	str	w8, [sp, #12]
  416790:	str	w9, [sp, #8]
  416794:	bl	403380 <__errno_location@plt>
  416798:	ldr	w8, [sp, #12]
  41679c:	str	w8, [x0]
  4167a0:	ldr	w0, [sp, #8]
  4167a4:	ldp	x29, x30, [sp, #32]
  4167a8:	add	sp, sp, #0x30
  4167ac:	ret
  4167b0:	sub	sp, sp, #0x30
  4167b4:	stp	x29, x30, [sp, #32]
  4167b8:	add	x29, sp, #0x20
  4167bc:	mov	w8, #0x5f                  	// #95
  4167c0:	mov	w9, #0xffffffff            	// #-1
  4167c4:	stur	x0, [x29, #-8]
  4167c8:	str	x1, [sp, #16]
  4167cc:	str	w8, [sp, #12]
  4167d0:	str	w9, [sp, #8]
  4167d4:	bl	403380 <__errno_location@plt>
  4167d8:	ldr	w8, [sp, #12]
  4167dc:	str	w8, [x0]
  4167e0:	ldr	w0, [sp, #8]
  4167e4:	ldp	x29, x30, [sp, #32]
  4167e8:	add	sp, sp, #0x30
  4167ec:	ret
  4167f0:	sub	sp, sp, #0x30
  4167f4:	stp	x29, x30, [sp, #32]
  4167f8:	add	x29, sp, #0x20
  4167fc:	mov	w8, #0x5f                  	// #95
  416800:	mov	w9, #0xffffffff            	// #-1
  416804:	stur	w0, [x29, #-4]
  416808:	str	x1, [sp, #16]
  41680c:	str	w8, [sp, #12]
  416810:	str	w9, [sp, #8]
  416814:	bl	403380 <__errno_location@plt>
  416818:	ldr	w8, [sp, #12]
  41681c:	str	w8, [x0]
  416820:	ldr	w0, [sp, #8]
  416824:	ldp	x29, x30, [sp, #32]
  416828:	add	sp, sp, #0x30
  41682c:	ret
  416830:	sub	sp, sp, #0x30
  416834:	stp	x29, x30, [sp, #32]
  416838:	add	x29, sp, #0x20
  41683c:	mov	w8, #0x5f                  	// #95
  416840:	mov	w9, #0xffffffff            	// #-1
  416844:	stur	x0, [x29, #-8]
  416848:	str	x1, [sp, #16]
  41684c:	str	w8, [sp, #12]
  416850:	str	w9, [sp, #8]
  416854:	bl	403380 <__errno_location@plt>
  416858:	ldr	w8, [sp, #12]
  41685c:	str	w8, [x0]
  416860:	ldr	w0, [sp, #8]
  416864:	ldp	x29, x30, [sp, #32]
  416868:	add	sp, sp, #0x30
  41686c:	ret
  416870:	sub	sp, sp, #0x30
  416874:	stp	x29, x30, [sp, #32]
  416878:	add	x29, sp, #0x20
  41687c:	mov	w8, #0x5f                  	// #95
  416880:	mov	w9, #0xffffffff            	// #-1
  416884:	stur	x0, [x29, #-8]
  416888:	str	x1, [sp, #16]
  41688c:	str	w8, [sp, #12]
  416890:	str	w9, [sp, #8]
  416894:	bl	403380 <__errno_location@plt>
  416898:	ldr	w8, [sp, #12]
  41689c:	str	w8, [x0]
  4168a0:	ldr	w0, [sp, #8]
  4168a4:	ldp	x29, x30, [sp, #32]
  4168a8:	add	sp, sp, #0x30
  4168ac:	ret
  4168b0:	sub	sp, sp, #0x30
  4168b4:	stp	x29, x30, [sp, #32]
  4168b8:	add	x29, sp, #0x20
  4168bc:	mov	w8, #0x5f                  	// #95
  4168c0:	mov	w9, #0xffffffff            	// #-1
  4168c4:	stur	w0, [x29, #-4]
  4168c8:	str	x1, [sp, #16]
  4168cc:	str	w8, [sp, #12]
  4168d0:	str	w9, [sp, #8]
  4168d4:	bl	403380 <__errno_location@plt>
  4168d8:	ldr	w8, [sp, #12]
  4168dc:	str	w8, [x0]
  4168e0:	ldr	w0, [sp, #8]
  4168e4:	ldp	x29, x30, [sp, #32]
  4168e8:	add	sp, sp, #0x30
  4168ec:	ret
  4168f0:	sub	sp, sp, #0x20
  4168f4:	stp	x29, x30, [sp, #16]
  4168f8:	add	x29, sp, #0x10
  4168fc:	mov	w8, #0x5f                  	// #95
  416900:	mov	w9, #0xffffffff            	// #-1
  416904:	str	x0, [sp, #8]
  416908:	str	w8, [sp, #4]
  41690c:	str	w9, [sp]
  416910:	bl	403380 <__errno_location@plt>
  416914:	ldr	w8, [sp, #4]
  416918:	str	w8, [x0]
  41691c:	ldr	w0, [sp]
  416920:	ldp	x29, x30, [sp, #16]
  416924:	add	sp, sp, #0x20
  416928:	ret
  41692c:	sub	sp, sp, #0x20
  416930:	stp	x29, x30, [sp, #16]
  416934:	add	x29, sp, #0x10
  416938:	mov	w8, #0x5f                  	// #95
  41693c:	mov	w9, #0xffffffff            	// #-1
  416940:	str	x0, [sp, #8]
  416944:	str	w8, [sp, #4]
  416948:	str	w9, [sp]
  41694c:	bl	403380 <__errno_location@plt>
  416950:	ldr	w8, [sp, #4]
  416954:	str	w8, [x0]
  416958:	ldr	w0, [sp]
  41695c:	ldp	x29, x30, [sp, #16]
  416960:	add	sp, sp, #0x20
  416964:	ret
  416968:	sub	sp, sp, #0x20
  41696c:	stp	x29, x30, [sp, #16]
  416970:	add	x29, sp, #0x10
  416974:	mov	w8, #0x5f                  	// #95
  416978:	mov	w9, #0xffffffff            	// #-1
  41697c:	str	x0, [sp, #8]
  416980:	str	w8, [sp, #4]
  416984:	str	w9, [sp]
  416988:	bl	403380 <__errno_location@plt>
  41698c:	ldr	w8, [sp, #4]
  416990:	str	w8, [x0]
  416994:	ldr	w0, [sp]
  416998:	ldp	x29, x30, [sp, #16]
  41699c:	add	sp, sp, #0x20
  4169a0:	ret
  4169a4:	sub	sp, sp, #0x40
  4169a8:	stp	x29, x30, [sp, #48]
  4169ac:	add	x29, sp, #0x30
  4169b0:	mov	w8, #0x5f                  	// #95
  4169b4:	mov	w9, #0xffffffff            	// #-1
  4169b8:	stur	x0, [x29, #-8]
  4169bc:	stur	x1, [x29, #-16]
  4169c0:	sturh	w2, [x29, #-18]
  4169c4:	str	x3, [sp, #16]
  4169c8:	str	w8, [sp, #12]
  4169cc:	str	w9, [sp, #8]
  4169d0:	bl	403380 <__errno_location@plt>
  4169d4:	ldr	w8, [sp, #12]
  4169d8:	str	w8, [x0]
  4169dc:	ldr	w0, [sp, #8]
  4169e0:	ldp	x29, x30, [sp, #48]
  4169e4:	add	sp, sp, #0x40
  4169e8:	ret
  4169ec:	sub	sp, sp, #0x20
  4169f0:	stp	x29, x30, [sp, #16]
  4169f4:	add	x29, sp, #0x10
  4169f8:	mov	w8, #0x5f                  	// #95
  4169fc:	str	x0, [sp, #8]
  416a00:	str	w8, [sp, #4]
  416a04:	bl	403380 <__errno_location@plt>
  416a08:	ldr	w8, [sp, #4]
  416a0c:	str	w8, [x0]
  416a10:	mov	w9, wzr
  416a14:	mov	w0, w9
  416a18:	ldp	x29, x30, [sp, #16]
  416a1c:	add	sp, sp, #0x20
  416a20:	ret
  416a24:	sub	sp, sp, #0x30
  416a28:	stp	x29, x30, [sp, #32]
  416a2c:	add	x29, sp, #0x20
  416a30:	mov	w8, #0x5f                  	// #95
  416a34:	mov	w9, #0xffffffff            	// #-1
  416a38:	stur	x0, [x29, #-8]
  416a3c:	str	x1, [sp, #16]
  416a40:	str	w8, [sp, #12]
  416a44:	str	w9, [sp, #8]
  416a48:	bl	403380 <__errno_location@plt>
  416a4c:	ldr	w8, [sp, #12]
  416a50:	str	w8, [x0]
  416a54:	ldr	w0, [sp, #8]
  416a58:	ldp	x29, x30, [sp, #32]
  416a5c:	add	sp, sp, #0x30
  416a60:	ret
  416a64:	sub	sp, sp, #0x10
  416a68:	str	x0, [sp, #8]
  416a6c:	ldr	x8, [sp, #8]
  416a70:	ldr	x0, [x8, #80]
  416a74:	add	sp, sp, #0x10
  416a78:	ret
  416a7c:	sub	sp, sp, #0x10
  416a80:	str	x0, [sp, #8]
  416a84:	ldr	x8, [sp, #8]
  416a88:	ldr	x0, [x8, #112]
  416a8c:	add	sp, sp, #0x10
  416a90:	ret
  416a94:	sub	sp, sp, #0x10
  416a98:	str	x0, [sp, #8]
  416a9c:	ldr	x8, [sp, #8]
  416aa0:	ldr	x0, [x8, #96]
  416aa4:	add	sp, sp, #0x10
  416aa8:	ret
  416aac:	sub	sp, sp, #0x10
  416ab0:	mov	x8, xzr
  416ab4:	str	x0, [sp, #8]
  416ab8:	mov	x0, x8
  416abc:	add	sp, sp, #0x10
  416ac0:	ret
  416ac4:	sub	sp, sp, #0x20
  416ac8:	str	x0, [sp, #8]
  416acc:	ldr	x8, [sp, #8]
  416ad0:	ldur	q0, [x8, #72]
  416ad4:	str	q0, [sp, #16]
  416ad8:	ldr	x0, [sp, #16]
  416adc:	ldr	x1, [sp, #24]
  416ae0:	add	sp, sp, #0x20
  416ae4:	ret
  416ae8:	sub	sp, sp, #0x20
  416aec:	str	x0, [sp, #8]
  416af0:	ldr	x8, [sp, #8]
  416af4:	ldur	q0, [x8, #104]
  416af8:	str	q0, [sp, #16]
  416afc:	ldr	x0, [sp, #16]
  416b00:	ldr	x1, [sp, #24]
  416b04:	add	sp, sp, #0x20
  416b08:	ret
  416b0c:	sub	sp, sp, #0x20
  416b10:	str	x0, [sp, #8]
  416b14:	ldr	x8, [sp, #8]
  416b18:	ldur	q0, [x8, #88]
  416b1c:	str	q0, [sp, #16]
  416b20:	ldr	x0, [sp, #16]
  416b24:	ldr	x1, [sp, #24]
  416b28:	add	sp, sp, #0x20
  416b2c:	ret
  416b30:	sub	sp, sp, #0x20
  416b34:	mov	x8, #0xffffffffffffffff    	// #-1
  416b38:	str	x0, [sp, #8]
  416b3c:	str	x8, [sp, #16]
  416b40:	str	x8, [sp, #24]
  416b44:	ldr	x0, [sp, #16]
  416b48:	ldr	x1, [sp, #24]
  416b4c:	add	sp, sp, #0x20
  416b50:	ret
  416b54:	sub	sp, sp, #0x10
  416b58:	str	w0, [sp, #12]
  416b5c:	str	x1, [sp]
  416b60:	ldr	w0, [sp, #12]
  416b64:	add	sp, sp, #0x10
  416b68:	ret
  416b6c:	sub	sp, sp, #0x30
  416b70:	stp	x29, x30, [sp, #32]
  416b74:	add	x29, sp, #0x20
  416b78:	mov	w8, wzr
  416b7c:	stur	w0, [x29, #-4]
  416b80:	str	x1, [sp, #16]
  416b84:	str	x2, [sp, #8]
  416b88:	ldur	w0, [x29, #-4]
  416b8c:	ldr	x1, [sp, #16]
  416b90:	ldr	x2, [sp, #8]
  416b94:	mov	w3, w8
  416b98:	bl	41dc98 <__fxstatat@plt+0x1a828>
  416b9c:	ldp	x29, x30, [sp, #32]
  416ba0:	add	sp, sp, #0x30
  416ba4:	ret
  416ba8:	sub	sp, sp, #0x30
  416bac:	stp	x29, x30, [sp, #32]
  416bb0:	add	x29, sp, #0x20
  416bb4:	mov	w3, #0x100                 	// #256
  416bb8:	stur	w0, [x29, #-4]
  416bbc:	str	x1, [sp, #16]
  416bc0:	str	x2, [sp, #8]
  416bc4:	ldur	w0, [x29, #-4]
  416bc8:	ldr	x1, [sp, #16]
  416bcc:	ldr	x2, [sp, #8]
  416bd0:	bl	41dc98 <__fxstatat@plt+0x1a828>
  416bd4:	ldp	x29, x30, [sp, #32]
  416bd8:	add	sp, sp, #0x30
  416bdc:	ret
  416be0:	sub	sp, sp, #0x90
  416be4:	stp	x29, x30, [sp, #128]
  416be8:	add	x29, sp, #0x80
  416bec:	mov	w8, #0xffffffff            	// #-1
  416bf0:	mov	w9, #0xa2f8                	// #41720
  416bf4:	movk	w9, #0x3, lsl #16
  416bf8:	stur	x0, [x29, #-16]
  416bfc:	stur	w1, [x29, #-20]
  416c00:	stur	x2, [x29, #-32]
  416c04:	stur	x3, [x29, #-40]
  416c08:	stur	x4, [x29, #-48]
  416c0c:	str	w8, [sp, #56]
  416c10:	str	w9, [sp, #16]
  416c14:	bl	403380 <__errno_location@plt>
  416c18:	ldr	w8, [x0]
  416c1c:	str	w8, [sp, #52]
  416c20:	ldr	w8, [sp, #16]
  416c24:	str	w8, [sp, #36]
  416c28:	ldur	x0, [x29, #-16]
  416c2c:	bl	402be0 <strlen@plt>
  416c30:	stur	x0, [x29, #-56]
  416c34:	ldur	x10, [x29, #-56]
  416c38:	ldur	x11, [x29, #-48]
  416c3c:	ldursw	x12, [x29, #-20]
  416c40:	add	x11, x11, x12
  416c44:	cmp	x10, x11
  416c48:	b.cc	416c74 <__fxstatat@plt+0x13804>  // b.lo, b.ul, b.last
  416c4c:	ldur	x8, [x29, #-16]
  416c50:	ldur	x9, [x29, #-56]
  416c54:	ldur	x10, [x29, #-48]
  416c58:	subs	x9, x9, x10
  416c5c:	ldursw	x10, [x29, #-20]
  416c60:	subs	x9, x9, x10
  416c64:	add	x0, x8, x9
  416c68:	ldur	x1, [x29, #-48]
  416c6c:	bl	416e00 <__fxstatat@plt+0x13990>
  416c70:	tbnz	w0, #0, 416c8c <__fxstatat@plt+0x1381c>
  416c74:	bl	403380 <__errno_location@plt>
  416c78:	mov	w8, #0x16                  	// #22
  416c7c:	str	w8, [x0]
  416c80:	mov	w8, #0xffffffff            	// #-1
  416c84:	stur	w8, [x29, #-4]
  416c88:	b	416df0 <__fxstatat@plt+0x13980>
  416c8c:	ldur	x8, [x29, #-16]
  416c90:	ldur	x9, [x29, #-56]
  416c94:	ldur	x10, [x29, #-48]
  416c98:	subs	x9, x9, x10
  416c9c:	ldursw	x10, [x29, #-20]
  416ca0:	subs	x9, x9, x10
  416ca4:	add	x8, x8, x9
  416ca8:	str	x8, [sp, #64]
  416cac:	ldur	x1, [x29, #-48]
  416cb0:	mov	x8, xzr
  416cb4:	mov	x0, x8
  416cb8:	bl	41b50c <__fxstatat@plt+0x1809c>
  416cbc:	str	x0, [sp, #40]
  416cc0:	ldr	x8, [sp, #40]
  416cc4:	cbnz	x8, 416cd4 <__fxstatat@plt+0x13864>
  416cc8:	mov	w8, #0xffffffff            	// #-1
  416ccc:	stur	w8, [x29, #-4]
  416cd0:	b	416df0 <__fxstatat@plt+0x13980>
  416cd4:	str	wzr, [sp, #60]
  416cd8:	ldr	w8, [sp, #60]
  416cdc:	ldr	w9, [sp, #36]
  416ce0:	cmp	w8, w9
  416ce4:	b.cs	416da0 <__fxstatat@plt+0x13930>  // b.hs, b.nlast
  416ce8:	str	xzr, [sp, #24]
  416cec:	ldr	x8, [sp, #24]
  416cf0:	ldur	x9, [x29, #-48]
  416cf4:	cmp	x8, x9
  416cf8:	b.cs	416d38 <__fxstatat@plt+0x138c8>  // b.hs, b.nlast
  416cfc:	ldr	x0, [sp, #40]
  416d00:	mov	x1, #0x3d                  	// #61
  416d04:	bl	41b57c <__fxstatat@plt+0x1810c>
  416d08:	adrp	x8, 420000 <__fxstatat@plt+0x1cb90>
  416d0c:	add	x8, x8, #0x54e
  416d10:	add	x8, x8, x0
  416d14:	ldrb	w9, [x8]
  416d18:	ldr	x8, [sp, #64]
  416d1c:	ldr	x10, [sp, #24]
  416d20:	add	x8, x8, x10
  416d24:	strb	w9, [x8]
  416d28:	ldr	x8, [sp, #24]
  416d2c:	add	x8, x8, #0x1
  416d30:	str	x8, [sp, #24]
  416d34:	b	416cec <__fxstatat@plt+0x1387c>
  416d38:	ldur	x8, [x29, #-40]
  416d3c:	ldur	x0, [x29, #-16]
  416d40:	ldur	x1, [x29, #-32]
  416d44:	blr	x8
  416d48:	str	w0, [sp, #56]
  416d4c:	ldr	w9, [sp, #56]
  416d50:	cmp	w9, #0x0
  416d54:	cset	w9, lt  // lt = tstop
  416d58:	tbnz	w9, #0, 416d74 <__fxstatat@plt+0x13904>
  416d5c:	ldr	w8, [sp, #52]
  416d60:	str	w8, [sp, #12]
  416d64:	bl	403380 <__errno_location@plt>
  416d68:	ldr	w8, [sp, #12]
  416d6c:	str	w8, [x0]
  416d70:	b	416dc0 <__fxstatat@plt+0x13950>
  416d74:	bl	403380 <__errno_location@plt>
  416d78:	ldr	w8, [x0]
  416d7c:	cmp	w8, #0x11
  416d80:	b.eq	416d90 <__fxstatat@plt+0x13920>  // b.none
  416d84:	mov	w8, #0xffffffff            	// #-1
  416d88:	str	w8, [sp, #56]
  416d8c:	b	416dc0 <__fxstatat@plt+0x13950>
  416d90:	ldr	w8, [sp, #60]
  416d94:	add	w8, w8, #0x1
  416d98:	str	w8, [sp, #60]
  416d9c:	b	416cd8 <__fxstatat@plt+0x13868>
  416da0:	ldr	x0, [sp, #40]
  416da4:	bl	41b798 <__fxstatat@plt+0x18328>
  416da8:	bl	403380 <__errno_location@plt>
  416dac:	mov	w8, #0x11                  	// #17
  416db0:	str	w8, [x0]
  416db4:	mov	w8, #0xffffffff            	// #-1
  416db8:	stur	w8, [x29, #-4]
  416dbc:	b	416df0 <__fxstatat@plt+0x13980>
  416dc0:	bl	403380 <__errno_location@plt>
  416dc4:	ldr	w8, [x0]
  416dc8:	str	w8, [sp, #20]
  416dcc:	ldr	x0, [sp, #40]
  416dd0:	bl	41b798 <__fxstatat@plt+0x18328>
  416dd4:	ldr	w8, [sp, #20]
  416dd8:	str	w8, [sp, #8]
  416ddc:	bl	403380 <__errno_location@plt>
  416de0:	ldr	w8, [sp, #8]
  416de4:	str	w8, [x0]
  416de8:	ldr	w9, [sp, #56]
  416dec:	stur	w9, [x29, #-4]
  416df0:	ldur	w0, [x29, #-4]
  416df4:	ldp	x29, x30, [sp, #128]
  416df8:	add	sp, sp, #0x90
  416dfc:	ret
  416e00:	sub	sp, sp, #0x30
  416e04:	stp	x29, x30, [sp, #32]
  416e08:	add	x29, sp, #0x20
  416e0c:	adrp	x8, 41f000 <__fxstatat@plt+0x1bb90>
  416e10:	add	x8, x8, #0xd83
  416e14:	stur	x0, [x29, #-8]
  416e18:	str	x1, [sp, #16]
  416e1c:	ldr	x9, [sp, #16]
  416e20:	ldur	x0, [x29, #-8]
  416e24:	mov	x1, x8
  416e28:	str	x9, [sp, #8]
  416e2c:	bl	4031c0 <strspn@plt>
  416e30:	ldr	x8, [sp, #8]
  416e34:	cmp	x8, x0
  416e38:	cset	w10, ls  // ls = plast
  416e3c:	and	w0, w10, #0x1
  416e40:	ldp	x29, x30, [sp, #32]
  416e44:	add	sp, sp, #0x30
  416e48:	ret
  416e4c:	sub	sp, sp, #0x40
  416e50:	stp	x29, x30, [sp, #48]
  416e54:	add	x29, sp, #0x30
  416e58:	stur	x0, [x29, #-8]
  416e5c:	stur	w1, [x29, #-12]
  416e60:	stur	w2, [x29, #-16]
  416e64:	stur	w3, [x29, #-20]
  416e68:	str	x4, [sp, #16]
  416e6c:	ldur	w8, [x29, #-20]
  416e70:	str	w8, [sp, #4]
  416e74:	cbz	w8, 416e9c <__fxstatat@plt+0x13a2c>
  416e78:	b	416e7c <__fxstatat@plt+0x13a0c>
  416e7c:	ldr	w8, [sp, #4]
  416e80:	cmp	w8, #0x1
  416e84:	b.eq	416eac <__fxstatat@plt+0x13a3c>  // b.none
  416e88:	b	416e8c <__fxstatat@plt+0x13a1c>
  416e8c:	ldr	w8, [sp, #4]
  416e90:	cmp	w8, #0x2
  416e94:	b.eq	416ebc <__fxstatat@plt+0x13a4c>  // b.none
  416e98:	b	416ecc <__fxstatat@plt+0x13a5c>
  416e9c:	adrp	x8, 416000 <__fxstatat@plt+0x12b90>
  416ea0:	add	x8, x8, #0xf10
  416ea4:	str	x8, [sp, #8]
  416ea8:	b	416eec <__fxstatat@plt+0x13a7c>
  416eac:	adrp	x8, 416000 <__fxstatat@plt+0x12b90>
  416eb0:	add	x8, x8, #0xf5c
  416eb4:	str	x8, [sp, #8]
  416eb8:	b	416eec <__fxstatat@plt+0x13a7c>
  416ebc:	adrp	x8, 416000 <__fxstatat@plt+0x12b90>
  416ec0:	add	x8, x8, #0xf8c
  416ec4:	str	x8, [sp, #8]
  416ec8:	b	416eec <__fxstatat@plt+0x13a7c>
  416ecc:	adrp	x0, 420000 <__fxstatat@plt+0x1cb90>
  416ed0:	add	x0, x0, #0x58d
  416ed4:	adrp	x1, 420000 <__fxstatat@plt+0x1cb90>
  416ed8:	add	x1, x1, #0x5b0
  416edc:	mov	w2, #0x147                 	// #327
  416ee0:	adrp	x3, 420000 <__fxstatat@plt+0x1cb90>
  416ee4:	add	x3, x3, #0x5bf
  416ee8:	bl	403370 <__assert_fail@plt>
  416eec:	ldur	x0, [x29, #-8]
  416ef0:	ldur	w1, [x29, #-12]
  416ef4:	ldr	x3, [sp, #8]
  416ef8:	ldr	x4, [sp, #16]
  416efc:	sub	x2, x29, #0x10
  416f00:	bl	416be0 <__fxstatat@plt+0x13770>
  416f04:	ldp	x29, x30, [sp, #48]
  416f08:	add	sp, sp, #0x40
  416f0c:	ret
  416f10:	sub	sp, sp, #0x30
  416f14:	stp	x29, x30, [sp, #32]
  416f18:	add	x29, sp, #0x20
  416f1c:	mov	w2, #0x180                 	// #384
  416f20:	stur	x0, [x29, #-8]
  416f24:	str	x1, [sp, #16]
  416f28:	ldr	x8, [sp, #16]
  416f2c:	str	x8, [sp, #8]
  416f30:	ldur	x0, [x29, #-8]
  416f34:	ldr	x8, [sp, #8]
  416f38:	ldr	w9, [x8]
  416f3c:	and	w9, w9, #0xfffffffc
  416f40:	orr	w9, w9, #0x2
  416f44:	orr	w9, w9, #0x40
  416f48:	orr	w1, w9, #0x80
  416f4c:	bl	402e70 <open@plt>
  416f50:	ldp	x29, x30, [sp, #32]
  416f54:	add	sp, sp, #0x30
  416f58:	ret
  416f5c:	sub	sp, sp, #0x20
  416f60:	stp	x29, x30, [sp, #16]
  416f64:	add	x29, sp, #0x10
  416f68:	mov	w8, #0x1c0                 	// #448
  416f6c:	str	x0, [sp, #8]
  416f70:	str	x1, [sp]
  416f74:	ldr	x0, [sp, #8]
  416f78:	mov	w1, w8
  416f7c:	bl	403410 <mkdir@plt>
  416f80:	ldp	x29, x30, [sp, #16]
  416f84:	add	sp, sp, #0x20
  416f88:	ret
  416f8c:	sub	sp, sp, #0xa0
  416f90:	stp	x29, x30, [sp, #144]
  416f94:	add	x29, sp, #0x90
  416f98:	mov	x8, sp
  416f9c:	stur	x0, [x29, #-8]
  416fa0:	stur	x1, [x29, #-16]
  416fa4:	ldur	x0, [x29, #-8]
  416fa8:	mov	x1, x8
  416fac:	bl	41dc88 <__fxstatat@plt+0x1a818>
  416fb0:	cbz	w0, 416fc4 <__fxstatat@plt+0x13b54>
  416fb4:	bl	403380 <__errno_location@plt>
  416fb8:	ldr	w8, [x0]
  416fbc:	cmp	w8, #0x4b
  416fc0:	b.ne	416fd0 <__fxstatat@plt+0x13b60>  // b.any
  416fc4:	bl	403380 <__errno_location@plt>
  416fc8:	mov	w8, #0x11                  	// #17
  416fcc:	str	w8, [x0]
  416fd0:	bl	403380 <__errno_location@plt>
  416fd4:	ldr	w8, [x0]
  416fd8:	mov	w9, #0xffffffff            	// #-1
  416fdc:	mov	w10, wzr
  416fe0:	cmp	w8, #0x2
  416fe4:	csel	w0, w10, w9, eq  // eq = none
  416fe8:	ldp	x29, x30, [sp, #144]
  416fec:	add	sp, sp, #0xa0
  416ff0:	ret
  416ff4:	sub	sp, sp, #0x30
  416ff8:	stp	x29, x30, [sp, #32]
  416ffc:	add	x29, sp, #0x20
  417000:	mov	x4, #0x6                   	// #6
  417004:	stur	x0, [x29, #-8]
  417008:	stur	w1, [x29, #-12]
  41700c:	str	w2, [sp, #16]
  417010:	str	w3, [sp, #12]
  417014:	ldur	x0, [x29, #-8]
  417018:	ldur	w1, [x29, #-12]
  41701c:	ldr	w2, [sp, #16]
  417020:	ldr	w3, [sp, #12]
  417024:	bl	416e4c <__fxstatat@plt+0x139dc>
  417028:	ldp	x29, x30, [sp, #32]
  41702c:	add	sp, sp, #0x30
  417030:	ret
  417034:	sub	sp, sp, #0x30
  417038:	stp	x29, x30, [sp, #32]
  41703c:	add	x29, sp, #0x20
  417040:	mov	x4, #0x6                   	// #6
  417044:	stur	x0, [x29, #-8]
  417048:	stur	w1, [x29, #-12]
  41704c:	str	x2, [sp, #8]
  417050:	str	x3, [sp]
  417054:	ldur	x0, [x29, #-8]
  417058:	ldur	w1, [x29, #-12]
  41705c:	ldr	x2, [sp, #8]
  417060:	ldr	x3, [sp]
  417064:	bl	416be0 <__fxstatat@plt+0x13770>
  417068:	ldp	x29, x30, [sp, #32]
  41706c:	add	sp, sp, #0x30
  417070:	ret
  417074:	sub	sp, sp, #0x20
  417078:	stp	x29, x30, [sp, #16]
  41707c:	add	x29, sp, #0x10
  417080:	mov	w8, wzr
  417084:	stur	w0, [x29, #-4]
  417088:	ldur	w9, [x29, #-4]
  41708c:	cmp	w8, w9
  417090:	cset	w8, gt
  417094:	tbnz	w8, #0, 4170e0 <__fxstatat@plt+0x13c70>
  417098:	ldur	w8, [x29, #-4]
  41709c:	cmp	w8, #0x2
  4170a0:	b.gt	4170e0 <__fxstatat@plt+0x13c70>
  4170a4:	ldur	w0, [x29, #-4]
  4170a8:	bl	41cd24 <__fxstatat@plt+0x198b4>
  4170ac:	str	w0, [sp, #8]
  4170b0:	bl	403380 <__errno_location@plt>
  4170b4:	ldr	w8, [x0]
  4170b8:	str	w8, [sp, #4]
  4170bc:	ldur	w0, [x29, #-4]
  4170c0:	bl	402fc0 <close@plt>
  4170c4:	ldr	w8, [sp, #4]
  4170c8:	str	w8, [sp]
  4170cc:	bl	403380 <__errno_location@plt>
  4170d0:	ldr	w8, [sp]
  4170d4:	str	w8, [x0]
  4170d8:	ldr	w9, [sp, #8]
  4170dc:	stur	w9, [x29, #-4]
  4170e0:	ldur	w0, [x29, #-4]
  4170e4:	ldp	x29, x30, [sp, #16]
  4170e8:	add	sp, sp, #0x20
  4170ec:	ret
  4170f0:	sub	sp, sp, #0x30
  4170f4:	stp	x29, x30, [sp, #32]
  4170f8:	add	x29, sp, #0x20
  4170fc:	mov	w8, #0xffffff9c            	// #-100
  417100:	stur	x0, [x29, #-8]
  417104:	str	x1, [sp, #16]
  417108:	str	x2, [sp, #8]
  41710c:	str	w3, [sp, #4]
  417110:	ldur	x1, [x29, #-8]
  417114:	ldr	x2, [sp, #16]
  417118:	ldr	x3, [sp, #8]
  41711c:	ldr	w4, [sp, #4]
  417120:	mov	w0, w8
  417124:	bl	417134 <__fxstatat@plt+0x13cc4>
  417128:	ldp	x29, x30, [sp, #32]
  41712c:	add	sp, sp, #0x30
  417130:	ret
  417134:	sub	sp, sp, #0x1c0
  417138:	stp	x29, x30, [sp, #416]
  41713c:	str	x28, [sp, #432]
  417140:	add	x29, sp, #0x1a0
  417144:	sub	x8, x29, #0xb8
  417148:	adrp	x9, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  41714c:	add	x9, x9, #0xb08
  417150:	adrp	x10, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  417154:	add	x10, x10, #0xb10
  417158:	stur	w0, [x29, #-8]
  41715c:	str	x1, [x8, #168]
  417160:	str	x2, [x8, #160]
  417164:	str	x3, [x8, #152]
  417168:	stur	w4, [x29, #-36]
  41716c:	ldr	x11, [x8, #160]
  417170:	ldr	x11, [x11, #88]
  417174:	str	x11, [x8, #136]
  417178:	ldr	x11, [x8, #152]
  41717c:	ldr	x11, [x11, #88]
  417180:	str	x11, [x8, #128]
  417184:	ldr	x0, [x8, #160]
  417188:	str	x8, [sp, #72]
  41718c:	str	x9, [sp, #64]
  417190:	str	x10, [sp, #56]
  417194:	bl	416a94 <__fxstatat@plt+0x13624>
  417198:	stur	w0, [x29, #-60]
  41719c:	ldr	x8, [sp, #72]
  4171a0:	ldr	x0, [x8, #152]
  4171a4:	bl	416a94 <__fxstatat@plt+0x13624>
  4171a8:	stur	w0, [x29, #-64]
  4171ac:	ldur	w12, [x29, #-36]
  4171b0:	and	w12, w12, #0x1
  4171b4:	cbz	w12, 417918 <__fxstatat@plt+0x144a8>
  4171b8:	mov	x8, xzr
  4171bc:	ldr	x9, [sp, #72]
  4171c0:	str	x8, [x9, #112]
  4171c4:	ldr	x8, [x9, #136]
  4171c8:	ldr	x10, [x9, #128]
  4171cc:	cmp	x8, x10
  4171d0:	b.ne	4171ec <__fxstatat@plt+0x13d7c>  // b.any
  4171d4:	ldur	w8, [x29, #-60]
  4171d8:	ldur	w9, [x29, #-64]
  4171dc:	cmp	w8, w9
  4171e0:	b.ne	4171ec <__fxstatat@plt+0x13d7c>  // b.any
  4171e4:	stur	wzr, [x29, #-4]
  4171e8:	b	4179a4 <__fxstatat@plt+0x14534>
  4171ec:	ldr	x8, [sp, #72]
  4171f0:	ldr	x9, [x8, #136]
  4171f4:	ldr	x10, [x8, #128]
  4171f8:	subs	x10, x10, #0x2
  4171fc:	cmp	x9, x10
  417200:	b.gt	417210 <__fxstatat@plt+0x13da0>
  417204:	mov	w8, #0xffffffff            	// #-1
  417208:	stur	w8, [x29, #-4]
  41720c:	b	4179a4 <__fxstatat@plt+0x14534>
  417210:	ldr	x8, [sp, #72]
  417214:	ldr	x9, [x8, #128]
  417218:	ldr	x10, [x8, #136]
  41721c:	subs	x10, x10, #0x2
  417220:	cmp	x9, x10
  417224:	b.gt	417234 <__fxstatat@plt+0x13dc4>
  417228:	mov	w8, #0x1                   	// #1
  41722c:	stur	w8, [x29, #-4]
  417230:	b	4179a4 <__fxstatat@plt+0x14534>
  417234:	ldr	x8, [sp, #64]
  417238:	ldr	x9, [x8]
  41723c:	cbnz	x9, 417270 <__fxstatat@plt+0x13e00>
  417240:	mov	x0, #0x10                  	// #16
  417244:	mov	x8, xzr
  417248:	mov	x1, x8
  41724c:	adrp	x2, 417000 <__fxstatat@plt+0x13b90>
  417250:	add	x2, x2, #0x9b8
  417254:	adrp	x3, 417000 <__fxstatat@plt+0x13b90>
  417258:	add	x3, x3, #0x9ec
  41725c:	adrp	x4, 403000 <write@plt>
  417260:	add	x4, x4, #0x140
  417264:	bl	410760 <__fxstatat@plt+0xd2f0>
  417268:	ldr	x8, [sp, #64]
  41726c:	str	x0, [x8]
  417270:	ldr	x8, [sp, #64]
  417274:	ldr	x9, [x8]
  417278:	cbz	x9, 417328 <__fxstatat@plt+0x13eb8>
  41727c:	ldr	x8, [sp, #56]
  417280:	ldr	x9, [x8]
  417284:	cbnz	x9, 4172c4 <__fxstatat@plt+0x13e54>
  417288:	mov	x0, #0x10                  	// #16
  41728c:	bl	402e40 <malloc@plt>
  417290:	ldr	x8, [sp, #56]
  417294:	str	x0, [x8]
  417298:	ldr	x9, [x8]
  41729c:	cbnz	x9, 4172a4 <__fxstatat@plt+0x13e34>
  4172a0:	b	417328 <__fxstatat@plt+0x13eb8>
  4172a4:	ldr	x8, [sp, #56]
  4172a8:	ldr	x9, [x8]
  4172ac:	mov	w10, #0x9400                	// #37888
  4172b0:	movk	w10, #0x7735, lsl #16
  4172b4:	str	w10, [x9, #8]
  4172b8:	ldr	x9, [x8]
  4172bc:	mov	w10, #0x0                   	// #0
  4172c0:	strb	w10, [x9, #12]
  4172c4:	ldr	x8, [sp, #72]
  4172c8:	ldr	x9, [x8, #160]
  4172cc:	ldr	x9, [x9]
  4172d0:	ldr	x10, [sp, #56]
  4172d4:	ldr	x11, [x10]
  4172d8:	str	x9, [x11]
  4172dc:	ldr	x9, [sp, #64]
  4172e0:	ldr	x0, [x9]
  4172e4:	ldr	x1, [x10]
  4172e8:	bl	41162c <__fxstatat@plt+0xe1bc>
  4172ec:	ldr	x8, [sp, #72]
  4172f0:	str	x0, [x8, #112]
  4172f4:	ldr	x9, [x8, #112]
  4172f8:	cbnz	x9, 417300 <__fxstatat@plt+0x13e90>
  4172fc:	b	417328 <__fxstatat@plt+0x13eb8>
  417300:	ldr	x8, [sp, #72]
  417304:	ldr	x9, [x8, #112]
  417308:	ldr	x10, [sp, #56]
  41730c:	ldr	x11, [x10]
  417310:	cmp	x9, x11
  417314:	b.ne	417324 <__fxstatat@plt+0x13eb4>  // b.any
  417318:	mov	x8, xzr
  41731c:	ldr	x9, [sp, #56]
  417320:	str	x8, [x9]
  417324:	b	417390 <__fxstatat@plt+0x13f20>
  417328:	ldr	x8, [sp, #64]
  41732c:	ldr	x9, [x8]
  417330:	cbz	x9, 41735c <__fxstatat@plt+0x13eec>
  417334:	ldr	x8, [sp, #72]
  417338:	ldr	x9, [x8, #160]
  41733c:	ldr	x9, [x9]
  417340:	sub	x1, x29, #0x58
  417344:	str	x9, [x8, #96]
  417348:	ldr	x9, [sp, #64]
  41734c:	ldr	x0, [x9]
  417350:	bl	4102d0 <__fxstatat@plt+0xce60>
  417354:	ldr	x8, [sp, #72]
  417358:	str	x0, [x8, #112]
  41735c:	ldr	x8, [sp, #72]
  417360:	ldr	x9, [x8, #112]
  417364:	cbnz	x9, 417390 <__fxstatat@plt+0x13f20>
  417368:	sub	x8, x29, #0x58
  41736c:	ldr	x9, [sp, #72]
  417370:	str	x8, [x9, #112]
  417374:	ldr	x8, [x9, #112]
  417378:	mov	w10, #0x9400                	// #37888
  41737c:	movk	w10, #0x7735, lsl #16
  417380:	str	w10, [x8, #8]
  417384:	ldr	x8, [x9, #112]
  417388:	mov	w10, #0x0                   	// #0
  41738c:	strb	w10, [x8, #12]
  417390:	ldr	x8, [sp, #72]
  417394:	ldr	x9, [x8, #112]
  417398:	ldr	w10, [x9, #8]
  41739c:	stur	w10, [x29, #-92]
  4173a0:	ldr	x9, [x8, #112]
  4173a4:	ldrb	w10, [x9, #12]
  4173a8:	tbnz	w10, #0, 4178c0 <__fxstatat@plt+0x14450>
  4173ac:	ldr	x8, [sp, #72]
  4173b0:	ldr	x9, [x8, #160]
  4173b4:	ldr	x9, [x9, #72]
  4173b8:	str	x9, [x8, #80]
  4173bc:	ldr	x9, [x8, #160]
  4173c0:	ldr	x9, [x9, #104]
  4173c4:	str	x9, [x8, #72]
  4173c8:	ldr	x9, [x8, #136]
  4173cc:	str	x9, [x8, #64]
  4173d0:	ldr	x0, [x8, #160]
  4173d4:	bl	416a64 <__fxstatat@plt+0x135f4>
  4173d8:	stur	w0, [x29, #-124]
  4173dc:	ldr	x8, [sp, #72]
  4173e0:	ldr	x0, [x8, #160]
  4173e4:	bl	416a7c <__fxstatat@plt+0x1360c>
  4173e8:	stur	w0, [x29, #-128]
  4173ec:	ldur	w10, [x29, #-60]
  4173f0:	stur	w10, [x29, #-132]
  4173f4:	ldr	x8, [sp, #72]
  4173f8:	ldr	x9, [x8, #80]
  4173fc:	ldr	x11, [x8, #72]
  417400:	orr	x9, x9, x11
  417404:	ldr	x11, [x8, #64]
  417408:	orr	x9, x9, x11
  41740c:	tst	x9, #0x1
  417410:	cset	w10, ne  // ne = any
  417414:	and	w10, w10, #0x1
  417418:	sturb	w10, [x29, #-133]
  41741c:	ldur	w10, [x29, #-124]
  417420:	stur	w10, [x29, #-140]
  417424:	ldur	w10, [x29, #-128]
  417428:	stur	w10, [x29, #-144]
  41742c:	ldur	w10, [x29, #-132]
  417430:	stur	w10, [x29, #-148]
  417434:	mov	w10, #0x1                   	// #1
  417438:	stur	w10, [x29, #-152]
  41743c:	ldur	w10, [x29, #-152]
  417440:	mov	w12, #0xa                   	// #10
  417444:	mul	w10, w10, w12
  417448:	stur	w10, [x29, #-152]
  41744c:	ldur	w10, [x29, #-140]
  417450:	ldur	w12, [x29, #-152]
  417454:	sdiv	w13, w10, w12
  417458:	mul	w12, w13, w12
  41745c:	subs	w10, w10, w12
  417460:	ldur	w12, [x29, #-144]
  417464:	ldur	w13, [x29, #-152]
  417468:	sdiv	w14, w12, w13
  41746c:	mul	w13, w14, w13
  417470:	subs	w12, w12, w13
  417474:	orr	w10, w10, w12
  417478:	ldur	w12, [x29, #-148]
  41747c:	ldur	w13, [x29, #-152]
  417480:	sdiv	w14, w12, w13
  417484:	mul	w13, w14, w13
  417488:	subs	w12, w12, w13
  41748c:	orr	w10, w10, w12
  417490:	cbz	w10, 4174a0 <__fxstatat@plt+0x14030>
  417494:	mov	w8, #0x1                   	// #1
  417498:	stur	w8, [x29, #-92]
  41749c:	b	4175b4 <__fxstatat@plt+0x14144>
  4174a0:	ldur	w8, [x29, #-152]
  4174a4:	stur	w8, [x29, #-92]
  4174a8:	ldur	w8, [x29, #-152]
  4174ac:	ldur	w9, [x29, #-140]
  4174b0:	sdiv	w8, w9, w8
  4174b4:	stur	w8, [x29, #-140]
  4174b8:	ldur	w8, [x29, #-152]
  4174bc:	ldur	w9, [x29, #-144]
  4174c0:	sdiv	w8, w9, w8
  4174c4:	stur	w8, [x29, #-144]
  4174c8:	ldur	w8, [x29, #-152]
  4174cc:	ldur	w9, [x29, #-148]
  4174d0:	sdiv	w8, w9, w8
  4174d4:	stur	w8, [x29, #-148]
  4174d8:	ldur	w8, [x29, #-92]
  4174dc:	ldr	x9, [sp, #72]
  4174e0:	ldr	x10, [x9, #112]
  4174e4:	ldr	w11, [x10, #8]
  4174e8:	mov	w12, #0x0                   	// #0
  4174ec:	cmp	w8, w11
  4174f0:	str	w12, [sp, #52]
  4174f4:	b.ge	417540 <__fxstatat@plt+0x140d0>  // b.tcont
  4174f8:	ldur	w8, [x29, #-140]
  4174fc:	mov	w9, #0xa                   	// #10
  417500:	sdiv	w10, w8, w9
  417504:	mul	w10, w10, w9
  417508:	subs	w8, w8, w10
  41750c:	ldur	w10, [x29, #-144]
  417510:	sdiv	w11, w10, w9
  417514:	mul	w11, w11, w9
  417518:	subs	w10, w10, w11
  41751c:	orr	w8, w8, w10
  417520:	ldur	w10, [x29, #-148]
  417524:	sdiv	w11, w10, w9
  417528:	mul	w9, w11, w9
  41752c:	subs	w9, w10, w9
  417530:	orr	w8, w8, w9
  417534:	cmp	w8, #0x0
  417538:	cset	w8, eq  // eq = none
  41753c:	str	w8, [sp, #52]
  417540:	ldr	w8, [sp, #52]
  417544:	tbnz	w8, #0, 41754c <__fxstatat@plt+0x140dc>
  417548:	b	4175b4 <__fxstatat@plt+0x14144>
  41754c:	ldur	w8, [x29, #-92]
  417550:	mov	w9, #0xca00                	// #51712
  417554:	movk	w9, #0x3b9a, lsl #16
  417558:	cmp	w8, w9
  41755c:	b.ne	41757c <__fxstatat@plt+0x1410c>  // b.any
  417560:	ldurb	w8, [x29, #-133]
  417564:	tbnz	w8, #0, 417578 <__fxstatat@plt+0x14108>
  417568:	ldur	w8, [x29, #-92]
  41756c:	mov	w9, #0x2                   	// #2
  417570:	mul	w8, w8, w9
  417574:	stur	w8, [x29, #-92]
  417578:	b	4175b4 <__fxstatat@plt+0x14144>
  41757c:	ldur	w8, [x29, #-92]
  417580:	mov	w9, #0xa                   	// #10
  417584:	mul	w8, w8, w9
  417588:	stur	w8, [x29, #-92]
  41758c:	ldur	w8, [x29, #-140]
  417590:	sdiv	w8, w8, w9
  417594:	stur	w8, [x29, #-140]
  417598:	ldur	w8, [x29, #-144]
  41759c:	sdiv	w8, w8, w9
  4175a0:	stur	w8, [x29, #-144]
  4175a4:	ldur	w8, [x29, #-148]
  4175a8:	sdiv	w8, w8, w9
  4175ac:	stur	w8, [x29, #-148]
  4175b0:	b	4174d8 <__fxstatat@plt+0x14068>
  4175b4:	ldur	w8, [x29, #-92]
  4175b8:	ldr	x9, [sp, #72]
  4175bc:	ldr	x10, [x9, #112]
  4175c0:	str	w8, [x10, #8]
  4175c4:	ldur	w8, [x29, #-92]
  4175c8:	mov	w11, #0x1                   	// #1
  4175cc:	cmp	w11, w8
  4175d0:	b.ge	4178a4 <__fxstatat@plt+0x14434>  // b.tcont
  4175d4:	ldur	w8, [x29, #-64]
  4175d8:	mov	w9, #0x1                   	// #1
  4175dc:	sdiv	w10, w8, w9
  4175e0:	mul	w10, w10, w9
  4175e4:	subs	w8, w8, w10
  4175e8:	ldur	w10, [x29, #-64]
  4175ec:	subs	w8, w10, w8
  4175f0:	stur	w8, [x29, #-64]
  4175f4:	ldr	x11, [sp, #72]
  4175f8:	ldr	x12, [x11, #128]
  4175fc:	ldur	w8, [x29, #-92]
  417600:	mov	w10, #0x9400                	// #37888
  417604:	movk	w10, #0x7735, lsl #16
  417608:	mov	w13, wzr
  41760c:	cmp	w8, w10
  417610:	csel	w8, w9, w13, eq  // eq = none
  417614:	mvn	w8, w8
  417618:	mov	w0, w8
  41761c:	sxtw	x14, w0
  417620:	and	x12, x12, x14
  417624:	str	x12, [sp, #96]
  417628:	ldr	x12, [x11, #128]
  41762c:	ldr	x14, [x11, #136]
  417630:	cmp	x12, x14
  417634:	b.lt	41765c <__fxstatat@plt+0x141ec>  // b.tstop
  417638:	ldr	x8, [sp, #72]
  41763c:	ldr	x9, [x8, #128]
  417640:	ldr	x10, [x8, #136]
  417644:	cmp	x9, x10
  417648:	b.ne	417668 <__fxstatat@plt+0x141f8>  // b.any
  41764c:	ldur	w8, [x29, #-64]
  417650:	ldur	w9, [x29, #-60]
  417654:	cmp	w8, w9
  417658:	b.gt	417668 <__fxstatat@plt+0x141f8>
  41765c:	mov	w8, #0x1                   	// #1
  417660:	stur	w8, [x29, #-4]
  417664:	b	4179a4 <__fxstatat@plt+0x14534>
  417668:	ldr	x8, [sp, #72]
  41766c:	ldr	x9, [x8, #136]
  417670:	ldr	x10, [sp, #96]
  417674:	cmp	x9, x10
  417678:	b.lt	4176b8 <__fxstatat@plt+0x14248>  // b.tstop
  41767c:	ldr	x8, [sp, #72]
  417680:	ldr	x9, [x8, #136]
  417684:	ldr	x10, [sp, #96]
  417688:	cmp	x9, x10
  41768c:	b.ne	4176c4 <__fxstatat@plt+0x14254>  // b.any
  417690:	ldur	w8, [x29, #-60]
  417694:	ldur	w9, [x29, #-64]
  417698:	ldur	w10, [x29, #-64]
  41769c:	ldur	w11, [x29, #-92]
  4176a0:	sdiv	w12, w10, w11
  4176a4:	mul	w11, w12, w11
  4176a8:	subs	w10, w10, w11
  4176ac:	subs	w9, w9, w10
  4176b0:	cmp	w8, w9
  4176b4:	b.ge	4176c4 <__fxstatat@plt+0x14254>  // b.tcont
  4176b8:	mov	w8, #0xffffffff            	// #-1
  4176bc:	stur	w8, [x29, #-4]
  4176c0:	b	4179a4 <__fxstatat@plt+0x14534>
  4176c4:	ldr	x8, [sp, #72]
  4176c8:	ldr	x9, [x8, #80]
  4176cc:	sub	x2, x29, #0xb8
  4176d0:	str	x9, [x8]
  4176d4:	ldursw	x9, [x29, #-124]
  4176d8:	str	x9, [x8, #8]
  4176dc:	ldr	x9, [x8, #64]
  4176e0:	ldur	w10, [x29, #-92]
  4176e4:	mov	w11, #0x9400                	// #37888
  4176e8:	movk	w11, #0x7735, lsl #16
  4176ec:	cmp	w10, w11
  4176f0:	cset	w10, eq  // eq = none
  4176f4:	and	w10, w10, #0x1
  4176f8:	mov	w0, w10
  4176fc:	sxtw	x12, w0
  417700:	orr	x9, x9, x12
  417704:	str	x9, [x8, #16]
  417708:	ldur	w10, [x29, #-132]
  41770c:	ldur	w11, [x29, #-92]
  417710:	mov	w13, #0x9                   	// #9
  417714:	sdiv	w11, w11, w13
  417718:	add	w10, w10, w11
  41771c:	mov	w0, w10
  417720:	sxtw	x9, w0
  417724:	str	x9, [x8, #24]
  417728:	ldur	w0, [x29, #-8]
  41772c:	ldr	x1, [x8, #168]
  417730:	mov	w3, #0x100                 	// #256
  417734:	bl	4031e0 <utimensat@plt>
  417738:	cbz	w0, 417748 <__fxstatat@plt+0x142d8>
  41773c:	mov	w8, #0xfffffffe            	// #-2
  417740:	stur	w8, [x29, #-4]
  417744:	b	4179a4 <__fxstatat@plt+0x14534>
  417748:	ldur	w0, [x29, #-8]
  41774c:	ldr	x8, [sp, #72]
  417750:	ldr	x1, [x8, #168]
  417754:	add	x9, sp, #0x68
  417758:	mov	x2, x9
  41775c:	mov	w3, #0x100                 	// #256
  417760:	str	x9, [sp, #40]
  417764:	bl	41dc98 <__fxstatat@plt+0x1a828>
  417768:	str	w0, [sp, #92]
  41776c:	ldrsw	x8, [sp, #92]
  417770:	ldr	x9, [sp, #192]
  417774:	ldr	x10, [sp, #72]
  417778:	ldr	x11, [x10, #64]
  41777c:	eor	x9, x9, x11
  417780:	orr	x8, x8, x9
  417784:	ldr	x0, [sp, #40]
  417788:	str	x8, [sp, #32]
  41778c:	bl	416a94 <__fxstatat@plt+0x13624>
  417790:	ldursw	x8, [x29, #-132]
  417794:	eor	x8, x0, x8
  417798:	ldr	x9, [sp, #32]
  41779c:	orr	x8, x9, x8
  4177a0:	cbz	x8, 4177cc <__fxstatat@plt+0x1435c>
  4177a4:	ldr	x8, [sp, #72]
  4177a8:	ldr	x9, [x8, #64]
  4177ac:	sub	x2, x29, #0xb8
  4177b0:	str	x9, [x8, #16]
  4177b4:	ldursw	x9, [x29, #-132]
  4177b8:	str	x9, [x8, #24]
  4177bc:	ldur	w0, [x29, #-8]
  4177c0:	ldr	x1, [x8, #168]
  4177c4:	mov	w3, #0x100                 	// #256
  4177c8:	bl	4031e0 <utimensat@plt>
  4177cc:	ldr	w8, [sp, #92]
  4177d0:	cbz	w8, 4177e0 <__fxstatat@plt+0x14370>
  4177d4:	mov	w8, #0xfffffffe            	// #-2
  4177d8:	stur	w8, [x29, #-4]
  4177dc:	b	4179a4 <__fxstatat@plt+0x14534>
  4177e0:	ldur	w8, [x29, #-92]
  4177e4:	str	w8, [sp, #88]
  4177e8:	add	x0, sp, #0x68
  4177ec:	ldr	x9, [sp, #192]
  4177f0:	and	x9, x9, #0x1
  4177f4:	mov	x10, #0xca00                	// #51712
  4177f8:	movk	x10, #0x3b9a, lsl #16
  4177fc:	mul	x9, x10, x9
  417800:	str	x9, [sp, #24]
  417804:	bl	416a94 <__fxstatat@plt+0x13624>
  417808:	ldr	x9, [sp, #24]
  41780c:	add	x10, x9, x0
  417810:	str	w10, [sp, #84]
  417814:	mov	w8, #0x1                   	// #1
  417818:	stur	w8, [x29, #-92]
  41781c:	ldur	w8, [x29, #-92]
  417820:	ldr	w10, [sp, #84]
  417824:	sdiv	w8, w10, w8
  417828:	str	w8, [sp, #84]
  41782c:	ldr	w8, [sp, #84]
  417830:	mov	w9, #0xa                   	// #10
  417834:	sdiv	w10, w8, w9
  417838:	mul	w9, w10, w9
  41783c:	subs	w8, w8, w9
  417840:	cbnz	w8, 4178a4 <__fxstatat@plt+0x14434>
  417844:	ldur	w8, [x29, #-92]
  417848:	mov	w9, #0xca00                	// #51712
  41784c:	movk	w9, #0x3b9a, lsl #16
  417850:	cmp	w8, w9
  417854:	b.ne	41786c <__fxstatat@plt+0x143fc>  // b.any
  417858:	ldur	w8, [x29, #-92]
  41785c:	mov	w9, #0x2                   	// #2
  417860:	mul	w8, w8, w9
  417864:	stur	w8, [x29, #-92]
  417868:	b	4178a4 <__fxstatat@plt+0x14434>
  41786c:	ldur	w8, [x29, #-92]
  417870:	mov	w9, #0xa                   	// #10
  417874:	mul	w8, w8, w9
  417878:	stur	w8, [x29, #-92]
  41787c:	ldur	w8, [x29, #-92]
  417880:	ldr	w9, [sp, #88]
  417884:	cmp	w8, w9
  417888:	b.ne	417890 <__fxstatat@plt+0x14420>  // b.any
  41788c:	b	4178a4 <__fxstatat@plt+0x14434>
  417890:	ldr	w8, [sp, #84]
  417894:	mov	w9, #0xa                   	// #10
  417898:	sdiv	w8, w8, w9
  41789c:	str	w8, [sp, #84]
  4178a0:	b	41782c <__fxstatat@plt+0x143bc>
  4178a4:	ldur	w8, [x29, #-92]
  4178a8:	ldr	x9, [sp, #72]
  4178ac:	ldr	x10, [x9, #112]
  4178b0:	str	w8, [x10, #8]
  4178b4:	ldr	x10, [x9, #112]
  4178b8:	mov	w8, #0x1                   	// #1
  4178bc:	strb	w8, [x10, #12]
  4178c0:	ldur	w8, [x29, #-92]
  4178c4:	mov	w9, #0x9400                	// #37888
  4178c8:	movk	w9, #0x7735, lsl #16
  4178cc:	mov	w10, wzr
  4178d0:	mov	w11, #0x1                   	// #1
  4178d4:	cmp	w8, w9
  4178d8:	csel	w8, w11, w10, eq  // eq = none
  4178dc:	mvn	w8, w8
  4178e0:	mov	w0, w8
  4178e4:	sxtw	x12, w0
  4178e8:	ldr	x13, [sp, #72]
  4178ec:	ldr	x14, [x13, #128]
  4178f0:	and	x12, x14, x12
  4178f4:	str	x12, [x13, #128]
  4178f8:	ldur	w8, [x29, #-64]
  4178fc:	ldur	w9, [x29, #-92]
  417900:	sdiv	w10, w8, w9
  417904:	mul	w9, w10, w9
  417908:	subs	w8, w8, w9
  41790c:	ldur	w9, [x29, #-64]
  417910:	subs	w8, w9, w8
  417914:	stur	w8, [x29, #-64]
  417918:	ldr	x8, [sp, #72]
  41791c:	ldr	x9, [x8, #136]
  417920:	ldr	x10, [x8, #128]
  417924:	cmp	x9, x10
  417928:	b.ge	417938 <__fxstatat@plt+0x144c8>  // b.tcont
  41792c:	mov	w8, #0xffffffff            	// #-1
  417930:	str	w8, [sp, #20]
  417934:	b	41799c <__fxstatat@plt+0x1452c>
  417938:	ldr	x8, [sp, #72]
  41793c:	ldr	x9, [x8, #136]
  417940:	ldr	x10, [x8, #128]
  417944:	cmp	x9, x10
  417948:	b.le	417958 <__fxstatat@plt+0x144e8>
  41794c:	mov	w8, #0x1                   	// #1
  417950:	str	w8, [sp, #16]
  417954:	b	417994 <__fxstatat@plt+0x14524>
  417958:	ldur	w8, [x29, #-60]
  41795c:	ldur	w9, [x29, #-64]
  417960:	cmp	w8, w9
  417964:	b.ge	417974 <__fxstatat@plt+0x14504>  // b.tcont
  417968:	mov	w8, #0xffffffff            	// #-1
  41796c:	str	w8, [sp, #12]
  417970:	b	41798c <__fxstatat@plt+0x1451c>
  417974:	ldur	w8, [x29, #-60]
  417978:	ldur	w9, [x29, #-64]
  41797c:	cmp	w8, w9
  417980:	cset	w8, gt
  417984:	and	w8, w8, #0x1
  417988:	str	w8, [sp, #12]
  41798c:	ldr	w8, [sp, #12]
  417990:	str	w8, [sp, #16]
  417994:	ldr	w8, [sp, #16]
  417998:	str	w8, [sp, #20]
  41799c:	ldr	w8, [sp, #20]
  4179a0:	stur	w8, [x29, #-4]
  4179a4:	ldur	w0, [x29, #-4]
  4179a8:	ldr	x28, [sp, #432]
  4179ac:	ldp	x29, x30, [sp, #416]
  4179b0:	add	sp, sp, #0x1c0
  4179b4:	ret
  4179b8:	sub	sp, sp, #0x20
  4179bc:	str	x0, [sp, #24]
  4179c0:	str	x1, [sp, #16]
  4179c4:	ldr	x8, [sp, #24]
  4179c8:	str	x8, [sp, #8]
  4179cc:	ldr	x8, [sp, #8]
  4179d0:	ldr	x8, [x8]
  4179d4:	ldr	x9, [sp, #16]
  4179d8:	udiv	x10, x8, x9
  4179dc:	mul	x9, x10, x9
  4179e0:	subs	x0, x8, x9
  4179e4:	add	sp, sp, #0x20
  4179e8:	ret
  4179ec:	sub	sp, sp, #0x20
  4179f0:	str	x0, [sp, #24]
  4179f4:	str	x1, [sp, #16]
  4179f8:	ldr	x8, [sp, #24]
  4179fc:	str	x8, [sp, #8]
  417a00:	ldr	x8, [sp, #16]
  417a04:	str	x8, [sp]
  417a08:	ldr	x8, [sp, #8]
  417a0c:	ldr	x8, [x8]
  417a10:	ldr	x9, [sp]
  417a14:	ldr	x9, [x9]
  417a18:	cmp	x8, x9
  417a1c:	cset	w10, eq  // eq = none
  417a20:	and	w0, w10, #0x1
  417a24:	add	sp, sp, #0x20
  417a28:	ret
  417a2c:	sub	sp, sp, #0x30
  417a30:	stp	x29, x30, [sp, #32]
  417a34:	add	x29, sp, #0x20
  417a38:	mov	w3, #0x100                 	// #256
  417a3c:	stur	w0, [x29, #-4]
  417a40:	str	x1, [sp, #16]
  417a44:	str	x2, [sp, #8]
  417a48:	ldur	w0, [x29, #-4]
  417a4c:	ldr	x1, [sp, #16]
  417a50:	ldr	x2, [sp, #8]
  417a54:	bl	4031e0 <utimensat@plt>
  417a58:	ldp	x29, x30, [sp, #32]
  417a5c:	add	sp, sp, #0x30
  417a60:	ret
  417a64:	sub	sp, sp, #0x1b0
  417a68:	stp	x29, x30, [sp, #400]
  417a6c:	str	x28, [sp, #416]
  417a70:	add	x29, sp, #0x190
  417a74:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  417a78:	add	x8, x8, #0xb18
  417a7c:	stur	w0, [x29, #-8]
  417a80:	stur	x1, [x29, #-16]
  417a84:	stur	x2, [x29, #-24]
  417a88:	ldur	x9, [x29, #-24]
  417a8c:	str	x8, [sp, #40]
  417a90:	cbz	x9, 417aa0 <__fxstatat@plt+0x14630>
  417a94:	sub	x8, x29, #0x40
  417a98:	str	x8, [sp, #32]
  417a9c:	b	417aa8 <__fxstatat@plt+0x14638>
  417aa0:	mov	x8, xzr
  417aa4:	str	x8, [sp, #32]
  417aa8:	ldr	x8, [sp, #32]
  417aac:	stur	x8, [x29, #-72]
  417ab0:	stur	wzr, [x29, #-76]
  417ab4:	ldur	x8, [x29, #-72]
  417ab8:	cbz	x8, 417ae0 <__fxstatat@plt+0x14670>
  417abc:	ldur	x8, [x29, #-24]
  417ac0:	ldr	q0, [x8]
  417ac4:	stur	q0, [x29, #-64]
  417ac8:	ldur	x8, [x29, #-24]
  417acc:	ldr	q0, [x8, #16]
  417ad0:	stur	q0, [x29, #-48]
  417ad4:	ldur	x0, [x29, #-72]
  417ad8:	bl	417fa4 <__fxstatat@plt+0x14b34>
  417adc:	stur	w0, [x29, #-76]
  417ae0:	ldur	w8, [x29, #-76]
  417ae4:	cmp	w8, #0x0
  417ae8:	cset	w8, ge  // ge = tcont
  417aec:	tbnz	w8, #0, 417afc <__fxstatat@plt+0x1468c>
  417af0:	mov	w8, #0xffffffff            	// #-1
  417af4:	stur	w8, [x29, #-4]
  417af8:	b	417f90 <__fxstatat@plt+0x14b20>
  417afc:	ldur	w8, [x29, #-8]
  417b00:	cmp	w8, #0x0
  417b04:	cset	w8, ge  // ge = tcont
  417b08:	tbnz	w8, #0, 417b2c <__fxstatat@plt+0x146bc>
  417b0c:	ldur	x8, [x29, #-16]
  417b10:	cbnz	x8, 417b2c <__fxstatat@plt+0x146bc>
  417b14:	bl	403380 <__errno_location@plt>
  417b18:	mov	w8, #0x9                   	// #9
  417b1c:	str	w8, [x0]
  417b20:	mov	w8, #0xffffffff            	// #-1
  417b24:	stur	w8, [x29, #-4]
  417b28:	b	417f90 <__fxstatat@plt+0x14b20>
  417b2c:	ldr	x8, [sp, #40]
  417b30:	ldr	w9, [x8]
  417b34:	mov	w10, wzr
  417b38:	cmp	w10, w9
  417b3c:	cset	w9, gt
  417b40:	tbnz	w9, #0, 417d04 <__fxstatat@plt+0x14894>
  417b44:	ldur	w8, [x29, #-76]
  417b48:	cmp	w8, #0x2
  417b4c:	b.ne	417c10 <__fxstatat@plt+0x147a0>  // b.any
  417b50:	ldur	w8, [x29, #-8]
  417b54:	cmp	w8, #0x0
  417b58:	cset	w8, ge  // ge = tcont
  417b5c:	tbnz	w8, #0, 417b74 <__fxstatat@plt+0x14704>
  417b60:	ldur	x0, [x29, #-16]
  417b64:	add	x1, sp, #0xc0
  417b68:	bl	41dc68 <__fxstatat@plt+0x1a7f8>
  417b6c:	cbnz	w0, 417b84 <__fxstatat@plt+0x14714>
  417b70:	b	417b90 <__fxstatat@plt+0x14720>
  417b74:	ldur	w0, [x29, #-8]
  417b78:	add	x1, sp, #0xc0
  417b7c:	bl	41dc78 <__fxstatat@plt+0x1a808>
  417b80:	cbz	w0, 417b90 <__fxstatat@plt+0x14720>
  417b84:	mov	w8, #0xffffffff            	// #-1
  417b88:	stur	w8, [x29, #-4]
  417b8c:	b	417f90 <__fxstatat@plt+0x14b20>
  417b90:	ldur	x8, [x29, #-72]
  417b94:	ldr	x8, [x8, #8]
  417b98:	mov	x9, #0x3ffffffe            	// #1073741822
  417b9c:	cmp	x8, x9
  417ba0:	b.ne	417bcc <__fxstatat@plt+0x1475c>  // b.any
  417ba4:	ldur	x8, [x29, #-72]
  417ba8:	add	x0, sp, #0xc0
  417bac:	str	x8, [sp, #24]
  417bb0:	bl	416ac4 <__fxstatat@plt+0x13654>
  417bb4:	str	x0, [sp, #168]
  417bb8:	str	x1, [sp, #176]
  417bbc:	ldur	q0, [sp, #168]
  417bc0:	ldr	x8, [sp, #24]
  417bc4:	str	q0, [x8]
  417bc8:	b	417c04 <__fxstatat@plt+0x14794>
  417bcc:	ldur	x8, [x29, #-72]
  417bd0:	ldr	x8, [x8, #24]
  417bd4:	mov	x9, #0x3ffffffe            	// #1073741822
  417bd8:	cmp	x8, x9
  417bdc:	b.ne	417c04 <__fxstatat@plt+0x14794>  // b.any
  417be0:	ldur	x8, [x29, #-72]
  417be4:	add	x0, sp, #0xc0
  417be8:	str	x8, [sp, #16]
  417bec:	bl	416b0c <__fxstatat@plt+0x1369c>
  417bf0:	str	x0, [sp, #152]
  417bf4:	str	x1, [sp, #160]
  417bf8:	ldur	q0, [sp, #152]
  417bfc:	ldr	x8, [sp, #16]
  417c00:	str	q0, [x8, #16]
  417c04:	ldur	w8, [x29, #-76]
  417c08:	add	w8, w8, #0x1
  417c0c:	stur	w8, [x29, #-76]
  417c10:	ldur	w8, [x29, #-8]
  417c14:	cmp	w8, #0x0
  417c18:	cset	w8, ge  // ge = tcont
  417c1c:	tbnz	w8, #0, 417c90 <__fxstatat@plt+0x14820>
  417c20:	ldur	x1, [x29, #-16]
  417c24:	ldur	x2, [x29, #-72]
  417c28:	mov	w0, #0xffffff9c            	// #-100
  417c2c:	mov	w8, wzr
  417c30:	mov	w3, w8
  417c34:	str	w8, [sp, #12]
  417c38:	bl	4031e0 <utimensat@plt>
  417c3c:	str	w0, [sp, #188]
  417c40:	ldr	w8, [sp, #188]
  417c44:	ldr	w9, [sp, #12]
  417c48:	cmp	w9, w8
  417c4c:	cset	w8, ge  // ge = tcont
  417c50:	tbnz	w8, #0, 417c60 <__fxstatat@plt+0x147f0>
  417c54:	bl	403380 <__errno_location@plt>
  417c58:	mov	w8, #0x26                  	// #38
  417c5c:	str	w8, [x0]
  417c60:	ldr	w8, [sp, #188]
  417c64:	cbz	w8, 417c78 <__fxstatat@plt+0x14808>
  417c68:	bl	403380 <__errno_location@plt>
  417c6c:	ldr	w8, [x0]
  417c70:	cmp	w8, #0x26
  417c74:	b.eq	417c90 <__fxstatat@plt+0x14820>  // b.none
  417c78:	mov	w8, #0x1                   	// #1
  417c7c:	ldr	x9, [sp, #40]
  417c80:	str	w8, [x9]
  417c84:	ldr	w8, [sp, #188]
  417c88:	stur	w8, [x29, #-4]
  417c8c:	b	417f90 <__fxstatat@plt+0x14b20>
  417c90:	ldur	w8, [x29, #-8]
  417c94:	mov	w9, wzr
  417c98:	cmp	w9, w8
  417c9c:	cset	w8, gt
  417ca0:	tbnz	w8, #0, 417d04 <__fxstatat@plt+0x14894>
  417ca4:	ldur	w0, [x29, #-8]
  417ca8:	ldur	x1, [x29, #-72]
  417cac:	bl	402e90 <futimens@plt>
  417cb0:	str	w0, [sp, #188]
  417cb4:	ldr	w8, [sp, #188]
  417cb8:	mov	w9, wzr
  417cbc:	cmp	w9, w8
  417cc0:	cset	w8, ge  // ge = tcont
  417cc4:	tbnz	w8, #0, 417cd4 <__fxstatat@plt+0x14864>
  417cc8:	bl	403380 <__errno_location@plt>
  417ccc:	mov	w8, #0x26                  	// #38
  417cd0:	str	w8, [x0]
  417cd4:	ldr	w8, [sp, #188]
  417cd8:	cbz	w8, 417cec <__fxstatat@plt+0x1487c>
  417cdc:	bl	403380 <__errno_location@plt>
  417ce0:	ldr	w8, [x0]
  417ce4:	cmp	w8, #0x26
  417ce8:	b.eq	417d04 <__fxstatat@plt+0x14894>  // b.none
  417cec:	mov	w8, #0x1                   	// #1
  417cf0:	ldr	x9, [sp, #40]
  417cf4:	str	w8, [x9]
  417cf8:	ldr	w8, [sp, #188]
  417cfc:	stur	w8, [x29, #-4]
  417d00:	b	417f90 <__fxstatat@plt+0x14b20>
  417d04:	mov	w8, #0xffffffff            	// #-1
  417d08:	ldr	x9, [sp, #40]
  417d0c:	str	w8, [x9]
  417d10:	adrp	x10, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  417d14:	add	x10, x10, #0xb1c
  417d18:	str	w8, [x10]
  417d1c:	ldur	w8, [x29, #-76]
  417d20:	cbz	w8, 417d94 <__fxstatat@plt+0x14924>
  417d24:	ldur	w8, [x29, #-76]
  417d28:	cmp	w8, #0x3
  417d2c:	b.eq	417d70 <__fxstatat@plt+0x14900>  // b.none
  417d30:	ldur	w8, [x29, #-8]
  417d34:	cmp	w8, #0x0
  417d38:	cset	w8, ge  // ge = tcont
  417d3c:	tbnz	w8, #0, 417d54 <__fxstatat@plt+0x148e4>
  417d40:	ldur	x0, [x29, #-16]
  417d44:	add	x1, sp, #0xc0
  417d48:	bl	41dc68 <__fxstatat@plt+0x1a7f8>
  417d4c:	cbnz	w0, 417d64 <__fxstatat@plt+0x148f4>
  417d50:	b	417d70 <__fxstatat@plt+0x14900>
  417d54:	ldur	w0, [x29, #-8]
  417d58:	add	x1, sp, #0xc0
  417d5c:	bl	41dc78 <__fxstatat@plt+0x1a808>
  417d60:	cbz	w0, 417d70 <__fxstatat@plt+0x14900>
  417d64:	mov	w8, #0xffffffff            	// #-1
  417d68:	stur	w8, [x29, #-4]
  417d6c:	b	417f90 <__fxstatat@plt+0x14b20>
  417d70:	ldur	x8, [x29, #-72]
  417d74:	cbz	x8, 417d94 <__fxstatat@plt+0x14924>
  417d78:	add	x0, sp, #0xc0
  417d7c:	sub	x1, x29, #0x48
  417d80:	bl	418160 <__fxstatat@plt+0x14cf0>
  417d84:	tbnz	w0, #0, 417d8c <__fxstatat@plt+0x1491c>
  417d88:	b	417d94 <__fxstatat@plt+0x14924>
  417d8c:	stur	wzr, [x29, #-4]
  417d90:	b	417f90 <__fxstatat@plt+0x14b20>
  417d94:	ldur	x8, [x29, #-72]
  417d98:	cbz	x8, 417de4 <__fxstatat@plt+0x14974>
  417d9c:	ldur	x8, [x29, #-72]
  417da0:	ldr	x8, [x8]
  417da4:	add	x9, sp, #0x78
  417da8:	str	x8, [sp, #120]
  417dac:	ldur	x8, [x29, #-72]
  417db0:	ldr	x8, [x8, #8]
  417db4:	mov	x10, #0x3e8                 	// #1000
  417db8:	sdiv	x8, x8, x10
  417dbc:	str	x8, [sp, #128]
  417dc0:	ldur	x8, [x29, #-72]
  417dc4:	ldr	x8, [x8, #16]
  417dc8:	str	x8, [sp, #136]
  417dcc:	ldur	x8, [x29, #-72]
  417dd0:	ldr	x8, [x8, #24]
  417dd4:	sdiv	x8, x8, x10
  417dd8:	str	x8, [sp, #144]
  417ddc:	str	x9, [sp, #112]
  417de0:	b	417dec <__fxstatat@plt+0x1497c>
  417de4:	mov	x8, xzr
  417de8:	str	x8, [sp, #112]
  417dec:	ldur	w8, [x29, #-8]
  417df0:	cmp	w8, #0x0
  417df4:	cset	w8, ge  // ge = tcont
  417df8:	tbnz	w8, #0, 417e14 <__fxstatat@plt+0x149a4>
  417dfc:	ldur	x1, [x29, #-16]
  417e00:	ldr	x2, [sp, #112]
  417e04:	mov	w0, #0xffffff9c            	// #-100
  417e08:	bl	402e50 <futimesat@plt>
  417e0c:	stur	w0, [x29, #-4]
  417e10:	b	417f90 <__fxstatat@plt+0x14b20>
  417e14:	ldur	w0, [x29, #-8]
  417e18:	ldr	x2, [sp, #112]
  417e1c:	mov	x8, xzr
  417e20:	mov	x1, x8
  417e24:	bl	402e50 <futimesat@plt>
  417e28:	cbnz	w0, 417f6c <__fxstatat@plt+0x14afc>
  417e2c:	ldr	x8, [sp, #112]
  417e30:	cbz	x8, 417f64 <__fxstatat@plt+0x14af4>
  417e34:	ldr	x8, [sp, #112]
  417e38:	ldr	x8, [x8, #8]
  417e3c:	mov	x9, #0xa120                	// #41248
  417e40:	movk	x9, #0x7, lsl #16
  417e44:	cmp	x9, x8
  417e48:	cset	w10, le
  417e4c:	mov	w11, #0x1                   	// #1
  417e50:	and	w10, w10, w11
  417e54:	strb	w10, [sp, #111]
  417e58:	ldr	x8, [sp, #112]
  417e5c:	ldr	x8, [x8, #24]
  417e60:	cmp	x9, x8
  417e64:	cset	w10, le
  417e68:	and	w10, w10, w11
  417e6c:	strb	w10, [sp, #110]
  417e70:	ldrb	w10, [sp, #111]
  417e74:	and	w10, w10, #0x1
  417e78:	ldrb	w11, [sp, #110]
  417e7c:	and	w11, w11, #0x1
  417e80:	orr	w10, w10, w11
  417e84:	cbz	w10, 417f64 <__fxstatat@plt+0x14af4>
  417e88:	ldur	w0, [x29, #-8]
  417e8c:	add	x1, sp, #0xc0
  417e90:	bl	41dc78 <__fxstatat@plt+0x1a808>
  417e94:	cbnz	w0, 417f64 <__fxstatat@plt+0x14af4>
  417e98:	ldr	x8, [sp, #264]
  417e9c:	ldr	x9, [sp, #112]
  417ea0:	ldr	x9, [x9]
  417ea4:	subs	x8, x8, x9
  417ea8:	str	x8, [sp, #96]
  417eac:	ldr	x8, [sp, #280]
  417eb0:	ldr	x9, [sp, #112]
  417eb4:	ldr	x9, [x9, #16]
  417eb8:	subs	x8, x8, x9
  417ebc:	str	x8, [sp, #88]
  417ec0:	mov	x8, xzr
  417ec4:	str	x8, [sp, #80]
  417ec8:	ldr	x8, [sp, #112]
  417ecc:	ldr	q0, [x8]
  417ed0:	str	q0, [sp, #48]
  417ed4:	ldr	x8, [sp, #112]
  417ed8:	ldr	q0, [x8, #16]
  417edc:	str	q0, [sp, #64]
  417ee0:	ldrb	w10, [sp, #111]
  417ee4:	tbnz	w10, #0, 417eec <__fxstatat@plt+0x14a7c>
  417ee8:	b	417f14 <__fxstatat@plt+0x14aa4>
  417eec:	ldr	x8, [sp, #96]
  417ef0:	cmp	x8, #0x1
  417ef4:	b.ne	417f14 <__fxstatat@plt+0x14aa4>  // b.any
  417ef8:	add	x0, sp, #0xc0
  417efc:	bl	416a64 <__fxstatat@plt+0x135f4>
  417f00:	cbnz	x0, 417f14 <__fxstatat@plt+0x14aa4>
  417f04:	add	x8, sp, #0x30
  417f08:	str	x8, [sp, #80]
  417f0c:	ldr	x8, [sp, #80]
  417f10:	str	xzr, [x8, #8]
  417f14:	ldrb	w8, [sp, #110]
  417f18:	tbnz	w8, #0, 417f20 <__fxstatat@plt+0x14ab0>
  417f1c:	b	417f48 <__fxstatat@plt+0x14ad8>
  417f20:	ldr	x8, [sp, #88]
  417f24:	cmp	x8, #0x1
  417f28:	b.ne	417f48 <__fxstatat@plt+0x14ad8>  // b.any
  417f2c:	add	x0, sp, #0xc0
  417f30:	bl	416a94 <__fxstatat@plt+0x13624>
  417f34:	cbnz	x0, 417f48 <__fxstatat@plt+0x14ad8>
  417f38:	add	x8, sp, #0x30
  417f3c:	str	x8, [sp, #80]
  417f40:	ldr	x8, [sp, #80]
  417f44:	str	xzr, [x8, #24]
  417f48:	ldr	x8, [sp, #80]
  417f4c:	cbz	x8, 417f64 <__fxstatat@plt+0x14af4>
  417f50:	ldur	w0, [x29, #-8]
  417f54:	ldr	x2, [sp, #80]
  417f58:	mov	x8, xzr
  417f5c:	mov	x1, x8
  417f60:	bl	402e50 <futimesat@plt>
  417f64:	stur	wzr, [x29, #-4]
  417f68:	b	417f90 <__fxstatat@plt+0x14b20>
  417f6c:	ldur	x8, [x29, #-16]
  417f70:	cbnz	x8, 417f80 <__fxstatat@plt+0x14b10>
  417f74:	mov	w8, #0xffffffff            	// #-1
  417f78:	stur	w8, [x29, #-4]
  417f7c:	b	417f90 <__fxstatat@plt+0x14b20>
  417f80:	ldur	x0, [x29, #-16]
  417f84:	ldr	x1, [sp, #112]
  417f88:	bl	4032a0 <utimes@plt>
  417f8c:	stur	w0, [x29, #-4]
  417f90:	ldur	w0, [x29, #-4]
  417f94:	ldr	x28, [sp, #416]
  417f98:	ldp	x29, x30, [sp, #400]
  417f9c:	add	sp, sp, #0x1b0
  417fa0:	ret
  417fa4:	sub	sp, sp, #0x30
  417fa8:	stp	x29, x30, [sp, #32]
  417fac:	add	x29, sp, #0x20
  417fb0:	mov	x8, #0x3fffffff            	// #1073741823
  417fb4:	str	x0, [sp, #16]
  417fb8:	str	wzr, [sp, #12]
  417fbc:	str	wzr, [sp, #8]
  417fc0:	ldr	x9, [sp, #16]
  417fc4:	ldr	x9, [x9, #8]
  417fc8:	cmp	x9, x8
  417fcc:	b.eq	418014 <__fxstatat@plt+0x14ba4>  // b.none
  417fd0:	ldr	x8, [sp, #16]
  417fd4:	ldr	x8, [x8, #8]
  417fd8:	mov	x9, #0x3ffffffe            	// #1073741822
  417fdc:	cmp	x8, x9
  417fe0:	b.eq	418014 <__fxstatat@plt+0x14ba4>  // b.none
  417fe4:	ldr	x8, [sp, #16]
  417fe8:	ldr	x8, [x8, #8]
  417fec:	mov	x9, xzr
  417ff0:	cmp	x9, x8
  417ff4:	cset	w10, gt
  417ff8:	tbnz	w10, #0, 41806c <__fxstatat@plt+0x14bfc>
  417ffc:	ldr	x8, [sp, #16]
  418000:	ldr	x8, [x8, #8]
  418004:	mov	x9, #0xca00                	// #51712
  418008:	movk	x9, #0x3b9a, lsl #16
  41800c:	cmp	x8, x9
  418010:	b.ge	41806c <__fxstatat@plt+0x14bfc>  // b.tcont
  418014:	ldr	x8, [sp, #16]
  418018:	ldr	x8, [x8, #24]
  41801c:	mov	x9, #0x3fffffff            	// #1073741823
  418020:	cmp	x8, x9
  418024:	b.eq	418084 <__fxstatat@plt+0x14c14>  // b.none
  418028:	ldr	x8, [sp, #16]
  41802c:	ldr	x8, [x8, #24]
  418030:	mov	x9, #0x3ffffffe            	// #1073741822
  418034:	cmp	x8, x9
  418038:	b.eq	418084 <__fxstatat@plt+0x14c14>  // b.none
  41803c:	ldr	x8, [sp, #16]
  418040:	ldr	x8, [x8, #24]
  418044:	mov	x9, xzr
  418048:	cmp	x9, x8
  41804c:	cset	w10, gt
  418050:	tbnz	w10, #0, 41806c <__fxstatat@plt+0x14bfc>
  418054:	ldr	x8, [sp, #16]
  418058:	ldr	x8, [x8, #24]
  41805c:	mov	x9, #0xca00                	// #51712
  418060:	movk	x9, #0x3b9a, lsl #16
  418064:	cmp	x8, x9
  418068:	b.lt	418084 <__fxstatat@plt+0x14c14>  // b.tstop
  41806c:	bl	403380 <__errno_location@plt>
  418070:	mov	w8, #0x16                  	// #22
  418074:	str	w8, [x0]
  418078:	mov	w8, #0xffffffff            	// #-1
  41807c:	stur	w8, [x29, #-4]
  418080:	b	418150 <__fxstatat@plt+0x14ce0>
  418084:	ldr	x8, [sp, #16]
  418088:	ldr	x8, [x8, #8]
  41808c:	mov	x9, #0x3fffffff            	// #1073741823
  418090:	cmp	x8, x9
  418094:	b.eq	4180ac <__fxstatat@plt+0x14c3c>  // b.none
  418098:	ldr	x8, [sp, #16]
  41809c:	ldr	x8, [x8, #8]
  4180a0:	mov	x9, #0x3ffffffe            	// #1073741822
  4180a4:	cmp	x8, x9
  4180a8:	b.ne	4180dc <__fxstatat@plt+0x14c6c>  // b.any
  4180ac:	ldr	x8, [sp, #16]
  4180b0:	str	xzr, [x8]
  4180b4:	mov	w9, #0x1                   	// #1
  4180b8:	str	w9, [sp, #12]
  4180bc:	ldr	x8, [sp, #16]
  4180c0:	ldr	x8, [x8, #8]
  4180c4:	mov	x10, #0x3ffffffe            	// #1073741822
  4180c8:	cmp	x8, x10
  4180cc:	b.ne	4180dc <__fxstatat@plt+0x14c6c>  // b.any
  4180d0:	ldr	w8, [sp, #8]
  4180d4:	add	w8, w8, #0x1
  4180d8:	str	w8, [sp, #8]
  4180dc:	ldr	x8, [sp, #16]
  4180e0:	ldr	x8, [x8, #24]
  4180e4:	mov	x9, #0x3fffffff            	// #1073741823
  4180e8:	cmp	x8, x9
  4180ec:	b.eq	418104 <__fxstatat@plt+0x14c94>  // b.none
  4180f0:	ldr	x8, [sp, #16]
  4180f4:	ldr	x8, [x8, #24]
  4180f8:	mov	x9, #0x3ffffffe            	// #1073741822
  4180fc:	cmp	x8, x9
  418100:	b.ne	418134 <__fxstatat@plt+0x14cc4>  // b.any
  418104:	ldr	x8, [sp, #16]
  418108:	str	xzr, [x8, #16]
  41810c:	mov	w9, #0x1                   	// #1
  418110:	str	w9, [sp, #12]
  418114:	ldr	x8, [sp, #16]
  418118:	ldr	x8, [x8, #24]
  41811c:	mov	x10, #0x3ffffffe            	// #1073741822
  418120:	cmp	x8, x10
  418124:	b.ne	418134 <__fxstatat@plt+0x14cc4>  // b.any
  418128:	ldr	w8, [sp, #8]
  41812c:	add	w8, w8, #0x1
  418130:	str	w8, [sp, #8]
  418134:	ldr	w8, [sp, #12]
  418138:	ldr	w9, [sp, #8]
  41813c:	cmp	w9, #0x1
  418140:	cset	w9, eq  // eq = none
  418144:	and	w9, w9, #0x1
  418148:	add	w8, w8, w9
  41814c:	stur	w8, [x29, #-4]
  418150:	ldur	w0, [x29, #-4]
  418154:	ldp	x29, x30, [sp, #32]
  418158:	add	sp, sp, #0x30
  41815c:	ret
  418160:	sub	sp, sp, #0x60
  418164:	stp	x29, x30, [sp, #80]
  418168:	add	x29, sp, #0x50
  41816c:	mov	x8, #0x3ffffffe            	// #1073741822
  418170:	stur	x0, [x29, #-16]
  418174:	stur	x1, [x29, #-24]
  418178:	ldur	x9, [x29, #-24]
  41817c:	ldr	x9, [x9]
  418180:	stur	x9, [x29, #-32]
  418184:	ldur	x9, [x29, #-32]
  418188:	ldr	x9, [x9, #8]
  41818c:	cmp	x9, x8
  418190:	b.ne	4181b8 <__fxstatat@plt+0x14d48>  // b.any
  418194:	ldur	x8, [x29, #-32]
  418198:	ldr	x8, [x8, #24]
  41819c:	mov	x9, #0x3ffffffe            	// #1073741822
  4181a0:	cmp	x8, x9
  4181a4:	b.ne	4181b8 <__fxstatat@plt+0x14d48>  // b.any
  4181a8:	mov	w8, #0x1                   	// #1
  4181ac:	and	w8, w8, #0x1
  4181b0:	sturb	w8, [x29, #-1]
  4181b4:	b	4182bc <__fxstatat@plt+0x14e4c>
  4181b8:	ldur	x8, [x29, #-32]
  4181bc:	ldr	x8, [x8, #8]
  4181c0:	mov	x9, #0x3fffffff            	// #1073741823
  4181c4:	cmp	x8, x9
  4181c8:	b.ne	4181fc <__fxstatat@plt+0x14d8c>  // b.any
  4181cc:	ldur	x8, [x29, #-32]
  4181d0:	ldr	x8, [x8, #24]
  4181d4:	mov	x9, #0x3fffffff            	// #1073741823
  4181d8:	cmp	x8, x9
  4181dc:	b.ne	4181fc <__fxstatat@plt+0x14d8c>  // b.any
  4181e0:	ldur	x8, [x29, #-24]
  4181e4:	mov	x9, xzr
  4181e8:	str	x9, [x8]
  4181ec:	mov	w10, wzr
  4181f0:	and	w10, w10, #0x1
  4181f4:	sturb	w10, [x29, #-1]
  4181f8:	b	4182bc <__fxstatat@plt+0x14e4c>
  4181fc:	ldur	x8, [x29, #-32]
  418200:	ldr	x8, [x8, #8]
  418204:	mov	x9, #0x3ffffffe            	// #1073741822
  418208:	cmp	x8, x9
  41820c:	b.ne	418238 <__fxstatat@plt+0x14dc8>  // b.any
  418210:	ldur	x8, [x29, #-32]
  418214:	ldur	x0, [x29, #-16]
  418218:	str	x8, [sp, #8]
  41821c:	bl	416ac4 <__fxstatat@plt+0x13654>
  418220:	str	x0, [sp, #32]
  418224:	str	x1, [sp, #40]
  418228:	ldr	q0, [sp, #32]
  41822c:	ldr	x8, [sp, #8]
  418230:	str	q0, [x8]
  418234:	b	418254 <__fxstatat@plt+0x14de4>
  418238:	ldur	x8, [x29, #-32]
  41823c:	ldr	x8, [x8, #8]
  418240:	mov	x9, #0x3fffffff            	// #1073741823
  418244:	cmp	x8, x9
  418248:	b.ne	418254 <__fxstatat@plt+0x14de4>  // b.any
  41824c:	ldur	x0, [x29, #-32]
  418250:	bl	41af50 <__fxstatat@plt+0x17ae0>
  418254:	ldur	x8, [x29, #-32]
  418258:	ldr	x8, [x8, #24]
  41825c:	mov	x9, #0x3ffffffe            	// #1073741822
  418260:	cmp	x8, x9
  418264:	b.ne	418290 <__fxstatat@plt+0x14e20>  // b.any
  418268:	ldur	x8, [x29, #-32]
  41826c:	ldur	x0, [x29, #-16]
  418270:	str	x8, [sp]
  418274:	bl	416b0c <__fxstatat@plt+0x1369c>
  418278:	str	x0, [sp, #16]
  41827c:	str	x1, [sp, #24]
  418280:	ldr	q0, [sp, #16]
  418284:	ldr	x8, [sp]
  418288:	str	q0, [x8, #16]
  41828c:	b	4182b0 <__fxstatat@plt+0x14e40>
  418290:	ldur	x8, [x29, #-32]
  418294:	ldr	x8, [x8, #24]
  418298:	mov	x9, #0x3fffffff            	// #1073741823
  41829c:	cmp	x8, x9
  4182a0:	b.ne	4182b0 <__fxstatat@plt+0x14e40>  // b.any
  4182a4:	ldur	x8, [x29, #-32]
  4182a8:	add	x0, x8, #0x10
  4182ac:	bl	41af50 <__fxstatat@plt+0x17ae0>
  4182b0:	mov	w8, wzr
  4182b4:	and	w8, w8, #0x1
  4182b8:	sturb	w8, [x29, #-1]
  4182bc:	ldurb	w8, [x29, #-1]
  4182c0:	and	w0, w8, #0x1
  4182c4:	ldp	x29, x30, [sp, #80]
  4182c8:	add	sp, sp, #0x60
  4182cc:	ret
  4182d0:	sub	sp, sp, #0x20
  4182d4:	stp	x29, x30, [sp, #16]
  4182d8:	add	x29, sp, #0x10
  4182dc:	mov	w8, #0xffffffff            	// #-1
  4182e0:	str	x0, [sp, #8]
  4182e4:	str	x1, [sp]
  4182e8:	ldr	x1, [sp, #8]
  4182ec:	ldr	x2, [sp]
  4182f0:	mov	w0, w8
  4182f4:	bl	417a64 <__fxstatat@plt+0x145f4>
  4182f8:	ldp	x29, x30, [sp, #16]
  4182fc:	add	sp, sp, #0x20
  418300:	ret
  418304:	sub	sp, sp, #0x140
  418308:	stp	x29, x30, [sp, #288]
  41830c:	str	x28, [sp, #304]
  418310:	add	x29, sp, #0x120
  418314:	sub	x8, x29, #0x40
  418318:	adrp	x9, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  41831c:	add	x9, x9, #0xb1c
  418320:	stur	x0, [x29, #-16]
  418324:	stur	x1, [x29, #-24]
  418328:	ldur	x10, [x29, #-24]
  41832c:	str	x8, [sp, #32]
  418330:	str	x9, [sp, #24]
  418334:	cbz	x10, 418344 <__fxstatat@plt+0x14ed4>
  418338:	sub	x8, x29, #0x40
  41833c:	str	x8, [sp, #16]
  418340:	b	41834c <__fxstatat@plt+0x14edc>
  418344:	mov	x8, xzr
  418348:	str	x8, [sp, #16]
  41834c:	ldr	x8, [sp, #16]
  418350:	stur	x8, [x29, #-72]
  418354:	stur	wzr, [x29, #-76]
  418358:	ldur	x8, [x29, #-72]
  41835c:	cbz	x8, 418388 <__fxstatat@plt+0x14f18>
  418360:	ldur	x8, [x29, #-24]
  418364:	ldr	q0, [x8]
  418368:	ldr	x8, [sp, #32]
  41836c:	str	q0, [x8]
  418370:	ldur	x9, [x29, #-24]
  418374:	ldr	q0, [x9, #16]
  418378:	str	q0, [x8, #16]
  41837c:	ldur	x0, [x29, #-72]
  418380:	bl	417fa4 <__fxstatat@plt+0x14b34>
  418384:	stur	w0, [x29, #-76]
  418388:	ldur	w8, [x29, #-76]
  41838c:	cmp	w8, #0x0
  418390:	cset	w8, ge  // ge = tcont
  418394:	tbnz	w8, #0, 4183a4 <__fxstatat@plt+0x14f34>
  418398:	mov	w8, #0xffffffff            	// #-1
  41839c:	stur	w8, [x29, #-4]
  4183a0:	b	418598 <__fxstatat@plt+0x15128>
  4183a4:	ldr	x8, [sp, #24]
  4183a8:	ldr	w9, [x8]
  4183ac:	mov	w10, wzr
  4183b0:	cmp	w10, w9
  4183b4:	cset	w9, gt
  4183b8:	tbnz	w9, #0, 4184d8 <__fxstatat@plt+0x15068>
  4183bc:	ldur	w8, [x29, #-76]
  4183c0:	cmp	w8, #0x2
  4183c4:	b.ne	418464 <__fxstatat@plt+0x14ff4>  // b.any
  4183c8:	ldur	x0, [x29, #-16]
  4183cc:	add	x1, sp, #0x50
  4183d0:	bl	41dc88 <__fxstatat@plt+0x1a818>
  4183d4:	cbz	w0, 4183e4 <__fxstatat@plt+0x14f74>
  4183d8:	mov	w8, #0xffffffff            	// #-1
  4183dc:	stur	w8, [x29, #-4]
  4183e0:	b	418598 <__fxstatat@plt+0x15128>
  4183e4:	ldur	x8, [x29, #-72]
  4183e8:	ldr	x8, [x8, #8]
  4183ec:	mov	x9, #0x3ffffffe            	// #1073741822
  4183f0:	cmp	x8, x9
  4183f4:	b.ne	418420 <__fxstatat@plt+0x14fb0>  // b.any
  4183f8:	ldur	x8, [x29, #-72]
  4183fc:	add	x0, sp, #0x50
  418400:	str	x8, [sp, #8]
  418404:	bl	416ac4 <__fxstatat@plt+0x13654>
  418408:	str	x0, [sp, #56]
  41840c:	str	x1, [sp, #64]
  418410:	ldur	q0, [sp, #56]
  418414:	ldr	x8, [sp, #8]
  418418:	str	q0, [x8]
  41841c:	b	418458 <__fxstatat@plt+0x14fe8>
  418420:	ldur	x8, [x29, #-72]
  418424:	ldr	x8, [x8, #24]
  418428:	mov	x9, #0x3ffffffe            	// #1073741822
  41842c:	cmp	x8, x9
  418430:	b.ne	418458 <__fxstatat@plt+0x14fe8>  // b.any
  418434:	ldur	x8, [x29, #-72]
  418438:	add	x0, sp, #0x50
  41843c:	str	x8, [sp]
  418440:	bl	416b0c <__fxstatat@plt+0x1369c>
  418444:	str	x0, [sp, #40]
  418448:	str	x1, [sp, #48]
  41844c:	ldur	q0, [sp, #40]
  418450:	ldr	x8, [sp]
  418454:	str	q0, [x8, #16]
  418458:	ldur	w8, [x29, #-76]
  41845c:	add	w8, w8, #0x1
  418460:	stur	w8, [x29, #-76]
  418464:	ldur	x1, [x29, #-16]
  418468:	ldur	x2, [x29, #-72]
  41846c:	mov	w0, #0xffffff9c            	// #-100
  418470:	mov	w3, #0x100                 	// #256
  418474:	bl	4031e0 <utimensat@plt>
  418478:	str	w0, [sp, #76]
  41847c:	ldr	w8, [sp, #76]
  418480:	mov	w9, wzr
  418484:	cmp	w9, w8
  418488:	cset	w8, ge  // ge = tcont
  41848c:	tbnz	w8, #0, 41849c <__fxstatat@plt+0x1502c>
  418490:	bl	403380 <__errno_location@plt>
  418494:	mov	w8, #0x26                  	// #38
  418498:	str	w8, [x0]
  41849c:	ldr	w8, [sp, #76]
  4184a0:	cbz	w8, 4184b4 <__fxstatat@plt+0x15044>
  4184a4:	bl	403380 <__errno_location@plt>
  4184a8:	ldr	w8, [x0]
  4184ac:	cmp	w8, #0x26
  4184b0:	b.eq	4184d8 <__fxstatat@plt+0x15068>  // b.none
  4184b4:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  4184b8:	add	x8, x8, #0xb18
  4184bc:	mov	w9, #0x1                   	// #1
  4184c0:	str	w9, [x8]
  4184c4:	ldr	x8, [sp, #24]
  4184c8:	str	w9, [x8]
  4184cc:	ldr	w9, [sp, #76]
  4184d0:	stur	w9, [x29, #-4]
  4184d4:	b	418598 <__fxstatat@plt+0x15128>
  4184d8:	mov	w8, #0xffffffff            	// #-1
  4184dc:	ldr	x9, [sp, #24]
  4184e0:	str	w8, [x9]
  4184e4:	ldur	w8, [x29, #-76]
  4184e8:	cbz	w8, 418538 <__fxstatat@plt+0x150c8>
  4184ec:	ldur	w8, [x29, #-76]
  4184f0:	cmp	w8, #0x3
  4184f4:	b.eq	418514 <__fxstatat@plt+0x150a4>  // b.none
  4184f8:	ldur	x0, [x29, #-16]
  4184fc:	add	x1, sp, #0x50
  418500:	bl	41dc88 <__fxstatat@plt+0x1a818>
  418504:	cbz	w0, 418514 <__fxstatat@plt+0x150a4>
  418508:	mov	w8, #0xffffffff            	// #-1
  41850c:	stur	w8, [x29, #-4]
  418510:	b	418598 <__fxstatat@plt+0x15128>
  418514:	ldur	x8, [x29, #-72]
  418518:	cbz	x8, 418538 <__fxstatat@plt+0x150c8>
  41851c:	add	x0, sp, #0x50
  418520:	sub	x1, x29, #0x48
  418524:	bl	418160 <__fxstatat@plt+0x14cf0>
  418528:	tbnz	w0, #0, 418530 <__fxstatat@plt+0x150c0>
  41852c:	b	418538 <__fxstatat@plt+0x150c8>
  418530:	stur	wzr, [x29, #-4]
  418534:	b	418598 <__fxstatat@plt+0x15128>
  418538:	ldur	w8, [x29, #-76]
  41853c:	cbnz	w8, 41855c <__fxstatat@plt+0x150ec>
  418540:	ldur	x0, [x29, #-16]
  418544:	add	x1, sp, #0x50
  418548:	bl	41dc88 <__fxstatat@plt+0x1a818>
  41854c:	cbz	w0, 41855c <__fxstatat@plt+0x150ec>
  418550:	mov	w8, #0xffffffff            	// #-1
  418554:	stur	w8, [x29, #-4]
  418558:	b	418598 <__fxstatat@plt+0x15128>
  41855c:	ldr	w8, [sp, #96]
  418560:	and	w8, w8, #0xf000
  418564:	cmp	w8, #0xa, lsl #12
  418568:	b.eq	418584 <__fxstatat@plt+0x15114>  // b.none
  41856c:	ldur	x1, [x29, #-16]
  418570:	ldur	x2, [x29, #-72]
  418574:	mov	w0, #0xffffffff            	// #-1
  418578:	bl	417a64 <__fxstatat@plt+0x145f4>
  41857c:	stur	w0, [x29, #-4]
  418580:	b	418598 <__fxstatat@plt+0x15128>
  418584:	bl	403380 <__errno_location@plt>
  418588:	mov	w8, #0x26                  	// #38
  41858c:	str	w8, [x0]
  418590:	mov	w8, #0xffffffff            	// #-1
  418594:	stur	w8, [x29, #-4]
  418598:	ldur	w0, [x29, #-4]
  41859c:	ldr	x28, [sp, #304]
  4185a0:	ldp	x29, x30, [sp, #288]
  4185a4:	add	sp, sp, #0x140
  4185a8:	ret
  4185ac:	sub	sp, sp, #0x40
  4185b0:	stp	x29, x30, [sp, #48]
  4185b4:	add	x29, sp, #0x30
  4185b8:	mov	x8, xzr
  4185bc:	mov	w9, wzr
  4185c0:	mov	x5, sp
  4185c4:	stur	w0, [x29, #-4]
  4185c8:	stur	w1, [x29, #-8]
  4185cc:	stur	x2, [x29, #-16]
  4185d0:	ldur	w0, [x29, #-4]
  4185d4:	ldur	w1, [x29, #-8]
  4185d8:	ldur	x4, [x29, #-16]
  4185dc:	ldr	q0, [x3]
  4185e0:	str	q0, [sp]
  4185e4:	ldr	q0, [x3, #16]
  4185e8:	str	q0, [sp, #16]
  4185ec:	mov	x2, x8
  4185f0:	mov	w3, w9
  4185f4:	bl	418604 <__fxstatat@plt+0x15194>
  4185f8:	ldp	x29, x30, [sp, #48]
  4185fc:	add	sp, sp, #0x40
  418600:	ret
  418604:	sub	sp, sp, #0x70
  418608:	stp	x29, x30, [sp, #96]
  41860c:	add	x29, sp, #0x60
  418610:	add	x8, sp, #0x10
  418614:	stur	w0, [x29, #-4]
  418618:	stur	w1, [x29, #-8]
  41861c:	stur	x2, [x29, #-16]
  418620:	stur	w3, [x29, #-20]
  418624:	stur	x4, [x29, #-32]
  418628:	ldur	x0, [x29, #-32]
  41862c:	ldr	q0, [x5]
  418630:	str	q0, [sp, #16]
  418634:	ldr	q0, [x5, #16]
  418638:	str	q0, [sp, #32]
  41863c:	mov	x1, x8
  418640:	bl	4198d8 <__fxstatat@plt+0x16468>
  418644:	stur	x0, [x29, #-40]
  418648:	ldur	x8, [x29, #-40]
  41864c:	cbz	x8, 418698 <__fxstatat@plt+0x15228>
  418650:	ldur	x8, [x29, #-16]
  418654:	cbz	x8, 41867c <__fxstatat@plt+0x1520c>
  418658:	ldur	w0, [x29, #-4]
  41865c:	ldur	w1, [x29, #-8]
  418660:	ldur	x2, [x29, #-16]
  418664:	ldur	w3, [x29, #-20]
  418668:	ldur	x5, [x29, #-40]
  41866c:	adrp	x4, 41f000 <__fxstatat@plt+0x1bb90>
  418670:	add	x4, x4, #0x792
  418674:	bl	403420 <error_at_line@plt>
  418678:	b	418694 <__fxstatat@plt+0x15224>
  41867c:	ldur	w0, [x29, #-4]
  418680:	ldur	w1, [x29, #-8]
  418684:	ldur	x3, [x29, #-40]
  418688:	adrp	x2, 41f000 <__fxstatat@plt+0x1bb90>
  41868c:	add	x2, x2, #0x792
  418690:	bl	402c30 <error@plt>
  418694:	b	4186cc <__fxstatat@plt+0x1525c>
  418698:	bl	403380 <__errno_location@plt>
  41869c:	ldr	w1, [x0]
  4186a0:	adrp	x0, 420000 <__fxstatat@plt+0x1cb90>
  4186a4:	add	x0, x0, #0x5f3
  4186a8:	str	w1, [sp, #12]
  4186ac:	bl	4033f0 <gettext@plt>
  4186b0:	mov	w8, wzr
  4186b4:	str	x0, [sp]
  4186b8:	mov	w0, w8
  4186bc:	ldr	w1, [sp, #12]
  4186c0:	ldr	x2, [sp]
  4186c4:	bl	402c30 <error@plt>
  4186c8:	bl	403010 <abort@plt>
  4186cc:	ldur	x0, [x29, #-40]
  4186d0:	bl	403140 <free@plt>
  4186d4:	ldp	x29, x30, [sp, #96]
  4186d8:	add	sp, sp, #0x70
  4186dc:	ret
  4186e0:	sub	sp, sp, #0x120
  4186e4:	stp	x29, x30, [sp, #256]
  4186e8:	str	x28, [sp, #272]
  4186ec:	add	x29, sp, #0x100
  4186f0:	stur	x0, [x29, #-8]
  4186f4:	stur	x1, [x29, #-16]
  4186f8:	stur	x2, [x29, #-24]
  4186fc:	stur	x3, [x29, #-32]
  418700:	stur	x4, [x29, #-40]
  418704:	stur	x5, [x29, #-48]
  418708:	ldur	x8, [x29, #-16]
  41870c:	cbz	x8, 418730 <__fxstatat@plt+0x152c0>
  418710:	ldur	x0, [x29, #-8]
  418714:	ldur	x2, [x29, #-16]
  418718:	ldur	x3, [x29, #-24]
  41871c:	ldur	x4, [x29, #-32]
  418720:	adrp	x1, 420000 <__fxstatat@plt+0x1cb90>
  418724:	add	x1, x1, #0x63c
  418728:	bl	403430 <fprintf@plt>
  41872c:	b	418748 <__fxstatat@plt+0x152d8>
  418730:	ldur	x0, [x29, #-8]
  418734:	ldur	x2, [x29, #-24]
  418738:	ldur	x3, [x29, #-32]
  41873c:	adrp	x1, 420000 <__fxstatat@plt+0x1cb90>
  418740:	add	x1, x1, #0x648
  418744:	bl	403430 <fprintf@plt>
  418748:	ldur	x0, [x29, #-8]
  41874c:	adrp	x8, 420000 <__fxstatat@plt+0x1cb90>
  418750:	add	x8, x8, #0x64f
  418754:	stur	x0, [x29, #-56]
  418758:	mov	x0, x8
  41875c:	bl	4033f0 <gettext@plt>
  418760:	ldur	x8, [x29, #-56]
  418764:	stur	x0, [x29, #-64]
  418768:	mov	x0, x8
  41876c:	adrp	x1, 420000 <__fxstatat@plt+0x1cb90>
  418770:	add	x1, x1, #0x91a
  418774:	ldur	x2, [x29, #-64]
  418778:	mov	w3, #0x7e3                 	// #2019
  41877c:	bl	403430 <fprintf@plt>
  418780:	adrp	x8, 420000 <__fxstatat@plt+0x1cb90>
  418784:	add	x8, x8, #0x653
  418788:	mov	x0, x8
  41878c:	bl	4033f0 <gettext@plt>
  418790:	ldur	x1, [x29, #-8]
  418794:	bl	4032d0 <fputs_unlocked@plt>
  418798:	ldur	x8, [x29, #-48]
  41879c:	subs	x8, x8, #0x0
  4187a0:	cmp	x8, #0x9
  4187a4:	stur	x8, [x29, #-72]
  4187a8:	b.hi	418b10 <__fxstatat@plt+0x156a0>  // b.pmore
  4187ac:	adrp	x8, 420000 <__fxstatat@plt+0x1cb90>
  4187b0:	add	x8, x8, #0x614
  4187b4:	ldur	x11, [x29, #-72]
  4187b8:	ldrsw	x10, [x8, x11, lsl #2]
  4187bc:	add	x9, x8, x10
  4187c0:	br	x9
  4187c4:	b	418b9c <__fxstatat@plt+0x1572c>
  4187c8:	ldur	x0, [x29, #-8]
  4187cc:	adrp	x8, 420000 <__fxstatat@plt+0x1cb90>
  4187d0:	add	x8, x8, #0x71f
  4187d4:	stur	x0, [x29, #-80]
  4187d8:	mov	x0, x8
  4187dc:	bl	4033f0 <gettext@plt>
  4187e0:	ldur	x8, [x29, #-40]
  4187e4:	ldr	x2, [x8]
  4187e8:	ldur	x8, [x29, #-80]
  4187ec:	stur	x0, [x29, #-88]
  4187f0:	mov	x0, x8
  4187f4:	ldur	x1, [x29, #-88]
  4187f8:	bl	403430 <fprintf@plt>
  4187fc:	b	418b9c <__fxstatat@plt+0x1572c>
  418800:	ldur	x0, [x29, #-8]
  418804:	adrp	x8, 420000 <__fxstatat@plt+0x1cb90>
  418808:	add	x8, x8, #0x72f
  41880c:	stur	x0, [x29, #-96]
  418810:	mov	x0, x8
  418814:	bl	4033f0 <gettext@plt>
  418818:	ldur	x8, [x29, #-40]
  41881c:	ldr	x2, [x8]
  418820:	ldur	x8, [x29, #-40]
  418824:	ldr	x3, [x8, #8]
  418828:	ldur	x8, [x29, #-96]
  41882c:	stur	x0, [x29, #-104]
  418830:	mov	x0, x8
  418834:	ldur	x1, [x29, #-104]
  418838:	bl	403430 <fprintf@plt>
  41883c:	b	418b9c <__fxstatat@plt+0x1572c>
  418840:	ldur	x0, [x29, #-8]
  418844:	adrp	x8, 420000 <__fxstatat@plt+0x1cb90>
  418848:	add	x8, x8, #0x746
  41884c:	stur	x0, [x29, #-112]
  418850:	mov	x0, x8
  418854:	bl	4033f0 <gettext@plt>
  418858:	ldur	x8, [x29, #-40]
  41885c:	ldr	x2, [x8]
  418860:	ldur	x8, [x29, #-40]
  418864:	ldr	x3, [x8, #8]
  418868:	ldur	x8, [x29, #-40]
  41886c:	ldr	x4, [x8, #16]
  418870:	ldur	x8, [x29, #-112]
  418874:	stur	x0, [x29, #-120]
  418878:	mov	x0, x8
  41887c:	ldur	x1, [x29, #-120]
  418880:	bl	403430 <fprintf@plt>
  418884:	b	418b9c <__fxstatat@plt+0x1572c>
  418888:	ldur	x0, [x29, #-8]
  41888c:	adrp	x8, 420000 <__fxstatat@plt+0x1cb90>
  418890:	add	x8, x8, #0x762
  418894:	str	x0, [sp, #128]
  418898:	mov	x0, x8
  41889c:	bl	4033f0 <gettext@plt>
  4188a0:	ldur	x8, [x29, #-40]
  4188a4:	ldr	x2, [x8]
  4188a8:	ldur	x8, [x29, #-40]
  4188ac:	ldr	x3, [x8, #8]
  4188b0:	ldur	x8, [x29, #-40]
  4188b4:	ldr	x4, [x8, #16]
  4188b8:	ldur	x8, [x29, #-40]
  4188bc:	ldr	x5, [x8, #24]
  4188c0:	ldr	x8, [sp, #128]
  4188c4:	str	x0, [sp, #120]
  4188c8:	mov	x0, x8
  4188cc:	ldr	x1, [sp, #120]
  4188d0:	bl	403430 <fprintf@plt>
  4188d4:	b	418b9c <__fxstatat@plt+0x1572c>
  4188d8:	ldur	x0, [x29, #-8]
  4188dc:	adrp	x8, 420000 <__fxstatat@plt+0x1cb90>
  4188e0:	add	x8, x8, #0x782
  4188e4:	str	x0, [sp, #112]
  4188e8:	mov	x0, x8
  4188ec:	bl	4033f0 <gettext@plt>
  4188f0:	ldur	x8, [x29, #-40]
  4188f4:	ldr	x2, [x8]
  4188f8:	ldur	x8, [x29, #-40]
  4188fc:	ldr	x3, [x8, #8]
  418900:	ldur	x8, [x29, #-40]
  418904:	ldr	x4, [x8, #16]
  418908:	ldur	x8, [x29, #-40]
  41890c:	ldr	x5, [x8, #24]
  418910:	ldur	x8, [x29, #-40]
  418914:	ldr	x6, [x8, #32]
  418918:	ldr	x8, [sp, #112]
  41891c:	str	x0, [sp, #104]
  418920:	mov	x0, x8
  418924:	ldr	x1, [sp, #104]
  418928:	bl	403430 <fprintf@plt>
  41892c:	b	418b9c <__fxstatat@plt+0x1572c>
  418930:	ldur	x0, [x29, #-8]
  418934:	adrp	x8, 420000 <__fxstatat@plt+0x1cb90>
  418938:	add	x8, x8, #0x7a6
  41893c:	str	x0, [sp, #96]
  418940:	mov	x0, x8
  418944:	bl	4033f0 <gettext@plt>
  418948:	ldur	x8, [x29, #-40]
  41894c:	ldr	x2, [x8]
  418950:	ldur	x8, [x29, #-40]
  418954:	ldr	x3, [x8, #8]
  418958:	ldur	x8, [x29, #-40]
  41895c:	ldr	x4, [x8, #16]
  418960:	ldur	x8, [x29, #-40]
  418964:	ldr	x5, [x8, #24]
  418968:	ldur	x8, [x29, #-40]
  41896c:	ldr	x6, [x8, #32]
  418970:	ldur	x8, [x29, #-40]
  418974:	ldr	x7, [x8, #40]
  418978:	ldr	x8, [sp, #96]
  41897c:	str	x0, [sp, #88]
  418980:	mov	x0, x8
  418984:	ldr	x1, [sp, #88]
  418988:	bl	403430 <fprintf@plt>
  41898c:	b	418b9c <__fxstatat@plt+0x1572c>
  418990:	ldur	x0, [x29, #-8]
  418994:	adrp	x8, 420000 <__fxstatat@plt+0x1cb90>
  418998:	add	x8, x8, #0x7ce
  41899c:	str	x0, [sp, #80]
  4189a0:	mov	x0, x8
  4189a4:	bl	4033f0 <gettext@plt>
  4189a8:	ldur	x8, [x29, #-40]
  4189ac:	ldr	x2, [x8]
  4189b0:	ldur	x8, [x29, #-40]
  4189b4:	ldr	x3, [x8, #8]
  4189b8:	ldur	x8, [x29, #-40]
  4189bc:	ldr	x4, [x8, #16]
  4189c0:	ldur	x8, [x29, #-40]
  4189c4:	ldr	x5, [x8, #24]
  4189c8:	ldur	x8, [x29, #-40]
  4189cc:	ldr	x6, [x8, #32]
  4189d0:	ldur	x8, [x29, #-40]
  4189d4:	ldr	x7, [x8, #40]
  4189d8:	ldur	x8, [x29, #-40]
  4189dc:	ldr	x8, [x8, #48]
  4189e0:	ldr	x9, [sp, #80]
  4189e4:	str	x0, [sp, #72]
  4189e8:	mov	x0, x9
  4189ec:	ldr	x1, [sp, #72]
  4189f0:	mov	x10, sp
  4189f4:	str	x8, [x10]
  4189f8:	bl	403430 <fprintf@plt>
  4189fc:	b	418b9c <__fxstatat@plt+0x1572c>
  418a00:	ldur	x0, [x29, #-8]
  418a04:	adrp	x8, 420000 <__fxstatat@plt+0x1cb90>
  418a08:	add	x8, x8, #0x7fa
  418a0c:	str	x0, [sp, #64]
  418a10:	mov	x0, x8
  418a14:	bl	4033f0 <gettext@plt>
  418a18:	ldur	x8, [x29, #-40]
  418a1c:	ldr	x2, [x8]
  418a20:	ldur	x8, [x29, #-40]
  418a24:	ldr	x3, [x8, #8]
  418a28:	ldur	x8, [x29, #-40]
  418a2c:	ldr	x4, [x8, #16]
  418a30:	ldur	x8, [x29, #-40]
  418a34:	ldr	x5, [x8, #24]
  418a38:	ldur	x8, [x29, #-40]
  418a3c:	ldr	x6, [x8, #32]
  418a40:	ldur	x8, [x29, #-40]
  418a44:	ldr	x7, [x8, #40]
  418a48:	ldur	x8, [x29, #-40]
  418a4c:	ldr	x8, [x8, #48]
  418a50:	ldur	x9, [x29, #-40]
  418a54:	ldr	x9, [x9, #56]
  418a58:	ldr	x10, [sp, #64]
  418a5c:	str	x0, [sp, #56]
  418a60:	mov	x0, x10
  418a64:	ldr	x1, [sp, #56]
  418a68:	mov	x11, sp
  418a6c:	str	x8, [x11]
  418a70:	mov	x8, sp
  418a74:	str	x9, [x8, #8]
  418a78:	bl	403430 <fprintf@plt>
  418a7c:	b	418b9c <__fxstatat@plt+0x1572c>
  418a80:	ldur	x0, [x29, #-8]
  418a84:	adrp	x8, 420000 <__fxstatat@plt+0x1cb90>
  418a88:	add	x8, x8, #0x82a
  418a8c:	str	x0, [sp, #48]
  418a90:	mov	x0, x8
  418a94:	bl	4033f0 <gettext@plt>
  418a98:	ldur	x8, [x29, #-40]
  418a9c:	ldr	x2, [x8]
  418aa0:	ldur	x8, [x29, #-40]
  418aa4:	ldr	x3, [x8, #8]
  418aa8:	ldur	x8, [x29, #-40]
  418aac:	ldr	x4, [x8, #16]
  418ab0:	ldur	x8, [x29, #-40]
  418ab4:	ldr	x5, [x8, #24]
  418ab8:	ldur	x8, [x29, #-40]
  418abc:	ldr	x6, [x8, #32]
  418ac0:	ldur	x8, [x29, #-40]
  418ac4:	ldr	x7, [x8, #40]
  418ac8:	ldur	x8, [x29, #-40]
  418acc:	ldr	x8, [x8, #48]
  418ad0:	ldur	x9, [x29, #-40]
  418ad4:	ldr	x9, [x9, #56]
  418ad8:	ldur	x10, [x29, #-40]
  418adc:	ldr	x10, [x10, #64]
  418ae0:	ldr	x11, [sp, #48]
  418ae4:	str	x0, [sp, #40]
  418ae8:	mov	x0, x11
  418aec:	ldr	x1, [sp, #40]
  418af0:	mov	x12, sp
  418af4:	str	x8, [x12]
  418af8:	mov	x8, sp
  418afc:	str	x9, [x8, #8]
  418b00:	mov	x8, sp
  418b04:	str	x10, [x8, #16]
  418b08:	bl	403430 <fprintf@plt>
  418b0c:	b	418b9c <__fxstatat@plt+0x1572c>
  418b10:	ldur	x0, [x29, #-8]
  418b14:	adrp	x8, 420000 <__fxstatat@plt+0x1cb90>
  418b18:	add	x8, x8, #0x85e
  418b1c:	str	x0, [sp, #32]
  418b20:	mov	x0, x8
  418b24:	bl	4033f0 <gettext@plt>
  418b28:	ldur	x8, [x29, #-40]
  418b2c:	ldr	x2, [x8]
  418b30:	ldur	x8, [x29, #-40]
  418b34:	ldr	x3, [x8, #8]
  418b38:	ldur	x8, [x29, #-40]
  418b3c:	ldr	x4, [x8, #16]
  418b40:	ldur	x8, [x29, #-40]
  418b44:	ldr	x5, [x8, #24]
  418b48:	ldur	x8, [x29, #-40]
  418b4c:	ldr	x6, [x8, #32]
  418b50:	ldur	x8, [x29, #-40]
  418b54:	ldr	x7, [x8, #40]
  418b58:	ldur	x8, [x29, #-40]
  418b5c:	ldr	x8, [x8, #48]
  418b60:	ldur	x9, [x29, #-40]
  418b64:	ldr	x9, [x9, #56]
  418b68:	ldur	x10, [x29, #-40]
  418b6c:	ldr	x10, [x10, #64]
  418b70:	ldr	x11, [sp, #32]
  418b74:	str	x0, [sp, #24]
  418b78:	mov	x0, x11
  418b7c:	ldr	x1, [sp, #24]
  418b80:	mov	x12, sp
  418b84:	str	x8, [x12]
  418b88:	mov	x8, sp
  418b8c:	str	x9, [x8, #8]
  418b90:	mov	x8, sp
  418b94:	str	x10, [x8, #16]
  418b98:	bl	403430 <fprintf@plt>
  418b9c:	ldr	x28, [sp, #272]
  418ba0:	ldp	x29, x30, [sp, #256]
  418ba4:	add	sp, sp, #0x120
  418ba8:	ret
  418bac:	sub	sp, sp, #0x40
  418bb0:	stp	x29, x30, [sp, #48]
  418bb4:	add	x29, sp, #0x30
  418bb8:	stur	x0, [x29, #-8]
  418bbc:	stur	x1, [x29, #-16]
  418bc0:	str	x2, [sp, #24]
  418bc4:	str	x3, [sp, #16]
  418bc8:	str	x4, [sp, #8]
  418bcc:	str	xzr, [sp]
  418bd0:	ldr	x8, [sp, #8]
  418bd4:	ldr	x9, [sp]
  418bd8:	mov	x10, #0x8                   	// #8
  418bdc:	mul	x9, x10, x9
  418be0:	add	x8, x8, x9
  418be4:	ldr	x8, [x8]
  418be8:	cbz	x8, 418bfc <__fxstatat@plt+0x1578c>
  418bec:	ldr	x8, [sp]
  418bf0:	add	x8, x8, #0x1
  418bf4:	str	x8, [sp]
  418bf8:	b	418bd0 <__fxstatat@plt+0x15760>
  418bfc:	ldur	x0, [x29, #-8]
  418c00:	ldur	x1, [x29, #-16]
  418c04:	ldr	x2, [sp, #24]
  418c08:	ldr	x3, [sp, #16]
  418c0c:	ldr	x4, [sp, #8]
  418c10:	ldr	x5, [sp]
  418c14:	bl	4186e0 <__fxstatat@plt+0x15270>
  418c18:	ldp	x29, x30, [sp, #48]
  418c1c:	add	sp, sp, #0x40
  418c20:	ret
  418c24:	sub	sp, sp, #0xb0
  418c28:	stp	x29, x30, [sp, #160]
  418c2c:	add	x29, sp, #0xa0
  418c30:	stur	x0, [x29, #-8]
  418c34:	stur	x1, [x29, #-16]
  418c38:	stur	x2, [x29, #-24]
  418c3c:	stur	x3, [x29, #-32]
  418c40:	stur	xzr, [x29, #-40]
  418c44:	str	x4, [sp, #32]
  418c48:	ldur	x8, [x29, #-40]
  418c4c:	mov	w9, #0x0                   	// #0
  418c50:	cmp	x8, #0xa
  418c54:	str	w9, [sp, #28]
  418c58:	b.cs	418cec <__fxstatat@plt+0x1587c>  // b.hs, b.nlast
  418c5c:	ldr	x8, [sp, #32]
  418c60:	ldrsw	x9, [x8, #24]
  418c64:	mov	w10, w9
  418c68:	cmp	w10, #0x0
  418c6c:	cset	w10, ge  // ge = tcont
  418c70:	str	x9, [sp, #16]
  418c74:	tbnz	w10, #0, 418cac <__fxstatat@plt+0x1583c>
  418c78:	ldr	x8, [sp, #16]
  418c7c:	add	w8, w8, #0x8
  418c80:	ldr	x9, [sp, #32]
  418c84:	str	w8, [x9, #24]
  418c88:	cmp	w8, #0x0
  418c8c:	cset	w8, gt
  418c90:	tbnz	w8, #0, 418cac <__fxstatat@plt+0x1583c>
  418c94:	ldr	x8, [sp, #32]
  418c98:	ldr	x9, [x8, #8]
  418c9c:	ldr	x10, [sp, #16]
  418ca0:	add	x9, x9, x10
  418ca4:	str	x9, [sp, #8]
  418ca8:	b	418cc0 <__fxstatat@plt+0x15850>
  418cac:	ldr	x8, [sp, #32]
  418cb0:	ldr	x9, [x8]
  418cb4:	add	x10, x9, #0x8
  418cb8:	str	x10, [x8]
  418cbc:	str	x9, [sp, #8]
  418cc0:	ldr	x8, [sp, #8]
  418cc4:	ldr	x8, [x8]
  418cc8:	ldur	x9, [x29, #-40]
  418ccc:	mov	x10, #0x8                   	// #8
  418cd0:	mul	x9, x10, x9
  418cd4:	add	x10, sp, #0x28
  418cd8:	add	x9, x10, x9
  418cdc:	str	x8, [x9]
  418ce0:	cmp	x8, #0x0
  418ce4:	cset	w11, ne  // ne = any
  418ce8:	str	w11, [sp, #28]
  418cec:	ldr	w8, [sp, #28]
  418cf0:	tbnz	w8, #0, 418cf8 <__fxstatat@plt+0x15888>
  418cf4:	b	418d08 <__fxstatat@plt+0x15898>
  418cf8:	ldur	x8, [x29, #-40]
  418cfc:	add	x8, x8, #0x1
  418d00:	stur	x8, [x29, #-40]
  418d04:	b	418c48 <__fxstatat@plt+0x157d8>
  418d08:	ldur	x0, [x29, #-8]
  418d0c:	ldur	x1, [x29, #-16]
  418d10:	ldur	x2, [x29, #-24]
  418d14:	ldur	x3, [x29, #-32]
  418d18:	ldur	x5, [x29, #-40]
  418d1c:	add	x4, sp, #0x28
  418d20:	bl	4186e0 <__fxstatat@plt+0x15270>
  418d24:	ldp	x29, x30, [sp, #160]
  418d28:	add	sp, sp, #0xb0
  418d2c:	ret
  418d30:	sub	sp, sp, #0x120
  418d34:	stp	x29, x30, [sp, #256]
  418d38:	str	x28, [sp, #272]
  418d3c:	add	x29, sp, #0x100
  418d40:	str	q7, [sp, #112]
  418d44:	str	q6, [sp, #96]
  418d48:	str	q5, [sp, #80]
  418d4c:	str	q4, [sp, #64]
  418d50:	str	q3, [sp, #48]
  418d54:	str	q2, [sp, #32]
  418d58:	str	q1, [sp, #16]
  418d5c:	str	q0, [sp]
  418d60:	str	x7, [sp, #152]
  418d64:	str	x6, [sp, #144]
  418d68:	str	x5, [sp, #136]
  418d6c:	str	x4, [sp, #128]
  418d70:	stur	x0, [x29, #-8]
  418d74:	stur	x1, [x29, #-16]
  418d78:	stur	x2, [x29, #-24]
  418d7c:	stur	x3, [x29, #-32]
  418d80:	mov	w8, #0xffffff80            	// #-128
  418d84:	stur	w8, [x29, #-36]
  418d88:	mov	w8, #0xffffffe0            	// #-32
  418d8c:	stur	w8, [x29, #-40]
  418d90:	mov	x9, sp
  418d94:	add	x9, x9, #0x80
  418d98:	stur	x9, [x29, #-48]
  418d9c:	add	x9, sp, #0x80
  418da0:	add	x9, x9, #0x20
  418da4:	stur	x9, [x29, #-56]
  418da8:	add	x9, x29, #0x20
  418dac:	stur	x9, [x29, #-64]
  418db0:	ldur	x0, [x29, #-8]
  418db4:	ldur	x1, [x29, #-16]
  418db8:	ldur	x2, [x29, #-24]
  418dbc:	ldur	x3, [x29, #-32]
  418dc0:	ldur	q0, [x29, #-64]
  418dc4:	ldur	q1, [x29, #-48]
  418dc8:	stur	q1, [x29, #-80]
  418dcc:	stur	q0, [x29, #-96]
  418dd0:	sub	x4, x29, #0x60
  418dd4:	bl	418c24 <__fxstatat@plt+0x157b4>
  418dd8:	ldr	x28, [sp, #272]
  418ddc:	ldp	x29, x30, [sp, #256]
  418de0:	add	sp, sp, #0x120
  418de4:	ret
  418de8:	sub	sp, sp, #0x40
  418dec:	stp	x29, x30, [sp, #48]
  418df0:	add	x29, sp, #0x30
  418df4:	adrp	x0, 420000 <__fxstatat@plt+0x1cb90>
  418df8:	add	x0, x0, #0x89a
  418dfc:	adrp	x1, 420000 <__fxstatat@plt+0x1cb90>
  418e00:	add	x1, x1, #0x8af
  418e04:	adrp	x8, 420000 <__fxstatat@plt+0x1cb90>
  418e08:	add	x8, x8, #0x8c5
  418e0c:	adrp	x9, 41e000 <__fxstatat@plt+0x1ab90>
  418e10:	add	x9, x9, #0x7a6
  418e14:	adrp	x2, 41e000 <__fxstatat@plt+0x1ab90>
  418e18:	add	x2, x2, #0xd15
  418e1c:	adrp	x10, 420000 <__fxstatat@plt+0x1cb90>
  418e20:	add	x10, x10, #0x8d9
  418e24:	adrp	x11, 432000 <__fxstatat@plt+0x2eb90>
  418e28:	add	x11, x11, #0x540
  418e2c:	stur	x1, [x29, #-8]
  418e30:	stur	x8, [x29, #-16]
  418e34:	str	x9, [sp, #24]
  418e38:	str	x2, [sp, #16]
  418e3c:	str	x10, [sp, #8]
  418e40:	str	x11, [sp]
  418e44:	bl	4033f0 <gettext@plt>
  418e48:	ldur	x1, [x29, #-8]
  418e4c:	bl	403360 <printf@plt>
  418e50:	ldur	x8, [x29, #-16]
  418e54:	mov	x0, x8
  418e58:	bl	4033f0 <gettext@plt>
  418e5c:	ldr	x1, [sp, #24]
  418e60:	ldr	x2, [sp, #16]
  418e64:	bl	403360 <printf@plt>
  418e68:	ldr	x8, [sp, #8]
  418e6c:	mov	x0, x8
  418e70:	bl	4033f0 <gettext@plt>
  418e74:	ldr	x8, [sp]
  418e78:	ldr	x1, [x8]
  418e7c:	bl	4032d0 <fputs_unlocked@plt>
  418e80:	ldp	x29, x30, [sp, #48]
  418e84:	add	sp, sp, #0x40
  418e88:	ret
  418e8c:	sub	sp, sp, #0x20
  418e90:	stp	x29, x30, [sp, #16]
  418e94:	add	x29, sp, #0x10
  418e98:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  418e9c:	add	x8, x8, #0xb20
  418ea0:	ldrb	w9, [x8]
  418ea4:	tbnz	w9, #0, 418eec <__fxstatat@plt+0x15a7c>
  418ea8:	mov	w8, #0x0                   	// #0
  418eac:	sturb	w8, [x29, #-1]
  418eb0:	bl	402c70 <geteuid@plt>
  418eb4:	cmp	w0, #0x0
  418eb8:	cset	w8, eq  // eq = none
  418ebc:	mov	w9, #0x1                   	// #1
  418ec0:	and	w8, w8, w9
  418ec4:	sturb	w8, [x29, #-1]
  418ec8:	ldurb	w8, [x29, #-1]
  418ecc:	and	w8, w8, #0x1
  418ed0:	adrp	x10, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  418ed4:	add	x10, x10, #0xb21
  418ed8:	strb	w8, [x10]
  418edc:	mov	w8, #0x1                   	// #1
  418ee0:	adrp	x10, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  418ee4:	add	x10, x10, #0xb20
  418ee8:	strb	w8, [x10]
  418eec:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  418ef0:	add	x8, x8, #0xb21
  418ef4:	ldrb	w9, [x8]
  418ef8:	and	w0, w9, #0x1
  418efc:	ldp	x29, x30, [sp, #16]
  418f00:	add	sp, sp, #0x20
  418f04:	ret
  418f08:	sub	sp, sp, #0x20
  418f0c:	stp	x29, x30, [sp, #16]
  418f10:	add	x29, sp, #0x10
  418f14:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  418f18:	str	x0, [sp, #8]
  418f1c:	str	x1, [sp]
  418f20:	ldr	x9, [sp]
  418f24:	udiv	x8, x8, x9
  418f28:	ldr	x9, [sp, #8]
  418f2c:	cmp	x8, x9
  418f30:	b.cs	418f38 <__fxstatat@plt+0x15ac8>  // b.hs, b.nlast
  418f34:	bl	4192a4 <__fxstatat@plt+0x15e34>
  418f38:	ldr	x8, [sp, #8]
  418f3c:	ldr	x9, [sp]
  418f40:	mul	x0, x8, x9
  418f44:	bl	418f54 <__fxstatat@plt+0x15ae4>
  418f48:	ldp	x29, x30, [sp, #16]
  418f4c:	add	sp, sp, #0x20
  418f50:	ret
  418f54:	sub	sp, sp, #0x20
  418f58:	stp	x29, x30, [sp, #16]
  418f5c:	add	x29, sp, #0x10
  418f60:	str	x0, [sp, #8]
  418f64:	ldr	x0, [sp, #8]
  418f68:	bl	402e40 <malloc@plt>
  418f6c:	str	x0, [sp]
  418f70:	ldr	x8, [sp]
  418f74:	cbnz	x8, 418f84 <__fxstatat@plt+0x15b14>
  418f78:	ldr	x8, [sp, #8]
  418f7c:	cbz	x8, 418f84 <__fxstatat@plt+0x15b14>
  418f80:	bl	4192a4 <__fxstatat@plt+0x15e34>
  418f84:	ldr	x0, [sp]
  418f88:	ldp	x29, x30, [sp, #16]
  418f8c:	add	sp, sp, #0x20
  418f90:	ret
  418f94:	sub	sp, sp, #0x30
  418f98:	stp	x29, x30, [sp, #32]
  418f9c:	add	x29, sp, #0x20
  418fa0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  418fa4:	stur	x0, [x29, #-8]
  418fa8:	str	x1, [sp, #16]
  418fac:	str	x2, [sp, #8]
  418fb0:	ldr	x9, [sp, #8]
  418fb4:	udiv	x8, x8, x9
  418fb8:	ldr	x9, [sp, #16]
  418fbc:	cmp	x8, x9
  418fc0:	b.cs	418fc8 <__fxstatat@plt+0x15b58>  // b.hs, b.nlast
  418fc4:	bl	4192a4 <__fxstatat@plt+0x15e34>
  418fc8:	ldur	x0, [x29, #-8]
  418fcc:	ldr	x8, [sp, #16]
  418fd0:	ldr	x9, [sp, #8]
  418fd4:	mul	x1, x8, x9
  418fd8:	bl	418fe8 <__fxstatat@plt+0x15b78>
  418fdc:	ldp	x29, x30, [sp, #32]
  418fe0:	add	sp, sp, #0x30
  418fe4:	ret
  418fe8:	sub	sp, sp, #0x30
  418fec:	stp	x29, x30, [sp, #32]
  418ff0:	add	x29, sp, #0x20
  418ff4:	str	x0, [sp, #16]
  418ff8:	str	x1, [sp, #8]
  418ffc:	ldr	x8, [sp, #8]
  419000:	cbnz	x8, 419020 <__fxstatat@plt+0x15bb0>
  419004:	ldr	x8, [sp, #16]
  419008:	cbz	x8, 419020 <__fxstatat@plt+0x15bb0>
  41900c:	ldr	x0, [sp, #16]
  419010:	bl	403140 <free@plt>
  419014:	mov	x8, xzr
  419018:	stur	x8, [x29, #-8]
  41901c:	b	41904c <__fxstatat@plt+0x15bdc>
  419020:	ldr	x0, [sp, #16]
  419024:	ldr	x1, [sp, #8]
  419028:	bl	402f60 <realloc@plt>
  41902c:	str	x0, [sp, #16]
  419030:	ldr	x8, [sp, #16]
  419034:	cbnz	x8, 419044 <__fxstatat@plt+0x15bd4>
  419038:	ldr	x8, [sp, #8]
  41903c:	cbz	x8, 419044 <__fxstatat@plt+0x15bd4>
  419040:	bl	4192a4 <__fxstatat@plt+0x15e34>
  419044:	ldr	x8, [sp, #16]
  419048:	stur	x8, [x29, #-8]
  41904c:	ldur	x0, [x29, #-8]
  419050:	ldp	x29, x30, [sp, #32]
  419054:	add	sp, sp, #0x30
  419058:	ret
  41905c:	sub	sp, sp, #0x30
  419060:	stp	x29, x30, [sp, #32]
  419064:	add	x29, sp, #0x20
  419068:	stur	x0, [x29, #-8]
  41906c:	str	x1, [sp, #16]
  419070:	str	x2, [sp, #8]
  419074:	ldr	x8, [sp, #16]
  419078:	ldr	x8, [x8]
  41907c:	str	x8, [sp]
  419080:	ldur	x8, [x29, #-8]
  419084:	cbnz	x8, 4190e0 <__fxstatat@plt+0x15c70>
  419088:	ldr	x8, [sp]
  41908c:	cbnz	x8, 4190c0 <__fxstatat@plt+0x15c50>
  419090:	ldr	x8, [sp, #8]
  419094:	mov	x9, #0x80                  	// #128
  419098:	udiv	x8, x9, x8
  41909c:	str	x8, [sp]
  4190a0:	ldr	x8, [sp]
  4190a4:	cmp	x8, #0x0
  4190a8:	cset	w10, ne  // ne = any
  4190ac:	eor	w10, w10, #0x1
  4190b0:	and	w10, w10, #0x1
  4190b4:	ldr	x8, [sp]
  4190b8:	add	x8, x8, w10, sxtw
  4190bc:	str	x8, [sp]
  4190c0:	ldr	x8, [sp, #8]
  4190c4:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4190c8:	udiv	x8, x9, x8
  4190cc:	ldr	x9, [sp]
  4190d0:	cmp	x8, x9
  4190d4:	b.cs	4190dc <__fxstatat@plt+0x15c6c>  // b.hs, b.nlast
  4190d8:	bl	4192a4 <__fxstatat@plt+0x15e34>
  4190dc:	b	41911c <__fxstatat@plt+0x15cac>
  4190e0:	ldr	x8, [sp, #8]
  4190e4:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  4190e8:	movk	x9, #0x5554
  4190ec:	udiv	x8, x9, x8
  4190f0:	ldr	x9, [sp]
  4190f4:	cmp	x8, x9
  4190f8:	b.hi	419100 <__fxstatat@plt+0x15c90>  // b.pmore
  4190fc:	bl	4192a4 <__fxstatat@plt+0x15e34>
  419100:	ldr	x8, [sp]
  419104:	mov	x9, #0x2                   	// #2
  419108:	udiv	x8, x8, x9
  41910c:	add	x8, x8, #0x1
  419110:	ldr	x9, [sp]
  419114:	add	x8, x9, x8
  419118:	str	x8, [sp]
  41911c:	ldr	x8, [sp]
  419120:	ldr	x9, [sp, #16]
  419124:	str	x8, [x9]
  419128:	ldur	x0, [x29, #-8]
  41912c:	ldr	x8, [sp]
  419130:	ldr	x9, [sp, #8]
  419134:	mul	x1, x8, x9
  419138:	bl	418fe8 <__fxstatat@plt+0x15b78>
  41913c:	ldp	x29, x30, [sp, #32]
  419140:	add	sp, sp, #0x30
  419144:	ret
  419148:	sub	sp, sp, #0x20
  41914c:	stp	x29, x30, [sp, #16]
  419150:	add	x29, sp, #0x10
  419154:	str	x0, [sp, #8]
  419158:	ldr	x0, [sp, #8]
  41915c:	bl	418f54 <__fxstatat@plt+0x15ae4>
  419160:	ldp	x29, x30, [sp, #16]
  419164:	add	sp, sp, #0x20
  419168:	ret
  41916c:	sub	sp, sp, #0x20
  419170:	stp	x29, x30, [sp, #16]
  419174:	add	x29, sp, #0x10
  419178:	mov	x2, #0x1                   	// #1
  41917c:	str	x0, [sp, #8]
  419180:	str	x1, [sp]
  419184:	ldr	x0, [sp, #8]
  419188:	ldr	x1, [sp]
  41918c:	bl	41905c <__fxstatat@plt+0x15bec>
  419190:	ldp	x29, x30, [sp, #16]
  419194:	add	sp, sp, #0x20
  419198:	ret
  41919c:	sub	sp, sp, #0x20
  4191a0:	stp	x29, x30, [sp, #16]
  4191a4:	add	x29, sp, #0x10
  4191a8:	str	x0, [sp, #8]
  4191ac:	ldr	x0, [sp, #8]
  4191b0:	bl	418f54 <__fxstatat@plt+0x15ae4>
  4191b4:	ldr	x2, [sp, #8]
  4191b8:	str	x0, [sp]
  4191bc:	mov	w8, wzr
  4191c0:	mov	w1, w8
  4191c4:	bl	402ee0 <memset@plt>
  4191c8:	ldr	x0, [sp]
  4191cc:	ldp	x29, x30, [sp, #16]
  4191d0:	add	sp, sp, #0x20
  4191d4:	ret
  4191d8:	sub	sp, sp, #0x30
  4191dc:	stp	x29, x30, [sp, #32]
  4191e0:	add	x29, sp, #0x20
  4191e4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4191e8:	stur	x0, [x29, #-8]
  4191ec:	str	x1, [sp, #16]
  4191f0:	ldr	x9, [sp, #16]
  4191f4:	udiv	x8, x8, x9
  4191f8:	ldur	x9, [x29, #-8]
  4191fc:	cmp	x8, x9
  419200:	b.cc	419218 <__fxstatat@plt+0x15da8>  // b.lo, b.ul, b.last
  419204:	ldur	x0, [x29, #-8]
  419208:	ldr	x1, [sp, #16]
  41920c:	bl	402f40 <calloc@plt>
  419210:	str	x0, [sp, #8]
  419214:	cbnz	x0, 41921c <__fxstatat@plt+0x15dac>
  419218:	bl	4192a4 <__fxstatat@plt+0x15e34>
  41921c:	ldr	x0, [sp, #8]
  419220:	ldp	x29, x30, [sp, #32]
  419224:	add	sp, sp, #0x30
  419228:	ret
  41922c:	sub	sp, sp, #0x30
  419230:	stp	x29, x30, [sp, #32]
  419234:	add	x29, sp, #0x20
  419238:	stur	x0, [x29, #-8]
  41923c:	str	x1, [sp, #16]
  419240:	ldr	x0, [sp, #16]
  419244:	bl	418f54 <__fxstatat@plt+0x15ae4>
  419248:	ldur	x1, [x29, #-8]
  41924c:	ldr	x2, [sp, #16]
  419250:	str	x0, [sp, #8]
  419254:	bl	402bb0 <memcpy@plt>
  419258:	ldr	x0, [sp, #8]
  41925c:	ldp	x29, x30, [sp, #32]
  419260:	add	sp, sp, #0x30
  419264:	ret
  419268:	sub	sp, sp, #0x20
  41926c:	stp	x29, x30, [sp, #16]
  419270:	add	x29, sp, #0x10
  419274:	str	x0, [sp, #8]
  419278:	ldr	x0, [sp, #8]
  41927c:	ldr	x8, [sp, #8]
  419280:	str	x0, [sp]
  419284:	mov	x0, x8
  419288:	bl	402be0 <strlen@plt>
  41928c:	add	x1, x0, #0x1
  419290:	ldr	x0, [sp]
  419294:	bl	41922c <__fxstatat@plt+0x15dbc>
  419298:	ldp	x29, x30, [sp, #16]
  41929c:	add	sp, sp, #0x20
  4192a0:	ret
  4192a4:	sub	sp, sp, #0x30
  4192a8:	stp	x29, x30, [sp, #32]
  4192ac:	add	x29, sp, #0x20
  4192b0:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  4192b4:	add	x8, x8, #0x4b8
  4192b8:	adrp	x0, 420000 <__fxstatat@plt+0x1cb90>
  4192bc:	add	x0, x0, #0x949
  4192c0:	mov	w9, wzr
  4192c4:	adrp	x2, 41f000 <__fxstatat@plt+0x1bb90>
  4192c8:	add	x2, x2, #0x792
  4192cc:	ldr	w10, [x8]
  4192d0:	stur	w9, [x29, #-4]
  4192d4:	str	x2, [sp, #16]
  4192d8:	str	w10, [sp, #12]
  4192dc:	bl	4033f0 <gettext@plt>
  4192e0:	ldr	w9, [sp, #12]
  4192e4:	str	x0, [sp]
  4192e8:	mov	w0, w9
  4192ec:	ldur	w1, [x29, #-4]
  4192f0:	ldr	x2, [sp, #16]
  4192f4:	ldr	x3, [sp]
  4192f8:	bl	402c30 <error@plt>
  4192fc:	bl	403010 <abort@plt>
  419300:	sub	sp, sp, #0x90
  419304:	stp	x29, x30, [sp, #128]
  419308:	add	x29, sp, #0x80
  41930c:	mov	w8, wzr
  419310:	stur	x0, [x29, #-16]
  419314:	stur	x1, [x29, #-24]
  419318:	stur	w2, [x29, #-28]
  41931c:	stur	x3, [x29, #-40]
  419320:	stur	x4, [x29, #-48]
  419324:	str	wzr, [sp, #52]
  419328:	ldur	w9, [x29, #-28]
  41932c:	cmp	w8, w9
  419330:	cset	w8, gt
  419334:	tbnz	w8, #0, 419348 <__fxstatat@plt+0x15ed8>
  419338:	ldur	w8, [x29, #-28]
  41933c:	cmp	w8, #0x24
  419340:	b.gt	419348 <__fxstatat@plt+0x15ed8>
  419344:	b	419368 <__fxstatat@plt+0x15ef8>
  419348:	adrp	x0, 420000 <__fxstatat@plt+0x1cb90>
  41934c:	add	x0, x0, #0xa34
  419350:	adrp	x1, 420000 <__fxstatat@plt+0x1cb90>
  419354:	add	x1, x1, #0xa5a
  419358:	mov	w2, #0x54                  	// #84
  41935c:	adrp	x3, 420000 <__fxstatat@plt+0x1cb90>
  419360:	add	x3, x3, #0xa6a
  419364:	bl	403370 <__assert_fail@plt>
  419368:	ldur	x8, [x29, #-24]
  41936c:	cbz	x8, 41937c <__fxstatat@plt+0x15f0c>
  419370:	ldur	x8, [x29, #-24]
  419374:	str	x8, [sp, #16]
  419378:	b	419384 <__fxstatat@plt+0x15f14>
  41937c:	sub	x8, x29, #0x38
  419380:	str	x8, [sp, #16]
  419384:	ldr	x8, [sp, #16]
  419388:	str	x8, [sp, #64]
  41938c:	bl	403380 <__errno_location@plt>
  419390:	str	wzr, [x0]
  419394:	ldur	x8, [x29, #-16]
  419398:	str	x8, [sp, #40]
  41939c:	ldr	x8, [sp, #40]
  4193a0:	ldrb	w9, [x8]
  4193a4:	strb	w9, [sp, #39]
  4193a8:	bl	4030c0 <__ctype_b_loc@plt>
  4193ac:	ldr	x8, [x0]
  4193b0:	ldrb	w9, [sp, #39]
  4193b4:	ldrh	w9, [x8, w9, sxtw #1]
  4193b8:	and	w9, w9, #0x2000
  4193bc:	cbz	w9, 4193d8 <__fxstatat@plt+0x15f68>
  4193c0:	ldr	x8, [sp, #40]
  4193c4:	add	x9, x8, #0x1
  4193c8:	str	x9, [sp, #40]
  4193cc:	ldrb	w10, [x8, #1]
  4193d0:	strb	w10, [sp, #39]
  4193d4:	b	4193a8 <__fxstatat@plt+0x15f38>
  4193d8:	ldrb	w8, [sp, #39]
  4193dc:	cmp	w8, #0x2d
  4193e0:	b.ne	4193f0 <__fxstatat@plt+0x15f80>  // b.any
  4193e4:	mov	w8, #0x4                   	// #4
  4193e8:	stur	w8, [x29, #-4]
  4193ec:	b	41980c <__fxstatat@plt+0x1639c>
  4193f0:	ldur	x0, [x29, #-16]
  4193f4:	ldr	x1, [sp, #64]
  4193f8:	ldur	w2, [x29, #-28]
  4193fc:	bl	402bd0 <strtoul@plt>
  419400:	str	x0, [sp, #56]
  419404:	ldr	x8, [sp, #64]
  419408:	ldr	x8, [x8]
  41940c:	ldur	x9, [x29, #-16]
  419410:	cmp	x8, x9
  419414:	b.ne	419464 <__fxstatat@plt+0x15ff4>  // b.any
  419418:	ldur	x8, [x29, #-48]
  41941c:	cbz	x8, 419454 <__fxstatat@plt+0x15fe4>
  419420:	ldr	x8, [sp, #64]
  419424:	ldr	x8, [x8]
  419428:	ldrb	w9, [x8]
  41942c:	cbz	w9, 419454 <__fxstatat@plt+0x15fe4>
  419430:	ldur	x0, [x29, #-48]
  419434:	ldr	x8, [sp, #64]
  419438:	ldr	x8, [x8]
  41943c:	ldrb	w1, [x8]
  419440:	bl	4031d0 <strchr@plt>
  419444:	cbz	x0, 419454 <__fxstatat@plt+0x15fe4>
  419448:	mov	x8, #0x1                   	// #1
  41944c:	str	x8, [sp, #56]
  419450:	b	419460 <__fxstatat@plt+0x15ff0>
  419454:	mov	w8, #0x4                   	// #4
  419458:	stur	w8, [x29, #-4]
  41945c:	b	41980c <__fxstatat@plt+0x1639c>
  419460:	b	419494 <__fxstatat@plt+0x16024>
  419464:	bl	403380 <__errno_location@plt>
  419468:	ldr	w8, [x0]
  41946c:	cbz	w8, 419494 <__fxstatat@plt+0x16024>
  419470:	bl	403380 <__errno_location@plt>
  419474:	ldr	w8, [x0]
  419478:	cmp	w8, #0x22
  41947c:	b.eq	41948c <__fxstatat@plt+0x1601c>  // b.none
  419480:	mov	w8, #0x4                   	// #4
  419484:	stur	w8, [x29, #-4]
  419488:	b	41980c <__fxstatat@plt+0x1639c>
  41948c:	mov	w8, #0x1                   	// #1
  419490:	str	w8, [sp, #52]
  419494:	ldur	x8, [x29, #-48]
  419498:	cbnz	x8, 4194b4 <__fxstatat@plt+0x16044>
  41949c:	ldr	x8, [sp, #56]
  4194a0:	ldur	x9, [x29, #-40]
  4194a4:	str	x8, [x9]
  4194a8:	ldr	w10, [sp, #52]
  4194ac:	stur	w10, [x29, #-4]
  4194b0:	b	41980c <__fxstatat@plt+0x1639c>
  4194b4:	ldr	x8, [sp, #64]
  4194b8:	ldr	x8, [x8]
  4194bc:	ldrb	w9, [x8]
  4194c0:	cbz	w9, 4197f8 <__fxstatat@plt+0x16388>
  4194c4:	mov	w8, #0x400                 	// #1024
  4194c8:	str	w8, [sp, #32]
  4194cc:	mov	w8, #0x1                   	// #1
  4194d0:	str	w8, [sp, #28]
  4194d4:	ldur	x0, [x29, #-48]
  4194d8:	ldr	x9, [sp, #64]
  4194dc:	ldr	x9, [x9]
  4194e0:	ldrb	w1, [x9]
  4194e4:	bl	4031d0 <strchr@plt>
  4194e8:	cbnz	x0, 419508 <__fxstatat@plt+0x16098>
  4194ec:	ldr	x8, [sp, #56]
  4194f0:	ldur	x9, [x29, #-40]
  4194f4:	str	x8, [x9]
  4194f8:	ldr	w10, [sp, #52]
  4194fc:	orr	w10, w10, #0x2
  419500:	stur	w10, [x29, #-4]
  419504:	b	41980c <__fxstatat@plt+0x1639c>
  419508:	ldr	x8, [sp, #64]
  41950c:	ldr	x8, [x8]
  419510:	ldrb	w9, [x8]
  419514:	cmp	w9, #0x45
  419518:	str	w9, [sp, #12]
  41951c:	b.eq	4195d0 <__fxstatat@plt+0x16160>  // b.none
  419520:	b	419524 <__fxstatat@plt+0x160b4>
  419524:	ldr	w8, [sp, #12]
  419528:	cmp	w8, #0x47
  41952c:	b.eq	4195d0 <__fxstatat@plt+0x16160>  // b.none
  419530:	b	419534 <__fxstatat@plt+0x160c4>
  419534:	ldr	w8, [sp, #12]
  419538:	cmp	w8, #0x4b
  41953c:	b.eq	4195d0 <__fxstatat@plt+0x16160>  // b.none
  419540:	b	419544 <__fxstatat@plt+0x160d4>
  419544:	ldr	w8, [sp, #12]
  419548:	cmp	w8, #0x4d
  41954c:	b.eq	4195d0 <__fxstatat@plt+0x16160>  // b.none
  419550:	b	419554 <__fxstatat@plt+0x160e4>
  419554:	ldr	w8, [sp, #12]
  419558:	cmp	w8, #0x50
  41955c:	b.eq	4195d0 <__fxstatat@plt+0x16160>  // b.none
  419560:	b	419564 <__fxstatat@plt+0x160f4>
  419564:	ldr	w8, [sp, #12]
  419568:	cmp	w8, #0x54
  41956c:	b.eq	4195d0 <__fxstatat@plt+0x16160>  // b.none
  419570:	b	419574 <__fxstatat@plt+0x16104>
  419574:	ldr	w8, [sp, #12]
  419578:	subs	w9, w8, #0x59
  41957c:	cmp	w9, #0x1
  419580:	b.ls	4195d0 <__fxstatat@plt+0x16160>  // b.plast
  419584:	b	419588 <__fxstatat@plt+0x16118>
  419588:	ldr	w8, [sp, #12]
  41958c:	cmp	w8, #0x67
  419590:	b.eq	4195d0 <__fxstatat@plt+0x16160>  // b.none
  419594:	b	419598 <__fxstatat@plt+0x16128>
  419598:	ldr	w8, [sp, #12]
  41959c:	cmp	w8, #0x6b
  4195a0:	b.eq	4195d0 <__fxstatat@plt+0x16160>  // b.none
  4195a4:	b	4195a8 <__fxstatat@plt+0x16138>
  4195a8:	ldr	w8, [sp, #12]
  4195ac:	cmp	w8, #0x6d
  4195b0:	b.eq	4195d0 <__fxstatat@plt+0x16160>  // b.none
  4195b4:	b	4195b8 <__fxstatat@plt+0x16148>
  4195b8:	ldr	w8, [sp, #12]
  4195bc:	cmp	w8, #0x74
  4195c0:	cset	w9, eq  // eq = none
  4195c4:	eor	w9, w9, #0x1
  4195c8:	tbnz	w9, #0, 41965c <__fxstatat@plt+0x161ec>
  4195cc:	b	4195d0 <__fxstatat@plt+0x16160>
  4195d0:	ldur	x0, [x29, #-48]
  4195d4:	mov	w1, #0x30                  	// #48
  4195d8:	bl	4031d0 <strchr@plt>
  4195dc:	cbz	x0, 41965c <__fxstatat@plt+0x161ec>
  4195e0:	ldr	x8, [sp, #64]
  4195e4:	ldr	x8, [x8]
  4195e8:	ldrb	w9, [x8, #1]
  4195ec:	cmp	w9, #0x42
  4195f0:	str	w9, [sp, #8]
  4195f4:	b.eq	419648 <__fxstatat@plt+0x161d8>  // b.none
  4195f8:	b	4195fc <__fxstatat@plt+0x1618c>
  4195fc:	ldr	w8, [sp, #8]
  419600:	cmp	w8, #0x44
  419604:	b.eq	419648 <__fxstatat@plt+0x161d8>  // b.none
  419608:	b	41960c <__fxstatat@plt+0x1619c>
  41960c:	ldr	w8, [sp, #8]
  419610:	cmp	w8, #0x69
  419614:	cset	w9, eq  // eq = none
  419618:	eor	w9, w9, #0x1
  41961c:	tbnz	w9, #0, 41965c <__fxstatat@plt+0x161ec>
  419620:	b	419624 <__fxstatat@plt+0x161b4>
  419624:	ldr	x8, [sp, #64]
  419628:	ldr	x8, [x8]
  41962c:	ldrb	w9, [x8, #2]
  419630:	cmp	w9, #0x42
  419634:	b.ne	419644 <__fxstatat@plt+0x161d4>  // b.any
  419638:	ldr	w8, [sp, #28]
  41963c:	add	w8, w8, #0x2
  419640:	str	w8, [sp, #28]
  419644:	b	41965c <__fxstatat@plt+0x161ec>
  419648:	mov	w8, #0x3e8                 	// #1000
  41964c:	str	w8, [sp, #32]
  419650:	ldr	w8, [sp, #28]
  419654:	add	w8, w8, #0x1
  419658:	str	w8, [sp, #28]
  41965c:	ldr	x8, [sp, #64]
  419660:	ldr	x8, [x8]
  419664:	ldrb	w9, [x8]
  419668:	subs	w9, w9, #0x42
  41966c:	mov	w8, w9
  419670:	ubfx	x8, x8, #0, #32
  419674:	cmp	x8, #0x35
  419678:	str	x8, [sp]
  41967c:	b.hi	41979c <__fxstatat@plt+0x1632c>  // b.pmore
  419680:	adrp	x8, 420000 <__fxstatat@plt+0x1cb90>
  419684:	add	x8, x8, #0x95c
  419688:	ldr	x11, [sp]
  41968c:	ldrsw	x10, [x8, x11, lsl #2]
  419690:	add	x9, x8, x10
  419694:	br	x9
  419698:	add	x0, sp, #0x38
  41969c:	mov	w1, #0x200                 	// #512
  4196a0:	bl	41981c <__fxstatat@plt+0x163ac>
  4196a4:	str	w0, [sp, #24]
  4196a8:	b	4197b8 <__fxstatat@plt+0x16348>
  4196ac:	add	x0, sp, #0x38
  4196b0:	mov	w1, #0x400                 	// #1024
  4196b4:	bl	41981c <__fxstatat@plt+0x163ac>
  4196b8:	str	w0, [sp, #24]
  4196bc:	b	4197b8 <__fxstatat@plt+0x16348>
  4196c0:	str	wzr, [sp, #24]
  4196c4:	b	4197b8 <__fxstatat@plt+0x16348>
  4196c8:	ldr	w1, [sp, #32]
  4196cc:	add	x0, sp, #0x38
  4196d0:	mov	w2, #0x6                   	// #6
  4196d4:	bl	419880 <__fxstatat@plt+0x16410>
  4196d8:	str	w0, [sp, #24]
  4196dc:	b	4197b8 <__fxstatat@plt+0x16348>
  4196e0:	ldr	w1, [sp, #32]
  4196e4:	add	x0, sp, #0x38
  4196e8:	mov	w2, #0x3                   	// #3
  4196ec:	bl	419880 <__fxstatat@plt+0x16410>
  4196f0:	str	w0, [sp, #24]
  4196f4:	b	4197b8 <__fxstatat@plt+0x16348>
  4196f8:	ldr	w1, [sp, #32]
  4196fc:	add	x0, sp, #0x38
  419700:	mov	w2, #0x1                   	// #1
  419704:	bl	419880 <__fxstatat@plt+0x16410>
  419708:	str	w0, [sp, #24]
  41970c:	b	4197b8 <__fxstatat@plt+0x16348>
  419710:	ldr	w1, [sp, #32]
  419714:	add	x0, sp, #0x38
  419718:	mov	w2, #0x2                   	// #2
  41971c:	bl	419880 <__fxstatat@plt+0x16410>
  419720:	str	w0, [sp, #24]
  419724:	b	4197b8 <__fxstatat@plt+0x16348>
  419728:	ldr	w1, [sp, #32]
  41972c:	add	x0, sp, #0x38
  419730:	mov	w2, #0x5                   	// #5
  419734:	bl	419880 <__fxstatat@plt+0x16410>
  419738:	str	w0, [sp, #24]
  41973c:	b	4197b8 <__fxstatat@plt+0x16348>
  419740:	ldr	w1, [sp, #32]
  419744:	add	x0, sp, #0x38
  419748:	mov	w2, #0x4                   	// #4
  41974c:	bl	419880 <__fxstatat@plt+0x16410>
  419750:	str	w0, [sp, #24]
  419754:	b	4197b8 <__fxstatat@plt+0x16348>
  419758:	add	x0, sp, #0x38
  41975c:	mov	w1, #0x2                   	// #2
  419760:	bl	41981c <__fxstatat@plt+0x163ac>
  419764:	str	w0, [sp, #24]
  419768:	b	4197b8 <__fxstatat@plt+0x16348>
  41976c:	ldr	w1, [sp, #32]
  419770:	add	x0, sp, #0x38
  419774:	mov	w2, #0x8                   	// #8
  419778:	bl	419880 <__fxstatat@plt+0x16410>
  41977c:	str	w0, [sp, #24]
  419780:	b	4197b8 <__fxstatat@plt+0x16348>
  419784:	ldr	w1, [sp, #32]
  419788:	add	x0, sp, #0x38
  41978c:	mov	w2, #0x7                   	// #7
  419790:	bl	419880 <__fxstatat@plt+0x16410>
  419794:	str	w0, [sp, #24]
  419798:	b	4197b8 <__fxstatat@plt+0x16348>
  41979c:	ldr	x8, [sp, #56]
  4197a0:	ldur	x9, [x29, #-40]
  4197a4:	str	x8, [x9]
  4197a8:	ldr	w10, [sp, #52]
  4197ac:	orr	w10, w10, #0x2
  4197b0:	stur	w10, [x29, #-4]
  4197b4:	b	41980c <__fxstatat@plt+0x1639c>
  4197b8:	ldr	w8, [sp, #24]
  4197bc:	ldr	w9, [sp, #52]
  4197c0:	orr	w8, w9, w8
  4197c4:	str	w8, [sp, #52]
  4197c8:	ldrsw	x10, [sp, #28]
  4197cc:	ldr	x11, [sp, #64]
  4197d0:	ldr	x12, [x11]
  4197d4:	add	x10, x12, x10
  4197d8:	str	x10, [x11]
  4197dc:	ldr	x10, [sp, #64]
  4197e0:	ldr	x10, [x10]
  4197e4:	ldrb	w8, [x10]
  4197e8:	cbz	w8, 4197f8 <__fxstatat@plt+0x16388>
  4197ec:	ldr	w8, [sp, #52]
  4197f0:	orr	w8, w8, #0x2
  4197f4:	str	w8, [sp, #52]
  4197f8:	ldr	x8, [sp, #56]
  4197fc:	ldur	x9, [x29, #-40]
  419800:	str	x8, [x9]
  419804:	ldr	w10, [sp, #52]
  419808:	stur	w10, [x29, #-4]
  41980c:	ldur	w0, [x29, #-4]
  419810:	ldp	x29, x30, [sp, #128]
  419814:	add	sp, sp, #0x90
  419818:	ret
  41981c:	sub	sp, sp, #0x20
  419820:	mov	x8, #0xffffffffffffffff    	// #-1
  419824:	str	x0, [sp, #16]
  419828:	str	w1, [sp, #12]
  41982c:	ldrsw	x9, [sp, #12]
  419830:	udiv	x8, x8, x9
  419834:	ldr	x9, [sp, #16]
  419838:	ldr	x9, [x9]
  41983c:	cmp	x8, x9
  419840:	b.cs	41985c <__fxstatat@plt+0x163ec>  // b.hs, b.nlast
  419844:	ldr	x8, [sp, #16]
  419848:	mov	x9, #0xffffffffffffffff    	// #-1
  41984c:	str	x9, [x8]
  419850:	mov	w10, #0x1                   	// #1
  419854:	str	w10, [sp, #28]
  419858:	b	419874 <__fxstatat@plt+0x16404>
  41985c:	ldrsw	x8, [sp, #12]
  419860:	ldr	x9, [sp, #16]
  419864:	ldr	x10, [x9]
  419868:	mul	x8, x10, x8
  41986c:	str	x8, [x9]
  419870:	str	wzr, [sp, #28]
  419874:	ldr	w0, [sp, #28]
  419878:	add	sp, sp, #0x20
  41987c:	ret
  419880:	sub	sp, sp, #0x30
  419884:	stp	x29, x30, [sp, #32]
  419888:	add	x29, sp, #0x20
  41988c:	stur	x0, [x29, #-8]
  419890:	stur	w1, [x29, #-12]
  419894:	str	w2, [sp, #16]
  419898:	str	wzr, [sp, #12]
  41989c:	ldr	w8, [sp, #16]
  4198a0:	subs	w9, w8, #0x1
  4198a4:	str	w9, [sp, #16]
  4198a8:	cbz	w8, 4198c8 <__fxstatat@plt+0x16458>
  4198ac:	ldur	x0, [x29, #-8]
  4198b0:	ldur	w1, [x29, #-12]
  4198b4:	bl	41981c <__fxstatat@plt+0x163ac>
  4198b8:	ldr	w8, [sp, #12]
  4198bc:	orr	w8, w8, w0
  4198c0:	str	w8, [sp, #12]
  4198c4:	b	41989c <__fxstatat@plt+0x1642c>
  4198c8:	ldr	w0, [sp, #12]
  4198cc:	ldp	x29, x30, [sp, #32]
  4198d0:	add	sp, sp, #0x30
  4198d4:	ret
  4198d8:	sub	sp, sp, #0x90
  4198dc:	stp	x29, x30, [sp, #128]
  4198e0:	add	x29, sp, #0x80
  4198e4:	stur	x0, [x29, #-16]
  4198e8:	stur	xzr, [x29, #-32]
  4198ec:	ldur	x8, [x29, #-16]
  4198f0:	stur	x8, [x29, #-40]
  4198f4:	str	x1, [sp, #8]
  4198f8:	ldur	x8, [x29, #-40]
  4198fc:	ldrb	w9, [x8]
  419900:	cbnz	w9, 41992c <__fxstatat@plt+0x164bc>
  419904:	ldur	x0, [x29, #-32]
  419908:	ldr	x8, [sp, #8]
  41990c:	ldr	q0, [x8]
  419910:	add	x1, sp, #0x30
  419914:	str	q0, [sp, #48]
  419918:	ldr	q0, [x8, #16]
  41991c:	str	q0, [sp, #64]
  419920:	bl	4199e4 <__fxstatat@plt+0x16574>
  419924:	stur	x0, [x29, #-8]
  419928:	b	4199d4 <__fxstatat@plt+0x16564>
  41992c:	ldur	x8, [x29, #-40]
  419930:	ldrb	w9, [x8]
  419934:	cmp	w9, #0x25
  419938:	b.eq	419940 <__fxstatat@plt+0x164d0>  // b.none
  41993c:	b	41997c <__fxstatat@plt+0x1650c>
  419940:	ldur	x8, [x29, #-40]
  419944:	add	x8, x8, #0x1
  419948:	stur	x8, [x29, #-40]
  41994c:	ldur	x8, [x29, #-40]
  419950:	ldrb	w9, [x8]
  419954:	cmp	w9, #0x73
  419958:	b.eq	419960 <__fxstatat@plt+0x164f0>  // b.none
  41995c:	b	41997c <__fxstatat@plt+0x1650c>
  419960:	ldur	x8, [x29, #-40]
  419964:	add	x8, x8, #0x1
  419968:	stur	x8, [x29, #-40]
  41996c:	ldur	x8, [x29, #-32]
  419970:	add	x8, x8, #0x1
  419974:	stur	x8, [x29, #-32]
  419978:	b	4198f8 <__fxstatat@plt+0x16488>
  41997c:	ldur	x1, [x29, #-16]
  419980:	ldr	x8, [sp, #8]
  419984:	ldr	q0, [x8]
  419988:	add	x2, sp, #0x10
  41998c:	str	q0, [sp, #16]
  419990:	ldr	q0, [x8, #16]
  419994:	str	q0, [sp, #32]
  419998:	sub	x0, x29, #0x18
  41999c:	bl	4031b0 <vasprintf@plt>
  4199a0:	cmp	w0, #0x0
  4199a4:	cset	w9, ge  // ge = tcont
  4199a8:	tbnz	w9, #0, 4199cc <__fxstatat@plt+0x1655c>
  4199ac:	bl	403380 <__errno_location@plt>
  4199b0:	ldr	w8, [x0]
  4199b4:	cmp	w8, #0xc
  4199b8:	b.ne	4199c0 <__fxstatat@plt+0x16550>  // b.any
  4199bc:	bl	4192a4 <__fxstatat@plt+0x15e34>
  4199c0:	mov	x8, xzr
  4199c4:	stur	x8, [x29, #-8]
  4199c8:	b	4199d4 <__fxstatat@plt+0x16564>
  4199cc:	ldur	x8, [x29, #-24]
  4199d0:	stur	x8, [x29, #-8]
  4199d4:	ldur	x0, [x29, #-8]
  4199d8:	ldp	x29, x30, [sp, #128]
  4199dc:	add	sp, sp, #0x90
  4199e0:	ret
  4199e4:	sub	sp, sp, #0xd0
  4199e8:	stp	x29, x30, [sp, #192]
  4199ec:	add	x29, sp, #0xc0
  4199f0:	stur	x0, [x29, #-16]
  4199f4:	mov	x8, xzr
  4199f8:	stur	x8, [x29, #-72]
  4199fc:	ldr	q0, [x1]
  419a00:	ldr	q1, [x1, #16]
  419a04:	stur	q1, [x29, #-48]
  419a08:	stur	q0, [x29, #-64]
  419a0c:	ldur	x8, [x29, #-16]
  419a10:	stur	x8, [x29, #-80]
  419a14:	str	x1, [sp, #72]
  419a18:	b	419a1c <__fxstatat@plt+0x165ac>
  419a1c:	ldur	x8, [x29, #-80]
  419a20:	cbz	x8, 419ad8 <__fxstatat@plt+0x16668>
  419a24:	b	419a28 <__fxstatat@plt+0x165b8>
  419a28:	sub	x8, x29, #0x40
  419a2c:	add	x8, x8, #0x18
  419a30:	ldur	w9, [x29, #-40]
  419a34:	mov	w10, w9
  419a38:	str	x8, [sp, #64]
  419a3c:	str	w10, [sp, #60]
  419a40:	tbz	w9, #31, 419a78 <__fxstatat@plt+0x16608>
  419a44:	b	419a48 <__fxstatat@plt+0x165d8>
  419a48:	ldr	w8, [sp, #60]
  419a4c:	add	w9, w8, #0x8
  419a50:	ldr	x10, [sp, #64]
  419a54:	str	w9, [x10]
  419a58:	subs	w9, w9, #0x0
  419a5c:	b.gt	419a78 <__fxstatat@plt+0x16608>
  419a60:	b	419a64 <__fxstatat@plt+0x165f4>
  419a64:	ldur	x8, [x29, #-56]
  419a68:	ldr	w9, [sp, #60]
  419a6c:	add	x8, x8, w9, sxtw
  419a70:	str	x8, [sp, #48]
  419a74:	b	419a8c <__fxstatat@plt+0x1661c>
  419a78:	ldur	x8, [x29, #-64]
  419a7c:	add	x9, x8, #0x8
  419a80:	stur	x9, [x29, #-64]
  419a84:	str	x8, [sp, #48]
  419a88:	b	419a8c <__fxstatat@plt+0x1661c>
  419a8c:	ldr	x8, [sp, #48]
  419a90:	ldr	x8, [x8]
  419a94:	str	x8, [sp, #96]
  419a98:	ldur	x0, [x29, #-72]
  419a9c:	ldr	x8, [sp, #96]
  419aa0:	str	x0, [sp, #40]
  419aa4:	mov	x0, x8
  419aa8:	bl	402be0 <strlen@plt>
  419aac:	ldr	x8, [sp, #40]
  419ab0:	str	x0, [sp, #32]
  419ab4:	mov	x0, x8
  419ab8:	ldr	x1, [sp, #32]
  419abc:	bl	41cd54 <__fxstatat@plt+0x198e4>
  419ac0:	stur	x0, [x29, #-72]
  419ac4:	b	419ac8 <__fxstatat@plt+0x16658>
  419ac8:	ldur	x8, [x29, #-80]
  419acc:	subs	x8, x8, #0x1
  419ad0:	stur	x8, [x29, #-80]
  419ad4:	b	419a1c <__fxstatat@plt+0x165ac>
  419ad8:	ldur	x8, [x29, #-72]
  419adc:	adds	x8, x8, #0x1
  419ae0:	b.eq	419af8 <__fxstatat@plt+0x16688>  // b.none
  419ae4:	b	419ae8 <__fxstatat@plt+0x16678>
  419ae8:	ldur	x8, [x29, #-72]
  419aec:	lsr	x8, x8, #31
  419af0:	cbz	x8, 419b10 <__fxstatat@plt+0x166a0>
  419af4:	b	419af8 <__fxstatat@plt+0x16688>
  419af8:	bl	403380 <__errno_location@plt>
  419afc:	mov	w8, #0x4b                  	// #75
  419b00:	str	w8, [x0]
  419b04:	mov	x9, xzr
  419b08:	stur	x9, [x29, #-8]
  419b0c:	b	419c0c <__fxstatat@plt+0x1679c>
  419b10:	ldur	x8, [x29, #-72]
  419b14:	add	x0, x8, #0x1
  419b18:	bl	418f54 <__fxstatat@plt+0x15ae4>
  419b1c:	stur	x0, [x29, #-24]
  419b20:	ldur	x8, [x29, #-24]
  419b24:	stur	x8, [x29, #-88]
  419b28:	ldur	x8, [x29, #-16]
  419b2c:	stur	x8, [x29, #-80]
  419b30:	b	419b34 <__fxstatat@plt+0x166c4>
  419b34:	ldur	x8, [x29, #-80]
  419b38:	cbz	x8, 419bf4 <__fxstatat@plt+0x16784>
  419b3c:	b	419b40 <__fxstatat@plt+0x166d0>
  419b40:	ldr	x8, [sp, #72]
  419b44:	ldr	w9, [x8, #24]!
  419b48:	mov	w10, w9
  419b4c:	str	x8, [sp, #24]
  419b50:	str	w10, [sp, #20]
  419b54:	tbz	w9, #31, 419b90 <__fxstatat@plt+0x16720>
  419b58:	b	419b5c <__fxstatat@plt+0x166ec>
  419b5c:	ldr	w8, [sp, #20]
  419b60:	add	w9, w8, #0x8
  419b64:	ldr	x10, [sp, #24]
  419b68:	str	w9, [x10]
  419b6c:	subs	w9, w9, #0x0
  419b70:	b.gt	419b90 <__fxstatat@plt+0x16720>
  419b74:	b	419b78 <__fxstatat@plt+0x16708>
  419b78:	ldr	x8, [sp, #72]
  419b7c:	ldr	x9, [x8, #8]
  419b80:	ldr	w10, [sp, #20]
  419b84:	add	x9, x9, w10, sxtw
  419b88:	str	x9, [sp, #8]
  419b8c:	b	419ba8 <__fxstatat@plt+0x16738>
  419b90:	ldr	x8, [sp, #72]
  419b94:	ldr	x9, [x8]
  419b98:	add	x10, x9, #0x8
  419b9c:	str	x10, [x8]
  419ba0:	str	x9, [sp, #8]
  419ba4:	b	419ba8 <__fxstatat@plt+0x16738>
  419ba8:	ldr	x8, [sp, #8]
  419bac:	ldr	x8, [x8]
  419bb0:	str	x8, [sp, #88]
  419bb4:	ldr	x0, [sp, #88]
  419bb8:	bl	402be0 <strlen@plt>
  419bbc:	str	x0, [sp, #80]
  419bc0:	ldur	x0, [x29, #-88]
  419bc4:	ldr	x1, [sp, #88]
  419bc8:	ldr	x2, [sp, #80]
  419bcc:	bl	402bb0 <memcpy@plt>
  419bd0:	ldr	x8, [sp, #80]
  419bd4:	ldur	x9, [x29, #-88]
  419bd8:	add	x8, x9, x8
  419bdc:	stur	x8, [x29, #-88]
  419be0:	b	419be4 <__fxstatat@plt+0x16774>
  419be4:	ldur	x8, [x29, #-80]
  419be8:	subs	x8, x8, #0x1
  419bec:	stur	x8, [x29, #-80]
  419bf0:	b	419b34 <__fxstatat@plt+0x166c4>
  419bf4:	ldur	x8, [x29, #-88]
  419bf8:	mov	w9, wzr
  419bfc:	strb	w9, [x8]
  419c00:	ldur	x8, [x29, #-24]
  419c04:	stur	x8, [x29, #-8]
  419c08:	b	419c0c <__fxstatat@plt+0x1679c>
  419c0c:	ldur	x0, [x29, #-8]
  419c10:	ldp	x29, x30, [sp, #192]
  419c14:	add	sp, sp, #0xd0
  419c18:	ret
  419c1c:	sub	sp, sp, #0x30
  419c20:	stp	x29, x30, [sp, #32]
  419c24:	add	x29, sp, #0x20
  419c28:	mov	x8, xzr
  419c2c:	adrp	x9, 432000 <__fxstatat@plt+0x2eb90>
  419c30:	add	x9, x9, #0x548
  419c34:	add	x0, sp, #0x10
  419c38:	add	x1, sp, #0x8
  419c3c:	str	x8, [sp, #16]
  419c40:	str	xzr, [sp, #8]
  419c44:	ldr	x2, [x9]
  419c48:	bl	403120 <getline@plt>
  419c4c:	str	x0, [sp]
  419c50:	ldr	x8, [sp]
  419c54:	cmp	x8, #0x0
  419c58:	cset	w10, gt
  419c5c:	tbnz	w10, #0, 419c6c <__fxstatat@plt+0x167fc>
  419c60:	mov	w8, #0x0                   	// #0
  419c64:	sturb	w8, [x29, #-1]
  419c68:	b	419cb8 <__fxstatat@plt+0x16848>
  419c6c:	ldr	x8, [sp, #16]
  419c70:	ldr	x9, [sp]
  419c74:	subs	x9, x9, #0x1
  419c78:	ldrb	w10, [x8, x9]
  419c7c:	cmp	w10, #0xa
  419c80:	b.ne	419c9c <__fxstatat@plt+0x1682c>  // b.any
  419c84:	ldr	x8, [sp, #16]
  419c88:	ldr	x9, [sp]
  419c8c:	subs	x9, x9, #0x1
  419c90:	add	x8, x8, x9
  419c94:	mov	w10, #0x0                   	// #0
  419c98:	strb	w10, [x8]
  419c9c:	ldr	x0, [sp, #16]
  419ca0:	bl	402c50 <rpmatch@plt>
  419ca4:	mov	w8, wzr
  419ca8:	cmp	w8, w0
  419cac:	cset	w8, lt  // lt = tstop
  419cb0:	and	w8, w8, #0x1
  419cb4:	sturb	w8, [x29, #-1]
  419cb8:	ldr	x0, [sp, #16]
  419cbc:	bl	403140 <free@plt>
  419cc0:	ldurb	w8, [x29, #-1]
  419cc4:	and	w0, w8, #0x1
  419cc8:	ldp	x29, x30, [sp, #32]
  419ccc:	add	sp, sp, #0x30
  419cd0:	ret
  419cd4:	sub	sp, sp, #0x20
  419cd8:	stp	x29, x30, [sp, #16]
  419cdc:	add	x29, sp, #0x10
  419ce0:	str	x0, [sp]
  419ce4:	ldr	x8, [sp]
  419ce8:	cbz	x8, 419cf8 <__fxstatat@plt+0x16888>
  419cec:	ldr	x0, [sp]
  419cf0:	bl	4032e0 <__freading@plt>
  419cf4:	cbnz	w0, 419d08 <__fxstatat@plt+0x16898>
  419cf8:	ldr	x0, [sp]
  419cfc:	bl	403220 <fflush@plt>
  419d00:	stur	w0, [x29, #-4]
  419d04:	b	419d1c <__fxstatat@plt+0x168ac>
  419d08:	ldr	x0, [sp]
  419d0c:	bl	419d2c <__fxstatat@plt+0x168bc>
  419d10:	ldr	x0, [sp]
  419d14:	bl	403220 <fflush@plt>
  419d18:	stur	w0, [x29, #-4]
  419d1c:	ldur	w0, [x29, #-4]
  419d20:	ldp	x29, x30, [sp, #16]
  419d24:	add	sp, sp, #0x20
  419d28:	ret
  419d2c:	sub	sp, sp, #0x20
  419d30:	stp	x29, x30, [sp, #16]
  419d34:	add	x29, sp, #0x10
  419d38:	str	x0, [sp, #8]
  419d3c:	ldr	x8, [sp, #8]
  419d40:	ldr	w9, [x8]
  419d44:	and	w9, w9, #0x100
  419d48:	cbz	w9, 419d60 <__fxstatat@plt+0x168f0>
  419d4c:	ldr	x0, [sp, #8]
  419d50:	mov	x8, xzr
  419d54:	mov	x1, x8
  419d58:	mov	w2, #0x1                   	// #1
  419d5c:	bl	419dfc <__fxstatat@plt+0x1698c>
  419d60:	ldp	x29, x30, [sp, #16]
  419d64:	add	sp, sp, #0x20
  419d68:	ret
  419d6c:	sub	sp, sp, #0x20
  419d70:	str	x0, [sp, #16]
  419d74:	ldr	x8, [sp, #16]
  419d78:	ldr	x8, [x8, #40]
  419d7c:	ldr	x9, [sp, #16]
  419d80:	ldr	x9, [x9, #32]
  419d84:	cmp	x8, x9
  419d88:	b.ls	419d94 <__fxstatat@plt+0x16924>  // b.plast
  419d8c:	str	xzr, [sp, #24]
  419d90:	b	419df0 <__fxstatat@plt+0x16980>
  419d94:	ldr	x8, [sp, #16]
  419d98:	ldr	x8, [x8, #16]
  419d9c:	ldr	x9, [sp, #16]
  419da0:	ldr	x9, [x9, #8]
  419da4:	subs	x8, x8, x9
  419da8:	ldr	x9, [sp, #16]
  419dac:	ldr	w10, [x9]
  419db0:	and	w10, w10, #0x100
  419db4:	str	x8, [sp, #8]
  419db8:	cbz	w10, 419dd8 <__fxstatat@plt+0x16968>
  419dbc:	ldr	x8, [sp, #16]
  419dc0:	ldr	x8, [x8, #88]
  419dc4:	ldr	x9, [sp, #16]
  419dc8:	ldr	x9, [x9, #72]
  419dcc:	subs	x8, x8, x9
  419dd0:	str	x8, [sp]
  419dd4:	b	419de0 <__fxstatat@plt+0x16970>
  419dd8:	mov	x8, xzr
  419ddc:	str	x8, [sp]
  419de0:	ldr	x8, [sp]
  419de4:	ldr	x9, [sp, #8]
  419de8:	add	x8, x9, x8
  419dec:	str	x8, [sp, #24]
  419df0:	ldr	x0, [sp, #24]
  419df4:	add	sp, sp, #0x20
  419df8:	ret
  419dfc:	sub	sp, sp, #0x40
  419e00:	stp	x29, x30, [sp, #48]
  419e04:	add	x29, sp, #0x30
  419e08:	stur	x0, [x29, #-16]
  419e0c:	str	x1, [sp, #24]
  419e10:	str	w2, [sp, #20]
  419e14:	ldur	x8, [x29, #-16]
  419e18:	ldr	x8, [x8, #16]
  419e1c:	ldur	x9, [x29, #-16]
  419e20:	ldr	x9, [x9, #8]
  419e24:	cmp	x8, x9
  419e28:	b.ne	419ea8 <__fxstatat@plt+0x16a38>  // b.any
  419e2c:	ldur	x8, [x29, #-16]
  419e30:	ldr	x8, [x8, #40]
  419e34:	ldur	x9, [x29, #-16]
  419e38:	ldr	x9, [x9, #32]
  419e3c:	cmp	x8, x9
  419e40:	b.ne	419ea8 <__fxstatat@plt+0x16a38>  // b.any
  419e44:	ldur	x8, [x29, #-16]
  419e48:	ldr	x8, [x8, #72]
  419e4c:	cbnz	x8, 419ea8 <__fxstatat@plt+0x16a38>
  419e50:	ldur	x0, [x29, #-16]
  419e54:	bl	402dc0 <fileno@plt>
  419e58:	ldr	x1, [sp, #24]
  419e5c:	ldr	w2, [sp, #20]
  419e60:	bl	402d80 <lseek@plt>
  419e64:	str	x0, [sp, #8]
  419e68:	ldr	x8, [sp, #8]
  419e6c:	mov	x9, #0xffffffffffffffff    	// #-1
  419e70:	cmp	x8, x9
  419e74:	b.ne	419e84 <__fxstatat@plt+0x16a14>  // b.any
  419e78:	mov	w8, #0xffffffff            	// #-1
  419e7c:	stur	w8, [x29, #-4]
  419e80:	b	419ebc <__fxstatat@plt+0x16a4c>
  419e84:	ldur	x8, [x29, #-16]
  419e88:	ldr	w9, [x8]
  419e8c:	and	w9, w9, #0xffffffef
  419e90:	str	w9, [x8]
  419e94:	ldr	x8, [sp, #8]
  419e98:	ldur	x10, [x29, #-16]
  419e9c:	str	x8, [x10, #144]
  419ea0:	stur	wzr, [x29, #-4]
  419ea4:	b	419ebc <__fxstatat@plt+0x16a4c>
  419ea8:	ldur	x0, [x29, #-16]
  419eac:	ldr	x1, [sp, #24]
  419eb0:	ldr	w2, [sp, #20]
  419eb4:	bl	403110 <fseeko@plt>
  419eb8:	stur	w0, [x29, #-4]
  419ebc:	ldur	w0, [x29, #-4]
  419ec0:	ldp	x29, x30, [sp, #48]
  419ec4:	add	sp, sp, #0x40
  419ec8:	ret
  419ecc:	sub	sp, sp, #0x50
  419ed0:	stp	x29, x30, [sp, #64]
  419ed4:	add	x29, sp, #0x40
  419ed8:	stur	x0, [x29, #-16]
  419edc:	stur	x1, [x29, #-24]
  419ee0:	str	x2, [sp, #32]
  419ee4:	str	x3, [sp, #24]
  419ee8:	ldur	x8, [x29, #-16]
  419eec:	cbnz	x8, 419ef8 <__fxstatat@plt+0x16a88>
  419ef0:	add	x8, sp, #0xc
  419ef4:	stur	x8, [x29, #-16]
  419ef8:	ldur	x0, [x29, #-16]
  419efc:	ldur	x1, [x29, #-24]
  419f00:	ldr	x2, [sp, #32]
  419f04:	ldr	x3, [sp, #24]
  419f08:	bl	402ba0 <mbrtowc@plt>
  419f0c:	str	x0, [sp, #16]
  419f10:	ldr	x8, [sp, #16]
  419f14:	mov	x9, #0xfffffffffffffffe    	// #-2
  419f18:	cmp	x9, x8
  419f1c:	b.hi	419f5c <__fxstatat@plt+0x16aec>  // b.pmore
  419f20:	ldr	x8, [sp, #32]
  419f24:	cbz	x8, 419f5c <__fxstatat@plt+0x16aec>
  419f28:	mov	w8, wzr
  419f2c:	mov	w0, w8
  419f30:	bl	41afa4 <__fxstatat@plt+0x17b34>
  419f34:	tbnz	w0, #0, 419f5c <__fxstatat@plt+0x16aec>
  419f38:	ldur	x8, [x29, #-24]
  419f3c:	ldrb	w9, [x8]
  419f40:	strb	w9, [sp, #11]
  419f44:	ldrb	w9, [sp, #11]
  419f48:	ldur	x8, [x29, #-16]
  419f4c:	str	w9, [x8]
  419f50:	mov	x8, #0x1                   	// #1
  419f54:	stur	x8, [x29, #-8]
  419f58:	b	419f64 <__fxstatat@plt+0x16af4>
  419f5c:	ldr	x8, [sp, #16]
  419f60:	stur	x8, [x29, #-8]
  419f64:	ldur	x0, [x29, #-8]
  419f68:	ldp	x29, x30, [sp, #64]
  419f6c:	add	sp, sp, #0x50
  419f70:	ret
  419f74:	sub	sp, sp, #0x30
  419f78:	stp	x29, x30, [sp, #32]
  419f7c:	add	x29, sp, #0x20
  419f80:	str	x0, [sp, #16]
  419f84:	str	w1, [sp, #12]
  419f88:	str	x2, [sp]
  419f8c:	ldr	w8, [sp, #12]
  419f90:	and	w8, w8, #0xf000
  419f94:	cmp	w8, #0x1, lsl #12
  419f98:	b.ne	419fbc <__fxstatat@plt+0x16b4c>  // b.any
  419f9c:	ldr	x8, [sp]
  419fa0:	cbnz	x8, 419fbc <__fxstatat@plt+0x16b4c>
  419fa4:	ldr	x0, [sp, #16]
  419fa8:	ldr	w8, [sp, #12]
  419fac:	and	w1, w8, #0xffffefff
  419fb0:	bl	402d90 <mkfifo@plt>
  419fb4:	stur	w0, [x29, #-4]
  419fb8:	b	419fd0 <__fxstatat@plt+0x16b60>
  419fbc:	ldr	x0, [sp, #16]
  419fc0:	ldr	w1, [sp, #12]
  419fc4:	ldr	x2, [sp]
  419fc8:	bl	41dcb8 <__fxstatat@plt+0x1a848>
  419fcc:	stur	w0, [x29, #-4]
  419fd0:	ldur	w0, [x29, #-4]
  419fd4:	ldp	x29, x30, [sp, #32]
  419fd8:	add	sp, sp, #0x30
  419fdc:	ret
  419fe0:	sub	sp, sp, #0x30
  419fe4:	stp	x29, x30, [sp, #32]
  419fe8:	add	x29, sp, #0x20
  419fec:	mov	w8, wzr
  419ff0:	add	x2, sp, #0x8
  419ff4:	str	x0, [sp, #16]
  419ff8:	ldr	x0, [sp, #16]
  419ffc:	mov	w1, w8
  41a000:	bl	4031a0 <acl_get_entry@plt>
  41a004:	str	w0, [sp, #4]
  41a008:	ldr	w8, [sp, #4]
  41a00c:	cmp	w8, #0x0
  41a010:	cset	w8, le
  41a014:	tbnz	w8, #0, 41a084 <__fxstatat@plt+0x16c14>
  41a018:	ldr	x0, [sp, #8]
  41a01c:	mov	x1, sp
  41a020:	bl	402ed0 <acl_get_tag_type@plt>
  41a024:	cmp	w0, #0x0
  41a028:	cset	w8, ge  // ge = tcont
  41a02c:	tbnz	w8, #0, 41a03c <__fxstatat@plt+0x16bcc>
  41a030:	mov	w8, #0xffffffff            	// #-1
  41a034:	stur	w8, [x29, #-4]
  41a038:	b	41a08c <__fxstatat@plt+0x16c1c>
  41a03c:	ldr	w8, [sp]
  41a040:	cmp	w8, #0x1
  41a044:	b.eq	41a06c <__fxstatat@plt+0x16bfc>  // b.none
  41a048:	ldr	w8, [sp]
  41a04c:	cmp	w8, #0x4
  41a050:	b.eq	41a06c <__fxstatat@plt+0x16bfc>  // b.none
  41a054:	ldr	w8, [sp]
  41a058:	cmp	w8, #0x20
  41a05c:	b.eq	41a06c <__fxstatat@plt+0x16bfc>  // b.none
  41a060:	mov	w8, #0x1                   	// #1
  41a064:	stur	w8, [x29, #-4]
  41a068:	b	41a08c <__fxstatat@plt+0x16c1c>
  41a06c:	ldr	x0, [sp, #16]
  41a070:	mov	w1, #0x1                   	// #1
  41a074:	add	x2, sp, #0x8
  41a078:	bl	4031a0 <acl_get_entry@plt>
  41a07c:	str	w0, [sp, #4]
  41a080:	b	41a008 <__fxstatat@plt+0x16b98>
  41a084:	ldr	w8, [sp, #4]
  41a088:	stur	w8, [x29, #-4]
  41a08c:	ldur	w0, [x29, #-4]
  41a090:	ldp	x29, x30, [sp, #32]
  41a094:	add	sp, sp, #0x30
  41a098:	ret
  41a09c:	sub	sp, sp, #0x20
  41a0a0:	stp	x29, x30, [sp, #16]
  41a0a4:	add	x29, sp, #0x10
  41a0a8:	str	x0, [sp, #8]
  41a0ac:	ldr	x0, [sp, #8]
  41a0b0:	bl	402c60 <acl_entries@plt>
  41a0b4:	cmp	w0, #0x0
  41a0b8:	cset	w8, gt
  41a0bc:	and	w0, w8, #0x1
  41a0c0:	ldp	x29, x30, [sp, #16]
  41a0c4:	add	sp, sp, #0x20
  41a0c8:	ret
  41a0cc:	sub	sp, sp, #0x20
  41a0d0:	stp	x29, x30, [sp, #16]
  41a0d4:	add	x29, sp, #0x10
  41a0d8:	str	x0, [sp, #8]
  41a0dc:	ldr	x8, [sp, #8]
  41a0e0:	ldr	x8, [x8, #8]
  41a0e4:	cbz	x8, 41a0f4 <__fxstatat@plt+0x16c84>
  41a0e8:	ldr	x8, [sp, #8]
  41a0ec:	ldr	x0, [x8, #8]
  41a0f0:	bl	403460 <acl_free@plt>
  41a0f4:	ldr	x8, [sp, #8]
  41a0f8:	ldr	x8, [x8, #16]
  41a0fc:	cbz	x8, 41a10c <__fxstatat@plt+0x16c9c>
  41a100:	ldr	x8, [sp, #8]
  41a104:	ldr	x0, [x8, #16]
  41a108:	bl	403460 <acl_free@plt>
  41a10c:	ldp	x29, x30, [sp, #16]
  41a110:	add	sp, sp, #0x20
  41a114:	ret
  41a118:	sub	sp, sp, #0x40
  41a11c:	stp	x29, x30, [sp, #48]
  41a120:	add	x29, sp, #0x30
  41a124:	mov	x8, #0x20                  	// #32
  41a128:	mov	w9, #0xffffffff            	// #-1
  41a12c:	mov	w10, wzr
  41a130:	stur	x0, [x29, #-16]
  41a134:	stur	w1, [x29, #-20]
  41a138:	str	w2, [sp, #24]
  41a13c:	str	x3, [sp, #16]
  41a140:	ldr	x0, [sp, #16]
  41a144:	mov	w1, w10
  41a148:	mov	x2, x8
  41a14c:	str	w9, [sp, #12]
  41a150:	bl	402ee0 <memset@plt>
  41a154:	ldr	w9, [sp, #24]
  41a158:	ldr	x8, [sp, #16]
  41a15c:	str	w9, [x8]
  41a160:	ldur	w9, [x29, #-20]
  41a164:	ldr	w10, [sp, #12]
  41a168:	cmp	w9, w10
  41a16c:	b.eq	41a184 <__fxstatat@plt+0x16d14>  // b.none
  41a170:	ldur	w0, [x29, #-20]
  41a174:	bl	402fa0 <acl_get_fd@plt>
  41a178:	ldr	x8, [sp, #16]
  41a17c:	str	x0, [x8, #8]
  41a180:	b	41a198 <__fxstatat@plt+0x16d28>
  41a184:	ldur	x0, [x29, #-16]
  41a188:	mov	w1, #0x8000                	// #32768
  41a18c:	bl	403100 <acl_get_file@plt>
  41a190:	ldr	x8, [sp, #16]
  41a194:	str	x0, [x8, #8]
  41a198:	ldr	x8, [sp, #16]
  41a19c:	ldr	x8, [x8, #8]
  41a1a0:	cbnz	x8, 41a1c8 <__fxstatat@plt+0x16d58>
  41a1a4:	bl	403380 <__errno_location@plt>
  41a1a8:	ldr	w0, [x0]
  41a1ac:	bl	41d4cc <__fxstatat@plt+0x1a05c>
  41a1b0:	mov	w8, wzr
  41a1b4:	mov	w9, #0xffffffff            	// #-1
  41a1b8:	tst	w0, #0x1
  41a1bc:	csel	w8, w9, w8, ne  // ne = any
  41a1c0:	stur	w8, [x29, #-4]
  41a1c4:	b	41a208 <__fxstatat@plt+0x16d98>
  41a1c8:	ldr	w8, [sp, #24]
  41a1cc:	and	w8, w8, #0xf000
  41a1d0:	cmp	w8, #0x4, lsl #12
  41a1d4:	b.ne	41a204 <__fxstatat@plt+0x16d94>  // b.any
  41a1d8:	ldur	x0, [x29, #-16]
  41a1dc:	mov	w1, #0x4000                	// #16384
  41a1e0:	bl	403100 <acl_get_file@plt>
  41a1e4:	ldr	x8, [sp, #16]
  41a1e8:	str	x0, [x8, #16]
  41a1ec:	ldr	x8, [sp, #16]
  41a1f0:	ldr	x8, [x8, #16]
  41a1f4:	cbnz	x8, 41a204 <__fxstatat@plt+0x16d94>
  41a1f8:	mov	w8, #0xffffffff            	// #-1
  41a1fc:	stur	w8, [x29, #-4]
  41a200:	b	41a208 <__fxstatat@plt+0x16d98>
  41a204:	stur	wzr, [x29, #-4]
  41a208:	ldur	w0, [x29, #-4]
  41a20c:	ldp	x29, x30, [sp, #48]
  41a210:	add	sp, sp, #0x40
  41a214:	ret
  41a218:	sub	sp, sp, #0x30
  41a21c:	stp	x29, x30, [sp, #32]
  41a220:	add	x29, sp, #0x20
  41a224:	mov	w8, #0xffffffff            	// #-1
  41a228:	str	x0, [sp, #16]
  41a22c:	str	w1, [sp, #12]
  41a230:	str	w2, [sp, #8]
  41a234:	ldr	w9, [sp, #12]
  41a238:	cmp	w9, w8
  41a23c:	b.eq	41a254 <__fxstatat@plt+0x16de4>  // b.none
  41a240:	ldr	w0, [sp, #12]
  41a244:	ldr	w1, [sp, #8]
  41a248:	bl	402f20 <fchmod@plt>
  41a24c:	stur	w0, [x29, #-4]
  41a250:	b	41a264 <__fxstatat@plt+0x16df4>
  41a254:	ldr	x0, [sp, #16]
  41a258:	ldr	w1, [sp, #8]
  41a25c:	bl	402e60 <chmod@plt>
  41a260:	stur	w0, [x29, #-4]
  41a264:	ldur	w0, [x29, #-4]
  41a268:	ldp	x29, x30, [sp, #32]
  41a26c:	add	sp, sp, #0x30
  41a270:	ret
  41a274:	sub	sp, sp, #0x50
  41a278:	stp	x29, x30, [sp, #64]
  41a27c:	add	x29, sp, #0x40
  41a280:	mov	w8, #0x0                   	// #0
  41a284:	mov	w9, #0x1                   	// #1
  41a288:	stur	x0, [x29, #-16]
  41a28c:	stur	x1, [x29, #-24]
  41a290:	stur	w2, [x29, #-28]
  41a294:	sturb	w8, [x29, #-29]
  41a298:	sturb	w8, [x29, #-31]
  41a29c:	str	wzr, [sp, #28]
  41a2a0:	ldur	x10, [x29, #-16]
  41a2a4:	ldr	w8, [x10]
  41a2a8:	tst	w8, #0xe00
  41a2ac:	cset	w8, ne  // ne = any
  41a2b0:	and	w8, w8, w9
  41a2b4:	sturb	w8, [x29, #-30]
  41a2b8:	ldurb	w8, [x29, #-30]
  41a2bc:	tbnz	w8, #0, 41a2c4 <__fxstatat@plt+0x16e54>
  41a2c0:	b	41a2f0 <__fxstatat@plt+0x16e80>
  41a2c4:	ldur	x0, [x29, #-24]
  41a2c8:	ldur	w1, [x29, #-28]
  41a2cc:	ldur	x8, [x29, #-16]
  41a2d0:	ldr	w2, [x8]
  41a2d4:	bl	41a218 <__fxstatat@plt+0x16da8>
  41a2d8:	str	w0, [sp, #28]
  41a2dc:	ldr	w9, [sp, #28]
  41a2e0:	cbz	w9, 41a2f0 <__fxstatat@plt+0x16e80>
  41a2e4:	mov	w8, #0xffffffff            	// #-1
  41a2e8:	stur	w8, [x29, #-4]
  41a2ec:	b	41a418 <__fxstatat@plt+0x16fa8>
  41a2f0:	ldur	x0, [x29, #-16]
  41a2f4:	ldur	x1, [x29, #-24]
  41a2f8:	ldur	w2, [x29, #-28]
  41a2fc:	mov	w8, wzr
  41a300:	mov	w3, w8
  41a304:	sub	x4, x29, #0x1f
  41a308:	sub	x5, x29, #0x1d
  41a30c:	bl	41a428 <__fxstatat@plt+0x16fb8>
  41a310:	str	w0, [sp, #28]
  41a314:	ldurb	w8, [x29, #-29]
  41a318:	tbnz	w8, #0, 41a398 <__fxstatat@plt+0x16f28>
  41a31c:	ldr	w8, [sp, #28]
  41a320:	cbz	w8, 41a334 <__fxstatat@plt+0x16ec4>
  41a324:	bl	403380 <__errno_location@plt>
  41a328:	ldr	w8, [x0]
  41a32c:	str	w8, [sp, #16]
  41a330:	b	41a33c <__fxstatat@plt+0x16ecc>
  41a334:	mov	w8, wzr
  41a338:	str	w8, [sp, #16]
  41a33c:	ldr	w8, [sp, #16]
  41a340:	str	w8, [sp, #24]
  41a344:	ldur	x0, [x29, #-16]
  41a348:	ldur	x1, [x29, #-24]
  41a34c:	ldur	w2, [x29, #-28]
  41a350:	mov	w3, #0x1                   	// #1
  41a354:	sub	x4, x29, #0x1f
  41a358:	sub	x5, x29, #0x1d
  41a35c:	bl	41a428 <__fxstatat@plt+0x16fb8>
  41a360:	str	w0, [sp, #28]
  41a364:	ldurb	w8, [x29, #-29]
  41a368:	tbnz	w8, #0, 41a374 <__fxstatat@plt+0x16f04>
  41a36c:	mov	w8, #0x1                   	// #1
  41a370:	sturb	w8, [x29, #-31]
  41a374:	ldr	w8, [sp, #24]
  41a378:	cbz	w8, 41a398 <__fxstatat@plt+0x16f28>
  41a37c:	ldr	w8, [sp, #24]
  41a380:	str	w8, [sp, #12]
  41a384:	bl	403380 <__errno_location@plt>
  41a388:	ldr	w8, [sp, #12]
  41a38c:	str	w8, [x0]
  41a390:	mov	w9, #0xffffffff            	// #-1
  41a394:	str	w9, [sp, #28]
  41a398:	ldurb	w8, [x29, #-31]
  41a39c:	tbnz	w8, #0, 41a3a4 <__fxstatat@plt+0x16f34>
  41a3a0:	b	41a410 <__fxstatat@plt+0x16fa0>
  41a3a4:	ldurb	w8, [x29, #-30]
  41a3a8:	tbnz	w8, #0, 41a410 <__fxstatat@plt+0x16fa0>
  41a3ac:	ldr	w8, [sp, #28]
  41a3b0:	cbz	w8, 41a3c4 <__fxstatat@plt+0x16f54>
  41a3b4:	bl	403380 <__errno_location@plt>
  41a3b8:	ldr	w8, [x0]
  41a3bc:	str	w8, [sp, #8]
  41a3c0:	b	41a3cc <__fxstatat@plt+0x16f5c>
  41a3c4:	mov	w8, wzr
  41a3c8:	str	w8, [sp, #8]
  41a3cc:	ldr	w8, [sp, #8]
  41a3d0:	str	w8, [sp, #20]
  41a3d4:	ldur	x0, [x29, #-24]
  41a3d8:	ldur	w1, [x29, #-28]
  41a3dc:	ldur	x9, [x29, #-16]
  41a3e0:	ldr	w2, [x9]
  41a3e4:	bl	41a218 <__fxstatat@plt+0x16da8>
  41a3e8:	str	w0, [sp, #28]
  41a3ec:	ldr	w8, [sp, #20]
  41a3f0:	cbz	w8, 41a410 <__fxstatat@plt+0x16fa0>
  41a3f4:	ldr	w8, [sp, #20]
  41a3f8:	str	w8, [sp, #4]
  41a3fc:	bl	403380 <__errno_location@plt>
  41a400:	ldr	w8, [sp, #4]
  41a404:	str	w8, [x0]
  41a408:	mov	w9, #0xffffffff            	// #-1
  41a40c:	str	w9, [sp, #28]
  41a410:	ldr	w8, [sp, #28]
  41a414:	stur	w8, [x29, #-4]
  41a418:	ldur	w0, [x29, #-4]
  41a41c:	ldp	x29, x30, [sp, #64]
  41a420:	add	sp, sp, #0x50
  41a424:	ret
  41a428:	sub	sp, sp, #0x40
  41a42c:	stp	x29, x30, [sp, #48]
  41a430:	add	x29, sp, #0x30
  41a434:	stur	x0, [x29, #-8]
  41a438:	stur	x1, [x29, #-16]
  41a43c:	stur	w2, [x29, #-20]
  41a440:	str	w3, [sp, #24]
  41a444:	str	x4, [sp, #16]
  41a448:	str	x5, [sp, #8]
  41a44c:	str	wzr, [sp, #4]
  41a450:	ldur	x8, [x29, #-8]
  41a454:	ldrb	w9, [x8, #24]
  41a458:	tbnz	w9, #0, 41a5b0 <__fxstatat@plt+0x17140>
  41a45c:	ldr	w8, [sp, #4]
  41a460:	cbnz	w8, 41a4ac <__fxstatat@plt+0x1703c>
  41a464:	ldr	w8, [sp, #24]
  41a468:	cbz	w8, 41a4ac <__fxstatat@plt+0x1703c>
  41a46c:	ldur	x8, [x29, #-8]
  41a470:	ldr	x8, [x8, #8]
  41a474:	cbz	x8, 41a484 <__fxstatat@plt+0x17014>
  41a478:	ldur	x8, [x29, #-8]
  41a47c:	ldr	x0, [x8, #8]
  41a480:	bl	403460 <acl_free@plt>
  41a484:	ldur	x8, [x29, #-8]
  41a488:	ldr	w0, [x8]
  41a48c:	bl	402f90 <acl_from_mode@plt>
  41a490:	ldur	x8, [x29, #-8]
  41a494:	str	x0, [x8, #8]
  41a498:	ldur	x8, [x29, #-8]
  41a49c:	ldr	x8, [x8, #8]
  41a4a0:	cbnz	x8, 41a4ac <__fxstatat@plt+0x1703c>
  41a4a4:	mov	w8, #0xffffffff            	// #-1
  41a4a8:	str	w8, [sp, #4]
  41a4ac:	ldr	w8, [sp, #4]
  41a4b0:	cbnz	w8, 41a5b0 <__fxstatat@plt+0x17140>
  41a4b4:	ldur	x8, [x29, #-8]
  41a4b8:	ldr	x8, [x8, #8]
  41a4bc:	cbz	x8, 41a5b0 <__fxstatat@plt+0x17140>
  41a4c0:	ldur	w8, [x29, #-20]
  41a4c4:	mov	w9, #0xffffffff            	// #-1
  41a4c8:	cmp	w8, w9
  41a4cc:	b.eq	41a4e8 <__fxstatat@plt+0x17078>  // b.none
  41a4d0:	ldur	w0, [x29, #-20]
  41a4d4:	ldur	x8, [x29, #-8]
  41a4d8:	ldr	x1, [x8, #8]
  41a4dc:	bl	402c00 <acl_set_fd@plt>
  41a4e0:	str	w0, [sp, #4]
  41a4e4:	b	41a500 <__fxstatat@plt+0x17090>
  41a4e8:	ldur	x0, [x29, #-16]
  41a4ec:	ldur	x8, [x29, #-8]
  41a4f0:	ldr	x2, [x8, #8]
  41a4f4:	mov	w1, #0x8000                	// #32768
  41a4f8:	bl	402f70 <acl_set_file@plt>
  41a4fc:	str	w0, [sp, #4]
  41a500:	ldr	w8, [sp, #4]
  41a504:	cbz	w8, 41a544 <__fxstatat@plt+0x170d4>
  41a508:	bl	403380 <__errno_location@plt>
  41a50c:	ldr	w0, [x0]
  41a510:	bl	41d4cc <__fxstatat@plt+0x1a05c>
  41a514:	tbnz	w0, #0, 41a540 <__fxstatat@plt+0x170d0>
  41a518:	ldur	x8, [x29, #-8]
  41a51c:	mov	w9, #0x1                   	// #1
  41a520:	strb	w9, [x8, #24]
  41a524:	ldr	w9, [sp, #24]
  41a528:	cbnz	w9, 41a53c <__fxstatat@plt+0x170cc>
  41a52c:	ldur	x8, [x29, #-8]
  41a530:	ldr	x0, [x8, #8]
  41a534:	bl	419fe0 <__fxstatat@plt+0x16b70>
  41a538:	cbnz	w0, 41a540 <__fxstatat@plt+0x170d0>
  41a53c:	str	wzr, [sp, #4]
  41a540:	b	41a5b0 <__fxstatat@plt+0x17140>
  41a544:	ldr	x8, [sp, #8]
  41a548:	mov	w9, #0x1                   	// #1
  41a54c:	strb	w9, [x8]
  41a550:	ldur	x8, [x29, #-8]
  41a554:	ldr	w9, [x8]
  41a558:	and	w9, w9, #0xf000
  41a55c:	cmp	w9, #0x4, lsl #12
  41a560:	b.ne	41a5b0 <__fxstatat@plt+0x17140>  // b.any
  41a564:	ldr	w8, [sp, #24]
  41a568:	cbnz	w8, 41a5a4 <__fxstatat@plt+0x17134>
  41a56c:	ldur	x8, [x29, #-8]
  41a570:	ldr	x8, [x8, #16]
  41a574:	cbz	x8, 41a5a4 <__fxstatat@plt+0x17134>
  41a578:	ldur	x8, [x29, #-8]
  41a57c:	ldr	x0, [x8, #16]
  41a580:	bl	41a09c <__fxstatat@plt+0x16c2c>
  41a584:	cbz	w0, 41a5a4 <__fxstatat@plt+0x17134>
  41a588:	ldur	x0, [x29, #-16]
  41a58c:	ldur	x8, [x29, #-8]
  41a590:	ldr	x2, [x8, #16]
  41a594:	mov	w1, #0x4000                	// #16384
  41a598:	bl	402f70 <acl_set_file@plt>
  41a59c:	str	w0, [sp, #4]
  41a5a0:	b	41a5b0 <__fxstatat@plt+0x17140>
  41a5a4:	ldur	x0, [x29, #-16]
  41a5a8:	bl	402df0 <acl_delete_def_file@plt>
  41a5ac:	str	w0, [sp, #4]
  41a5b0:	ldr	w0, [sp, #4]
  41a5b4:	ldp	x29, x30, [sp, #48]
  41a5b8:	add	sp, sp, #0x40
  41a5bc:	ret
  41a5c0:	stp	x29, x30, [sp, #-16]!
  41a5c4:	mov	x29, sp
  41a5c8:	mov	w0, #0x1                   	// #1
  41a5cc:	bl	40358c <__fxstatat@plt+0x11c>
  41a5d0:	ldp	x29, x30, [sp], #16
  41a5d4:	ret
  41a5d8:	sub	sp, sp, #0x60
  41a5dc:	stp	x29, x30, [sp, #80]
  41a5e0:	add	x29, sp, #0x50
  41a5e4:	mov	x8, #0xffffffffffffffff    	// #-1
  41a5e8:	mov	w9, #0x0                   	// #0
  41a5ec:	stur	x0, [x29, #-16]
  41a5f0:	stur	x1, [x29, #-24]
  41a5f4:	stur	x2, [x29, #-32]
  41a5f8:	str	x3, [sp, #40]
  41a5fc:	str	x8, [sp, #16]
  41a600:	strb	w9, [sp, #15]
  41a604:	ldur	x0, [x29, #-16]
  41a608:	bl	402be0 <strlen@plt>
  41a60c:	str	x0, [sp, #24]
  41a610:	str	xzr, [sp, #32]
  41a614:	ldur	x8, [x29, #-24]
  41a618:	ldr	x9, [sp, #32]
  41a61c:	mov	x10, #0x8                   	// #8
  41a620:	mul	x9, x10, x9
  41a624:	add	x8, x8, x9
  41a628:	ldr	x8, [x8]
  41a62c:	cbz	x8, 41a6fc <__fxstatat@plt+0x1728c>
  41a630:	ldur	x8, [x29, #-24]
  41a634:	ldr	x9, [sp, #32]
  41a638:	mov	x10, #0x8                   	// #8
  41a63c:	mul	x9, x10, x9
  41a640:	add	x8, x8, x9
  41a644:	ldr	x0, [x8]
  41a648:	ldur	x1, [x29, #-16]
  41a64c:	ldr	x2, [sp, #24]
  41a650:	bl	402ea0 <strncmp@plt>
  41a654:	cbnz	w0, 41a6ec <__fxstatat@plt+0x1727c>
  41a658:	ldur	x8, [x29, #-24]
  41a65c:	ldr	x9, [sp, #32]
  41a660:	mov	x10, #0x8                   	// #8
  41a664:	mul	x9, x10, x9
  41a668:	add	x8, x8, x9
  41a66c:	ldr	x0, [x8]
  41a670:	bl	402be0 <strlen@plt>
  41a674:	ldr	x8, [sp, #24]
  41a678:	cmp	x0, x8
  41a67c:	b.ne	41a68c <__fxstatat@plt+0x1721c>  // b.any
  41a680:	ldr	x8, [sp, #32]
  41a684:	stur	x8, [x29, #-8]
  41a688:	b	41a71c <__fxstatat@plt+0x172ac>
  41a68c:	ldr	x8, [sp, #16]
  41a690:	mov	x9, #0xffffffffffffffff    	// #-1
  41a694:	cmp	x8, x9
  41a698:	b.ne	41a6a8 <__fxstatat@plt+0x17238>  // b.any
  41a69c:	ldr	x8, [sp, #32]
  41a6a0:	str	x8, [sp, #16]
  41a6a4:	b	41a6ec <__fxstatat@plt+0x1727c>
  41a6a8:	ldur	x8, [x29, #-32]
  41a6ac:	cbz	x8, 41a6e4 <__fxstatat@plt+0x17274>
  41a6b0:	ldur	x8, [x29, #-32]
  41a6b4:	ldr	x9, [sp, #40]
  41a6b8:	ldr	x10, [sp, #16]
  41a6bc:	mul	x9, x9, x10
  41a6c0:	add	x0, x8, x9
  41a6c4:	ldur	x8, [x29, #-32]
  41a6c8:	ldr	x9, [sp, #40]
  41a6cc:	ldr	x10, [sp, #32]
  41a6d0:	mul	x9, x9, x10
  41a6d4:	add	x1, x8, x9
  41a6d8:	ldr	x2, [sp, #40]
  41a6dc:	bl	403070 <memcmp@plt>
  41a6e0:	cbz	w0, 41a6ec <__fxstatat@plt+0x1727c>
  41a6e4:	mov	w8, #0x1                   	// #1
  41a6e8:	strb	w8, [sp, #15]
  41a6ec:	ldr	x8, [sp, #32]
  41a6f0:	add	x8, x8, #0x1
  41a6f4:	str	x8, [sp, #32]
  41a6f8:	b	41a614 <__fxstatat@plt+0x171a4>
  41a6fc:	ldrb	w8, [sp, #15]
  41a700:	tbnz	w8, #0, 41a708 <__fxstatat@plt+0x17298>
  41a704:	b	41a714 <__fxstatat@plt+0x172a4>
  41a708:	mov	x8, #0xfffffffffffffffe    	// #-2
  41a70c:	stur	x8, [x29, #-8]
  41a710:	b	41a71c <__fxstatat@plt+0x172ac>
  41a714:	ldr	x8, [sp, #16]
  41a718:	stur	x8, [x29, #-8]
  41a71c:	ldur	x0, [x29, #-8]
  41a720:	ldp	x29, x30, [sp, #80]
  41a724:	add	sp, sp, #0x60
  41a728:	ret
  41a72c:	sub	sp, sp, #0x60
  41a730:	stp	x29, x30, [sp, #80]
  41a734:	add	x29, sp, #0x50
  41a738:	mov	x8, #0xffffffffffffffff    	// #-1
  41a73c:	stur	x0, [x29, #-8]
  41a740:	stur	x1, [x29, #-16]
  41a744:	stur	x2, [x29, #-24]
  41a748:	ldur	x9, [x29, #-24]
  41a74c:	cmp	x9, x8
  41a750:	b.ne	41a768 <__fxstatat@plt+0x172f8>  // b.any
  41a754:	adrp	x0, 420000 <__fxstatat@plt+0x1cb90>
  41a758:	add	x0, x0, #0xabb
  41a75c:	bl	4033f0 <gettext@plt>
  41a760:	str	x0, [sp, #40]
  41a764:	b	41a778 <__fxstatat@plt+0x17308>
  41a768:	adrp	x0, 420000 <__fxstatat@plt+0x1cb90>
  41a76c:	add	x0, x0, #0xad6
  41a770:	bl	4033f0 <gettext@plt>
  41a774:	str	x0, [sp, #40]
  41a778:	ldr	x8, [sp, #40]
  41a77c:	stur	x8, [x29, #-32]
  41a780:	ldur	x2, [x29, #-32]
  41a784:	ldur	x8, [x29, #-16]
  41a788:	mov	w9, wzr
  41a78c:	mov	w0, w9
  41a790:	mov	w1, #0x8                   	// #8
  41a794:	str	x2, [sp, #32]
  41a798:	mov	x2, x8
  41a79c:	str	w9, [sp, #28]
  41a7a0:	bl	414b90 <__fxstatat@plt+0x11720>
  41a7a4:	ldur	x1, [x29, #-8]
  41a7a8:	mov	w9, #0x1                   	// #1
  41a7ac:	str	x0, [sp, #16]
  41a7b0:	mov	w0, w9
  41a7b4:	bl	415030 <__fxstatat@plt+0x11bc0>
  41a7b8:	ldr	w9, [sp, #28]
  41a7bc:	str	x0, [sp, #8]
  41a7c0:	mov	w0, w9
  41a7c4:	mov	w1, w9
  41a7c8:	ldr	x2, [sp, #32]
  41a7cc:	ldr	x3, [sp, #16]
  41a7d0:	ldr	x4, [sp, #8]
  41a7d4:	bl	402c30 <error@plt>
  41a7d8:	ldp	x29, x30, [sp, #80]
  41a7dc:	add	sp, sp, #0x60
  41a7e0:	ret
  41a7e4:	sub	sp, sp, #0x60
  41a7e8:	stp	x29, x30, [sp, #80]
  41a7ec:	add	x29, sp, #0x50
  41a7f0:	mov	x8, xzr
  41a7f4:	adrp	x9, 420000 <__fxstatat@plt+0x1cb90>
  41a7f8:	add	x9, x9, #0xaf3
  41a7fc:	adrp	x10, 432000 <__fxstatat@plt+0x2eb90>
  41a800:	add	x10, x10, #0x528
  41a804:	stur	x0, [x29, #-8]
  41a808:	stur	x1, [x29, #-16]
  41a80c:	stur	x2, [x29, #-24]
  41a810:	str	x8, [sp, #40]
  41a814:	mov	x0, x9
  41a818:	str	x10, [sp, #32]
  41a81c:	bl	4033f0 <gettext@plt>
  41a820:	ldr	x8, [sp, #32]
  41a824:	ldr	x1, [x8]
  41a828:	bl	4032d0 <fputs_unlocked@plt>
  41a82c:	stur	xzr, [x29, #-32]
  41a830:	ldur	x8, [x29, #-8]
  41a834:	ldur	x9, [x29, #-32]
  41a838:	mov	x10, #0x8                   	// #8
  41a83c:	mul	x9, x10, x9
  41a840:	add	x8, x8, x9
  41a844:	ldr	x8, [x8]
  41a848:	cbz	x8, 41a934 <__fxstatat@plt+0x174c4>
  41a84c:	ldur	x8, [x29, #-32]
  41a850:	cbz	x8, 41a878 <__fxstatat@plt+0x17408>
  41a854:	ldr	x0, [sp, #40]
  41a858:	ldur	x8, [x29, #-16]
  41a85c:	ldur	x9, [x29, #-24]
  41a860:	ldur	x10, [x29, #-32]
  41a864:	mul	x9, x9, x10
  41a868:	add	x1, x8, x9
  41a86c:	ldur	x2, [x29, #-24]
  41a870:	bl	403070 <memcmp@plt>
  41a874:	cbz	w0, 41a8dc <__fxstatat@plt+0x1746c>
  41a878:	ldr	x8, [sp, #32]
  41a87c:	ldr	x0, [x8]
  41a880:	ldur	x9, [x29, #-8]
  41a884:	ldur	x10, [x29, #-32]
  41a888:	mov	x11, #0x8                   	// #8
  41a88c:	mul	x10, x11, x10
  41a890:	add	x9, x9, x10
  41a894:	ldr	x9, [x9]
  41a898:	str	x0, [sp, #24]
  41a89c:	mov	x0, x9
  41a8a0:	bl	415060 <__fxstatat@plt+0x11bf0>
  41a8a4:	ldr	x8, [sp, #24]
  41a8a8:	str	x0, [sp, #16]
  41a8ac:	mov	x0, x8
  41a8b0:	adrp	x1, 420000 <__fxstatat@plt+0x1cb90>
  41a8b4:	add	x1, x1, #0xb08
  41a8b8:	ldr	x2, [sp, #16]
  41a8bc:	bl	403430 <fprintf@plt>
  41a8c0:	ldur	x8, [x29, #-16]
  41a8c4:	ldur	x9, [x29, #-24]
  41a8c8:	ldur	x10, [x29, #-32]
  41a8cc:	mul	x9, x9, x10
  41a8d0:	add	x8, x8, x9
  41a8d4:	str	x8, [sp, #40]
  41a8d8:	b	41a924 <__fxstatat@plt+0x174b4>
  41a8dc:	ldr	x8, [sp, #32]
  41a8e0:	ldr	x0, [x8]
  41a8e4:	ldur	x9, [x29, #-8]
  41a8e8:	ldur	x10, [x29, #-32]
  41a8ec:	mov	x11, #0x8                   	// #8
  41a8f0:	mul	x10, x11, x10
  41a8f4:	add	x9, x9, x10
  41a8f8:	ldr	x9, [x9]
  41a8fc:	str	x0, [sp, #8]
  41a900:	mov	x0, x9
  41a904:	bl	415060 <__fxstatat@plt+0x11bf0>
  41a908:	ldr	x8, [sp, #8]
  41a90c:	str	x0, [sp]
  41a910:	mov	x0, x8
  41a914:	adrp	x1, 41f000 <__fxstatat@plt+0x1bb90>
  41a918:	add	x1, x1, #0x790
  41a91c:	ldr	x2, [sp]
  41a920:	bl	403430 <fprintf@plt>
  41a924:	ldur	x8, [x29, #-32]
  41a928:	add	x8, x8, #0x1
  41a92c:	stur	x8, [x29, #-32]
  41a930:	b	41a830 <__fxstatat@plt+0x173c0>
  41a934:	ldr	x8, [sp, #32]
  41a938:	ldr	x1, [x8]
  41a93c:	mov	w0, #0xa                   	// #10
  41a940:	bl	402dd0 <putc_unlocked@plt>
  41a944:	ldp	x29, x30, [sp, #80]
  41a948:	add	sp, sp, #0x60
  41a94c:	ret
  41a950:	sub	sp, sp, #0x50
  41a954:	stp	x29, x30, [sp, #64]
  41a958:	add	x29, sp, #0x40
  41a95c:	stur	x0, [x29, #-16]
  41a960:	stur	x1, [x29, #-24]
  41a964:	str	x2, [sp, #32]
  41a968:	str	x3, [sp, #24]
  41a96c:	str	x4, [sp, #16]
  41a970:	str	x5, [sp, #8]
  41a974:	ldur	x0, [x29, #-24]
  41a978:	ldr	x1, [sp, #32]
  41a97c:	ldr	x2, [sp, #24]
  41a980:	ldr	x3, [sp, #16]
  41a984:	bl	41a5d8 <__fxstatat@plt+0x17168>
  41a988:	str	x0, [sp]
  41a98c:	ldr	x8, [sp]
  41a990:	cmp	x8, #0x0
  41a994:	cset	w9, lt  // lt = tstop
  41a998:	tbnz	w9, #0, 41a9a8 <__fxstatat@plt+0x17538>
  41a99c:	ldr	x8, [sp]
  41a9a0:	stur	x8, [x29, #-8]
  41a9a4:	b	41a9d8 <__fxstatat@plt+0x17568>
  41a9a8:	ldur	x0, [x29, #-16]
  41a9ac:	ldur	x1, [x29, #-24]
  41a9b0:	ldr	x2, [sp]
  41a9b4:	bl	41a72c <__fxstatat@plt+0x172bc>
  41a9b8:	ldr	x0, [sp, #32]
  41a9bc:	ldr	x1, [sp, #24]
  41a9c0:	ldr	x2, [sp, #16]
  41a9c4:	bl	41a7e4 <__fxstatat@plt+0x17374>
  41a9c8:	ldr	x8, [sp, #8]
  41a9cc:	blr	x8
  41a9d0:	mov	x8, #0xffffffffffffffff    	// #-1
  41a9d4:	stur	x8, [x29, #-8]
  41a9d8:	ldur	x0, [x29, #-8]
  41a9dc:	ldp	x29, x30, [sp, #64]
  41a9e0:	add	sp, sp, #0x50
  41a9e4:	ret
  41a9e8:	sub	sp, sp, #0x40
  41a9ec:	stp	x29, x30, [sp, #48]
  41a9f0:	add	x29, sp, #0x30
  41a9f4:	stur	x0, [x29, #-16]
  41a9f8:	str	x1, [sp, #24]
  41a9fc:	str	x2, [sp, #16]
  41aa00:	str	x3, [sp, #8]
  41aa04:	str	xzr, [sp]
  41aa08:	ldr	x8, [sp, #24]
  41aa0c:	ldr	x9, [sp]
  41aa10:	mov	x10, #0x8                   	// #8
  41aa14:	mul	x9, x10, x9
  41aa18:	add	x8, x8, x9
  41aa1c:	ldr	x8, [x8]
  41aa20:	cbz	x8, 41aa78 <__fxstatat@plt+0x17608>
  41aa24:	ldur	x0, [x29, #-16]
  41aa28:	ldr	x8, [sp, #16]
  41aa2c:	ldr	x9, [sp, #8]
  41aa30:	ldr	x10, [sp]
  41aa34:	mul	x9, x9, x10
  41aa38:	add	x1, x8, x9
  41aa3c:	ldr	x2, [sp, #8]
  41aa40:	bl	403070 <memcmp@plt>
  41aa44:	cbnz	w0, 41aa68 <__fxstatat@plt+0x175f8>
  41aa48:	ldr	x8, [sp, #24]
  41aa4c:	ldr	x9, [sp]
  41aa50:	mov	x10, #0x8                   	// #8
  41aa54:	mul	x9, x10, x9
  41aa58:	add	x8, x8, x9
  41aa5c:	ldr	x8, [x8]
  41aa60:	stur	x8, [x29, #-8]
  41aa64:	b	41aa80 <__fxstatat@plt+0x17610>
  41aa68:	ldr	x8, [sp]
  41aa6c:	add	x8, x8, #0x1
  41aa70:	str	x8, [sp]
  41aa74:	b	41aa08 <__fxstatat@plt+0x17598>
  41aa78:	mov	x8, xzr
  41aa7c:	stur	x8, [x29, #-8]
  41aa80:	ldur	x0, [x29, #-8]
  41aa84:	ldp	x29, x30, [sp, #48]
  41aa88:	add	sp, sp, #0x40
  41aa8c:	ret
  41aa90:	sub	sp, sp, #0x10
  41aa94:	mov	w8, #0x40                  	// #64
  41aa98:	str	x0, [sp, #8]
  41aa9c:	str	w1, [sp, #4]
  41aaa0:	ldr	x9, [sp, #8]
  41aaa4:	ldr	w10, [sp, #4]
  41aaa8:	mov	w11, w10
  41aaac:	lsl	x9, x9, x11
  41aab0:	ldr	x11, [sp, #8]
  41aab4:	ldr	w10, [sp, #4]
  41aab8:	subs	w8, w8, w10
  41aabc:	mov	w12, w8
  41aac0:	lsr	x11, x11, x12
  41aac4:	orr	x0, x9, x11
  41aac8:	add	sp, sp, #0x10
  41aacc:	ret
  41aad0:	sub	sp, sp, #0x10
  41aad4:	mov	w8, #0x40                  	// #64
  41aad8:	str	x0, [sp, #8]
  41aadc:	str	w1, [sp, #4]
  41aae0:	ldr	x9, [sp, #8]
  41aae4:	ldr	w10, [sp, #4]
  41aae8:	mov	w11, w10
  41aaec:	lsr	x9, x9, x11
  41aaf0:	ldr	x11, [sp, #8]
  41aaf4:	ldr	w10, [sp, #4]
  41aaf8:	subs	w8, w8, w10
  41aafc:	mov	w12, w8
  41ab00:	lsl	x11, x11, x12
  41ab04:	orr	x0, x9, x11
  41ab08:	add	sp, sp, #0x10
  41ab0c:	ret
  41ab10:	sub	sp, sp, #0x10
  41ab14:	mov	w8, #0x20                  	// #32
  41ab18:	str	w0, [sp, #12]
  41ab1c:	str	w1, [sp, #8]
  41ab20:	ldr	w9, [sp, #12]
  41ab24:	ldr	w10, [sp, #8]
  41ab28:	lsl	w9, w9, w10
  41ab2c:	ldr	w10, [sp, #12]
  41ab30:	ldr	w11, [sp, #8]
  41ab34:	subs	w8, w8, w11
  41ab38:	lsr	w8, w10, w8
  41ab3c:	orr	w0, w9, w8
  41ab40:	add	sp, sp, #0x10
  41ab44:	ret
  41ab48:	sub	sp, sp, #0x10
  41ab4c:	mov	w8, #0x20                  	// #32
  41ab50:	str	w0, [sp, #12]
  41ab54:	str	w1, [sp, #8]
  41ab58:	ldr	w9, [sp, #12]
  41ab5c:	ldr	w10, [sp, #8]
  41ab60:	lsr	w9, w9, w10
  41ab64:	ldr	w10, [sp, #12]
  41ab68:	ldr	w11, [sp, #8]
  41ab6c:	subs	w8, w8, w11
  41ab70:	lsl	w8, w10, w8
  41ab74:	orr	w0, w9, w8
  41ab78:	add	sp, sp, #0x10
  41ab7c:	ret
  41ab80:	sub	sp, sp, #0x10
  41ab84:	mov	x8, #0x40                  	// #64
  41ab88:	str	x0, [sp, #8]
  41ab8c:	str	w1, [sp, #4]
  41ab90:	ldr	x9, [sp, #8]
  41ab94:	ldr	w10, [sp, #4]
  41ab98:	mov	w11, w10
  41ab9c:	lsl	x9, x9, x11
  41aba0:	ldr	x11, [sp, #8]
  41aba4:	ldrsw	x12, [sp, #4]
  41aba8:	subs	x8, x8, x12
  41abac:	lsr	x8, x11, x8
  41abb0:	orr	x0, x9, x8
  41abb4:	add	sp, sp, #0x10
  41abb8:	ret
  41abbc:	sub	sp, sp, #0x10
  41abc0:	mov	x8, #0x40                  	// #64
  41abc4:	str	x0, [sp, #8]
  41abc8:	str	w1, [sp, #4]
  41abcc:	ldr	x9, [sp, #8]
  41abd0:	ldr	w10, [sp, #4]
  41abd4:	mov	w11, w10
  41abd8:	lsr	x9, x9, x11
  41abdc:	ldr	x11, [sp, #8]
  41abe0:	ldrsw	x12, [sp, #4]
  41abe4:	subs	x8, x8, x12
  41abe8:	lsl	x8, x11, x8
  41abec:	orr	x0, x9, x8
  41abf0:	add	sp, sp, #0x10
  41abf4:	ret
  41abf8:	sub	sp, sp, #0x10
  41abfc:	mov	w8, #0x10                  	// #16
  41ac00:	strh	w0, [sp, #14]
  41ac04:	str	w1, [sp, #8]
  41ac08:	ldrh	w9, [sp, #14]
  41ac0c:	ldr	w10, [sp, #8]
  41ac10:	lsl	w9, w9, w10
  41ac14:	ldrh	w10, [sp, #14]
  41ac18:	ldr	w11, [sp, #8]
  41ac1c:	subs	w8, w8, w11
  41ac20:	asr	w8, w10, w8
  41ac24:	orr	w8, w9, w8
  41ac28:	and	w8, w8, #0xffff
  41ac2c:	mov	w0, w8
  41ac30:	add	sp, sp, #0x10
  41ac34:	ret
  41ac38:	sub	sp, sp, #0x10
  41ac3c:	mov	w8, #0x10                  	// #16
  41ac40:	strh	w0, [sp, #14]
  41ac44:	str	w1, [sp, #8]
  41ac48:	ldrh	w9, [sp, #14]
  41ac4c:	ldr	w10, [sp, #8]
  41ac50:	asr	w9, w9, w10
  41ac54:	ldrh	w10, [sp, #14]
  41ac58:	ldr	w11, [sp, #8]
  41ac5c:	subs	w8, w8, w11
  41ac60:	lsl	w8, w10, w8
  41ac64:	orr	w8, w9, w8
  41ac68:	and	w8, w8, #0xffff
  41ac6c:	mov	w0, w8
  41ac70:	add	sp, sp, #0x10
  41ac74:	ret
  41ac78:	sub	sp, sp, #0x10
  41ac7c:	mov	w8, #0x8                   	// #8
  41ac80:	strb	w0, [sp, #15]
  41ac84:	str	w1, [sp, #8]
  41ac88:	ldrb	w9, [sp, #15]
  41ac8c:	ldr	w10, [sp, #8]
  41ac90:	lsl	w9, w9, w10
  41ac94:	ldrb	w10, [sp, #15]
  41ac98:	ldr	w11, [sp, #8]
  41ac9c:	subs	w8, w8, w11
  41aca0:	asr	w8, w10, w8
  41aca4:	orr	w8, w9, w8
  41aca8:	and	w8, w8, #0xff
  41acac:	mov	w0, w8
  41acb0:	add	sp, sp, #0x10
  41acb4:	ret
  41acb8:	sub	sp, sp, #0x10
  41acbc:	mov	w8, #0x8                   	// #8
  41acc0:	strb	w0, [sp, #15]
  41acc4:	str	w1, [sp, #8]
  41acc8:	ldrb	w9, [sp, #15]
  41accc:	ldr	w10, [sp, #8]
  41acd0:	asr	w9, w9, w10
  41acd4:	ldrb	w10, [sp, #15]
  41acd8:	ldr	w11, [sp, #8]
  41acdc:	subs	w8, w8, w11
  41ace0:	lsl	w8, w10, w8
  41ace4:	orr	w8, w9, w8
  41ace8:	and	w8, w8, #0xff
  41acec:	mov	w0, w8
  41acf0:	add	sp, sp, #0x10
  41acf4:	ret
  41acf8:	sub	sp, sp, #0x40
  41acfc:	stp	x29, x30, [sp, #48]
  41ad00:	add	x29, sp, #0x30
  41ad04:	stur	x0, [x29, #-16]
  41ad08:	str	x1, [sp, #24]
  41ad0c:	ldur	x8, [x29, #-16]
  41ad10:	str	x8, [sp, #16]
  41ad14:	ldr	x8, [sp, #24]
  41ad18:	str	x8, [sp, #8]
  41ad1c:	ldr	x8, [sp, #16]
  41ad20:	ldr	x9, [sp, #8]
  41ad24:	cmp	x8, x9
  41ad28:	b.ne	41ad34 <__fxstatat@plt+0x178c4>  // b.any
  41ad2c:	stur	wzr, [x29, #-4]
  41ad30:	b	41ad98 <__fxstatat@plt+0x17928>
  41ad34:	ldr	x8, [sp, #16]
  41ad38:	ldrb	w0, [x8]
  41ad3c:	bl	41da20 <__fxstatat@plt+0x1a5b0>
  41ad40:	strb	w0, [sp, #7]
  41ad44:	ldr	x8, [sp, #8]
  41ad48:	ldrb	w0, [x8]
  41ad4c:	bl	41da20 <__fxstatat@plt+0x1a5b0>
  41ad50:	strb	w0, [sp, #6]
  41ad54:	ldrb	w9, [sp, #7]
  41ad58:	cbnz	w9, 41ad60 <__fxstatat@plt+0x178f0>
  41ad5c:	b	41ad88 <__fxstatat@plt+0x17918>
  41ad60:	ldr	x8, [sp, #16]
  41ad64:	add	x8, x8, #0x1
  41ad68:	str	x8, [sp, #16]
  41ad6c:	ldr	x8, [sp, #8]
  41ad70:	add	x8, x8, #0x1
  41ad74:	str	x8, [sp, #8]
  41ad78:	ldrb	w8, [sp, #7]
  41ad7c:	ldrb	w9, [sp, #6]
  41ad80:	cmp	w8, w9
  41ad84:	b.eq	41ad34 <__fxstatat@plt+0x178c4>  // b.none
  41ad88:	ldrb	w8, [sp, #7]
  41ad8c:	ldrb	w9, [sp, #6]
  41ad90:	subs	w8, w8, w9
  41ad94:	stur	w8, [x29, #-4]
  41ad98:	ldur	w0, [x29, #-4]
  41ad9c:	ldp	x29, x30, [sp, #48]
  41ada0:	add	sp, sp, #0x40
  41ada4:	ret
  41ada8:	sub	sp, sp, #0x30
  41adac:	stp	x29, x30, [sp, #32]
  41adb0:	add	x29, sp, #0x20
  41adb4:	str	x0, [sp, #16]
  41adb8:	ldr	x0, [sp, #16]
  41adbc:	bl	402da0 <__fpending@plt>
  41adc0:	cmp	x0, #0x0
  41adc4:	cset	w8, ne  // ne = any
  41adc8:	mov	w9, #0x1                   	// #1
  41adcc:	and	w8, w8, w9
  41add0:	strb	w8, [sp, #15]
  41add4:	ldr	x0, [sp, #16]
  41add8:	str	w9, [sp, #8]
  41addc:	bl	402cc0 <ferror_unlocked@plt>
  41ade0:	cmp	w0, #0x0
  41ade4:	cset	w8, ne  // ne = any
  41ade8:	ldr	w9, [sp, #8]
  41adec:	and	w8, w8, w9
  41adf0:	strb	w8, [sp, #14]
  41adf4:	ldr	x0, [sp, #16]
  41adf8:	bl	41ce60 <__fxstatat@plt+0x199f0>
  41adfc:	cmp	w0, #0x0
  41ae00:	cset	w8, ne  // ne = any
  41ae04:	and	w8, w8, #0x1
  41ae08:	strb	w8, [sp, #13]
  41ae0c:	ldrb	w8, [sp, #14]
  41ae10:	tbnz	w8, #0, 41ae38 <__fxstatat@plt+0x179c8>
  41ae14:	ldrb	w8, [sp, #13]
  41ae18:	tbnz	w8, #0, 41ae20 <__fxstatat@plt+0x179b0>
  41ae1c:	b	41ae54 <__fxstatat@plt+0x179e4>
  41ae20:	ldrb	w8, [sp, #15]
  41ae24:	tbnz	w8, #0, 41ae38 <__fxstatat@plt+0x179c8>
  41ae28:	bl	403380 <__errno_location@plt>
  41ae2c:	ldr	w8, [x0]
  41ae30:	cmp	w8, #0x9
  41ae34:	b.eq	41ae54 <__fxstatat@plt+0x179e4>  // b.none
  41ae38:	ldrb	w8, [sp, #13]
  41ae3c:	tbnz	w8, #0, 41ae48 <__fxstatat@plt+0x179d8>
  41ae40:	bl	403380 <__errno_location@plt>
  41ae44:	str	wzr, [x0]
  41ae48:	mov	w8, #0xffffffff            	// #-1
  41ae4c:	stur	w8, [x29, #-4]
  41ae50:	b	41ae58 <__fxstatat@plt+0x179e8>
  41ae54:	stur	wzr, [x29, #-4]
  41ae58:	ldur	w0, [x29, #-4]
  41ae5c:	ldp	x29, x30, [sp, #32]
  41ae60:	add	sp, sp, #0x30
  41ae64:	ret
  41ae68:	sub	sp, sp, #0x40
  41ae6c:	stp	x29, x30, [sp, #48]
  41ae70:	add	x29, sp, #0x30
  41ae74:	stur	x0, [x29, #-8]
  41ae78:	ldur	x0, [x29, #-8]
  41ae7c:	bl	402ce0 <opendir@plt>
  41ae80:	stur	x0, [x29, #-16]
  41ae84:	ldur	x8, [x29, #-16]
  41ae88:	cbz	x8, 41af40 <__fxstatat@plt+0x17ad0>
  41ae8c:	ldur	x0, [x29, #-16]
  41ae90:	bl	403250 <dirfd@plt>
  41ae94:	stur	w0, [x29, #-20]
  41ae98:	ldur	w8, [x29, #-20]
  41ae9c:	mov	w9, wzr
  41aea0:	cmp	w9, w8
  41aea4:	cset	w8, gt
  41aea8:	tbnz	w8, #0, 41af40 <__fxstatat@plt+0x17ad0>
  41aeac:	ldur	w8, [x29, #-20]
  41aeb0:	cmp	w8, #0x2
  41aeb4:	b.gt	41af40 <__fxstatat@plt+0x17ad0>
  41aeb8:	ldur	w0, [x29, #-20]
  41aebc:	mov	w1, #0x406                 	// #1030
  41aec0:	mov	w2, #0x3                   	// #3
  41aec4:	bl	41cf34 <__fxstatat@plt+0x19ac4>
  41aec8:	str	w0, [sp, #8]
  41aecc:	ldr	w8, [sp, #8]
  41aed0:	cmp	w8, #0x0
  41aed4:	cset	w8, ge  // ge = tcont
  41aed8:	tbnz	w8, #0, 41aef4 <__fxstatat@plt+0x17a84>
  41aedc:	bl	403380 <__errno_location@plt>
  41aee0:	ldr	w8, [x0]
  41aee4:	str	w8, [sp, #12]
  41aee8:	mov	x9, xzr
  41aeec:	str	x9, [sp, #16]
  41aef0:	b	41af1c <__fxstatat@plt+0x17aac>
  41aef4:	ldr	w0, [sp, #8]
  41aef8:	bl	402ff0 <fdopendir@plt>
  41aefc:	str	x0, [sp, #16]
  41af00:	bl	403380 <__errno_location@plt>
  41af04:	ldr	w8, [x0]
  41af08:	str	w8, [sp, #12]
  41af0c:	ldr	x9, [sp, #16]
  41af10:	cbnz	x9, 41af1c <__fxstatat@plt+0x17aac>
  41af14:	ldr	w0, [sp, #8]
  41af18:	bl	402fc0 <close@plt>
  41af1c:	ldur	x0, [x29, #-16]
  41af20:	bl	402fb0 <closedir@plt>
  41af24:	ldr	w8, [sp, #12]
  41af28:	str	w8, [sp, #4]
  41af2c:	bl	403380 <__errno_location@plt>
  41af30:	ldr	w8, [sp, #4]
  41af34:	str	w8, [x0]
  41af38:	ldr	x9, [sp, #16]
  41af3c:	stur	x9, [x29, #-16]
  41af40:	ldur	x0, [x29, #-16]
  41af44:	ldp	x29, x30, [sp, #48]
  41af48:	add	sp, sp, #0x40
  41af4c:	ret
  41af50:	sub	sp, sp, #0x20
  41af54:	stp	x29, x30, [sp, #16]
  41af58:	add	x29, sp, #0x10
  41af5c:	mov	w8, wzr
  41af60:	str	x0, [sp, #8]
  41af64:	ldr	x1, [sp, #8]
  41af68:	mov	w0, w8
  41af6c:	bl	402d10 <clock_gettime@plt>
  41af70:	ldp	x29, x30, [sp, #16]
  41af74:	add	sp, sp, #0x20
  41af78:	ret
  41af7c:	sub	sp, sp, #0x20
  41af80:	stp	x29, x30, [sp, #16]
  41af84:	add	x29, sp, #0x10
  41af88:	mov	x0, sp
  41af8c:	bl	41af50 <__fxstatat@plt+0x17ae0>
  41af90:	ldr	x0, [sp]
  41af94:	ldr	x1, [sp, #8]
  41af98:	ldp	x29, x30, [sp, #16]
  41af9c:	add	sp, sp, #0x20
  41afa0:	ret
  41afa4:	sub	sp, sp, #0x20
  41afa8:	stp	x29, x30, [sp, #16]
  41afac:	add	x29, sp, #0x10
  41afb0:	mov	w8, #0x1                   	// #1
  41afb4:	mov	x9, xzr
  41afb8:	stur	w0, [x29, #-4]
  41afbc:	sturb	w8, [x29, #-5]
  41afc0:	ldur	w0, [x29, #-4]
  41afc4:	mov	x1, x9
  41afc8:	bl	403450 <setlocale@plt>
  41afcc:	str	x0, [sp]
  41afd0:	ldr	x9, [sp]
  41afd4:	cbz	x9, 41b008 <__fxstatat@plt+0x17b98>
  41afd8:	ldr	x0, [sp]
  41afdc:	adrp	x1, 420000 <__fxstatat@plt+0x1cb90>
  41afe0:	add	x1, x1, #0xb10
  41afe4:	bl	4030b0 <strcmp@plt>
  41afe8:	cbz	w0, 41b000 <__fxstatat@plt+0x17b90>
  41afec:	ldr	x0, [sp]
  41aff0:	adrp	x1, 420000 <__fxstatat@plt+0x1cb90>
  41aff4:	add	x1, x1, #0xb12
  41aff8:	bl	4030b0 <strcmp@plt>
  41affc:	cbnz	w0, 41b008 <__fxstatat@plt+0x17b98>
  41b000:	mov	w8, #0x0                   	// #0
  41b004:	sturb	w8, [x29, #-5]
  41b008:	ldurb	w8, [x29, #-5]
  41b00c:	and	w0, w8, #0x1
  41b010:	ldp	x29, x30, [sp, #16]
  41b014:	add	sp, sp, #0x20
  41b018:	ret
  41b01c:	sub	sp, sp, #0x20
  41b020:	str	x0, [sp, #24]
  41b024:	str	x1, [sp, #16]
  41b028:	str	xzr, [sp]
  41b02c:	ldr	x8, [sp, #24]
  41b030:	str	x8, [sp, #8]
  41b034:	ldr	x8, [sp, #8]
  41b038:	ldrb	w9, [x8]
  41b03c:	cbz	w9, 41b074 <__fxstatat@plt+0x17c04>
  41b040:	ldr	x8, [sp, #8]
  41b044:	ldrb	w9, [x8]
  41b048:	mov	w8, w9
  41b04c:	ldr	x10, [sp]
  41b050:	ldr	x11, [sp]
  41b054:	lsr	x11, x11, #55
  41b058:	orr	x10, x11, x10, lsl #9
  41b05c:	add	x8, x8, x10
  41b060:	str	x8, [sp]
  41b064:	ldr	x8, [sp, #8]
  41b068:	add	x8, x8, #0x1
  41b06c:	str	x8, [sp, #8]
  41b070:	b	41b034 <__fxstatat@plt+0x17bc4>
  41b074:	ldr	x8, [sp]
  41b078:	ldr	x9, [sp, #16]
  41b07c:	udiv	x10, x8, x9
  41b080:	mul	x9, x10, x9
  41b084:	subs	x0, x8, x9
  41b088:	add	sp, sp, #0x20
  41b08c:	ret
  41b090:	sub	sp, sp, #0x20
  41b094:	stp	x29, x30, [sp, #16]
  41b098:	add	x29, sp, #0x10
  41b09c:	mov	w0, #0xe                   	// #14
  41b0a0:	bl	402e20 <nl_langinfo@plt>
  41b0a4:	str	x0, [sp, #8]
  41b0a8:	ldr	x8, [sp, #8]
  41b0ac:	cbnz	x8, 41b0bc <__fxstatat@plt+0x17c4c>
  41b0b0:	adrp	x8, 420000 <__fxstatat@plt+0x1cb90>
  41b0b4:	add	x8, x8, #0x71e
  41b0b8:	str	x8, [sp, #8]
  41b0bc:	ldr	x8, [sp, #8]
  41b0c0:	ldrb	w9, [x8]
  41b0c4:	cbnz	w9, 41b0d4 <__fxstatat@plt+0x17c64>
  41b0c8:	adrp	x8, 420000 <__fxstatat@plt+0x1cb90>
  41b0cc:	add	x8, x8, #0xb18
  41b0d0:	str	x8, [sp, #8]
  41b0d4:	ldr	x0, [sp, #8]
  41b0d8:	ldp	x29, x30, [sp, #16]
  41b0dc:	add	sp, sp, #0x20
  41b0e0:	ret
  41b0e4:	sub	sp, sp, #0xf0
  41b0e8:	stp	x29, x30, [sp, #224]
  41b0ec:	add	x29, sp, #0xe0
  41b0f0:	sub	x8, x29, #0x10
  41b0f4:	stur	w0, [x29, #-4]
  41b0f8:	str	x1, [x8]
  41b0fc:	stur	w2, [x29, #-20]
  41b100:	stur	w3, [x29, #-24]
  41b104:	stur	w4, [x29, #-28]
  41b108:	stur	w5, [x29, #-32]
  41b10c:	stur	w6, [x29, #-36]
  41b110:	ldur	w9, [x29, #-4]
  41b114:	cmp	w9, #0x0
  41b118:	cset	w9, ge  // ge = tcont
  41b11c:	str	x8, [sp, #24]
  41b120:	tbnz	w9, #0, 41b13c <__fxstatat@plt+0x17ccc>
  41b124:	ldr	x8, [sp, #24]
  41b128:	ldr	x0, [x8]
  41b12c:	add	x1, sp, #0x38
  41b130:	bl	41dc68 <__fxstatat@plt+0x1a7f8>
  41b134:	str	w0, [sp, #20]
  41b138:	b	41b14c <__fxstatat@plt+0x17cdc>
  41b13c:	ldur	w0, [x29, #-4]
  41b140:	add	x1, sp, #0x38
  41b144:	bl	41dc78 <__fxstatat@plt+0x1a808>
  41b148:	str	w0, [sp, #20]
  41b14c:	ldr	w8, [sp, #20]
  41b150:	str	w8, [sp, #52]
  41b154:	ldr	w8, [sp, #52]
  41b158:	cbnz	w8, 41b32c <__fxstatat@plt+0x17ebc>
  41b15c:	ldr	w8, [sp, #72]
  41b160:	str	w8, [sp, #48]
  41b164:	ldr	w8, [sp, #48]
  41b168:	and	w8, w8, #0xf000
  41b16c:	cmp	w8, #0x4, lsl #12
  41b170:	b.eq	41b18c <__fxstatat@plt+0x17d1c>  // b.none
  41b174:	bl	403380 <__errno_location@plt>
  41b178:	mov	w8, #0x14                  	// #20
  41b17c:	str	w8, [x0]
  41b180:	mov	w8, #0xffffffff            	// #-1
  41b184:	str	w8, [sp, #52]
  41b188:	b	41b32c <__fxstatat@plt+0x17ebc>
  41b18c:	str	wzr, [sp, #44]
  41b190:	ldur	w8, [x29, #-24]
  41b194:	mov	w9, #0xffffffff            	// #-1
  41b198:	cmp	w8, w9
  41b19c:	b.eq	41b1b0 <__fxstatat@plt+0x17d40>  // b.none
  41b1a0:	ldur	w8, [x29, #-24]
  41b1a4:	ldr	w9, [sp, #80]
  41b1a8:	cmp	w8, w9
  41b1ac:	b.ne	41b1d0 <__fxstatat@plt+0x17d60>  // b.any
  41b1b0:	ldur	w8, [x29, #-28]
  41b1b4:	mov	w9, #0xffffffff            	// #-1
  41b1b8:	cmp	w8, w9
  41b1bc:	b.eq	41b274 <__fxstatat@plt+0x17e04>  // b.none
  41b1c0:	ldur	w8, [x29, #-28]
  41b1c4:	ldr	w9, [sp, #84]
  41b1c8:	cmp	w8, w9
  41b1cc:	b.eq	41b274 <__fxstatat@plt+0x17e04>  // b.none
  41b1d0:	ldur	w8, [x29, #-4]
  41b1d4:	mov	w9, wzr
  41b1d8:	cmp	w9, w8
  41b1dc:	cset	w8, gt
  41b1e0:	tbnz	w8, #0, 41b1fc <__fxstatat@plt+0x17d8c>
  41b1e4:	ldur	w0, [x29, #-4]
  41b1e8:	ldur	w1, [x29, #-24]
  41b1ec:	ldur	w2, [x29, #-28]
  41b1f0:	bl	403400 <fchown@plt>
  41b1f4:	str	w0, [sp, #16]
  41b1f8:	b	41b248 <__fxstatat@plt+0x17dd8>
  41b1fc:	ldur	w8, [x29, #-20]
  41b200:	mov	w9, #0xffffffff            	// #-1
  41b204:	cmp	w8, w9
  41b208:	b.eq	41b228 <__fxstatat@plt+0x17db8>  // b.none
  41b20c:	ldr	x8, [sp, #24]
  41b210:	ldr	x0, [x8]
  41b214:	ldur	w1, [x29, #-24]
  41b218:	ldur	w2, [x29, #-28]
  41b21c:	bl	4030f0 <lchown@plt>
  41b220:	str	w0, [sp, #12]
  41b224:	b	41b240 <__fxstatat@plt+0x17dd0>
  41b228:	ldr	x8, [sp, #24]
  41b22c:	ldr	x0, [x8]
  41b230:	ldur	w1, [x29, #-24]
  41b234:	ldur	w2, [x29, #-28]
  41b238:	bl	4033c0 <chown@plt>
  41b23c:	str	w0, [sp, #12]
  41b240:	ldr	w8, [sp, #12]
  41b244:	str	w8, [sp, #16]
  41b248:	ldr	w8, [sp, #16]
  41b24c:	str	w8, [sp, #52]
  41b250:	ldr	w8, [sp, #52]
  41b254:	cbnz	w8, 41b274 <__fxstatat@plt+0x17e04>
  41b258:	ldr	w8, [sp, #48]
  41b25c:	mov	w9, #0x49                  	// #73
  41b260:	and	w8, w8, w9
  41b264:	cbz	w8, 41b274 <__fxstatat@plt+0x17e04>
  41b268:	ldr	w8, [sp, #48]
  41b26c:	and	w8, w8, #0xc00
  41b270:	str	w8, [sp, #44]
  41b274:	ldr	w8, [sp, #52]
  41b278:	cbnz	w8, 41b32c <__fxstatat@plt+0x17ebc>
  41b27c:	ldr	w8, [sp, #48]
  41b280:	ldur	w9, [x29, #-32]
  41b284:	eor	w8, w8, w9
  41b288:	ldr	w9, [sp, #44]
  41b28c:	orr	w8, w8, w9
  41b290:	ldur	w9, [x29, #-36]
  41b294:	and	w8, w8, w9
  41b298:	cbz	w8, 41b32c <__fxstatat@plt+0x17ebc>
  41b29c:	ldur	w8, [x29, #-32]
  41b2a0:	ldr	w9, [sp, #48]
  41b2a4:	and	w9, w9, #0xfff
  41b2a8:	ldur	w10, [x29, #-36]
  41b2ac:	bic	w9, w9, w10
  41b2b0:	orr	w8, w8, w9
  41b2b4:	str	w8, [sp, #40]
  41b2b8:	ldur	w8, [x29, #-4]
  41b2bc:	mov	w9, wzr
  41b2c0:	cmp	w9, w8
  41b2c4:	cset	w8, gt
  41b2c8:	tbnz	w8, #0, 41b2e0 <__fxstatat@plt+0x17e70>
  41b2cc:	ldur	w0, [x29, #-4]
  41b2d0:	ldr	w1, [sp, #40]
  41b2d4:	bl	402f20 <fchmod@plt>
  41b2d8:	str	w0, [sp, #8]
  41b2dc:	b	41b324 <__fxstatat@plt+0x17eb4>
  41b2e0:	ldur	w8, [x29, #-20]
  41b2e4:	mov	w9, #0xffffffff            	// #-1
  41b2e8:	cmp	w8, w9
  41b2ec:	b.eq	41b308 <__fxstatat@plt+0x17e98>  // b.none
  41b2f0:	ldr	x8, [sp, #24]
  41b2f4:	ldr	x0, [x8]
  41b2f8:	ldr	w1, [sp, #40]
  41b2fc:	bl	402e60 <chmod@plt>
  41b300:	str	w0, [sp, #4]
  41b304:	b	41b31c <__fxstatat@plt+0x17eac>
  41b308:	ldr	x8, [sp, #24]
  41b30c:	ldr	x0, [x8]
  41b310:	ldr	w1, [sp, #40]
  41b314:	bl	402e60 <chmod@plt>
  41b318:	str	w0, [sp, #4]
  41b31c:	ldr	w8, [sp, #4]
  41b320:	str	w8, [sp, #8]
  41b324:	ldr	w8, [sp, #8]
  41b328:	str	w8, [sp, #52]
  41b32c:	ldur	w8, [x29, #-4]
  41b330:	mov	w9, wzr
  41b334:	cmp	w9, w8
  41b338:	cset	w8, gt
  41b33c:	tbnz	w8, #0, 41b380 <__fxstatat@plt+0x17f10>
  41b340:	ldr	w8, [sp, #52]
  41b344:	cbnz	w8, 41b358 <__fxstatat@plt+0x17ee8>
  41b348:	ldur	w0, [x29, #-4]
  41b34c:	bl	402fc0 <close@plt>
  41b350:	str	w0, [sp, #52]
  41b354:	b	41b380 <__fxstatat@plt+0x17f10>
  41b358:	bl	403380 <__errno_location@plt>
  41b35c:	ldr	w8, [x0]
  41b360:	str	w8, [sp, #36]
  41b364:	ldur	w0, [x29, #-4]
  41b368:	bl	402fc0 <close@plt>
  41b36c:	ldr	w8, [sp, #36]
  41b370:	str	w8, [sp]
  41b374:	bl	403380 <__errno_location@plt>
  41b378:	ldr	w8, [sp]
  41b37c:	str	w8, [x0]
  41b380:	ldr	w0, [sp, #52]
  41b384:	ldp	x29, x30, [sp, #224]
  41b388:	add	sp, sp, #0xf0
  41b38c:	ret
  41b390:	sub	sp, sp, #0x120
  41b394:	stp	x29, x30, [sp, #256]
  41b398:	str	x28, [sp, #272]
  41b39c:	add	x29, sp, #0x100
  41b3a0:	str	q7, [sp, #144]
  41b3a4:	str	q6, [sp, #128]
  41b3a8:	str	q5, [sp, #112]
  41b3ac:	str	q4, [sp, #96]
  41b3b0:	str	q3, [sp, #80]
  41b3b4:	str	q2, [sp, #64]
  41b3b8:	str	q1, [sp, #48]
  41b3bc:	str	q0, [sp, #32]
  41b3c0:	stur	x7, [x29, #-64]
  41b3c4:	stur	x6, [x29, #-72]
  41b3c8:	stur	x5, [x29, #-80]
  41b3cc:	stur	x4, [x29, #-88]
  41b3d0:	stur	x3, [x29, #-96]
  41b3d4:	stur	w0, [x29, #-4]
  41b3d8:	stur	x1, [x29, #-16]
  41b3dc:	stur	w2, [x29, #-20]
  41b3e0:	mov	w8, wzr
  41b3e4:	stur	w8, [x29, #-24]
  41b3e8:	ldurb	w8, [x29, #-20]
  41b3ec:	tbz	w8, #6, 41b498 <__fxstatat@plt+0x18028>
  41b3f0:	b	41b3f4 <__fxstatat@plt+0x17f84>
  41b3f4:	mov	w8, #0xffffff80            	// #-128
  41b3f8:	stur	w8, [x29, #-28]
  41b3fc:	mov	w8, #0xffffffd8            	// #-40
  41b400:	stur	w8, [x29, #-32]
  41b404:	add	x9, x29, #0x20
  41b408:	stur	x9, [x29, #-56]
  41b40c:	add	x9, sp, #0x20
  41b410:	add	x9, x9, #0x80
  41b414:	stur	x9, [x29, #-40]
  41b418:	sub	x9, x29, #0x60
  41b41c:	add	x9, x9, #0x28
  41b420:	stur	x9, [x29, #-48]
  41b424:	sub	x9, x29, #0x38
  41b428:	add	x9, x9, #0x18
  41b42c:	ldur	w8, [x29, #-32]
  41b430:	mov	w10, w8
  41b434:	str	x9, [sp, #24]
  41b438:	str	w10, [sp, #20]
  41b43c:	tbz	w8, #31, 41b474 <__fxstatat@plt+0x18004>
  41b440:	b	41b444 <__fxstatat@plt+0x17fd4>
  41b444:	ldr	w8, [sp, #20]
  41b448:	add	w9, w8, #0x8
  41b44c:	ldr	x10, [sp, #24]
  41b450:	str	w9, [x10]
  41b454:	subs	w9, w9, #0x0
  41b458:	b.gt	41b474 <__fxstatat@plt+0x18004>
  41b45c:	b	41b460 <__fxstatat@plt+0x17ff0>
  41b460:	ldur	x8, [x29, #-48]
  41b464:	ldr	w9, [sp, #20]
  41b468:	add	x8, x8, w9, sxtw
  41b46c:	str	x8, [sp, #8]
  41b470:	b	41b488 <__fxstatat@plt+0x18018>
  41b474:	ldur	x8, [x29, #-56]
  41b478:	add	x9, x8, #0x8
  41b47c:	stur	x9, [x29, #-56]
  41b480:	str	x8, [sp, #8]
  41b484:	b	41b488 <__fxstatat@plt+0x18018>
  41b488:	ldr	x8, [sp, #8]
  41b48c:	ldr	w9, [x8]
  41b490:	stur	w9, [x29, #-24]
  41b494:	b	41b498 <__fxstatat@plt+0x18028>
  41b498:	ldur	w0, [x29, #-4]
  41b49c:	ldur	x1, [x29, #-16]
  41b4a0:	ldur	w2, [x29, #-20]
  41b4a4:	ldur	w3, [x29, #-24]
  41b4a8:	bl	403350 <openat@plt>
  41b4ac:	bl	417074 <__fxstatat@plt+0x13c04>
  41b4b0:	ldr	x28, [sp, #272]
  41b4b4:	ldp	x29, x30, [sp, #256]
  41b4b8:	add	sp, sp, #0x120
  41b4bc:	ret
  41b4c0:	sub	sp, sp, #0x20
  41b4c4:	stp	x29, x30, [sp, #16]
  41b4c8:	add	x29, sp, #0x10
  41b4cc:	mov	x8, #0x18                  	// #24
  41b4d0:	str	x0, [sp, #8]
  41b4d4:	mov	x0, x8
  41b4d8:	bl	418f54 <__fxstatat@plt+0x15ae4>
  41b4dc:	str	x0, [sp]
  41b4e0:	ldr	x8, [sp, #8]
  41b4e4:	ldr	x9, [sp]
  41b4e8:	str	x8, [x9]
  41b4ec:	ldr	x8, [sp]
  41b4f0:	str	xzr, [x8, #16]
  41b4f4:	ldr	x8, [sp]
  41b4f8:	str	xzr, [x8, #8]
  41b4fc:	ldr	x0, [sp]
  41b500:	ldp	x29, x30, [sp, #16]
  41b504:	add	sp, sp, #0x20
  41b508:	ret
  41b50c:	sub	sp, sp, #0x30
  41b510:	stp	x29, x30, [sp, #32]
  41b514:	add	x29, sp, #0x20
  41b518:	stur	x0, [x29, #-8]
  41b51c:	str	x1, [sp, #16]
  41b520:	ldur	x0, [x29, #-8]
  41b524:	ldr	x1, [sp, #16]
  41b528:	bl	41b7f0 <__fxstatat@plt+0x18380>
  41b52c:	str	x0, [sp, #8]
  41b530:	ldr	x8, [sp, #8]
  41b534:	cbz	x8, 41b548 <__fxstatat@plt+0x180d8>
  41b538:	ldr	x0, [sp, #8]
  41b53c:	bl	41b4c0 <__fxstatat@plt+0x18050>
  41b540:	str	x0, [sp]
  41b544:	b	41b550 <__fxstatat@plt+0x180e0>
  41b548:	mov	x8, xzr
  41b54c:	str	x8, [sp]
  41b550:	ldr	x8, [sp]
  41b554:	mov	x0, x8
  41b558:	ldp	x29, x30, [sp, #32]
  41b55c:	add	sp, sp, #0x30
  41b560:	ret
  41b564:	sub	sp, sp, #0x10
  41b568:	str	x0, [sp, #8]
  41b56c:	ldr	x8, [sp, #8]
  41b570:	ldr	x0, [x8]
  41b574:	add	sp, sp, #0x10
  41b578:	ret
  41b57c:	sub	sp, sp, #0x80
  41b580:	stp	x29, x30, [sp, #112]
  41b584:	add	x29, sp, #0x70
  41b588:	stur	x0, [x29, #-16]
  41b58c:	stur	x1, [x29, #-24]
  41b590:	ldur	x8, [x29, #-16]
  41b594:	ldr	x8, [x8]
  41b598:	stur	x8, [x29, #-32]
  41b59c:	ldur	x8, [x29, #-16]
  41b5a0:	ldr	x8, [x8, #8]
  41b5a4:	stur	x8, [x29, #-40]
  41b5a8:	ldur	x8, [x29, #-16]
  41b5ac:	ldr	x8, [x8, #16]
  41b5b0:	stur	x8, [x29, #-48]
  41b5b4:	ldur	x8, [x29, #-24]
  41b5b8:	add	x8, x8, #0x1
  41b5bc:	str	x8, [sp, #56]
  41b5c0:	ldur	x8, [x29, #-48]
  41b5c4:	ldur	x9, [x29, #-24]
  41b5c8:	cmp	x8, x9
  41b5cc:	b.cs	41b668 <__fxstatat@plt+0x181f8>  // b.hs, b.nlast
  41b5d0:	str	xzr, [sp, #48]
  41b5d4:	ldur	x8, [x29, #-48]
  41b5d8:	str	x8, [sp, #40]
  41b5dc:	ldr	x0, [sp, #40]
  41b5e0:	bl	41b750 <__fxstatat@plt+0x182e0>
  41b5e4:	add	x8, x0, #0xff
  41b5e8:	str	x8, [sp, #40]
  41b5ec:	ldr	x8, [sp, #48]
  41b5f0:	add	x8, x8, #0x1
  41b5f4:	str	x8, [sp, #48]
  41b5f8:	ldr	x8, [sp, #40]
  41b5fc:	ldur	x9, [x29, #-24]
  41b600:	cmp	x8, x9
  41b604:	b.cc	41b5dc <__fxstatat@plt+0x1816c>  // b.lo, b.ul, b.last
  41b608:	ldur	x0, [x29, #-32]
  41b60c:	ldr	x2, [sp, #48]
  41b610:	add	x1, sp, #0x20
  41b614:	bl	41bcf8 <__fxstatat@plt+0x18888>
  41b618:	str	xzr, [sp, #48]
  41b61c:	ldur	x0, [x29, #-40]
  41b620:	bl	41b750 <__fxstatat@plt+0x182e0>
  41b624:	ldr	x8, [sp, #48]
  41b628:	add	x9, sp, #0x20
  41b62c:	ldrb	w10, [x9, x8]
  41b630:	mov	w8, w10
  41b634:	add	x8, x0, x8
  41b638:	stur	x8, [x29, #-40]
  41b63c:	ldur	x0, [x29, #-48]
  41b640:	bl	41b750 <__fxstatat@plt+0x182e0>
  41b644:	add	x8, x0, #0xff
  41b648:	stur	x8, [x29, #-48]
  41b64c:	ldr	x8, [sp, #48]
  41b650:	add	x8, x8, #0x1
  41b654:	str	x8, [sp, #48]
  41b658:	ldur	x8, [x29, #-48]
  41b65c:	ldur	x9, [x29, #-24]
  41b660:	cmp	x8, x9
  41b664:	b.cc	41b61c <__fxstatat@plt+0x181ac>  // b.lo, b.ul, b.last
  41b668:	ldur	x8, [x29, #-48]
  41b66c:	ldur	x9, [x29, #-24]
  41b670:	cmp	x8, x9
  41b674:	b.ne	41b694 <__fxstatat@plt+0x18224>  // b.any
  41b678:	ldur	x8, [x29, #-16]
  41b67c:	str	xzr, [x8, #16]
  41b680:	ldur	x8, [x29, #-16]
  41b684:	str	xzr, [x8, #8]
  41b688:	ldur	x8, [x29, #-40]
  41b68c:	stur	x8, [x29, #-8]
  41b690:	b	41b740 <__fxstatat@plt+0x182d0>
  41b694:	ldur	x8, [x29, #-48]
  41b698:	ldur	x9, [x29, #-24]
  41b69c:	subs	x8, x8, x9
  41b6a0:	str	x8, [sp, #24]
  41b6a4:	ldr	x8, [sp, #24]
  41b6a8:	ldr	x9, [sp, #56]
  41b6ac:	udiv	x10, x8, x9
  41b6b0:	mul	x9, x10, x9
  41b6b4:	subs	x8, x8, x9
  41b6b8:	str	x8, [sp, #16]
  41b6bc:	ldur	x8, [x29, #-48]
  41b6c0:	ldr	x9, [sp, #16]
  41b6c4:	subs	x8, x8, x9
  41b6c8:	str	x8, [sp, #8]
  41b6cc:	ldur	x8, [x29, #-40]
  41b6d0:	ldr	x9, [sp, #56]
  41b6d4:	udiv	x10, x8, x9
  41b6d8:	mul	x9, x10, x9
  41b6dc:	subs	x8, x8, x9
  41b6e0:	str	x8, [sp]
  41b6e4:	ldur	x8, [x29, #-40]
  41b6e8:	ldr	x9, [sp, #8]
  41b6ec:	cmp	x8, x9
  41b6f0:	b.hi	41b728 <__fxstatat@plt+0x182b8>  // b.pmore
  41b6f4:	ldur	x8, [x29, #-40]
  41b6f8:	ldr	x9, [sp, #56]
  41b6fc:	udiv	x8, x8, x9
  41b700:	ldur	x9, [x29, #-16]
  41b704:	str	x8, [x9, #8]
  41b708:	ldr	x8, [sp, #24]
  41b70c:	ldr	x9, [sp, #56]
  41b710:	udiv	x8, x8, x9
  41b714:	ldur	x9, [x29, #-16]
  41b718:	str	x8, [x9, #16]
  41b71c:	ldr	x8, [sp]
  41b720:	stur	x8, [x29, #-8]
  41b724:	b	41b740 <__fxstatat@plt+0x182d0>
  41b728:	ldr	x8, [sp]
  41b72c:	stur	x8, [x29, #-40]
  41b730:	ldr	x8, [sp, #16]
  41b734:	subs	x8, x8, #0x1
  41b738:	stur	x8, [x29, #-48]
  41b73c:	b	41b5c0 <__fxstatat@plt+0x18150>
  41b740:	ldur	x0, [x29, #-8]
  41b744:	ldp	x29, x30, [sp, #112]
  41b748:	add	sp, sp, #0x80
  41b74c:	ret
  41b750:	sub	sp, sp, #0x10
  41b754:	str	x0, [sp, #8]
  41b758:	ldr	x8, [sp, #8]
  41b75c:	lsl	x0, x8, #8
  41b760:	add	sp, sp, #0x10
  41b764:	ret
  41b768:	sub	sp, sp, #0x20
  41b76c:	stp	x29, x30, [sp, #16]
  41b770:	add	x29, sp, #0x10
  41b774:	mov	x1, #0x18                  	// #24
  41b778:	str	x0, [sp, #8]
  41b77c:	ldr	x0, [sp, #8]
  41b780:	bl	4032c0 <explicit_bzero@plt>
  41b784:	ldr	x0, [sp, #8]
  41b788:	bl	403140 <free@plt>
  41b78c:	ldp	x29, x30, [sp, #16]
  41b790:	add	sp, sp, #0x20
  41b794:	ret
  41b798:	sub	sp, sp, #0x30
  41b79c:	stp	x29, x30, [sp, #32]
  41b7a0:	add	x29, sp, #0x20
  41b7a4:	stur	x0, [x29, #-8]
  41b7a8:	ldur	x8, [x29, #-8]
  41b7ac:	ldr	x0, [x8]
  41b7b0:	bl	41bf80 <__fxstatat@plt+0x18b10>
  41b7b4:	stur	w0, [x29, #-12]
  41b7b8:	bl	403380 <__errno_location@plt>
  41b7bc:	ldr	w9, [x0]
  41b7c0:	str	w9, [sp, #16]
  41b7c4:	ldur	x0, [x29, #-8]
  41b7c8:	bl	41b768 <__fxstatat@plt+0x182f8>
  41b7cc:	ldr	w9, [sp, #16]
  41b7d0:	str	w9, [sp, #12]
  41b7d4:	bl	403380 <__errno_location@plt>
  41b7d8:	ldr	w9, [sp, #12]
  41b7dc:	str	w9, [x0]
  41b7e0:	ldur	w0, [x29, #-12]
  41b7e4:	ldp	x29, x30, [sp, #32]
  41b7e8:	add	sp, sp, #0x30
  41b7ec:	ret
  41b7f0:	sub	sp, sp, #0x50
  41b7f4:	stp	x29, x30, [sp, #64]
  41b7f8:	add	x29, sp, #0x40
  41b7fc:	stur	x0, [x29, #-16]
  41b800:	stur	x1, [x29, #-24]
  41b804:	ldur	x8, [x29, #-24]
  41b808:	cbnz	x8, 41b824 <__fxstatat@plt+0x183b4>
  41b80c:	mov	x8, xzr
  41b810:	mov	x0, x8
  41b814:	mov	x1, x8
  41b818:	bl	41b908 <__fxstatat@plt+0x18498>
  41b81c:	stur	x0, [x29, #-8]
  41b820:	b	41b8f8 <__fxstatat@plt+0x18488>
  41b824:	mov	x8, xzr
  41b828:	str	x8, [sp, #32]
  41b82c:	ldur	x8, [x29, #-16]
  41b830:	cbz	x8, 41b858 <__fxstatat@plt+0x183e8>
  41b834:	ldur	x0, [x29, #-16]
  41b838:	adrp	x1, 420000 <__fxstatat@plt+0x1cb90>
  41b83c:	add	x1, x1, #0xb1e
  41b840:	bl	41dab8 <__fxstatat@plt+0x1a648>
  41b844:	str	x0, [sp, #32]
  41b848:	cbnz	x0, 41b858 <__fxstatat@plt+0x183e8>
  41b84c:	mov	x8, xzr
  41b850:	stur	x8, [x29, #-8]
  41b854:	b	41b8f8 <__fxstatat@plt+0x18488>
  41b858:	ldr	x0, [sp, #32]
  41b85c:	ldur	x1, [x29, #-16]
  41b860:	bl	41b908 <__fxstatat@plt+0x18498>
  41b864:	str	x0, [sp, #24]
  41b868:	ldr	x8, [sp, #32]
  41b86c:	cbz	x8, 41b8c8 <__fxstatat@plt+0x18458>
  41b870:	ldr	x0, [sp, #32]
  41b874:	ldr	x8, [sp, #24]
  41b878:	add	x1, x8, #0x18
  41b87c:	ldur	x8, [x29, #-24]
  41b880:	mov	x9, #0x1000                	// #4096
  41b884:	cmp	x9, x8
  41b888:	str	x0, [sp, #16]
  41b88c:	str	x1, [sp, #8]
  41b890:	b.cs	41b8a0 <__fxstatat@plt+0x18430>  // b.hs, b.nlast
  41b894:	mov	x8, #0x1000                	// #4096
  41b898:	str	x8, [sp]
  41b89c:	b	41b8a8 <__fxstatat@plt+0x18438>
  41b8a0:	ldur	x8, [x29, #-24]
  41b8a4:	str	x8, [sp]
  41b8a8:	ldr	x8, [sp]
  41b8ac:	ldr	x0, [sp, #16]
  41b8b0:	ldr	x1, [sp, #8]
  41b8b4:	mov	w9, wzr
  41b8b8:	mov	w2, w9
  41b8bc:	mov	x3, x8
  41b8c0:	bl	402d30 <setvbuf@plt>
  41b8c4:	b	41b8f0 <__fxstatat@plt+0x18480>
  41b8c8:	ldr	x8, [sp, #24]
  41b8cc:	str	xzr, [x8, #24]
  41b8d0:	ldr	x8, [sp, #24]
  41b8d4:	add	x0, x8, #0x20
  41b8d8:	ldur	x2, [x29, #-24]
  41b8dc:	mov	x1, #0x800                 	// #2048
  41b8e0:	bl	41b96c <__fxstatat@plt+0x184fc>
  41b8e4:	ldr	x8, [sp, #24]
  41b8e8:	add	x0, x8, #0x20
  41b8ec:	bl	41c600 <__fxstatat@plt+0x19190>
  41b8f0:	ldr	x8, [sp, #24]
  41b8f4:	stur	x8, [x29, #-8]
  41b8f8:	ldur	x0, [x29, #-8]
  41b8fc:	ldp	x29, x30, [sp, #64]
  41b900:	add	sp, sp, #0x50
  41b904:	ret
  41b908:	sub	sp, sp, #0x30
  41b90c:	stp	x29, x30, [sp, #32]
  41b910:	add	x29, sp, #0x20
  41b914:	mov	x8, #0x1038                	// #4152
  41b918:	adrp	x9, 41b000 <__fxstatat@plt+0x17b90>
  41b91c:	add	x9, x9, #0xfe4
  41b920:	stur	x0, [x29, #-8]
  41b924:	str	x1, [sp, #16]
  41b928:	mov	x0, x8
  41b92c:	str	x9, [sp]
  41b930:	bl	418f54 <__fxstatat@plt+0x15ae4>
  41b934:	str	x0, [sp, #8]
  41b938:	ldur	x8, [x29, #-8]
  41b93c:	ldr	x9, [sp, #8]
  41b940:	str	x8, [x9]
  41b944:	ldr	x8, [sp, #8]
  41b948:	ldr	x9, [sp]
  41b94c:	str	x9, [x8, #8]
  41b950:	ldr	x8, [sp, #16]
  41b954:	ldr	x10, [sp, #8]
  41b958:	str	x8, [x10, #16]
  41b95c:	ldr	x0, [sp, #8]
  41b960:	ldp	x29, x30, [sp, #32]
  41b964:	add	sp, sp, #0x30
  41b968:	ret
  41b96c:	sub	sp, sp, #0xe0
  41b970:	stp	x29, x30, [sp, #208]
  41b974:	add	x29, sp, #0xd0
  41b978:	adrp	x8, 420000 <__fxstatat@plt+0x1cb90>
  41b97c:	add	x8, x8, #0xb40
  41b980:	mov	w9, wzr
  41b984:	stur	x0, [x29, #-8]
  41b988:	stur	x1, [x29, #-16]
  41b98c:	stur	x2, [x29, #-24]
  41b990:	ldur	x10, [x29, #-8]
  41b994:	stur	x10, [x29, #-32]
  41b998:	stur	xzr, [x29, #-40]
  41b99c:	mov	x0, x8
  41b9a0:	mov	w1, w9
  41b9a4:	str	w9, [sp, #68]
  41b9a8:	bl	402e70 <open@plt>
  41b9ac:	stur	w0, [x29, #-44]
  41b9b0:	ldur	w9, [x29, #-44]
  41b9b4:	ldr	w11, [sp, #68]
  41b9b8:	cmp	w11, w9
  41b9bc:	cset	w9, gt
  41b9c0:	tbnz	w9, #0, 41ba2c <__fxstatat@plt+0x185bc>
  41b9c4:	ldur	w0, [x29, #-44]
  41b9c8:	ldur	x1, [x29, #-32]
  41b9cc:	ldur	x8, [x29, #-16]
  41b9d0:	ldur	x9, [x29, #-24]
  41b9d4:	cmp	x8, x9
  41b9d8:	str	w0, [sp, #64]
  41b9dc:	str	x1, [sp, #56]
  41b9e0:	b.cs	41b9f0 <__fxstatat@plt+0x18580>  // b.hs, b.nlast
  41b9e4:	ldur	x8, [x29, #-16]
  41b9e8:	str	x8, [sp, #48]
  41b9ec:	b	41b9f8 <__fxstatat@plt+0x18588>
  41b9f0:	ldur	x8, [x29, #-24]
  41b9f4:	str	x8, [sp, #48]
  41b9f8:	ldr	x8, [sp, #48]
  41b9fc:	ldr	w0, [sp, #64]
  41ba00:	ldr	x1, [sp, #56]
  41ba04:	mov	x2, x8
  41ba08:	bl	403280 <read@plt>
  41ba0c:	stur	x0, [x29, #-40]
  41ba10:	ldur	x8, [x29, #-40]
  41ba14:	cmp	x8, #0x0
  41ba18:	cset	w9, ge  // ge = tcont
  41ba1c:	tbnz	w9, #0, 41ba24 <__fxstatat@plt+0x185b4>
  41ba20:	stur	xzr, [x29, #-40]
  41ba24:	ldur	w0, [x29, #-44]
  41ba28:	bl	402fc0 <close@plt>
  41ba2c:	ldur	x8, [x29, #-40]
  41ba30:	ldur	x9, [x29, #-16]
  41ba34:	cmp	x8, x9
  41ba38:	b.cs	41babc <__fxstatat@plt+0x1864c>  // b.hs, b.nlast
  41ba3c:	ldur	x8, [x29, #-16]
  41ba40:	ldur	x9, [x29, #-40]
  41ba44:	subs	x8, x8, x9
  41ba48:	mov	x9, #0x10                  	// #16
  41ba4c:	cmp	x9, x8
  41ba50:	b.cs	41ba60 <__fxstatat@plt+0x185f0>  // b.hs, b.nlast
  41ba54:	mov	x8, #0x10                  	// #16
  41ba58:	str	x8, [sp, #40]
  41ba5c:	b	41ba70 <__fxstatat@plt+0x18600>
  41ba60:	ldur	x8, [x29, #-16]
  41ba64:	ldur	x9, [x29, #-40]
  41ba68:	subs	x8, x8, x9
  41ba6c:	str	x8, [sp, #40]
  41ba70:	ldr	x8, [sp, #40]
  41ba74:	stur	x8, [x29, #-72]
  41ba78:	sub	x8, x29, #0x40
  41ba7c:	mov	x0, x8
  41ba80:	mov	x9, xzr
  41ba84:	mov	x1, x9
  41ba88:	str	x8, [sp, #32]
  41ba8c:	bl	402f00 <gettimeofday@plt>
  41ba90:	ldur	x8, [x29, #-32]
  41ba94:	ldur	x9, [x29, #-40]
  41ba98:	add	x8, x8, x9
  41ba9c:	ldur	x2, [x29, #-72]
  41baa0:	mov	x0, x8
  41baa4:	ldr	x1, [sp, #32]
  41baa8:	bl	402bb0 <memcpy@plt>
  41baac:	ldur	x8, [x29, #-72]
  41bab0:	ldur	x9, [x29, #-40]
  41bab4:	add	x8, x9, x8
  41bab8:	stur	x8, [x29, #-40]
  41babc:	ldur	x8, [x29, #-40]
  41bac0:	ldur	x9, [x29, #-16]
  41bac4:	cmp	x8, x9
  41bac8:	b.cs	41bb38 <__fxstatat@plt+0x186c8>  // b.hs, b.nlast
  41bacc:	ldur	x8, [x29, #-16]
  41bad0:	ldur	x9, [x29, #-40]
  41bad4:	subs	x8, x8, x9
  41bad8:	mov	x9, #0x4                   	// #4
  41badc:	cmp	x9, x8
  41bae0:	b.cs	41baf0 <__fxstatat@plt+0x18680>  // b.hs, b.nlast
  41bae4:	mov	x8, #0x4                   	// #4
  41bae8:	str	x8, [sp, #24]
  41baec:	b	41bb00 <__fxstatat@plt+0x18690>
  41baf0:	ldur	x8, [x29, #-16]
  41baf4:	ldur	x9, [x29, #-40]
  41baf8:	subs	x8, x8, x9
  41bafc:	str	x8, [sp, #24]
  41bb00:	ldr	x8, [sp, #24]
  41bb04:	stur	x8, [x29, #-88]
  41bb08:	bl	402e10 <getpid@plt>
  41bb0c:	sub	x1, x29, #0x4c
  41bb10:	stur	w0, [x29, #-76]
  41bb14:	ldur	x8, [x29, #-32]
  41bb18:	ldur	x9, [x29, #-40]
  41bb1c:	add	x0, x8, x9
  41bb20:	ldur	x2, [x29, #-88]
  41bb24:	bl	402bb0 <memcpy@plt>
  41bb28:	ldur	x8, [x29, #-88]
  41bb2c:	ldur	x9, [x29, #-40]
  41bb30:	add	x8, x9, x8
  41bb34:	stur	x8, [x29, #-40]
  41bb38:	ldur	x8, [x29, #-40]
  41bb3c:	ldur	x9, [x29, #-16]
  41bb40:	cmp	x8, x9
  41bb44:	b.cs	41bbb4 <__fxstatat@plt+0x18744>  // b.hs, b.nlast
  41bb48:	ldur	x8, [x29, #-16]
  41bb4c:	ldur	x9, [x29, #-40]
  41bb50:	subs	x8, x8, x9
  41bb54:	mov	x9, #0x4                   	// #4
  41bb58:	cmp	x9, x8
  41bb5c:	b.cs	41bb6c <__fxstatat@plt+0x186fc>  // b.hs, b.nlast
  41bb60:	mov	x8, #0x4                   	// #4
  41bb64:	str	x8, [sp, #16]
  41bb68:	b	41bb7c <__fxstatat@plt+0x1870c>
  41bb6c:	ldur	x8, [x29, #-16]
  41bb70:	ldur	x9, [x29, #-40]
  41bb74:	subs	x8, x8, x9
  41bb78:	str	x8, [sp, #16]
  41bb7c:	ldr	x8, [sp, #16]
  41bb80:	str	x8, [sp, #104]
  41bb84:	bl	402e80 <getppid@plt>
  41bb88:	sub	x1, x29, #0x5c
  41bb8c:	stur	w0, [x29, #-92]
  41bb90:	ldur	x8, [x29, #-32]
  41bb94:	ldur	x9, [x29, #-40]
  41bb98:	add	x0, x8, x9
  41bb9c:	ldr	x2, [sp, #104]
  41bba0:	bl	402bb0 <memcpy@plt>
  41bba4:	ldr	x8, [sp, #104]
  41bba8:	ldur	x9, [x29, #-40]
  41bbac:	add	x8, x9, x8
  41bbb0:	stur	x8, [x29, #-40]
  41bbb4:	ldur	x8, [x29, #-40]
  41bbb8:	ldur	x9, [x29, #-16]
  41bbbc:	cmp	x8, x9
  41bbc0:	b.cs	41bc30 <__fxstatat@plt+0x187c0>  // b.hs, b.nlast
  41bbc4:	ldur	x8, [x29, #-16]
  41bbc8:	ldur	x9, [x29, #-40]
  41bbcc:	subs	x8, x8, x9
  41bbd0:	mov	x9, #0x4                   	// #4
  41bbd4:	cmp	x9, x8
  41bbd8:	b.cs	41bbe8 <__fxstatat@plt+0x18778>  // b.hs, b.nlast
  41bbdc:	mov	x8, #0x4                   	// #4
  41bbe0:	str	x8, [sp, #8]
  41bbe4:	b	41bbf8 <__fxstatat@plt+0x18788>
  41bbe8:	ldur	x8, [x29, #-16]
  41bbec:	ldur	x9, [x29, #-40]
  41bbf0:	subs	x8, x8, x9
  41bbf4:	str	x8, [sp, #8]
  41bbf8:	ldr	x8, [sp, #8]
  41bbfc:	str	x8, [sp, #88]
  41bc00:	bl	402cd0 <getuid@plt>
  41bc04:	add	x1, sp, #0x64
  41bc08:	str	w0, [sp, #100]
  41bc0c:	ldur	x8, [x29, #-32]
  41bc10:	ldur	x9, [x29, #-40]
  41bc14:	add	x0, x8, x9
  41bc18:	ldr	x2, [sp, #88]
  41bc1c:	bl	402bb0 <memcpy@plt>
  41bc20:	ldr	x8, [sp, #88]
  41bc24:	ldur	x9, [x29, #-40]
  41bc28:	add	x8, x9, x8
  41bc2c:	stur	x8, [x29, #-40]
  41bc30:	ldur	x8, [x29, #-40]
  41bc34:	ldur	x9, [x29, #-16]
  41bc38:	cmp	x8, x9
  41bc3c:	b.cs	41bcac <__fxstatat@plt+0x1883c>  // b.hs, b.nlast
  41bc40:	ldur	x8, [x29, #-16]
  41bc44:	ldur	x9, [x29, #-40]
  41bc48:	subs	x8, x8, x9
  41bc4c:	mov	x9, #0x4                   	// #4
  41bc50:	cmp	x9, x8
  41bc54:	b.cs	41bc64 <__fxstatat@plt+0x187f4>  // b.hs, b.nlast
  41bc58:	mov	x8, #0x4                   	// #4
  41bc5c:	str	x8, [sp]
  41bc60:	b	41bc74 <__fxstatat@plt+0x18804>
  41bc64:	ldur	x8, [x29, #-16]
  41bc68:	ldur	x9, [x29, #-40]
  41bc6c:	subs	x8, x8, x9
  41bc70:	str	x8, [sp]
  41bc74:	ldr	x8, [sp]
  41bc78:	str	x8, [sp, #72]
  41bc7c:	bl	403170 <getgid@plt>
  41bc80:	add	x1, sp, #0x54
  41bc84:	str	w0, [sp, #84]
  41bc88:	ldur	x8, [x29, #-32]
  41bc8c:	ldur	x9, [x29, #-40]
  41bc90:	add	x0, x8, x9
  41bc94:	ldr	x2, [sp, #72]
  41bc98:	bl	402bb0 <memcpy@plt>
  41bc9c:	ldr	x8, [sp, #72]
  41bca0:	ldur	x9, [x29, #-40]
  41bca4:	add	x8, x9, x8
  41bca8:	stur	x8, [x29, #-40]
  41bcac:	ldp	x29, x30, [sp, #208]
  41bcb0:	add	sp, sp, #0xe0
  41bcb4:	ret
  41bcb8:	sub	sp, sp, #0x10
  41bcbc:	str	x0, [sp, #8]
  41bcc0:	str	x1, [sp]
  41bcc4:	ldr	x8, [sp]
  41bcc8:	ldr	x9, [sp, #8]
  41bccc:	str	x8, [x9, #8]
  41bcd0:	add	sp, sp, #0x10
  41bcd4:	ret
  41bcd8:	sub	sp, sp, #0x10
  41bcdc:	str	x0, [sp, #8]
  41bce0:	str	x1, [sp]
  41bce4:	ldr	x8, [sp]
  41bce8:	ldr	x9, [sp, #8]
  41bcec:	str	x8, [x9, #16]
  41bcf0:	add	sp, sp, #0x10
  41bcf4:	ret
  41bcf8:	sub	sp, sp, #0x30
  41bcfc:	stp	x29, x30, [sp, #32]
  41bd00:	add	x29, sp, #0x20
  41bd04:	stur	x0, [x29, #-8]
  41bd08:	str	x1, [sp, #16]
  41bd0c:	str	x2, [sp, #8]
  41bd10:	ldur	x8, [x29, #-8]
  41bd14:	ldr	x8, [x8]
  41bd18:	cbz	x8, 41bd30 <__fxstatat@plt+0x188c0>
  41bd1c:	ldur	x0, [x29, #-8]
  41bd20:	ldr	x1, [sp, #16]
  41bd24:	ldr	x2, [sp, #8]
  41bd28:	bl	41bd50 <__fxstatat@plt+0x188e0>
  41bd2c:	b	41bd44 <__fxstatat@plt+0x188d4>
  41bd30:	ldur	x8, [x29, #-8]
  41bd34:	add	x0, x8, #0x18
  41bd38:	ldr	x1, [sp, #16]
  41bd3c:	ldr	x2, [sp, #8]
  41bd40:	bl	41be18 <__fxstatat@plt+0x189a8>
  41bd44:	ldp	x29, x30, [sp, #32]
  41bd48:	add	sp, sp, #0x30
  41bd4c:	ret
  41bd50:	sub	sp, sp, #0x40
  41bd54:	stp	x29, x30, [sp, #48]
  41bd58:	add	x29, sp, #0x30
  41bd5c:	stur	x0, [x29, #-8]
  41bd60:	stur	x1, [x29, #-16]
  41bd64:	str	x2, [sp, #24]
  41bd68:	ldur	x0, [x29, #-16]
  41bd6c:	ldr	x2, [sp, #24]
  41bd70:	ldur	x8, [x29, #-8]
  41bd74:	ldr	x3, [x8]
  41bd78:	mov	x1, #0x1                   	// #1
  41bd7c:	bl	403050 <fread_unlocked@plt>
  41bd80:	str	x0, [sp, #16]
  41bd84:	bl	403380 <__errno_location@plt>
  41bd88:	ldr	w9, [x0]
  41bd8c:	str	w9, [sp, #12]
  41bd90:	ldr	x8, [sp, #16]
  41bd94:	ldur	x10, [x29, #-16]
  41bd98:	add	x8, x10, x8
  41bd9c:	stur	x8, [x29, #-16]
  41bda0:	ldr	x8, [sp, #16]
  41bda4:	ldr	x10, [sp, #24]
  41bda8:	subs	x8, x10, x8
  41bdac:	str	x8, [sp, #24]
  41bdb0:	ldr	x8, [sp, #24]
  41bdb4:	cbnz	x8, 41bdbc <__fxstatat@plt+0x1894c>
  41bdb8:	b	41be0c <__fxstatat@plt+0x1899c>
  41bdbc:	ldur	x8, [x29, #-8]
  41bdc0:	ldr	x0, [x8]
  41bdc4:	bl	402cc0 <ferror_unlocked@plt>
  41bdc8:	cbz	w0, 41bdd8 <__fxstatat@plt+0x18968>
  41bdcc:	ldr	w8, [sp, #12]
  41bdd0:	str	w8, [sp, #8]
  41bdd4:	b	41bde0 <__fxstatat@plt+0x18970>
  41bdd8:	mov	w8, wzr
  41bddc:	str	w8, [sp, #8]
  41bde0:	ldr	w8, [sp, #8]
  41bde4:	str	w8, [sp, #4]
  41bde8:	bl	403380 <__errno_location@plt>
  41bdec:	ldr	w8, [sp, #4]
  41bdf0:	str	w8, [x0]
  41bdf4:	ldur	x9, [x29, #-8]
  41bdf8:	ldr	x9, [x9, #8]
  41bdfc:	ldur	x10, [x29, #-8]
  41be00:	ldr	x0, [x10, #16]
  41be04:	blr	x9
  41be08:	b	41bd68 <__fxstatat@plt+0x188f8>
  41be0c:	ldp	x29, x30, [sp, #48]
  41be10:	add	sp, sp, #0x40
  41be14:	ret
  41be18:	sub	sp, sp, #0x40
  41be1c:	stp	x29, x30, [sp, #48]
  41be20:	add	x29, sp, #0x30
  41be24:	stur	x0, [x29, #-8]
  41be28:	stur	x1, [x29, #-16]
  41be2c:	str	x2, [sp, #24]
  41be30:	ldur	x8, [x29, #-8]
  41be34:	ldr	x8, [x8]
  41be38:	str	x8, [sp, #16]
  41be3c:	ldur	x8, [x29, #-16]
  41be40:	str	x8, [sp, #8]
  41be44:	ldr	x8, [sp, #24]
  41be48:	ldr	x9, [sp, #16]
  41be4c:	cmp	x8, x9
  41be50:	b.hi	41be94 <__fxstatat@plt+0x18a24>  // b.pmore
  41be54:	ldur	x0, [x29, #-16]
  41be58:	ldur	x8, [x29, #-8]
  41be5c:	mov	x9, #0x1020                	// #4128
  41be60:	add	x8, x8, x9
  41be64:	ldr	x9, [sp, #16]
  41be68:	mov	x10, xzr
  41be6c:	subs	x9, x10, x9
  41be70:	add	x1, x8, x9
  41be74:	ldr	x2, [sp, #24]
  41be78:	bl	402bb0 <memcpy@plt>
  41be7c:	ldr	x8, [sp, #16]
  41be80:	ldr	x9, [sp, #24]
  41be84:	subs	x8, x8, x9
  41be88:	ldur	x9, [x29, #-8]
  41be8c:	str	x8, [x9]
  41be90:	b	41bf74 <__fxstatat@plt+0x18b04>
  41be94:	ldur	x0, [x29, #-16]
  41be98:	ldur	x8, [x29, #-8]
  41be9c:	mov	x9, #0x1020                	// #4128
  41bea0:	add	x8, x8, x9
  41bea4:	ldr	x9, [sp, #16]
  41bea8:	mov	x10, xzr
  41beac:	subs	x9, x10, x9
  41beb0:	add	x1, x8, x9
  41beb4:	ldr	x2, [sp, #16]
  41beb8:	bl	402bb0 <memcpy@plt>
  41bebc:	ldr	x8, [sp, #8]
  41bec0:	ldr	x9, [sp, #16]
  41bec4:	add	x8, x8, x9
  41bec8:	stur	x8, [x29, #-16]
  41becc:	ldr	x8, [sp, #16]
  41bed0:	ldr	x9, [sp, #24]
  41bed4:	subs	x8, x9, x8
  41bed8:	str	x8, [sp, #24]
  41bedc:	ldur	x8, [x29, #-16]
  41bee0:	mov	x9, #0x8                   	// #8
  41bee4:	udiv	x10, x8, x9
  41bee8:	mul	x9, x10, x9
  41beec:	subs	x8, x8, x9
  41bef0:	cbnz	x8, 41bf54 <__fxstatat@plt+0x18ae4>
  41bef4:	ldur	x8, [x29, #-16]
  41bef8:	str	x8, [sp]
  41befc:	ldr	x8, [sp, #24]
  41bf00:	mov	x9, #0x800                 	// #2048
  41bf04:	cmp	x9, x8
  41bf08:	b.hi	41bf4c <__fxstatat@plt+0x18adc>  // b.pmore
  41bf0c:	ldur	x8, [x29, #-8]
  41bf10:	add	x0, x8, #0x8
  41bf14:	ldr	x1, [sp]
  41bf18:	bl	41c078 <__fxstatat@plt+0x18c08>
  41bf1c:	ldr	x8, [sp]
  41bf20:	add	x8, x8, #0x800
  41bf24:	str	x8, [sp]
  41bf28:	ldr	x8, [sp, #24]
  41bf2c:	subs	x8, x8, #0x800
  41bf30:	str	x8, [sp, #24]
  41bf34:	ldr	x8, [sp, #24]
  41bf38:	cbnz	x8, 41bf48 <__fxstatat@plt+0x18ad8>
  41bf3c:	ldur	x8, [x29, #-8]
  41bf40:	str	xzr, [x8]
  41bf44:	b	41bf74 <__fxstatat@plt+0x18b04>
  41bf48:	b	41befc <__fxstatat@plt+0x18a8c>
  41bf4c:	ldr	x8, [sp]
  41bf50:	stur	x8, [x29, #-16]
  41bf54:	ldur	x8, [x29, #-8]
  41bf58:	add	x0, x8, #0x8
  41bf5c:	ldur	x8, [x29, #-8]
  41bf60:	add	x1, x8, #0x820
  41bf64:	bl	41c078 <__fxstatat@plt+0x18c08>
  41bf68:	mov	x8, #0x800                 	// #2048
  41bf6c:	str	x8, [sp, #16]
  41bf70:	b	41be3c <__fxstatat@plt+0x189cc>
  41bf74:	ldp	x29, x30, [sp, #48]
  41bf78:	add	sp, sp, #0x40
  41bf7c:	ret
  41bf80:	sub	sp, sp, #0x30
  41bf84:	stp	x29, x30, [sp, #32]
  41bf88:	add	x29, sp, #0x20
  41bf8c:	mov	x1, #0x1038                	// #4152
  41bf90:	stur	x0, [x29, #-8]
  41bf94:	ldur	x8, [x29, #-8]
  41bf98:	ldr	x8, [x8]
  41bf9c:	str	x8, [sp, #16]
  41bfa0:	ldur	x0, [x29, #-8]
  41bfa4:	bl	4032c0 <explicit_bzero@plt>
  41bfa8:	ldur	x0, [x29, #-8]
  41bfac:	bl	403140 <free@plt>
  41bfb0:	ldr	x8, [sp, #16]
  41bfb4:	cbz	x8, 41bfc8 <__fxstatat@plt+0x18b58>
  41bfb8:	ldr	x0, [sp, #16]
  41bfbc:	bl	41ce60 <__fxstatat@plt+0x199f0>
  41bfc0:	str	w0, [sp, #12]
  41bfc4:	b	41bfd0 <__fxstatat@plt+0x18b60>
  41bfc8:	mov	w8, wzr
  41bfcc:	str	w8, [sp, #12]
  41bfd0:	ldr	w8, [sp, #12]
  41bfd4:	mov	w0, w8
  41bfd8:	ldp	x29, x30, [sp, #32]
  41bfdc:	add	sp, sp, #0x30
  41bfe0:	ret
  41bfe4:	sub	sp, sp, #0x40
  41bfe8:	stp	x29, x30, [sp, #48]
  41bfec:	add	x29, sp, #0x30
  41bff0:	stur	x0, [x29, #-8]
  41bff4:	ldur	x8, [x29, #-8]
  41bff8:	cbz	x8, 41c074 <__fxstatat@plt+0x18c04>
  41bffc:	adrp	x8, 432000 <__fxstatat@plt+0x2eb90>
  41c000:	add	x8, x8, #0x4b8
  41c004:	ldr	w0, [x8]
  41c008:	stur	w0, [x29, #-12]
  41c00c:	bl	403380 <__errno_location@plt>
  41c010:	ldr	w1, [x0]
  41c014:	stur	w1, [x29, #-16]
  41c018:	bl	403380 <__errno_location@plt>
  41c01c:	ldr	w9, [x0]
  41c020:	cbnz	w9, 41c038 <__fxstatat@plt+0x18bc8>
  41c024:	adrp	x0, 420000 <__fxstatat@plt+0x1cb90>
  41c028:	add	x0, x0, #0xb21
  41c02c:	bl	4033f0 <gettext@plt>
  41c030:	str	x0, [sp, #24]
  41c034:	b	41c048 <__fxstatat@plt+0x18bd8>
  41c038:	adrp	x0, 420000 <__fxstatat@plt+0x1cb90>
  41c03c:	add	x0, x0, #0xb31
  41c040:	bl	4033f0 <gettext@plt>
  41c044:	str	x0, [sp, #24]
  41c048:	ldr	x8, [sp, #24]
  41c04c:	ldur	x0, [x29, #-8]
  41c050:	str	x8, [sp, #16]
  41c054:	bl	415060 <__fxstatat@plt+0x11bf0>
  41c058:	ldur	w9, [x29, #-12]
  41c05c:	str	x0, [sp, #8]
  41c060:	mov	w0, w9
  41c064:	ldur	w1, [x29, #-16]
  41c068:	ldr	x2, [sp, #16]
  41c06c:	ldr	x3, [sp, #8]
  41c070:	bl	402c30 <error@plt>
  41c074:	bl	403010 <abort@plt>
  41c078:	sub	sp, sp, #0xf0
  41c07c:	stp	x29, x30, [sp, #224]
  41c080:	add	x29, sp, #0xe0
  41c084:	stur	x0, [x29, #-8]
  41c088:	stur	x1, [x29, #-16]
  41c08c:	ldur	x8, [x29, #-8]
  41c090:	ldr	x8, [x8, #2048]
  41c094:	stur	x8, [x29, #-24]
  41c098:	ldur	x8, [x29, #-8]
  41c09c:	ldr	x8, [x8, #2056]
  41c0a0:	ldur	x9, [x29, #-8]
  41c0a4:	ldr	x10, [x9, #2064]
  41c0a8:	add	x10, x10, #0x1
  41c0ac:	str	x10, [x9, #2064]
  41c0b0:	add	x8, x8, x10
  41c0b4:	stur	x8, [x29, #-32]
  41c0b8:	ldur	x8, [x29, #-8]
  41c0bc:	stur	x8, [x29, #-40]
  41c0c0:	ldur	x8, [x29, #-16]
  41c0c4:	stur	x8, [x29, #-48]
  41c0c8:	ldur	x8, [x29, #-24]
  41c0cc:	ldur	x9, [x29, #-24]
  41c0d0:	eor	x8, x8, x9, lsl #21
  41c0d4:	mov	x9, xzr
  41c0d8:	eon	x8, x8, x9
  41c0dc:	ldur	x10, [x29, #-40]
  41c0e0:	ldr	x10, [x10, #1024]
  41c0e4:	add	x8, x8, x10
  41c0e8:	stur	x8, [x29, #-24]
  41c0ec:	ldur	x8, [x29, #-40]
  41c0f0:	ldr	x8, [x8]
  41c0f4:	stur	x8, [x29, #-56]
  41c0f8:	ldur	x0, [x29, #-8]
  41c0fc:	ldur	x1, [x29, #-56]
  41c100:	str	x9, [sp, #40]
  41c104:	bl	41c594 <__fxstatat@plt+0x19124>
  41c108:	ldur	x8, [x29, #-24]
  41c10c:	add	x8, x0, x8
  41c110:	ldur	x9, [x29, #-32]
  41c114:	add	x8, x8, x9
  41c118:	stur	x8, [x29, #-64]
  41c11c:	ldur	x9, [x29, #-40]
  41c120:	str	x8, [x9]
  41c124:	ldur	x0, [x29, #-8]
  41c128:	ldur	x8, [x29, #-64]
  41c12c:	lsr	x1, x8, #8
  41c130:	bl	41c594 <__fxstatat@plt+0x19124>
  41c134:	ldur	x8, [x29, #-56]
  41c138:	add	x0, x0, x8
  41c13c:	bl	41c5dc <__fxstatat@plt+0x1916c>
  41c140:	stur	x0, [x29, #-32]
  41c144:	ldur	x8, [x29, #-48]
  41c148:	str	x0, [x8]
  41c14c:	ldur	x8, [x29, #-24]
  41c150:	ldur	x0, [x29, #-24]
  41c154:	str	x8, [sp, #32]
  41c158:	bl	41c5dc <__fxstatat@plt+0x1916c>
  41c15c:	ldr	x8, [sp, #32]
  41c160:	eor	x9, x8, x0, lsr #5
  41c164:	ldr	x10, [sp, #40]
  41c168:	eor	x9, x10, x9
  41c16c:	ldur	x11, [x29, #-40]
  41c170:	ldr	x11, [x11, #1032]
  41c174:	add	x9, x9, x11
  41c178:	stur	x9, [x29, #-24]
  41c17c:	ldur	x9, [x29, #-40]
  41c180:	ldr	x9, [x9, #8]
  41c184:	stur	x9, [x29, #-72]
  41c188:	ldur	x0, [x29, #-8]
  41c18c:	ldur	x1, [x29, #-72]
  41c190:	bl	41c594 <__fxstatat@plt+0x19124>
  41c194:	ldur	x8, [x29, #-24]
  41c198:	add	x8, x0, x8
  41c19c:	ldur	x9, [x29, #-32]
  41c1a0:	add	x8, x8, x9
  41c1a4:	stur	x8, [x29, #-80]
  41c1a8:	ldur	x9, [x29, #-40]
  41c1ac:	str	x8, [x9, #8]
  41c1b0:	ldur	x0, [x29, #-8]
  41c1b4:	ldur	x8, [x29, #-80]
  41c1b8:	lsr	x1, x8, #8
  41c1bc:	bl	41c594 <__fxstatat@plt+0x19124>
  41c1c0:	ldur	x8, [x29, #-72]
  41c1c4:	add	x0, x0, x8
  41c1c8:	bl	41c5dc <__fxstatat@plt+0x1916c>
  41c1cc:	stur	x0, [x29, #-32]
  41c1d0:	ldur	x8, [x29, #-48]
  41c1d4:	str	x0, [x8, #8]
  41c1d8:	ldur	x8, [x29, #-24]
  41c1dc:	ldur	x9, [x29, #-24]
  41c1e0:	eor	x8, x8, x9, lsl #12
  41c1e4:	ldr	x9, [sp, #40]
  41c1e8:	eor	x8, x9, x8
  41c1ec:	ldur	x10, [x29, #-40]
  41c1f0:	ldr	x10, [x10, #1040]
  41c1f4:	add	x8, x8, x10
  41c1f8:	stur	x8, [x29, #-24]
  41c1fc:	ldur	x8, [x29, #-40]
  41c200:	ldr	x8, [x8, #16]
  41c204:	stur	x8, [x29, #-88]
  41c208:	ldur	x0, [x29, #-8]
  41c20c:	ldur	x1, [x29, #-88]
  41c210:	bl	41c594 <__fxstatat@plt+0x19124>
  41c214:	ldur	x8, [x29, #-24]
  41c218:	add	x8, x0, x8
  41c21c:	ldur	x9, [x29, #-32]
  41c220:	add	x8, x8, x9
  41c224:	stur	x8, [x29, #-96]
  41c228:	ldur	x9, [x29, #-40]
  41c22c:	str	x8, [x9, #16]
  41c230:	ldur	x0, [x29, #-8]
  41c234:	ldur	x8, [x29, #-96]
  41c238:	lsr	x1, x8, #8
  41c23c:	bl	41c594 <__fxstatat@plt+0x19124>
  41c240:	ldur	x8, [x29, #-88]
  41c244:	add	x0, x0, x8
  41c248:	bl	41c5dc <__fxstatat@plt+0x1916c>
  41c24c:	stur	x0, [x29, #-32]
  41c250:	ldur	x8, [x29, #-48]
  41c254:	str	x0, [x8, #16]
  41c258:	ldur	x8, [x29, #-24]
  41c25c:	ldur	x0, [x29, #-24]
  41c260:	str	x8, [sp, #24]
  41c264:	bl	41c5dc <__fxstatat@plt+0x1916c>
  41c268:	ldr	x8, [sp, #24]
  41c26c:	eor	x9, x8, x0, lsr #33
  41c270:	ldr	x10, [sp, #40]
  41c274:	eor	x9, x10, x9
  41c278:	ldur	x11, [x29, #-40]
  41c27c:	ldr	x11, [x11, #1048]
  41c280:	add	x9, x9, x11
  41c284:	stur	x9, [x29, #-24]
  41c288:	ldur	x9, [x29, #-40]
  41c28c:	ldr	x9, [x9, #24]
  41c290:	stur	x9, [x29, #-104]
  41c294:	ldur	x0, [x29, #-8]
  41c298:	ldur	x1, [x29, #-104]
  41c29c:	bl	41c594 <__fxstatat@plt+0x19124>
  41c2a0:	ldur	x8, [x29, #-24]
  41c2a4:	add	x8, x0, x8
  41c2a8:	ldur	x9, [x29, #-32]
  41c2ac:	add	x8, x8, x9
  41c2b0:	str	x8, [sp, #112]
  41c2b4:	ldur	x9, [x29, #-40]
  41c2b8:	str	x8, [x9, #24]
  41c2bc:	ldur	x0, [x29, #-8]
  41c2c0:	ldr	x8, [sp, #112]
  41c2c4:	lsr	x1, x8, #8
  41c2c8:	bl	41c594 <__fxstatat@plt+0x19124>
  41c2cc:	ldur	x8, [x29, #-104]
  41c2d0:	add	x0, x0, x8
  41c2d4:	bl	41c5dc <__fxstatat@plt+0x1916c>
  41c2d8:	stur	x0, [x29, #-32]
  41c2dc:	ldur	x8, [x29, #-48]
  41c2e0:	str	x0, [x8, #24]
  41c2e4:	ldur	x8, [x29, #-48]
  41c2e8:	add	x8, x8, #0x20
  41c2ec:	stur	x8, [x29, #-48]
  41c2f0:	ldur	x8, [x29, #-40]
  41c2f4:	add	x8, x8, #0x20
  41c2f8:	stur	x8, [x29, #-40]
  41c2fc:	ldur	x9, [x29, #-8]
  41c300:	add	x9, x9, #0x400
  41c304:	cmp	x8, x9
  41c308:	b.cc	41c0c8 <__fxstatat@plt+0x18c58>  // b.lo, b.ul, b.last
  41c30c:	ldur	x8, [x29, #-24]
  41c310:	ldur	x9, [x29, #-24]
  41c314:	eor	x8, x8, x9, lsl #21
  41c318:	mov	x9, xzr
  41c31c:	eon	x8, x8, x9
  41c320:	ldur	x10, [x29, #-40]
  41c324:	mov	x11, #0xfffffffffffffc00    	// #-1024
  41c328:	add	x10, x10, x11
  41c32c:	ldr	x10, [x10]
  41c330:	add	x8, x8, x10
  41c334:	stur	x8, [x29, #-24]
  41c338:	ldur	x8, [x29, #-40]
  41c33c:	ldr	x8, [x8]
  41c340:	str	x8, [sp, #104]
  41c344:	ldur	x0, [x29, #-8]
  41c348:	ldr	x1, [sp, #104]
  41c34c:	str	x9, [sp, #16]
  41c350:	bl	41c594 <__fxstatat@plt+0x19124>
  41c354:	ldur	x8, [x29, #-24]
  41c358:	add	x8, x0, x8
  41c35c:	ldur	x9, [x29, #-32]
  41c360:	add	x8, x8, x9
  41c364:	str	x8, [sp, #96]
  41c368:	ldur	x9, [x29, #-40]
  41c36c:	str	x8, [x9]
  41c370:	ldur	x0, [x29, #-8]
  41c374:	ldr	x8, [sp, #96]
  41c378:	lsr	x1, x8, #8
  41c37c:	bl	41c594 <__fxstatat@plt+0x19124>
  41c380:	ldr	x8, [sp, #104]
  41c384:	add	x0, x0, x8
  41c388:	bl	41c5dc <__fxstatat@plt+0x1916c>
  41c38c:	stur	x0, [x29, #-32]
  41c390:	ldur	x8, [x29, #-48]
  41c394:	str	x0, [x8]
  41c398:	ldur	x8, [x29, #-24]
  41c39c:	ldur	x0, [x29, #-24]
  41c3a0:	str	x8, [sp, #8]
  41c3a4:	bl	41c5dc <__fxstatat@plt+0x1916c>
  41c3a8:	ldr	x8, [sp, #8]
  41c3ac:	eor	x9, x8, x0, lsr #5
  41c3b0:	ldr	x10, [sp, #16]
  41c3b4:	eor	x9, x10, x9
  41c3b8:	ldur	x11, [x29, #-40]
  41c3bc:	mov	x12, #0xfffffffffffffc08    	// #-1016
  41c3c0:	add	x11, x11, x12
  41c3c4:	ldr	x11, [x11]
  41c3c8:	add	x9, x9, x11
  41c3cc:	stur	x9, [x29, #-24]
  41c3d0:	ldur	x9, [x29, #-40]
  41c3d4:	ldr	x9, [x9, #8]
  41c3d8:	str	x9, [sp, #88]
  41c3dc:	ldur	x0, [x29, #-8]
  41c3e0:	ldr	x1, [sp, #88]
  41c3e4:	bl	41c594 <__fxstatat@plt+0x19124>
  41c3e8:	ldur	x8, [x29, #-24]
  41c3ec:	add	x8, x0, x8
  41c3f0:	ldur	x9, [x29, #-32]
  41c3f4:	add	x8, x8, x9
  41c3f8:	str	x8, [sp, #80]
  41c3fc:	ldur	x9, [x29, #-40]
  41c400:	str	x8, [x9, #8]
  41c404:	ldur	x0, [x29, #-8]
  41c408:	ldr	x8, [sp, #80]
  41c40c:	lsr	x1, x8, #8
  41c410:	bl	41c594 <__fxstatat@plt+0x19124>
  41c414:	ldr	x8, [sp, #88]
  41c418:	add	x0, x0, x8
  41c41c:	bl	41c5dc <__fxstatat@plt+0x1916c>
  41c420:	stur	x0, [x29, #-32]
  41c424:	ldur	x8, [x29, #-48]
  41c428:	str	x0, [x8, #8]
  41c42c:	ldur	x8, [x29, #-24]
  41c430:	ldur	x9, [x29, #-24]
  41c434:	eor	x8, x8, x9, lsl #12
  41c438:	ldr	x9, [sp, #16]
  41c43c:	eor	x8, x9, x8
  41c440:	ldur	x10, [x29, #-40]
  41c444:	mov	x11, #0xfffffffffffffc10    	// #-1008
  41c448:	add	x10, x10, x11
  41c44c:	ldr	x10, [x10]
  41c450:	add	x8, x8, x10
  41c454:	stur	x8, [x29, #-24]
  41c458:	ldur	x8, [x29, #-40]
  41c45c:	ldr	x8, [x8, #16]
  41c460:	str	x8, [sp, #72]
  41c464:	ldur	x0, [x29, #-8]
  41c468:	ldr	x1, [sp, #72]
  41c46c:	bl	41c594 <__fxstatat@plt+0x19124>
  41c470:	ldur	x8, [x29, #-24]
  41c474:	add	x8, x0, x8
  41c478:	ldur	x9, [x29, #-32]
  41c47c:	add	x8, x8, x9
  41c480:	str	x8, [sp, #64]
  41c484:	ldur	x9, [x29, #-40]
  41c488:	str	x8, [x9, #16]
  41c48c:	ldur	x0, [x29, #-8]
  41c490:	ldr	x8, [sp, #64]
  41c494:	lsr	x1, x8, #8
  41c498:	bl	41c594 <__fxstatat@plt+0x19124>
  41c49c:	ldr	x8, [sp, #72]
  41c4a0:	add	x0, x0, x8
  41c4a4:	bl	41c5dc <__fxstatat@plt+0x1916c>
  41c4a8:	stur	x0, [x29, #-32]
  41c4ac:	ldur	x8, [x29, #-48]
  41c4b0:	str	x0, [x8, #16]
  41c4b4:	ldur	x8, [x29, #-24]
  41c4b8:	ldur	x0, [x29, #-24]
  41c4bc:	str	x8, [sp]
  41c4c0:	bl	41c5dc <__fxstatat@plt+0x1916c>
  41c4c4:	ldr	x8, [sp]
  41c4c8:	eor	x9, x8, x0, lsr #33
  41c4cc:	ldr	x10, [sp, #16]
  41c4d0:	eor	x9, x10, x9
  41c4d4:	ldur	x11, [x29, #-40]
  41c4d8:	mov	x12, #0xfffffffffffffc18    	// #-1000
  41c4dc:	add	x11, x11, x12
  41c4e0:	ldr	x11, [x11]
  41c4e4:	add	x9, x9, x11
  41c4e8:	stur	x9, [x29, #-24]
  41c4ec:	ldur	x9, [x29, #-40]
  41c4f0:	ldr	x9, [x9, #24]
  41c4f4:	str	x9, [sp, #56]
  41c4f8:	ldur	x0, [x29, #-8]
  41c4fc:	ldr	x1, [sp, #56]
  41c500:	bl	41c594 <__fxstatat@plt+0x19124>
  41c504:	ldur	x8, [x29, #-24]
  41c508:	add	x8, x0, x8
  41c50c:	ldur	x9, [x29, #-32]
  41c510:	add	x8, x8, x9
  41c514:	str	x8, [sp, #48]
  41c518:	ldur	x9, [x29, #-40]
  41c51c:	str	x8, [x9, #24]
  41c520:	ldur	x0, [x29, #-8]
  41c524:	ldr	x8, [sp, #48]
  41c528:	lsr	x1, x8, #8
  41c52c:	bl	41c594 <__fxstatat@plt+0x19124>
  41c530:	ldr	x8, [sp, #56]
  41c534:	add	x0, x0, x8
  41c538:	bl	41c5dc <__fxstatat@plt+0x1916c>
  41c53c:	stur	x0, [x29, #-32]
  41c540:	ldur	x8, [x29, #-48]
  41c544:	str	x0, [x8, #24]
  41c548:	ldur	x8, [x29, #-48]
  41c54c:	add	x8, x8, #0x20
  41c550:	stur	x8, [x29, #-48]
  41c554:	ldur	x8, [x29, #-40]
  41c558:	add	x8, x8, #0x20
  41c55c:	stur	x8, [x29, #-40]
  41c560:	ldur	x9, [x29, #-8]
  41c564:	add	x9, x9, #0x800
  41c568:	cmp	x8, x9
  41c56c:	b.cc	41c30c <__fxstatat@plt+0x18e9c>  // b.lo, b.ul, b.last
  41c570:	ldur	x8, [x29, #-24]
  41c574:	ldur	x9, [x29, #-8]
  41c578:	str	x8, [x9, #2048]
  41c57c:	ldur	x8, [x29, #-32]
  41c580:	ldur	x9, [x29, #-8]
  41c584:	str	x8, [x9, #2056]
  41c588:	ldp	x29, x30, [sp, #224]
  41c58c:	add	sp, sp, #0xf0
  41c590:	ret
  41c594:	sub	sp, sp, #0x30
  41c598:	str	x0, [sp, #40]
  41c59c:	str	x1, [sp, #32]
  41c5a0:	ldr	x8, [sp, #40]
  41c5a4:	str	x8, [sp, #24]
  41c5a8:	ldr	x8, [sp, #24]
  41c5ac:	str	x8, [sp, #16]
  41c5b0:	ldr	x8, [sp, #16]
  41c5b4:	ldr	x9, [sp, #32]
  41c5b8:	and	x9, x9, #0x7f8
  41c5bc:	add	x8, x8, x9
  41c5c0:	str	x8, [sp, #8]
  41c5c4:	ldr	x8, [sp, #8]
  41c5c8:	str	x8, [sp]
  41c5cc:	ldr	x8, [sp]
  41c5d0:	ldr	x0, [x8]
  41c5d4:	add	sp, sp, #0x30
  41c5d8:	ret
  41c5dc:	sub	sp, sp, #0x10
  41c5e0:	mov	x8, #0xffffffffffffffff    	// #-1
  41c5e4:	str	x0, [sp, #8]
  41c5e8:	str	x8, [sp]
  41c5ec:	ldr	x8, [sp, #8]
  41c5f0:	ldr	x9, [sp]
  41c5f4:	and	x0, x8, x9
  41c5f8:	add	sp, sp, #0x10
  41c5fc:	ret
  41c600:	sub	sp, sp, #0x60
  41c604:	stp	x29, x30, [sp, #80]
  41c608:	add	x29, sp, #0x50
  41c60c:	mov	x8, #0x4b7c                	// #19324
  41c610:	movk	x8, #0xa288, lsl #16
  41c614:	movk	x8, #0x4677, lsl #32
  41c618:	movk	x8, #0x647c, lsl #48
  41c61c:	mov	x9, #0xc862                	// #51298
  41c620:	movk	x9, #0xc73a, lsl #16
  41c624:	movk	x9, #0xb322, lsl #32
  41c628:	movk	x9, #0xb9f8, lsl #48
  41c62c:	mov	x10, #0x12a0                	// #4768
  41c630:	movk	x10, #0x3d47, lsl #16
  41c634:	movk	x10, #0xa505, lsl #32
  41c638:	movk	x10, #0x8c0e, lsl #48
  41c63c:	mov	x11, #0x5524                	// #21796
  41c640:	movk	x11, #0x4a59, lsl #16
  41c644:	movk	x11, #0x2e82, lsl #32
  41c648:	movk	x11, #0xb29b, lsl #48
  41c64c:	mov	x12, #0xe0ce                	// #57550
  41c650:	movk	x12, #0x8355, lsl #16
  41c654:	movk	x12, #0x53db, lsl #32
  41c658:	movk	x12, #0x82f0, lsl #48
  41c65c:	mov	x13, #0x9315                	// #37653
  41c660:	movk	x13, #0xa5a0, lsl #16
  41c664:	movk	x13, #0x4a0f, lsl #32
  41c668:	movk	x13, #0x48fe, lsl #48
  41c66c:	mov	x14, #0x89ed                	// #35309
  41c670:	movk	x14, #0xcbfc, lsl #16
  41c674:	movk	x14, #0x5bf2, lsl #32
  41c678:	movk	x14, #0xae98, lsl #48
  41c67c:	mov	x15, #0xc0ab                	// #49323
  41c680:	movk	x15, #0x6c44, lsl #16
  41c684:	movk	x15, #0x704f, lsl #32
  41c688:	movk	x15, #0x98f5, lsl #48
  41c68c:	stur	x0, [x29, #-8]
  41c690:	stur	x8, [x29, #-16]
  41c694:	stur	x9, [x29, #-24]
  41c698:	stur	x10, [x29, #-32]
  41c69c:	str	x11, [sp, #40]
  41c6a0:	str	x12, [sp, #32]
  41c6a4:	str	x13, [sp, #24]
  41c6a8:	str	x14, [sp, #16]
  41c6ac:	str	x15, [sp, #8]
  41c6b0:	str	wzr, [sp, #4]
  41c6b4:	ldr	w8, [sp, #4]
  41c6b8:	cmp	w8, #0x100
  41c6bc:	b.ge	41c9d8 <__fxstatat@plt+0x19568>  // b.tcont
  41c6c0:	ldur	x8, [x29, #-8]
  41c6c4:	ldrsw	x9, [sp, #4]
  41c6c8:	ldr	x8, [x8, x9, lsl #3]
  41c6cc:	ldur	x9, [x29, #-16]
  41c6d0:	add	x8, x9, x8
  41c6d4:	stur	x8, [x29, #-16]
  41c6d8:	ldur	x8, [x29, #-8]
  41c6dc:	ldr	w10, [sp, #4]
  41c6e0:	add	w10, w10, #0x1
  41c6e4:	ldr	x8, [x8, w10, sxtw #3]
  41c6e8:	ldur	x9, [x29, #-24]
  41c6ec:	add	x8, x9, x8
  41c6f0:	stur	x8, [x29, #-24]
  41c6f4:	ldur	x8, [x29, #-8]
  41c6f8:	ldr	w10, [sp, #4]
  41c6fc:	add	w10, w10, #0x2
  41c700:	ldr	x8, [x8, w10, sxtw #3]
  41c704:	ldur	x9, [x29, #-32]
  41c708:	add	x8, x9, x8
  41c70c:	stur	x8, [x29, #-32]
  41c710:	ldur	x8, [x29, #-8]
  41c714:	ldr	w10, [sp, #4]
  41c718:	add	w10, w10, #0x3
  41c71c:	ldr	x8, [x8, w10, sxtw #3]
  41c720:	ldr	x9, [sp, #40]
  41c724:	add	x8, x9, x8
  41c728:	str	x8, [sp, #40]
  41c72c:	ldur	x8, [x29, #-8]
  41c730:	ldr	w10, [sp, #4]
  41c734:	add	w10, w10, #0x4
  41c738:	ldr	x8, [x8, w10, sxtw #3]
  41c73c:	ldr	x9, [sp, #32]
  41c740:	add	x8, x9, x8
  41c744:	str	x8, [sp, #32]
  41c748:	ldur	x8, [x29, #-8]
  41c74c:	ldr	w10, [sp, #4]
  41c750:	add	w10, w10, #0x5
  41c754:	ldr	x8, [x8, w10, sxtw #3]
  41c758:	ldr	x9, [sp, #24]
  41c75c:	add	x8, x9, x8
  41c760:	str	x8, [sp, #24]
  41c764:	ldur	x8, [x29, #-8]
  41c768:	ldr	w10, [sp, #4]
  41c76c:	add	w10, w10, #0x6
  41c770:	ldr	x8, [x8, w10, sxtw #3]
  41c774:	ldr	x9, [sp, #16]
  41c778:	add	x8, x9, x8
  41c77c:	str	x8, [sp, #16]
  41c780:	ldur	x8, [x29, #-8]
  41c784:	ldr	w10, [sp, #4]
  41c788:	add	w10, w10, #0x7
  41c78c:	ldr	x8, [x8, w10, sxtw #3]
  41c790:	ldr	x9, [sp, #8]
  41c794:	add	x8, x9, x8
  41c798:	str	x8, [sp, #8]
  41c79c:	ldr	x8, [sp, #32]
  41c7a0:	ldur	x9, [x29, #-16]
  41c7a4:	subs	x8, x9, x8
  41c7a8:	stur	x8, [x29, #-16]
  41c7ac:	ldr	x0, [sp, #8]
  41c7b0:	bl	41c5dc <__fxstatat@plt+0x1916c>
  41c7b4:	ldr	x8, [sp, #24]
  41c7b8:	eor	x8, x8, x0, lsr #9
  41c7bc:	str	x8, [sp, #24]
  41c7c0:	ldur	x8, [x29, #-16]
  41c7c4:	ldr	x9, [sp, #8]
  41c7c8:	add	x8, x9, x8
  41c7cc:	str	x8, [sp, #8]
  41c7d0:	ldr	x8, [sp, #24]
  41c7d4:	ldur	x9, [x29, #-24]
  41c7d8:	subs	x8, x9, x8
  41c7dc:	stur	x8, [x29, #-24]
  41c7e0:	ldur	x8, [x29, #-16]
  41c7e4:	ldr	x9, [sp, #16]
  41c7e8:	eor	x8, x9, x8, lsl #9
  41c7ec:	str	x8, [sp, #16]
  41c7f0:	ldur	x8, [x29, #-24]
  41c7f4:	ldur	x9, [x29, #-16]
  41c7f8:	add	x8, x9, x8
  41c7fc:	stur	x8, [x29, #-16]
  41c800:	ldr	x8, [sp, #16]
  41c804:	ldur	x9, [x29, #-32]
  41c808:	subs	x8, x9, x8
  41c80c:	stur	x8, [x29, #-32]
  41c810:	ldur	x0, [x29, #-24]
  41c814:	bl	41c5dc <__fxstatat@plt+0x1916c>
  41c818:	ldr	x8, [sp, #8]
  41c81c:	eor	x8, x8, x0, lsr #23
  41c820:	str	x8, [sp, #8]
  41c824:	ldur	x8, [x29, #-32]
  41c828:	ldur	x9, [x29, #-24]
  41c82c:	add	x8, x9, x8
  41c830:	stur	x8, [x29, #-24]
  41c834:	ldr	x8, [sp, #8]
  41c838:	ldr	x9, [sp, #40]
  41c83c:	subs	x8, x9, x8
  41c840:	str	x8, [sp, #40]
  41c844:	ldur	x8, [x29, #-32]
  41c848:	ldur	x9, [x29, #-16]
  41c84c:	eor	x8, x9, x8, lsl #15
  41c850:	stur	x8, [x29, #-16]
  41c854:	ldr	x8, [sp, #40]
  41c858:	ldur	x9, [x29, #-32]
  41c85c:	add	x8, x9, x8
  41c860:	stur	x8, [x29, #-32]
  41c864:	ldur	x8, [x29, #-16]
  41c868:	ldr	x9, [sp, #32]
  41c86c:	subs	x8, x9, x8
  41c870:	str	x8, [sp, #32]
  41c874:	ldr	x0, [sp, #40]
  41c878:	bl	41c5dc <__fxstatat@plt+0x1916c>
  41c87c:	ldur	x8, [x29, #-24]
  41c880:	eor	x8, x8, x0, lsr #14
  41c884:	stur	x8, [x29, #-24]
  41c888:	ldr	x8, [sp, #32]
  41c88c:	ldr	x9, [sp, #40]
  41c890:	add	x8, x9, x8
  41c894:	str	x8, [sp, #40]
  41c898:	ldur	x8, [x29, #-24]
  41c89c:	ldr	x9, [sp, #24]
  41c8a0:	subs	x8, x9, x8
  41c8a4:	str	x8, [sp, #24]
  41c8a8:	ldr	x8, [sp, #32]
  41c8ac:	ldur	x9, [x29, #-32]
  41c8b0:	eor	x8, x9, x8, lsl #20
  41c8b4:	stur	x8, [x29, #-32]
  41c8b8:	ldr	x8, [sp, #24]
  41c8bc:	ldr	x9, [sp, #32]
  41c8c0:	add	x8, x9, x8
  41c8c4:	str	x8, [sp, #32]
  41c8c8:	ldur	x8, [x29, #-32]
  41c8cc:	ldr	x9, [sp, #16]
  41c8d0:	subs	x8, x9, x8
  41c8d4:	str	x8, [sp, #16]
  41c8d8:	ldr	x0, [sp, #24]
  41c8dc:	bl	41c5dc <__fxstatat@plt+0x1916c>
  41c8e0:	ldr	x8, [sp, #40]
  41c8e4:	eor	x8, x8, x0, lsr #17
  41c8e8:	str	x8, [sp, #40]
  41c8ec:	ldr	x8, [sp, #16]
  41c8f0:	ldr	x9, [sp, #24]
  41c8f4:	add	x8, x9, x8
  41c8f8:	str	x8, [sp, #24]
  41c8fc:	ldr	x8, [sp, #40]
  41c900:	ldr	x9, [sp, #8]
  41c904:	subs	x8, x9, x8
  41c908:	str	x8, [sp, #8]
  41c90c:	ldr	x8, [sp, #16]
  41c910:	ldr	x9, [sp, #32]
  41c914:	eor	x8, x9, x8, lsl #14
  41c918:	str	x8, [sp, #32]
  41c91c:	ldr	x8, [sp, #8]
  41c920:	ldr	x9, [sp, #16]
  41c924:	add	x8, x9, x8
  41c928:	str	x8, [sp, #16]
  41c92c:	ldur	x8, [x29, #-16]
  41c930:	ldur	x9, [x29, #-8]
  41c934:	ldrsw	x11, [sp, #4]
  41c938:	str	x8, [x9, x11, lsl #3]
  41c93c:	ldur	x8, [x29, #-24]
  41c940:	ldur	x9, [x29, #-8]
  41c944:	ldr	w10, [sp, #4]
  41c948:	add	w10, w10, #0x1
  41c94c:	str	x8, [x9, w10, sxtw #3]
  41c950:	ldur	x8, [x29, #-32]
  41c954:	ldur	x9, [x29, #-8]
  41c958:	ldr	w10, [sp, #4]
  41c95c:	add	w10, w10, #0x2
  41c960:	str	x8, [x9, w10, sxtw #3]
  41c964:	ldr	x8, [sp, #40]
  41c968:	ldur	x9, [x29, #-8]
  41c96c:	ldr	w10, [sp, #4]
  41c970:	add	w10, w10, #0x3
  41c974:	str	x8, [x9, w10, sxtw #3]
  41c978:	ldr	x8, [sp, #32]
  41c97c:	ldur	x9, [x29, #-8]
  41c980:	ldr	w10, [sp, #4]
  41c984:	add	w10, w10, #0x4
  41c988:	str	x8, [x9, w10, sxtw #3]
  41c98c:	ldr	x8, [sp, #24]
  41c990:	ldur	x9, [x29, #-8]
  41c994:	ldr	w10, [sp, #4]
  41c998:	add	w10, w10, #0x5
  41c99c:	str	x8, [x9, w10, sxtw #3]
  41c9a0:	ldr	x8, [sp, #16]
  41c9a4:	ldur	x9, [x29, #-8]
  41c9a8:	ldr	w10, [sp, #4]
  41c9ac:	add	w10, w10, #0x6
  41c9b0:	str	x8, [x9, w10, sxtw #3]
  41c9b4:	ldr	x8, [sp, #8]
  41c9b8:	ldur	x9, [x29, #-8]
  41c9bc:	ldr	w10, [sp, #4]
  41c9c0:	add	w10, w10, #0x7
  41c9c4:	str	x8, [x9, w10, sxtw #3]
  41c9c8:	ldr	w8, [sp, #4]
  41c9cc:	add	w8, w8, #0x8
  41c9d0:	str	w8, [sp, #4]
  41c9d4:	b	41c6b4 <__fxstatat@plt+0x19244>
  41c9d8:	str	wzr, [sp]
  41c9dc:	ldr	w8, [sp]
  41c9e0:	cmp	w8, #0x100
  41c9e4:	b.ge	41cd00 <__fxstatat@plt+0x19890>  // b.tcont
  41c9e8:	ldur	x8, [x29, #-8]
  41c9ec:	ldrsw	x9, [sp]
  41c9f0:	ldr	x8, [x8, x9, lsl #3]
  41c9f4:	ldur	x9, [x29, #-16]
  41c9f8:	add	x8, x9, x8
  41c9fc:	stur	x8, [x29, #-16]
  41ca00:	ldur	x8, [x29, #-8]
  41ca04:	ldr	w10, [sp]
  41ca08:	add	w10, w10, #0x1
  41ca0c:	ldr	x8, [x8, w10, sxtw #3]
  41ca10:	ldur	x9, [x29, #-24]
  41ca14:	add	x8, x9, x8
  41ca18:	stur	x8, [x29, #-24]
  41ca1c:	ldur	x8, [x29, #-8]
  41ca20:	ldr	w10, [sp]
  41ca24:	add	w10, w10, #0x2
  41ca28:	ldr	x8, [x8, w10, sxtw #3]
  41ca2c:	ldur	x9, [x29, #-32]
  41ca30:	add	x8, x9, x8
  41ca34:	stur	x8, [x29, #-32]
  41ca38:	ldur	x8, [x29, #-8]
  41ca3c:	ldr	w10, [sp]
  41ca40:	add	w10, w10, #0x3
  41ca44:	ldr	x8, [x8, w10, sxtw #3]
  41ca48:	ldr	x9, [sp, #40]
  41ca4c:	add	x8, x9, x8
  41ca50:	str	x8, [sp, #40]
  41ca54:	ldur	x8, [x29, #-8]
  41ca58:	ldr	w10, [sp]
  41ca5c:	add	w10, w10, #0x4
  41ca60:	ldr	x8, [x8, w10, sxtw #3]
  41ca64:	ldr	x9, [sp, #32]
  41ca68:	add	x8, x9, x8
  41ca6c:	str	x8, [sp, #32]
  41ca70:	ldur	x8, [x29, #-8]
  41ca74:	ldr	w10, [sp]
  41ca78:	add	w10, w10, #0x5
  41ca7c:	ldr	x8, [x8, w10, sxtw #3]
  41ca80:	ldr	x9, [sp, #24]
  41ca84:	add	x8, x9, x8
  41ca88:	str	x8, [sp, #24]
  41ca8c:	ldur	x8, [x29, #-8]
  41ca90:	ldr	w10, [sp]
  41ca94:	add	w10, w10, #0x6
  41ca98:	ldr	x8, [x8, w10, sxtw #3]
  41ca9c:	ldr	x9, [sp, #16]
  41caa0:	add	x8, x9, x8
  41caa4:	str	x8, [sp, #16]
  41caa8:	ldur	x8, [x29, #-8]
  41caac:	ldr	w10, [sp]
  41cab0:	add	w10, w10, #0x7
  41cab4:	ldr	x8, [x8, w10, sxtw #3]
  41cab8:	ldr	x9, [sp, #8]
  41cabc:	add	x8, x9, x8
  41cac0:	str	x8, [sp, #8]
  41cac4:	ldr	x8, [sp, #32]
  41cac8:	ldur	x9, [x29, #-16]
  41cacc:	subs	x8, x9, x8
  41cad0:	stur	x8, [x29, #-16]
  41cad4:	ldr	x0, [sp, #8]
  41cad8:	bl	41c5dc <__fxstatat@plt+0x1916c>
  41cadc:	ldr	x8, [sp, #24]
  41cae0:	eor	x8, x8, x0, lsr #9
  41cae4:	str	x8, [sp, #24]
  41cae8:	ldur	x8, [x29, #-16]
  41caec:	ldr	x9, [sp, #8]
  41caf0:	add	x8, x9, x8
  41caf4:	str	x8, [sp, #8]
  41caf8:	ldr	x8, [sp, #24]
  41cafc:	ldur	x9, [x29, #-24]
  41cb00:	subs	x8, x9, x8
  41cb04:	stur	x8, [x29, #-24]
  41cb08:	ldur	x8, [x29, #-16]
  41cb0c:	ldr	x9, [sp, #16]
  41cb10:	eor	x8, x9, x8, lsl #9
  41cb14:	str	x8, [sp, #16]
  41cb18:	ldur	x8, [x29, #-24]
  41cb1c:	ldur	x9, [x29, #-16]
  41cb20:	add	x8, x9, x8
  41cb24:	stur	x8, [x29, #-16]
  41cb28:	ldr	x8, [sp, #16]
  41cb2c:	ldur	x9, [x29, #-32]
  41cb30:	subs	x8, x9, x8
  41cb34:	stur	x8, [x29, #-32]
  41cb38:	ldur	x0, [x29, #-24]
  41cb3c:	bl	41c5dc <__fxstatat@plt+0x1916c>
  41cb40:	ldr	x8, [sp, #8]
  41cb44:	eor	x8, x8, x0, lsr #23
  41cb48:	str	x8, [sp, #8]
  41cb4c:	ldur	x8, [x29, #-32]
  41cb50:	ldur	x9, [x29, #-24]
  41cb54:	add	x8, x9, x8
  41cb58:	stur	x8, [x29, #-24]
  41cb5c:	ldr	x8, [sp, #8]
  41cb60:	ldr	x9, [sp, #40]
  41cb64:	subs	x8, x9, x8
  41cb68:	str	x8, [sp, #40]
  41cb6c:	ldur	x8, [x29, #-32]
  41cb70:	ldur	x9, [x29, #-16]
  41cb74:	eor	x8, x9, x8, lsl #15
  41cb78:	stur	x8, [x29, #-16]
  41cb7c:	ldr	x8, [sp, #40]
  41cb80:	ldur	x9, [x29, #-32]
  41cb84:	add	x8, x9, x8
  41cb88:	stur	x8, [x29, #-32]
  41cb8c:	ldur	x8, [x29, #-16]
  41cb90:	ldr	x9, [sp, #32]
  41cb94:	subs	x8, x9, x8
  41cb98:	str	x8, [sp, #32]
  41cb9c:	ldr	x0, [sp, #40]
  41cba0:	bl	41c5dc <__fxstatat@plt+0x1916c>
  41cba4:	ldur	x8, [x29, #-24]
  41cba8:	eor	x8, x8, x0, lsr #14
  41cbac:	stur	x8, [x29, #-24]
  41cbb0:	ldr	x8, [sp, #32]
  41cbb4:	ldr	x9, [sp, #40]
  41cbb8:	add	x8, x9, x8
  41cbbc:	str	x8, [sp, #40]
  41cbc0:	ldur	x8, [x29, #-24]
  41cbc4:	ldr	x9, [sp, #24]
  41cbc8:	subs	x8, x9, x8
  41cbcc:	str	x8, [sp, #24]
  41cbd0:	ldr	x8, [sp, #32]
  41cbd4:	ldur	x9, [x29, #-32]
  41cbd8:	eor	x8, x9, x8, lsl #20
  41cbdc:	stur	x8, [x29, #-32]
  41cbe0:	ldr	x8, [sp, #24]
  41cbe4:	ldr	x9, [sp, #32]
  41cbe8:	add	x8, x9, x8
  41cbec:	str	x8, [sp, #32]
  41cbf0:	ldur	x8, [x29, #-32]
  41cbf4:	ldr	x9, [sp, #16]
  41cbf8:	subs	x8, x9, x8
  41cbfc:	str	x8, [sp, #16]
  41cc00:	ldr	x0, [sp, #24]
  41cc04:	bl	41c5dc <__fxstatat@plt+0x1916c>
  41cc08:	ldr	x8, [sp, #40]
  41cc0c:	eor	x8, x8, x0, lsr #17
  41cc10:	str	x8, [sp, #40]
  41cc14:	ldr	x8, [sp, #16]
  41cc18:	ldr	x9, [sp, #24]
  41cc1c:	add	x8, x9, x8
  41cc20:	str	x8, [sp, #24]
  41cc24:	ldr	x8, [sp, #40]
  41cc28:	ldr	x9, [sp, #8]
  41cc2c:	subs	x8, x9, x8
  41cc30:	str	x8, [sp, #8]
  41cc34:	ldr	x8, [sp, #16]
  41cc38:	ldr	x9, [sp, #32]
  41cc3c:	eor	x8, x9, x8, lsl #14
  41cc40:	str	x8, [sp, #32]
  41cc44:	ldr	x8, [sp, #8]
  41cc48:	ldr	x9, [sp, #16]
  41cc4c:	add	x8, x9, x8
  41cc50:	str	x8, [sp, #16]
  41cc54:	ldur	x8, [x29, #-16]
  41cc58:	ldur	x9, [x29, #-8]
  41cc5c:	ldrsw	x11, [sp]
  41cc60:	str	x8, [x9, x11, lsl #3]
  41cc64:	ldur	x8, [x29, #-24]
  41cc68:	ldur	x9, [x29, #-8]
  41cc6c:	ldr	w10, [sp]
  41cc70:	add	w10, w10, #0x1
  41cc74:	str	x8, [x9, w10, sxtw #3]
  41cc78:	ldur	x8, [x29, #-32]
  41cc7c:	ldur	x9, [x29, #-8]
  41cc80:	ldr	w10, [sp]
  41cc84:	add	w10, w10, #0x2
  41cc88:	str	x8, [x9, w10, sxtw #3]
  41cc8c:	ldr	x8, [sp, #40]
  41cc90:	ldur	x9, [x29, #-8]
  41cc94:	ldr	w10, [sp]
  41cc98:	add	w10, w10, #0x3
  41cc9c:	str	x8, [x9, w10, sxtw #3]
  41cca0:	ldr	x8, [sp, #32]
  41cca4:	ldur	x9, [x29, #-8]
  41cca8:	ldr	w10, [sp]
  41ccac:	add	w10, w10, #0x4
  41ccb0:	str	x8, [x9, w10, sxtw #3]
  41ccb4:	ldr	x8, [sp, #24]
  41ccb8:	ldur	x9, [x29, #-8]
  41ccbc:	ldr	w10, [sp]
  41ccc0:	add	w10, w10, #0x5
  41ccc4:	str	x8, [x9, w10, sxtw #3]
  41ccc8:	ldr	x8, [sp, #16]
  41cccc:	ldur	x9, [x29, #-8]
  41ccd0:	ldr	w10, [sp]
  41ccd4:	add	w10, w10, #0x6
  41ccd8:	str	x8, [x9, w10, sxtw #3]
  41ccdc:	ldr	x8, [sp, #8]
  41cce0:	ldur	x9, [x29, #-8]
  41cce4:	ldr	w10, [sp]
  41cce8:	add	w10, w10, #0x7
  41ccec:	str	x8, [x9, w10, sxtw #3]
  41ccf0:	ldr	w8, [sp]
  41ccf4:	add	w8, w8, #0x8
  41ccf8:	str	w8, [sp]
  41ccfc:	b	41c9dc <__fxstatat@plt+0x1956c>
  41cd00:	ldur	x8, [x29, #-8]
  41cd04:	str	xzr, [x8, #2064]
  41cd08:	ldur	x8, [x29, #-8]
  41cd0c:	str	xzr, [x8, #2056]
  41cd10:	ldur	x8, [x29, #-8]
  41cd14:	str	xzr, [x8, #2048]
  41cd18:	ldp	x29, x30, [sp, #80]
  41cd1c:	add	sp, sp, #0x60
  41cd20:	ret
  41cd24:	sub	sp, sp, #0x20
  41cd28:	stp	x29, x30, [sp, #16]
  41cd2c:	add	x29, sp, #0x10
  41cd30:	mov	w8, wzr
  41cd34:	mov	w2, #0x3                   	// #3
  41cd38:	stur	w0, [x29, #-4]
  41cd3c:	ldur	w0, [x29, #-4]
  41cd40:	mov	w1, w8
  41cd44:	bl	41cf34 <__fxstatat@plt+0x19ac4>
  41cd48:	ldp	x29, x30, [sp, #16]
  41cd4c:	add	sp, sp, #0x20
  41cd50:	ret
  41cd54:	sub	sp, sp, #0x20
  41cd58:	str	x0, [sp, #24]
  41cd5c:	str	x1, [sp, #16]
  41cd60:	ldr	x8, [sp, #24]
  41cd64:	ldr	x9, [sp, #16]
  41cd68:	add	x8, x8, x9
  41cd6c:	str	x8, [sp, #8]
  41cd70:	ldr	x8, [sp, #8]
  41cd74:	ldr	x9, [sp, #24]
  41cd78:	cmp	x8, x9
  41cd7c:	b.cc	41cd8c <__fxstatat@plt+0x1991c>  // b.lo, b.ul, b.last
  41cd80:	ldr	x8, [sp, #8]
  41cd84:	str	x8, [sp]
  41cd88:	b	41cd94 <__fxstatat@plt+0x19924>
  41cd8c:	mov	x8, #0xffffffffffffffff    	// #-1
  41cd90:	str	x8, [sp]
  41cd94:	ldr	x8, [sp]
  41cd98:	mov	x0, x8
  41cd9c:	add	sp, sp, #0x20
  41cda0:	ret
  41cda4:	sub	sp, sp, #0x30
  41cda8:	stp	x29, x30, [sp, #32]
  41cdac:	add	x29, sp, #0x20
  41cdb0:	stur	x0, [x29, #-8]
  41cdb4:	str	x1, [sp, #16]
  41cdb8:	str	x2, [sp, #8]
  41cdbc:	ldur	x0, [x29, #-8]
  41cdc0:	ldr	x1, [sp, #16]
  41cdc4:	bl	41cd54 <__fxstatat@plt+0x198e4>
  41cdc8:	ldr	x1, [sp, #8]
  41cdcc:	bl	41cd54 <__fxstatat@plt+0x198e4>
  41cdd0:	ldp	x29, x30, [sp, #32]
  41cdd4:	add	sp, sp, #0x30
  41cdd8:	ret
  41cddc:	sub	sp, sp, #0x30
  41cde0:	stp	x29, x30, [sp, #32]
  41cde4:	add	x29, sp, #0x20
  41cde8:	stur	x0, [x29, #-8]
  41cdec:	str	x1, [sp, #16]
  41cdf0:	str	x2, [sp, #8]
  41cdf4:	str	x3, [sp]
  41cdf8:	ldur	x0, [x29, #-8]
  41cdfc:	ldr	x1, [sp, #16]
  41ce00:	bl	41cd54 <__fxstatat@plt+0x198e4>
  41ce04:	ldr	x1, [sp, #8]
  41ce08:	bl	41cd54 <__fxstatat@plt+0x198e4>
  41ce0c:	ldr	x1, [sp]
  41ce10:	bl	41cd54 <__fxstatat@plt+0x198e4>
  41ce14:	ldp	x29, x30, [sp, #32]
  41ce18:	add	sp, sp, #0x30
  41ce1c:	ret
  41ce20:	sub	sp, sp, #0x20
  41ce24:	str	x0, [sp, #24]
  41ce28:	str	x1, [sp, #16]
  41ce2c:	ldr	x8, [sp, #24]
  41ce30:	ldr	x9, [sp, #16]
  41ce34:	cmp	x8, x9
  41ce38:	b.cc	41ce48 <__fxstatat@plt+0x199d8>  // b.lo, b.ul, b.last
  41ce3c:	ldr	x8, [sp, #24]
  41ce40:	str	x8, [sp, #8]
  41ce44:	b	41ce50 <__fxstatat@plt+0x199e0>
  41ce48:	ldr	x8, [sp, #16]
  41ce4c:	str	x8, [sp, #8]
  41ce50:	ldr	x8, [sp, #8]
  41ce54:	mov	x0, x8
  41ce58:	add	sp, sp, #0x20
  41ce5c:	ret
  41ce60:	sub	sp, sp, #0x30
  41ce64:	stp	x29, x30, [sp, #32]
  41ce68:	add	x29, sp, #0x20
  41ce6c:	str	x0, [sp, #16]
  41ce70:	str	wzr, [sp, #12]
  41ce74:	str	wzr, [sp, #4]
  41ce78:	ldr	x0, [sp, #16]
  41ce7c:	bl	402dc0 <fileno@plt>
  41ce80:	str	w0, [sp, #8]
  41ce84:	ldr	w8, [sp, #8]
  41ce88:	cmp	w8, #0x0
  41ce8c:	cset	w8, ge  // ge = tcont
  41ce90:	tbnz	w8, #0, 41cea4 <__fxstatat@plt+0x19a34>
  41ce94:	ldr	x0, [sp, #16]
  41ce98:	bl	402e00 <fclose@plt>
  41ce9c:	stur	w0, [x29, #-4]
  41cea0:	b	41cf24 <__fxstatat@plt+0x19ab4>
  41cea4:	ldr	x0, [sp, #16]
  41cea8:	bl	4032e0 <__freading@plt>
  41ceac:	cbz	w0, 41ced4 <__fxstatat@plt+0x19a64>
  41ceb0:	ldr	x0, [sp, #16]
  41ceb4:	bl	402dc0 <fileno@plt>
  41ceb8:	mov	x8, xzr
  41cebc:	mov	x1, x8
  41cec0:	mov	w2, #0x1                   	// #1
  41cec4:	bl	402d80 <lseek@plt>
  41cec8:	mov	x8, #0xffffffffffffffff    	// #-1
  41cecc:	cmp	x0, x8
  41ced0:	b.eq	41ceec <__fxstatat@plt+0x19a7c>  // b.none
  41ced4:	ldr	x0, [sp, #16]
  41ced8:	bl	419cd4 <__fxstatat@plt+0x16864>
  41cedc:	cbz	w0, 41ceec <__fxstatat@plt+0x19a7c>
  41cee0:	bl	403380 <__errno_location@plt>
  41cee4:	ldr	w8, [x0]
  41cee8:	str	w8, [sp, #12]
  41ceec:	ldr	x0, [sp, #16]
  41cef0:	bl	402e00 <fclose@plt>
  41cef4:	str	w0, [sp, #4]
  41cef8:	ldr	w8, [sp, #12]
  41cefc:	cbz	w8, 41cf1c <__fxstatat@plt+0x19aac>
  41cf00:	ldr	w8, [sp, #12]
  41cf04:	str	w8, [sp]
  41cf08:	bl	403380 <__errno_location@plt>
  41cf0c:	ldr	w8, [sp]
  41cf10:	str	w8, [x0]
  41cf14:	mov	w9, #0xffffffff            	// #-1
  41cf18:	str	w9, [sp, #4]
  41cf1c:	ldr	w8, [sp, #4]
  41cf20:	stur	w8, [x29, #-4]
  41cf24:	ldur	w0, [x29, #-4]
  41cf28:	ldp	x29, x30, [sp, #32]
  41cf2c:	add	sp, sp, #0x30
  41cf30:	ret
  41cf34:	sub	sp, sp, #0x180
  41cf38:	stp	x29, x30, [sp, #352]
  41cf3c:	str	x28, [sp, #368]
  41cf40:	add	x29, sp, #0x160
  41cf44:	str	q7, [sp, #224]
  41cf48:	str	q6, [sp, #208]
  41cf4c:	str	q5, [sp, #192]
  41cf50:	str	q4, [sp, #176]
  41cf54:	str	q3, [sp, #160]
  41cf58:	str	q2, [sp, #144]
  41cf5c:	str	q1, [sp, #128]
  41cf60:	str	q0, [sp, #112]
  41cf64:	stur	x7, [x29, #-72]
  41cf68:	stur	x6, [x29, #-80]
  41cf6c:	stur	x5, [x29, #-88]
  41cf70:	stur	x4, [x29, #-96]
  41cf74:	stur	x3, [x29, #-104]
  41cf78:	stur	x2, [x29, #-112]
  41cf7c:	stur	w0, [x29, #-4]
  41cf80:	stur	w1, [x29, #-8]
  41cf84:	mov	w8, #0xffffffff            	// #-1
  41cf88:	stur	w8, [x29, #-44]
  41cf8c:	mov	w8, #0xffffff80            	// #-128
  41cf90:	stur	w8, [x29, #-12]
  41cf94:	mov	w8, #0xffffffd0            	// #-48
  41cf98:	stur	w8, [x29, #-16]
  41cf9c:	add	x9, sp, #0x70
  41cfa0:	add	x9, x9, #0x80
  41cfa4:	stur	x9, [x29, #-24]
  41cfa8:	sub	x9, x29, #0x70
  41cfac:	add	x9, x9, #0x30
  41cfb0:	stur	x9, [x29, #-32]
  41cfb4:	add	x9, x29, #0x20
  41cfb8:	stur	x9, [x29, #-40]
  41cfbc:	ldur	w8, [x29, #-8]
  41cfc0:	mov	w10, w8
  41cfc4:	str	w10, [sp, #108]
  41cfc8:	cbz	w8, 41cfe0 <__fxstatat@plt+0x19b70>
  41cfcc:	b	41cfd0 <__fxstatat@plt+0x19b60>
  41cfd0:	ldr	w8, [sp, #108]
  41cfd4:	subs	w9, w8, #0x406
  41cfd8:	b.eq	41d064 <__fxstatat@plt+0x19bf4>  // b.none
  41cfdc:	b	41d0e8 <__fxstatat@plt+0x19c78>
  41cfe0:	sub	x8, x29, #0x28
  41cfe4:	add	x8, x8, #0x18
  41cfe8:	ldur	w9, [x29, #-16]
  41cfec:	mov	w10, w9
  41cff0:	str	x8, [sp, #96]
  41cff4:	str	w10, [sp, #92]
  41cff8:	tbz	w9, #31, 41d030 <__fxstatat@plt+0x19bc0>
  41cffc:	b	41d000 <__fxstatat@plt+0x19b90>
  41d000:	ldr	w8, [sp, #92]
  41d004:	add	w9, w8, #0x8
  41d008:	ldr	x10, [sp, #96]
  41d00c:	str	w9, [x10]
  41d010:	subs	w9, w9, #0x0
  41d014:	b.gt	41d030 <__fxstatat@plt+0x19bc0>
  41d018:	b	41d01c <__fxstatat@plt+0x19bac>
  41d01c:	ldur	x8, [x29, #-32]
  41d020:	ldr	w9, [sp, #92]
  41d024:	add	x8, x8, w9, sxtw
  41d028:	str	x8, [sp, #80]
  41d02c:	b	41d044 <__fxstatat@plt+0x19bd4>
  41d030:	ldur	x8, [x29, #-40]
  41d034:	add	x9, x8, #0x8
  41d038:	stur	x9, [x29, #-40]
  41d03c:	str	x8, [sp, #80]
  41d040:	b	41d044 <__fxstatat@plt+0x19bd4>
  41d044:	ldr	x8, [sp, #80]
  41d048:	ldr	w9, [x8]
  41d04c:	stur	w9, [x29, #-48]
  41d050:	ldur	w0, [x29, #-4]
  41d054:	ldur	w1, [x29, #-48]
  41d058:	bl	41d32c <__fxstatat@plt+0x19ebc>
  41d05c:	stur	w0, [x29, #-44]
  41d060:	b	41d318 <__fxstatat@plt+0x19ea8>
  41d064:	sub	x8, x29, #0x28
  41d068:	add	x8, x8, #0x18
  41d06c:	ldur	w9, [x29, #-16]
  41d070:	mov	w10, w9
  41d074:	str	x8, [sp, #72]
  41d078:	str	w10, [sp, #68]
  41d07c:	tbz	w9, #31, 41d0b4 <__fxstatat@plt+0x19c44>
  41d080:	b	41d084 <__fxstatat@plt+0x19c14>
  41d084:	ldr	w8, [sp, #68]
  41d088:	add	w9, w8, #0x8
  41d08c:	ldr	x10, [sp, #72]
  41d090:	str	w9, [x10]
  41d094:	subs	w9, w9, #0x0
  41d098:	b.gt	41d0b4 <__fxstatat@plt+0x19c44>
  41d09c:	b	41d0a0 <__fxstatat@plt+0x19c30>
  41d0a0:	ldur	x8, [x29, #-32]
  41d0a4:	ldr	w9, [sp, #68]
  41d0a8:	add	x8, x8, w9, sxtw
  41d0ac:	str	x8, [sp, #56]
  41d0b0:	b	41d0c8 <__fxstatat@plt+0x19c58>
  41d0b4:	ldur	x8, [x29, #-40]
  41d0b8:	add	x9, x8, #0x8
  41d0bc:	stur	x9, [x29, #-40]
  41d0c0:	str	x8, [sp, #56]
  41d0c4:	b	41d0c8 <__fxstatat@plt+0x19c58>
  41d0c8:	ldr	x8, [sp, #56]
  41d0cc:	ldr	w9, [x8]
  41d0d0:	stur	w9, [x29, #-52]
  41d0d4:	ldur	w0, [x29, #-4]
  41d0d8:	ldur	w1, [x29, #-52]
  41d0dc:	bl	41d368 <__fxstatat@plt+0x19ef8>
  41d0e0:	stur	w0, [x29, #-44]
  41d0e4:	b	41d318 <__fxstatat@plt+0x19ea8>
  41d0e8:	ldur	w8, [x29, #-8]
  41d0ec:	mov	w9, w8
  41d0f0:	str	w9, [sp, #52]
  41d0f4:	cbz	w8, 41d204 <__fxstatat@plt+0x19d94>
  41d0f8:	b	41d0fc <__fxstatat@plt+0x19c8c>
  41d0fc:	ldr	w8, [sp, #52]
  41d100:	subs	w9, w8, #0x1
  41d104:	b.eq	41d1f0 <__fxstatat@plt+0x19d80>  // b.none
  41d108:	b	41d10c <__fxstatat@plt+0x19c9c>
  41d10c:	ldr	w8, [sp, #52]
  41d110:	subs	w9, w8, #0x2
  41d114:	b.eq	41d204 <__fxstatat@plt+0x19d94>  // b.none
  41d118:	b	41d11c <__fxstatat@plt+0x19cac>
  41d11c:	ldr	w8, [sp, #52]
  41d120:	subs	w9, w8, #0x3
  41d124:	b.eq	41d1f0 <__fxstatat@plt+0x19d80>  // b.none
  41d128:	b	41d12c <__fxstatat@plt+0x19cbc>
  41d12c:	ldr	w8, [sp, #52]
  41d130:	subs	w9, w8, #0x4
  41d134:	b.eq	41d204 <__fxstatat@plt+0x19d94>  // b.none
  41d138:	b	41d13c <__fxstatat@plt+0x19ccc>
  41d13c:	ldr	w8, [sp, #52]
  41d140:	subs	w9, w8, #0x8
  41d144:	b.eq	41d204 <__fxstatat@plt+0x19d94>  // b.none
  41d148:	b	41d14c <__fxstatat@plt+0x19cdc>
  41d14c:	ldr	w8, [sp, #52]
  41d150:	subs	w9, w8, #0x9
  41d154:	b.eq	41d1f0 <__fxstatat@plt+0x19d80>  // b.none
  41d158:	b	41d15c <__fxstatat@plt+0x19cec>
  41d15c:	ldr	w8, [sp, #52]
  41d160:	subs	w9, w8, #0xa
  41d164:	b.eq	41d204 <__fxstatat@plt+0x19d94>  // b.none
  41d168:	b	41d16c <__fxstatat@plt+0x19cfc>
  41d16c:	ldr	w8, [sp, #52]
  41d170:	subs	w9, w8, #0xb
  41d174:	b.eq	41d1f0 <__fxstatat@plt+0x19d80>  // b.none
  41d178:	b	41d17c <__fxstatat@plt+0x19d0c>
  41d17c:	ldr	w8, [sp, #52]
  41d180:	subs	w9, w8, #0x400
  41d184:	b.eq	41d204 <__fxstatat@plt+0x19d94>  // b.none
  41d188:	b	41d18c <__fxstatat@plt+0x19d1c>
  41d18c:	ldr	w8, [sp, #52]
  41d190:	subs	w9, w8, #0x401
  41d194:	b.eq	41d1f0 <__fxstatat@plt+0x19d80>  // b.none
  41d198:	b	41d19c <__fxstatat@plt+0x19d2c>
  41d19c:	ldr	w8, [sp, #52]
  41d1a0:	subs	w9, w8, #0x402
  41d1a4:	b.eq	41d204 <__fxstatat@plt+0x19d94>  // b.none
  41d1a8:	b	41d1ac <__fxstatat@plt+0x19d3c>
  41d1ac:	ldr	w8, [sp, #52]
  41d1b0:	subs	w9, w8, #0x406
  41d1b4:	subs	w9, w9, #0x2
  41d1b8:	b.cc	41d204 <__fxstatat@plt+0x19d94>  // b.lo, b.ul, b.last
  41d1bc:	b	41d1c0 <__fxstatat@plt+0x19d50>
  41d1c0:	ldr	w8, [sp, #52]
  41d1c4:	subs	w9, w8, #0x408
  41d1c8:	b.eq	41d1f0 <__fxstatat@plt+0x19d80>  // b.none
  41d1cc:	b	41d1d0 <__fxstatat@plt+0x19d60>
  41d1d0:	ldr	w8, [sp, #52]
  41d1d4:	subs	w9, w8, #0x409
  41d1d8:	b.eq	41d204 <__fxstatat@plt+0x19d94>  // b.none
  41d1dc:	b	41d1e0 <__fxstatat@plt+0x19d70>
  41d1e0:	ldr	w8, [sp, #52]
  41d1e4:	subs	w9, w8, #0x40a
  41d1e8:	b.ne	41d28c <__fxstatat@plt+0x19e1c>  // b.any
  41d1ec:	b	41d1f0 <__fxstatat@plt+0x19d80>
  41d1f0:	ldur	w0, [x29, #-4]
  41d1f4:	ldur	w1, [x29, #-8]
  41d1f8:	bl	403200 <fcntl@plt>
  41d1fc:	stur	w0, [x29, #-44]
  41d200:	b	41d314 <__fxstatat@plt+0x19ea4>
  41d204:	sub	x8, x29, #0x28
  41d208:	add	x8, x8, #0x18
  41d20c:	ldur	w9, [x29, #-16]
  41d210:	mov	w10, w9
  41d214:	str	x8, [sp, #40]
  41d218:	str	w10, [sp, #36]
  41d21c:	tbz	w9, #31, 41d254 <__fxstatat@plt+0x19de4>
  41d220:	b	41d224 <__fxstatat@plt+0x19db4>
  41d224:	ldr	w8, [sp, #36]
  41d228:	add	w9, w8, #0x8
  41d22c:	ldr	x10, [sp, #40]
  41d230:	str	w9, [x10]
  41d234:	subs	w9, w9, #0x0
  41d238:	b.gt	41d254 <__fxstatat@plt+0x19de4>
  41d23c:	b	41d240 <__fxstatat@plt+0x19dd0>
  41d240:	ldur	x8, [x29, #-32]
  41d244:	ldr	w9, [sp, #36]
  41d248:	add	x8, x8, w9, sxtw
  41d24c:	str	x8, [sp, #24]
  41d250:	b	41d268 <__fxstatat@plt+0x19df8>
  41d254:	ldur	x8, [x29, #-40]
  41d258:	add	x9, x8, #0x8
  41d25c:	stur	x9, [x29, #-40]
  41d260:	str	x8, [sp, #24]
  41d264:	b	41d268 <__fxstatat@plt+0x19df8>
  41d268:	ldr	x8, [sp, #24]
  41d26c:	ldr	w9, [x8]
  41d270:	stur	w9, [x29, #-56]
  41d274:	ldur	w0, [x29, #-4]
  41d278:	ldur	w1, [x29, #-8]
  41d27c:	ldur	w2, [x29, #-56]
  41d280:	bl	403200 <fcntl@plt>
  41d284:	stur	w0, [x29, #-44]
  41d288:	b	41d314 <__fxstatat@plt+0x19ea4>
  41d28c:	sub	x8, x29, #0x28
  41d290:	add	x8, x8, #0x18
  41d294:	ldur	w9, [x29, #-16]
  41d298:	mov	w10, w9
  41d29c:	str	x8, [sp, #16]
  41d2a0:	str	w10, [sp, #12]
  41d2a4:	tbz	w9, #31, 41d2dc <__fxstatat@plt+0x19e6c>
  41d2a8:	b	41d2ac <__fxstatat@plt+0x19e3c>
  41d2ac:	ldr	w8, [sp, #12]
  41d2b0:	add	w9, w8, #0x8
  41d2b4:	ldr	x10, [sp, #16]
  41d2b8:	str	w9, [x10]
  41d2bc:	subs	w9, w9, #0x0
  41d2c0:	b.gt	41d2dc <__fxstatat@plt+0x19e6c>
  41d2c4:	b	41d2c8 <__fxstatat@plt+0x19e58>
  41d2c8:	ldur	x8, [x29, #-32]
  41d2cc:	ldr	w9, [sp, #12]
  41d2d0:	add	x8, x8, w9, sxtw
  41d2d4:	str	x8, [sp]
  41d2d8:	b	41d2f0 <__fxstatat@plt+0x19e80>
  41d2dc:	ldur	x8, [x29, #-40]
  41d2e0:	add	x9, x8, #0x8
  41d2e4:	stur	x9, [x29, #-40]
  41d2e8:	str	x8, [sp]
  41d2ec:	b	41d2f0 <__fxstatat@plt+0x19e80>
  41d2f0:	ldr	x8, [sp]
  41d2f4:	ldr	x8, [x8]
  41d2f8:	stur	x8, [x29, #-64]
  41d2fc:	ldur	w0, [x29, #-4]
  41d300:	ldur	w1, [x29, #-8]
  41d304:	ldur	x2, [x29, #-64]
  41d308:	bl	403200 <fcntl@plt>
  41d30c:	stur	w0, [x29, #-44]
  41d310:	b	41d314 <__fxstatat@plt+0x19ea4>
  41d314:	b	41d318 <__fxstatat@plt+0x19ea8>
  41d318:	ldur	w0, [x29, #-44]
  41d31c:	ldr	x28, [sp, #368]
  41d320:	ldp	x29, x30, [sp, #352]
  41d324:	add	sp, sp, #0x180
  41d328:	ret
  41d32c:	sub	sp, sp, #0x20
  41d330:	stp	x29, x30, [sp, #16]
  41d334:	add	x29, sp, #0x10
  41d338:	mov	w8, wzr
  41d33c:	stur	w0, [x29, #-4]
  41d340:	str	w1, [sp, #8]
  41d344:	ldur	w0, [x29, #-4]
  41d348:	ldr	w2, [sp, #8]
  41d34c:	mov	w1, w8
  41d350:	bl	403200 <fcntl@plt>
  41d354:	str	w0, [sp, #4]
  41d358:	ldr	w0, [sp, #4]
  41d35c:	ldp	x29, x30, [sp, #16]
  41d360:	add	sp, sp, #0x20
  41d364:	ret
  41d368:	sub	sp, sp, #0x40
  41d36c:	stp	x29, x30, [sp, #48]
  41d370:	add	x29, sp, #0x30
  41d374:	adrp	x8, 434000 <__progname@@GLIBC_2.17+0x1ab0>
  41d378:	add	x8, x8, #0xb24
  41d37c:	mov	w9, wzr
  41d380:	stur	w0, [x29, #-4]
  41d384:	stur	w1, [x29, #-8]
  41d388:	ldr	w10, [x8]
  41d38c:	cmp	w9, w10
  41d390:	cset	w9, gt
  41d394:	str	x8, [sp, #16]
  41d398:	tbnz	w9, #0, 41d414 <__fxstatat@plt+0x19fa4>
  41d39c:	ldur	w0, [x29, #-4]
  41d3a0:	ldur	w2, [x29, #-8]
  41d3a4:	mov	w1, #0x406                 	// #1030
  41d3a8:	bl	403200 <fcntl@plt>
  41d3ac:	stur	w0, [x29, #-12]
  41d3b0:	ldur	w8, [x29, #-12]
  41d3b4:	mov	w9, wzr
  41d3b8:	cmp	w9, w8
  41d3bc:	cset	w8, le
  41d3c0:	tbnz	w8, #0, 41d3d4 <__fxstatat@plt+0x19f64>
  41d3c4:	bl	403380 <__errno_location@plt>
  41d3c8:	ldr	w8, [x0]
  41d3cc:	cmp	w8, #0x16
  41d3d0:	b.eq	41d3e4 <__fxstatat@plt+0x19f74>  // b.none
  41d3d4:	mov	w8, #0x1                   	// #1
  41d3d8:	ldr	x9, [sp, #16]
  41d3dc:	str	w8, [x9]
  41d3e0:	b	41d410 <__fxstatat@plt+0x19fa0>
  41d3e4:	ldur	w0, [x29, #-4]
  41d3e8:	ldur	w1, [x29, #-8]
  41d3ec:	bl	41d32c <__fxstatat@plt+0x19ebc>
  41d3f0:	stur	w0, [x29, #-12]
  41d3f4:	ldur	w8, [x29, #-12]
  41d3f8:	cmp	w8, #0x0
  41d3fc:	cset	w8, lt  // lt = tstop
  41d400:	tbnz	w8, #0, 41d410 <__fxstatat@plt+0x19fa0>
  41d404:	mov	w8, #0xffffffff            	// #-1
  41d408:	ldr	x9, [sp, #16]
  41d40c:	str	w8, [x9]
  41d410:	b	41d424 <__fxstatat@plt+0x19fb4>
  41d414:	ldur	w0, [x29, #-4]
  41d418:	ldur	w1, [x29, #-8]
  41d41c:	bl	41d32c <__fxstatat@plt+0x19ebc>
  41d420:	stur	w0, [x29, #-12]
  41d424:	ldur	w8, [x29, #-12]
  41d428:	mov	w9, wzr
  41d42c:	cmp	w9, w8
  41d430:	cset	w8, gt
  41d434:	tbnz	w8, #0, 41d4bc <__fxstatat@plt+0x1a04c>
  41d438:	ldr	x8, [sp, #16]
  41d43c:	ldr	w9, [x8]
  41d440:	mov	w10, #0xffffffff            	// #-1
  41d444:	cmp	w9, w10
  41d448:	b.ne	41d4bc <__fxstatat@plt+0x1a04c>  // b.any
  41d44c:	ldur	w0, [x29, #-12]
  41d450:	mov	w1, #0x1                   	// #1
  41d454:	bl	403200 <fcntl@plt>
  41d458:	stur	w0, [x29, #-16]
  41d45c:	ldur	w8, [x29, #-16]
  41d460:	cmp	w8, #0x0
  41d464:	cset	w8, lt  // lt = tstop
  41d468:	tbnz	w8, #0, 41d48c <__fxstatat@plt+0x1a01c>
  41d46c:	ldur	w0, [x29, #-12]
  41d470:	ldur	w8, [x29, #-16]
  41d474:	orr	w2, w8, #0x1
  41d478:	mov	w1, #0x2                   	// #2
  41d47c:	bl	403200 <fcntl@plt>
  41d480:	mov	w8, #0xffffffff            	// #-1
  41d484:	cmp	w0, w8
  41d488:	b.ne	41d4bc <__fxstatat@plt+0x1a04c>  // b.any
  41d48c:	bl	403380 <__errno_location@plt>
  41d490:	ldr	w8, [x0]
  41d494:	stur	w8, [x29, #-20]
  41d498:	ldur	w0, [x29, #-12]
  41d49c:	bl	402fc0 <close@plt>
  41d4a0:	ldur	w8, [x29, #-20]
  41d4a4:	str	w8, [sp, #12]
  41d4a8:	bl	403380 <__errno_location@plt>
  41d4ac:	ldr	w8, [sp, #12]
  41d4b0:	str	w8, [x0]
  41d4b4:	mov	w9, #0xffffffff            	// #-1
  41d4b8:	stur	w9, [x29, #-12]
  41d4bc:	ldur	w0, [x29, #-12]
  41d4c0:	ldp	x29, x30, [sp, #48]
  41d4c4:	add	sp, sp, #0x40
  41d4c8:	ret
  41d4cc:	sub	sp, sp, #0x10
  41d4d0:	str	w0, [sp, #8]
  41d4d4:	ldr	w8, [sp, #8]
  41d4d8:	cmp	w8, #0x10
  41d4dc:	str	w8, [sp, #4]
  41d4e0:	b.eq	41d518 <__fxstatat@plt+0x1a0a8>  // b.none
  41d4e4:	b	41d4e8 <__fxstatat@plt+0x1a078>
  41d4e8:	ldr	w8, [sp, #4]
  41d4ec:	cmp	w8, #0x16
  41d4f0:	b.eq	41d528 <__fxstatat@plt+0x1a0b8>  // b.none
  41d4f4:	b	41d4f8 <__fxstatat@plt+0x1a088>
  41d4f8:	ldr	w8, [sp, #4]
  41d4fc:	cmp	w8, #0x26
  41d500:	b.eq	41d538 <__fxstatat@plt+0x1a0c8>  // b.none
  41d504:	b	41d508 <__fxstatat@plt+0x1a098>
  41d508:	ldr	w8, [sp, #4]
  41d50c:	cmp	w8, #0x5f
  41d510:	b.eq	41d548 <__fxstatat@plt+0x1a0d8>  // b.none
  41d514:	b	41d558 <__fxstatat@plt+0x1a0e8>
  41d518:	mov	w8, wzr
  41d51c:	and	w8, w8, #0x1
  41d520:	strb	w8, [sp, #15]
  41d524:	b	41d564 <__fxstatat@plt+0x1a0f4>
  41d528:	mov	w8, wzr
  41d52c:	and	w8, w8, #0x1
  41d530:	strb	w8, [sp, #15]
  41d534:	b	41d564 <__fxstatat@plt+0x1a0f4>
  41d538:	mov	w8, wzr
  41d53c:	and	w8, w8, #0x1
  41d540:	strb	w8, [sp, #15]
  41d544:	b	41d564 <__fxstatat@plt+0x1a0f4>
  41d548:	mov	w8, wzr
  41d54c:	and	w8, w8, #0x1
  41d550:	strb	w8, [sp, #15]
  41d554:	b	41d564 <__fxstatat@plt+0x1a0f4>
  41d558:	mov	w8, #0x1                   	// #1
  41d55c:	and	w8, w8, #0x1
  41d560:	strb	w8, [sp, #15]
  41d564:	ldrb	w8, [sp, #15]
  41d568:	and	w0, w8, #0x1
  41d56c:	add	sp, sp, #0x10
  41d570:	ret
  41d574:	sub	sp, sp, #0x10
  41d578:	str	w0, [sp, #8]
  41d57c:	ldr	w8, [sp, #8]
  41d580:	subs	w9, w8, #0x30
  41d584:	cmp	w9, #0x9
  41d588:	str	w8, [sp, #4]
  41d58c:	b.ls	41d5c4 <__fxstatat@plt+0x1a154>  // b.plast
  41d590:	b	41d594 <__fxstatat@plt+0x1a124>
  41d594:	ldr	w8, [sp, #4]
  41d598:	subs	w9, w8, #0x41
  41d59c:	cmp	w9, #0x19
  41d5a0:	b.ls	41d5c4 <__fxstatat@plt+0x1a154>  // b.plast
  41d5a4:	b	41d5a8 <__fxstatat@plt+0x1a138>
  41d5a8:	ldr	w8, [sp, #4]
  41d5ac:	subs	w9, w8, #0x61
  41d5b0:	cmp	w9, #0x19
  41d5b4:	cset	w9, ls  // ls = plast
  41d5b8:	eor	w9, w9, #0x1
  41d5bc:	tbnz	w9, #0, 41d5d4 <__fxstatat@plt+0x1a164>
  41d5c0:	b	41d5c4 <__fxstatat@plt+0x1a154>
  41d5c4:	mov	w8, #0x1                   	// #1
  41d5c8:	and	w8, w8, #0x1
  41d5cc:	strb	w8, [sp, #15]
  41d5d0:	b	41d5e0 <__fxstatat@plt+0x1a170>
  41d5d4:	mov	w8, wzr
  41d5d8:	and	w8, w8, #0x1
  41d5dc:	strb	w8, [sp, #15]
  41d5e0:	ldrb	w8, [sp, #15]
  41d5e4:	and	w0, w8, #0x1
  41d5e8:	add	sp, sp, #0x10
  41d5ec:	ret
  41d5f0:	sub	sp, sp, #0x10
  41d5f4:	str	w0, [sp, #8]
  41d5f8:	ldr	w8, [sp, #8]
  41d5fc:	subs	w9, w8, #0x41
  41d600:	cmp	w9, #0x19
  41d604:	str	w8, [sp, #4]
  41d608:	b.ls	41d62c <__fxstatat@plt+0x1a1bc>  // b.plast
  41d60c:	b	41d610 <__fxstatat@plt+0x1a1a0>
  41d610:	ldr	w8, [sp, #4]
  41d614:	subs	w9, w8, #0x61
  41d618:	cmp	w9, #0x19
  41d61c:	cset	w9, ls  // ls = plast
  41d620:	eor	w9, w9, #0x1
  41d624:	tbnz	w9, #0, 41d63c <__fxstatat@plt+0x1a1cc>
  41d628:	b	41d62c <__fxstatat@plt+0x1a1bc>
  41d62c:	mov	w8, #0x1                   	// #1
  41d630:	and	w8, w8, #0x1
  41d634:	strb	w8, [sp, #15]
  41d638:	b	41d648 <__fxstatat@plt+0x1a1d8>
  41d63c:	mov	w8, wzr
  41d640:	and	w8, w8, #0x1
  41d644:	strb	w8, [sp, #15]
  41d648:	ldrb	w8, [sp, #15]
  41d64c:	and	w0, w8, #0x1
  41d650:	add	sp, sp, #0x10
  41d654:	ret
  41d658:	sub	sp, sp, #0x10
  41d65c:	str	w0, [sp, #8]
  41d660:	ldr	w8, [sp, #8]
  41d664:	subs	w8, w8, #0x0
  41d668:	cmp	w8, #0x7f
  41d66c:	cset	w8, ls  // ls = plast
  41d670:	eor	w8, w8, #0x1
  41d674:	tbnz	w8, #0, 41d68c <__fxstatat@plt+0x1a21c>
  41d678:	b	41d67c <__fxstatat@plt+0x1a20c>
  41d67c:	mov	w8, #0x1                   	// #1
  41d680:	and	w8, w8, #0x1
  41d684:	strb	w8, [sp, #15]
  41d688:	b	41d698 <__fxstatat@plt+0x1a228>
  41d68c:	mov	w8, wzr
  41d690:	and	w8, w8, #0x1
  41d694:	strb	w8, [sp, #15]
  41d698:	ldrb	w8, [sp, #15]
  41d69c:	and	w0, w8, #0x1
  41d6a0:	add	sp, sp, #0x10
  41d6a4:	ret
  41d6a8:	sub	sp, sp, #0x10
  41d6ac:	str	w0, [sp, #12]
  41d6b0:	ldr	w8, [sp, #12]
  41d6b4:	mov	w9, #0x1                   	// #1
  41d6b8:	cmp	w8, #0x20
  41d6bc:	str	w9, [sp, #8]
  41d6c0:	b.eq	41d6d4 <__fxstatat@plt+0x1a264>  // b.none
  41d6c4:	ldr	w8, [sp, #12]
  41d6c8:	cmp	w8, #0x9
  41d6cc:	cset	w8, eq  // eq = none
  41d6d0:	str	w8, [sp, #8]
  41d6d4:	ldr	w8, [sp, #8]
  41d6d8:	and	w0, w8, #0x1
  41d6dc:	add	sp, sp, #0x10
  41d6e0:	ret
  41d6e4:	sub	sp, sp, #0x10
  41d6e8:	str	w0, [sp, #8]
  41d6ec:	ldr	w8, [sp, #8]
  41d6f0:	subs	w9, w8, #0x0
  41d6f4:	cmp	w9, #0x1f
  41d6f8:	str	w8, [sp, #4]
  41d6fc:	b.ls	41d71c <__fxstatat@plt+0x1a2ac>  // b.plast
  41d700:	b	41d704 <__fxstatat@plt+0x1a294>
  41d704:	ldr	w8, [sp, #4]
  41d708:	cmp	w8, #0x7f
  41d70c:	cset	w9, eq  // eq = none
  41d710:	eor	w9, w9, #0x1
  41d714:	tbnz	w9, #0, 41d72c <__fxstatat@plt+0x1a2bc>
  41d718:	b	41d71c <__fxstatat@plt+0x1a2ac>
  41d71c:	mov	w8, #0x1                   	// #1
  41d720:	and	w8, w8, #0x1
  41d724:	strb	w8, [sp, #15]
  41d728:	b	41d738 <__fxstatat@plt+0x1a2c8>
  41d72c:	mov	w8, wzr
  41d730:	and	w8, w8, #0x1
  41d734:	strb	w8, [sp, #15]
  41d738:	ldrb	w8, [sp, #15]
  41d73c:	and	w0, w8, #0x1
  41d740:	add	sp, sp, #0x10
  41d744:	ret
  41d748:	sub	sp, sp, #0x10
  41d74c:	str	w0, [sp, #8]
  41d750:	ldr	w8, [sp, #8]
  41d754:	subs	w8, w8, #0x30
  41d758:	cmp	w8, #0x9
  41d75c:	cset	w8, ls  // ls = plast
  41d760:	eor	w8, w8, #0x1
  41d764:	tbnz	w8, #0, 41d77c <__fxstatat@plt+0x1a30c>
  41d768:	b	41d76c <__fxstatat@plt+0x1a2fc>
  41d76c:	mov	w8, #0x1                   	// #1
  41d770:	and	w8, w8, #0x1
  41d774:	strb	w8, [sp, #15]
  41d778:	b	41d788 <__fxstatat@plt+0x1a318>
  41d77c:	mov	w8, wzr
  41d780:	and	w8, w8, #0x1
  41d784:	strb	w8, [sp, #15]
  41d788:	ldrb	w8, [sp, #15]
  41d78c:	and	w0, w8, #0x1
  41d790:	add	sp, sp, #0x10
  41d794:	ret
  41d798:	sub	sp, sp, #0x10
  41d79c:	str	w0, [sp, #8]
  41d7a0:	ldr	w8, [sp, #8]
  41d7a4:	subs	w8, w8, #0x21
  41d7a8:	cmp	w8, #0x5d
  41d7ac:	cset	w8, ls  // ls = plast
  41d7b0:	eor	w8, w8, #0x1
  41d7b4:	tbnz	w8, #0, 41d7cc <__fxstatat@plt+0x1a35c>
  41d7b8:	b	41d7bc <__fxstatat@plt+0x1a34c>
  41d7bc:	mov	w8, #0x1                   	// #1
  41d7c0:	and	w8, w8, #0x1
  41d7c4:	strb	w8, [sp, #15]
  41d7c8:	b	41d7d8 <__fxstatat@plt+0x1a368>
  41d7cc:	mov	w8, wzr
  41d7d0:	and	w8, w8, #0x1
  41d7d4:	strb	w8, [sp, #15]
  41d7d8:	ldrb	w8, [sp, #15]
  41d7dc:	and	w0, w8, #0x1
  41d7e0:	add	sp, sp, #0x10
  41d7e4:	ret
  41d7e8:	sub	sp, sp, #0x10
  41d7ec:	str	w0, [sp, #8]
  41d7f0:	ldr	w8, [sp, #8]
  41d7f4:	subs	w8, w8, #0x61
  41d7f8:	cmp	w8, #0x19
  41d7fc:	cset	w8, ls  // ls = plast
  41d800:	eor	w8, w8, #0x1
  41d804:	tbnz	w8, #0, 41d81c <__fxstatat@plt+0x1a3ac>
  41d808:	b	41d80c <__fxstatat@plt+0x1a39c>
  41d80c:	mov	w8, #0x1                   	// #1
  41d810:	and	w8, w8, #0x1
  41d814:	strb	w8, [sp, #15]
  41d818:	b	41d828 <__fxstatat@plt+0x1a3b8>
  41d81c:	mov	w8, wzr
  41d820:	and	w8, w8, #0x1
  41d824:	strb	w8, [sp, #15]
  41d828:	ldrb	w8, [sp, #15]
  41d82c:	and	w0, w8, #0x1
  41d830:	add	sp, sp, #0x10
  41d834:	ret
  41d838:	sub	sp, sp, #0x10
  41d83c:	str	w0, [sp, #8]
  41d840:	ldr	w8, [sp, #8]
  41d844:	subs	w8, w8, #0x20
  41d848:	cmp	w8, #0x5e
  41d84c:	cset	w8, ls  // ls = plast
  41d850:	eor	w8, w8, #0x1
  41d854:	tbnz	w8, #0, 41d86c <__fxstatat@plt+0x1a3fc>
  41d858:	b	41d85c <__fxstatat@plt+0x1a3ec>
  41d85c:	mov	w8, #0x1                   	// #1
  41d860:	and	w8, w8, #0x1
  41d864:	strb	w8, [sp, #15]
  41d868:	b	41d878 <__fxstatat@plt+0x1a408>
  41d86c:	mov	w8, wzr
  41d870:	and	w8, w8, #0x1
  41d874:	strb	w8, [sp, #15]
  41d878:	ldrb	w8, [sp, #15]
  41d87c:	and	w0, w8, #0x1
  41d880:	add	sp, sp, #0x10
  41d884:	ret
  41d888:	sub	sp, sp, #0x10
  41d88c:	str	w0, [sp, #8]
  41d890:	ldr	w8, [sp, #8]
  41d894:	subs	w8, w8, #0x21
  41d898:	mov	w9, w8
  41d89c:	ubfx	x9, x9, #0, #32
  41d8a0:	cmp	x9, #0x5d
  41d8a4:	str	x9, [sp]
  41d8a8:	b.hi	41d8d4 <__fxstatat@plt+0x1a464>  // b.pmore
  41d8ac:	adrp	x8, 420000 <__fxstatat@plt+0x1cb90>
  41d8b0:	add	x8, x8, #0xb50
  41d8b4:	ldr	x11, [sp]
  41d8b8:	ldrsw	x10, [x8, x11, lsl #2]
  41d8bc:	add	x9, x8, x10
  41d8c0:	br	x9
  41d8c4:	mov	w8, #0x1                   	// #1
  41d8c8:	and	w8, w8, #0x1
  41d8cc:	strb	w8, [sp, #15]
  41d8d0:	b	41d8e0 <__fxstatat@plt+0x1a470>
  41d8d4:	mov	w8, wzr
  41d8d8:	and	w8, w8, #0x1
  41d8dc:	strb	w8, [sp, #15]
  41d8e0:	ldrb	w8, [sp, #15]
  41d8e4:	and	w0, w8, #0x1
  41d8e8:	add	sp, sp, #0x10
  41d8ec:	ret
  41d8f0:	sub	sp, sp, #0x10
  41d8f4:	str	w0, [sp, #8]
  41d8f8:	ldr	w8, [sp, #8]
  41d8fc:	subs	w9, w8, #0x9
  41d900:	cmp	w9, #0x4
  41d904:	str	w8, [sp, #4]
  41d908:	b.ls	41d928 <__fxstatat@plt+0x1a4b8>  // b.plast
  41d90c:	b	41d910 <__fxstatat@plt+0x1a4a0>
  41d910:	ldr	w8, [sp, #4]
  41d914:	cmp	w8, #0x20
  41d918:	cset	w9, eq  // eq = none
  41d91c:	eor	w9, w9, #0x1
  41d920:	tbnz	w9, #0, 41d938 <__fxstatat@plt+0x1a4c8>
  41d924:	b	41d928 <__fxstatat@plt+0x1a4b8>
  41d928:	mov	w8, #0x1                   	// #1
  41d92c:	and	w8, w8, #0x1
  41d930:	strb	w8, [sp, #15]
  41d934:	b	41d944 <__fxstatat@plt+0x1a4d4>
  41d938:	mov	w8, wzr
  41d93c:	and	w8, w8, #0x1
  41d940:	strb	w8, [sp, #15]
  41d944:	ldrb	w8, [sp, #15]
  41d948:	and	w0, w8, #0x1
  41d94c:	add	sp, sp, #0x10
  41d950:	ret
  41d954:	sub	sp, sp, #0x10
  41d958:	str	w0, [sp, #8]
  41d95c:	ldr	w8, [sp, #8]
  41d960:	subs	w8, w8, #0x41
  41d964:	cmp	w8, #0x19
  41d968:	cset	w8, ls  // ls = plast
  41d96c:	eor	w8, w8, #0x1
  41d970:	tbnz	w8, #0, 41d988 <__fxstatat@plt+0x1a518>
  41d974:	b	41d978 <__fxstatat@plt+0x1a508>
  41d978:	mov	w8, #0x1                   	// #1
  41d97c:	and	w8, w8, #0x1
  41d980:	strb	w8, [sp, #15]
  41d984:	b	41d994 <__fxstatat@plt+0x1a524>
  41d988:	mov	w8, wzr
  41d98c:	and	w8, w8, #0x1
  41d990:	strb	w8, [sp, #15]
  41d994:	ldrb	w8, [sp, #15]
  41d998:	and	w0, w8, #0x1
  41d99c:	add	sp, sp, #0x10
  41d9a0:	ret
  41d9a4:	sub	sp, sp, #0x10
  41d9a8:	str	w0, [sp, #8]
  41d9ac:	ldr	w8, [sp, #8]
  41d9b0:	subs	w9, w8, #0x30
  41d9b4:	cmp	w9, #0x9
  41d9b8:	str	w8, [sp, #4]
  41d9bc:	b.ls	41d9f4 <__fxstatat@plt+0x1a584>  // b.plast
  41d9c0:	b	41d9c4 <__fxstatat@plt+0x1a554>
  41d9c4:	ldr	w8, [sp, #4]
  41d9c8:	subs	w9, w8, #0x41
  41d9cc:	cmp	w9, #0x5
  41d9d0:	b.ls	41d9f4 <__fxstatat@plt+0x1a584>  // b.plast
  41d9d4:	b	41d9d8 <__fxstatat@plt+0x1a568>
  41d9d8:	ldr	w8, [sp, #4]
  41d9dc:	subs	w9, w8, #0x61
  41d9e0:	cmp	w9, #0x5
  41d9e4:	cset	w9, ls  // ls = plast
  41d9e8:	eor	w9, w9, #0x1
  41d9ec:	tbnz	w9, #0, 41da04 <__fxstatat@plt+0x1a594>
  41d9f0:	b	41d9f4 <__fxstatat@plt+0x1a584>
  41d9f4:	mov	w8, #0x1                   	// #1
  41d9f8:	and	w8, w8, #0x1
  41d9fc:	strb	w8, [sp, #15]
  41da00:	b	41da10 <__fxstatat@plt+0x1a5a0>
  41da04:	mov	w8, wzr
  41da08:	and	w8, w8, #0x1
  41da0c:	strb	w8, [sp, #15]
  41da10:	ldrb	w8, [sp, #15]
  41da14:	and	w0, w8, #0x1
  41da18:	add	sp, sp, #0x10
  41da1c:	ret
  41da20:	sub	sp, sp, #0x10
  41da24:	str	w0, [sp, #8]
  41da28:	ldr	w8, [sp, #8]
  41da2c:	subs	w8, w8, #0x41
  41da30:	cmp	w8, #0x19
  41da34:	cset	w8, ls  // ls = plast
  41da38:	eor	w8, w8, #0x1
  41da3c:	tbnz	w8, #0, 41da58 <__fxstatat@plt+0x1a5e8>
  41da40:	b	41da44 <__fxstatat@plt+0x1a5d4>
  41da44:	ldr	w8, [sp, #8]
  41da48:	subs	w8, w8, #0x41
  41da4c:	add	w8, w8, #0x61
  41da50:	str	w8, [sp, #12]
  41da54:	b	41da60 <__fxstatat@plt+0x1a5f0>
  41da58:	ldr	w8, [sp, #8]
  41da5c:	str	w8, [sp, #12]
  41da60:	ldr	w0, [sp, #12]
  41da64:	add	sp, sp, #0x10
  41da68:	ret
  41da6c:	sub	sp, sp, #0x10
  41da70:	str	w0, [sp, #8]
  41da74:	ldr	w8, [sp, #8]
  41da78:	subs	w8, w8, #0x61
  41da7c:	cmp	w8, #0x19
  41da80:	cset	w8, ls  // ls = plast
  41da84:	eor	w8, w8, #0x1
  41da88:	tbnz	w8, #0, 41daa4 <__fxstatat@plt+0x1a634>
  41da8c:	b	41da90 <__fxstatat@plt+0x1a620>
  41da90:	ldr	w8, [sp, #8]
  41da94:	subs	w8, w8, #0x61
  41da98:	add	w8, w8, #0x41
  41da9c:	str	w8, [sp, #12]
  41daa0:	b	41daac <__fxstatat@plt+0x1a63c>
  41daa4:	ldr	w8, [sp, #8]
  41daa8:	str	w8, [sp, #12]
  41daac:	ldr	w0, [sp, #12]
  41dab0:	add	sp, sp, #0x10
  41dab4:	ret
  41dab8:	sub	sp, sp, #0x50
  41dabc:	stp	x29, x30, [sp, #64]
  41dac0:	add	x29, sp, #0x40
  41dac4:	stur	x0, [x29, #-16]
  41dac8:	stur	x1, [x29, #-24]
  41dacc:	ldur	x0, [x29, #-16]
  41dad0:	ldur	x1, [x29, #-24]
  41dad4:	bl	402e30 <fopen@plt>
  41dad8:	str	x0, [sp, #32]
  41dadc:	ldr	x8, [sp, #32]
  41dae0:	cbz	x8, 41dbb4 <__fxstatat@plt+0x1a744>
  41dae4:	ldr	x0, [sp, #32]
  41dae8:	bl	402dc0 <fileno@plt>
  41daec:	str	w0, [sp, #28]
  41daf0:	ldr	w8, [sp, #28]
  41daf4:	mov	w9, wzr
  41daf8:	cmp	w9, w8
  41dafc:	cset	w8, gt
  41db00:	tbnz	w8, #0, 41dbb4 <__fxstatat@plt+0x1a744>
  41db04:	ldr	w8, [sp, #28]
  41db08:	cmp	w8, #0x2
  41db0c:	b.gt	41dbb4 <__fxstatat@plt+0x1a744>
  41db10:	ldr	w0, [sp, #28]
  41db14:	bl	41cd24 <__fxstatat@plt+0x198b4>
  41db18:	str	w0, [sp, #24]
  41db1c:	ldr	w8, [sp, #24]
  41db20:	cmp	w8, #0x0
  41db24:	cset	w8, ge  // ge = tcont
  41db28:	tbnz	w8, #0, 41db60 <__fxstatat@plt+0x1a6f0>
  41db2c:	bl	403380 <__errno_location@plt>
  41db30:	ldr	w8, [x0]
  41db34:	str	w8, [sp, #20]
  41db38:	ldr	x0, [sp, #32]
  41db3c:	bl	41ce60 <__fxstatat@plt+0x199f0>
  41db40:	ldr	w8, [sp, #20]
  41db44:	str	w8, [sp, #12]
  41db48:	bl	403380 <__errno_location@plt>
  41db4c:	ldr	w8, [sp, #12]
  41db50:	str	w8, [x0]
  41db54:	mov	x9, xzr
  41db58:	stur	x9, [x29, #-8]
  41db5c:	b	41dbbc <__fxstatat@plt+0x1a74c>
  41db60:	ldr	x0, [sp, #32]
  41db64:	bl	41ce60 <__fxstatat@plt+0x199f0>
  41db68:	cbnz	w0, 41db80 <__fxstatat@plt+0x1a710>
  41db6c:	ldr	w0, [sp, #24]
  41db70:	ldur	x1, [x29, #-24]
  41db74:	bl	402ef0 <fdopen@plt>
  41db78:	str	x0, [sp, #32]
  41db7c:	cbnz	x0, 41dbb4 <__fxstatat@plt+0x1a744>
  41db80:	bl	403380 <__errno_location@plt>
  41db84:	ldr	w8, [x0]
  41db88:	str	w8, [sp, #16]
  41db8c:	ldr	w0, [sp, #24]
  41db90:	bl	402fc0 <close@plt>
  41db94:	ldr	w8, [sp, #16]
  41db98:	str	w8, [sp, #8]
  41db9c:	bl	403380 <__errno_location@plt>
  41dba0:	ldr	w8, [sp, #8]
  41dba4:	str	w8, [x0]
  41dba8:	mov	x9, xzr
  41dbac:	stur	x9, [x29, #-8]
  41dbb0:	b	41dbbc <__fxstatat@plt+0x1a74c>
  41dbb4:	ldr	x8, [sp, #32]
  41dbb8:	stur	x8, [x29, #-8]
  41dbbc:	ldur	x0, [x29, #-8]
  41dbc0:	ldp	x29, x30, [sp, #64]
  41dbc4:	add	sp, sp, #0x50
  41dbc8:	ret
  41dbcc:	nop
  41dbd0:	stp	x29, x30, [sp, #-64]!
  41dbd4:	mov	x29, sp
  41dbd8:	stp	x19, x20, [sp, #16]
  41dbdc:	adrp	x20, 431000 <__fxstatat@plt+0x2db90>
  41dbe0:	add	x20, x20, #0xdd0
  41dbe4:	stp	x21, x22, [sp, #32]
  41dbe8:	adrp	x21, 431000 <__fxstatat@plt+0x2db90>
  41dbec:	add	x21, x21, #0xdc8
  41dbf0:	sub	x20, x20, x21
  41dbf4:	mov	w22, w0
  41dbf8:	stp	x23, x24, [sp, #48]
  41dbfc:	mov	x23, x1
  41dc00:	mov	x24, x2
  41dc04:	bl	402b60 <mbrtowc@plt-0x40>
  41dc08:	cmp	xzr, x20, asr #3
  41dc0c:	b.eq	41dc38 <__fxstatat@plt+0x1a7c8>  // b.none
  41dc10:	asr	x20, x20, #3
  41dc14:	mov	x19, #0x0                   	// #0
  41dc18:	ldr	x3, [x21, x19, lsl #3]
  41dc1c:	mov	x2, x24
  41dc20:	add	x19, x19, #0x1
  41dc24:	mov	x1, x23
  41dc28:	mov	w0, w22
  41dc2c:	blr	x3
  41dc30:	cmp	x20, x19
  41dc34:	b.ne	41dc18 <__fxstatat@plt+0x1a7a8>  // b.any
  41dc38:	ldp	x19, x20, [sp, #16]
  41dc3c:	ldp	x21, x22, [sp, #32]
  41dc40:	ldp	x23, x24, [sp, #48]
  41dc44:	ldp	x29, x30, [sp], #64
  41dc48:	ret
  41dc4c:	nop
  41dc50:	ret
  41dc54:	nop
  41dc58:	adrp	x2, 432000 <__fxstatat@plt+0x2eb90>
  41dc5c:	mov	x1, #0x0                   	// #0
  41dc60:	ldr	x2, [x2, #1144]
  41dc64:	b	402cf0 <__cxa_atexit@plt>
  41dc68:	mov	x2, x1
  41dc6c:	mov	x1, x0
  41dc70:	mov	w0, #0x0                   	// #0
  41dc74:	b	4033b0 <__xstat@plt>
  41dc78:	mov	x2, x1
  41dc7c:	mov	w1, w0
  41dc80:	mov	w0, #0x0                   	// #0
  41dc84:	b	4032b0 <__fxstat@plt>
  41dc88:	mov	x2, x1
  41dc8c:	mov	x1, x0
  41dc90:	mov	w0, #0x0                   	// #0
  41dc94:	b	403270 <__lxstat@plt>
  41dc98:	mov	x4, x1
  41dc9c:	mov	x5, x2
  41dca0:	mov	w1, w0
  41dca4:	mov	x2, x4
  41dca8:	mov	w0, #0x0                   	// #0
  41dcac:	mov	w4, w3
  41dcb0:	mov	x3, x5
  41dcb4:	b	403470 <__fxstatat@plt>
  41dcb8:	stp	x29, x30, [sp, #-32]!
  41dcbc:	mov	w4, w1
  41dcc0:	mov	x1, x0
  41dcc4:	mov	x29, sp
  41dcc8:	add	x3, sp, #0x18
  41dccc:	mov	w0, #0x0                   	// #0
  41dcd0:	str	x2, [sp, #24]
  41dcd4:	mov	w2, w4
  41dcd8:	bl	402c80 <__xmknod@plt>
  41dcdc:	ldp	x29, x30, [sp], #32
  41dce0:	ret

Disassembly of section .fini:

000000000041dce4 <.fini>:
  41dce4:	stp	x29, x30, [sp, #-16]!
  41dce8:	mov	x29, sp
  41dcec:	ldp	x29, x30, [sp], #16
  41dcf0:	ret
