0.7
2020.2
Oct 19 2021
03:16:22
F:/FPGA/Verilog_design/seq_gen/src/seq_gen.v,1652883251,verilog,,F:/FPGA/Verilog_design/seq_gen/tb/tb.v,,seq_gen,,,,,,,,
F:/FPGA/Verilog_design/seq_gen/syn/seq_gen/seq_gen.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
F:/FPGA/Verilog_design/seq_gen/tb/tb.v,1652883346,verilog,,,,tb,,,,,,,,
