

Microchip MPLAB XC8 Assembler V2.20 build 20200408173844 
                                                                                               Sun May 17 01:34:13 2020

Microchip MPLAB XC8 C Compiler v2.20 (Free license) build 20200408173844 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	text2,global,reloc=2,class=CODE,delta=1
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    13                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    14  0000                     
    15                           ; Version 2.20
    16                           ; Generated 12/02/2020 GMT
    17                           ; 
    18                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F4550 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49  0000                     _PORTEbits	set	3972
    50  0000                     _TRISDbits	set	3989
    51  0000                     _LATDbits	set	3980
    52  0000                     _PORTDbits	set	3971
    53  0000                     _IRCF2	set	32414
    54  0000                     _IRCF1	set	32413
    55  0000                     _IRCF0	set	32412
    56  0000                     _SCS1	set	32409
    57  0000                     _SCS0	set	32408
    58                           
    59                           ; #config settings
    60                           
    61                           	psect	cinit
    62  007F6C                     __pcinit:
    63                           	callstack 0
    64  007F6C                     start_initialization:
    65                           	callstack 0
    66  007F6C                     __initialization:
    67                           	callstack 0
    68  007F6C                     end_of_initialization:
    69                           	callstack 0
    70  007F6C                     __end_of__initialization:
    71                           	callstack 0
    72  007F6C  0100               	movlb	0
    73  007F6E  EFC5  F03F         	goto	_main	;jump to C main() function
    74                           
    75                           	psect	cstackCOMRAM
    76  000001                     __pcstackCOMRAM:
    77                           	callstack 0
    78  000001                     ??_main:
    79                           
    80                           ; 1 bytes @ 0x0
    81  000001                     	ds	2
    82                           
    83 ;;
    84 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    85 ;;
    86 ;; *************** function _main *****************
    87 ;; Defined at:
    88 ;;		line 14 in file "main.c"
    89 ;; Parameters:    Size  Location     Type
    90 ;;		None
    91 ;; Auto vars:     Size  Location     Type
    92 ;;		None
    93 ;; Return value:  Size  Location     Type
    94 ;;                  1    wreg      void 
    95 ;; Registers used:
    96 ;;		wreg, cstack
    97 ;; Tracked objects:
    98 ;;		On entry : 0/0
    99 ;;		On exit  : 0/0
   100 ;;		Unchanged: 0/0
   101 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   102 ;;      Params:         0       0       0       0       0       0       0       0       0
   103 ;;      Locals:         0       0       0       0       0       0       0       0       0
   104 ;;      Temps:          2       0       0       0       0       0       0       0       0
   105 ;;      Totals:         2       0       0       0       0       0       0       0       0
   106 ;;Total ram usage:        2 bytes
   107 ;; Hardware stack levels required when called:    2
   108 ;; This function calls:
   109 ;;		_port_init
   110 ;; This function is called by:
   111 ;;		Startup code after reset
   112 ;; This function uses a non-reentrant model
   113 ;;
   114                           
   115                           	psect	text0
   116  007F8A                     __ptext0:
   117                           	callstack 0
   118  007F8A                     _main:
   119                           	callstack 29
   120  007F8A                     
   121                           ;main.c: 15:     port_init();
   122  007F8A  ECBF  F03F         	call	_port_init	;wreg free
   123  007F8E                     l729:
   124                           
   125                           ;main.c: 31:         if(PORTDbits.RD0 == 0){
   126  007F8E  B083               	btfsc	131,0,c	;volatile
   127  007F90  EFCC  F03F         	goto	u11
   128  007F94  EFCE  F03F         	goto	u10
   129  007F98                     u11:
   130  007F98  EFFB  F03F         	goto	l33
   131  007F9C                     u10:
   132  007F9C                     
   133                           ;main.c: 32:             _delay((unsigned long)((100)*(8000000/4000.0)));
   134  007F9C  0E02               	movlw	2
   135  007F9E  6E02               	movwf	(??_main+1)^0,c
   136  007FA0  0E04               	movlw	4
   137  007FA2  6E01               	movwf	??_main^0,c
   138  007FA4  0EBA               	movlw	186
   139  007FA6                     u37:
   140  007FA6  2EE8               	decfsz	wreg,f,c
   141  007FA8  D7FE               	bra	u37
   142  007FAA  2E01               	decfsz	??_main^0,f,c
   143  007FAC  D7FC               	bra	u37
   144  007FAE  2E02               	decfsz	(??_main+1)^0,f,c
   145  007FB0  D7FA               	bra	u37
   146  007FB2  D000               	nop2	
   147  007FB4                     
   148                           ;main.c: 33:             if(PORTDbits.RD0 == 0){
   149  007FB4  B083               	btfsc	131,0,c	;volatile
   150  007FB6  EFDF  F03F         	goto	u21
   151  007FBA  EFE1  F03F         	goto	u20
   152  007FBE                     u21:
   153  007FBE  EFC7  F03F         	goto	l729
   154  007FC2                     u20:
   155  007FC2                     
   156                           ;main.c: 34:                 LATDbits.LATD1 = 1;
   157  007FC2  828C               	bsf	140,1,c	;volatile
   158  007FC4                     
   159                           ;main.c: 35:                 _delay((unsigned long)((500)*(8000000/4000.0)));
   160  007FC4  0E06               	movlw	6
   161  007FC6  6E02               	movwf	(??_main+1)^0,c
   162  007FC8  0E13               	movlw	19
   163  007FCA  6E01               	movwf	??_main^0,c
   164  007FCC  0EAE               	movlw	174
   165  007FCE                     u47:
   166  007FCE  2EE8               	decfsz	wreg,f,c
   167  007FD0  D7FE               	bra	u47
   168  007FD2  2E01               	decfsz	??_main^0,f,c
   169  007FD4  D7FC               	bra	u47
   170  007FD6  2E02               	decfsz	(??_main+1)^0,f,c
   171  007FD8  D7FA               	bra	u47
   172  007FDA                     
   173                           ;main.c: 36:                 LATDbits.LATD1 = 0;
   174  007FDA  928C               	bcf	140,1,c	;volatile
   175                           
   176                           ;main.c: 37:                 _delay((unsigned long)((500)*(8000000/4000.0)));
   177  007FDC  0E06               	movlw	6
   178  007FDE  6E02               	movwf	(??_main+1)^0,c
   179  007FE0  0E13               	movlw	19
   180  007FE2  6E01               	movwf	??_main^0,c
   181  007FE4  0EAE               	movlw	174
   182  007FE6                     u57:
   183  007FE6  2EE8               	decfsz	wreg,f,c
   184  007FE8  D7FE               	bra	u57
   185  007FEA  2E01               	decfsz	??_main^0,f,c
   186  007FEC  D7FC               	bra	u57
   187  007FEE  2E02               	decfsz	(??_main+1)^0,f,c
   188  007FF0  D7FA               	bra	u57
   189  007FF2  EFC7  F03F         	goto	l729
   190  007FF6                     l33:
   191                           
   192                           ;main.c: 41:             LATDbits.LATD1 = 0;
   193  007FF6  928C               	bcf	140,1,c	;volatile
   194  007FF8  EFC7  F03F         	goto	l729
   195  007FFC  EF00  F000         	goto	start
   196  008000                     __end_of_main:
   197                           	callstack 0
   198                           
   199 ;; *************** function _port_init *****************
   200 ;; Defined at:
   201 ;;		line 61 in file "main.c"
   202 ;; Parameters:    Size  Location     Type
   203 ;;		None
   204 ;; Auto vars:     Size  Location     Type
   205 ;;		None
   206 ;; Return value:  Size  Location     Type
   207 ;;                  1    wreg      void 
   208 ;; Registers used:
   209 ;;		cstack
   210 ;; Tracked objects:
   211 ;;		On entry : 0/0
   212 ;;		On exit  : 0/0
   213 ;;		Unchanged: 0/0
   214 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   215 ;;      Params:         0       0       0       0       0       0       0       0       0
   216 ;;      Locals:         0       0       0       0       0       0       0       0       0
   217 ;;      Temps:          0       0       0       0       0       0       0       0       0
   218 ;;      Totals:         0       0       0       0       0       0       0       0       0
   219 ;;Total ram usage:        0 bytes
   220 ;; Hardware stack levels used:    1
   221 ;; Hardware stack levels required when called:    1
   222 ;; This function calls:
   223 ;;		_internal_8
   224 ;; This function is called by:
   225 ;;		_main
   226 ;; This function uses a non-reentrant model
   227 ;;
   228                           
   229                           	psect	text1
   230  007F7E                     __ptext1:
   231                           	callstack 0
   232  007F7E                     _port_init:
   233                           	callstack 29
   234  007F7E                     
   235                           ;main.c: 62:     internal_8();
   236  007F7E  ECB9  F03F         	call	_internal_8	;wreg free
   237  007F82                     
   238                           ;main.c: 63:     TRISDbits.TRISD1 = 0;
   239  007F82  9295               	bcf	149,1,c	;volatile
   240  007F84                     
   241                           ;main.c: 66:     PORTEbits.RDPU = 1;
   242  007F84  8E84               	bsf	132,7,c	;volatile
   243  007F86                     
   244                           ;main.c: 67:     TRISDbits.TRISD0 = 1;
   245  007F86  8095               	bsf	149,0,c	;volatile
   246  007F88  0012               	return		;funcret
   247  007F8A                     __end_of_port_init:
   248                           	callstack 0
   249                           
   250 ;; *************** function _internal_8 *****************
   251 ;; Defined at:
   252 ;;		line 11 in file "18F4550_Internal.c"
   253 ;; Parameters:    Size  Location     Type
   254 ;;		None
   255 ;; Auto vars:     Size  Location     Type
   256 ;;		None
   257 ;; Return value:  Size  Location     Type
   258 ;;                  1    wreg      void 
   259 ;; Registers used:
   260 ;;		None
   261 ;; Tracked objects:
   262 ;;		On entry : 0/0
   263 ;;		On exit  : 0/0
   264 ;;		Unchanged: 0/0
   265 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   266 ;;      Params:         0       0       0       0       0       0       0       0       0
   267 ;;      Locals:         0       0       0       0       0       0       0       0       0
   268 ;;      Temps:          0       0       0       0       0       0       0       0       0
   269 ;;      Totals:         0       0       0       0       0       0       0       0       0
   270 ;;Total ram usage:        0 bytes
   271 ;; Hardware stack levels used:    1
   272 ;; This function calls:
   273 ;;		Nothing
   274 ;; This function is called by:
   275 ;;		_port_init
   276 ;; This function uses a non-reentrant model
   277 ;;
   278                           
   279                           	psect	text2
   280  007F72                     __ptext2:
   281                           	callstack 0
   282  007F72                     _internal_8:
   283                           	callstack 29
   284  007F72  90D3               	bcf	4051,0,c	;volatile
   285  007F74  92D3               	bcf	4051,1,c	;volatile
   286  007F76  88D3               	bsf	4051,4,c	;volatile
   287  007F78  8AD3               	bsf	4051,5,c	;volatile
   288  007F7A  8CD3               	bsf	4051,6,c	;volatile
   289  007F7C  0012               	return		;funcret
   290  007F7E                     __end_of_internal_8:
   291                           	callstack 0
   292  0000                     
   293                           	psect	rparam
   294  0000                     
   295                           	psect	idloc
   296                           
   297                           ;Config register IDLOC0 @ 0x200000
   298                           ;	unspecified, using default values
   299  200000                     	org	2097152
   300  200000  FF                 	db	255
   301                           
   302                           ;Config register IDLOC1 @ 0x200001
   303                           ;	unspecified, using default values
   304  200001                     	org	2097153
   305  200001  FF                 	db	255
   306                           
   307                           ;Config register IDLOC2 @ 0x200002
   308                           ;	unspecified, using default values
   309  200002                     	org	2097154
   310  200002  FF                 	db	255
   311                           
   312                           ;Config register IDLOC3 @ 0x200003
   313                           ;	unspecified, using default values
   314  200003                     	org	2097155
   315  200003  FF                 	db	255
   316                           
   317                           ;Config register IDLOC4 @ 0x200004
   318                           ;	unspecified, using default values
   319  200004                     	org	2097156
   320  200004  FF                 	db	255
   321                           
   322                           ;Config register IDLOC5 @ 0x200005
   323                           ;	unspecified, using default values
   324  200005                     	org	2097157
   325  200005  FF                 	db	255
   326                           
   327                           ;Config register IDLOC6 @ 0x200006
   328                           ;	unspecified, using default values
   329  200006                     	org	2097158
   330  200006  FF                 	db	255
   331                           
   332                           ;Config register IDLOC7 @ 0x200007
   333                           ;	unspecified, using default values
   334  200007                     	org	2097159
   335  200007  FF                 	db	255
   336                           
   337                           	psect	config
   338                           
   339                           ;Config register CONFIG1L @ 0x300000
   340                           ;	PLL Prescaler Selection bits
   341                           ;	PLLDIV = 2, Divide by 2 (8 MHz oscillator input)
   342                           ;	System Clock Postscaler Selection bits
   343                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   344                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   345                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   346  300000                     	org	3145728
   347  300000  01                 	db	1
   348                           
   349                           ;Config register CONFIG1H @ 0x300001
   350                           ;	Oscillator Selection bits
   351                           ;	FOSC = INTOSC_EC, Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)
   352                           ;	Fail-Safe Clock Monitor Enable bit
   353                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   354                           ;	Internal/External Oscillator Switchover bit
   355                           ;	IESO = ON, Oscillator Switchover mode enabled
   356  300001                     	org	3145729
   357  300001  89                 	db	137
   358                           
   359                           ;Config register CONFIG2L @ 0x300002
   360                           ;	Power-up Timer Enable bit
   361                           ;	PWRT = OFF, PWRT disabled
   362                           ;	Brown-out Reset Enable bits
   363                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   364                           ;	Brown-out Reset Voltage bits
   365                           ;	BORV = 3, Minimum setting 2.05V
   366                           ;	USB Voltage Regulator Enable bit
   367                           ;	VREGEN = OFF, USB voltage regulator disabled
   368  300002                     	org	3145730
   369  300002  1F                 	db	31
   370                           
   371                           ;Config register CONFIG2H @ 0x300003
   372                           ;	Watchdog Timer Enable bit
   373                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   374                           ;	Watchdog Timer Postscale Select bits
   375                           ;	WDTPS = 0xF, unprogrammed default
   376  300003                     	org	3145731
   377  300003  1E                 	db	30
   378                           
   379                           ; Padding undefined space
   380  300004                     	org	3145732
   381  300004  FF                 	db	255
   382                           
   383                           ;Config register CONFIG3H @ 0x300005
   384                           ;	CCP2 MUX bit
   385                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   386                           ;	PORTB A/D Enable bit
   387                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   388                           ;	Low-Power Timer 1 Oscillator Enable bit
   389                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   390                           ;	MCLR Pin Enable bit
   391                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR pin disabled
   392  300005                     	org	3145733
   393  300005  03                 	db	3
   394                           
   395                           ;Config register CONFIG4L @ 0x300006
   396                           ;	Stack Full/Underflow Reset Enable bit
   397                           ;	STVREN = ON, Stack full/underflow will cause Reset
   398                           ;	Single-Supply ICSP Enable bit
   399                           ;	LVP = ON, Single-Supply ICSP enabled
   400                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   401                           ;	ICPRT = OFF, ICPORT disabled
   402                           ;	Extended Instruction Set Enable bit
   403                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   404                           ;	Background Debugger Enable bit
   405                           ;	DEBUG = 0x1, unprogrammed default
   406  300006                     	org	3145734
   407  300006  85                 	db	133
   408                           
   409                           ; Padding undefined space
   410  300007                     	org	3145735
   411  300007  FF                 	db	255
   412                           
   413                           ;Config register CONFIG5L @ 0x300008
   414                           ;	Code Protection bit
   415                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   416                           ;	Code Protection bit
   417                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   418                           ;	Code Protection bit
   419                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   420                           ;	Code Protection bit
   421                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   422  300008                     	org	3145736
   423  300008  0F                 	db	15
   424                           
   425                           ;Config register CONFIG5H @ 0x300009
   426                           ;	Boot Block Code Protection bit
   427                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   428                           ;	Data EEPROM Code Protection bit
   429                           ;	CPD = OFF, Data EEPROM is not code-protected
   430  300009                     	org	3145737
   431  300009  C0                 	db	192
   432                           
   433                           ;Config register CONFIG6L @ 0x30000A
   434                           ;	Write Protection bit
   435                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   436                           ;	Write Protection bit
   437                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   438                           ;	Write Protection bit
   439                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   440                           ;	Write Protection bit
   441                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   442  30000A                     	org	3145738
   443  30000A  0F                 	db	15
   444                           
   445                           ;Config register CONFIG6H @ 0x30000B
   446                           ;	Configuration Register Write Protection bit
   447                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   448                           ;	Boot Block Write Protection bit
   449                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   450                           ;	Data EEPROM Write Protection bit
   451                           ;	WRTD = OFF, Data EEPROM is not write-protected
   452  30000B                     	org	3145739
   453  30000B  E0                 	db	224
   454                           
   455                           ;Config register CONFIG7L @ 0x30000C
   456                           ;	Table Read Protection bit
   457                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   458                           ;	Table Read Protection bit
   459                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   460                           ;	Table Read Protection bit
   461                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   462                           ;	Table Read Protection bit
   463                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   464  30000C                     	org	3145740
   465  30000C  0F                 	db	15
   466                           
   467                           ;Config register CONFIG7H @ 0x30000D
   468                           ;	Boot Block Table Read Protection bit
   469                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   470  30000D                     	org	3145741
   471  30000D  40                 	db	64
   472                           tosu	equ	0xFFF
   473                           tosh	equ	0xFFE
   474                           tosl	equ	0xFFD
   475                           stkptr	equ	0xFFC
   476                           pclatu	equ	0xFFB
   477                           pclath	equ	0xFFA
   478                           pcl	equ	0xFF9
   479                           tblptru	equ	0xFF8
   480                           tblptrh	equ	0xFF7
   481                           tblptrl	equ	0xFF6
   482                           tablat	equ	0xFF5
   483                           prodh	equ	0xFF4
   484                           prodl	equ	0xFF3
   485                           indf0	equ	0xFEF
   486                           postinc0	equ	0xFEE
   487                           postdec0	equ	0xFED
   488                           preinc0	equ	0xFEC
   489                           plusw0	equ	0xFEB
   490                           fsr0h	equ	0xFEA
   491                           fsr0l	equ	0xFE9
   492                           wreg	equ	0xFE8
   493                           indf1	equ	0xFE7
   494                           postinc1	equ	0xFE6
   495                           postdec1	equ	0xFE5
   496                           preinc1	equ	0xFE4
   497                           plusw1	equ	0xFE3
   498                           fsr1h	equ	0xFE2
   499                           fsr1l	equ	0xFE1
   500                           bsr	equ	0xFE0
   501                           indf2	equ	0xFDF
   502                           postinc2	equ	0xFDE
   503                           postdec2	equ	0xFDD
   504                           preinc2	equ	0xFDC
   505                           plusw2	equ	0xFDB
   506                           fsr2h	equ	0xFDA
   507                           fsr2l	equ	0xFD9
   508                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
                          _port_init
 ---------------------------------------------------------------------------------
 (1) _port_init                                            0     0      0       0
                         _internal_8
 ---------------------------------------------------------------------------------
 (2) _internal_8                                           0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _port_init
     _internal_8

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.20 build 20200408173844 
Symbol Table                                                                                   Sun May 17 01:34:13 2020

                     l13 7F7C                       l41 7F88                       l33 7FF6  
                     u10 7F9C                       u11 7F98                       u20 7FC2  
                     u21 7FBE                       u37 7FA6                       u47 7FCE  
                     u57 7FE6                      l721 7F82                      l723 7F84  
                    l731 7F9C                      l717 7F72                      l725 7F86  
                    l733 7FB4                      l719 7F7E                      l735 7FC2  
                    l727 7F8A                      l737 7FC4                      l729 7F8E  
                    l739 7FDA                      wreg 000FE8                     _SCS0 007E98  
                   _SCS1 007E99                     _main 7F8A                     start 0000  
           ___param_bank 000000                    ?_main 0001                    _IRCF0 007E9C  
                  _IRCF1 007E9D                    _IRCF2 007E9E          __initialization 7F6C  
           __end_of_main 8000                   ??_main 0001            __activetblptr 000000  
             __accesstop 0060  __end_of__initialization 7F6C            ___rparam_used 000001  
         __pcstackCOMRAM 0001       __size_of_port_init 000C                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7F6C                  __ramtop 0800  
                __ptext0 7F8A                  __ptext1 7F7E                  __ptext2 7F72  
             _internal_8 7F72     end_of_initialization 7F6C        __end_of_port_init 7F8A  
              _PORTDbits 000F83                _PORTEbits 000F84                _TRISDbits 000F95  
            ?_internal_8 0001      start_initialization 7F6C      __size_of_internal_8 000C  
               _LATDbits 000F8C                _port_init 7F7E                 __Hrparam 0000  
               __Lrparam 0000               ?_port_init 0001             ??_internal_8 0001  
          __size_of_main 0076       __end_of_internal_8 7F7E              ??_port_init 0001  
