## This file is a general .xdc for the ARTY Rev. A
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project


# Clock signal

set_property -dict {PACKAGE_PIN E3 IOSTANDARD LVCMOS33} [get_ports clk_i]
#create_clock -name clk_i -period 10.000 -waveform {0.000 5.000} [get_ports clk_i];
#derive_pll_clocks
#derive_clock_uncertainty
#create_generated_clock -period 24.000 -waveform {0.000 12.000} -name clk -source [get_pins clk_wiz_0/clk_in1] [get_nets clk]
#create_generated_clock -period  6.000 -waveform {0.000  3.000} -name clk_166M -source [get_pins clk_wiz_0/clk_in1] [get_nets clk_166M]
#create_generated_clock -period  5.000 -waveform {0.000  2.500} -name clk_200M -source [get_pins clk_wiz_0/clk_in1] [get_nets clk_200M]

set_property -dict {PACKAGE_PIN C2 IOSTANDARD LVCMOS33} [get_ports resetn_i]

#Switches

#set_property -dict { PACKAGE_PIN A8  IOSTANDARD LVCMOS33 } [get_ports { usr_sw[0] }]; #IO_L12N_T1_MRCC_16 Sch=sw[0]
#set_property -dict { PACKAGE_PIN C11 IOSTANDARD LVCMOS33 } [get_ports { usr_sw[1] }]; #IO_L13P_T2_MRCC_16 Sch=sw[1]
#set_property -dict { PACKAGE_PIN C10 IOSTANDARD LVCMOS33 } [get_ports { usr_sw[2] }]; #IO_L13N_T2_MRCC_16 Sch=sw[2]
#set_property -dict { PACKAGE_PIN A10 IOSTANDARD LVCMOS33 } [get_ports { usr_sw[3] }]; #IO_L14P_T2_SRCC_16 Sch=sw[3]


# LEDs

set_property -dict {PACKAGE_PIN H5 IOSTANDARD LVCMOS33} [get_ports {usr_led[0]}]
set_property -dict {PACKAGE_PIN J5 IOSTANDARD LVCMOS33} [get_ports {usr_led[1]}]
set_property -dict {PACKAGE_PIN T9 IOSTANDARD LVCMOS33} [get_ports {usr_led[2]}]
set_property -dict {PACKAGE_PIN T10 IOSTANDARD LVCMOS33} [get_ports {usr_led[3]}]
#set_property -dict { PACKAGE_PIN E1  IOSTANDARD LVCMOS33 } [get_ports { rgb_led[0] }]; #IO_L18N_T2_35 Sch=led0_b
#set_property -dict { PACKAGE_PIN F6  IOSTANDARD LVCMOS33 } [get_ports { rgb_led[1] }]; #IO_L19N_T3_VREF_35 Sch=led0_g
#set_property -dict { PACKAGE_PIN G6  IOSTANDARD LVCMOS33 } [get_ports { rgb_led[2] }]; #IO_L19P_T3_35 Sch=led0_r
#set_property -dict { PACKAGE_PIN G4  IOSTANDARD LVCMOS33 } [get_ports { rgb_led_b[1] }]; #IO_L20P_T3_35 Sch=led1_b
#set_property -dict { PACKAGE_PIN J4  IOSTANDARD LVCMOS33 } [get_ports { rgb_led_g[1] }]; #IO_L21P_T3_DQS_35 Sch=led1_g
#set_property -dict { PACKAGE_PIN G3  IOSTANDARD LVCMOS33 } [get_ports { rgb_led_r[1] }]; #IO_L20N_T3_35 Sch=led1_r
#set_property -dict { PACKAGE_PIN H4  IOSTANDARD LVCMOS33 } [get_ports { rgb_led_b[2] }]; #IO_L21N_T3_DQS_35 Sch=led2_b
#set_property -dict { PACKAGE_PIN J2  IOSTANDARD LVCMOS33 } [get_ports { rgb_led_g[2] }]; #IO_L22N_T3_35 Sch=led2_g
#set_property -dict { PACKAGE_PIN J3  IOSTANDARD LVCMOS33 } [get_ports { rgb_led_r[2] }]; #IO_L22P_T3_35 Sch=led2_r
#set_property -dict { PACKAGE_PIN K2  IOSTANDARD LVCMOS33 } [get_ports { rgb_led_b[3] }]; #IO_L23P_T3_35 Sch=led3_b
#set_property -dict { PACKAGE_PIN H6  IOSTANDARD LVCMOS33 } [get_ports { rgb_led_g[3] }]; #IO_L24P_T3_35 Sch=led3_g
#set_property -dict { PACKAGE_PIN K1  IOSTANDARD LVCMOS33 } [get_ports { rgb_led_r[3] }]; #IO_L23N_T3_35 Sch=led3_r


#Buttons

set_property -dict {PACKAGE_PIN D9 IOSTANDARD LVCMOS33} [get_ports {usr_btn[0]}]
set_property -dict {PACKAGE_PIN C9 IOSTANDARD LVCMOS33} [get_ports {usr_btn[1]}]
set_property -dict {PACKAGE_PIN B9 IOSTANDARD LVCMOS33} [get_ports {usr_btn[2]}]
set_property -dict {PACKAGE_PIN B8 IOSTANDARD LVCMOS33} [get_ports {usr_btn[3]}]

#UART
set_property -dict {PACKAGE_PIN D10 IOSTANDARD LVCMOS33} [get_ports uart_tx]
set_property -dict {PACKAGE_PIN A9 IOSTANDARD LVCMOS33} [get_ports uart_rx]

##ChipKit Digital I/O Low

#set_property -dict { PACKAGE_PIN V15 IOSTANDARD LVCMOS33 } [get_ports { ck_io[0] }]; #IO_L16P_T2_CSI_B_14 Sch=ck_io[0]
#set_property -dict { PACKAGE_PIN U16 IOSTANDARD LVCMOS33 } [get_ports { ck_io[1] }]; #IO_L18P_T2_A12_D28_14 Sch=ck_io[1]
#set_property -dict { PACKAGE_PIN P14 IOSTANDARD LVCMOS33 } [get_ports { ck_io[2] }]; #IO_L8N_T1_D12_14 Sch=ck_io[2]
#set_property -dict { PACKAGE_PIN T11 IOSTANDARD LVCMOS33 } [get_ports { ck_io[3] }]; #IO_L19P_T3_A10_D26_14 Sch=ck_io[3]
#set_property -dict { PACKAGE_PIN R12 IOSTANDARD LVCMOS33 } [get_ports { ck_io[4] }]; #IO_L5P_T0_D06_14 Sch=ck_io[4]
#set_property -dict { PACKAGE_PIN T14 IOSTANDARD LVCMOS33 } [get_ports { ck_io[5] }]; #IO_L14P_T2_SRCC_14 Sch=ck_io[5]
#set_property -dict { PACKAGE_PIN T15 IOSTANDARD LVCMOS33 } [get_ports { ck_io[6] }]; #IO_L14N_T2_SRCC_14 Sch=ck_io[6]
#set_property -dict { PACKAGE_PIN T16 IOSTANDARD LVCMOS33 } [get_ports { LCD_E }]; #IO_L15N_T2_DQS_DOUT_CSO_B_14 Sch=ck_io[7]
#set_property -dict { PACKAGE_PIN N15 IOSTANDARD LVCMOS33 } [get_ports { LCD_RW }]; #IO_L11P_T1_SRCC_14 Sch=ck_io[8]
#set_property -dict { PACKAGE_PIN M16 IOSTANDARD LVCMOS33 } [get_ports { LCD_RS }]; #IO_L10P_T1_D14_14 Sch=ck_io[9]
#set_property -dict { PACKAGE_PIN V17 IOSTANDARD LVCMOS33 } [get_ports { LCD_D[3] }]; #IO_L18N_T2_A11_D27_14 Sch=ck_io[10]
#set_property -dict { PACKAGE_PIN U18 IOSTANDARD LVCMOS33 } [get_ports { LCD_D[2] }]; #IO_L17N_T2_A13_D29_14 Sch=ck_io[11]
#set_property -dict { PACKAGE_PIN R17 IOSTANDARD LVCMOS33 } [get_ports { LCD_D[1] }]; #IO_L12N_T1_MRCC_14 Sch=ck_io[12]
#set_property -dict { PACKAGE_PIN P17 IOSTANDARD LVCMOS33 } [get_ports { LCD_D[0] }]; #IO_L12P_T1_MRCC_14 Sch=ck_io[13]

##ChipKit Digital I/O High

#set_property -dict { PACKAGE_PIN U11 IOSTANDARD LVCMOS33 } [get_ports { ck_io[26] }]; #IO_L19N_T3_A09_D25_VREF_14 Sch=ck_io[26]
#set_property -dict { PACKAGE_PIN V16 IOSTANDARD LVCMOS33 } [get_ports { ck_io[27] }]; #IO_L16N_T2_A15_D31_14 Sch=ck_io[27]
#set_property -dict { PACKAGE_PIN M13 IOSTANDARD LVCMOS33 } [get_ports { VGA_HSYNC }]; #IO_L6N_T0_D08_VREF_14 Sch=ck_io[28]
#set_property -dict { PACKAGE_PIN R10 IOSTANDARD LVCMOS33 } [get_ports { VGA_VSYNC }]; #IO_25_14 Sch=ck_io[29]
#set_property -dict { PACKAGE_PIN R11 IOSTANDARD LVCMOS33 } [get_ports { VGA_GREEN[0] }]; #IO_0_14 Sch=ck_io[30]
#set_property -dict { PACKAGE_PIN R13 IOSTANDARD LVCMOS33 } [get_ports { VGA_GREEN[1] }]; #IO_L5N_T0_D07_14 Sch=ck_io[31]
#set_property -dict { PACKAGE_PIN R15 IOSTANDARD LVCMOS33 } [get_ports { VGA_GREEN[2] }]; #IO_L13N_T2_MRCC_14 Sch=ck_io[32]
#set_property -dict { PACKAGE_PIN P15 IOSTANDARD LVCMOS33 } [get_ports { VGA_GREEN[3] }]; #IO_L13P_T2_MRCC_14 Sch=ck_io[33]
#set_property -dict { PACKAGE_PIN R16 IOSTANDARD LVCMOS33 } [get_ports { VGA_BLUE[0] }]; #IO_L15P_T2_DQS_RDWR_B_14 Sch=ck_io[34]
#set_property -dict { PACKAGE_PIN N16 IOSTANDARD LVCMOS33 } [get_ports { VGA_BLUE[1] }]; #IO_L11N_T1_SRCC_14 Sch=ck_io[35]
#set_property -dict { PACKAGE_PIN N14 IOSTANDARD LVCMOS33 } [get_ports { VGA_BLUE[2] }]; #IO_L8P_T1_D11_14 Sch=ck_io[36]
#set_property -dict { PACKAGE_PIN U17 IOSTANDARD LVCMOS33 } [get_ports { VGA_BLUE[3] }]; #IO_L17P_T2_A14_D30_14 Sch=ck_io[37]
#set_property -dict { PACKAGE_PIN T18 IOSTANDARD LVCMOS33 } [get_ports { VGA_RED[0] }]; #IO_L7N_T1_D10_14 Sch=ck_io[38]
#set_property -dict { PACKAGE_PIN R18 IOSTANDARD LVCMOS33 } [get_ports { VGA_RED[1] }]; #IO_L7P_T1_D09_14 Sch=ck_io[39]
#set_property -dict { PACKAGE_PIN P18 IOSTANDARD LVCMOS33 } [get_ports { VGA_RED[2] }]; #IO_L9N_T1_DQS_D13_14 Sch=ck_io[40]
#set_property -dict { PACKAGE_PIN N17 IOSTANDARD LVCMOS33 } [get_ports { VGA_RED[3] }]; #IO_L9P_T1_DQS_14 Sch=ck_io[41]

##Misc. ChipKit signals

#set_property -dict { PACKAGE_PIN M17   IOSTANDARD LVCMOS33 } [get_ports { ck_ioa }]; #IO_L10N_T1_D15_14 Sch=ck_ioa
#set_property -dict { PACKAGE_PIN C2    IOSTANDARD LVCMOS33 } [get_ports { ck_rst }]; #IO_L16P_T2_35 Sch=ck_rst

## ChipKit SPI

set_property -dict {PACKAGE_PIN F4 IOSTANDARD LVCMOS33} [get_ports spi_miso]
set_property -dict {PACKAGE_PIN D3 IOSTANDARD LVCMOS33} [get_ports spi_mosi]
set_property -dict {PACKAGE_PIN F3 IOSTANDARD LVCMOS33} [get_ports spi_sck]
set_property -dict {PACKAGE_PIN D4 IOSTANDARD LVCMOS33} [get_ports spi_ss]


## ChipKit I2C

#set_property -dict { PACKAGE_PIN L18   IOSTANDARD LVCMOS33 } [get_ports { i2c_scl }]; #IO_L4P_T0_D04_14 Sch=ck_scl
#set_property -dict { PACKAGE_PIN M18   IOSTANDARD LVCMOS33 } [get_ports { i2c_sda }]; #IO_L4N_T0_D05_14 Sch=ck_sda
#set_property -dict { PACKAGE_PIN A14   IOSTANDARD LVCMOS33 } [get_ports { scl_pup }]; #IO_L9N_T1_DQS_AD3N_15 Sch=scl_pup
#set_property -dict { PACKAGE_PIN A13   IOSTANDARD LVCMOS33 } [get_ports { sda_pup }]; #IO_L9P_T1_DQS_AD3P_15 Sch=sda_pup


##SMSC Ethernet PHY

#set_property -dict { PACKAGE_PIN D17   IOSTANDARD LVCMOS33 } [get_ports { eth_col }]; #IO_L16N_T2_A27_15 Sch=eth_col
#set_property -dict { PACKAGE_PIN G14   IOSTANDARD LVCMOS33 } [get_ports { eth_crs }]; #IO_L15N_T2_DQS_ADV_B_15 Sch=eth_crs
#set_property -dict { PACKAGE_PIN F16   IOSTANDARD LVCMOS33 } [get_ports { eth_mdc }]; #IO_L14N_T2_SRCC_15 Sch=eth_mdc
#set_property -dict { PACKAGE_PIN K13   IOSTANDARD LVCMOS33 } [get_ports { eth_mdio }]; #IO_L17P_T2_A26_15 Sch=eth_mdio
#set_property -dict { PACKAGE_PIN G18   IOSTANDARD LVCMOS33 } [get_ports { eth_ref_clk }]; #IO_L22P_T3_A17_15 Sch=eth_ref_clk
#set_property -dict { PACKAGE_PIN C16   IOSTANDARD LVCMOS33 } [get_ports { eth_rstn }]; #IO_L20P_T3_A20_15 Sch=eth_rstn
#set_property -dict { PACKAGE_PIN F15   IOSTANDARD LVCMOS33 } [get_ports { eth_rx_clk }]; #IO_L14P_T2_SRCC_15 Sch=eth_rx_clk
#set_property -dict { PACKAGE_PIN G16   IOSTANDARD LVCMOS33 } [get_ports { eth_rx_dv }]; #IO_L13N_T2_MRCC_15 Sch=eth_rx_dv
#set_property -dict { PACKAGE_PIN D18   IOSTANDARD LVCMOS33 } [get_ports { eth_rxd[0] }]; #IO_L21N_T3_DQS_A18_15 Sch=eth_rxd[0]
#set_property -dict { PACKAGE_PIN E17   IOSTANDARD LVCMOS33 } [get_ports { eth_rxd[1] }]; #IO_L16P_T2_A28_15 Sch=eth_rxd[1]
#set_property -dict { PACKAGE_PIN E18   IOSTANDARD LVCMOS33 } [get_ports { eth_rxd[2] }]; #IO_L21P_T3_DQS_15 Sch=eth_rxd[2]
#set_property -dict { PACKAGE_PIN G17   IOSTANDARD LVCMOS33 } [get_ports { eth_rxd[3] }]; #IO_L18N_T2_A23_15 Sch=eth_rxd[3]
#set_property -dict { PACKAGE_PIN C17   IOSTANDARD LVCMOS33 } [get_ports { eth_rxerr }]; #IO_L20N_T3_A19_15 Sch=eth_rxerr
#set_property -dict { PACKAGE_PIN H16   IOSTANDARD LVCMOS33 } [get_ports { eth_tx_clk }]; #IO_L13P_T2_MRCC_15 Sch=eth_tx_clk
#set_property -dict { PACKAGE_PIN H15   IOSTANDARD LVCMOS33 } [get_ports { eth_tx_en }]; #IO_L19N_T3_A21_VREF_15 Sch=eth_tx_en
#set_property -dict { PACKAGE_PIN H14   IOSTANDARD LVCMOS33 } [get_ports { eth_txd[0] }]; #IO_L15P_T2_DQS_15 Sch=eth_txd[0]
#set_property -dict { PACKAGE_PIN J14   IOSTANDARD LVCMOS33 } [get_ports { eth_txd[1] }]; #IO_L19P_T3_A22_15 Sch=eth_txd[1]
#set_property -dict { PACKAGE_PIN J13   IOSTANDARD LVCMOS33 } [get_ports { eth_txd[2] }]; #IO_L17N_T2_A25_15 Sch=eth_txd[2]
#set_property -dict { PACKAGE_PIN H17   IOSTANDARD LVCMOS33 } [get_ports { eth_txd[3] }]; #IO_L18P_T2_A24_15 Sch=eth_txd[3]


##Quad SPI Flash

#set_property -dict { PACKAGE_PIN L13   IOSTANDARD LVCMOS33 } [get_ports { qspi_cs }]; #IO_L6P_T0_FCS_B_14 Sch=qspi_cs
#set_property -dict { PACKAGE_PIN K17   IOSTANDARD LVCMOS33 } [get_ports { qspi_dq[0] }]; #IO_L1P_T0_D00_MOSI_14 Sch=qspi_dq[0]
#set_property -dict { PACKAGE_PIN K18   IOSTANDARD LVCMOS33 } [get_ports { qspi_dq[1] }]; #IO_L1N_T0_D01_DIN_14 Sch=qspi_dq[1]
#set_property -dict { PACKAGE_PIN L14   IOSTANDARD LVCMOS33 } [get_ports { qspi_dq[2] }]; #IO_L2P_T0_D02_14 Sch=qspi_dq[2]
#set_property -dict { PACKAGE_PIN M14   IOSTANDARD LVCMOS33 } [get_ports { qspi_dq[3] }]; #IO_L2N_T0_D03_14 Sch=qspi_dq[3]


##ChipKit Analog I/O (in Digital I/O mode)

#set_property -dict { PACKAGE_PIN F5 IOSTANDARD LVCMOS33 } [get_ports { ck_A[0] }]; # Sch=ck_A0
#set_property -dict { PACKAGE_PIN D8 IOSTANDARD LVCMOS33 } [get_ports { ck_A[1] }]; # Sch=ck_A1
#set_property -dict { PACKAGE_PIN C7 IOSTANDARD LVCMOS33 } [get_ports { ck_A[2] }]; # Sch=ck_A2
#set_property -dict { PACKAGE_PIN E7 IOSTANDARD LVCMOS33 } [get_ports { ck_A[3] }]; # Sch=ck_A3
#set_property -dict { PACKAGE_PIN D7 IOSTANDARD LVCMOS33 } [get_ports { ck_A[4] }]; # Sch=ck_A4
#set_property -dict { PACKAGE_PIN D5 IOSTANDARD LVCMOS33 } [get_ports { ck_A[5] }]; # Sch=ck_A5
#set_property -dict { PACKAGE_PIN B7 IOSTANDARD LVCMOS33 } [get_ports { ck_A[6] }]; # Sch=ck_A6
#set_property -dict { PACKAGE_PIN B6 IOSTANDARD LVCMOS33 } [get_ports { ck_A[7] }]; # Sch=ck_A7
#set_property -dict { PACKAGE_PIN E6 IOSTANDARD LVCMOS33 } [get_ports { ck_A[8] }]; # Sch=ck_A8
#set_property -dict { PACKAGE_PIN E5 IOSTANDARD LVCMOS33 } [get_ports { ck_A[9] }]; # Sch=ck_A9
#set_property -dict { PACKAGE_PIN A4 IOSTANDARD LVCMOS33 } [get_ports { ck_A[10] }]; # Sch=ck_A10
#set_property -dict { PACKAGE_PIN A3 IOSTANDARD LVCMOS33 } [get_ports { ck_A[11] }]; # Sch=ck_A11


##Power Analysis

#set_property -dict { PACKAGE_PIN A16   IOSTANDARD LVCMOS33 } [get_ports { sns0v_n[95] }]; #IO_L8N_T1_AD10N_15 Sch=sns0v_n[95]
#set_property -dict { PACKAGE_PIN A15   IOSTANDARD LVCMOS33 } [get_ports { sns0v_p[95] }]; #IO_L8P_T1_AD10P_15 Sch=sns0v_p[95]
#set_property -dict { PACKAGE_PIN F14   IOSTANDARD LVCMOS33 } [get_ports { sns5v_n[0] }]; #IO_L5N_T0_AD9N_15 Sch=sns5v_n[0]
#set_property -dict { PACKAGE_PIN F13   IOSTANDARD LVCMOS33 } [get_ports { sns5v_p[0] }]; #IO_L5P_T0_AD9P_15 Sch=sns5v_p[0]
#set_property -dict { PACKAGE_PIN C12   IOSTANDARD LVCMOS33 } [get_ports { vsns5v[0] }]; #IO_L3P_T0_DQS_AD1P_15 Sch=vsns5v[0]
#set_property -dict { PACKAGE_PIN B16   IOSTANDARD LVCMOS33 } [get_ports { vsnsvu }]; #IO_L7P_T1_AD2P_15 Sch=vsnsvu

set_property CONFIG_VOLTAGE 3.3 [current_design]
set_property CFGBVS VCCO [current_design]







connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/D_Cache/dcache_hit_cnt[0]} {Aquila_SoC/D_Cache/dcache_hit_cnt[1]} {Aquila_SoC/D_Cache/dcache_hit_cnt[2]} {Aquila_SoC/D_Cache/dcache_hit_cnt[3]} {Aquila_SoC/D_Cache/dcache_hit_cnt[4]} {Aquila_SoC/D_Cache/dcache_hit_cnt[5]} {Aquila_SoC/D_Cache/dcache_hit_cnt[6]} {Aquila_SoC/D_Cache/dcache_hit_cnt[7]} {Aquila_SoC/D_Cache/dcache_hit_cnt[8]} {Aquila_SoC/D_Cache/dcache_hit_cnt[9]} {Aquila_SoC/D_Cache/dcache_hit_cnt[10]} {Aquila_SoC/D_Cache/dcache_hit_cnt[11]} {Aquila_SoC/D_Cache/dcache_hit_cnt[12]} {Aquila_SoC/D_Cache/dcache_hit_cnt[13]} {Aquila_SoC/D_Cache/dcache_hit_cnt[14]} {Aquila_SoC/D_Cache/dcache_hit_cnt[15]} {Aquila_SoC/D_Cache/dcache_hit_cnt[16]} {Aquila_SoC/D_Cache/dcache_hit_cnt[17]} {Aquila_SoC/D_Cache/dcache_hit_cnt[18]} {Aquila_SoC/D_Cache/dcache_hit_cnt[19]} {Aquila_SoC/D_Cache/dcache_hit_cnt[20]} {Aquila_SoC/D_Cache/dcache_hit_cnt[21]} {Aquila_SoC/D_Cache/dcache_hit_cnt[22]} {Aquila_SoC/D_Cache/dcache_hit_cnt[23]} {Aquila_SoC/D_Cache/dcache_hit_cnt[24]} {Aquila_SoC/D_Cache/dcache_hit_cnt[25]} {Aquila_SoC/D_Cache/dcache_hit_cnt[26]} {Aquila_SoC/D_Cache/dcache_hit_cnt[27]} {Aquila_SoC/D_Cache/dcache_hit_cnt[28]} {Aquila_SoC/D_Cache/dcache_hit_cnt[29]} {Aquila_SoC/D_Cache/dcache_hit_cnt[30]} {Aquila_SoC/D_Cache/dcache_hit_cnt[31]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/dcache_latency_cnt[0]} {Aquila_SoC/D_Cache/dcache_latency_cnt[1]} {Aquila_SoC/D_Cache/dcache_latency_cnt[2]} {Aquila_SoC/D_Cache/dcache_latency_cnt[3]} {Aquila_SoC/D_Cache/dcache_latency_cnt[4]} {Aquila_SoC/D_Cache/dcache_latency_cnt[5]} {Aquila_SoC/D_Cache/dcache_latency_cnt[6]} {Aquila_SoC/D_Cache/dcache_latency_cnt[7]} {Aquila_SoC/D_Cache/dcache_latency_cnt[8]} {Aquila_SoC/D_Cache/dcache_latency_cnt[9]} {Aquila_SoC/D_Cache/dcache_latency_cnt[10]} {Aquila_SoC/D_Cache/dcache_latency_cnt[11]} {Aquila_SoC/D_Cache/dcache_latency_cnt[12]} {Aquila_SoC/D_Cache/dcache_latency_cnt[13]} {Aquila_SoC/D_Cache/dcache_latency_cnt[14]} {Aquila_SoC/D_Cache/dcache_latency_cnt[15]} {Aquila_SoC/D_Cache/dcache_latency_cnt[16]} {Aquila_SoC/D_Cache/dcache_latency_cnt[17]} {Aquila_SoC/D_Cache/dcache_latency_cnt[18]} {Aquila_SoC/D_Cache/dcache_latency_cnt[19]} {Aquila_SoC/D_Cache/dcache_latency_cnt[20]} {Aquila_SoC/D_Cache/dcache_latency_cnt[21]} {Aquila_SoC/D_Cache/dcache_latency_cnt[22]} {Aquila_SoC/D_Cache/dcache_latency_cnt[23]} {Aquila_SoC/D_Cache/dcache_latency_cnt[24]} {Aquila_SoC/D_Cache/dcache_latency_cnt[25]} {Aquila_SoC/D_Cache/dcache_latency_cnt[26]} {Aquila_SoC/D_Cache/dcache_latency_cnt[27]} {Aquila_SoC/D_Cache/dcache_latency_cnt[28]} {Aquila_SoC/D_Cache/dcache_latency_cnt[29]} {Aquila_SoC/D_Cache/dcache_latency_cnt[30]} {Aquila_SoC/D_Cache/dcache_latency_cnt[31]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/mem_quest_cnt[0]} {Aquila_SoC/D_Cache/mem_quest_cnt[1]} {Aquila_SoC/D_Cache/mem_quest_cnt[2]} {Aquila_SoC/D_Cache/mem_quest_cnt[3]} {Aquila_SoC/D_Cache/mem_quest_cnt[4]} {Aquila_SoC/D_Cache/mem_quest_cnt[5]} {Aquila_SoC/D_Cache/mem_quest_cnt[6]} {Aquila_SoC/D_Cache/mem_quest_cnt[7]} {Aquila_SoC/D_Cache/mem_quest_cnt[8]} {Aquila_SoC/D_Cache/mem_quest_cnt[9]} {Aquila_SoC/D_Cache/mem_quest_cnt[10]} {Aquila_SoC/D_Cache/mem_quest_cnt[11]} {Aquila_SoC/D_Cache/mem_quest_cnt[12]} {Aquila_SoC/D_Cache/mem_quest_cnt[13]} {Aquila_SoC/D_Cache/mem_quest_cnt[14]} {Aquila_SoC/D_Cache/mem_quest_cnt[15]} {Aquila_SoC/D_Cache/mem_quest_cnt[16]} {Aquila_SoC/D_Cache/mem_quest_cnt[17]} {Aquila_SoC/D_Cache/mem_quest_cnt[18]} {Aquila_SoC/D_Cache/mem_quest_cnt[19]} {Aquila_SoC/D_Cache/mem_quest_cnt[20]} {Aquila_SoC/D_Cache/mem_quest_cnt[21]} {Aquila_SoC/D_Cache/mem_quest_cnt[22]} {Aquila_SoC/D_Cache/mem_quest_cnt[23]} {Aquila_SoC/D_Cache/mem_quest_cnt[24]} {Aquila_SoC/D_Cache/mem_quest_cnt[25]} {Aquila_SoC/D_Cache/mem_quest_cnt[26]} {Aquila_SoC/D_Cache/mem_quest_cnt[27]} {Aquila_SoC/D_Cache/mem_quest_cnt[28]} {Aquila_SoC/D_Cache/mem_quest_cnt[29]} {Aquila_SoC/D_Cache/mem_quest_cnt[30]} {Aquila_SoC/D_Cache/mem_quest_cnt[31]}]]




















connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[18]__0[0]} {Aquila_SoC/D_Cache/LRU_current_cnt[18]__0[1]} {Aquila_SoC/D_Cache/LRU_current_cnt[18]__0[2]} {Aquila_SoC/D_Cache/LRU_current_cnt[18]__0[3]} {Aquila_SoC/D_Cache/LRU_current_cnt[18]__0[4]} {Aquila_SoC/D_Cache/LRU_current_cnt[18]__0[5]} {Aquila_SoC/D_Cache/LRU_current_cnt[18]__0[6]} {Aquila_SoC/D_Cache/LRU_current_cnt[18]__0[7]} {Aquila_SoC/D_Cache/LRU_current_cnt[18]__0[8]} {Aquila_SoC/D_Cache/LRU_current_cnt[18]__0[9]} {Aquila_SoC/D_Cache/LRU_current_cnt[18]__0[10]} {Aquila_SoC/D_Cache/LRU_current_cnt[18]__0[11]} {Aquila_SoC/D_Cache/LRU_current_cnt[18]__0[12]} {Aquila_SoC/D_Cache/LRU_current_cnt[18]__0[13]} {Aquila_SoC/D_Cache/LRU_current_cnt[18]__0[14]} {Aquila_SoC/D_Cache/LRU_current_cnt[18]__0[15]} {Aquila_SoC/D_Cache/LRU_current_cnt[18]__0[16]} {Aquila_SoC/D_Cache/LRU_current_cnt[18]__0[17]} {Aquila_SoC/D_Cache/LRU_current_cnt[18]__0[18]} {Aquila_SoC/D_Cache/LRU_current_cnt[18]__0[19]} {Aquila_SoC/D_Cache/LRU_current_cnt[18]__0[20]} {Aquila_SoC/D_Cache/LRU_current_cnt[18]__0[21]} {Aquila_SoC/D_Cache/LRU_current_cnt[18]__0[22]} {Aquila_SoC/D_Cache/LRU_current_cnt[18]__0[23]} {Aquila_SoC/D_Cache/LRU_current_cnt[18]__0[24]} {Aquila_SoC/D_Cache/LRU_current_cnt[18]__0[25]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[1]__0[0]} {Aquila_SoC/D_Cache/LRU_current_cnt[1]__0[1]} {Aquila_SoC/D_Cache/LRU_current_cnt[1]__0[2]} {Aquila_SoC/D_Cache/LRU_current_cnt[1]__0[3]} {Aquila_SoC/D_Cache/LRU_current_cnt[1]__0[4]} {Aquila_SoC/D_Cache/LRU_current_cnt[1]__0[5]} {Aquila_SoC/D_Cache/LRU_current_cnt[1]__0[6]} {Aquila_SoC/D_Cache/LRU_current_cnt[1]__0[7]} {Aquila_SoC/D_Cache/LRU_current_cnt[1]__0[8]} {Aquila_SoC/D_Cache/LRU_current_cnt[1]__0[9]} {Aquila_SoC/D_Cache/LRU_current_cnt[1]__0[10]} {Aquila_SoC/D_Cache/LRU_current_cnt[1]__0[11]} {Aquila_SoC/D_Cache/LRU_current_cnt[1]__0[12]} {Aquila_SoC/D_Cache/LRU_current_cnt[1]__0[13]} {Aquila_SoC/D_Cache/LRU_current_cnt[1]__0[14]} {Aquila_SoC/D_Cache/LRU_current_cnt[1]__0[15]} {Aquila_SoC/D_Cache/LRU_current_cnt[1]__0[16]} {Aquila_SoC/D_Cache/LRU_current_cnt[1]__0[17]} {Aquila_SoC/D_Cache/LRU_current_cnt[1]__0[18]} {Aquila_SoC/D_Cache/LRU_current_cnt[1]__0[19]} {Aquila_SoC/D_Cache/LRU_current_cnt[1]__0[20]} {Aquila_SoC/D_Cache/LRU_current_cnt[1]__0[21]} {Aquila_SoC/D_Cache/LRU_current_cnt[1]__0[22]} {Aquila_SoC/D_Cache/LRU_current_cnt[1]__0[23]} {Aquila_SoC/D_Cache/LRU_current_cnt[1]__0[24]} {Aquila_SoC/D_Cache/LRU_current_cnt[1]__0[25]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[20]__0[0]} {Aquila_SoC/D_Cache/LRU_current_cnt[20]__0[1]} {Aquila_SoC/D_Cache/LRU_current_cnt[20]__0[2]} {Aquila_SoC/D_Cache/LRU_current_cnt[20]__0[3]} {Aquila_SoC/D_Cache/LRU_current_cnt[20]__0[4]} {Aquila_SoC/D_Cache/LRU_current_cnt[20]__0[5]} {Aquila_SoC/D_Cache/LRU_current_cnt[20]__0[6]} {Aquila_SoC/D_Cache/LRU_current_cnt[20]__0[7]} {Aquila_SoC/D_Cache/LRU_current_cnt[20]__0[8]} {Aquila_SoC/D_Cache/LRU_current_cnt[20]__0[9]} {Aquila_SoC/D_Cache/LRU_current_cnt[20]__0[10]} {Aquila_SoC/D_Cache/LRU_current_cnt[20]__0[11]} {Aquila_SoC/D_Cache/LRU_current_cnt[20]__0[12]} {Aquila_SoC/D_Cache/LRU_current_cnt[20]__0[13]} {Aquila_SoC/D_Cache/LRU_current_cnt[20]__0[14]} {Aquila_SoC/D_Cache/LRU_current_cnt[20]__0[15]} {Aquila_SoC/D_Cache/LRU_current_cnt[20]__0[16]} {Aquila_SoC/D_Cache/LRU_current_cnt[20]__0[17]} {Aquila_SoC/D_Cache/LRU_current_cnt[20]__0[18]} {Aquila_SoC/D_Cache/LRU_current_cnt[20]__0[19]} {Aquila_SoC/D_Cache/LRU_current_cnt[20]__0[20]} {Aquila_SoC/D_Cache/LRU_current_cnt[20]__0[21]} {Aquila_SoC/D_Cache/LRU_current_cnt[20]__0[22]} {Aquila_SoC/D_Cache/LRU_current_cnt[20]__0[23]} {Aquila_SoC/D_Cache/LRU_current_cnt[20]__0[24]} {Aquila_SoC/D_Cache/LRU_current_cnt[20]__0[25]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[21]__0[0]} {Aquila_SoC/D_Cache/LRU_current_cnt[21]__0[1]} {Aquila_SoC/D_Cache/LRU_current_cnt[21]__0[2]} {Aquila_SoC/D_Cache/LRU_current_cnt[21]__0[3]} {Aquila_SoC/D_Cache/LRU_current_cnt[21]__0[4]} {Aquila_SoC/D_Cache/LRU_current_cnt[21]__0[5]} {Aquila_SoC/D_Cache/LRU_current_cnt[21]__0[6]} {Aquila_SoC/D_Cache/LRU_current_cnt[21]__0[7]} {Aquila_SoC/D_Cache/LRU_current_cnt[21]__0[8]} {Aquila_SoC/D_Cache/LRU_current_cnt[21]__0[9]} {Aquila_SoC/D_Cache/LRU_current_cnt[21]__0[10]} {Aquila_SoC/D_Cache/LRU_current_cnt[21]__0[11]} {Aquila_SoC/D_Cache/LRU_current_cnt[21]__0[12]} {Aquila_SoC/D_Cache/LRU_current_cnt[21]__0[13]} {Aquila_SoC/D_Cache/LRU_current_cnt[21]__0[14]} {Aquila_SoC/D_Cache/LRU_current_cnt[21]__0[15]} {Aquila_SoC/D_Cache/LRU_current_cnt[21]__0[16]} {Aquila_SoC/D_Cache/LRU_current_cnt[21]__0[17]} {Aquila_SoC/D_Cache/LRU_current_cnt[21]__0[18]} {Aquila_SoC/D_Cache/LRU_current_cnt[21]__0[19]} {Aquila_SoC/D_Cache/LRU_current_cnt[21]__0[20]} {Aquila_SoC/D_Cache/LRU_current_cnt[21]__0[21]} {Aquila_SoC/D_Cache/LRU_current_cnt[21]__0[22]} {Aquila_SoC/D_Cache/LRU_current_cnt[21]__0[23]} {Aquila_SoC/D_Cache/LRU_current_cnt[21]__0[24]} {Aquila_SoC/D_Cache/LRU_current_cnt[21]__0[25]}]]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[24]__0[0]} {Aquila_SoC/D_Cache/LRU_current_cnt[24]__0[1]} {Aquila_SoC/D_Cache/LRU_current_cnt[24]__0[2]} {Aquila_SoC/D_Cache/LRU_current_cnt[24]__0[3]} {Aquila_SoC/D_Cache/LRU_current_cnt[24]__0[4]} {Aquila_SoC/D_Cache/LRU_current_cnt[24]__0[5]} {Aquila_SoC/D_Cache/LRU_current_cnt[24]__0[6]} {Aquila_SoC/D_Cache/LRU_current_cnt[24]__0[7]} {Aquila_SoC/D_Cache/LRU_current_cnt[24]__0[8]} {Aquila_SoC/D_Cache/LRU_current_cnt[24]__0[9]} {Aquila_SoC/D_Cache/LRU_current_cnt[24]__0[10]} {Aquila_SoC/D_Cache/LRU_current_cnt[24]__0[11]} {Aquila_SoC/D_Cache/LRU_current_cnt[24]__0[12]} {Aquila_SoC/D_Cache/LRU_current_cnt[24]__0[13]} {Aquila_SoC/D_Cache/LRU_current_cnt[24]__0[14]} {Aquila_SoC/D_Cache/LRU_current_cnt[24]__0[15]} {Aquila_SoC/D_Cache/LRU_current_cnt[24]__0[16]} {Aquila_SoC/D_Cache/LRU_current_cnt[24]__0[17]} {Aquila_SoC/D_Cache/LRU_current_cnt[24]__0[18]} {Aquila_SoC/D_Cache/LRU_current_cnt[24]__0[19]} {Aquila_SoC/D_Cache/LRU_current_cnt[24]__0[20]} {Aquila_SoC/D_Cache/LRU_current_cnt[24]__0[21]} {Aquila_SoC/D_Cache/LRU_current_cnt[24]__0[22]} {Aquila_SoC/D_Cache/LRU_current_cnt[24]__0[23]} {Aquila_SoC/D_Cache/LRU_current_cnt[24]__0[24]} {Aquila_SoC/D_Cache/LRU_current_cnt[24]__0[25]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[25]__0[0]} {Aquila_SoC/D_Cache/LRU_current_cnt[25]__0[1]} {Aquila_SoC/D_Cache/LRU_current_cnt[25]__0[2]} {Aquila_SoC/D_Cache/LRU_current_cnt[25]__0[3]} {Aquila_SoC/D_Cache/LRU_current_cnt[25]__0[4]} {Aquila_SoC/D_Cache/LRU_current_cnt[25]__0[5]} {Aquila_SoC/D_Cache/LRU_current_cnt[25]__0[6]} {Aquila_SoC/D_Cache/LRU_current_cnt[25]__0[7]} {Aquila_SoC/D_Cache/LRU_current_cnt[25]__0[8]} {Aquila_SoC/D_Cache/LRU_current_cnt[25]__0[9]} {Aquila_SoC/D_Cache/LRU_current_cnt[25]__0[10]} {Aquila_SoC/D_Cache/LRU_current_cnt[25]__0[11]} {Aquila_SoC/D_Cache/LRU_current_cnt[25]__0[12]} {Aquila_SoC/D_Cache/LRU_current_cnt[25]__0[13]} {Aquila_SoC/D_Cache/LRU_current_cnt[25]__0[14]} {Aquila_SoC/D_Cache/LRU_current_cnt[25]__0[15]} {Aquila_SoC/D_Cache/LRU_current_cnt[25]__0[16]} {Aquila_SoC/D_Cache/LRU_current_cnt[25]__0[17]} {Aquila_SoC/D_Cache/LRU_current_cnt[25]__0[18]} {Aquila_SoC/D_Cache/LRU_current_cnt[25]__0[19]} {Aquila_SoC/D_Cache/LRU_current_cnt[25]__0[20]} {Aquila_SoC/D_Cache/LRU_current_cnt[25]__0[21]} {Aquila_SoC/D_Cache/LRU_current_cnt[25]__0[22]} {Aquila_SoC/D_Cache/LRU_current_cnt[25]__0[23]} {Aquila_SoC/D_Cache/LRU_current_cnt[25]__0[24]} {Aquila_SoC/D_Cache/LRU_current_cnt[25]__0[25]}]]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[14]__0[0]} {Aquila_SoC/D_Cache/LRU_current_cnt[14]__0[1]} {Aquila_SoC/D_Cache/LRU_current_cnt[14]__0[2]} {Aquila_SoC/D_Cache/LRU_current_cnt[14]__0[3]} {Aquila_SoC/D_Cache/LRU_current_cnt[14]__0[4]} {Aquila_SoC/D_Cache/LRU_current_cnt[14]__0[5]} {Aquila_SoC/D_Cache/LRU_current_cnt[14]__0[6]} {Aquila_SoC/D_Cache/LRU_current_cnt[14]__0[7]} {Aquila_SoC/D_Cache/LRU_current_cnt[14]__0[8]} {Aquila_SoC/D_Cache/LRU_current_cnt[14]__0[9]} {Aquila_SoC/D_Cache/LRU_current_cnt[14]__0[10]} {Aquila_SoC/D_Cache/LRU_current_cnt[14]__0[11]} {Aquila_SoC/D_Cache/LRU_current_cnt[14]__0[12]} {Aquila_SoC/D_Cache/LRU_current_cnt[14]__0[13]} {Aquila_SoC/D_Cache/LRU_current_cnt[14]__0[14]} {Aquila_SoC/D_Cache/LRU_current_cnt[14]__0[15]} {Aquila_SoC/D_Cache/LRU_current_cnt[14]__0[16]} {Aquila_SoC/D_Cache/LRU_current_cnt[14]__0[17]} {Aquila_SoC/D_Cache/LRU_current_cnt[14]__0[18]} {Aquila_SoC/D_Cache/LRU_current_cnt[14]__0[19]} {Aquila_SoC/D_Cache/LRU_current_cnt[14]__0[20]} {Aquila_SoC/D_Cache/LRU_current_cnt[14]__0[21]} {Aquila_SoC/D_Cache/LRU_current_cnt[14]__0[22]} {Aquila_SoC/D_Cache/LRU_current_cnt[14]__0[23]} {Aquila_SoC/D_Cache/LRU_current_cnt[14]__0[24]} {Aquila_SoC/D_Cache/LRU_current_cnt[14]__0[25]}]]
connect_debug_port u_ila_0/probe7 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[12]__0[0]} {Aquila_SoC/D_Cache/LRU_current_cnt[12]__0[1]} {Aquila_SoC/D_Cache/LRU_current_cnt[12]__0[2]} {Aquila_SoC/D_Cache/LRU_current_cnt[12]__0[3]} {Aquila_SoC/D_Cache/LRU_current_cnt[12]__0[4]} {Aquila_SoC/D_Cache/LRU_current_cnt[12]__0[5]} {Aquila_SoC/D_Cache/LRU_current_cnt[12]__0[6]} {Aquila_SoC/D_Cache/LRU_current_cnt[12]__0[7]} {Aquila_SoC/D_Cache/LRU_current_cnt[12]__0[8]} {Aquila_SoC/D_Cache/LRU_current_cnt[12]__0[9]} {Aquila_SoC/D_Cache/LRU_current_cnt[12]__0[10]} {Aquila_SoC/D_Cache/LRU_current_cnt[12]__0[11]} {Aquila_SoC/D_Cache/LRU_current_cnt[12]__0[12]} {Aquila_SoC/D_Cache/LRU_current_cnt[12]__0[13]} {Aquila_SoC/D_Cache/LRU_current_cnt[12]__0[14]} {Aquila_SoC/D_Cache/LRU_current_cnt[12]__0[15]} {Aquila_SoC/D_Cache/LRU_current_cnt[12]__0[16]} {Aquila_SoC/D_Cache/LRU_current_cnt[12]__0[17]} {Aquila_SoC/D_Cache/LRU_current_cnt[12]__0[18]} {Aquila_SoC/D_Cache/LRU_current_cnt[12]__0[19]} {Aquila_SoC/D_Cache/LRU_current_cnt[12]__0[20]} {Aquila_SoC/D_Cache/LRU_current_cnt[12]__0[21]} {Aquila_SoC/D_Cache/LRU_current_cnt[12]__0[22]} {Aquila_SoC/D_Cache/LRU_current_cnt[12]__0[23]} {Aquila_SoC/D_Cache/LRU_current_cnt[12]__0[24]} {Aquila_SoC/D_Cache/LRU_current_cnt[12]__0[25]}]]
connect_debug_port u_ila_0/probe8 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[19]__0[0]} {Aquila_SoC/D_Cache/LRU_current_cnt[19]__0[1]} {Aquila_SoC/D_Cache/LRU_current_cnt[19]__0[2]} {Aquila_SoC/D_Cache/LRU_current_cnt[19]__0[3]} {Aquila_SoC/D_Cache/LRU_current_cnt[19]__0[4]} {Aquila_SoC/D_Cache/LRU_current_cnt[19]__0[5]} {Aquila_SoC/D_Cache/LRU_current_cnt[19]__0[6]} {Aquila_SoC/D_Cache/LRU_current_cnt[19]__0[7]} {Aquila_SoC/D_Cache/LRU_current_cnt[19]__0[8]} {Aquila_SoC/D_Cache/LRU_current_cnt[19]__0[9]} {Aquila_SoC/D_Cache/LRU_current_cnt[19]__0[10]} {Aquila_SoC/D_Cache/LRU_current_cnt[19]__0[11]} {Aquila_SoC/D_Cache/LRU_current_cnt[19]__0[12]} {Aquila_SoC/D_Cache/LRU_current_cnt[19]__0[13]} {Aquila_SoC/D_Cache/LRU_current_cnt[19]__0[14]} {Aquila_SoC/D_Cache/LRU_current_cnt[19]__0[15]} {Aquila_SoC/D_Cache/LRU_current_cnt[19]__0[16]} {Aquila_SoC/D_Cache/LRU_current_cnt[19]__0[17]} {Aquila_SoC/D_Cache/LRU_current_cnt[19]__0[18]} {Aquila_SoC/D_Cache/LRU_current_cnt[19]__0[19]} {Aquila_SoC/D_Cache/LRU_current_cnt[19]__0[20]} {Aquila_SoC/D_Cache/LRU_current_cnt[19]__0[21]} {Aquila_SoC/D_Cache/LRU_current_cnt[19]__0[22]} {Aquila_SoC/D_Cache/LRU_current_cnt[19]__0[23]} {Aquila_SoC/D_Cache/LRU_current_cnt[19]__0[24]} {Aquila_SoC/D_Cache/LRU_current_cnt[19]__0[25]}]]
connect_debug_port u_ila_0/probe9 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[27][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[27][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[27][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[27][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[27][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[27][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[27][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[27][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[27][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[27][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[27][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[27][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[27][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[27][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[27][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[27][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[27][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[27][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[27][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[27][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[27][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[27][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[27][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[27][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[27][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[27][25]}]]
connect_debug_port u_ila_0/probe10 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[11]__0[0]} {Aquila_SoC/D_Cache/LRU_current_cnt[11]__0[1]} {Aquila_SoC/D_Cache/LRU_current_cnt[11]__0[2]} {Aquila_SoC/D_Cache/LRU_current_cnt[11]__0[3]} {Aquila_SoC/D_Cache/LRU_current_cnt[11]__0[4]} {Aquila_SoC/D_Cache/LRU_current_cnt[11]__0[5]} {Aquila_SoC/D_Cache/LRU_current_cnt[11]__0[6]} {Aquila_SoC/D_Cache/LRU_current_cnt[11]__0[7]} {Aquila_SoC/D_Cache/LRU_current_cnt[11]__0[8]} {Aquila_SoC/D_Cache/LRU_current_cnt[11]__0[9]} {Aquila_SoC/D_Cache/LRU_current_cnt[11]__0[10]} {Aquila_SoC/D_Cache/LRU_current_cnt[11]__0[11]} {Aquila_SoC/D_Cache/LRU_current_cnt[11]__0[12]} {Aquila_SoC/D_Cache/LRU_current_cnt[11]__0[13]} {Aquila_SoC/D_Cache/LRU_current_cnt[11]__0[14]} {Aquila_SoC/D_Cache/LRU_current_cnt[11]__0[15]} {Aquila_SoC/D_Cache/LRU_current_cnt[11]__0[16]} {Aquila_SoC/D_Cache/LRU_current_cnt[11]__0[17]} {Aquila_SoC/D_Cache/LRU_current_cnt[11]__0[18]} {Aquila_SoC/D_Cache/LRU_current_cnt[11]__0[19]} {Aquila_SoC/D_Cache/LRU_current_cnt[11]__0[20]} {Aquila_SoC/D_Cache/LRU_current_cnt[11]__0[21]} {Aquila_SoC/D_Cache/LRU_current_cnt[11]__0[22]} {Aquila_SoC/D_Cache/LRU_current_cnt[11]__0[23]} {Aquila_SoC/D_Cache/LRU_current_cnt[11]__0[24]} {Aquila_SoC/D_Cache/LRU_current_cnt[11]__0[25]}]]
connect_debug_port u_ila_0/probe11 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[10]__0[0]} {Aquila_SoC/D_Cache/LRU_current_cnt[10]__0[1]} {Aquila_SoC/D_Cache/LRU_current_cnt[10]__0[2]} {Aquila_SoC/D_Cache/LRU_current_cnt[10]__0[3]} {Aquila_SoC/D_Cache/LRU_current_cnt[10]__0[4]} {Aquila_SoC/D_Cache/LRU_current_cnt[10]__0[5]} {Aquila_SoC/D_Cache/LRU_current_cnt[10]__0[6]} {Aquila_SoC/D_Cache/LRU_current_cnt[10]__0[7]} {Aquila_SoC/D_Cache/LRU_current_cnt[10]__0[8]} {Aquila_SoC/D_Cache/LRU_current_cnt[10]__0[9]} {Aquila_SoC/D_Cache/LRU_current_cnt[10]__0[10]} {Aquila_SoC/D_Cache/LRU_current_cnt[10]__0[11]} {Aquila_SoC/D_Cache/LRU_current_cnt[10]__0[12]} {Aquila_SoC/D_Cache/LRU_current_cnt[10]__0[13]} {Aquila_SoC/D_Cache/LRU_current_cnt[10]__0[14]} {Aquila_SoC/D_Cache/LRU_current_cnt[10]__0[15]} {Aquila_SoC/D_Cache/LRU_current_cnt[10]__0[16]} {Aquila_SoC/D_Cache/LRU_current_cnt[10]__0[17]} {Aquila_SoC/D_Cache/LRU_current_cnt[10]__0[18]} {Aquila_SoC/D_Cache/LRU_current_cnt[10]__0[19]} {Aquila_SoC/D_Cache/LRU_current_cnt[10]__0[20]} {Aquila_SoC/D_Cache/LRU_current_cnt[10]__0[21]} {Aquila_SoC/D_Cache/LRU_current_cnt[10]__0[22]} {Aquila_SoC/D_Cache/LRU_current_cnt[10]__0[23]} {Aquila_SoC/D_Cache/LRU_current_cnt[10]__0[24]} {Aquila_SoC/D_Cache/LRU_current_cnt[10]__0[25]}]]
connect_debug_port u_ila_0/probe12 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[28][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[28][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[28][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[28][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[28][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[28][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[28][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[28][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[28][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[28][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[28][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[28][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[28][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[28][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[28][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[28][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[28][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[28][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[28][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[28][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[28][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[28][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[28][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[28][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[28][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[28][25]}]]
connect_debug_port u_ila_0/probe13 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[29][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[29][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[29][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[29][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[29][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[29][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[29][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[29][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[29][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[29][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[29][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[29][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[29][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[29][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[29][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[29][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[29][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[29][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[29][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[29][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[29][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[29][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[29][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[29][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[29][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[29][25]}]]
connect_debug_port u_ila_0/probe14 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[15]__0[0]} {Aquila_SoC/D_Cache/LRU_current_cnt[15]__0[1]} {Aquila_SoC/D_Cache/LRU_current_cnt[15]__0[2]} {Aquila_SoC/D_Cache/LRU_current_cnt[15]__0[3]} {Aquila_SoC/D_Cache/LRU_current_cnt[15]__0[4]} {Aquila_SoC/D_Cache/LRU_current_cnt[15]__0[5]} {Aquila_SoC/D_Cache/LRU_current_cnt[15]__0[6]} {Aquila_SoC/D_Cache/LRU_current_cnt[15]__0[7]} {Aquila_SoC/D_Cache/LRU_current_cnt[15]__0[8]} {Aquila_SoC/D_Cache/LRU_current_cnt[15]__0[9]} {Aquila_SoC/D_Cache/LRU_current_cnt[15]__0[10]} {Aquila_SoC/D_Cache/LRU_current_cnt[15]__0[11]} {Aquila_SoC/D_Cache/LRU_current_cnt[15]__0[12]} {Aquila_SoC/D_Cache/LRU_current_cnt[15]__0[13]} {Aquila_SoC/D_Cache/LRU_current_cnt[15]__0[14]} {Aquila_SoC/D_Cache/LRU_current_cnt[15]__0[15]} {Aquila_SoC/D_Cache/LRU_current_cnt[15]__0[16]} {Aquila_SoC/D_Cache/LRU_current_cnt[15]__0[17]} {Aquila_SoC/D_Cache/LRU_current_cnt[15]__0[18]} {Aquila_SoC/D_Cache/LRU_current_cnt[15]__0[19]} {Aquila_SoC/D_Cache/LRU_current_cnt[15]__0[20]} {Aquila_SoC/D_Cache/LRU_current_cnt[15]__0[21]} {Aquila_SoC/D_Cache/LRU_current_cnt[15]__0[22]} {Aquila_SoC/D_Cache/LRU_current_cnt[15]__0[23]} {Aquila_SoC/D_Cache/LRU_current_cnt[15]__0[24]} {Aquila_SoC/D_Cache/LRU_current_cnt[15]__0[25]}]]
connect_debug_port u_ila_0/probe15 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[0]__0[0]} {Aquila_SoC/D_Cache/LRU_current_cnt[0]__0[1]} {Aquila_SoC/D_Cache/LRU_current_cnt[0]__0[2]} {Aquila_SoC/D_Cache/LRU_current_cnt[0]__0[3]} {Aquila_SoC/D_Cache/LRU_current_cnt[0]__0[4]} {Aquila_SoC/D_Cache/LRU_current_cnt[0]__0[5]} {Aquila_SoC/D_Cache/LRU_current_cnt[0]__0[6]} {Aquila_SoC/D_Cache/LRU_current_cnt[0]__0[7]} {Aquila_SoC/D_Cache/LRU_current_cnt[0]__0[8]} {Aquila_SoC/D_Cache/LRU_current_cnt[0]__0[9]} {Aquila_SoC/D_Cache/LRU_current_cnt[0]__0[10]} {Aquila_SoC/D_Cache/LRU_current_cnt[0]__0[11]} {Aquila_SoC/D_Cache/LRU_current_cnt[0]__0[12]} {Aquila_SoC/D_Cache/LRU_current_cnt[0]__0[13]} {Aquila_SoC/D_Cache/LRU_current_cnt[0]__0[14]} {Aquila_SoC/D_Cache/LRU_current_cnt[0]__0[15]} {Aquila_SoC/D_Cache/LRU_current_cnt[0]__0[16]} {Aquila_SoC/D_Cache/LRU_current_cnt[0]__0[17]} {Aquila_SoC/D_Cache/LRU_current_cnt[0]__0[18]} {Aquila_SoC/D_Cache/LRU_current_cnt[0]__0[19]} {Aquila_SoC/D_Cache/LRU_current_cnt[0]__0[20]} {Aquila_SoC/D_Cache/LRU_current_cnt[0]__0[21]} {Aquila_SoC/D_Cache/LRU_current_cnt[0]__0[22]} {Aquila_SoC/D_Cache/LRU_current_cnt[0]__0[23]} {Aquila_SoC/D_Cache/LRU_current_cnt[0]__0[24]} {Aquila_SoC/D_Cache/LRU_current_cnt[0]__0[25]}]]
connect_debug_port u_ila_0/probe16 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[22]__0[0]} {Aquila_SoC/D_Cache/LRU_current_cnt[22]__0[1]} {Aquila_SoC/D_Cache/LRU_current_cnt[22]__0[2]} {Aquila_SoC/D_Cache/LRU_current_cnt[22]__0[3]} {Aquila_SoC/D_Cache/LRU_current_cnt[22]__0[4]} {Aquila_SoC/D_Cache/LRU_current_cnt[22]__0[5]} {Aquila_SoC/D_Cache/LRU_current_cnt[22]__0[6]} {Aquila_SoC/D_Cache/LRU_current_cnt[22]__0[7]} {Aquila_SoC/D_Cache/LRU_current_cnt[22]__0[8]} {Aquila_SoC/D_Cache/LRU_current_cnt[22]__0[9]} {Aquila_SoC/D_Cache/LRU_current_cnt[22]__0[10]} {Aquila_SoC/D_Cache/LRU_current_cnt[22]__0[11]} {Aquila_SoC/D_Cache/LRU_current_cnt[22]__0[12]} {Aquila_SoC/D_Cache/LRU_current_cnt[22]__0[13]} {Aquila_SoC/D_Cache/LRU_current_cnt[22]__0[14]} {Aquila_SoC/D_Cache/LRU_current_cnt[22]__0[15]} {Aquila_SoC/D_Cache/LRU_current_cnt[22]__0[16]} {Aquila_SoC/D_Cache/LRU_current_cnt[22]__0[17]} {Aquila_SoC/D_Cache/LRU_current_cnt[22]__0[18]} {Aquila_SoC/D_Cache/LRU_current_cnt[22]__0[19]} {Aquila_SoC/D_Cache/LRU_current_cnt[22]__0[20]} {Aquila_SoC/D_Cache/LRU_current_cnt[22]__0[21]} {Aquila_SoC/D_Cache/LRU_current_cnt[22]__0[22]} {Aquila_SoC/D_Cache/LRU_current_cnt[22]__0[23]} {Aquila_SoC/D_Cache/LRU_current_cnt[22]__0[24]} {Aquila_SoC/D_Cache/LRU_current_cnt[22]__0[25]}]]
connect_debug_port u_ila_0/probe17 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[13]__0[0]} {Aquila_SoC/D_Cache/LRU_current_cnt[13]__0[1]} {Aquila_SoC/D_Cache/LRU_current_cnt[13]__0[2]} {Aquila_SoC/D_Cache/LRU_current_cnt[13]__0[3]} {Aquila_SoC/D_Cache/LRU_current_cnt[13]__0[4]} {Aquila_SoC/D_Cache/LRU_current_cnt[13]__0[5]} {Aquila_SoC/D_Cache/LRU_current_cnt[13]__0[6]} {Aquila_SoC/D_Cache/LRU_current_cnt[13]__0[7]} {Aquila_SoC/D_Cache/LRU_current_cnt[13]__0[8]} {Aquila_SoC/D_Cache/LRU_current_cnt[13]__0[9]} {Aquila_SoC/D_Cache/LRU_current_cnt[13]__0[10]} {Aquila_SoC/D_Cache/LRU_current_cnt[13]__0[11]} {Aquila_SoC/D_Cache/LRU_current_cnt[13]__0[12]} {Aquila_SoC/D_Cache/LRU_current_cnt[13]__0[13]} {Aquila_SoC/D_Cache/LRU_current_cnt[13]__0[14]} {Aquila_SoC/D_Cache/LRU_current_cnt[13]__0[15]} {Aquila_SoC/D_Cache/LRU_current_cnt[13]__0[16]} {Aquila_SoC/D_Cache/LRU_current_cnt[13]__0[17]} {Aquila_SoC/D_Cache/LRU_current_cnt[13]__0[18]} {Aquila_SoC/D_Cache/LRU_current_cnt[13]__0[19]} {Aquila_SoC/D_Cache/LRU_current_cnt[13]__0[20]} {Aquila_SoC/D_Cache/LRU_current_cnt[13]__0[21]} {Aquila_SoC/D_Cache/LRU_current_cnt[13]__0[22]} {Aquila_SoC/D_Cache/LRU_current_cnt[13]__0[23]} {Aquila_SoC/D_Cache/LRU_current_cnt[13]__0[24]} {Aquila_SoC/D_Cache/LRU_current_cnt[13]__0[25]}]]
connect_debug_port u_ila_0/probe18 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[23]__0[0]} {Aquila_SoC/D_Cache/LRU_current_cnt[23]__0[1]} {Aquila_SoC/D_Cache/LRU_current_cnt[23]__0[2]} {Aquila_SoC/D_Cache/LRU_current_cnt[23]__0[3]} {Aquila_SoC/D_Cache/LRU_current_cnt[23]__0[4]} {Aquila_SoC/D_Cache/LRU_current_cnt[23]__0[5]} {Aquila_SoC/D_Cache/LRU_current_cnt[23]__0[6]} {Aquila_SoC/D_Cache/LRU_current_cnt[23]__0[7]} {Aquila_SoC/D_Cache/LRU_current_cnt[23]__0[8]} {Aquila_SoC/D_Cache/LRU_current_cnt[23]__0[9]} {Aquila_SoC/D_Cache/LRU_current_cnt[23]__0[10]} {Aquila_SoC/D_Cache/LRU_current_cnt[23]__0[11]} {Aquila_SoC/D_Cache/LRU_current_cnt[23]__0[12]} {Aquila_SoC/D_Cache/LRU_current_cnt[23]__0[13]} {Aquila_SoC/D_Cache/LRU_current_cnt[23]__0[14]} {Aquila_SoC/D_Cache/LRU_current_cnt[23]__0[15]} {Aquila_SoC/D_Cache/LRU_current_cnt[23]__0[16]} {Aquila_SoC/D_Cache/LRU_current_cnt[23]__0[17]} {Aquila_SoC/D_Cache/LRU_current_cnt[23]__0[18]} {Aquila_SoC/D_Cache/LRU_current_cnt[23]__0[19]} {Aquila_SoC/D_Cache/LRU_current_cnt[23]__0[20]} {Aquila_SoC/D_Cache/LRU_current_cnt[23]__0[21]} {Aquila_SoC/D_Cache/LRU_current_cnt[23]__0[22]} {Aquila_SoC/D_Cache/LRU_current_cnt[23]__0[23]} {Aquila_SoC/D_Cache/LRU_current_cnt[23]__0[24]} {Aquila_SoC/D_Cache/LRU_current_cnt[23]__0[25]}]]
connect_debug_port u_ila_0/probe19 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[26][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[26][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[26][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[26][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[26][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[26][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[26][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[26][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[26][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[26][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[26][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[26][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[26][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[26][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[26][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[26][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[26][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[26][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[26][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[26][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[26][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[26][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[26][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[26][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[26][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[26][25]}]]
connect_debug_port u_ila_0/probe20 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[2]__0[0]} {Aquila_SoC/D_Cache/LRU_current_cnt[2]__0[1]} {Aquila_SoC/D_Cache/LRU_current_cnt[2]__0[2]} {Aquila_SoC/D_Cache/LRU_current_cnt[2]__0[3]} {Aquila_SoC/D_Cache/LRU_current_cnt[2]__0[4]} {Aquila_SoC/D_Cache/LRU_current_cnt[2]__0[5]} {Aquila_SoC/D_Cache/LRU_current_cnt[2]__0[6]} {Aquila_SoC/D_Cache/LRU_current_cnt[2]__0[7]} {Aquila_SoC/D_Cache/LRU_current_cnt[2]__0[8]} {Aquila_SoC/D_Cache/LRU_current_cnt[2]__0[9]} {Aquila_SoC/D_Cache/LRU_current_cnt[2]__0[10]} {Aquila_SoC/D_Cache/LRU_current_cnt[2]__0[11]} {Aquila_SoC/D_Cache/LRU_current_cnt[2]__0[12]} {Aquila_SoC/D_Cache/LRU_current_cnt[2]__0[13]} {Aquila_SoC/D_Cache/LRU_current_cnt[2]__0[14]} {Aquila_SoC/D_Cache/LRU_current_cnt[2]__0[15]} {Aquila_SoC/D_Cache/LRU_current_cnt[2]__0[16]} {Aquila_SoC/D_Cache/LRU_current_cnt[2]__0[17]} {Aquila_SoC/D_Cache/LRU_current_cnt[2]__0[18]} {Aquila_SoC/D_Cache/LRU_current_cnt[2]__0[19]} {Aquila_SoC/D_Cache/LRU_current_cnt[2]__0[20]} {Aquila_SoC/D_Cache/LRU_current_cnt[2]__0[21]} {Aquila_SoC/D_Cache/LRU_current_cnt[2]__0[22]} {Aquila_SoC/D_Cache/LRU_current_cnt[2]__0[23]} {Aquila_SoC/D_Cache/LRU_current_cnt[2]__0[24]} {Aquila_SoC/D_Cache/LRU_current_cnt[2]__0[25]}]]
connect_debug_port u_ila_0/probe21 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[30][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[30][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[30][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[30][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[30][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[30][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[30][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[30][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[30][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[30][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[30][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[30][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[30][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[30][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[30][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[30][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[30][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[30][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[30][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[30][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[30][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[30][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[30][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[30][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[30][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[30][25]}]]
connect_debug_port u_ila_0/probe22 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[31][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[31][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[31][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[31][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[31][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[31][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[31][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[31][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[31][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[31][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[31][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[31][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[31][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[31][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[31][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[31][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[31][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[31][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[31][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[31][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[31][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[31][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[31][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[31][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[31][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[31][25]}]]
connect_debug_port u_ila_0/probe23 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[32][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[32][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[32][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[32][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[32][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[32][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[32][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[32][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[32][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[32][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[32][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[32][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[32][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[32][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[32][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[32][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[32][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[32][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[32][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[32][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[32][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[32][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[32][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[32][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[32][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[32][25]}]]
connect_debug_port u_ila_0/probe24 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[33][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[33][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[33][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[33][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[33][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[33][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[33][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[33][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[33][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[33][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[33][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[33][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[33][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[33][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[33][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[33][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[33][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[33][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[33][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[33][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[33][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[33][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[33][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[33][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[33][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[33][25]}]]
connect_debug_port u_ila_0/probe25 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[34][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[34][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[34][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[34][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[34][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[34][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[34][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[34][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[34][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[34][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[34][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[34][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[34][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[34][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[34][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[34][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[34][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[34][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[34][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[34][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[34][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[34][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[34][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[34][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[34][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[34][25]}]]
connect_debug_port u_ila_0/probe26 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[35][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[35][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[35][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[35][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[35][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[35][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[35][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[35][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[35][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[35][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[35][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[35][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[35][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[35][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[35][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[35][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[35][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[35][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[35][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[35][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[35][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[35][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[35][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[35][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[35][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[35][25]}]]
connect_debug_port u_ila_0/probe27 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[17]__0[0]} {Aquila_SoC/D_Cache/LRU_current_cnt[17]__0[1]} {Aquila_SoC/D_Cache/LRU_current_cnt[17]__0[2]} {Aquila_SoC/D_Cache/LRU_current_cnt[17]__0[3]} {Aquila_SoC/D_Cache/LRU_current_cnt[17]__0[4]} {Aquila_SoC/D_Cache/LRU_current_cnt[17]__0[5]} {Aquila_SoC/D_Cache/LRU_current_cnt[17]__0[6]} {Aquila_SoC/D_Cache/LRU_current_cnt[17]__0[7]} {Aquila_SoC/D_Cache/LRU_current_cnt[17]__0[8]} {Aquila_SoC/D_Cache/LRU_current_cnt[17]__0[9]} {Aquila_SoC/D_Cache/LRU_current_cnt[17]__0[10]} {Aquila_SoC/D_Cache/LRU_current_cnt[17]__0[11]} {Aquila_SoC/D_Cache/LRU_current_cnt[17]__0[12]} {Aquila_SoC/D_Cache/LRU_current_cnt[17]__0[13]} {Aquila_SoC/D_Cache/LRU_current_cnt[17]__0[14]} {Aquila_SoC/D_Cache/LRU_current_cnt[17]__0[15]} {Aquila_SoC/D_Cache/LRU_current_cnt[17]__0[16]} {Aquila_SoC/D_Cache/LRU_current_cnt[17]__0[17]} {Aquila_SoC/D_Cache/LRU_current_cnt[17]__0[18]} {Aquila_SoC/D_Cache/LRU_current_cnt[17]__0[19]} {Aquila_SoC/D_Cache/LRU_current_cnt[17]__0[20]} {Aquila_SoC/D_Cache/LRU_current_cnt[17]__0[21]} {Aquila_SoC/D_Cache/LRU_current_cnt[17]__0[22]} {Aquila_SoC/D_Cache/LRU_current_cnt[17]__0[23]} {Aquila_SoC/D_Cache/LRU_current_cnt[17]__0[24]} {Aquila_SoC/D_Cache/LRU_current_cnt[17]__0[25]}]]
connect_debug_port u_ila_0/probe28 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[16]__0[0]} {Aquila_SoC/D_Cache/LRU_current_cnt[16]__0[1]} {Aquila_SoC/D_Cache/LRU_current_cnt[16]__0[2]} {Aquila_SoC/D_Cache/LRU_current_cnt[16]__0[3]} {Aquila_SoC/D_Cache/LRU_current_cnt[16]__0[4]} {Aquila_SoC/D_Cache/LRU_current_cnt[16]__0[5]} {Aquila_SoC/D_Cache/LRU_current_cnt[16]__0[6]} {Aquila_SoC/D_Cache/LRU_current_cnt[16]__0[7]} {Aquila_SoC/D_Cache/LRU_current_cnt[16]__0[8]} {Aquila_SoC/D_Cache/LRU_current_cnt[16]__0[9]} {Aquila_SoC/D_Cache/LRU_current_cnt[16]__0[10]} {Aquila_SoC/D_Cache/LRU_current_cnt[16]__0[11]} {Aquila_SoC/D_Cache/LRU_current_cnt[16]__0[12]} {Aquila_SoC/D_Cache/LRU_current_cnt[16]__0[13]} {Aquila_SoC/D_Cache/LRU_current_cnt[16]__0[14]} {Aquila_SoC/D_Cache/LRU_current_cnt[16]__0[15]} {Aquila_SoC/D_Cache/LRU_current_cnt[16]__0[16]} {Aquila_SoC/D_Cache/LRU_current_cnt[16]__0[17]} {Aquila_SoC/D_Cache/LRU_current_cnt[16]__0[18]} {Aquila_SoC/D_Cache/LRU_current_cnt[16]__0[19]} {Aquila_SoC/D_Cache/LRU_current_cnt[16]__0[20]} {Aquila_SoC/D_Cache/LRU_current_cnt[16]__0[21]} {Aquila_SoC/D_Cache/LRU_current_cnt[16]__0[22]} {Aquila_SoC/D_Cache/LRU_current_cnt[16]__0[23]} {Aquila_SoC/D_Cache/LRU_current_cnt[16]__0[24]} {Aquila_SoC/D_Cache/LRU_current_cnt[16]__0[25]}]]
connect_debug_port u_ila_0/probe29 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[59][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[59][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[59][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[59][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[59][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[59][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[59][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[59][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[59][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[59][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[59][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[59][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[59][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[59][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[59][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[59][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[59][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[59][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[59][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[59][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[59][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[59][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[59][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[59][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[59][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[59][25]}]]
connect_debug_port u_ila_0/probe30 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[61][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[61][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[61][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[61][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[61][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[61][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[61][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[61][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[61][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[61][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[61][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[61][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[61][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[61][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[61][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[61][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[61][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[61][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[61][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[61][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[61][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[61][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[61][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[61][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[61][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[61][25]}]]
connect_debug_port u_ila_0/probe31 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[6]__0[0]} {Aquila_SoC/D_Cache/LRU_current_cnt[6]__0[1]} {Aquila_SoC/D_Cache/LRU_current_cnt[6]__0[2]} {Aquila_SoC/D_Cache/LRU_current_cnt[6]__0[3]} {Aquila_SoC/D_Cache/LRU_current_cnt[6]__0[4]} {Aquila_SoC/D_Cache/LRU_current_cnt[6]__0[5]} {Aquila_SoC/D_Cache/LRU_current_cnt[6]__0[6]} {Aquila_SoC/D_Cache/LRU_current_cnt[6]__0[7]} {Aquila_SoC/D_Cache/LRU_current_cnt[6]__0[8]} {Aquila_SoC/D_Cache/LRU_current_cnt[6]__0[9]} {Aquila_SoC/D_Cache/LRU_current_cnt[6]__0[10]} {Aquila_SoC/D_Cache/LRU_current_cnt[6]__0[11]} {Aquila_SoC/D_Cache/LRU_current_cnt[6]__0[12]} {Aquila_SoC/D_Cache/LRU_current_cnt[6]__0[13]} {Aquila_SoC/D_Cache/LRU_current_cnt[6]__0[14]} {Aquila_SoC/D_Cache/LRU_current_cnt[6]__0[15]} {Aquila_SoC/D_Cache/LRU_current_cnt[6]__0[16]} {Aquila_SoC/D_Cache/LRU_current_cnt[6]__0[17]} {Aquila_SoC/D_Cache/LRU_current_cnt[6]__0[18]} {Aquila_SoC/D_Cache/LRU_current_cnt[6]__0[19]} {Aquila_SoC/D_Cache/LRU_current_cnt[6]__0[20]} {Aquila_SoC/D_Cache/LRU_current_cnt[6]__0[21]} {Aquila_SoC/D_Cache/LRU_current_cnt[6]__0[22]} {Aquila_SoC/D_Cache/LRU_current_cnt[6]__0[23]} {Aquila_SoC/D_Cache/LRU_current_cnt[6]__0[24]} {Aquila_SoC/D_Cache/LRU_current_cnt[6]__0[25]}]]
connect_debug_port u_ila_0/probe32 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[3]__0[0]} {Aquila_SoC/D_Cache/LRU_current_cnt[3]__0[1]} {Aquila_SoC/D_Cache/LRU_current_cnt[3]__0[2]} {Aquila_SoC/D_Cache/LRU_current_cnt[3]__0[3]} {Aquila_SoC/D_Cache/LRU_current_cnt[3]__0[4]} {Aquila_SoC/D_Cache/LRU_current_cnt[3]__0[5]} {Aquila_SoC/D_Cache/LRU_current_cnt[3]__0[6]} {Aquila_SoC/D_Cache/LRU_current_cnt[3]__0[7]} {Aquila_SoC/D_Cache/LRU_current_cnt[3]__0[8]} {Aquila_SoC/D_Cache/LRU_current_cnt[3]__0[9]} {Aquila_SoC/D_Cache/LRU_current_cnt[3]__0[10]} {Aquila_SoC/D_Cache/LRU_current_cnt[3]__0[11]} {Aquila_SoC/D_Cache/LRU_current_cnt[3]__0[12]} {Aquila_SoC/D_Cache/LRU_current_cnt[3]__0[13]} {Aquila_SoC/D_Cache/LRU_current_cnt[3]__0[14]} {Aquila_SoC/D_Cache/LRU_current_cnt[3]__0[15]} {Aquila_SoC/D_Cache/LRU_current_cnt[3]__0[16]} {Aquila_SoC/D_Cache/LRU_current_cnt[3]__0[17]} {Aquila_SoC/D_Cache/LRU_current_cnt[3]__0[18]} {Aquila_SoC/D_Cache/LRU_current_cnt[3]__0[19]} {Aquila_SoC/D_Cache/LRU_current_cnt[3]__0[20]} {Aquila_SoC/D_Cache/LRU_current_cnt[3]__0[21]} {Aquila_SoC/D_Cache/LRU_current_cnt[3]__0[22]} {Aquila_SoC/D_Cache/LRU_current_cnt[3]__0[23]} {Aquila_SoC/D_Cache/LRU_current_cnt[3]__0[24]} {Aquila_SoC/D_Cache/LRU_current_cnt[3]__0[25]}]]
connect_debug_port u_ila_0/probe33 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[42][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[42][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[42][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[42][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[42][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[42][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[42][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[42][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[42][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[42][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[42][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[42][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[42][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[42][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[42][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[42][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[42][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[42][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[42][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[42][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[42][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[42][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[42][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[42][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[42][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[42][25]}]]
connect_debug_port u_ila_0/probe34 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[41][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[41][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[41][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[41][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[41][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[41][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[41][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[41][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[41][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[41][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[41][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[41][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[41][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[41][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[41][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[41][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[41][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[41][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[41][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[41][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[41][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[41][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[41][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[41][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[41][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[41][25]}]]
connect_debug_port u_ila_0/probe35 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[44][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[44][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[44][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[44][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[44][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[44][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[44][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[44][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[44][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[44][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[44][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[44][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[44][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[44][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[44][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[44][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[44][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[44][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[44][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[44][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[44][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[44][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[44][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[44][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[44][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[44][25]}]]
connect_debug_port u_ila_0/probe36 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[9]__0[0]} {Aquila_SoC/D_Cache/LRU_current_cnt[9]__0[1]} {Aquila_SoC/D_Cache/LRU_current_cnt[9]__0[2]} {Aquila_SoC/D_Cache/LRU_current_cnt[9]__0[3]} {Aquila_SoC/D_Cache/LRU_current_cnt[9]__0[4]} {Aquila_SoC/D_Cache/LRU_current_cnt[9]__0[5]} {Aquila_SoC/D_Cache/LRU_current_cnt[9]__0[6]} {Aquila_SoC/D_Cache/LRU_current_cnt[9]__0[7]} {Aquila_SoC/D_Cache/LRU_current_cnt[9]__0[8]} {Aquila_SoC/D_Cache/LRU_current_cnt[9]__0[9]} {Aquila_SoC/D_Cache/LRU_current_cnt[9]__0[10]} {Aquila_SoC/D_Cache/LRU_current_cnt[9]__0[11]} {Aquila_SoC/D_Cache/LRU_current_cnt[9]__0[12]} {Aquila_SoC/D_Cache/LRU_current_cnt[9]__0[13]} {Aquila_SoC/D_Cache/LRU_current_cnt[9]__0[14]} {Aquila_SoC/D_Cache/LRU_current_cnt[9]__0[15]} {Aquila_SoC/D_Cache/LRU_current_cnt[9]__0[16]} {Aquila_SoC/D_Cache/LRU_current_cnt[9]__0[17]} {Aquila_SoC/D_Cache/LRU_current_cnt[9]__0[18]} {Aquila_SoC/D_Cache/LRU_current_cnt[9]__0[19]} {Aquila_SoC/D_Cache/LRU_current_cnt[9]__0[20]} {Aquila_SoC/D_Cache/LRU_current_cnt[9]__0[21]} {Aquila_SoC/D_Cache/LRU_current_cnt[9]__0[22]} {Aquila_SoC/D_Cache/LRU_current_cnt[9]__0[23]} {Aquila_SoC/D_Cache/LRU_current_cnt[9]__0[24]} {Aquila_SoC/D_Cache/LRU_current_cnt[9]__0[25]}]]
connect_debug_port u_ila_0/probe37 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[60][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[60][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[60][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[60][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[60][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[60][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[60][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[60][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[60][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[60][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[60][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[60][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[60][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[60][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[60][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[60][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[60][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[60][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[60][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[60][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[60][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[60][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[60][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[60][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[60][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[60][25]}]]
connect_debug_port u_ila_0/probe38 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[57][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[57][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[57][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[57][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[57][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[57][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[57][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[57][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[57][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[57][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[57][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[57][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[57][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[57][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[57][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[57][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[57][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[57][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[57][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[57][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[57][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[57][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[57][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[57][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[57][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[57][25]}]]
connect_debug_port u_ila_0/probe39 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[8]__0[0]} {Aquila_SoC/D_Cache/LRU_current_cnt[8]__0[1]} {Aquila_SoC/D_Cache/LRU_current_cnt[8]__0[2]} {Aquila_SoC/D_Cache/LRU_current_cnt[8]__0[3]} {Aquila_SoC/D_Cache/LRU_current_cnt[8]__0[4]} {Aquila_SoC/D_Cache/LRU_current_cnt[8]__0[5]} {Aquila_SoC/D_Cache/LRU_current_cnt[8]__0[6]} {Aquila_SoC/D_Cache/LRU_current_cnt[8]__0[7]} {Aquila_SoC/D_Cache/LRU_current_cnt[8]__0[8]} {Aquila_SoC/D_Cache/LRU_current_cnt[8]__0[9]} {Aquila_SoC/D_Cache/LRU_current_cnt[8]__0[10]} {Aquila_SoC/D_Cache/LRU_current_cnt[8]__0[11]} {Aquila_SoC/D_Cache/LRU_current_cnt[8]__0[12]} {Aquila_SoC/D_Cache/LRU_current_cnt[8]__0[13]} {Aquila_SoC/D_Cache/LRU_current_cnt[8]__0[14]} {Aquila_SoC/D_Cache/LRU_current_cnt[8]__0[15]} {Aquila_SoC/D_Cache/LRU_current_cnt[8]__0[16]} {Aquila_SoC/D_Cache/LRU_current_cnt[8]__0[17]} {Aquila_SoC/D_Cache/LRU_current_cnt[8]__0[18]} {Aquila_SoC/D_Cache/LRU_current_cnt[8]__0[19]} {Aquila_SoC/D_Cache/LRU_current_cnt[8]__0[20]} {Aquila_SoC/D_Cache/LRU_current_cnt[8]__0[21]} {Aquila_SoC/D_Cache/LRU_current_cnt[8]__0[22]} {Aquila_SoC/D_Cache/LRU_current_cnt[8]__0[23]} {Aquila_SoC/D_Cache/LRU_current_cnt[8]__0[24]} {Aquila_SoC/D_Cache/LRU_current_cnt[8]__0[25]}]]
connect_debug_port u_ila_0/probe40 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[56][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[56][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[56][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[56][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[56][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[56][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[56][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[56][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[56][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[56][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[56][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[56][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[56][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[56][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[56][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[56][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[56][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[56][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[56][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[56][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[56][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[56][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[56][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[56][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[56][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[56][25]}]]
connect_debug_port u_ila_0/probe41 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[38][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[38][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[38][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[38][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[38][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[38][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[38][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[38][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[38][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[38][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[38][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[38][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[38][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[38][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[38][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[38][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[38][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[38][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[38][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[38][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[38][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[38][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[38][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[38][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[38][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[38][25]}]]
connect_debug_port u_ila_0/probe42 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[7]__0[0]} {Aquila_SoC/D_Cache/LRU_current_cnt[7]__0[1]} {Aquila_SoC/D_Cache/LRU_current_cnt[7]__0[2]} {Aquila_SoC/D_Cache/LRU_current_cnt[7]__0[3]} {Aquila_SoC/D_Cache/LRU_current_cnt[7]__0[4]} {Aquila_SoC/D_Cache/LRU_current_cnt[7]__0[5]} {Aquila_SoC/D_Cache/LRU_current_cnt[7]__0[6]} {Aquila_SoC/D_Cache/LRU_current_cnt[7]__0[7]} {Aquila_SoC/D_Cache/LRU_current_cnt[7]__0[8]} {Aquila_SoC/D_Cache/LRU_current_cnt[7]__0[9]} {Aquila_SoC/D_Cache/LRU_current_cnt[7]__0[10]} {Aquila_SoC/D_Cache/LRU_current_cnt[7]__0[11]} {Aquila_SoC/D_Cache/LRU_current_cnt[7]__0[12]} {Aquila_SoC/D_Cache/LRU_current_cnt[7]__0[13]} {Aquila_SoC/D_Cache/LRU_current_cnt[7]__0[14]} {Aquila_SoC/D_Cache/LRU_current_cnt[7]__0[15]} {Aquila_SoC/D_Cache/LRU_current_cnt[7]__0[16]} {Aquila_SoC/D_Cache/LRU_current_cnt[7]__0[17]} {Aquila_SoC/D_Cache/LRU_current_cnt[7]__0[18]} {Aquila_SoC/D_Cache/LRU_current_cnt[7]__0[19]} {Aquila_SoC/D_Cache/LRU_current_cnt[7]__0[20]} {Aquila_SoC/D_Cache/LRU_current_cnt[7]__0[21]} {Aquila_SoC/D_Cache/LRU_current_cnt[7]__0[22]} {Aquila_SoC/D_Cache/LRU_current_cnt[7]__0[23]} {Aquila_SoC/D_Cache/LRU_current_cnt[7]__0[24]} {Aquila_SoC/D_Cache/LRU_current_cnt[7]__0[25]}]]
connect_debug_port u_ila_0/probe43 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[52][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[52][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[52][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[52][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[52][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[52][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[52][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[52][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[52][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[52][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[52][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[52][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[52][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[52][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[52][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[52][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[52][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[52][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[52][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[52][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[52][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[52][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[52][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[52][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[52][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[52][25]}]]
connect_debug_port u_ila_0/probe44 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[43][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[43][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[43][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[43][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[43][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[43][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[43][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[43][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[43][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[43][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[43][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[43][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[43][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[43][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[43][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[43][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[43][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[43][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[43][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[43][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[43][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[43][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[43][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[43][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[43][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[43][25]}]]
connect_debug_port u_ila_0/probe45 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[48][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[48][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[48][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[48][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[48][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[48][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[48][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[48][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[48][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[48][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[48][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[48][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[48][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[48][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[48][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[48][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[48][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[48][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[48][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[48][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[48][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[48][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[48][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[48][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[48][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[48][25]}]]
connect_debug_port u_ila_0/probe46 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[49][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[49][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[49][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[49][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[49][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[49][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[49][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[49][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[49][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[49][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[49][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[49][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[49][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[49][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[49][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[49][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[49][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[49][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[49][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[49][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[49][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[49][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[49][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[49][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[49][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[49][25]}]]
connect_debug_port u_ila_0/probe47 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[51][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[51][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[51][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[51][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[51][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[51][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[51][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[51][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[51][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[51][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[51][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[51][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[51][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[51][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[51][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[51][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[51][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[51][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[51][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[51][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[51][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[51][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[51][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[51][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[51][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[51][25]}]]
connect_debug_port u_ila_0/probe48 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[55][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[55][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[55][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[55][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[55][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[55][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[55][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[55][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[55][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[55][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[55][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[55][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[55][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[55][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[55][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[55][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[55][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[55][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[55][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[55][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[55][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[55][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[55][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[55][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[55][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[55][25]}]]
connect_debug_port u_ila_0/probe49 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[63][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[63][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[63][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[63][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[63][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[63][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[63][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[63][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[63][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[63][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[63][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[63][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[63][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[63][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[63][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[63][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[63][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[63][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[63][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[63][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[63][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[63][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[63][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[63][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[63][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[63][25]}]]
connect_debug_port u_ila_0/probe50 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[36][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[36][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[36][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[36][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[36][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[36][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[36][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[36][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[36][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[36][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[36][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[36][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[36][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[36][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[36][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[36][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[36][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[36][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[36][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[36][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[36][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[36][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[36][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[36][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[36][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[36][25]}]]
connect_debug_port u_ila_0/probe51 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[37][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[37][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[37][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[37][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[37][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[37][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[37][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[37][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[37][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[37][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[37][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[37][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[37][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[37][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[37][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[37][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[37][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[37][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[37][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[37][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[37][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[37][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[37][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[37][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[37][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[37][25]}]]
connect_debug_port u_ila_0/probe52 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[4]__0[0]} {Aquila_SoC/D_Cache/LRU_current_cnt[4]__0[1]} {Aquila_SoC/D_Cache/LRU_current_cnt[4]__0[2]} {Aquila_SoC/D_Cache/LRU_current_cnt[4]__0[3]} {Aquila_SoC/D_Cache/LRU_current_cnt[4]__0[4]} {Aquila_SoC/D_Cache/LRU_current_cnt[4]__0[5]} {Aquila_SoC/D_Cache/LRU_current_cnt[4]__0[6]} {Aquila_SoC/D_Cache/LRU_current_cnt[4]__0[7]} {Aquila_SoC/D_Cache/LRU_current_cnt[4]__0[8]} {Aquila_SoC/D_Cache/LRU_current_cnt[4]__0[9]} {Aquila_SoC/D_Cache/LRU_current_cnt[4]__0[10]} {Aquila_SoC/D_Cache/LRU_current_cnt[4]__0[11]} {Aquila_SoC/D_Cache/LRU_current_cnt[4]__0[12]} {Aquila_SoC/D_Cache/LRU_current_cnt[4]__0[13]} {Aquila_SoC/D_Cache/LRU_current_cnt[4]__0[14]} {Aquila_SoC/D_Cache/LRU_current_cnt[4]__0[15]} {Aquila_SoC/D_Cache/LRU_current_cnt[4]__0[16]} {Aquila_SoC/D_Cache/LRU_current_cnt[4]__0[17]} {Aquila_SoC/D_Cache/LRU_current_cnt[4]__0[18]} {Aquila_SoC/D_Cache/LRU_current_cnt[4]__0[19]} {Aquila_SoC/D_Cache/LRU_current_cnt[4]__0[20]} {Aquila_SoC/D_Cache/LRU_current_cnt[4]__0[21]} {Aquila_SoC/D_Cache/LRU_current_cnt[4]__0[22]} {Aquila_SoC/D_Cache/LRU_current_cnt[4]__0[23]} {Aquila_SoC/D_Cache/LRU_current_cnt[4]__0[24]} {Aquila_SoC/D_Cache/LRU_current_cnt[4]__0[25]}]]
connect_debug_port u_ila_0/probe53 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[46][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[46][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[46][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[46][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[46][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[46][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[46][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[46][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[46][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[46][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[46][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[46][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[46][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[46][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[46][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[46][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[46][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[46][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[46][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[46][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[46][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[46][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[46][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[46][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[46][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[46][25]}]]
connect_debug_port u_ila_0/probe54 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[5]__0[0]} {Aquila_SoC/D_Cache/LRU_current_cnt[5]__0[1]} {Aquila_SoC/D_Cache/LRU_current_cnt[5]__0[2]} {Aquila_SoC/D_Cache/LRU_current_cnt[5]__0[3]} {Aquila_SoC/D_Cache/LRU_current_cnt[5]__0[4]} {Aquila_SoC/D_Cache/LRU_current_cnt[5]__0[5]} {Aquila_SoC/D_Cache/LRU_current_cnt[5]__0[6]} {Aquila_SoC/D_Cache/LRU_current_cnt[5]__0[7]} {Aquila_SoC/D_Cache/LRU_current_cnt[5]__0[8]} {Aquila_SoC/D_Cache/LRU_current_cnt[5]__0[9]} {Aquila_SoC/D_Cache/LRU_current_cnt[5]__0[10]} {Aquila_SoC/D_Cache/LRU_current_cnt[5]__0[11]} {Aquila_SoC/D_Cache/LRU_current_cnt[5]__0[12]} {Aquila_SoC/D_Cache/LRU_current_cnt[5]__0[13]} {Aquila_SoC/D_Cache/LRU_current_cnt[5]__0[14]} {Aquila_SoC/D_Cache/LRU_current_cnt[5]__0[15]} {Aquila_SoC/D_Cache/LRU_current_cnt[5]__0[16]} {Aquila_SoC/D_Cache/LRU_current_cnt[5]__0[17]} {Aquila_SoC/D_Cache/LRU_current_cnt[5]__0[18]} {Aquila_SoC/D_Cache/LRU_current_cnt[5]__0[19]} {Aquila_SoC/D_Cache/LRU_current_cnt[5]__0[20]} {Aquila_SoC/D_Cache/LRU_current_cnt[5]__0[21]} {Aquila_SoC/D_Cache/LRU_current_cnt[5]__0[22]} {Aquila_SoC/D_Cache/LRU_current_cnt[5]__0[23]} {Aquila_SoC/D_Cache/LRU_current_cnt[5]__0[24]} {Aquila_SoC/D_Cache/LRU_current_cnt[5]__0[25]}]]
connect_debug_port u_ila_0/probe55 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[45][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[45][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[45][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[45][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[45][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[45][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[45][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[45][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[45][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[45][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[45][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[45][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[45][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[45][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[45][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[45][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[45][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[45][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[45][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[45][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[45][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[45][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[45][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[45][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[45][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[45][25]}]]
connect_debug_port u_ila_0/probe56 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[54][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[54][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[54][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[54][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[54][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[54][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[54][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[54][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[54][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[54][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[54][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[54][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[54][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[54][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[54][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[54][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[54][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[54][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[54][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[54][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[54][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[54][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[54][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[54][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[54][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[54][25]}]]
connect_debug_port u_ila_0/probe57 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[58][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[58][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[58][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[58][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[58][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[58][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[58][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[58][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[58][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[58][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[58][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[58][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[58][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[58][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[58][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[58][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[58][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[58][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[58][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[58][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[58][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[58][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[58][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[58][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[58][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[58][25]}]]
connect_debug_port u_ila_0/probe58 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[39][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[39][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[39][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[39][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[39][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[39][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[39][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[39][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[39][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[39][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[39][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[39][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[39][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[39][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[39][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[39][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[39][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[39][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[39][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[39][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[39][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[39][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[39][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[39][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[39][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[39][25]}]]
connect_debug_port u_ila_0/probe59 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[53][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[53][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[53][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[53][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[53][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[53][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[53][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[53][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[53][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[53][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[53][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[53][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[53][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[53][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[53][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[53][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[53][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[53][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[53][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[53][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[53][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[53][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[53][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[53][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[53][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[53][25]}]]
connect_debug_port u_ila_0/probe60 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[50][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[50][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[50][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[50][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[50][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[50][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[50][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[50][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[50][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[50][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[50][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[50][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[50][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[50][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[50][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[50][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[50][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[50][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[50][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[50][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[50][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[50][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[50][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[50][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[50][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[50][25]}]]
connect_debug_port u_ila_0/probe61 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[47][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[47][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[47][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[47][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[47][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[47][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[47][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[47][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[47][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[47][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[47][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[47][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[47][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[47][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[47][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[47][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[47][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[47][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[47][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[47][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[47][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[47][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[47][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[47][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[47][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[47][25]}]]
connect_debug_port u_ila_0/probe62 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[62][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[62][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[62][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[62][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[62][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[62][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[62][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[62][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[62][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[62][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[62][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[62][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[62][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[62][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[62][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[62][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[62][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[62][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[62][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[62][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[62][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[62][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[62][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[62][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[62][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[62][25]}]]
connect_debug_port u_ila_0/probe63 [get_nets [list {Aquila_SoC/D_Cache/LRU_current_cnt[40][0]} {Aquila_SoC/D_Cache/LRU_current_cnt[40][1]} {Aquila_SoC/D_Cache/LRU_current_cnt[40][2]} {Aquila_SoC/D_Cache/LRU_current_cnt[40][3]} {Aquila_SoC/D_Cache/LRU_current_cnt[40][4]} {Aquila_SoC/D_Cache/LRU_current_cnt[40][5]} {Aquila_SoC/D_Cache/LRU_current_cnt[40][6]} {Aquila_SoC/D_Cache/LRU_current_cnt[40][7]} {Aquila_SoC/D_Cache/LRU_current_cnt[40][8]} {Aquila_SoC/D_Cache/LRU_current_cnt[40][9]} {Aquila_SoC/D_Cache/LRU_current_cnt[40][10]} {Aquila_SoC/D_Cache/LRU_current_cnt[40][11]} {Aquila_SoC/D_Cache/LRU_current_cnt[40][12]} {Aquila_SoC/D_Cache/LRU_current_cnt[40][13]} {Aquila_SoC/D_Cache/LRU_current_cnt[40][14]} {Aquila_SoC/D_Cache/LRU_current_cnt[40][15]} {Aquila_SoC/D_Cache/LRU_current_cnt[40][16]} {Aquila_SoC/D_Cache/LRU_current_cnt[40][17]} {Aquila_SoC/D_Cache/LRU_current_cnt[40][18]} {Aquila_SoC/D_Cache/LRU_current_cnt[40][19]} {Aquila_SoC/D_Cache/LRU_current_cnt[40][20]} {Aquila_SoC/D_Cache/LRU_current_cnt[40][21]} {Aquila_SoC/D_Cache/LRU_current_cnt[40][22]} {Aquila_SoC/D_Cache/LRU_current_cnt[40][23]} {Aquila_SoC/D_Cache/LRU_current_cnt[40][24]} {Aquila_SoC/D_Cache/LRU_current_cnt[40][25]}]]


connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/read_dcache_latency_cnt[0]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[1]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[2]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[3]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[4]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[5]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[6]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[7]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[8]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[9]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[10]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[11]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[12]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[13]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[14]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[15]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[16]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[17]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[18]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[19]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[20]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[21]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[22]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[23]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[24]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[25]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[26]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[27]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[28]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[29]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[30]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[31]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/read_mem_quest_cnt[0]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[1]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[2]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[3]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[4]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[5]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[6]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[7]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[8]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[9]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[10]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[11]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[12]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[13]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[14]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[15]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[16]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[17]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[18]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[19]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[20]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[21]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[22]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[23]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[24]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[25]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[26]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[27]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[28]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[29]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[30]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[31]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/read_dcache_hit_cnt[0]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[1]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[2]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[3]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[4]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[5]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[6]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[7]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[8]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[9]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[10]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[11]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[12]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[13]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[14]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[15]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[16]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[17]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[18]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[19]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[20]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[21]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[22]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[23]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[24]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[25]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[26]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[27]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[28]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[29]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[30]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[31]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/write_dcache_latency_cnt[0]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[1]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[2]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[3]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[4]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[5]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[6]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[7]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[8]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[9]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[10]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[11]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[12]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[13]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[14]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[15]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[16]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[17]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[18]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[19]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[20]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[21]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[22]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[23]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[24]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[25]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[26]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[27]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[28]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[29]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[30]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[31]}]]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/write_dcache_hit_cnt[0]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[1]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[2]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[3]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[4]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[5]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[6]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[7]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[8]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[9]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[10]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[11]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[12]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[13]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[14]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[15]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[16]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[17]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[18]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[19]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[20]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[21]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[22]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[23]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[24]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[25]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[26]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[27]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[28]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[29]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[30]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[31]}]]
connect_debug_port u_ila_0/probe12 [get_nets [list Aquila_SoC/D_Cache/p_strobe_i_d]]




create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list Clock_Generator/inst/clk_out1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/RISCV_CORE0/stall_cnt[0]} {Aquila_SoC/RISCV_CORE0/stall_cnt[1]} {Aquila_SoC/RISCV_CORE0/stall_cnt[2]} {Aquila_SoC/RISCV_CORE0/stall_cnt[3]} {Aquila_SoC/RISCV_CORE0/stall_cnt[4]} {Aquila_SoC/RISCV_CORE0/stall_cnt[5]} {Aquila_SoC/RISCV_CORE0/stall_cnt[6]} {Aquila_SoC/RISCV_CORE0/stall_cnt[7]} {Aquila_SoC/RISCV_CORE0/stall_cnt[8]} {Aquila_SoC/RISCV_CORE0/stall_cnt[9]} {Aquila_SoC/RISCV_CORE0/stall_cnt[10]} {Aquila_SoC/RISCV_CORE0/stall_cnt[11]} {Aquila_SoC/RISCV_CORE0/stall_cnt[12]} {Aquila_SoC/RISCV_CORE0/stall_cnt[13]} {Aquila_SoC/RISCV_CORE0/stall_cnt[14]} {Aquila_SoC/RISCV_CORE0/stall_cnt[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/RISCV_CORE0/fet2dec_pc[0]} {Aquila_SoC/RISCV_CORE0/fet2dec_pc[1]} {Aquila_SoC/RISCV_CORE0/fet2dec_pc[2]} {Aquila_SoC/RISCV_CORE0/fet2dec_pc[3]} {Aquila_SoC/RISCV_CORE0/fet2dec_pc[4]} {Aquila_SoC/RISCV_CORE0/fet2dec_pc[5]} {Aquila_SoC/RISCV_CORE0/fet2dec_pc[6]} {Aquila_SoC/RISCV_CORE0/fet2dec_pc[7]} {Aquila_SoC/RISCV_CORE0/fet2dec_pc[8]} {Aquila_SoC/RISCV_CORE0/fet2dec_pc[9]} {Aquila_SoC/RISCV_CORE0/fet2dec_pc[10]} {Aquila_SoC/RISCV_CORE0/fet2dec_pc[11]} {Aquila_SoC/RISCV_CORE0/fet2dec_pc[12]} {Aquila_SoC/RISCV_CORE0/fet2dec_pc[13]} {Aquila_SoC/RISCV_CORE0/fet2dec_pc[14]} {Aquila_SoC/RISCV_CORE0/fet2dec_pc[15]} {Aquila_SoC/RISCV_CORE0/fet2dec_pc[16]} {Aquila_SoC/RISCV_CORE0/fet2dec_pc[17]} {Aquila_SoC/RISCV_CORE0/fet2dec_pc[18]} {Aquila_SoC/RISCV_CORE0/fet2dec_pc[19]} {Aquila_SoC/RISCV_CORE0/fet2dec_pc[20]} {Aquila_SoC/RISCV_CORE0/fet2dec_pc[21]} {Aquila_SoC/RISCV_CORE0/fet2dec_pc[22]} {Aquila_SoC/RISCV_CORE0/fet2dec_pc[23]} {Aquila_SoC/RISCV_CORE0/fet2dec_pc[24]} {Aquila_SoC/RISCV_CORE0/fet2dec_pc[25]} {Aquila_SoC/RISCV_CORE0/fet2dec_pc[26]} {Aquila_SoC/RISCV_CORE0/fet2dec_pc[27]} {Aquila_SoC/RISCV_CORE0/fet2dec_pc[28]} {Aquila_SoC/RISCV_CORE0/fet2dec_pc[29]} {Aquila_SoC/RISCV_CORE0/fet2dec_pc[30]} {Aquila_SoC/RISCV_CORE0/fet2dec_pc[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/S[0]} {Aquila_SoC/D_Cache/S[1]} {Aquila_SoC/D_Cache/S[2]} {Aquila_SoC/D_Cache/S[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/S_nxt[0]} {Aquila_SoC/D_Cache/S_nxt[1]} {Aquila_SoC/D_Cache/S_nxt[2]} {Aquila_SoC/D_Cache/S_nxt[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/read_dcache_latency_cnt[0]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[1]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[2]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[3]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[4]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[5]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[6]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[7]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[8]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[9]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[10]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[11]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[12]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[13]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[14]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[15]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[16]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[17]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[18]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[19]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[20]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[21]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[22]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[23]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[24]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[25]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[26]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[27]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[28]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[29]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[30]} {Aquila_SoC/D_Cache/read_dcache_latency_cnt[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/write_dcache_hit_cnt[0]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[1]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[2]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[3]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[4]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[5]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[6]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[7]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[8]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[9]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[10]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[11]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[12]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[13]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[14]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[15]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[16]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[17]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[18]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[19]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[20]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[21]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[22]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[23]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[24]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[25]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[26]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[27]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[28]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[29]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[30]} {Aquila_SoC/D_Cache/write_dcache_hit_cnt[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/write_dcache_latency_cnt[0]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[1]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[2]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[3]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[4]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[5]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[6]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[7]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[8]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[9]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[10]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[11]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[12]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[13]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[14]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[15]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[16]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[17]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[18]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[19]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[20]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[21]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[22]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[23]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[24]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[25]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[26]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[27]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[28]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[29]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[30]} {Aquila_SoC/D_Cache/write_dcache_latency_cnt[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 128 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {Aquila_SoC/D_Cache/m_data_o[0]} {Aquila_SoC/D_Cache/m_data_o[1]} {Aquila_SoC/D_Cache/m_data_o[2]} {Aquila_SoC/D_Cache/m_data_o[3]} {Aquila_SoC/D_Cache/m_data_o[4]} {Aquila_SoC/D_Cache/m_data_o[5]} {Aquila_SoC/D_Cache/m_data_o[6]} {Aquila_SoC/D_Cache/m_data_o[7]} {Aquila_SoC/D_Cache/m_data_o[8]} {Aquila_SoC/D_Cache/m_data_o[9]} {Aquila_SoC/D_Cache/m_data_o[10]} {Aquila_SoC/D_Cache/m_data_o[11]} {Aquila_SoC/D_Cache/m_data_o[12]} {Aquila_SoC/D_Cache/m_data_o[13]} {Aquila_SoC/D_Cache/m_data_o[14]} {Aquila_SoC/D_Cache/m_data_o[15]} {Aquila_SoC/D_Cache/m_data_o[16]} {Aquila_SoC/D_Cache/m_data_o[17]} {Aquila_SoC/D_Cache/m_data_o[18]} {Aquila_SoC/D_Cache/m_data_o[19]} {Aquila_SoC/D_Cache/m_data_o[20]} {Aquila_SoC/D_Cache/m_data_o[21]} {Aquila_SoC/D_Cache/m_data_o[22]} {Aquila_SoC/D_Cache/m_data_o[23]} {Aquila_SoC/D_Cache/m_data_o[24]} {Aquila_SoC/D_Cache/m_data_o[25]} {Aquila_SoC/D_Cache/m_data_o[26]} {Aquila_SoC/D_Cache/m_data_o[27]} {Aquila_SoC/D_Cache/m_data_o[28]} {Aquila_SoC/D_Cache/m_data_o[29]} {Aquila_SoC/D_Cache/m_data_o[30]} {Aquila_SoC/D_Cache/m_data_o[31]} {Aquila_SoC/D_Cache/m_data_o[32]} {Aquila_SoC/D_Cache/m_data_o[33]} {Aquila_SoC/D_Cache/m_data_o[34]} {Aquila_SoC/D_Cache/m_data_o[35]} {Aquila_SoC/D_Cache/m_data_o[36]} {Aquila_SoC/D_Cache/m_data_o[37]} {Aquila_SoC/D_Cache/m_data_o[38]} {Aquila_SoC/D_Cache/m_data_o[39]} {Aquila_SoC/D_Cache/m_data_o[40]} {Aquila_SoC/D_Cache/m_data_o[41]} {Aquila_SoC/D_Cache/m_data_o[42]} {Aquila_SoC/D_Cache/m_data_o[43]} {Aquila_SoC/D_Cache/m_data_o[44]} {Aquila_SoC/D_Cache/m_data_o[45]} {Aquila_SoC/D_Cache/m_data_o[46]} {Aquila_SoC/D_Cache/m_data_o[47]} {Aquila_SoC/D_Cache/m_data_o[48]} {Aquila_SoC/D_Cache/m_data_o[49]} {Aquila_SoC/D_Cache/m_data_o[50]} {Aquila_SoC/D_Cache/m_data_o[51]} {Aquila_SoC/D_Cache/m_data_o[52]} {Aquila_SoC/D_Cache/m_data_o[53]} {Aquila_SoC/D_Cache/m_data_o[54]} {Aquila_SoC/D_Cache/m_data_o[55]} {Aquila_SoC/D_Cache/m_data_o[56]} {Aquila_SoC/D_Cache/m_data_o[57]} {Aquila_SoC/D_Cache/m_data_o[58]} {Aquila_SoC/D_Cache/m_data_o[59]} {Aquila_SoC/D_Cache/m_data_o[60]} {Aquila_SoC/D_Cache/m_data_o[61]} {Aquila_SoC/D_Cache/m_data_o[62]} {Aquila_SoC/D_Cache/m_data_o[63]} {Aquila_SoC/D_Cache/m_data_o[64]} {Aquila_SoC/D_Cache/m_data_o[65]} {Aquila_SoC/D_Cache/m_data_o[66]} {Aquila_SoC/D_Cache/m_data_o[67]} {Aquila_SoC/D_Cache/m_data_o[68]} {Aquila_SoC/D_Cache/m_data_o[69]} {Aquila_SoC/D_Cache/m_data_o[70]} {Aquila_SoC/D_Cache/m_data_o[71]} {Aquila_SoC/D_Cache/m_data_o[72]} {Aquila_SoC/D_Cache/m_data_o[73]} {Aquila_SoC/D_Cache/m_data_o[74]} {Aquila_SoC/D_Cache/m_data_o[75]} {Aquila_SoC/D_Cache/m_data_o[76]} {Aquila_SoC/D_Cache/m_data_o[77]} {Aquila_SoC/D_Cache/m_data_o[78]} {Aquila_SoC/D_Cache/m_data_o[79]} {Aquila_SoC/D_Cache/m_data_o[80]} {Aquila_SoC/D_Cache/m_data_o[81]} {Aquila_SoC/D_Cache/m_data_o[82]} {Aquila_SoC/D_Cache/m_data_o[83]} {Aquila_SoC/D_Cache/m_data_o[84]} {Aquila_SoC/D_Cache/m_data_o[85]} {Aquila_SoC/D_Cache/m_data_o[86]} {Aquila_SoC/D_Cache/m_data_o[87]} {Aquila_SoC/D_Cache/m_data_o[88]} {Aquila_SoC/D_Cache/m_data_o[89]} {Aquila_SoC/D_Cache/m_data_o[90]} {Aquila_SoC/D_Cache/m_data_o[91]} {Aquila_SoC/D_Cache/m_data_o[92]} {Aquila_SoC/D_Cache/m_data_o[93]} {Aquila_SoC/D_Cache/m_data_o[94]} {Aquila_SoC/D_Cache/m_data_o[95]} {Aquila_SoC/D_Cache/m_data_o[96]} {Aquila_SoC/D_Cache/m_data_o[97]} {Aquila_SoC/D_Cache/m_data_o[98]} {Aquila_SoC/D_Cache/m_data_o[99]} {Aquila_SoC/D_Cache/m_data_o[100]} {Aquila_SoC/D_Cache/m_data_o[101]} {Aquila_SoC/D_Cache/m_data_o[102]} {Aquila_SoC/D_Cache/m_data_o[103]} {Aquila_SoC/D_Cache/m_data_o[104]} {Aquila_SoC/D_Cache/m_data_o[105]} {Aquila_SoC/D_Cache/m_data_o[106]} {Aquila_SoC/D_Cache/m_data_o[107]} {Aquila_SoC/D_Cache/m_data_o[108]} {Aquila_SoC/D_Cache/m_data_o[109]} {Aquila_SoC/D_Cache/m_data_o[110]} {Aquila_SoC/D_Cache/m_data_o[111]} {Aquila_SoC/D_Cache/m_data_o[112]} {Aquila_SoC/D_Cache/m_data_o[113]} {Aquila_SoC/D_Cache/m_data_o[114]} {Aquila_SoC/D_Cache/m_data_o[115]} {Aquila_SoC/D_Cache/m_data_o[116]} {Aquila_SoC/D_Cache/m_data_o[117]} {Aquila_SoC/D_Cache/m_data_o[118]} {Aquila_SoC/D_Cache/m_data_o[119]} {Aquila_SoC/D_Cache/m_data_o[120]} {Aquila_SoC/D_Cache/m_data_o[121]} {Aquila_SoC/D_Cache/m_data_o[122]} {Aquila_SoC/D_Cache/m_data_o[123]} {Aquila_SoC/D_Cache/m_data_o[124]} {Aquila_SoC/D_Cache/m_data_o[125]} {Aquila_SoC/D_Cache/m_data_o[126]} {Aquila_SoC/D_Cache/m_data_o[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {Aquila_SoC/D_Cache/read_dcache_hit_cnt[0]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[1]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[2]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[3]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[4]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[5]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[6]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[7]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[8]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[9]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[10]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[11]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[12]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[13]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[14]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[15]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[16]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[17]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[18]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[19]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[20]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[21]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[22]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[23]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[24]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[25]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[26]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[27]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[28]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[29]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[30]} {Aquila_SoC/D_Cache/read_dcache_hit_cnt[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {Aquila_SoC/D_Cache/write_mem_quest_cnt[0]} {Aquila_SoC/D_Cache/write_mem_quest_cnt[1]} {Aquila_SoC/D_Cache/write_mem_quest_cnt[2]} {Aquila_SoC/D_Cache/write_mem_quest_cnt[3]} {Aquila_SoC/D_Cache/write_mem_quest_cnt[4]} {Aquila_SoC/D_Cache/write_mem_quest_cnt[5]} {Aquila_SoC/D_Cache/write_mem_quest_cnt[6]} {Aquila_SoC/D_Cache/write_mem_quest_cnt[7]} {Aquila_SoC/D_Cache/write_mem_quest_cnt[8]} {Aquila_SoC/D_Cache/write_mem_quest_cnt[9]} {Aquila_SoC/D_Cache/write_mem_quest_cnt[10]} {Aquila_SoC/D_Cache/write_mem_quest_cnt[11]} {Aquila_SoC/D_Cache/write_mem_quest_cnt[12]} {Aquila_SoC/D_Cache/write_mem_quest_cnt[13]} {Aquila_SoC/D_Cache/write_mem_quest_cnt[14]} {Aquila_SoC/D_Cache/write_mem_quest_cnt[15]} {Aquila_SoC/D_Cache/write_mem_quest_cnt[16]} {Aquila_SoC/D_Cache/write_mem_quest_cnt[17]} {Aquila_SoC/D_Cache/write_mem_quest_cnt[18]} {Aquila_SoC/D_Cache/write_mem_quest_cnt[19]} {Aquila_SoC/D_Cache/write_mem_quest_cnt[20]} {Aquila_SoC/D_Cache/write_mem_quest_cnt[21]} {Aquila_SoC/D_Cache/write_mem_quest_cnt[22]} {Aquila_SoC/D_Cache/write_mem_quest_cnt[23]} {Aquila_SoC/D_Cache/write_mem_quest_cnt[24]} {Aquila_SoC/D_Cache/write_mem_quest_cnt[25]} {Aquila_SoC/D_Cache/write_mem_quest_cnt[26]} {Aquila_SoC/D_Cache/write_mem_quest_cnt[27]} {Aquila_SoC/D_Cache/write_mem_quest_cnt[28]} {Aquila_SoC/D_Cache/write_mem_quest_cnt[29]} {Aquila_SoC/D_Cache/write_mem_quest_cnt[30]} {Aquila_SoC/D_Cache/write_mem_quest_cnt[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 128 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {Aquila_SoC/D_Cache/m_data_i[0]} {Aquila_SoC/D_Cache/m_data_i[1]} {Aquila_SoC/D_Cache/m_data_i[2]} {Aquila_SoC/D_Cache/m_data_i[3]} {Aquila_SoC/D_Cache/m_data_i[4]} {Aquila_SoC/D_Cache/m_data_i[5]} {Aquila_SoC/D_Cache/m_data_i[6]} {Aquila_SoC/D_Cache/m_data_i[7]} {Aquila_SoC/D_Cache/m_data_i[8]} {Aquila_SoC/D_Cache/m_data_i[9]} {Aquila_SoC/D_Cache/m_data_i[10]} {Aquila_SoC/D_Cache/m_data_i[11]} {Aquila_SoC/D_Cache/m_data_i[12]} {Aquila_SoC/D_Cache/m_data_i[13]} {Aquila_SoC/D_Cache/m_data_i[14]} {Aquila_SoC/D_Cache/m_data_i[15]} {Aquila_SoC/D_Cache/m_data_i[16]} {Aquila_SoC/D_Cache/m_data_i[17]} {Aquila_SoC/D_Cache/m_data_i[18]} {Aquila_SoC/D_Cache/m_data_i[19]} {Aquila_SoC/D_Cache/m_data_i[20]} {Aquila_SoC/D_Cache/m_data_i[21]} {Aquila_SoC/D_Cache/m_data_i[22]} {Aquila_SoC/D_Cache/m_data_i[23]} {Aquila_SoC/D_Cache/m_data_i[24]} {Aquila_SoC/D_Cache/m_data_i[25]} {Aquila_SoC/D_Cache/m_data_i[26]} {Aquila_SoC/D_Cache/m_data_i[27]} {Aquila_SoC/D_Cache/m_data_i[28]} {Aquila_SoC/D_Cache/m_data_i[29]} {Aquila_SoC/D_Cache/m_data_i[30]} {Aquila_SoC/D_Cache/m_data_i[31]} {Aquila_SoC/D_Cache/m_data_i[32]} {Aquila_SoC/D_Cache/m_data_i[33]} {Aquila_SoC/D_Cache/m_data_i[34]} {Aquila_SoC/D_Cache/m_data_i[35]} {Aquila_SoC/D_Cache/m_data_i[36]} {Aquila_SoC/D_Cache/m_data_i[37]} {Aquila_SoC/D_Cache/m_data_i[38]} {Aquila_SoC/D_Cache/m_data_i[39]} {Aquila_SoC/D_Cache/m_data_i[40]} {Aquila_SoC/D_Cache/m_data_i[41]} {Aquila_SoC/D_Cache/m_data_i[42]} {Aquila_SoC/D_Cache/m_data_i[43]} {Aquila_SoC/D_Cache/m_data_i[44]} {Aquila_SoC/D_Cache/m_data_i[45]} {Aquila_SoC/D_Cache/m_data_i[46]} {Aquila_SoC/D_Cache/m_data_i[47]} {Aquila_SoC/D_Cache/m_data_i[48]} {Aquila_SoC/D_Cache/m_data_i[49]} {Aquila_SoC/D_Cache/m_data_i[50]} {Aquila_SoC/D_Cache/m_data_i[51]} {Aquila_SoC/D_Cache/m_data_i[52]} {Aquila_SoC/D_Cache/m_data_i[53]} {Aquila_SoC/D_Cache/m_data_i[54]} {Aquila_SoC/D_Cache/m_data_i[55]} {Aquila_SoC/D_Cache/m_data_i[56]} {Aquila_SoC/D_Cache/m_data_i[57]} {Aquila_SoC/D_Cache/m_data_i[58]} {Aquila_SoC/D_Cache/m_data_i[59]} {Aquila_SoC/D_Cache/m_data_i[60]} {Aquila_SoC/D_Cache/m_data_i[61]} {Aquila_SoC/D_Cache/m_data_i[62]} {Aquila_SoC/D_Cache/m_data_i[63]} {Aquila_SoC/D_Cache/m_data_i[64]} {Aquila_SoC/D_Cache/m_data_i[65]} {Aquila_SoC/D_Cache/m_data_i[66]} {Aquila_SoC/D_Cache/m_data_i[67]} {Aquila_SoC/D_Cache/m_data_i[68]} {Aquila_SoC/D_Cache/m_data_i[69]} {Aquila_SoC/D_Cache/m_data_i[70]} {Aquila_SoC/D_Cache/m_data_i[71]} {Aquila_SoC/D_Cache/m_data_i[72]} {Aquila_SoC/D_Cache/m_data_i[73]} {Aquila_SoC/D_Cache/m_data_i[74]} {Aquila_SoC/D_Cache/m_data_i[75]} {Aquila_SoC/D_Cache/m_data_i[76]} {Aquila_SoC/D_Cache/m_data_i[77]} {Aquila_SoC/D_Cache/m_data_i[78]} {Aquila_SoC/D_Cache/m_data_i[79]} {Aquila_SoC/D_Cache/m_data_i[80]} {Aquila_SoC/D_Cache/m_data_i[81]} {Aquila_SoC/D_Cache/m_data_i[82]} {Aquila_SoC/D_Cache/m_data_i[83]} {Aquila_SoC/D_Cache/m_data_i[84]} {Aquila_SoC/D_Cache/m_data_i[85]} {Aquila_SoC/D_Cache/m_data_i[86]} {Aquila_SoC/D_Cache/m_data_i[87]} {Aquila_SoC/D_Cache/m_data_i[88]} {Aquila_SoC/D_Cache/m_data_i[89]} {Aquila_SoC/D_Cache/m_data_i[90]} {Aquila_SoC/D_Cache/m_data_i[91]} {Aquila_SoC/D_Cache/m_data_i[92]} {Aquila_SoC/D_Cache/m_data_i[93]} {Aquila_SoC/D_Cache/m_data_i[94]} {Aquila_SoC/D_Cache/m_data_i[95]} {Aquila_SoC/D_Cache/m_data_i[96]} {Aquila_SoC/D_Cache/m_data_i[97]} {Aquila_SoC/D_Cache/m_data_i[98]} {Aquila_SoC/D_Cache/m_data_i[99]} {Aquila_SoC/D_Cache/m_data_i[100]} {Aquila_SoC/D_Cache/m_data_i[101]} {Aquila_SoC/D_Cache/m_data_i[102]} {Aquila_SoC/D_Cache/m_data_i[103]} {Aquila_SoC/D_Cache/m_data_i[104]} {Aquila_SoC/D_Cache/m_data_i[105]} {Aquila_SoC/D_Cache/m_data_i[106]} {Aquila_SoC/D_Cache/m_data_i[107]} {Aquila_SoC/D_Cache/m_data_i[108]} {Aquila_SoC/D_Cache/m_data_i[109]} {Aquila_SoC/D_Cache/m_data_i[110]} {Aquila_SoC/D_Cache/m_data_i[111]} {Aquila_SoC/D_Cache/m_data_i[112]} {Aquila_SoC/D_Cache/m_data_i[113]} {Aquila_SoC/D_Cache/m_data_i[114]} {Aquila_SoC/D_Cache/m_data_i[115]} {Aquila_SoC/D_Cache/m_data_i[116]} {Aquila_SoC/D_Cache/m_data_i[117]} {Aquila_SoC/D_Cache/m_data_i[118]} {Aquila_SoC/D_Cache/m_data_i[119]} {Aquila_SoC/D_Cache/m_data_i[120]} {Aquila_SoC/D_Cache/m_data_i[121]} {Aquila_SoC/D_Cache/m_data_i[122]} {Aquila_SoC/D_Cache/m_data_i[123]} {Aquila_SoC/D_Cache/m_data_i[124]} {Aquila_SoC/D_Cache/m_data_i[125]} {Aquila_SoC/D_Cache/m_data_i[126]} {Aquila_SoC/D_Cache/m_data_i[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {Aquila_SoC/D_Cache/read_mem_quest_cnt[0]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[1]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[2]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[3]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[4]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[5]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[6]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[7]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[8]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[9]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[10]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[11]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[12]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[13]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[14]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[15]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[16]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[17]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[18]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[19]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[20]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[21]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[22]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[23]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[24]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[25]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[26]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[27]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[28]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[29]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[30]} {Aquila_SoC/D_Cache/read_mem_quest_cnt[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 32 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {Aquila_SoC/D_Cache/m_addr_o[0]} {Aquila_SoC/D_Cache/m_addr_o[1]} {Aquila_SoC/D_Cache/m_addr_o[2]} {Aquila_SoC/D_Cache/m_addr_o[3]} {Aquila_SoC/D_Cache/m_addr_o[4]} {Aquila_SoC/D_Cache/m_addr_o[5]} {Aquila_SoC/D_Cache/m_addr_o[6]} {Aquila_SoC/D_Cache/m_addr_o[7]} {Aquila_SoC/D_Cache/m_addr_o[8]} {Aquila_SoC/D_Cache/m_addr_o[9]} {Aquila_SoC/D_Cache/m_addr_o[10]} {Aquila_SoC/D_Cache/m_addr_o[11]} {Aquila_SoC/D_Cache/m_addr_o[12]} {Aquila_SoC/D_Cache/m_addr_o[13]} {Aquila_SoC/D_Cache/m_addr_o[14]} {Aquila_SoC/D_Cache/m_addr_o[15]} {Aquila_SoC/D_Cache/m_addr_o[16]} {Aquila_SoC/D_Cache/m_addr_o[17]} {Aquila_SoC/D_Cache/m_addr_o[18]} {Aquila_SoC/D_Cache/m_addr_o[19]} {Aquila_SoC/D_Cache/m_addr_o[20]} {Aquila_SoC/D_Cache/m_addr_o[21]} {Aquila_SoC/D_Cache/m_addr_o[22]} {Aquila_SoC/D_Cache/m_addr_o[23]} {Aquila_SoC/D_Cache/m_addr_o[24]} {Aquila_SoC/D_Cache/m_addr_o[25]} {Aquila_SoC/D_Cache/m_addr_o[26]} {Aquila_SoC/D_Cache/m_addr_o[27]} {Aquila_SoC/D_Cache/m_addr_o[28]} {Aquila_SoC/D_Cache/m_addr_o[29]} {Aquila_SoC/D_Cache/m_addr_o[30]} {Aquila_SoC/D_Cache/m_addr_o[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 32 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {Aquila_SoC/D_Cache/p_addr_i[0]} {Aquila_SoC/D_Cache/p_addr_i[1]} {Aquila_SoC/D_Cache/p_addr_i[2]} {Aquila_SoC/D_Cache/p_addr_i[3]} {Aquila_SoC/D_Cache/p_addr_i[4]} {Aquila_SoC/D_Cache/p_addr_i[5]} {Aquila_SoC/D_Cache/p_addr_i[6]} {Aquila_SoC/D_Cache/p_addr_i[7]} {Aquila_SoC/D_Cache/p_addr_i[8]} {Aquila_SoC/D_Cache/p_addr_i[9]} {Aquila_SoC/D_Cache/p_addr_i[10]} {Aquila_SoC/D_Cache/p_addr_i[11]} {Aquila_SoC/D_Cache/p_addr_i[12]} {Aquila_SoC/D_Cache/p_addr_i[13]} {Aquila_SoC/D_Cache/p_addr_i[14]} {Aquila_SoC/D_Cache/p_addr_i[15]} {Aquila_SoC/D_Cache/p_addr_i[16]} {Aquila_SoC/D_Cache/p_addr_i[17]} {Aquila_SoC/D_Cache/p_addr_i[18]} {Aquila_SoC/D_Cache/p_addr_i[19]} {Aquila_SoC/D_Cache/p_addr_i[20]} {Aquila_SoC/D_Cache/p_addr_i[21]} {Aquila_SoC/D_Cache/p_addr_i[22]} {Aquila_SoC/D_Cache/p_addr_i[23]} {Aquila_SoC/D_Cache/p_addr_i[24]} {Aquila_SoC/D_Cache/p_addr_i[25]} {Aquila_SoC/D_Cache/p_addr_i[26]} {Aquila_SoC/D_Cache/p_addr_i[27]} {Aquila_SoC/D_Cache/p_addr_i[28]} {Aquila_SoC/D_Cache/p_addr_i[29]} {Aquila_SoC/D_Cache/p_addr_i[30]} {Aquila_SoC/D_Cache/p_addr_i[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list Aquila_SoC/D_Cache/after_main]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list Aquila_SoC/D_Cache/cache_hit]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list Aquila_SoC/D_Cache/cache_missing]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list Aquila_SoC/D_Cache/m_ready_i]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list Aquila_SoC/D_Cache/m_rw_o]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list Aquila_SoC/D_Cache/m_strobe_o]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list Aquila_SoC/D_Cache/need_extra_strobe]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list Aquila_SoC/D_Cache/p_ready_o]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list Aquila_SoC/D_Cache/p_rw_i]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list Aquila_SoC/D_Cache/p_strobe_i]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list Aquila_SoC/D_Cache/prefetching]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
