# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../36_neronaurallogix.srcs/sources_1/new/neronaurallogix.vhd" \
"../../../../36_neronaurallogix.srcs/sim_1/new/neronaurallogix_sim.vhd" \

# Do not sort compile order
nosort
