Release 8.1i - xst I.27
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
     5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "flash_test14_xst.prj"

---- Target Parameters
Target Device                      : xc2vp20ff896-6
Output File Name                   : "../implementation/flash_test14.ngc"

---- Source Options
Top Module Name                    : flash_test14

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Hierarchy Separator                : /

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Effort                : 1

=========================================================================

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" in Library work.
Entity <flash_test14> compiled.
Entity <flash_test14> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <flash_test14> (Architecture <STRUCTURE>).
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1355: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1361: Generating a Black Box for component <IBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1367: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1373: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1381: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1389: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1397: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1405: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1413: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1421: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1429: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1437: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1445: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1453: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1461: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1469: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1477: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1485: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1493: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1543: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1549: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1555: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1561: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1567: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1573: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1579: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1585: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1591: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1597: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1603: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1609: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1615: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1621: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1627: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1633: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1639: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1645: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1651: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1657: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1663: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1669: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1675: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1681: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1693: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1699: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1705: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1711: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1717: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1723: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1729: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1741: Generating a Black Box for component <IBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1746: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1752: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd" line 1758: Generating a Black Box for component <OBUF>.
Entity <flash_test14> analyzed. Unit <flash_test14> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <flash_test14>.
    Related source file is "C:/MyProject/flash_test_edk14/hdl/flash_test14.vhd".
WARNING:Xst:646 - Signal <fpga_0_Generic_External_Memory_Mem_RPN> is assigned but never used.
Unit <flash_test14> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Loading device for application Rf_Device from file '2vp20.nph' in environment c:\Xilinx81.

Optimizing unit <flash_test14> ...

Mapping all equations...
Building and optimizing final netlist ...

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/flash_test14.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 56

Cell Usage :
# BELS                             : 2
#      GND                         : 1
#      VCC                         : 1
# IO Buffers                       : 55
#      IBUF                        : 2
#      IBUFGDS                     : 1
#      IOBUF                       : 16
#      OBUF                        : 36
# Others                           : 14
#      dcm_0_wrapper               : 1
#      debug_module_wrapper        : 1
#      dlmb_cntlr_wrapper          : 1
#      dlmb_wrapper                : 1
#      generic_external_memory_wrapper: 1
#      ilmb_cntlr_wrapper          : 1
#      ilmb_wrapper                : 1
#      lmb_bram_wrapper            : 1
#      mb_opb_wrapper              : 1
#      microblaze_0_wrapper        : 1
#      opb_bram_if_cntlr_1_bram_wrapper: 1
#      opb_bram_if_cntlr_1_wrapper : 1
#      rs232_wrapper               : 1
#      util_bus_split_0_wrapper    : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-6 

 Number of bonded IOBs:                 55  out of    556     9%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 3.241ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1484 / 1467
-------------------------------------------------------------------------
Delay:               3.241ns (Levels of Logic = 1)
  Source:            generic_external_memory:Mem_DQ_O<10> (PAD)
  Destination:       fpga_0_Generic_External_Memory_Mem_DQ_pin<10> (PAD)

  Data Path: generic_external_memory:Mem_DQ_O<10> to fpga_0_Generic_External_Memory_Mem_DQ_pin<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    generic_external_memory_wrapper:Mem_DQ_O<10>    1   0.000   0.390  generic_external_memory (fpga_0_Generic_External_Memory_Mem_DQ_O<10>)
     IOBUF:I->IO               2.851          iobuf_13 (fpga_0_Generic_External_Memory_Mem_DQ_pin<10>)
    ----------------------------------------
    Total                      3.241ns (2.851ns logic, 0.390ns route)
                                       (88.0% logic, 12.0% route)

=========================================================================
CPU : 8.15 / 8.23 s | Elapsed : 8.00 / 9.00 s
 
--> 

Total memory usage is 164516 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   56 (   0 filtered)
Number of infos    :    0 (   0 filtered)

