-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity krnl_lstm_krnl_lut_sigmoid36 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of krnl_lstm_krnl_lut_sigmoid36 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (21 downto 0) := "0000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (21 downto 0) := "0000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (21 downto 0) := "0000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (21 downto 0) := "0000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (21 downto 0) := "0000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (21 downto 0) := "0000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (21 downto 0) := "0001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (21 downto 0) := "0010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (21 downto 0) := "0100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (21 downto 0) := "1000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_40C00000 : STD_LOGIC_VECTOR (31 downto 0) := "01000000110000000000000000000000";
    constant ap_const_lv32_40800000 : STD_LOGIC_VECTOR (31 downto 0) := "01000000100000000000000000000000";
    constant ap_const_lv32_40000000 : STD_LOGIC_VECTOR (31 downto 0) := "01000000000000000000000000000000";
    constant ap_const_lv32_C0000000 : STD_LOGIC_VECTOR (31 downto 0) := "11000000000000000000000000000000";
    constant ap_const_lv32_C0800000 : STD_LOGIC_VECTOR (31 downto 0) := "11000000100000000000000000000000";
    constant ap_const_lv32_C0C00000 : STD_LOGIC_VECTOR (31 downto 0) := "11000000110000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv64_4016666666666668 : STD_LOGIC_VECTOR (63 downto 0) := "0100000000010110011001100110011001100110011001100110011001101000";
    constant ap_const_lv64_401199999999999A : STD_LOGIC_VECTOR (63 downto 0) := "0100000000010001100110011001100110011001100110011001100110011010";
    constant ap_const_lv64_3FF999999999999C : STD_LOGIC_VECTOR (63 downto 0) := "0011111111111001100110011001100110011001100110011001100110011100";
    constant ap_const_lv64_3FD99999999999A0 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111011001100110011001100110011001100110011001100110100000";
    constant ap_const_lv64_C003333333333333 : STD_LOGIC_VECTOR (63 downto 0) := "1100000000000011001100110011001100110011001100110011001100110011";
    constant ap_const_lv64_C00CCCCCCCCCCCCC : STD_LOGIC_VECTOR (63 downto 0) := "1100000000001100110011001100110011001100110011001100110011001100";
    constant ap_const_lv64_C016666666666666 : STD_LOGIC_VECTOR (63 downto 0) := "1100000000010110011001100110011001100110011001100110011001100110";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv64_4003333333333334 : STD_LOGIC_VECTOR (63 downto 0) := "0100000000000011001100110011001100110011001100110011001100110100";
    constant ap_const_lv64_BFF9999999999998 : STD_LOGIC_VECTOR (63 downto 0) := "1011111111111001100110011001100110011001100110011001100110011000";
    constant ap_const_lv64_C014CCCCCCCCCCCD : STD_LOGIC_VECTOR (63 downto 0) := "1100000000010100110011001100110011001100110011001100110011001101";
    constant ap_const_lv64_C013333333333333 : STD_LOGIC_VECTOR (63 downto 0) := "1100000000010011001100110011001100110011001100110011001100110011";
    constant ap_const_lv64_4013333333333334 : STD_LOGIC_VECTOR (63 downto 0) := "0100000000010011001100110011001100110011001100110011001100110100";
    constant ap_const_lv64_3FE99999999999A0 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111101001100110011001100110011001100110011001100110100000";
    constant ap_const_lv64_C009999999999999 : STD_LOGIC_VECTOR (63 downto 0) := "1100000000001001100110011001100110011001100110011001100110011001";
    constant ap_const_lv64_C01199999999999A : STD_LOGIC_VECTOR (63 downto 0) := "1100000000010001100110011001100110011001100110011001100110011010";
    constant ap_const_lv64_C006666666666666 : STD_LOGIC_VECTOR (63 downto 0) := "1100000000000110011001100110011001100110011001100110011001100110";
    constant ap_const_lv64_BFF3333333333330 : STD_LOGIC_VECTOR (63 downto 0) := "1011111111110011001100110011001100110011001100110011001100110000";
    constant ap_const_lv64_BFE9999999999998 : STD_LOGIC_VECTOR (63 downto 0) := "1011111111101001100110011001100110011001100110011001100110011000";
    constant ap_const_lv64_BFD9999999999990 : STD_LOGIC_VECTOR (63 downto 0) := "1011111111011001100110011001100110011001100110011001100110010000";
    constant ap_const_lv64_3FF3333333333334 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111110011001100110011001100110011001100110011001100110100";
    constant ap_const_lv64_4006666666666668 : STD_LOGIC_VECTOR (63 downto 0) := "0100000000000110011001100110011001100110011001100110011001101000";
    constant ap_const_lv64_400999999999999C : STD_LOGIC_VECTOR (63 downto 0) := "0100000000001001100110011001100110011001100110011001100110011100";
    constant ap_const_lv64_400CCCCCCCCCCCD0 : STD_LOGIC_VECTOR (63 downto 0) := "0100000000001100110011001100110011001100110011001100110011010000";
    constant ap_const_lv64_4014CCCCCCCCCCCE : STD_LOGIC_VECTOR (63 downto 0) := "0100000000010100110011001100110011001100110011001100110011001110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal sigmoid_lut_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal sigmoid_lut_ce0 : STD_LOGIC;
    signal sigmoid_lut_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_169_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv1_i_reg_1153 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal or_ln23_fu_398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln23_reg_1188 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal or_ln23_1_fu_433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln23_1_reg_1203 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln113_fu_457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln113_reg_1236 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln113_fu_463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln113_reg_1241 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln101_fu_490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln101_reg_1246 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal or_ln101_fu_496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln101_reg_1251 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_fu_528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_reg_1256 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal or_ln83_fu_534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln83_reg_1261 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln71_fu_561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln71_reg_1266 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal or_ln71_fu_567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln71_reg_1271 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln53_fu_599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln53_reg_1276 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal or_ln53_fu_605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln53_reg_1281 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln41_fu_632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln41_reg_1286 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal or_ln41_fu_638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln41_reg_1291 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln29_fu_660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln29_reg_1296 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal or_ln29_fu_666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln29_reg_1301 : STD_LOGIC_VECTOR (0 downto 0);
    signal lut_i_32_fu_751_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal lut_i_32_reg_1306 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_fu_239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_137_reg_1311 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_138_reg_1316 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln47_fu_764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln47_reg_1321 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_145_reg_1327 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_146_reg_1332 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln59_fu_775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln59_reg_1337 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_149_reg_1343 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_150_reg_1348 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln65_fu_791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln65_reg_1353 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_157_reg_1359 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_158_reg_1364 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_fu_802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_reg_1369 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_165_reg_1375 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_166_reg_1380 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln89_fu_813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln89_reg_1385 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_169_reg_1391 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_170_reg_1396 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln95_fu_829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln95_reg_1401 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_177_reg_1407 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_178_reg_1412 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln107_fu_840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln107_reg_1417 : STD_LOGIC_VECTOR (0 downto 0);
    signal lut_i_40_fu_1018_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal lut_i_40_reg_1423 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal lut_i_45_fu_1132_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal lut_i_45_reg_1428 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal zext_ln13_4_fu_1139_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal grp_fu_173_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal grp_fu_178_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_202_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_fu_208_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_213_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_231_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln23_fu_369_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_372_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln23_fu_382_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln23_1_fu_392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln23_fu_386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln23_1_fu_404_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_123_fu_407_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln23_1_fu_417_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln23_3_fu_427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln23_2_fu_421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln110_1_fu_439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln110_2_fu_445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln110_fu_451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln98_1_fu_469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln98_2_fu_474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln101_1_fu_485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln98_fu_479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln80_1_fu_502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln80_2_fu_507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_1_fu_518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln83_2_fu_523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln80_fu_512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_1_fu_540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_2_fu_545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln71_1_fu_556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln68_fu_550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln50_1_fu_573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln50_2_fu_578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln53_1_fu_589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln53_2_fu_594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln50_fu_583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln38_1_fu_611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln38_2_fu_616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln41_1_fu_627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln38_fu_621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln26_1_fu_644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln29_1_fu_655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln26_fu_649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln23_fu_672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln23_1_fu_677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lut_i_fu_682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_fu_692_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln13_fu_688_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal lut_i_31_fu_699_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln32_1_fu_710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln35_1_fu_721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln35_2_fu_726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln35_fu_731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln32_fu_715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln35_fu_745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln35_fu_737_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln13_1_fu_706_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln47_1_fu_759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln59_1_fu_770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln65_1_fu_781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln65_2_fu_786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_1_fu_797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln89_1_fu_808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln95_1_fu_819_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln95_2_fu_824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln107_1_fu_835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln41_fu_846_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal lut_i_33_fu_853_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln44_1_fu_863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln44_fu_867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln47_fu_879_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln47_fu_872_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln13_2_fu_859_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln53_fu_892_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal lut_i_34_fu_884_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal and_ln56_1_fu_906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln56_fu_910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln59_fu_922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln59_fu_915_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal lut_i_35_fu_899_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal and_ln62_1_fu_935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln62_fu_939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln65_fu_951_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_fu_944_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal lut_i_36_fu_927_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal lut_i_37_fu_956_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln71_fu_968_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln13_3_fu_964_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln74_1_fu_982_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln74_fu_986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_fu_998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_fu_991_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal lut_i_38_fu_975_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln83_fu_1011_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal lut_i_39_fu_1003_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln86_1_fu_1025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln86_fu_1029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln89_fu_1041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln89_fu_1034_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln92_1_fu_1053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln92_fu_1057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln95_fu_1069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln95_fu_1062_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal lut_i_41_fu_1046_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln101_fu_1082_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal lut_i_42_fu_1074_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln104_1_fu_1096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln104_fu_1100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln107_fu_1112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln107_fu_1105_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal lut_i_43_fu_1089_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln113_fu_1125_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal lut_i_44_fu_1117_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_169_ce : STD_LOGIC;
    signal grp_fu_173_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_178_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_202_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_208_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_213_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_231_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_condition_153 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component krnl_lstm_fpext_32ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component krnl_lstm_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component krnl_lstm_dcmp_64ns_64ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component krnl_lstm_krnl_lut_sigmoid34_sigmoid_lut98 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    sigmoid_lut_U : component krnl_lstm_krnl_lut_sigmoid34_sigmoid_lut98
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sigmoid_lut_address0,
        ce0 => sigmoid_lut_ce0,
        q0 => sigmoid_lut_q0);

    fpext_32ns_64_2_no_dsp_1_U1222 : component krnl_lstm_fpext_32ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_read,
        ce => grp_fu_169_ce,
        dout => grp_fu_169_p1);

    fcmp_32ns_32ns_1_2_no_dsp_1_U1223 : component krnl_lstm_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_read,
        din1 => grp_fu_173_p1,
        ce => ap_const_logic_1,
        opcode => grp_fu_173_opcode,
        dout => grp_fu_173_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U1224 : component krnl_lstm_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_read,
        din1 => grp_fu_178_p1,
        ce => ap_const_logic_1,
        opcode => grp_fu_178_opcode,
        dout => grp_fu_178_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U1225 : component krnl_lstm_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_read,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_4,
        dout => grp_fu_192_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U1226 : component krnl_lstm_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_read,
        din1 => ap_const_lv32_40800000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_4,
        dout => grp_fu_197_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U1227 : component krnl_lstm_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv1_i_reg_1153,
        din1 => grp_fu_202_p1,
        ce => ap_const_logic_1,
        opcode => grp_fu_202_opcode,
        dout => grp_fu_202_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U1228 : component krnl_lstm_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv1_i_reg_1153,
        din1 => grp_fu_208_p1,
        ce => ap_const_logic_1,
        opcode => grp_fu_208_opcode,
        dout => grp_fu_208_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U1229 : component krnl_lstm_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv1_i_reg_1153,
        din1 => grp_fu_213_p1,
        ce => ap_const_logic_1,
        opcode => grp_fu_213_opcode,
        dout => grp_fu_213_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U1230 : component krnl_lstm_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv1_i_reg_1153,
        din1 => grp_fu_231_p1,
        ce => ap_const_logic_1,
        opcode => grp_fu_231_opcode,
        dout => grp_fu_231_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U1231 : component krnl_lstm_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv1_i_reg_1153,
        din1 => ap_const_lv64_C009999999999999,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_239_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U1232 : component krnl_lstm_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv1_i_reg_1153,
        din1 => ap_const_lv64_C006666666666666,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_4,
        dout => grp_fu_244_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U1233 : component krnl_lstm_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv1_i_reg_1153,
        din1 => ap_const_lv64_C006666666666666,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_249_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U1234 : component krnl_lstm_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv1_i_reg_1153,
        din1 => ap_const_lv64_C003333333333333,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_4,
        dout => grp_fu_254_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U1235 : component krnl_lstm_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv1_i_reg_1153,
        din1 => ap_const_lv64_BFF9999999999998,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_259_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U1236 : component krnl_lstm_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv1_i_reg_1153,
        din1 => ap_const_lv64_BFF3333333333330,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_4,
        dout => grp_fu_264_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U1237 : component krnl_lstm_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv1_i_reg_1153,
        din1 => ap_const_lv64_BFF3333333333330,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_269_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U1238 : component krnl_lstm_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv1_i_reg_1153,
        din1 => ap_const_lv64_BFE9999999999998,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_4,
        dout => grp_fu_274_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U1239 : component krnl_lstm_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv1_i_reg_1153,
        din1 => ap_const_lv64_BFE9999999999998,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_279_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U1240 : component krnl_lstm_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv1_i_reg_1153,
        din1 => ap_const_lv64_BFD9999999999990,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_4,
        dout => grp_fu_284_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U1241 : component krnl_lstm_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv1_i_reg_1153,
        din1 => ap_const_lv64_BFD9999999999990,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_289_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U1242 : component krnl_lstm_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv1_i_reg_1153,
        din1 => ap_const_lv64_3FE99999999999A0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_294_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U1243 : component krnl_lstm_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv1_i_reg_1153,
        din1 => ap_const_lv64_3FF3333333333334,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_4,
        dout => grp_fu_299_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U1244 : component krnl_lstm_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv1_i_reg_1153,
        din1 => ap_const_lv64_3FF3333333333334,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_304_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U1245 : component krnl_lstm_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv1_i_reg_1153,
        din1 => ap_const_lv64_3FF999999999999C,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_4,
        dout => grp_fu_309_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U1246 : component krnl_lstm_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv1_i_reg_1153,
        din1 => ap_const_lv64_4003333333333334,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_314_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U1247 : component krnl_lstm_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv1_i_reg_1153,
        din1 => ap_const_lv64_4006666666666668,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_4,
        dout => grp_fu_319_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U1248 : component krnl_lstm_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv1_i_reg_1153,
        din1 => ap_const_lv64_4006666666666668,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_324_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U1249 : component krnl_lstm_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv1_i_reg_1153,
        din1 => ap_const_lv64_400999999999999C,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_4,
        dout => grp_fu_329_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U1250 : component krnl_lstm_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv1_i_reg_1153,
        din1 => ap_const_lv64_400999999999999C,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_334_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U1251 : component krnl_lstm_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv1_i_reg_1153,
        din1 => ap_const_lv64_400CCCCCCCCCCCD0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_4,
        dout => grp_fu_339_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U1252 : component krnl_lstm_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv1_i_reg_1153,
        din1 => ap_const_lv64_400CCCCCCCCCCCD0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_344_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U1253 : component krnl_lstm_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv1_i_reg_1153,
        din1 => ap_const_lv64_4013333333333334,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_349_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U1254 : component krnl_lstm_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv1_i_reg_1153,
        din1 => ap_const_lv64_4014CCCCCCCCCCCE,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_4,
        dout => grp_fu_354_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U1255 : component krnl_lstm_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv1_i_reg_1153,
        din1 => ap_const_lv64_4014CCCCCCCCCCCE,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_359_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U1256 : component krnl_lstm_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv1_i_reg_1153,
        din1 => ap_const_lv64_4016666666666668,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_4,
        dout => grp_fu_364_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                and_ln101_reg_1246 <= and_ln101_fu_490_p2;
                or_ln101_reg_1251 <= or_ln101_fu_496_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                and_ln107_reg_1417 <= and_ln107_fu_840_p2;
                tmp_177_reg_1407 <= grp_fu_349_p2;
                tmp_178_reg_1412 <= grp_fu_354_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                and_ln113_reg_1236 <= and_ln113_fu_457_p2;
                or_ln113_reg_1241 <= or_ln113_fu_463_p2;
                or_ln23_1_reg_1203 <= or_ln23_1_fu_433_p2;
                or_ln23_reg_1188 <= or_ln23_fu_398_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln83_reg_1261 = ap_const_lv1_0) and (or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16) and (or_ln41_reg_1291 = ap_const_lv1_0) and (or_ln53_reg_1281 = ap_const_lv1_0) and (or_ln71_reg_1271 = ap_const_lv1_0))) then
                and_ln29_reg_1296 <= and_ln29_fu_660_p2;
                or_ln29_reg_1301 <= or_ln29_fu_666_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln83_reg_1261 = ap_const_lv1_0) and (or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14) and (or_ln53_reg_1281 = ap_const_lv1_0) and (or_ln71_reg_1271 = ap_const_lv1_0))) then
                and_ln41_reg_1286 <= and_ln41_fu_632_p2;
                or_ln41_reg_1291 <= or_ln41_fu_638_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln83_reg_1261 = ap_const_lv1_0) and (or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state18) and (or_ln53_reg_1281 = ap_const_lv1_0) and (or_ln71_reg_1271 = ap_const_lv1_0))) then
                and_ln47_reg_1321 <= and_ln47_fu_764_p2;
                tmp_137_reg_1311 <= grp_fu_239_p2;
                tmp_138_reg_1316 <= grp_fu_244_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln83_reg_1261 = ap_const_lv1_0) and (or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12) and (or_ln71_reg_1271 = ap_const_lv1_0))) then
                and_ln53_reg_1276 <= and_ln53_fu_599_p2;
                or_ln53_reg_1281 <= or_ln53_fu_605_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln83_reg_1261 = ap_const_lv1_0) and (or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state18) and (or_ln71_reg_1271 = ap_const_lv1_0))) then
                and_ln59_reg_1337 <= and_ln59_fu_775_p2;
                and_ln65_reg_1353 <= and_ln65_fu_791_p2;
                tmp_145_reg_1327 <= grp_fu_259_p2;
                tmp_146_reg_1332 <= grp_fu_264_p2;
                tmp_149_reg_1343 <= grp_fu_279_p2;
                tmp_150_reg_1348 <= grp_fu_284_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln83_reg_1261 = ap_const_lv1_0) and (or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                and_ln71_reg_1266 <= and_ln71_fu_561_p2;
                or_ln71_reg_1271 <= or_ln71_fu_567_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln83_reg_1261 = ap_const_lv1_0) and (or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                and_ln77_reg_1369 <= and_ln77_fu_802_p2;
                tmp_157_reg_1359 <= grp_fu_294_p2;
                tmp_158_reg_1364 <= grp_fu_299_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                and_ln83_reg_1256 <= and_ln83_fu_528_p2;
                or_ln83_reg_1261 <= or_ln83_fu_534_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                and_ln89_reg_1385 <= and_ln89_fu_813_p2;
                and_ln95_reg_1401 <= and_ln95_fu_829_p2;
                tmp_165_reg_1375 <= grp_fu_314_p2;
                tmp_166_reg_1380 <= grp_fu_319_p2;
                tmp_169_reg_1391 <= grp_fu_334_p2;
                tmp_170_reg_1396 <= grp_fu_339_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                conv1_i_reg_1153 <= grp_fu_169_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln83_reg_1261 = ap_const_lv1_0) and (or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state18) and (or_ln41_reg_1291 = ap_const_lv1_0) and (or_ln53_reg_1281 = ap_const_lv1_0) and (or_ln71_reg_1271 = ap_const_lv1_0))) then
                lut_i_32_reg_1306 <= lut_i_32_fu_751_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                lut_i_40_reg_1423 <= lut_i_40_fu_1018_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                lut_i_45_reg_1428 <= lut_i_45_fu_1132_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    and_ln101_1_fu_485_p2 <= (or_ln23_1_reg_1203 and grp_fu_208_p2);
    and_ln101_fu_490_p2 <= (grp_fu_213_p2 and and_ln101_1_fu_485_p2);
    and_ln104_1_fu_1096_p2 <= (tmp_177_reg_1407 and or_ln23_1_reg_1203);
    and_ln104_fu_1100_p2 <= (tmp_178_reg_1412 and and_ln104_1_fu_1096_p2);
    and_ln107_1_fu_835_p2 <= (or_ln23_1_reg_1203 and grp_fu_359_p2);
    and_ln107_fu_840_p2 <= (grp_fu_364_p2 and and_ln107_1_fu_835_p2);
    and_ln110_1_fu_439_p2 <= (or_ln23_1_fu_433_p2 and grp_fu_202_p2);
    and_ln110_2_fu_445_p2 <= (or_ln23_fu_398_p2 and grp_fu_173_p2);
    and_ln110_fu_451_p2 <= (and_ln110_2_fu_445_p2 and and_ln110_1_fu_439_p2);
    and_ln113_fu_457_p2 <= (or_ln23_fu_398_p2 and grp_fu_178_p2);
    and_ln23_1_fu_677_p2 <= (or_ln23_1_reg_1203 and grp_fu_202_p2);
    and_ln23_fu_672_p2 <= (or_ln23_reg_1188 and grp_fu_173_p2);
    and_ln26_1_fu_644_p2 <= (or_ln23_1_reg_1203 and grp_fu_202_p2);
    and_ln26_fu_649_p2 <= (grp_fu_208_p2 and and_ln26_1_fu_644_p2);
    and_ln29_1_fu_655_p2 <= (or_ln23_1_reg_1203 and grp_fu_213_p2);
    and_ln29_fu_660_p2 <= (grp_fu_231_p2 and and_ln29_1_fu_655_p2);
    and_ln32_1_fu_710_p2 <= (or_ln23_1_reg_1203 and grp_fu_208_p2);
    and_ln32_fu_715_p2 <= (grp_fu_213_p2 and and_ln32_1_fu_710_p2);
    and_ln35_1_fu_721_p2 <= (or_ln23_1_reg_1203 and grp_fu_231_p2);
    and_ln35_2_fu_726_p2 <= (or_ln23_reg_1188 and grp_fu_178_p2);
    and_ln35_fu_731_p2 <= (and_ln35_2_fu_726_p2 and and_ln35_1_fu_721_p2);
    and_ln38_1_fu_611_p2 <= (or_ln23_reg_1188 and grp_fu_173_p2);
    and_ln38_2_fu_616_p2 <= (or_ln23_1_reg_1203 and grp_fu_202_p2);
    and_ln38_fu_621_p2 <= (and_ln38_2_fu_616_p2 and and_ln38_1_fu_611_p2);
    and_ln41_1_fu_627_p2 <= (or_ln23_1_reg_1203 and grp_fu_208_p2);
    and_ln41_fu_632_p2 <= (grp_fu_213_p2 and and_ln41_1_fu_627_p2);
    and_ln44_1_fu_863_p2 <= (tmp_137_reg_1311 and or_ln23_1_reg_1203);
    and_ln44_fu_867_p2 <= (tmp_138_reg_1316 and and_ln44_1_fu_863_p2);
    and_ln47_1_fu_759_p2 <= (or_ln23_1_reg_1203 and grp_fu_249_p2);
    and_ln47_fu_764_p2 <= (grp_fu_254_p2 and and_ln47_1_fu_759_p2);
    and_ln50_1_fu_573_p2 <= (or_ln23_1_reg_1203 and grp_fu_202_p2);
    and_ln50_2_fu_578_p2 <= (or_ln23_reg_1188 and grp_fu_173_p2);
    and_ln50_fu_583_p2 <= (and_ln50_2_fu_578_p2 and and_ln50_1_fu_573_p2);
    and_ln53_1_fu_589_p2 <= (or_ln23_reg_1188 and grp_fu_178_p2);
    and_ln53_2_fu_594_p2 <= (or_ln23_1_reg_1203 and grp_fu_208_p2);
    and_ln53_fu_599_p2 <= (and_ln53_2_fu_594_p2 and and_ln53_1_fu_589_p2);
    and_ln56_1_fu_906_p2 <= (tmp_145_reg_1327 and or_ln23_1_reg_1203);
    and_ln56_fu_910_p2 <= (tmp_146_reg_1332 and and_ln56_1_fu_906_p2);
    and_ln59_1_fu_770_p2 <= (or_ln23_1_reg_1203 and grp_fu_269_p2);
    and_ln59_fu_775_p2 <= (grp_fu_274_p2 and and_ln59_1_fu_770_p2);
    and_ln62_1_fu_935_p2 <= (tmp_149_reg_1343 and or_ln23_1_reg_1203);
    and_ln62_fu_939_p2 <= (tmp_150_reg_1348 and and_ln62_1_fu_935_p2);
    and_ln65_1_fu_781_p2 <= (or_ln23_1_reg_1203 and grp_fu_289_p2);
    and_ln65_2_fu_786_p2 <= (or_ln23_reg_1188 and grp_fu_192_p2);
    and_ln65_fu_791_p2 <= (and_ln65_2_fu_786_p2 and and_ln65_1_fu_781_p2);
    and_ln68_1_fu_540_p2 <= (or_ln23_reg_1188 and grp_fu_173_p2);
    and_ln68_2_fu_545_p2 <= (or_ln23_1_reg_1203 and grp_fu_202_p2);
    and_ln68_fu_550_p2 <= (and_ln68_2_fu_545_p2 and and_ln68_1_fu_540_p2);
    and_ln71_1_fu_556_p2 <= (or_ln23_1_reg_1203 and grp_fu_208_p2);
    and_ln71_fu_561_p2 <= (grp_fu_213_p2 and and_ln71_1_fu_556_p2);
    and_ln74_1_fu_982_p2 <= (tmp_157_reg_1359 and or_ln23_1_reg_1203);
    and_ln74_fu_986_p2 <= (tmp_158_reg_1364 and and_ln74_1_fu_982_p2);
    and_ln77_1_fu_797_p2 <= (or_ln23_1_reg_1203 and grp_fu_304_p2);
    and_ln77_fu_802_p2 <= (grp_fu_309_p2 and and_ln77_1_fu_797_p2);
    and_ln80_1_fu_502_p2 <= (or_ln23_1_reg_1203 and grp_fu_202_p2);
    and_ln80_2_fu_507_p2 <= (or_ln23_reg_1188 and grp_fu_173_p2);
    and_ln80_fu_512_p2 <= (and_ln80_2_fu_507_p2 and and_ln80_1_fu_502_p2);
    and_ln83_1_fu_518_p2 <= (or_ln23_reg_1188 and grp_fu_178_p2);
    and_ln83_2_fu_523_p2 <= (or_ln23_1_reg_1203 and grp_fu_208_p2);
    and_ln83_fu_528_p2 <= (and_ln83_2_fu_523_p2 and and_ln83_1_fu_518_p2);
    and_ln86_1_fu_1025_p2 <= (tmp_165_reg_1375 and or_ln23_1_reg_1203);
    and_ln86_fu_1029_p2 <= (tmp_166_reg_1380 and and_ln86_1_fu_1025_p2);
    and_ln89_1_fu_808_p2 <= (or_ln23_1_reg_1203 and grp_fu_324_p2);
    and_ln89_fu_813_p2 <= (grp_fu_329_p2 and and_ln89_1_fu_808_p2);
    and_ln92_1_fu_1053_p2 <= (tmp_169_reg_1391 and or_ln23_1_reg_1203);
    and_ln92_fu_1057_p2 <= (tmp_170_reg_1396 and and_ln92_1_fu_1053_p2);
    and_ln95_1_fu_819_p2 <= (or_ln23_1_reg_1203 and grp_fu_344_p2);
    and_ln95_2_fu_824_p2 <= (or_ln23_reg_1188 and grp_fu_197_p2);
    and_ln95_fu_829_p2 <= (and_ln95_2_fu_824_p2 and and_ln95_1_fu_819_p2);
    and_ln98_1_fu_469_p2 <= (or_ln23_reg_1188 and grp_fu_173_p2);
    and_ln98_2_fu_474_p2 <= (or_ln23_1_reg_1203 and grp_fu_202_p2);
    and_ln98_fu_479_p2 <= (and_ln98_2_fu_474_p2 and and_ln98_1_fu_469_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_condition_153_assign_proc : process(or_ln113_reg_1241, or_ln101_reg_1251, or_ln83_reg_1261, or_ln71_reg_1271, or_ln53_reg_1281, or_ln41_reg_1291)
    begin
                ap_condition_153 <= ((or_ln83_reg_1261 = ap_const_lv1_0) and (or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (or_ln41_reg_1291 = ap_const_lv1_0) and (or_ln53_reg_1281 = ap_const_lv1_0) and (or_ln71_reg_1271 = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= sigmoid_lut_q0;
    bitcast_ln23_1_fu_404_p1 <= conv1_i_reg_1153;
    bitcast_ln23_fu_369_p1 <= p_read;

    grp_fu_169_ce_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            grp_fu_169_ce <= ap_const_logic_1;
        else 
            grp_fu_169_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_173_opcode_assign_proc : process(or_ln113_reg_1241, or_ln101_reg_1251, or_ln83_reg_1261, or_ln71_reg_1271, or_ln53_reg_1281, or_ln41_reg_1291, or_ln29_reg_1301, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state17)
    begin
        if ((((or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((or_ln83_reg_1261 = ap_const_lv1_0) and (or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17) and (or_ln29_reg_1301 = ap_const_lv1_0) and (or_ln41_reg_1291 = ap_const_lv1_0) and (or_ln53_reg_1281 = ap_const_lv1_0) and (or_ln71_reg_1271 = ap_const_lv1_0)) or ((or_ln83_reg_1261 = ap_const_lv1_0) and (or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (or_ln53_reg_1281 = ap_const_lv1_0) and (or_ln71_reg_1271 = ap_const_lv1_0)) or ((or_ln83_reg_1261 = ap_const_lv1_0) and (or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_173_opcode <= ap_const_lv5_3;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or ((or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((or_ln83_reg_1261 = ap_const_lv1_0) and (or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11) and (or_ln71_reg_1271 = ap_const_lv1_0)))) then 
            grp_fu_173_opcode <= ap_const_lv5_4;
        else 
            grp_fu_173_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_173_p1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_173_p1 <= ap_const_lv32_C0C00000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_173_p1 <= ap_const_lv32_C0800000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_173_p1 <= ap_const_lv32_C0000000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_173_p1 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_173_p1 <= ap_const_lv32_40000000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_173_p1 <= ap_const_lv32_40800000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_173_p1 <= ap_const_lv32_40C00000;
        else 
            grp_fu_173_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_178_opcode_assign_proc : process(or_ln113_reg_1241, or_ln101_reg_1251, or_ln83_reg_1261, or_ln71_reg_1271, or_ln53_reg_1281, or_ln41_reg_1291, ap_CS_fsm_state3, ap_CS_fsm_state7, ap_CS_fsm_state11, ap_CS_fsm_state17)
    begin
        if (((or_ln83_reg_1261 = ap_const_lv1_0) and (or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17) and (or_ln41_reg_1291 = ap_const_lv1_0) and (or_ln53_reg_1281 = ap_const_lv1_0) and (or_ln71_reg_1271 = ap_const_lv1_0))) then 
            grp_fu_178_opcode <= ap_const_lv5_4;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or ((or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((or_ln83_reg_1261 = ap_const_lv1_0) and (or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11) and (or_ln71_reg_1271 = ap_const_lv1_0)))) then 
            grp_fu_178_opcode <= ap_const_lv5_3;
        else 
            grp_fu_178_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_178_p1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state7, ap_CS_fsm_state11, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_178_p1 <= ap_const_lv32_C0800000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_178_p1 <= ap_const_lv32_C0000000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_178_p1 <= ap_const_lv32_40000000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_178_p1 <= ap_const_lv32_40C00000;
        else 
            grp_fu_178_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_202_opcode_assign_proc : process(or_ln113_reg_1241, or_ln101_reg_1251, or_ln83_reg_1261, or_ln71_reg_1271, or_ln53_reg_1281, or_ln41_reg_1291, or_ln29_reg_1301, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state17, ap_CS_fsm_state15)
    begin
        if ((((or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((or_ln83_reg_1261 = ap_const_lv1_0) and (or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17) and (or_ln29_reg_1301 = ap_const_lv1_0) and (or_ln41_reg_1291 = ap_const_lv1_0) and (or_ln53_reg_1281 = ap_const_lv1_0) and (or_ln71_reg_1271 = ap_const_lv1_0)) or ((or_ln83_reg_1261 = ap_const_lv1_0) and (or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (or_ln53_reg_1281 = ap_const_lv1_0) and (or_ln71_reg_1271 = ap_const_lv1_0)) or ((or_ln83_reg_1261 = ap_const_lv1_0) and (or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_202_opcode <= ap_const_lv5_4;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or ((or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((or_ln83_reg_1261 = ap_const_lv1_0) and (or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15) and (or_ln41_reg_1291 = ap_const_lv1_0) and (or_ln53_reg_1281 = ap_const_lv1_0) and (or_ln71_reg_1271 = ap_const_lv1_0)) or ((or_ln83_reg_1261 = ap_const_lv1_0) and (or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11) and (or_ln71_reg_1271 = ap_const_lv1_0)))) then 
            grp_fu_202_opcode <= ap_const_lv5_3;
        else 
            grp_fu_202_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_202_p1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state17, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            grp_fu_202_p1 <= ap_const_lv64_C016666666666666;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_202_p1 <= ap_const_lv64_C00CCCCCCCCCCCCC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_202_p1 <= ap_const_lv64_C003333333333333;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_202_p1 <= ap_const_lv64_3FD99999999999A0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_202_p1 <= ap_const_lv64_3FF999999999999C;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_202_p1 <= ap_const_lv64_401199999999999A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_202_p1 <= ap_const_lv64_4016666666666668;
        else 
            grp_fu_202_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_208_opcode_assign_proc : process(or_ln113_reg_1241, or_ln101_reg_1251, or_ln83_reg_1261, or_ln71_reg_1271, or_ln53_reg_1281, or_ln41_reg_1291, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state17, ap_CS_fsm_state15)
    begin
        if ((((or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((or_ln83_reg_1261 = ap_const_lv1_0) and (or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15) and (or_ln41_reg_1291 = ap_const_lv1_0) and (or_ln53_reg_1281 = ap_const_lv1_0) and (or_ln71_reg_1271 = ap_const_lv1_0)) or ((or_ln83_reg_1261 = ap_const_lv1_0) and (or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11) and (or_ln71_reg_1271 = ap_const_lv1_0)))) then 
            grp_fu_208_opcode <= ap_const_lv5_4;
        elsif ((((or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((or_ln83_reg_1261 = ap_const_lv1_0) and (or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17) and (or_ln41_reg_1291 = ap_const_lv1_0) and (or_ln53_reg_1281 = ap_const_lv1_0) and (or_ln71_reg_1271 = ap_const_lv1_0)) or ((or_ln83_reg_1261 = ap_const_lv1_0) and (or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (or_ln53_reg_1281 = ap_const_lv1_0) and (or_ln71_reg_1271 = ap_const_lv1_0)) or ((or_ln83_reg_1261 = ap_const_lv1_0) and (or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_208_opcode <= ap_const_lv5_3;
        else 
            grp_fu_208_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_208_p1_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state17, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_208_p1 <= ap_const_lv64_C013333333333333;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_208_p1 <= ap_const_lv64_C014CCCCCCCCCCCD;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_208_p1 <= ap_const_lv64_C00CCCCCCCCCCCCC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_208_p1 <= ap_const_lv64_BFF9999999999998;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_208_p1 <= ap_const_lv64_3FD99999999999A0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_208_p1 <= ap_const_lv64_4003333333333334;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_208_p1 <= ap_const_lv64_401199999999999A;
        else 
            grp_fu_208_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_213_opcode_assign_proc : process(or_ln113_reg_1241, or_ln101_reg_1251, or_ln83_reg_1261, or_ln71_reg_1271, or_ln53_reg_1281, or_ln41_reg_1291, ap_CS_fsm_state5, ap_CS_fsm_state9, ap_CS_fsm_state13, ap_CS_fsm_state17, ap_CS_fsm_state15)
    begin
        if (((or_ln83_reg_1261 = ap_const_lv1_0) and (or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15) and (or_ln41_reg_1291 = ap_const_lv1_0) and (or_ln53_reg_1281 = ap_const_lv1_0) and (or_ln71_reg_1271 = ap_const_lv1_0))) then 
            grp_fu_213_opcode <= ap_const_lv5_3;
        elsif ((((or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((or_ln83_reg_1261 = ap_const_lv1_0) and (or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17) and (or_ln41_reg_1291 = ap_const_lv1_0) and (or_ln53_reg_1281 = ap_const_lv1_0) and (or_ln71_reg_1271 = ap_const_lv1_0)) or ((or_ln83_reg_1261 = ap_const_lv1_0) and (or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (or_ln53_reg_1281 = ap_const_lv1_0) and (or_ln71_reg_1271 = ap_const_lv1_0)) or ((or_ln83_reg_1261 = ap_const_lv1_0) and (or_ln101_reg_1251 = ap_const_lv1_0) and (or_ln113_reg_1241 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_fu_213_opcode <= ap_const_lv5_4;
        else 
            grp_fu_213_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_213_p1_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state9, ap_CS_fsm_state13, ap_CS_fsm_state17, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_213_p1 <= ap_const_lv64_C01199999999999A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_213_p1 <= ap_const_lv64_C014CCCCCCCCCCCD;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_213_p1 <= ap_const_lv64_C009999999999999;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_213_p1 <= ap_const_lv64_3FE99999999999A0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_213_p1 <= ap_const_lv64_4013333333333334;
        else 
            grp_fu_213_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_231_opcode_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state15, ap_condition_153)
    begin
        if ((ap_const_boolean_1 = ap_condition_153)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                grp_fu_231_opcode <= ap_const_lv5_3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                grp_fu_231_opcode <= ap_const_lv5_4;
            else 
                grp_fu_231_opcode <= "XXXXX";
            end if;
        else 
            grp_fu_231_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_231_p1_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_231_p1 <= ap_const_lv64_C01199999999999A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_231_p1 <= ap_const_lv64_C013333333333333;
        else 
            grp_fu_231_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln23_1_fu_392_p2 <= "1" when (trunc_ln23_fu_382_p1 = ap_const_lv23_0) else "0";
    icmp_ln23_2_fu_421_p2 <= "0" when (tmp_123_fu_407_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln23_3_fu_427_p2 <= "1" when (trunc_ln23_1_fu_417_p1 = ap_const_lv52_0) else "0";
    icmp_ln23_fu_386_p2 <= "0" when (tmp_fu_372_p4 = ap_const_lv8_FF) else "1";
    lut_i_31_fu_699_p3 <= 
        select_ln29_fu_692_p3 when (or_ln29_reg_1301(0) = '1') else 
        zext_ln13_fu_688_p1;
    lut_i_32_fu_751_p3 <= 
        select_ln35_fu_737_p3 when (or_ln35_fu_745_p2(0) = '1') else 
        zext_ln13_1_fu_706_p1;
    lut_i_33_fu_853_p3 <= 
        select_ln41_fu_846_p3 when (or_ln41_reg_1291(0) = '1') else 
        lut_i_32_reg_1306;
    lut_i_34_fu_884_p3 <= 
        select_ln47_fu_872_p3 when (or_ln47_fu_879_p2(0) = '1') else 
        zext_ln13_2_fu_859_p1;
    lut_i_35_fu_899_p3 <= 
        select_ln53_fu_892_p3 when (or_ln53_reg_1281(0) = '1') else 
        lut_i_34_fu_884_p3;
    lut_i_36_fu_927_p3 <= 
        select_ln59_fu_915_p3 when (or_ln59_fu_922_p2(0) = '1') else 
        lut_i_35_fu_899_p3;
    lut_i_37_fu_956_p3 <= 
        select_ln65_fu_944_p3 when (or_ln65_fu_951_p2(0) = '1') else 
        lut_i_36_fu_927_p3;
    lut_i_38_fu_975_p3 <= 
        select_ln71_fu_968_p3 when (or_ln71_reg_1271(0) = '1') else 
        zext_ln13_3_fu_964_p1;
    lut_i_39_fu_1003_p3 <= 
        select_ln77_fu_991_p3 when (or_ln77_fu_998_p2(0) = '1') else 
        lut_i_38_fu_975_p3;
    lut_i_40_fu_1018_p3 <= 
        select_ln83_fu_1011_p3 when (or_ln83_reg_1261(0) = '1') else 
        lut_i_39_fu_1003_p3;
    lut_i_41_fu_1046_p3 <= 
        select_ln89_fu_1034_p3 when (or_ln89_fu_1041_p2(0) = '1') else 
        lut_i_40_reg_1423;
    lut_i_42_fu_1074_p3 <= 
        select_ln95_fu_1062_p3 when (or_ln95_fu_1069_p2(0) = '1') else 
        lut_i_41_fu_1046_p3;
    lut_i_43_fu_1089_p3 <= 
        select_ln101_fu_1082_p3 when (or_ln101_reg_1251(0) = '1') else 
        lut_i_42_fu_1074_p3;
    lut_i_44_fu_1117_p3 <= 
        select_ln107_fu_1105_p3 when (or_ln107_fu_1112_p2(0) = '1') else 
        lut_i_43_fu_1089_p3;
    lut_i_45_fu_1132_p3 <= 
        select_ln113_fu_1125_p3 when (or_ln113_reg_1241(0) = '1') else 
        lut_i_44_fu_1117_p3;
    lut_i_fu_682_p2 <= (and_ln23_fu_672_p2 and and_ln23_1_fu_677_p2);
    or_ln101_fu_496_p2 <= (and_ln98_fu_479_p2 or and_ln101_fu_490_p2);
    or_ln107_fu_1112_p2 <= (and_ln107_reg_1417 or and_ln104_fu_1100_p2);
    or_ln113_fu_463_p2 <= (and_ln113_fu_457_p2 or and_ln110_fu_451_p2);
    or_ln23_1_fu_433_p2 <= (icmp_ln23_3_fu_427_p2 or icmp_ln23_2_fu_421_p2);
    or_ln23_fu_398_p2 <= (icmp_ln23_fu_386_p2 or icmp_ln23_1_fu_392_p2);
    or_ln29_fu_666_p2 <= (and_ln29_fu_660_p2 or and_ln26_fu_649_p2);
    or_ln35_fu_745_p2 <= (and_ln35_fu_731_p2 or and_ln32_fu_715_p2);
    or_ln41_fu_638_p2 <= (and_ln41_fu_632_p2 or and_ln38_fu_621_p2);
    or_ln47_fu_879_p2 <= (and_ln47_reg_1321 or and_ln44_fu_867_p2);
    or_ln53_fu_605_p2 <= (and_ln53_fu_599_p2 or and_ln50_fu_583_p2);
    or_ln59_fu_922_p2 <= (and_ln59_reg_1337 or and_ln56_fu_910_p2);
    or_ln65_fu_951_p2 <= (and_ln65_reg_1353 or and_ln62_fu_939_p2);
    or_ln71_fu_567_p2 <= (and_ln71_fu_561_p2 or and_ln68_fu_550_p2);
    or_ln77_fu_998_p2 <= (and_ln77_reg_1369 or and_ln74_fu_986_p2);
    or_ln83_fu_534_p2 <= (and_ln83_fu_528_p2 or and_ln80_fu_512_p2);
    or_ln89_fu_1041_p2 <= (and_ln89_reg_1385 or and_ln86_fu_1029_p2);
    or_ln95_fu_1069_p2 <= (and_ln95_reg_1401 or and_ln92_fu_1057_p2);
    select_ln101_fu_1082_p3 <= 
        ap_const_lv5_1B when (and_ln101_reg_1246(0) = '1') else 
        ap_const_lv5_1A;
    select_ln107_fu_1105_p3 <= 
        ap_const_lv5_1D when (and_ln107_reg_1417(0) = '1') else 
        ap_const_lv5_1C;
    select_ln113_fu_1125_p3 <= 
        ap_const_lv5_1F when (and_ln113_reg_1236(0) = '1') else 
        ap_const_lv5_1E;
    select_ln29_fu_692_p3 <= 
        ap_const_lv2_3 when (and_ln29_reg_1296(0) = '1') else 
        ap_const_lv2_2;
    select_ln35_fu_737_p3 <= 
        ap_const_lv3_5 when (and_ln35_fu_731_p2(0) = '1') else 
        ap_const_lv3_4;
    select_ln41_fu_846_p3 <= 
        ap_const_lv3_7 when (and_ln41_reg_1286(0) = '1') else 
        ap_const_lv3_6;
    select_ln47_fu_872_p3 <= 
        ap_const_lv4_9 when (and_ln47_reg_1321(0) = '1') else 
        ap_const_lv4_8;
    select_ln53_fu_892_p3 <= 
        ap_const_lv4_B when (and_ln53_reg_1276(0) = '1') else 
        ap_const_lv4_A;
    select_ln59_fu_915_p3 <= 
        ap_const_lv4_D when (and_ln59_reg_1337(0) = '1') else 
        ap_const_lv4_C;
    select_ln65_fu_944_p3 <= 
        ap_const_lv4_F when (and_ln65_reg_1353(0) = '1') else 
        ap_const_lv4_E;
    select_ln71_fu_968_p3 <= 
        ap_const_lv5_11 when (and_ln71_reg_1266(0) = '1') else 
        ap_const_lv5_10;
    select_ln77_fu_991_p3 <= 
        ap_const_lv5_13 when (and_ln77_reg_1369(0) = '1') else 
        ap_const_lv5_12;
    select_ln83_fu_1011_p3 <= 
        ap_const_lv5_15 when (and_ln83_reg_1256(0) = '1') else 
        ap_const_lv5_14;
    select_ln89_fu_1034_p3 <= 
        ap_const_lv5_17 when (and_ln89_reg_1385(0) = '1') else 
        ap_const_lv5_16;
    select_ln95_fu_1062_p3 <= 
        ap_const_lv5_19 when (and_ln95_reg_1401(0) = '1') else 
        ap_const_lv5_18;
    sigmoid_lut_address0 <= zext_ln13_4_fu_1139_p1(5 - 1 downto 0);

    sigmoid_lut_ce0_assign_proc : process(ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            sigmoid_lut_ce0 <= ap_const_logic_1;
        else 
            sigmoid_lut_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_123_fu_407_p4 <= bitcast_ln23_1_fu_404_p1(62 downto 52);
    tmp_fu_372_p4 <= bitcast_ln23_fu_369_p1(30 downto 23);
    trunc_ln23_1_fu_417_p1 <= bitcast_ln23_1_fu_404_p1(52 - 1 downto 0);
    trunc_ln23_fu_382_p1 <= bitcast_ln23_fu_369_p1(23 - 1 downto 0);
    zext_ln13_1_fu_706_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lut_i_31_fu_699_p3),3));
    zext_ln13_2_fu_859_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lut_i_33_fu_853_p3),4));
    zext_ln13_3_fu_964_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lut_i_37_fu_956_p3),5));
    zext_ln13_4_fu_1139_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lut_i_45_reg_1428),32));
    zext_ln13_fu_688_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lut_i_fu_682_p2),2));
end behav;
