{"sha": "814049be46390dc4fb5c938abf13619b38e696d8", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ODE0MDQ5YmU0NjM5MGRjNGZiNWM5MzhhYmYxMzYxOWIzOGU2OTZkOA==", "commit": {"author": {"name": "Walter Lee", "email": "walt@tilera.com", "date": "2016-11-19T02:30:41Z"}, "committer": {"name": "Walter Lee", "email": "walt@gcc.gnu.org", "date": "2016-11-19T02:30:41Z"}, "message": "TILE-Gx: fix clzsi2 for big-endian.\n\n        * config/tilegx/tilegx.md (clzsi2): Fix for big-endian.\n\nFrom-SVN: r242616", "tree": {"sha": "9321f2670ad72e16575266333f983f2f13a8fc01", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/9321f2670ad72e16575266333f983f2f13a8fc01"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/814049be46390dc4fb5c938abf13619b38e696d8", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/814049be46390dc4fb5c938abf13619b38e696d8", "html_url": "https://github.com/Rust-GCC/gccrs/commit/814049be46390dc4fb5c938abf13619b38e696d8", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/814049be46390dc4fb5c938abf13619b38e696d8/comments", "author": {"login": "walt-tilera", "id": 6602917, "node_id": "MDQ6VXNlcjY2MDI5MTc=", "avatar_url": "https://avatars.githubusercontent.com/u/6602917?v=4", "gravatar_id": "", "url": "https://api.github.com/users/walt-tilera", "html_url": "https://github.com/walt-tilera", "followers_url": "https://api.github.com/users/walt-tilera/followers", "following_url": "https://api.github.com/users/walt-tilera/following{/other_user}", "gists_url": "https://api.github.com/users/walt-tilera/gists{/gist_id}", "starred_url": "https://api.github.com/users/walt-tilera/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/walt-tilera/subscriptions", "organizations_url": "https://api.github.com/users/walt-tilera/orgs", "repos_url": "https://api.github.com/users/walt-tilera/repos", "events_url": "https://api.github.com/users/walt-tilera/events{/privacy}", "received_events_url": "https://api.github.com/users/walt-tilera/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "7a384912f9f80b69d7b0857f1bb1f722203f3e2d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7a384912f9f80b69d7b0857f1bb1f722203f3e2d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/7a384912f9f80b69d7b0857f1bb1f722203f3e2d"}], "stats": {"total": 31, "additions": 18, "deletions": 13}, "files": [{"sha": "13b60c2e1e84c1830136737095898a55e8b6bb60", "filename": "gcc/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/814049be46390dc4fb5c938abf13619b38e696d8/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/814049be46390dc4fb5c938abf13619b38e696d8/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=814049be46390dc4fb5c938abf13619b38e696d8", "patch": "@@ -1,3 +1,7 @@\n+2016-11-18  Walter Lee  <walt@tilera.com>\n+\n+\t* config/tilegx/tilegx.md (clzsi2): Fix for big-endian.\n+\n 2016-11-18  Jakub Jelinek  <jakub@redhat.com>\n \n \tPR middle-end/78419"}, {"sha": "55c345c50d43233ae266a182c452c89b64fb36a4", "filename": "gcc/config/tilegx/tilegx.md", "status": "modified", "additions": 14, "deletions": 13, "changes": 27, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/814049be46390dc4fb5c938abf13619b38e696d8/gcc%2Fconfig%2Ftilegx%2Ftilegx.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/814049be46390dc4fb5c938abf13619b38e696d8/gcc%2Fconfig%2Ftilegx%2Ftilegx.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Ftilegx%2Ftilegx.md?ref=814049be46390dc4fb5c938abf13619b38e696d8", "patch": "@@ -1798,19 +1798,20 @@\n   [(set_attr \"type\" \"Y0\")])\n \n (define_expand \"clzsi2\"\n-  [(set (match_dup 2)\n-\t(zero_extend:DI (match_operand:SI 1 \"reg_or_0_operand\" \"\")))\n-   (set (match_dup 2)\n-\t(ashift:DI (match_dup 2)\n-                   (const_int 32)))\n-   (set (match_dup 2)\n-\t(clz:DI (match_dup 2)))\n-   (set (match_operand:SI 0 \"register_operand\" \"\")\n-\t(subreg:SI (match_dup 2) 0))]\n-   \"\"\n-   {\n-     operands[2] = gen_reg_rtx (DImode);\n-   })\n+  [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n+       (clz:SI (match_operand:SI 1 \"reg_or_0_operand\" \"rO\")))]\n+  \"\"\n+  {\n+    rtx tmp1 = gen_reg_rtx (DImode);\n+    rtx tmp2 = gen_reg_rtx (DImode);\n+    rtx tmp3 = gen_reg_rtx (DImode);\n+\n+    emit_insn (gen_zero_extendsidi2 (tmp1, operands[1]));\n+    emit_insn (gen_ashldi3 (tmp2, tmp1, (GEN_INT (32))));\n+    emit_insn (gen_clzdi2 (tmp3, tmp2));\n+    emit_move_insn (operands[0], gen_lowpart (SImode, tmp3));\n+    DONE;\n+  })\n \n (define_insn \"ctz<mode>2\"\n   [(set (match_operand:I48MODE 0 \"register_operand\" \"=r\")"}]}