/* Generated by Yosys 0.41+83 (git sha1 7045cf509, x86_64-w64-mingw32-g++ 13.2.1 -Os) */

/* cells_not_processed =  1  */
/* src = "not7.v:1.1-13.10" */
module not7(in, out);
  /* src = "not7.v:2.9-2.11" */
  input in;
  wire in;
  /* src = "not7.v:3.15-3.18" */
  output out;
  wire out;
  NOT _0_ (
    .A(in),
    .Y(out)
  );
endmodule
