# vsim -do {count_down_underflow_pclk16.ucdb; log -r /*;run -all; exit} -l count_down_underflow_pclk16.log -voptargs=+acc work.count_down_underflow_pclk16 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# //  Questa Sim-64
# //  Version 10.2c Unknown Platform Jul 19 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.count_down_underflow_pclk16(fast)
# Loading work.timer_tb(fast)
# Loading work.timer(fast)
# Loading work.registor_control(fast)
# Loading work.decoder(fast)
# Loading work.registor(fast)
# Loading work.encoder(fast)
# Loading work.timer_pready(fast)
# Loading work.select_clock(fast)
# Loading work.counter(fast)
# Loading work.overflow_detect(fast)
# Loading work.underflow_detect(fast)
# Loading work.CPU_model(fast)
# Loading work.system_signal(fast)
# count_down_underflow_pclk16.ucdb 
# invalid command name "count_down_underflow_pclk16.ucdb"
#  log -r /* 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: LENOVO  Hostname: DESKTOP-AN1R3ON  ProcessID: 24240
# 
#           Attempting to use alternate WLF file "./wlftgvrtrb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftgvrtrb
# 
# run -all 
# ==============================================================================
# ============Read_write_3Read_write_3_register_register_test_begin=============
# ==============================================================================
# 
# 
# =====================load TDR to timer========================================
# 
# 
# at 370 start write data = 'hff to address = 'h0
# at 380 acces phase of writing data
# load value TDR at 395 to counter_reg
# at 410 start write data = 'h80 to address = 'h1
# at 420 acces phase of writing data
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# at 450 start write data = 'h33 to address = 'h1
# at 460 acces phase of writing data
# write configuration 51 to TCR at 475
# at 41430 start to read data at address 'h2
# at 41465 end of read transfer
# read TSR=2 register at 41465
# =======================================PASS==================================
# 
# at 41480 start write data = 'h1 to address = 'h2
# at 41490 acces phase of writing data
# ===========================CLEAR TSR================================
# 
# at 41610 start to read data at address 'h2
# at 41645 end of read transfer
# =======================================PASS==================================
# 
# =====================load TDR to timer========================================
# 
# 
# at 41830 start write data = 'hff to address = 'h0
# at 41840 acces phase of writing data
# load value TDR at 41855 to counter_reg
# at 41870 start write data = 'h80 to address = 'h1
# at 41880 acces phase of writing data
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# at 41910 start write data = 'h33 to address = 'h1
# at 41920 acces phase of writing data
# write configuration 51 to TCR at 41935
# at 82890 start to read data at address 'h2
# at 82925 end of read transfer
# read TSR=2 register at 82925
# =======================================PASS==================================
# 
# at 82940 start write data = 'h1 to address = 'h2
# at 82950 acces phase of writing data
# ===========================CLEAR TSR================================
# 
# at 83070 start to read data at address 'h2
# at 83105 end of read transfer
# =======================================PASS==================================
# 
# =====================load TDR to timer========================================
# 
# 
# at 83290 start write data = 'hff to address = 'h0
# at 83300 acces phase of writing data
# load value TDR at 83315 to counter_reg
# at 83330 start write data = 'h80 to address = 'h1
# at 83340 acces phase of writing data
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# at 83370 start write data = 'h33 to address = 'h1
# at 83380 acces phase of writing data
# write configuration 51 to TCR at 83395
# at 124350 start to read data at address 'h2
# at 124385 end of read transfer
# read TSR=2 register at 124385
# =======================================PASS==================================
# 
# at 124400 start write data = 'h1 to address = 'h2
# at 124410 acces phase of writing data
# ===========================CLEAR TSR================================
# 
# at 124530 start to read data at address 'h2
# at 124565 end of read transfer
# =======================================PASS==================================
# 
# =====================load TDR to timer========================================
# 
# 
# at 124750 start write data = 'hff to address = 'h0
# at 124760 acces phase of writing data
# load value TDR at 124775 to counter_reg
# at 124790 start write data = 'h80 to address = 'h1
# at 124800 acces phase of writing data
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# at 124830 start write data = 'h33 to address = 'h1
# at 124840 acces phase of writing data
# write configuration 51 to TCR at 124855
# at 165810 start to read data at address 'h2
# at 165845 end of read transfer
# read TSR=2 register at 165845
# =======================================PASS==================================
# 
# at 165860 start write data = 'h1 to address = 'h2
# at 165870 acces phase of writing data
# ===========================CLEAR TSR================================
# 
# at 165990 start to read data at address 'h2
# at 166025 end of read transfer
# =======================================PASS==================================
# 
# =====================load TDR to timer========================================
# 
# 
# at 166210 start write data = 'hff to address = 'h0
# at 166220 acces phase of writing data
# load value TDR at 166235 to counter_reg
# at 166250 start write data = 'h80 to address = 'h1
# at 166260 acces phase of writing data
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# at 166290 start write data = 'h33 to address = 'h1
# at 166300 acces phase of writing data
# write configuration 51 to TCR at 166315
# at 207270 start to read data at address 'h2
# at 207305 end of read transfer
# read TSR=2 register at 207305
# =======================================PASS==================================
# 
# at 207320 start write data = 'h1 to address = 'h2
# at 207330 acces phase of writing data
# ===========================CLEAR TSR================================
# 
# at 207450 start to read data at address 'h2
# at 207485 end of read transfer
# =======================================PASS==================================
# 
# =====================load TDR to timer========================================
# 
# 
# at 207670 start write data = 'hff to address = 'h0
# at 207680 acces phase of writing data
# load value TDR at 207695 to counter_reg
# at 207710 start write data = 'h80 to address = 'h1
# at 207720 acces phase of writing data
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# at 207750 start write data = 'h33 to address = 'h1
# at 207760 acces phase of writing data
# write configuration 51 to TCR at 207775
# at 248730 start to read data at address 'h2
# at 248765 end of read transfer
# read TSR=2 register at 248765
# =======================================PASS==================================
# 
# at 248780 start write data = 'h1 to address = 'h2
# at 248790 acces phase of writing data
# ===========================CLEAR TSR================================
# 
# at 248910 start to read data at address 'h2
# at 248945 end of read transfer
# =======================================PASS==================================
# 
# =====================load TDR to timer========================================
# 
# 
# at 249130 start write data = 'hff to address = 'h0
# at 249140 acces phase of writing data
# load value TDR at 249155 to counter_reg
# at 249170 start write data = 'h80 to address = 'h1
# at 249180 acces phase of writing data
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# at 249210 start write data = 'h33 to address = 'h1
# at 249220 acces phase of writing data
# write configuration 51 to TCR at 249235
# at 290190 start to read data at address 'h2
# at 290225 end of read transfer
# read TSR=2 register at 290225
# =======================================PASS==================================
# 
# at 290240 start write data = 'h1 to address = 'h2
# at 290250 acces phase of writing data
# ===========================CLEAR TSR================================
# 
# at 290370 start to read data at address 'h2
# at 290405 end of read transfer
# =======================================PASS==================================
# 
# =====================load TDR to timer========================================
# 
# 
# at 290590 start write data = 'hff to address = 'h0
# at 290600 acces phase of writing data
# load value TDR at 290615 to counter_reg
# at 290630 start write data = 'h80 to address = 'h1
# at 290640 acces phase of writing data
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# at 290670 start write data = 'h33 to address = 'h1
# at 290680 acces phase of writing data
# write configuration 51 to TCR at 290695
# at 331650 start to read data at address 'h2
# at 331685 end of read transfer
# read TSR=2 register at 331685
# =======================================PASS==================================
# 
# at 331700 start write data = 'h1 to address = 'h2
# at 331710 acces phase of writing data
# ===========================CLEAR TSR================================
# 
# at 331830 start to read data at address 'h2
# at 331865 end of read transfer
# =======================================PASS==================================
# 
# =====================load TDR to timer========================================
# 
# 
# at 332050 start write data = 'hff to address = 'h0
# at 332060 acces phase of writing data
# load value TDR at 332075 to counter_reg
# at 332090 start write data = 'h80 to address = 'h1
# at 332100 acces phase of writing data
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# at 332130 start write data = 'h33 to address = 'h1
# at 332140 acces phase of writing data
# write configuration 51 to TCR at 332155
# at 373110 start to read data at address 'h2
# at 373145 end of read transfer
# read TSR=2 register at 373145
# =======================================PASS==================================
# 
# at 373160 start write data = 'h1 to address = 'h2
# at 373170 acces phase of writing data
# ===========================CLEAR TSR================================
# 
# at 373290 start to read data at address 'h2
# at 373325 end of read transfer
# =======================================PASS==================================
# 
# =====================load TDR to timer========================================
# 
# 
# at 373510 start write data = 'hff to address = 'h0
# at 373520 acces phase of writing data
# load value TDR at 373535 to counter_reg
# at 373550 start write data = 'h80 to address = 'h1
# at 373560 acces phase of writing data
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# at 373590 start write data = 'h33 to address = 'h1
# at 373600 acces phase of writing data
# write configuration 51 to TCR at 373615
# at 414570 start to read data at address 'h2
# at 414605 end of read transfer
# read TSR=2 register at 414605
# =======================================PASS==================================
# 
# at 414620 start write data = 'h1 to address = 'h2
# at 414630 acces phase of writing data
# ===========================CLEAR TSR================================
# 
# at 414750 start to read data at address 'h2
# at 414785 end of read transfer
# =======================================PASS==================================
# 
# ===================================
# ================PASS===============
# ===================================
