;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* ACC */
ACC__0__DR EQU CYREG_GPIO_PRT3_DR
ACC__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
ACC__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
ACC__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
ACC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
ACC__0__HSIOM_MASK EQU 0x0000F000
ACC__0__HSIOM_SHIFT EQU 12
ACC__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
ACC__0__INTR EQU CYREG_GPIO_PRT3_INTR
ACC__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
ACC__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
ACC__0__MASK EQU 0x08
ACC__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
ACC__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
ACC__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
ACC__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
ACC__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
ACC__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
ACC__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
ACC__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
ACC__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
ACC__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
ACC__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
ACC__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
ACC__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
ACC__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
ACC__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
ACC__0__PC EQU CYREG_GPIO_PRT3_PC
ACC__0__PC2 EQU CYREG_GPIO_PRT3_PC2
ACC__0__PORT EQU 3
ACC__0__PS EQU CYREG_GPIO_PRT3_PS
ACC__0__SHIFT EQU 3
ACC__1__DR EQU CYREG_GPIO_PRT3_DR
ACC__1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
ACC__1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
ACC__1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
ACC__1__HSIOM EQU CYREG_HSIOM_PORT_SEL3
ACC__1__HSIOM_MASK EQU 0x000F0000
ACC__1__HSIOM_SHIFT EQU 16
ACC__1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
ACC__1__INTR EQU CYREG_GPIO_PRT3_INTR
ACC__1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
ACC__1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
ACC__1__MASK EQU 0x10
ACC__1__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
ACC__1__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
ACC__1__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
ACC__1__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
ACC__1__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
ACC__1__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
ACC__1__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
ACC__1__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
ACC__1__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
ACC__1__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
ACC__1__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
ACC__1__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
ACC__1__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
ACC__1__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
ACC__1__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
ACC__1__PC EQU CYREG_GPIO_PRT3_PC
ACC__1__PC2 EQU CYREG_GPIO_PRT3_PC2
ACC__1__PORT EQU 3
ACC__1__PS EQU CYREG_GPIO_PRT3_PS
ACC__1__SHIFT EQU 4
ACC__DR EQU CYREG_GPIO_PRT3_DR
ACC__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
ACC__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
ACC__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
ACC__INT1__DR EQU CYREG_GPIO_PRT3_DR
ACC__INT1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
ACC__INT1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
ACC__INT1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
ACC__INT1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
ACC__INT1__INTR EQU CYREG_GPIO_PRT3_INTR
ACC__INT1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
ACC__INT1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
ACC__INT1__MASK EQU 0x10
ACC__INT1__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
ACC__INT1__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
ACC__INT1__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
ACC__INT1__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
ACC__INT1__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
ACC__INT1__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
ACC__INT1__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
ACC__INT1__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
ACC__INT1__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
ACC__INT1__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
ACC__INT1__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
ACC__INT1__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
ACC__INT1__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
ACC__INT1__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
ACC__INT1__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
ACC__INT1__PC EQU CYREG_GPIO_PRT3_PC
ACC__INT1__PC2 EQU CYREG_GPIO_PRT3_PC2
ACC__INT1__PORT EQU 3
ACC__INT1__PS EQU CYREG_GPIO_PRT3_PS
ACC__INT1__SHIFT EQU 4
ACC__INT2__DR EQU CYREG_GPIO_PRT3_DR
ACC__INT2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
ACC__INT2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
ACC__INT2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
ACC__INT2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
ACC__INT2__INTR EQU CYREG_GPIO_PRT3_INTR
ACC__INT2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
ACC__INT2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
ACC__INT2__MASK EQU 0x08
ACC__INT2__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
ACC__INT2__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
ACC__INT2__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
ACC__INT2__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
ACC__INT2__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
ACC__INT2__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
ACC__INT2__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
ACC__INT2__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
ACC__INT2__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
ACC__INT2__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
ACC__INT2__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
ACC__INT2__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
ACC__INT2__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
ACC__INT2__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
ACC__INT2__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
ACC__INT2__PC EQU CYREG_GPIO_PRT3_PC
ACC__INT2__PC2 EQU CYREG_GPIO_PRT3_PC2
ACC__INT2__PORT EQU 3
ACC__INT2__PS EQU CYREG_GPIO_PRT3_PS
ACC__INT2__SHIFT EQU 3
ACC__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
ACC__INTR EQU CYREG_GPIO_PRT3_INTR
ACC__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
ACC__INTSTAT EQU CYREG_GPIO_PRT3_INTR
ACC__MASK EQU 0x18
ACC__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
ACC__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
ACC__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
ACC__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
ACC__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
ACC__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
ACC__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
ACC__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
ACC__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
ACC__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
ACC__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
ACC__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
ACC__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
ACC__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
ACC__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
ACC__PC EQU CYREG_GPIO_PRT3_PC
ACC__PC2 EQU CYREG_GPIO_PRT3_PC2
ACC__PORT EQU 3
ACC__PS EQU CYREG_GPIO_PRT3_PS
ACC__SHIFT EQU 3
ACC__SNAP EQU CYREG_GPIO_PRT3_INTR
ACC_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ACC_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ACC_ISR__INTC_MASK EQU 0x08
ACC_ISR__INTC_NUMBER EQU 3
ACC_ISR__INTC_PRIOR_MASK EQU 0xC0000000
ACC_ISR__INTC_PRIOR_NUM EQU 3
ACC_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
ACC_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ACC_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* I2C */
I2C_SCB__CTRL EQU CYREG_SCB3_CTRL
I2C_SCB__EZ_DATA0 EQU CYREG_SCB3_EZ_DATA0
I2C_SCB__EZ_DATA1 EQU CYREG_SCB3_EZ_DATA1
I2C_SCB__EZ_DATA10 EQU CYREG_SCB3_EZ_DATA10
I2C_SCB__EZ_DATA11 EQU CYREG_SCB3_EZ_DATA11
I2C_SCB__EZ_DATA12 EQU CYREG_SCB3_EZ_DATA12
I2C_SCB__EZ_DATA13 EQU CYREG_SCB3_EZ_DATA13
I2C_SCB__EZ_DATA14 EQU CYREG_SCB3_EZ_DATA14
I2C_SCB__EZ_DATA15 EQU CYREG_SCB3_EZ_DATA15
I2C_SCB__EZ_DATA16 EQU CYREG_SCB3_EZ_DATA16
I2C_SCB__EZ_DATA17 EQU CYREG_SCB3_EZ_DATA17
I2C_SCB__EZ_DATA18 EQU CYREG_SCB3_EZ_DATA18
I2C_SCB__EZ_DATA19 EQU CYREG_SCB3_EZ_DATA19
I2C_SCB__EZ_DATA2 EQU CYREG_SCB3_EZ_DATA2
I2C_SCB__EZ_DATA20 EQU CYREG_SCB3_EZ_DATA20
I2C_SCB__EZ_DATA21 EQU CYREG_SCB3_EZ_DATA21
I2C_SCB__EZ_DATA22 EQU CYREG_SCB3_EZ_DATA22
I2C_SCB__EZ_DATA23 EQU CYREG_SCB3_EZ_DATA23
I2C_SCB__EZ_DATA24 EQU CYREG_SCB3_EZ_DATA24
I2C_SCB__EZ_DATA25 EQU CYREG_SCB3_EZ_DATA25
I2C_SCB__EZ_DATA26 EQU CYREG_SCB3_EZ_DATA26
I2C_SCB__EZ_DATA27 EQU CYREG_SCB3_EZ_DATA27
I2C_SCB__EZ_DATA28 EQU CYREG_SCB3_EZ_DATA28
I2C_SCB__EZ_DATA29 EQU CYREG_SCB3_EZ_DATA29
I2C_SCB__EZ_DATA3 EQU CYREG_SCB3_EZ_DATA3
I2C_SCB__EZ_DATA30 EQU CYREG_SCB3_EZ_DATA30
I2C_SCB__EZ_DATA31 EQU CYREG_SCB3_EZ_DATA31
I2C_SCB__EZ_DATA4 EQU CYREG_SCB3_EZ_DATA4
I2C_SCB__EZ_DATA5 EQU CYREG_SCB3_EZ_DATA5
I2C_SCB__EZ_DATA6 EQU CYREG_SCB3_EZ_DATA6
I2C_SCB__EZ_DATA7 EQU CYREG_SCB3_EZ_DATA7
I2C_SCB__EZ_DATA8 EQU CYREG_SCB3_EZ_DATA8
I2C_SCB__EZ_DATA9 EQU CYREG_SCB3_EZ_DATA9
I2C_SCB__I2C_CFG EQU CYREG_SCB3_I2C_CFG
I2C_SCB__I2C_CTRL EQU CYREG_SCB3_I2C_CTRL
I2C_SCB__I2C_M_CMD EQU CYREG_SCB3_I2C_M_CMD
I2C_SCB__I2C_S_CMD EQU CYREG_SCB3_I2C_S_CMD
I2C_SCB__I2C_STATUS EQU CYREG_SCB3_I2C_STATUS
I2C_SCB__INTR_CAUSE EQU CYREG_SCB3_INTR_CAUSE
I2C_SCB__INTR_I2C_EC EQU CYREG_SCB3_INTR_I2C_EC
I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB3_INTR_I2C_EC_MASK
I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB3_INTR_I2C_EC_MASKED
I2C_SCB__INTR_M EQU CYREG_SCB3_INTR_M
I2C_SCB__INTR_M_MASK EQU CYREG_SCB3_INTR_M_MASK
I2C_SCB__INTR_M_MASKED EQU CYREG_SCB3_INTR_M_MASKED
I2C_SCB__INTR_M_SET EQU CYREG_SCB3_INTR_M_SET
I2C_SCB__INTR_RX EQU CYREG_SCB3_INTR_RX
I2C_SCB__INTR_RX_MASK EQU CYREG_SCB3_INTR_RX_MASK
I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB3_INTR_RX_MASKED
I2C_SCB__INTR_RX_SET EQU CYREG_SCB3_INTR_RX_SET
I2C_SCB__INTR_S EQU CYREG_SCB3_INTR_S
I2C_SCB__INTR_S_MASK EQU CYREG_SCB3_INTR_S_MASK
I2C_SCB__INTR_S_MASKED EQU CYREG_SCB3_INTR_S_MASKED
I2C_SCB__INTR_S_SET EQU CYREG_SCB3_INTR_S_SET
I2C_SCB__INTR_SPI_EC EQU CYREG_SCB3_INTR_SPI_EC
I2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB3_INTR_SPI_EC_MASK
I2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB3_INTR_SPI_EC_MASKED
I2C_SCB__INTR_TX EQU CYREG_SCB3_INTR_TX
I2C_SCB__INTR_TX_MASK EQU CYREG_SCB3_INTR_TX_MASK
I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB3_INTR_TX_MASKED
I2C_SCB__INTR_TX_SET EQU CYREG_SCB3_INTR_TX_SET
I2C_SCB__RX_CTRL EQU CYREG_SCB3_RX_CTRL
I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB3_RX_FIFO_CTRL
I2C_SCB__RX_FIFO_RD EQU CYREG_SCB3_RX_FIFO_RD
I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB3_RX_FIFO_RD_SILENT
I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB3_RX_FIFO_STATUS
I2C_SCB__RX_MATCH EQU CYREG_SCB3_RX_MATCH
I2C_SCB__SPI_CTRL EQU CYREG_SCB3_SPI_CTRL
I2C_SCB__SPI_STATUS EQU CYREG_SCB3_SPI_STATUS
I2C_SCB__SS0_POSISTION EQU 0
I2C_SCB__SS1_POSISTION EQU 1
I2C_SCB__SS2_POSISTION EQU 2
I2C_SCB__SS3_POSISTION EQU 3
I2C_SCB__STATUS EQU CYREG_SCB3_STATUS
I2C_SCB__TX_CTRL EQU CYREG_SCB3_TX_CTRL
I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB3_TX_FIFO_CTRL
I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB3_TX_FIFO_STATUS
I2C_SCB__TX_FIFO_WR EQU CYREG_SCB3_TX_FIFO_WR
I2C_SCB__UART_CTRL EQU CYREG_SCB3_UART_CTRL
I2C_SCB__UART_FLOW_CTRL EQU CYREG_SCB3_UART_FLOW_CTRL
I2C_SCB__UART_RX_CTRL EQU CYREG_SCB3_UART_RX_CTRL
I2C_SCB__UART_RX_STATUS EQU CYREG_SCB3_UART_RX_STATUS
I2C_SCB__UART_TX_CTRL EQU CYREG_SCB3_UART_TX_CTRL
I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_SCB_IRQ__INTC_MASK EQU 0x1000
I2C_SCB_IRQ__INTC_NUMBER EQU 12
I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0
I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
I2C_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
I2C_SCBCLK__DIV_ID EQU 0x00000041
I2C_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
I2C_SCBCLK__PA_DIV_ID EQU 0x000000FF
I2C_scl__0__DR EQU CYREG_GPIO_PRT6_DR
I2C_scl__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
I2C_scl__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
I2C_scl__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
I2C_scl__0__HSIOM_GPIO EQU 0
I2C_scl__0__HSIOM_I2C EQU 14
I2C_scl__0__HSIOM_I2C_SCL EQU 14
I2C_scl__0__HSIOM_MASK EQU 0x0000000F
I2C_scl__0__HSIOM_SHIFT EQU 0
I2C_scl__0__HSIOM_SPI EQU 15
I2C_scl__0__HSIOM_SPI_MOSI EQU 15
I2C_scl__0__HSIOM_UART EQU 9
I2C_scl__0__HSIOM_UART_RX EQU 9
I2C_scl__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
I2C_scl__0__INTR EQU CYREG_GPIO_PRT6_INTR
I2C_scl__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
I2C_scl__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
I2C_scl__0__MASK EQU 0x01
I2C_scl__0__PC EQU CYREG_GPIO_PRT6_PC
I2C_scl__0__PC2 EQU CYREG_GPIO_PRT6_PC2
I2C_scl__0__PORT EQU 6
I2C_scl__0__PS EQU CYREG_GPIO_PRT6_PS
I2C_scl__0__SHIFT EQU 0
I2C_scl__DR EQU CYREG_GPIO_PRT6_DR
I2C_scl__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
I2C_scl__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
I2C_scl__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
I2C_scl__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
I2C_scl__INTR EQU CYREG_GPIO_PRT6_INTR
I2C_scl__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
I2C_scl__INTSTAT EQU CYREG_GPIO_PRT6_INTR
I2C_scl__MASK EQU 0x01
I2C_scl__PC EQU CYREG_GPIO_PRT6_PC
I2C_scl__PC2 EQU CYREG_GPIO_PRT6_PC2
I2C_scl__PORT EQU 6
I2C_scl__PS EQU CYREG_GPIO_PRT6_PS
I2C_scl__SHIFT EQU 0
I2C_sda__0__DR EQU CYREG_GPIO_PRT6_DR
I2C_sda__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
I2C_sda__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
I2C_sda__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
I2C_sda__0__HSIOM_GPIO EQU 0
I2C_sda__0__HSIOM_I2C EQU 14
I2C_sda__0__HSIOM_I2C_SDA EQU 14
I2C_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_sda__0__HSIOM_SHIFT EQU 4
I2C_sda__0__HSIOM_SPI EQU 15
I2C_sda__0__HSIOM_SPI_MISO EQU 15
I2C_sda__0__HSIOM_UART EQU 9
I2C_sda__0__HSIOM_UART_TX EQU 9
I2C_sda__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
I2C_sda__0__INTR EQU CYREG_GPIO_PRT6_INTR
I2C_sda__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
I2C_sda__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
I2C_sda__0__MASK EQU 0x02
I2C_sda__0__PC EQU CYREG_GPIO_PRT6_PC
I2C_sda__0__PC2 EQU CYREG_GPIO_PRT6_PC2
I2C_sda__0__PORT EQU 6
I2C_sda__0__PS EQU CYREG_GPIO_PRT6_PS
I2C_sda__0__SHIFT EQU 1
I2C_sda__DR EQU CYREG_GPIO_PRT6_DR
I2C_sda__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
I2C_sda__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
I2C_sda__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
I2C_sda__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
I2C_sda__INTR EQU CYREG_GPIO_PRT6_INTR
I2C_sda__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
I2C_sda__INTSTAT EQU CYREG_GPIO_PRT6_INTR
I2C_sda__MASK EQU 0x02
I2C_sda__PC EQU CYREG_GPIO_PRT6_PC
I2C_sda__PC2 EQU CYREG_GPIO_PRT6_PC2
I2C_sda__PORT EQU 6
I2C_sda__PS EQU CYREG_GPIO_PRT6_PS
I2C_sda__SHIFT EQU 1

/* DIN1 */
DIN1__0__DR EQU CYREG_GPIO_PRT1_DR
DIN1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DIN1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DIN1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DIN1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DIN1__0__HSIOM_MASK EQU 0x0000000F
DIN1__0__HSIOM_SHIFT EQU 0
DIN1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN1__0__INTR EQU CYREG_GPIO_PRT1_INTR
DIN1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DIN1__0__MASK EQU 0x01
DIN1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIN1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIN1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIN1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIN1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIN1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIN1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIN1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIN1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIN1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIN1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIN1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIN1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIN1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIN1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIN1__0__PC EQU CYREG_GPIO_PRT1_PC
DIN1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
DIN1__0__PORT EQU 1
DIN1__0__PS EQU CYREG_GPIO_PRT1_PS
DIN1__0__SHIFT EQU 0
DIN1__DR EQU CYREG_GPIO_PRT1_DR
DIN1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DIN1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DIN1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DIN1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN1__INTR EQU CYREG_GPIO_PRT1_INTR
DIN1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DIN1__MASK EQU 0x01
DIN1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIN1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIN1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIN1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIN1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIN1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIN1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIN1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIN1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIN1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIN1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIN1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIN1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIN1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIN1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIN1__PC EQU CYREG_GPIO_PRT1_PC
DIN1__PC2 EQU CYREG_GPIO_PRT1_PC2
DIN1__PORT EQU 1
DIN1__PS EQU CYREG_GPIO_PRT1_PS
DIN1__SHIFT EQU 0

/* DIN2 */
DIN2__0__DR EQU CYREG_GPIO_PRT1_DR
DIN2__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DIN2__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DIN2__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DIN2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DIN2__0__HSIOM_MASK EQU 0x000000F0
DIN2__0__HSIOM_SHIFT EQU 4
DIN2__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN2__0__INTR EQU CYREG_GPIO_PRT1_INTR
DIN2__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN2__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DIN2__0__MASK EQU 0x02
DIN2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIN2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIN2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIN2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIN2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIN2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIN2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIN2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIN2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIN2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIN2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIN2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIN2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIN2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIN2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIN2__0__PC EQU CYREG_GPIO_PRT1_PC
DIN2__0__PC2 EQU CYREG_GPIO_PRT1_PC2
DIN2__0__PORT EQU 1
DIN2__0__PS EQU CYREG_GPIO_PRT1_PS
DIN2__0__SHIFT EQU 1
DIN2__DR EQU CYREG_GPIO_PRT1_DR
DIN2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DIN2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DIN2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DIN2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN2__INTR EQU CYREG_GPIO_PRT1_INTR
DIN2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DIN2__MASK EQU 0x02
DIN2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIN2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIN2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIN2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIN2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIN2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIN2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIN2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIN2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIN2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIN2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIN2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIN2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIN2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIN2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIN2__PC EQU CYREG_GPIO_PRT1_PC
DIN2__PC2 EQU CYREG_GPIO_PRT1_PC2
DIN2__PORT EQU 1
DIN2__PS EQU CYREG_GPIO_PRT1_PS
DIN2__SHIFT EQU 1

/* DIN3 */
DIN3__0__DR EQU CYREG_GPIO_PRT1_DR
DIN3__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DIN3__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DIN3__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DIN3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DIN3__0__HSIOM_MASK EQU 0x00000F00
DIN3__0__HSIOM_SHIFT EQU 8
DIN3__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN3__0__INTR EQU CYREG_GPIO_PRT1_INTR
DIN3__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN3__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DIN3__0__MASK EQU 0x04
DIN3__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIN3__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIN3__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIN3__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIN3__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIN3__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIN3__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIN3__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIN3__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIN3__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIN3__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIN3__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIN3__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIN3__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIN3__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIN3__0__PC EQU CYREG_GPIO_PRT1_PC
DIN3__0__PC2 EQU CYREG_GPIO_PRT1_PC2
DIN3__0__PORT EQU 1
DIN3__0__PS EQU CYREG_GPIO_PRT1_PS
DIN3__0__SHIFT EQU 2
DIN3__DR EQU CYREG_GPIO_PRT1_DR
DIN3__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DIN3__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DIN3__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DIN3__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN3__INTR EQU CYREG_GPIO_PRT1_INTR
DIN3__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN3__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DIN3__MASK EQU 0x04
DIN3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIN3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIN3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIN3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIN3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIN3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIN3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIN3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIN3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIN3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIN3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIN3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIN3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIN3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIN3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIN3__PC EQU CYREG_GPIO_PRT1_PC
DIN3__PC2 EQU CYREG_GPIO_PRT1_PC2
DIN3__PORT EQU 1
DIN3__PS EQU CYREG_GPIO_PRT1_PS
DIN3__SHIFT EQU 2

/* DIN4 */
DIN4__0__DR EQU CYREG_GPIO_PRT1_DR
DIN4__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DIN4__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DIN4__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DIN4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DIN4__0__HSIOM_MASK EQU 0x0000F000
DIN4__0__HSIOM_SHIFT EQU 12
DIN4__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN4__0__INTR EQU CYREG_GPIO_PRT1_INTR
DIN4__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN4__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DIN4__0__MASK EQU 0x08
DIN4__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIN4__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIN4__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIN4__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIN4__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIN4__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIN4__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIN4__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIN4__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIN4__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIN4__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIN4__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIN4__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIN4__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIN4__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIN4__0__PC EQU CYREG_GPIO_PRT1_PC
DIN4__0__PC2 EQU CYREG_GPIO_PRT1_PC2
DIN4__0__PORT EQU 1
DIN4__0__PS EQU CYREG_GPIO_PRT1_PS
DIN4__0__SHIFT EQU 3
DIN4__DR EQU CYREG_GPIO_PRT1_DR
DIN4__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DIN4__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DIN4__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DIN4__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN4__INTR EQU CYREG_GPIO_PRT1_INTR
DIN4__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN4__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DIN4__MASK EQU 0x08
DIN4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIN4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIN4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIN4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIN4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIN4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIN4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIN4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIN4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIN4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIN4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIN4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIN4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIN4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIN4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIN4__PC EQU CYREG_GPIO_PRT1_PC
DIN4__PC2 EQU CYREG_GPIO_PRT1_PC2
DIN4__PORT EQU 1
DIN4__PS EQU CYREG_GPIO_PRT1_PS
DIN4__SHIFT EQU 3

/* DIN5 */
DIN5__0__DR EQU CYREG_GPIO_PRT1_DR
DIN5__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DIN5__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DIN5__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DIN5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DIN5__0__HSIOM_MASK EQU 0x000F0000
DIN5__0__HSIOM_SHIFT EQU 16
DIN5__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN5__0__INTR EQU CYREG_GPIO_PRT1_INTR
DIN5__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN5__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DIN5__0__MASK EQU 0x10
DIN5__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIN5__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIN5__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIN5__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIN5__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIN5__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIN5__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIN5__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIN5__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIN5__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIN5__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIN5__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIN5__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIN5__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIN5__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIN5__0__PC EQU CYREG_GPIO_PRT1_PC
DIN5__0__PC2 EQU CYREG_GPIO_PRT1_PC2
DIN5__0__PORT EQU 1
DIN5__0__PS EQU CYREG_GPIO_PRT1_PS
DIN5__0__SHIFT EQU 4
DIN5__DR EQU CYREG_GPIO_PRT1_DR
DIN5__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DIN5__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DIN5__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DIN5__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN5__INTR EQU CYREG_GPIO_PRT1_INTR
DIN5__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN5__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DIN5__MASK EQU 0x10
DIN5__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIN5__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIN5__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIN5__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIN5__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIN5__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIN5__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIN5__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIN5__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIN5__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIN5__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIN5__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIN5__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIN5__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIN5__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIN5__PC EQU CYREG_GPIO_PRT1_PC
DIN5__PC2 EQU CYREG_GPIO_PRT1_PC2
DIN5__PORT EQU 1
DIN5__PS EQU CYREG_GPIO_PRT1_PS
DIN5__SHIFT EQU 4

/* DIN6 */
DIN6__0__DR EQU CYREG_GPIO_PRT1_DR
DIN6__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DIN6__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DIN6__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DIN6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DIN6__0__HSIOM_MASK EQU 0x00F00000
DIN6__0__HSIOM_SHIFT EQU 20
DIN6__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN6__0__INTR EQU CYREG_GPIO_PRT1_INTR
DIN6__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN6__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DIN6__0__MASK EQU 0x20
DIN6__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIN6__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIN6__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIN6__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIN6__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIN6__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIN6__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIN6__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIN6__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIN6__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIN6__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIN6__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIN6__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIN6__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIN6__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIN6__0__PC EQU CYREG_GPIO_PRT1_PC
DIN6__0__PC2 EQU CYREG_GPIO_PRT1_PC2
DIN6__0__PORT EQU 1
DIN6__0__PS EQU CYREG_GPIO_PRT1_PS
DIN6__0__SHIFT EQU 5
DIN6__DR EQU CYREG_GPIO_PRT1_DR
DIN6__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DIN6__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DIN6__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DIN6__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN6__INTR EQU CYREG_GPIO_PRT1_INTR
DIN6__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN6__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DIN6__MASK EQU 0x20
DIN6__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIN6__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIN6__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIN6__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIN6__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIN6__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIN6__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIN6__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIN6__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIN6__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIN6__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIN6__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIN6__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIN6__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIN6__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIN6__PC EQU CYREG_GPIO_PRT1_PC
DIN6__PC2 EQU CYREG_GPIO_PRT1_PC2
DIN6__PORT EQU 1
DIN6__PS EQU CYREG_GPIO_PRT1_PS
DIN6__SHIFT EQU 5

/* DIN7 */
DIN7__0__DR EQU CYREG_GPIO_PRT1_DR
DIN7__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DIN7__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DIN7__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DIN7__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DIN7__0__HSIOM_MASK EQU 0x0F000000
DIN7__0__HSIOM_SHIFT EQU 24
DIN7__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN7__0__INTR EQU CYREG_GPIO_PRT1_INTR
DIN7__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN7__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DIN7__0__MASK EQU 0x40
DIN7__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIN7__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIN7__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIN7__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIN7__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIN7__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIN7__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIN7__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIN7__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIN7__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIN7__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIN7__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIN7__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIN7__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIN7__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIN7__0__PC EQU CYREG_GPIO_PRT1_PC
DIN7__0__PC2 EQU CYREG_GPIO_PRT1_PC2
DIN7__0__PORT EQU 1
DIN7__0__PS EQU CYREG_GPIO_PRT1_PS
DIN7__0__SHIFT EQU 6
DIN7__DR EQU CYREG_GPIO_PRT1_DR
DIN7__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DIN7__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DIN7__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DIN7__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN7__INTR EQU CYREG_GPIO_PRT1_INTR
DIN7__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN7__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DIN7__MASK EQU 0x40
DIN7__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIN7__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIN7__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIN7__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIN7__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIN7__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIN7__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIN7__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIN7__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIN7__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIN7__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIN7__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIN7__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIN7__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIN7__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIN7__PC EQU CYREG_GPIO_PRT1_PC
DIN7__PC2 EQU CYREG_GPIO_PRT1_PC2
DIN7__PORT EQU 1
DIN7__PS EQU CYREG_GPIO_PRT1_PS
DIN7__SHIFT EQU 6

/* DIN8 */
DIN8__0__DR EQU CYREG_GPIO_PRT1_DR
DIN8__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DIN8__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DIN8__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DIN8__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DIN8__0__HSIOM_MASK EQU 0xF0000000
DIN8__0__HSIOM_SHIFT EQU 28
DIN8__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN8__0__INTR EQU CYREG_GPIO_PRT1_INTR
DIN8__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN8__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DIN8__0__MASK EQU 0x80
DIN8__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIN8__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIN8__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIN8__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIN8__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIN8__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIN8__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIN8__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIN8__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIN8__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIN8__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIN8__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIN8__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIN8__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIN8__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIN8__0__PC EQU CYREG_GPIO_PRT1_PC
DIN8__0__PC2 EQU CYREG_GPIO_PRT1_PC2
DIN8__0__PORT EQU 1
DIN8__0__PS EQU CYREG_GPIO_PRT1_PS
DIN8__0__SHIFT EQU 7
DIN8__DR EQU CYREG_GPIO_PRT1_DR
DIN8__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DIN8__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DIN8__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DIN8__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN8__INTR EQU CYREG_GPIO_PRT1_INTR
DIN8__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIN8__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DIN8__MASK EQU 0x80
DIN8__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIN8__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIN8__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIN8__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIN8__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIN8__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIN8__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIN8__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIN8__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIN8__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIN8__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIN8__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIN8__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIN8__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIN8__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIN8__PC EQU CYREG_GPIO_PRT1_PC
DIN8__PC2 EQU CYREG_GPIO_PRT1_PC2
DIN8__PORT EQU 1
DIN8__PS EQU CYREG_GPIO_PRT1_PS
DIN8__SHIFT EQU 7

/* UART */
UART_rx_wake__0__DR EQU CYREG_GPIO_PRT5_DR
UART_rx_wake__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
UART_rx_wake__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
UART_rx_wake__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
UART_rx_wake__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
UART_rx_wake__0__HSIOM_GPIO EQU 0
UART_rx_wake__0__HSIOM_I2C EQU 14
UART_rx_wake__0__HSIOM_I2C_SCL EQU 14
UART_rx_wake__0__HSIOM_MASK EQU 0x0000000F
UART_rx_wake__0__HSIOM_SHIFT EQU 0
UART_rx_wake__0__HSIOM_SPI EQU 15
UART_rx_wake__0__HSIOM_SPI_MOSI EQU 15
UART_rx_wake__0__HSIOM_UART EQU 9
UART_rx_wake__0__HSIOM_UART_RX EQU 9
UART_rx_wake__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_rx_wake__0__INTR EQU CYREG_GPIO_PRT5_INTR
UART_rx_wake__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_rx_wake__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
UART_rx_wake__0__MASK EQU 0x01
UART_rx_wake__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_rx_wake__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_rx_wake__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_rx_wake__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_rx_wake__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_rx_wake__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_rx_wake__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_rx_wake__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_rx_wake__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_rx_wake__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_rx_wake__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_rx_wake__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_rx_wake__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_rx_wake__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_rx_wake__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_rx_wake__0__PC EQU CYREG_GPIO_PRT5_PC
UART_rx_wake__0__PC2 EQU CYREG_GPIO_PRT5_PC2
UART_rx_wake__0__PORT EQU 5
UART_rx_wake__0__PS EQU CYREG_GPIO_PRT5_PS
UART_rx_wake__0__SHIFT EQU 0
UART_rx_wake__DR EQU CYREG_GPIO_PRT5_DR
UART_rx_wake__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
UART_rx_wake__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
UART_rx_wake__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
UART_rx_wake__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_rx_wake__INTR EQU CYREG_GPIO_PRT5_INTR
UART_rx_wake__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_rx_wake__INTSTAT EQU CYREG_GPIO_PRT5_INTR
UART_rx_wake__MASK EQU 0x01
UART_rx_wake__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_rx_wake__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_rx_wake__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_rx_wake__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_rx_wake__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_rx_wake__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_rx_wake__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_rx_wake__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_rx_wake__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_rx_wake__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_rx_wake__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_rx_wake__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_rx_wake__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_rx_wake__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_rx_wake__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_rx_wake__PC EQU CYREG_GPIO_PRT5_PC
UART_rx_wake__PC2 EQU CYREG_GPIO_PRT5_PC2
UART_rx_wake__PORT EQU 5
UART_rx_wake__PS EQU CYREG_GPIO_PRT5_PS
UART_rx_wake__SHIFT EQU 0
UART_rx_wake__SNAP EQU CYREG_GPIO_PRT5_INTR
UART_RX_WAKEUP_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_RX_WAKEUP_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_RX_WAKEUP_IRQ__INTC_MASK EQU 0x01
UART_RX_WAKEUP_IRQ__INTC_NUMBER EQU 0
UART_RX_WAKEUP_IRQ__INTC_PRIOR_MASK EQU 0xC0
UART_RX_WAKEUP_IRQ__INTC_PRIOR_NUM EQU 0
UART_RX_WAKEUP_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
UART_RX_WAKEUP_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_RX_WAKEUP_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
UART_SCB__CTRL EQU CYREG_SCB2_CTRL
UART_SCB__EZ_DATA0 EQU CYREG_SCB2_EZ_DATA0
UART_SCB__EZ_DATA1 EQU CYREG_SCB2_EZ_DATA1
UART_SCB__EZ_DATA10 EQU CYREG_SCB2_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB2_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB2_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB2_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB2_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB2_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB2_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB2_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB2_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB2_EZ_DATA19
UART_SCB__EZ_DATA2 EQU CYREG_SCB2_EZ_DATA2
UART_SCB__EZ_DATA20 EQU CYREG_SCB2_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB2_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB2_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB2_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB2_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB2_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB2_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB2_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB2_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB2_EZ_DATA29
UART_SCB__EZ_DATA3 EQU CYREG_SCB2_EZ_DATA3
UART_SCB__EZ_DATA30 EQU CYREG_SCB2_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB2_EZ_DATA31
UART_SCB__EZ_DATA4 EQU CYREG_SCB2_EZ_DATA4
UART_SCB__EZ_DATA5 EQU CYREG_SCB2_EZ_DATA5
UART_SCB__EZ_DATA6 EQU CYREG_SCB2_EZ_DATA6
UART_SCB__EZ_DATA7 EQU CYREG_SCB2_EZ_DATA7
UART_SCB__EZ_DATA8 EQU CYREG_SCB2_EZ_DATA8
UART_SCB__EZ_DATA9 EQU CYREG_SCB2_EZ_DATA9
UART_SCB__I2C_CFG EQU CYREG_SCB2_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB2_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB2_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB2_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB2_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB2_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB2_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB2_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB2_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB2_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB2_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB2_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB2_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB2_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB2_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB2_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB2_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB2_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB2_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB2_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB2_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB2_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB2_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB2_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB2_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB2_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB2_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB2_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB2_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB2_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB2_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB2_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB2_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB2_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB2_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB2_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB2_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB2_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB2_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB2_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB2_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB2_UART_CTRL
UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB2_UART_FLOW_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB2_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB2_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB2_UART_TX_CTRL
UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL4
UART_SCBCLK__DIV_ID EQU 0x00000040
UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
UART_SCBCLK__PA_DIV_ID EQU 0x000000FF
UART_tx__0__DR EQU CYREG_GPIO_PRT5_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
UART_tx__0__HSIOM_GPIO EQU 0
UART_tx__0__HSIOM_I2C EQU 14
UART_tx__0__HSIOM_I2C_SDA EQU 14
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__HSIOM_SPI EQU 15
UART_tx__0__HSIOM_SPI_MISO EQU 15
UART_tx__0__HSIOM_UART EQU 9
UART_tx__0__HSIOM_UART_TX EQU 9
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT5_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
UART_tx__0__MASK EQU 0x02
UART_tx__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
UART_tx__0__OUT_SEL_SHIFT EQU 2
UART_tx__0__OUT_SEL_VAL EQU -1
UART_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_tx__0__PC EQU CYREG_GPIO_PRT5_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT5_PC2
UART_tx__0__PORT EQU 5
UART_tx__0__PS EQU CYREG_GPIO_PRT5_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_GPIO_PRT5_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT5_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT5_INTR
UART_tx__MASK EQU 0x02
UART_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_tx__PC EQU CYREG_GPIO_PRT5_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT5_PC2
UART_tx__PORT EQU 5
UART_tx__PS EQU CYREG_GPIO_PRT5_PS
UART_tx__SHIFT EQU 1

/* DOUT1 */
DOUT1__0__DR EQU CYREG_GPIO_PRT4_DR
DOUT1__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
DOUT1__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
DOUT1__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
DOUT1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
DOUT1__0__HSIOM_MASK EQU 0xF0000000
DOUT1__0__HSIOM_SHIFT EQU 28
DOUT1__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
DOUT1__0__INTR EQU CYREG_GPIO_PRT4_INTR
DOUT1__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
DOUT1__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
DOUT1__0__MASK EQU 0x80
DOUT1__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
DOUT1__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
DOUT1__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
DOUT1__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
DOUT1__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
DOUT1__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
DOUT1__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
DOUT1__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
DOUT1__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
DOUT1__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
DOUT1__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
DOUT1__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
DOUT1__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
DOUT1__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
DOUT1__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
DOUT1__0__PC EQU CYREG_GPIO_PRT4_PC
DOUT1__0__PC2 EQU CYREG_GPIO_PRT4_PC2
DOUT1__0__PORT EQU 4
DOUT1__0__PS EQU CYREG_GPIO_PRT4_PS
DOUT1__0__SHIFT EQU 7
DOUT1__DR EQU CYREG_GPIO_PRT4_DR
DOUT1__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
DOUT1__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
DOUT1__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
DOUT1__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
DOUT1__INTR EQU CYREG_GPIO_PRT4_INTR
DOUT1__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
DOUT1__INTSTAT EQU CYREG_GPIO_PRT4_INTR
DOUT1__MASK EQU 0x80
DOUT1__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
DOUT1__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
DOUT1__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
DOUT1__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
DOUT1__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
DOUT1__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
DOUT1__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
DOUT1__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
DOUT1__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
DOUT1__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
DOUT1__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
DOUT1__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
DOUT1__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
DOUT1__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
DOUT1__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
DOUT1__PC EQU CYREG_GPIO_PRT4_PC
DOUT1__PC2 EQU CYREG_GPIO_PRT4_PC2
DOUT1__PORT EQU 4
DOUT1__PS EQU CYREG_GPIO_PRT4_PS
DOUT1__SHIFT EQU 7

/* DOUT2 */
DOUT2__0__DR EQU CYREG_GPIO_PRT7_DR
DOUT2__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
DOUT2__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
DOUT2__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
DOUT2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
DOUT2__0__HSIOM_MASK EQU 0x0000000F
DOUT2__0__HSIOM_SHIFT EQU 0
DOUT2__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
DOUT2__0__INTR EQU CYREG_GPIO_PRT7_INTR
DOUT2__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
DOUT2__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
DOUT2__0__MASK EQU 0x01
DOUT2__0__PC EQU CYREG_GPIO_PRT7_PC
DOUT2__0__PC2 EQU CYREG_GPIO_PRT7_PC2
DOUT2__0__PORT EQU 7
DOUT2__0__PS EQU CYREG_GPIO_PRT7_PS
DOUT2__0__SHIFT EQU 0
DOUT2__DR EQU CYREG_GPIO_PRT7_DR
DOUT2__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
DOUT2__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
DOUT2__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
DOUT2__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
DOUT2__INTR EQU CYREG_GPIO_PRT7_INTR
DOUT2__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
DOUT2__INTSTAT EQU CYREG_GPIO_PRT7_INTR
DOUT2__MASK EQU 0x01
DOUT2__PC EQU CYREG_GPIO_PRT7_PC
DOUT2__PC2 EQU CYREG_GPIO_PRT7_PC2
DOUT2__PORT EQU 7
DOUT2__PS EQU CYREG_GPIO_PRT7_PS
DOUT2__SHIFT EQU 0

/* DOUT3 */
DOUT3__0__DR EQU CYREG_GPIO_PRT7_DR
DOUT3__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
DOUT3__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
DOUT3__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
DOUT3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
DOUT3__0__HSIOM_MASK EQU 0x000000F0
DOUT3__0__HSIOM_SHIFT EQU 4
DOUT3__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
DOUT3__0__INTR EQU CYREG_GPIO_PRT7_INTR
DOUT3__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
DOUT3__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
DOUT3__0__MASK EQU 0x02
DOUT3__0__PC EQU CYREG_GPIO_PRT7_PC
DOUT3__0__PC2 EQU CYREG_GPIO_PRT7_PC2
DOUT3__0__PORT EQU 7
DOUT3__0__PS EQU CYREG_GPIO_PRT7_PS
DOUT3__0__SHIFT EQU 1
DOUT3__DR EQU CYREG_GPIO_PRT7_DR
DOUT3__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
DOUT3__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
DOUT3__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
DOUT3__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
DOUT3__INTR EQU CYREG_GPIO_PRT7_INTR
DOUT3__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
DOUT3__INTSTAT EQU CYREG_GPIO_PRT7_INTR
DOUT3__MASK EQU 0x02
DOUT3__PC EQU CYREG_GPIO_PRT7_PC
DOUT3__PC2 EQU CYREG_GPIO_PRT7_PC2
DOUT3__PORT EQU 7
DOUT3__PS EQU CYREG_GPIO_PRT7_PS
DOUT3__SHIFT EQU 1

/* DOUT4 */
DOUT4__0__DR EQU CYREG_GPIO_PRT7_DR
DOUT4__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
DOUT4__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
DOUT4__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
DOUT4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
DOUT4__0__HSIOM_MASK EQU 0x00000F00
DOUT4__0__HSIOM_SHIFT EQU 8
DOUT4__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
DOUT4__0__INTR EQU CYREG_GPIO_PRT7_INTR
DOUT4__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
DOUT4__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
DOUT4__0__MASK EQU 0x04
DOUT4__0__PC EQU CYREG_GPIO_PRT7_PC
DOUT4__0__PC2 EQU CYREG_GPIO_PRT7_PC2
DOUT4__0__PORT EQU 7
DOUT4__0__PS EQU CYREG_GPIO_PRT7_PS
DOUT4__0__SHIFT EQU 2
DOUT4__DR EQU CYREG_GPIO_PRT7_DR
DOUT4__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
DOUT4__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
DOUT4__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
DOUT4__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
DOUT4__INTR EQU CYREG_GPIO_PRT7_INTR
DOUT4__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
DOUT4__INTSTAT EQU CYREG_GPIO_PRT7_INTR
DOUT4__MASK EQU 0x04
DOUT4__PC EQU CYREG_GPIO_PRT7_PC
DOUT4__PC2 EQU CYREG_GPIO_PRT7_PC2
DOUT4__PORT EQU 7
DOUT4__PS EQU CYREG_GPIO_PRT7_PS
DOUT4__SHIFT EQU 2

/* RELAY1 */
RELAY1__0__DR EQU CYREG_GPIO_PRT6_DR
RELAY1__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
RELAY1__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
RELAY1__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
RELAY1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
RELAY1__0__HSIOM_MASK EQU 0x00000F00
RELAY1__0__HSIOM_SHIFT EQU 8
RELAY1__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
RELAY1__0__INTR EQU CYREG_GPIO_PRT6_INTR
RELAY1__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
RELAY1__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
RELAY1__0__MASK EQU 0x04
RELAY1__0__PC EQU CYREG_GPIO_PRT6_PC
RELAY1__0__PC2 EQU CYREG_GPIO_PRT6_PC2
RELAY1__0__PORT EQU 6
RELAY1__0__PS EQU CYREG_GPIO_PRT6_PS
RELAY1__0__SHIFT EQU 2
RELAY1__DR EQU CYREG_GPIO_PRT6_DR
RELAY1__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
RELAY1__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
RELAY1__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
RELAY1__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
RELAY1__INTR EQU CYREG_GPIO_PRT6_INTR
RELAY1__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
RELAY1__INTSTAT EQU CYREG_GPIO_PRT6_INTR
RELAY1__MASK EQU 0x04
RELAY1__PC EQU CYREG_GPIO_PRT6_PC
RELAY1__PC2 EQU CYREG_GPIO_PRT6_PC2
RELAY1__PORT EQU 6
RELAY1__PS EQU CYREG_GPIO_PRT6_PS
RELAY1__SHIFT EQU 2

/* RELAY2 */
RELAY2__0__DR EQU CYREG_GPIO_PRT6_DR
RELAY2__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
RELAY2__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
RELAY2__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
RELAY2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
RELAY2__0__HSIOM_MASK EQU 0x0000F000
RELAY2__0__HSIOM_SHIFT EQU 12
RELAY2__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
RELAY2__0__INTR EQU CYREG_GPIO_PRT6_INTR
RELAY2__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
RELAY2__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
RELAY2__0__MASK EQU 0x08
RELAY2__0__PC EQU CYREG_GPIO_PRT6_PC
RELAY2__0__PC2 EQU CYREG_GPIO_PRT6_PC2
RELAY2__0__PORT EQU 6
RELAY2__0__PS EQU CYREG_GPIO_PRT6_PS
RELAY2__0__SHIFT EQU 3
RELAY2__DR EQU CYREG_GPIO_PRT6_DR
RELAY2__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
RELAY2__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
RELAY2__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
RELAY2__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
RELAY2__INTR EQU CYREG_GPIO_PRT6_INTR
RELAY2__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
RELAY2__INTSTAT EQU CYREG_GPIO_PRT6_INTR
RELAY2__MASK EQU 0x08
RELAY2__PC EQU CYREG_GPIO_PRT6_PC
RELAY2__PC2 EQU CYREG_GPIO_PRT6_PC2
RELAY2__PORT EQU 6
RELAY2__PS EQU CYREG_GPIO_PRT6_PS
RELAY2__SHIFT EQU 3

/* RELAY3 */
RELAY3__0__DR EQU CYREG_GPIO_PRT6_DR
RELAY3__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
RELAY3__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
RELAY3__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
RELAY3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
RELAY3__0__HSIOM_MASK EQU 0x000F0000
RELAY3__0__HSIOM_SHIFT EQU 16
RELAY3__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
RELAY3__0__INTR EQU CYREG_GPIO_PRT6_INTR
RELAY3__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
RELAY3__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
RELAY3__0__MASK EQU 0x10
RELAY3__0__PC EQU CYREG_GPIO_PRT6_PC
RELAY3__0__PC2 EQU CYREG_GPIO_PRT6_PC2
RELAY3__0__PORT EQU 6
RELAY3__0__PS EQU CYREG_GPIO_PRT6_PS
RELAY3__0__SHIFT EQU 4
RELAY3__DR EQU CYREG_GPIO_PRT6_DR
RELAY3__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
RELAY3__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
RELAY3__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
RELAY3__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
RELAY3__INTR EQU CYREG_GPIO_PRT6_INTR
RELAY3__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
RELAY3__INTSTAT EQU CYREG_GPIO_PRT6_INTR
RELAY3__MASK EQU 0x10
RELAY3__PC EQU CYREG_GPIO_PRT6_PC
RELAY3__PC2 EQU CYREG_GPIO_PRT6_PC2
RELAY3__PORT EQU 6
RELAY3__PS EQU CYREG_GPIO_PRT6_PS
RELAY3__SHIFT EQU 4

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 19
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x100F11A0
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 19
CYDEV_CHIP_MEMBER_4D EQU 14
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 20
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 18
CYDEV_CHIP_MEMBER_4I EQU 24
CYDEV_CHIP_MEMBER_4J EQU 15
CYDEV_CHIP_MEMBER_4K EQU 16
CYDEV_CHIP_MEMBER_4L EQU 23
CYDEV_CHIP_MEMBER_4M EQU 22
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 21
CYDEV_CHIP_MEMBER_4Q EQU 13
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 17
CYDEV_CHIP_MEMBER_4W EQU 12
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 25
CYDEV_CHIP_MEMBER_FM3 EQU 29
CYDEV_CHIP_MEMBER_FM4 EQU 30
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 28
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4L
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4L_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowWithInfo
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_DMA_CHANNELS_AVAILABLE EQU 32
CYDEV_HEAP_SIZE EQU 0x0400
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 14
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VBUS_MV EQU 5000
CYDEV_VDDA_MV EQU 2800
CYDEV_VDDD_MV EQU 2800
CYDEV_VDDIO_MV EQU 2800
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udb_VERSION EQU 1
CYIPBLOCK_m0s8usbdss_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
