 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LASER
Version: R-2020.09-SP5
Date   : Wed Mar 29 17:30:48 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: cover_num_reg[2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LASER              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  state_reg[1]/CK (DFFRX4)                 0.00       0.50 r
  state_reg[1]/Q (DFFRX4)                  0.51       1.01 f
  U1333/Y (NOR2X6)                         0.11       1.13 r
  U1483/Y (INVX8)                          0.10       1.23 f
  U1891/Y (INVX20)                         0.09       1.31 r
  U1825/Y (MX2X6)                          0.35       1.66 f
  U1898/Y (INVX16)                         0.18       1.85 r
  U1956/Y (NOR2X1)                         0.12       1.97 f
  U1315/Y (NOR2XL)                         0.39       2.36 r
  U1313/Y (OAI22XL)                        0.40       2.75 f
  U1958/Y (OA21X2)                         0.44       3.20 f
  U1959/Y (NOR2X1)                         0.34       3.54 r
  U1525/Y (AOI2BB2X1)                      0.51       4.05 r
  U1526/Y (NAND2XL)                        0.29       4.35 f
  U1850/Y (OAI31XL)                        0.52       4.87 r
  U1963/Y (AOI2BB2X1)                      0.45       5.31 f
  U1977/Y (OAI31XL)                        0.61       5.92 r
  U1978/Y (OAI2BB1X1)                      0.21       6.12 f
  U1980/Y (AOI211X4)                       0.42       6.54 r
  U1981/Y (AND2X2)                         0.23       6.76 r
  U1363/Y (NOR2X2)                         0.16       6.92 f
  U1982/Y (OAI21X4)                        0.20       7.12 r
  U1488/Y (CLKINVX1)                       0.28       7.40 f
  U2527/Y (OAI21X4)                        0.19       7.58 r
  U1862/Y (XNOR2X1)                        0.22       7.80 f
  U2528/Y (AO22X1)                         0.35       8.16 f
  cover_num_reg[2]/D (DFFRX1)              0.00       8.16 f
  data arrival time                                   8.16

  clock CLK (rise edge)                    8.00       8.00
  clock network delay (ideal)              0.50       8.50
  clock uncertainty                       -0.10       8.40
  cover_num_reg[2]/CK (DFFRX1)             0.00       8.40 r
  library setup time                      -0.23       8.17
  data required time                                  8.17
  -----------------------------------------------------------
  data required time                                  8.17
  data arrival time                                  -8.16
  -----------------------------------------------------------
  slack (MET)                                         0.02


1
