#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27d5dd0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27cef30 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x280a6d0 .functor NOT 1, L_0x280b850, C4<0>, C4<0>, C4<0>;
L_0x280b5b0 .functor XOR 1, L_0x280b450, L_0x280b510, C4<0>, C4<0>;
L_0x280b740 .functor XOR 1, L_0x280b5b0, L_0x280b670, C4<0>, C4<0>;
v0x2809a00_0 .net *"_ivl_10", 0 0, L_0x280b670;  1 drivers
v0x2809b00_0 .net *"_ivl_12", 0 0, L_0x280b740;  1 drivers
v0x2809be0_0 .net *"_ivl_2", 0 0, L_0x280b390;  1 drivers
v0x2809cd0_0 .net *"_ivl_4", 0 0, L_0x280b450;  1 drivers
v0x2809db0_0 .net *"_ivl_6", 0 0, L_0x280b510;  1 drivers
v0x2809ee0_0 .net *"_ivl_8", 0 0, L_0x280b5b0;  1 drivers
v0x2809fc0_0 .var "clk", 0 0;
v0x280a060_0 .var/2u "stats1", 159 0;
v0x280a120_0 .var/2u "strobe", 0 0;
v0x280a270_0 .net "tb_match", 0 0, L_0x280b850;  1 drivers
v0x280a330_0 .net "tb_mismatch", 0 0, L_0x280a6d0;  1 drivers
v0x280a3f0_0 .net "x", 0 0, v0x28075b0_0;  1 drivers
v0x280a490_0 .net "y", 0 0, v0x2807670_0;  1 drivers
v0x280a530_0 .net "z_dut", 0 0, L_0x280b230;  1 drivers
v0x280a600_0 .net "z_ref", 0 0, L_0x280a840;  1 drivers
L_0x280b390 .concat [ 1 0 0 0], L_0x280a840;
L_0x280b450 .concat [ 1 0 0 0], L_0x280a840;
L_0x280b510 .concat [ 1 0 0 0], L_0x280b230;
L_0x280b670 .concat [ 1 0 0 0], L_0x280a840;
L_0x280b850 .cmp/eeq 1, L_0x280b390, L_0x280b740;
S_0x27d4410 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x27cef30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x280a7a0 .functor NOT 1, v0x2807670_0, C4<0>, C4<0>, C4<0>;
L_0x280a840 .functor OR 1, v0x28075b0_0, L_0x280a7a0, C4<0>, C4<0>;
v0x27d72b0_0 .net *"_ivl_0", 0 0, L_0x280a7a0;  1 drivers
v0x27d7350_0 .net "x", 0 0, v0x28075b0_0;  alias, 1 drivers
v0x28070b0_0 .net "y", 0 0, v0x2807670_0;  alias, 1 drivers
v0x2807150_0 .net "z", 0 0, L_0x280a840;  alias, 1 drivers
S_0x2807290 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x27cef30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x28074d0_0 .net "clk", 0 0, v0x2809fc0_0;  1 drivers
v0x28075b0_0 .var "x", 0 0;
v0x2807670_0 .var "y", 0 0;
E_0x27b41d0 .event negedge, v0x28074d0_0;
E_0x27b6650/0 .event negedge, v0x28074d0_0;
E_0x27b6650/1 .event posedge, v0x28074d0_0;
E_0x27b6650 .event/or E_0x27b6650/0, E_0x27b6650/1;
S_0x2807710 .scope module, "top_module1" "top_module" 3 76, 4 17 0, S_0x27cef30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x280b110 .functor OR 1, L_0x280aaa0, L_0x280ac60, C4<0>, C4<0>;
L_0x280b1a0 .functor AND 1, L_0x280ae20, L_0x280afe0, C4<1>, C4<1>;
L_0x280b230 .functor XOR 1, L_0x280b110, L_0x280b1a0, C4<0>, C4<0>;
v0x2809120_0 .net "and_out", 0 0, L_0x280b1a0;  1 drivers
v0x28091e0_0 .net "or_out", 0 0, L_0x280b110;  1 drivers
v0x28092a0_0 .net "x", 0 0, v0x28075b0_0;  alias, 1 drivers
v0x2809370_0 .net "y", 0 0, v0x2807670_0;  alias, 1 drivers
v0x2809410_0 .net "z", 0 0, L_0x280b230;  alias, 1 drivers
v0x28094b0_0 .net "z1", 0 0, L_0x280aaa0;  1 drivers
v0x2809550_0 .net "z2", 0 0, L_0x280ac60;  1 drivers
v0x2809620_0 .net "z3", 0 0, L_0x280ae20;  1 drivers
v0x28096f0_0 .net "z4", 0 0, L_0x280afe0;  1 drivers
S_0x28078f0 .scope module, "A1" "A" 4 23, 4 1 0, S_0x2807710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x280aa10 .functor XOR 1, v0x28075b0_0, v0x2807670_0, C4<0>, C4<0>;
L_0x280aaa0 .functor AND 1, L_0x280aa10, v0x28075b0_0, C4<1>, C4<1>;
v0x2807b60_0 .net *"_ivl_0", 0 0, L_0x280aa10;  1 drivers
v0x2807c60_0 .net "x", 0 0, v0x28075b0_0;  alias, 1 drivers
v0x2807d70_0 .net "y", 0 0, v0x2807670_0;  alias, 1 drivers
v0x2807e60_0 .net "z", 0 0, L_0x280aaa0;  alias, 1 drivers
S_0x2807f60 .scope module, "A2" "A" 4 25, 4 1 0, S_0x2807710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x280ad90 .functor XOR 1, v0x28075b0_0, v0x2807670_0, C4<0>, C4<0>;
L_0x280ae20 .functor AND 1, L_0x280ad90, v0x28075b0_0, C4<1>, C4<1>;
v0x28081b0_0 .net *"_ivl_0", 0 0, L_0x280ad90;  1 drivers
v0x28082b0_0 .net "x", 0 0, v0x28075b0_0;  alias, 1 drivers
v0x2808370_0 .net "y", 0 0, v0x2807670_0;  alias, 1 drivers
v0x2808410_0 .net "z", 0 0, L_0x280ae20;  alias, 1 drivers
S_0x2808510 .scope module, "B1" "B" 4 24, 4 9 0, S_0x2807710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x280abd0 .functor XOR 1, v0x28075b0_0, v0x2807670_0, C4<0>, C4<0>;
L_0x280ac60 .functor AND 1, L_0x280abd0, v0x2807670_0, C4<1>, C4<1>;
v0x2808790_0 .net *"_ivl_0", 0 0, L_0x280abd0;  1 drivers
v0x2808870_0 .net "x", 0 0, v0x28075b0_0;  alias, 1 drivers
v0x2808930_0 .net "y", 0 0, v0x2807670_0;  alias, 1 drivers
v0x2808a90_0 .net "z", 0 0, L_0x280ac60;  alias, 1 drivers
S_0x2808b90 .scope module, "B2" "B" 4 26, 4 9 0, S_0x2807710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x280af50 .functor XOR 1, v0x28075b0_0, v0x2807670_0, C4<0>, C4<0>;
L_0x280afe0 .functor AND 1, L_0x280af50, v0x2807670_0, C4<1>, C4<1>;
v0x2808d90_0 .net *"_ivl_0", 0 0, L_0x280af50;  1 drivers
v0x2808e90_0 .net "x", 0 0, v0x28075b0_0;  alias, 1 drivers
v0x2808f50_0 .net "y", 0 0, v0x2807670_0;  alias, 1 drivers
v0x2809020_0 .net "z", 0 0, L_0x280afe0;  alias, 1 drivers
S_0x2809850 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x27cef30;
 .timescale -12 -12;
E_0x27b6790 .event anyedge, v0x280a120_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x280a120_0;
    %nor/r;
    %assign/vec4 v0x280a120_0, 0;
    %wait E_0x27b6790;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2807290;
T_1 ;
    %wait E_0x27b6650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x2807670_0, 0;
    %assign/vec4 v0x28075b0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x2807290;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27b41d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x27cef30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2809fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x280a120_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x27cef30;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x2809fc0_0;
    %inv;
    %store/vec4 v0x2809fc0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x27cef30;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28074d0_0, v0x280a330_0, v0x280a3f0_0, v0x280a490_0, v0x280a600_0, v0x280a530_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x27cef30;
T_6 ;
    %load/vec4 v0x280a060_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x280a060_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x280a060_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x280a060_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x280a060_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x280a060_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x280a060_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x27cef30;
T_7 ;
    %wait E_0x27b6650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x280a060_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x280a060_0, 4, 32;
    %load/vec4 v0x280a270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x280a060_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x280a060_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x280a060_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x280a060_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x280a600_0;
    %load/vec4 v0x280a600_0;
    %load/vec4 v0x280a530_0;
    %xor;
    %load/vec4 v0x280a600_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x280a060_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x280a060_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x280a060_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x280a060_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/mt2015_q4/iter10/response3/top_module.sv";
