
---------- Begin Simulation Statistics ----------
simSeconds                                   0.039314                       # Number of seconds simulated (Second)
simTicks                                  39314319000                       # Number of ticks simulated (Tick)
finalTick                                415250036000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     95.77                       # Real time elapsed on the host (Second)
hostTickRate                                410498954                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     721100                       # Number of bytes of host memory used (Byte)
simInsts                                     52941019                       # Number of instructions simulated (Count)
simOps                                       52941019                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   552781                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     552781                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         78628638                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.485212                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.673305                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch        47070      0.72%      0.72% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       1866349     28.60%     29.32% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      1853282     28.40%     57.72% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            9      0.00%     57.72% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      2402998     36.82%     94.54% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       356004      5.46%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond           14      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        6525726                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            2      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       111968     26.01%     26.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        98882     22.97%     48.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            7      0.00%     48.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       200420     46.55%     95.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        19236      4.47%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond            7      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        430522                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch        47068     16.08%     16.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           43      0.01%     16.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        21437      7.32%     23.42% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            2      0.00%     23.42% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       204788     69.96%     93.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        19384      6.62%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond            7      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       292729                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch        47068      0.77%      0.77% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      1754381     28.78%     29.56% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      1754400     28.78%     58.34% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            2      0.00%     58.34% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      2202578     36.14%     94.47% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       336768      5.53%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond            7      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      6095204                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch        47068     16.08%     16.08% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return           43      0.01%     16.09% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        21437      7.32%     23.42% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            2      0.00%     23.42% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       204788     69.96%     93.38% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        19384      6.62%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond            7      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       292729                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      1385570     21.23%     21.23% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      3273807     50.17%     71.40% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      1866349     28.60%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      6525726                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       117872     48.51%     48.51% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       125091     51.48%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           43      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       243006                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           2450068                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      1187412                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            292729                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          33276                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       185517                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        107212                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              6525726                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               138397                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 3963754                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.607404                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           35092                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups              23                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               23                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch        47070      0.72%      0.72% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      1866349     28.60%     29.32% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      1853282     28.40%     57.72% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            9      0.00%     57.72% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      2402998     36.82%     94.54% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       356004      5.46%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond           14      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      6525726                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch        47070      1.84%      1.84% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      1859513     72.58%     74.42% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        44904      1.75%     76.17% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            9      0.00%     76.17% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       598366     23.36%     99.53% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        12096      0.47%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond           14      0.00%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       2561972                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        21437     15.49%     15.49% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     15.49% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        97576     70.50%     85.99% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        19384     14.01%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       138397                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        21437     15.49%     15.49% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     15.49% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        97576     70.50%     85.99% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        19384     14.01%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       138397                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 415250036000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups           23                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses           23                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords            9                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords           32                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              1965259                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                1965238                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             210857                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                1754381                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             1754338                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                43                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts             52941019                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               52941019                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.485212                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.673305                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        47068      0.09%      0.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     26236464     49.56%     49.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       265901      0.50%     50.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv           18      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       937770      1.77%     51.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp       168008      0.32%     52.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt      1000288      1.89%     54.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult       375108      0.71%     54.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc      1250360      2.36%     57.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc       187554      0.35%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     57.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     12794045     24.17%     81.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      8017695     15.14%     96.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      1654817      3.13%     99.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         5923      0.01%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     52941019                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data       21058911                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          21058911                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      21058911                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         21058911                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       110779                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          110779                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       110779                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         110779                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   4186696500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   4186696500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   4186696500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   4186696500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     21169690                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      21169690                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     21169690                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     21169690                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.005233                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.005233                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.005233                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.005233                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 37793.232472                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 37793.232472                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 37793.232472                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 37793.232472                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        66602                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             66602                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         7209                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          7209                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         7209                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         7209                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       103570                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       103570                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       103570                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       103570                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   3590687000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   3590687000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   3590687000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   3590687000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.004892                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.004892                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.004892                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.004892                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 34669.180265                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 34669.180265                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 34669.180265                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 34669.180265                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 103570                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     13053288                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        13053288                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        92875                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         92875                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   2960179500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   2960179500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     13146163                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     13146163                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.007065                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.007065                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 31872.726783                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 31872.726783                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          553                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          553                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        92322                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        92322                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   2842447000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   2842447000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.007023                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.007023                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 30788.403631                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 30788.403631                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      8005623                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        8005623                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        17904                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        17904                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1226517000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1226517000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      8023527                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      8023527                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002231                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002231                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 68505.194370                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 68505.194370                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         6656                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         6656                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        11248                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        11248                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    748240000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    748240000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001402                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001402                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 66522.048364                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 66522.048364                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 415250036000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             18902951                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             103570                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             182.513768                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           21                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          151                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          315                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           20                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           42442950                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          42442950                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 415250036000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 415250036000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 415250036000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps       645330                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions            27746732                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions              3972180                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions           15395456                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           8309559                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       14675545                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          14675545                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      14675545                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         14675545                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       288727                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          288727                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       288727                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         288727                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   3783257500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   3783257500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   3783257500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   3783257500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     14964272                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      14964272                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     14964272                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     14964272                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.019294                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.019294                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.019294                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.019294                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 13103.234197                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13103.234197                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 13103.234197                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13103.234197                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       288727                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            288727                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       288727                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       288727                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       288727                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       288727                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   3494529500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   3494529500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   3494529500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   3494529500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.019294                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.019294                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.019294                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.019294                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12103.230734                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12103.230734                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12103.230734                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12103.230734                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 288727                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     14675545                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        14675545                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       288727                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        288727                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   3783257500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   3783257500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     14964272                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     14964272                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.019294                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.019294                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 13103.234197                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 13103.234197                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       288727                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       288727                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   3494529500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   3494529500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.019294                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.019294                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12103.230734                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12103.230734                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 415250036000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.965184                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             30377277                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             288727                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             105.211071                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.965184                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999932                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999932                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          108                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           50                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           34                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          304                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           30217272                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          30217272                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 415250036000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 415250036000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 415250036000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 415250036000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 415250036000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 415250036000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 52941019                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   52941019                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                 47068                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                 288327                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  71984                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    360311                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                288327                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 71984                       # number of overall hits (Count)
system.l2.overallHits::total                   360311                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  400                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                31586                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   31986                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 400                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               31586                       # number of overall misses (Count)
system.l2.overallMisses::total                  31986                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        33914000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      2679173500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         2713087500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       33914000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     2679173500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        2713087500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst             288727                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             103570                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                392297                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst            288727                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            103570                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               392297                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.001385                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.304972                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.081535                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.001385                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.304972                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.081535                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst        84785                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 84821.550687                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    84821.093603                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst        84785                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 84821.550687                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   84821.093603                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                16407                       # number of writebacks (Count)
system.l2.writebacks::total                     16407                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              400                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            31586                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               31986                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             400                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           31586                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              31986                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     29904000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   2363313500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     2393217500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     29904000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   2363313500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    2393217500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.001385                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.304972                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.081535                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.001385                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.304972                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.081535                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst        74760                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 74821.550687                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 74820.780967                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst        74760                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 74821.550687                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 74820.780967                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          32549                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           48                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             48                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst          288327                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total             288327                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           400                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              400                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     33914000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     33914000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst       288727                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total         288727                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.001385                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.001385                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst        84785                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total        84785                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          400                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          400                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     29904000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     29904000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.001385                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.001385                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst        74760                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total        74760                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               2702                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  2702                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             8572                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                8572                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    703870500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      703870500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          11274                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             11274                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.760334                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.760334                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 82112.750817                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 82112.750817                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         8572                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            8572                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    618150500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    618150500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.760334                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.760334                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 72112.750817                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 72112.750817                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          69282                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             69282                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        23014                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           23014                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   1975303000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   1975303000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        92296                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         92296                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.249350                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.249350                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 85830.494482                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 85830.494482                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        23014                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        23014                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   1745163000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   1745163000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.249350                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.249350                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 75830.494482                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 75830.494482                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks       288727                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           288727                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       288727                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       288727                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        66602                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            66602                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        66602                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        66602                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 415250036000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     10553730                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      32549                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                     324.241298                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      88.055255                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        67.104291                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3940.840453                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.021498                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.016383                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.962119                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  195                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  183                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  872                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2406                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  440                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    6309301                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   6309301                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 415250036000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     16408.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       401.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     31359.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001263664500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          947                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          947                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               89546                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              15470                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       31987                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      16408                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     31987                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    16408                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    227                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.69                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 31987                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                16408                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   31300                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     458                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    607                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    616                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    923                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    945                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    951                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    952                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    950                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    949                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    958                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    952                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    954                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    953                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    949                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    949                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    956                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    950                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    947                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    947                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          947                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      33.521647                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     30.613531                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     13.476795                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4-7               1      0.11%      0.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-11             23      2.43%      2.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-15            10      1.06%      3.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-19           167     17.63%     21.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-23            94      9.93%     31.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-27            50      5.28%     36.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-31            66      6.97%     43.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-35            90      9.50%     52.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-39           123     12.99%     65.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-43            95     10.03%     75.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-47            84      8.87%     84.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-51            61      6.44%     91.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52-55            25      2.64%     93.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-59            29      3.06%     96.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::60-63            14      1.48%     98.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-67             7      0.74%     99.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::68-71             4      0.42%     99.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-75             2      0.21%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::76-79             1      0.11%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-83             1      0.11%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           947                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          947                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.313622                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.285352                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.980709                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              330     34.85%     34.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                6      0.63%     35.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              600     63.36%     98.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                8      0.84%     99.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      0.11%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                2      0.21%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           947                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   14528                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 2047168                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              1050112                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              52071816.37814965                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              26710675.05963921                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   39314315000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     812363.16                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        25664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      2006976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      1049344                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 652790.144985088031                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 51049491.662312656641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 26691140.192457612604                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          401                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        31586                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        16408                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     13422250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   1064585000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 934050228000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     33471.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     33704.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  56926513.16                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        25664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      2021504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        2047168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        25664                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        25664                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      1050112                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      1050112                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          401                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        31586                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           31987                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        16408                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          16408                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         652790                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       51419026                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          52071816                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       652790                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        652790                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     26710675                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         26710675                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     26710675                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        652790                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      51419026                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         78782491                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                31760                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               16396                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         2020                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1996                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1998                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         2045                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         2026                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         1936                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         1598                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         1605                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1621                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         1832                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         2283                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         2330                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         2095                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         2169                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         2173                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         2033                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          954                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          905                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          918                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         1035                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         1047                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          933                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          703                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          822                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          900                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          997                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         1313                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         1316                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         1226                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         1157                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         1182                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          988                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               482507250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             158800000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1078007250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                15192.29                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           33942.29                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               11341                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               8885                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            35.71                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           54.19                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        27930                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   110.323810                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    90.363242                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   109.774693                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        17884     64.03%     64.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         8305     29.74%     93.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1003      3.59%     97.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          289      1.03%     98.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           97      0.35%     98.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           88      0.32%     99.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           85      0.30%     99.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           28      0.10%     99.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          151      0.54%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        27930                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           2032640                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        1049344                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               51.702282                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               26.691140                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.61                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.40                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.21                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               42.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 415250036000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        90920760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        48321735                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      108727920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      38236500                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3103932000.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  10304717070                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   6420885120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   20115741105                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   511.664493                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  16588731750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1313000000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  21417387250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       108620820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        57721950                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      118067040                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      47434140                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3103932000.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  11067561750                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   5776728000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   20280065700                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   515.844258                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  14906560250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1313000000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  23094849250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 415250036000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               23415                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         16408                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             15471                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               8572                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              8572                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          23415                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        95853                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   95853                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      3097280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  3097280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              31987                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    31987    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                31987                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 415250036000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           137585500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          173485750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          63866                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        31879                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             381024                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        83009                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       288727                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            53110                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             11274                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            11274                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq         288727                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         92296                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       866182                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       310710                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1176892                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     36957120                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10891008                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                47848128                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           32549                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   1050048                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            424846                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001690                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.041075                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  424128     99.83%     99.83% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     718      0.17%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              424846                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 415250036000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          747626000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         433092000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         155355000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        784594                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       392297                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             718                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          718                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        10245960                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        68382678                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.052689                       # Number of seconds simulated (Second)
simTicks                                  52688660000                       # Number of ticks simulated (Tick)
finalTick                                428624377000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    112.99                       # Real time elapsed on the host (Second)
hostTickRate                                466308025                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     722124                       # Number of bytes of host memory used (Byte)
simInsts                                     62312345                       # Number of instructions simulated (Count)
simOps                                       62312345                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   551480                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     551480                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        105377320                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.691115                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.591326                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch        47082      0.56%      0.56% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       2443390     29.13%     29.69% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      2430600     28.97%     58.66% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect           42      0.00%     58.66% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      2906101     34.64%     93.31% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       561499      6.69%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond           33      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        8388747                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            6      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       135931     24.62%     24.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       123136     22.30%     46.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           27      0.00%     46.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       263216     47.66%     94.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        29893      5.41%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond           16      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        552225                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch        47075     13.95%     13.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           50      0.01%     13.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        21607      6.40%     20.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           15      0.00%     20.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       249302     73.87%     94.24% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        19408      5.75%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           16      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       337473                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch        47075      0.60%      0.60% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      2307460     29.44%     30.05% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      2307463     29.45%     59.49% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           15      0.00%     59.49% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      2642884     33.73%     93.22% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       531604      6.78%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond           17      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      7836518                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch        47075     13.95%     13.95% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return           50      0.01%     13.96% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        21607      6.40%     20.37% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           15      0.00%     20.37% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       249302     73.87%     94.24% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        19408      5.75%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           16      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       337473                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      1608603     19.18%     19.18% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      4336753     51.70%     70.87% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      2443390     29.13%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect            1      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      8388747                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       132127     45.92%     45.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       155566     54.06%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           50      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       287743                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           2953183                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      1469225                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            337473                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          33488                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       199786                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        137687                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              8388747                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               152630                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 5211050                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.621195                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           35322                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups              75                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               74                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch        47082      0.56%      0.56% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      2443390     29.13%     29.69% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      2430600     28.97%     58.66% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect           42      0.00%     58.66% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      2906101     34.64%     93.31% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       561499      6.69%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond           33      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      8388747                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch        47082      1.48%      1.48% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      2436554     76.68%     78.16% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        45322      1.43%     79.58% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect           42      0.00%     79.59% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       636479     20.03%     99.62% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        12185      0.38%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond           33      0.00%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       3177697                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        21607     14.16%     14.16% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     14.16% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       111615     73.13%     87.28% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        19408     12.72%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       152630                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        21607     14.16%     14.16% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.16% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       111615     73.13%     87.28% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        19408     12.72%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       152630                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 428624377000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups           75                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits            1                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses           74                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords           31                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords          106                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              2566573                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                2566553                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             259094                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                2307460                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             2307410                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                50                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts             62312345                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               62312345                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.691115                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.591326                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        47076      0.08%      0.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     31195420     50.06%     50.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       285907      0.46%     50.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv           18      0.00%     50.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       937770      1.50%     52.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp       168008      0.27%     52.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt      1000288      1.61%     53.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult       375108      0.60%     54.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc      1250360      2.01%     56.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     56.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc       187554      0.30%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     56.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     15301940     24.56%     81.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      9902156     15.89%     97.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      1654817      2.66%     99.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         5923      0.01%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     62312345                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data       24805309                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          24805309                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      24805309                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         24805309                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       284906                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          284906                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       284906                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         284906                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  13149018500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  13149018500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  13149018500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  13149018500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     25090215                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      25090215                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     25090215                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     25090215                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.011355                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.011355                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.011355                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.011355                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 46152.129123                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 46152.129123                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 46152.129123                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 46152.129123                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       188746                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            188746                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         8279                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          8279                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         8279                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         8279                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       276627                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       276627                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       276627                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       276627                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  12350087000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  12350087000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  12350087000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  12350087000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.011025                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.011025                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.011025                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.011025                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 44645.269623                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 44645.269623                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 44645.269623                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 44645.269623                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 276627                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     14948116                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        14948116                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       234111                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        234111                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  10298753500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  10298753500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     15182227                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     15182227                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.015420                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.015420                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 43990.899616                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 43990.899616                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         1451                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         1451                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       232660                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       232660                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  10013990000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  10013990000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.015324                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.015324                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 43041.304908                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 43041.304908                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      9857193                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        9857193                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        50795                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        50795                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   2850265000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   2850265000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      9907988                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      9907988                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.005127                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.005127                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 56113.101683                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 56113.101683                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         6828                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         6828                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        43967                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        43967                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   2336097000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2336097000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.004438                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.004438                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 53132.963359                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 53132.963359                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 428624377000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             28138512                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             277139                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             101.532126                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           56                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          327                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          127                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           50457057                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          50457057                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 428624377000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 428624377000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 428624377000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps       778165                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions            33045335                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions              3972180                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions           18069110                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions          10296086                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       18768522                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          18768522                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      18768522                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         18768522                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       288973                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          288973                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       288973                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         288973                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   3800251000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   3800251000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   3800251000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   3800251000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     19057495                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      19057495                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     19057495                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     19057495                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.015163                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.015163                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.015163                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.015163                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 13150.886069                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13150.886069                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 13150.886069                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13150.886069                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       288973                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            288973                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       288973                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       288973                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       288973                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       288973                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   3511277000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   3511277000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   3511277000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   3511277000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.015163                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.015163                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.015163                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.015163                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12150.882608                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12150.882608                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12150.882608                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12150.882608                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 288973                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     18768522                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        18768522                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       288973                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        288973                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   3800251000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   3800251000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     19057495                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     19057495                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.015163                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.015163                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 13150.886069                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 13150.886069                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       288973                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       288973                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   3511277000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   3511277000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.015163                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.015163                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12150.882608                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12150.882608                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 428624377000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.974021                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             53930819                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             289485                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             186.299183                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.974021                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999949                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999949                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           69                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          429                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           38403964                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          38403964                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 428624377000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 428624377000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 428624377000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 428624377000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 428624377000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 428624377000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 62312345                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   62312345                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                 47076                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                 288378                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 153181                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    441559                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                288378                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                153181                       # number of overall hits (Count)
system.l2.overallHits::total                   441559                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  595                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               123446                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  124041                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 595                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              123446                       # number of overall misses (Count)
system.l2.overallMisses::total                 124041                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        49756500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     10318311000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        10368067500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       49756500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    10318311000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       10368067500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst             288973                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             276627                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                565600                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst            288973                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            276627                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               565600                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.002059                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.446254                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.219309                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.002059                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.446254                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.219309                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 83624.369748                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 83585.624484                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    83585.810337                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 83624.369748                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 83585.624484                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   83585.810337                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                60048                       # number of writebacks (Count)
system.l2.writebacks::total                     60048                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              595                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           123446                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              124041                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             595                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          123446                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             124041                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     43796500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   9083851000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     9127647500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     43796500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   9083851000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    9127647500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.002059                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.446254                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.219309                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.002059                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.446254                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.219309                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 73607.563025                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 73585.624484                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 73585.729718                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 73607.563025                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 73585.624484                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 73585.729718                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         124856                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           74                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             74                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst          288378                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total             288378                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           595                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              595                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     49756500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     49756500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst       288973                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total         288973                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.002059                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.002059                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 83624.369748                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 83624.369748                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          595                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          595                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     43796500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     43796500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.002059                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.002059                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 73607.563025                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 73607.563025                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              21595                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 21595                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            22398                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               22398                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   2039473500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     2039473500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          43993                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             43993                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.509126                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.509126                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 91056.054112                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 91056.054112                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        22398                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           22398                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1815493500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1815493500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.509126                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.509126                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 81056.054112                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 81056.054112                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         131586                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            131586                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       101048                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          101048                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   8278837500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   8278837500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       232634                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        232634                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.434365                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.434365                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 81929.751207                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 81929.751207                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data       101048                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       101048                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   7268357500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   7268357500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.434365                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.434365                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 71929.751207                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 71929.751207                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks       288973                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           288973                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       288973                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       288973                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       188746                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           188746                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       188746                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       188746                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 428624377000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     11362956                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     128952                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      88.117718                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      70.988939                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        53.251133                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3971.759928                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.017331                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.013001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.969668                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  184                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  354                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2432                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1124                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                    2                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    9174456                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   9174456                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 428624377000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     60049.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       596.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    123000.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001826362500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         3518                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         3518                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              316687                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              56587                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      124042                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      60049                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    124042                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    60049                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    446                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.77                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                124042                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                60049                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  118143                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    5450                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1781                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1845                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   3429                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   3527                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   3537                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   3532                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   3531                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   3527                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   3535                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   3529                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   3534                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   3534                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   3542                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   3558                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   3548                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   3522                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   3518                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   3518                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         3518                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      35.131325                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     29.061096                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     82.049804                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127          3489     99.18%     99.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255            5      0.14%     99.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            4      0.11%     99.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            6      0.17%     99.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-639            5      0.14%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-767            2      0.06%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-895            2      0.06%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.06%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.03%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.03%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          3518                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         3518                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.069073                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.037335                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.041943                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1665     47.33%     47.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               65      1.85%     49.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1676     47.64%     96.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              107      3.04%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                2      0.06%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                3      0.09%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          3518                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   28544                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 7938688                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              3843136                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              150671662.55509251                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              72940477.13492809                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   52688658000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     286209.85                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        38144                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      7872000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      3843136                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 723950.846349100582                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 149405963.256609678268                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 72940477.134928092360                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          596                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       123446                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        60049                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     19316500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   4004529000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1256562165750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     32410.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     32439.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  20925613.51                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        38144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      7900544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        7938688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        38144                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        38144                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      3843136                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      3843136                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          596                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       123446                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          124042                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        60049                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          60049                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         723951                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      149947712                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         150671663                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       723951                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        723951                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     72940477                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         72940477                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     72940477                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        723951                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     149947712                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        223612140                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               123596                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               60049                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         7407                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         7381                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         7675                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         8023                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         7928                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         7753                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         7584                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         7551                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         7514                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         7608                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         7986                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         8064                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         7898                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         7843                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         7840                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         7541                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         3453                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         3325                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         3676                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         4046                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         4031                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         3771                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         3723                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         3736                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         3719                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         3633                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         3906                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         3959                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         3955                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         3757                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         3774                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         3585                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1706420500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             617980000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         4023845500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13806.44                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32556.44                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               67237                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              19309                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            54.40                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           32.16                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        97094                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   121.046573                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    94.404576                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   132.091430                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        61975     63.83%     63.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        25425     26.19%     90.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         6483      6.68%     96.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1267      1.30%     98.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          364      0.37%     98.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          186      0.19%     98.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          161      0.17%     98.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           90      0.09%     98.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1143      1.18%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        97094                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           7910144                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        3843136                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              150.129914                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               72.940477                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.74                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.17                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.57                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               47.13                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 428624377000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       342898500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       182232105                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      437724840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     155394180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 4159268880.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  15762016200                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   6961011840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   28000546545                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   531.434023                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  17942037000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1759420000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  32992003000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       350509740                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       186288960                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      444779160                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     158145120                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 4159268880.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  16532189370                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   6310683360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   28141864590                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   534.116157                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  16243658000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1759420000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  34685672500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 428624377000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              101644                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         60049                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             63781                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              22398                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             22398                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         101644                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       371914                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  371914                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     11781824                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 11781824                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             124042                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   124042    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               124042                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 428624377000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           521140000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          668524000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         247872                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       123830                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             521608                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       248794                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       288973                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           152689                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             43993                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            43993                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq         288973                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        232634                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       866920                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       829881                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1696801                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     36988608                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     29783872                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                66772480                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          124856                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   3843072                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            690456                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001593                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.039883                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  689356     99.84%     99.84% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    1100      0.16%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              690456                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 428624377000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1043319000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         433461000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         414940500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1131200                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       565600                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            1100                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         1100                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        23303540                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        82073780                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
