/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [7:0] _01_;
  wire [5:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [16:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [9:0] celloutsig_0_29z;
  wire [8:0] celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire [16:0] celloutsig_0_33z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [1:0] _03_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 2'h0;
    else _03_ <= { celloutsig_0_1z[15], celloutsig_0_0z };
  assign { _00_, _01_[2] } = _03_;
  reg [4:0] _04_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 5'h00;
    else _04_ <= { celloutsig_0_15z, celloutsig_0_14z };
  assign { _02_[4:3], _01_[7], _02_[1:0] } = _04_;
  assign celloutsig_0_10z = ~(celloutsig_0_8z | _00_);
  assign celloutsig_0_11z = ~(celloutsig_0_6z | 1'h0);
  assign celloutsig_1_1z = in_data[160] ^ celloutsig_1_0z;
  assign celloutsig_0_45z = ~(celloutsig_0_33z[12] ^ in_data[68]);
  assign celloutsig_0_46z = ~(celloutsig_0_23z[1] ^ celloutsig_0_45z);
  assign celloutsig_1_4z = ~(celloutsig_1_2z ^ celloutsig_1_0z);
  assign celloutsig_1_7z = in_data[137:132] + { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_8z = celloutsig_1_7z[3:0] + { celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_23z = { _01_[7], celloutsig_0_10z, _00_, 2'h0, _01_[2], celloutsig_0_6z, celloutsig_0_6z } + { celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_13z };
  assign celloutsig_1_0z = in_data[127:113] === in_data[166:152];
  assign celloutsig_0_9z = in_data[82:80] === { in_data[30], celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_14z = { in_data[40:35], celloutsig_0_8z, 1'h0, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_10z, _00_, 2'h0, _01_[2], celloutsig_0_9z, celloutsig_0_12z, 1'h0, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_12z, 1'h0 } === { in_data[68:52], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_12z, _00_, 2'h0, _01_[2] };
  assign celloutsig_0_19z = { _02_[3], _01_[7], _02_[1:0] } === { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_1_18z = { celloutsig_1_2z, celloutsig_1_3z } <= { celloutsig_1_8z[3:1], celloutsig_1_0z };
  assign celloutsig_0_24z = { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_8z } <= { _02_[4:3], _01_[7], _02_[1], celloutsig_0_0z };
  assign celloutsig_0_4z = ! { celloutsig_0_1z[15:14], celloutsig_0_0z, _00_, _01_[2], _00_, _01_[2], _00_, _01_[2] };
  assign celloutsig_1_19z = ! { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_6z = ! { celloutsig_0_1z[5:0], _00_, _01_[2] };
  assign celloutsig_0_20z = ! in_data[70:67];
  assign celloutsig_0_5z = in_data[55:51] || in_data[63:60];
  assign celloutsig_1_3z = in_data[142:140] % { 1'h1, in_data[107:106] };
  assign celloutsig_0_1z = { in_data[63:52], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[31:16] };
  assign celloutsig_0_31z = { celloutsig_0_29z[8:1], celloutsig_0_13z } % { 1'h1, celloutsig_0_23z[6:1], celloutsig_0_12z, in_data[0] };
  assign celloutsig_0_32z = { celloutsig_0_31z[2:0], celloutsig_0_25z } % { 1'h1, _02_[3], _01_[7], _02_[1] };
  assign celloutsig_0_0z = in_data[84:76] != in_data[13:5];
  assign celloutsig_1_5z = { in_data[148:126], celloutsig_1_3z } != { in_data[181:158], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_25z = { 1'h0, _02_[4:3], _01_[7], _02_[1:0] } != { celloutsig_0_1z[11], celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_24z };
  assign celloutsig_0_8z = | { celloutsig_0_1z[13:3], celloutsig_0_5z };
  assign celloutsig_0_13z = | { celloutsig_0_9z, celloutsig_0_9z, _00_, _01_[2] };
  assign celloutsig_0_21z = | in_data[66:56];
  assign celloutsig_1_2z = ^ { in_data[182:179], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_7z = ^ { celloutsig_0_1z[16:6], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_12z = ^ { in_data[50:46], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_10z, _00_, 2'h0, _01_[2], celloutsig_0_7z, 1'h0 };
  assign celloutsig_0_27z = ^ { in_data[28:27], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_22z, 1'h0, _02_[4:3], _01_[7], _02_[1:0], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_26z };
  assign celloutsig_0_33z = { celloutsig_0_1z[16:1], celloutsig_0_8z } << { celloutsig_0_18z[3:1], celloutsig_0_15z, celloutsig_0_27z, celloutsig_0_25z, celloutsig_0_0z, celloutsig_0_32z, celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_14z };
  assign celloutsig_0_18z = { celloutsig_0_15z[2:1], celloutsig_0_11z, celloutsig_0_0z } <<< celloutsig_0_1z[15:12];
  assign celloutsig_0_26z = { celloutsig_0_17z[4], 1'h0, celloutsig_0_22z } <<< in_data[83:81];
  assign celloutsig_0_29z = { _02_[4:3], _01_[7], _02_[1], celloutsig_0_25z, celloutsig_0_11z, celloutsig_0_18z } <<< { _00_, 2'h0, celloutsig_0_19z, _00_, 2'h0, _01_[2], 1'h0, celloutsig_0_19z };
  assign celloutsig_0_15z[1] = ~ celloutsig_0_6z;
  assign celloutsig_0_15z[3] = ~ celloutsig_0_11z;
  assign { celloutsig_0_17z[4], celloutsig_0_17z[0], celloutsig_0_17z[2:1] } = { _01_[2], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_0z } & { _00_, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_13z };
  assign { celloutsig_0_15z[2], celloutsig_0_15z[0] } = { _01_[2], celloutsig_0_12z } ~^ { celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_22z = ~celloutsig_0_20z;
  assign { _01_[6:3], _01_[1:0] } = { celloutsig_0_10z, _00_, 2'h0, celloutsig_0_6z, celloutsig_0_6z };
  assign { _02_[5], _02_[2] } = { 1'h0, _01_[7] };
  assign celloutsig_0_17z[3] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
