L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0
L2 Cache: replacing line at idx:0 way:0 due to conflicting address:0

CYCLE 0
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 58 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 1
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 57 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 2
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 56 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 3
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 55 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 4
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 54 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 5
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 53 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 6
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 52 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 7
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 51 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 8
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 50 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 9
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 49 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 10
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 48 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 11
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (read miss) at address 0: 47 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 12
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 46 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 13
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 45 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 14
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 44 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 15
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 43 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 16
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 42 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 17
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 41 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 18
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 40 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 19
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 39 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 20
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 38 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 21
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 37 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 22
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 36 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 23
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (read miss) at address 0: 35 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 24
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 34 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 25
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 33 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 26
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 32 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 27
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 31 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 28
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 30 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 29
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 29 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 30
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 28 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 31
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 27 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 32
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 26 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 33
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 25 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 34
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 24 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 35
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (read miss) at address 0: 23 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 36
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 22 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 37
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 21 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 38
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 20 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 39
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 19 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 40
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 18 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 41
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 17 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 42
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 16 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 43
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 15 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 44
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 14 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 45
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 13 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 46
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 12 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 47
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (read miss) at address 0: 11 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 48
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 10 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 49
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 9 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 50
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 8 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 51
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 7 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 52
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 6 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 53
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 5 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 54
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 4 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 55
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 3 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 56
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 2 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 57
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 1 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 58
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 0
L2 isHit is true
L2 curRepl: 0
L2 Cache (read hit): 537395205<-[0]
L1 Cache: replacing line at idx:0 way:0 due to conflicting address:0

CYCLE 59
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 0
L1 isHit is true
L1 curRepl: 0
L1 Cache (read hit): 537395205<-[0]

CYCLE 60
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 537460746<-[4]

CYCLE 61
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 537526287<-[8]

CYCLE 62
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 537591828<-[c]

CYCLE 63
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 538853376<-[10]

CYCLE 64
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 2027648<-[14]

CYCLE 65
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 601817088<-[18]

CYCLE 66
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 2949121984<-[1c]

CYCLE 67
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 16384
R[31]: 0
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 601755648<-[20]

CYCLE 68
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 0
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 2949121984<-[24]

CYCLE 69
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 601755648<-[28]

CYCLE 70
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 In isHIT:  tag: 16
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 In isHIT:  tag: 2
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L2 Cache: replacing line at idx:31 way:0 due to conflicting address:107c0
L1 Cache (read miss) at address 2c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 2c: 58 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 71
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 Cache (write miss) at address 107c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 107c0: 57 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address 2c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 2c: 56 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 72
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 Cache (write miss) at address 107c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 107c0: 55 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address 2c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 2c: 54 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 73
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 Cache (write miss) at address 107c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 107c0: 53 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address 2c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 2c: 52 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 74
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 Cache (write miss) at address 107c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 107c0: 51 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address 2c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 2c: 50 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 75
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 Cache (write miss) at address 107c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 107c0: 49 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address 2c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 2c: 48 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 76
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 In isHIT:  tag: 16
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (write miss) at address 107c0: 47 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address 2c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 2c: 46 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 77
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 Cache (write miss) at address 107c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 107c0: 45 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address 2c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 2c: 44 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 78
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 Cache (write miss) at address 107c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 107c0: 43 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address 2c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 2c: 42 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 79
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 Cache (write miss) at address 107c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 107c0: 41 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address 2c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 2c: 40 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 80
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 Cache (write miss) at address 107c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 107c0: 39 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address 2c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 2c: 38 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 81
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 Cache (write miss) at address 107c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 107c0: 37 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address 2c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 2c: 36 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 82
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 In isHIT:  tag: 16
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (write miss) at address 107c0: 35 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address 2c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 2c: 34 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 83
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 Cache (write miss) at address 107c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 107c0: 33 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address 2c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 2c: 32 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 84
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 Cache (write miss) at address 107c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 107c0: 31 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address 2c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 2c: 30 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 85
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 Cache (write miss) at address 107c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 107c0: 29 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address 2c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 2c: 28 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 86
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 Cache (write miss) at address 107c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 107c0: 27 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address 2c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 2c: 26 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 87
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 Cache (write miss) at address 107c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 107c0: 25 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address 2c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 2c: 24 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 88
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 In isHIT:  tag: 16
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (write miss) at address 107c0: 23 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address 2c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 2c: 22 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 89
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 Cache (write miss) at address 107c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 107c0: 21 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address 2c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 2c: 20 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 90
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 Cache (write miss) at address 107c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 107c0: 19 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address 2c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 2c: 18 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 91
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 Cache (write miss) at address 107c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 107c0: 17 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address 2c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 2c: 16 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 92
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 Cache (write miss) at address 107c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 107c0: 15 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address 2c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 2c: 14 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 93
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 Cache (write miss) at address 107c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 107c0: 13 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address 2c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 2c: 12 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 94
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 In isHIT:  tag: 16
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (write miss) at address 107c0: 11 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address 2c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 2c: 10 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 95
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 Cache (write miss) at address 107c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 107c0: 9 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address 2c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 2c: 8 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 96
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 Cache (write miss) at address 107c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 107c0: 7 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address 2c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 2c: 6 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 97
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 Cache (write miss) at address 107c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 107c0: 5 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address 2c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 2c: 4 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 98
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 Cache (write miss) at address 107c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 107c0: 3 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address 2c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 2c: 2 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 99
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 Cache (write miss) at address 107c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 107c0: 1 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address 2c: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[2c]

CYCLE 100
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 In isHIT:  tag: 16
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 0
L2 isHit is true
L2 curRepl: 0
L2 Cache (write hit): [107c0]<-5
L1 Cache: replacing line at idx:31 way:0 due to conflicting address:107c0
L1 Cache (read miss) at address 2c: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[2c]

CYCLE 101
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 Cache (write miss) at address 107c0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [107c0]<-5
L1 Cache (read miss) at address 2c: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[2c]

CYCLE 102
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 Cache (write miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [107c0]<-5
L1 Cache (read miss) at address 2c: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[2c]

CYCLE 103
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 Cache (write miss) at address 107c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [107c0]<-5
L1 Cache (read miss) at address 2c: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[2c]

CYCLE 104
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 Cache (write miss) at address 107c0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [107c0]<-5
L1 Cache (read miss) at address 2c: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[2c]

CYCLE 105
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 Cache (write miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [107c0]<-5
L1 Cache (read miss) at address 2c: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[2c]

CYCLE 106
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 In isHIT:  tag: 16
way: 0 line tag: 16 replBits: 0
L1 isHit is true
L1 curRepl: 0
L1 Cache (write hit): [107c0]<-5
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 2949121984<-[2c]

CYCLE 107
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 65536
R[31]: 65536
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 601755648<-[30]

CYCLE 108
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 In isHIT:  tag: 17
way: 0 line tag: 16 replBits: 7
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 In isHIT:  tag: 2
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
MEM[117c0]: 0
MEM[117c1]: 0
MEM[117c2]: 0
MEM[117c3]: 0
MEM[117c4]: 0
MEM[117c5]: 0
MEM[117c6]: 0
MEM[117c7]: 0
L2 Cache: replacing line at idx:95 way:0 due to conflicting address:117c0
L1 Cache (read miss) at address 34: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 34: 58 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 109
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 Cache (write miss) at address 117c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 117c0: 57 cycles remaining to be serviced
MEM[117c0]: 0
MEM[117c1]: 0
MEM[117c2]: 0
MEM[117c3]: 0
MEM[117c4]: 0
MEM[117c5]: 0
MEM[117c6]: 0
MEM[117c7]: 0
L1 Cache (read miss) at address 34: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 34: 56 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 110
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 Cache (write miss) at address 117c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 117c0: 55 cycles remaining to be serviced
MEM[117c0]: 0
MEM[117c1]: 0
MEM[117c2]: 0
MEM[117c3]: 0
MEM[117c4]: 0
MEM[117c5]: 0
MEM[117c6]: 0
MEM[117c7]: 0
L1 Cache (read miss) at address 34: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 34: 54 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 111
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 Cache (write miss) at address 117c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 117c0: 53 cycles remaining to be serviced
MEM[117c0]: 0
MEM[117c1]: 0
MEM[117c2]: 0
MEM[117c3]: 0
MEM[117c4]: 0
MEM[117c5]: 0
MEM[117c6]: 0
MEM[117c7]: 0
L1 Cache (read miss) at address 34: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 34: 52 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 112
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 Cache (write miss) at address 117c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 117c0: 51 cycles remaining to be serviced
MEM[117c0]: 0
MEM[117c1]: 0
MEM[117c2]: 0
MEM[117c3]: 0
MEM[117c4]: 0
MEM[117c5]: 0
MEM[117c6]: 0
MEM[117c7]: 0
L1 Cache (read miss) at address 34: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 34: 50 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 113
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 Cache (write miss) at address 117c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 117c0: 49 cycles remaining to be serviced
MEM[117c0]: 0
MEM[117c1]: 0
MEM[117c2]: 0
MEM[117c3]: 0
MEM[117c4]: 0
MEM[117c5]: 0
MEM[117c6]: 0
MEM[117c7]: 0
L1 Cache (read miss) at address 34: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 34: 48 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 114
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 In isHIT:  tag: 17
way: 0 line tag: 16 replBits: 7
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (write miss) at address 117c0: 47 cycles remaining to be serviced
MEM[117c0]: 0
MEM[117c1]: 0
MEM[117c2]: 0
MEM[117c3]: 0
MEM[117c4]: 0
MEM[117c5]: 0
MEM[117c6]: 0
MEM[117c7]: 0
L1 Cache (read miss) at address 34: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 34: 46 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 115
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 Cache (write miss) at address 117c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 117c0: 45 cycles remaining to be serviced
MEM[117c0]: 0
MEM[117c1]: 0
MEM[117c2]: 0
MEM[117c3]: 0
MEM[117c4]: 0
MEM[117c5]: 0
MEM[117c6]: 0
MEM[117c7]: 0
L1 Cache (read miss) at address 34: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 34: 44 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 116
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 Cache (write miss) at address 117c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 117c0: 43 cycles remaining to be serviced
MEM[117c0]: 0
MEM[117c1]: 0
MEM[117c2]: 0
MEM[117c3]: 0
MEM[117c4]: 0
MEM[117c5]: 0
MEM[117c6]: 0
MEM[117c7]: 0
L1 Cache (read miss) at address 34: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 34: 42 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 117
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 Cache (write miss) at address 117c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 117c0: 41 cycles remaining to be serviced
MEM[117c0]: 0
MEM[117c1]: 0
MEM[117c2]: 0
MEM[117c3]: 0
MEM[117c4]: 0
MEM[117c5]: 0
MEM[117c6]: 0
MEM[117c7]: 0
L1 Cache (read miss) at address 34: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 34: 40 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 118
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 Cache (write miss) at address 117c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 117c0: 39 cycles remaining to be serviced
MEM[117c0]: 0
MEM[117c1]: 0
MEM[117c2]: 0
MEM[117c3]: 0
MEM[117c4]: 0
MEM[117c5]: 0
MEM[117c6]: 0
MEM[117c7]: 0
L1 Cache (read miss) at address 34: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 34: 38 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 119
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 Cache (write miss) at address 117c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 117c0: 37 cycles remaining to be serviced
MEM[117c0]: 0
MEM[117c1]: 0
MEM[117c2]: 0
MEM[117c3]: 0
MEM[117c4]: 0
MEM[117c5]: 0
MEM[117c6]: 0
MEM[117c7]: 0
L1 Cache (read miss) at address 34: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 34: 36 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 120
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 In isHIT:  tag: 17
way: 0 line tag: 16 replBits: 7
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (write miss) at address 117c0: 35 cycles remaining to be serviced
MEM[117c0]: 0
MEM[117c1]: 0
MEM[117c2]: 0
MEM[117c3]: 0
MEM[117c4]: 0
MEM[117c5]: 0
MEM[117c6]: 0
MEM[117c7]: 0
L1 Cache (read miss) at address 34: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 34: 34 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 121
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 Cache (write miss) at address 117c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 117c0: 33 cycles remaining to be serviced
MEM[117c0]: 0
MEM[117c1]: 0
MEM[117c2]: 0
MEM[117c3]: 0
MEM[117c4]: 0
MEM[117c5]: 0
MEM[117c6]: 0
MEM[117c7]: 0
L1 Cache (read miss) at address 34: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 34: 32 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 122
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 Cache (write miss) at address 117c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 117c0: 31 cycles remaining to be serviced
MEM[117c0]: 0
MEM[117c1]: 0
MEM[117c2]: 0
MEM[117c3]: 0
MEM[117c4]: 0
MEM[117c5]: 0
MEM[117c6]: 0
MEM[117c7]: 0
L1 Cache (read miss) at address 34: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 34: 30 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 123
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 Cache (write miss) at address 117c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 117c0: 29 cycles remaining to be serviced
MEM[117c0]: 0
MEM[117c1]: 0
MEM[117c2]: 0
MEM[117c3]: 0
MEM[117c4]: 0
MEM[117c5]: 0
MEM[117c6]: 0
MEM[117c7]: 0
L1 Cache (read miss) at address 34: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 34: 28 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 124
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 Cache (write miss) at address 117c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 117c0: 27 cycles remaining to be serviced
MEM[117c0]: 0
MEM[117c1]: 0
MEM[117c2]: 0
MEM[117c3]: 0
MEM[117c4]: 0
MEM[117c5]: 0
MEM[117c6]: 0
MEM[117c7]: 0
L1 Cache (read miss) at address 34: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 34: 26 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 125
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 Cache (write miss) at address 117c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 117c0: 25 cycles remaining to be serviced
MEM[117c0]: 0
MEM[117c1]: 0
MEM[117c2]: 0
MEM[117c3]: 0
MEM[117c4]: 0
MEM[117c5]: 0
MEM[117c6]: 0
MEM[117c7]: 0
L1 Cache (read miss) at address 34: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 34: 24 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 126
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 In isHIT:  tag: 17
way: 0 line tag: 16 replBits: 7
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (write miss) at address 117c0: 23 cycles remaining to be serviced
MEM[117c0]: 0
MEM[117c1]: 0
MEM[117c2]: 0
MEM[117c3]: 0
MEM[117c4]: 0
MEM[117c5]: 0
MEM[117c6]: 0
MEM[117c7]: 0
L1 Cache (read miss) at address 34: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 34: 22 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 127
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 Cache (write miss) at address 117c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 117c0: 21 cycles remaining to be serviced
MEM[117c0]: 0
MEM[117c1]: 0
MEM[117c2]: 0
MEM[117c3]: 0
MEM[117c4]: 0
MEM[117c5]: 0
MEM[117c6]: 0
MEM[117c7]: 0
L1 Cache (read miss) at address 34: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 34: 20 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 128
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 Cache (write miss) at address 117c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 117c0: 19 cycles remaining to be serviced
MEM[117c0]: 0
MEM[117c1]: 0
MEM[117c2]: 0
MEM[117c3]: 0
MEM[117c4]: 0
MEM[117c5]: 0
MEM[117c6]: 0
MEM[117c7]: 0
L1 Cache (read miss) at address 34: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 34: 18 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 129
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 Cache (write miss) at address 117c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 117c0: 17 cycles remaining to be serviced
MEM[117c0]: 0
MEM[117c1]: 0
MEM[117c2]: 0
MEM[117c3]: 0
MEM[117c4]: 0
MEM[117c5]: 0
MEM[117c6]: 0
MEM[117c7]: 0
L1 Cache (read miss) at address 34: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 34: 16 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 130
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 Cache (write miss) at address 117c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 117c0: 15 cycles remaining to be serviced
MEM[117c0]: 0
MEM[117c1]: 0
MEM[117c2]: 0
MEM[117c3]: 0
MEM[117c4]: 0
MEM[117c5]: 0
MEM[117c6]: 0
MEM[117c7]: 0
L1 Cache (read miss) at address 34: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 34: 14 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 131
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 Cache (write miss) at address 117c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 117c0: 13 cycles remaining to be serviced
MEM[117c0]: 0
MEM[117c1]: 0
MEM[117c2]: 0
MEM[117c3]: 0
MEM[117c4]: 0
MEM[117c5]: 0
MEM[117c6]: 0
MEM[117c7]: 0
L1 Cache (read miss) at address 34: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 34: 12 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 132
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 In isHIT:  tag: 17
way: 0 line tag: 16 replBits: 7
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (write miss) at address 117c0: 11 cycles remaining to be serviced
MEM[117c0]: 0
MEM[117c1]: 0
MEM[117c2]: 0
MEM[117c3]: 0
MEM[117c4]: 0
MEM[117c5]: 0
MEM[117c6]: 0
MEM[117c7]: 0
L1 Cache (read miss) at address 34: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 34: 10 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 133
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 Cache (write miss) at address 117c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 117c0: 9 cycles remaining to be serviced
MEM[117c0]: 0
MEM[117c1]: 0
MEM[117c2]: 0
MEM[117c3]: 0
MEM[117c4]: 0
MEM[117c5]: 0
MEM[117c6]: 0
MEM[117c7]: 0
L1 Cache (read miss) at address 34: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 34: 8 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 134
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 Cache (write miss) at address 117c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 117c0: 7 cycles remaining to be serviced
MEM[117c0]: 0
MEM[117c1]: 0
MEM[117c2]: 0
MEM[117c3]: 0
MEM[117c4]: 0
MEM[117c5]: 0
MEM[117c6]: 0
MEM[117c7]: 0
L1 Cache (read miss) at address 34: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 34: 6 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 135
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 Cache (write miss) at address 117c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 117c0: 5 cycles remaining to be serviced
MEM[117c0]: 0
MEM[117c1]: 0
MEM[117c2]: 0
MEM[117c3]: 0
MEM[117c4]: 0
MEM[117c5]: 0
MEM[117c6]: 0
MEM[117c7]: 0
L1 Cache (read miss) at address 34: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 34: 4 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 136
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 Cache (write miss) at address 117c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 117c0: 3 cycles remaining to be serviced
MEM[117c0]: 0
MEM[117c1]: 0
MEM[117c2]: 0
MEM[117c3]: 0
MEM[117c4]: 0
MEM[117c5]: 0
MEM[117c6]: 0
MEM[117c7]: 0
L1 Cache (read miss) at address 34: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 34: 2 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 137
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 Cache (write miss) at address 117c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 117c0: 1 cycles remaining to be serviced
MEM[117c0]: 0
MEM[117c1]: 0
MEM[117c2]: 0
MEM[117c3]: 0
MEM[117c4]: 0
MEM[117c5]: 0
MEM[117c6]: 0
MEM[117c7]: 0
L1 Cache (read miss) at address 34: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[34]

CYCLE 138
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 In isHIT:  tag: 17
way: 0 line tag: 16 replBits: 7
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 0
L2 isHit is true
L2 curRepl: 0
L2 Cache (write hit): [117c0]<-5
L1 Cache: replacing line at idx:31 way:1 due to conflicting address:117c0
L1 Cache (read miss) at address 34: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[34]

CYCLE 139
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 Cache (write miss) at address 117c0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [117c0]<-5
L1 Cache (read miss) at address 34: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[34]

CYCLE 140
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 Cache (write miss) at address 117c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [117c0]<-5
L1 Cache (read miss) at address 34: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[34]

CYCLE 141
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 Cache (write miss) at address 117c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [117c0]<-5
L1 Cache (read miss) at address 34: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[34]

CYCLE 142
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 Cache (write miss) at address 117c0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [117c0]<-5
L1 Cache (read miss) at address 34: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[34]

CYCLE 143
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 Cache (write miss) at address 117c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [117c0]<-5
L1 Cache (read miss) at address 34: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[34]

CYCLE 144
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 In isHIT:  tag: 17
way: 0 line tag: 16 replBits: 7
way: 1 line tag: 17 replBits: 0
L1 isHit is true
L1 curRepl: 0
way 0 replBits is: 7 will now decrease by 1
L1 Cache (write hit): [117c0]<-5
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 2949121984<-[34]

CYCLE 145
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 69632
R[31]: 65536
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 601755648<-[38]

CYCLE 146
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 In isHIT:  tag: 18
way: 0 line tag: 16 replBits: 6
way: 1 line tag: 17 replBits: 7
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 In isHIT:  tag: 2
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
MEM[127c0]: 0
MEM[127c1]: 0
MEM[127c2]: 0
MEM[127c3]: 0
MEM[127c4]: 0
MEM[127c5]: 0
MEM[127c6]: 0
MEM[127c7]: 0
L2 Cache: replacing line at idx:159 way:0 due to conflicting address:127c0
L1 Cache (read miss) at address 3c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 3c: 58 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 147
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 Cache (write miss) at address 127c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 127c0: 57 cycles remaining to be serviced
MEM[127c0]: 0
MEM[127c1]: 0
MEM[127c2]: 0
MEM[127c3]: 0
MEM[127c4]: 0
MEM[127c5]: 0
MEM[127c6]: 0
MEM[127c7]: 0
L1 Cache (read miss) at address 3c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 3c: 56 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 148
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 Cache (write miss) at address 127c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 127c0: 55 cycles remaining to be serviced
MEM[127c0]: 0
MEM[127c1]: 0
MEM[127c2]: 0
MEM[127c3]: 0
MEM[127c4]: 0
MEM[127c5]: 0
MEM[127c6]: 0
MEM[127c7]: 0
L1 Cache (read miss) at address 3c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 3c: 54 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 149
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 Cache (write miss) at address 127c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 127c0: 53 cycles remaining to be serviced
MEM[127c0]: 0
MEM[127c1]: 0
MEM[127c2]: 0
MEM[127c3]: 0
MEM[127c4]: 0
MEM[127c5]: 0
MEM[127c6]: 0
MEM[127c7]: 0
L1 Cache (read miss) at address 3c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 3c: 52 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 150
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 Cache (write miss) at address 127c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 127c0: 51 cycles remaining to be serviced
MEM[127c0]: 0
MEM[127c1]: 0
MEM[127c2]: 0
MEM[127c3]: 0
MEM[127c4]: 0
MEM[127c5]: 0
MEM[127c6]: 0
MEM[127c7]: 0
L1 Cache (read miss) at address 3c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 3c: 50 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 151
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 Cache (write miss) at address 127c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 127c0: 49 cycles remaining to be serviced
MEM[127c0]: 0
MEM[127c1]: 0
MEM[127c2]: 0
MEM[127c3]: 0
MEM[127c4]: 0
MEM[127c5]: 0
MEM[127c6]: 0
MEM[127c7]: 0
L1 Cache (read miss) at address 3c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 3c: 48 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 152
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 In isHIT:  tag: 18
way: 0 line tag: 16 replBits: 6
way: 1 line tag: 17 replBits: 7
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (write miss) at address 127c0: 47 cycles remaining to be serviced
MEM[127c0]: 0
MEM[127c1]: 0
MEM[127c2]: 0
MEM[127c3]: 0
MEM[127c4]: 0
MEM[127c5]: 0
MEM[127c6]: 0
MEM[127c7]: 0
L1 Cache (read miss) at address 3c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 3c: 46 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 153
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 Cache (write miss) at address 127c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 127c0: 45 cycles remaining to be serviced
MEM[127c0]: 0
MEM[127c1]: 0
MEM[127c2]: 0
MEM[127c3]: 0
MEM[127c4]: 0
MEM[127c5]: 0
MEM[127c6]: 0
MEM[127c7]: 0
L1 Cache (read miss) at address 3c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 3c: 44 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 154
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 Cache (write miss) at address 127c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 127c0: 43 cycles remaining to be serviced
MEM[127c0]: 0
MEM[127c1]: 0
MEM[127c2]: 0
MEM[127c3]: 0
MEM[127c4]: 0
MEM[127c5]: 0
MEM[127c6]: 0
MEM[127c7]: 0
L1 Cache (read miss) at address 3c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 3c: 42 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 155
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 Cache (write miss) at address 127c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 127c0: 41 cycles remaining to be serviced
MEM[127c0]: 0
MEM[127c1]: 0
MEM[127c2]: 0
MEM[127c3]: 0
MEM[127c4]: 0
MEM[127c5]: 0
MEM[127c6]: 0
MEM[127c7]: 0
L1 Cache (read miss) at address 3c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 3c: 40 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 156
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 Cache (write miss) at address 127c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 127c0: 39 cycles remaining to be serviced
MEM[127c0]: 0
MEM[127c1]: 0
MEM[127c2]: 0
MEM[127c3]: 0
MEM[127c4]: 0
MEM[127c5]: 0
MEM[127c6]: 0
MEM[127c7]: 0
L1 Cache (read miss) at address 3c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 3c: 38 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 157
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 Cache (write miss) at address 127c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 127c0: 37 cycles remaining to be serviced
MEM[127c0]: 0
MEM[127c1]: 0
MEM[127c2]: 0
MEM[127c3]: 0
MEM[127c4]: 0
MEM[127c5]: 0
MEM[127c6]: 0
MEM[127c7]: 0
L1 Cache (read miss) at address 3c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 3c: 36 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 158
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 In isHIT:  tag: 18
way: 0 line tag: 16 replBits: 6
way: 1 line tag: 17 replBits: 7
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (write miss) at address 127c0: 35 cycles remaining to be serviced
MEM[127c0]: 0
MEM[127c1]: 0
MEM[127c2]: 0
MEM[127c3]: 0
MEM[127c4]: 0
MEM[127c5]: 0
MEM[127c6]: 0
MEM[127c7]: 0
L1 Cache (read miss) at address 3c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 3c: 34 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 159
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 Cache (write miss) at address 127c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 127c0: 33 cycles remaining to be serviced
MEM[127c0]: 0
MEM[127c1]: 0
MEM[127c2]: 0
MEM[127c3]: 0
MEM[127c4]: 0
MEM[127c5]: 0
MEM[127c6]: 0
MEM[127c7]: 0
L1 Cache (read miss) at address 3c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 3c: 32 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 160
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 Cache (write miss) at address 127c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 127c0: 31 cycles remaining to be serviced
MEM[127c0]: 0
MEM[127c1]: 0
MEM[127c2]: 0
MEM[127c3]: 0
MEM[127c4]: 0
MEM[127c5]: 0
MEM[127c6]: 0
MEM[127c7]: 0
L1 Cache (read miss) at address 3c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 3c: 30 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 161
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 Cache (write miss) at address 127c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 127c0: 29 cycles remaining to be serviced
MEM[127c0]: 0
MEM[127c1]: 0
MEM[127c2]: 0
MEM[127c3]: 0
MEM[127c4]: 0
MEM[127c5]: 0
MEM[127c6]: 0
MEM[127c7]: 0
L1 Cache (read miss) at address 3c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 3c: 28 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 162
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 Cache (write miss) at address 127c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 127c0: 27 cycles remaining to be serviced
MEM[127c0]: 0
MEM[127c1]: 0
MEM[127c2]: 0
MEM[127c3]: 0
MEM[127c4]: 0
MEM[127c5]: 0
MEM[127c6]: 0
MEM[127c7]: 0
L1 Cache (read miss) at address 3c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 3c: 26 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 163
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 Cache (write miss) at address 127c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 127c0: 25 cycles remaining to be serviced
MEM[127c0]: 0
MEM[127c1]: 0
MEM[127c2]: 0
MEM[127c3]: 0
MEM[127c4]: 0
MEM[127c5]: 0
MEM[127c6]: 0
MEM[127c7]: 0
L1 Cache (read miss) at address 3c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 3c: 24 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 164
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 In isHIT:  tag: 18
way: 0 line tag: 16 replBits: 6
way: 1 line tag: 17 replBits: 7
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (write miss) at address 127c0: 23 cycles remaining to be serviced
MEM[127c0]: 0
MEM[127c1]: 0
MEM[127c2]: 0
MEM[127c3]: 0
MEM[127c4]: 0
MEM[127c5]: 0
MEM[127c6]: 0
MEM[127c7]: 0
L1 Cache (read miss) at address 3c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 3c: 22 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 165
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 Cache (write miss) at address 127c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 127c0: 21 cycles remaining to be serviced
MEM[127c0]: 0
MEM[127c1]: 0
MEM[127c2]: 0
MEM[127c3]: 0
MEM[127c4]: 0
MEM[127c5]: 0
MEM[127c6]: 0
MEM[127c7]: 0
L1 Cache (read miss) at address 3c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 3c: 20 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 166
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 Cache (write miss) at address 127c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 127c0: 19 cycles remaining to be serviced
MEM[127c0]: 0
MEM[127c1]: 0
MEM[127c2]: 0
MEM[127c3]: 0
MEM[127c4]: 0
MEM[127c5]: 0
MEM[127c6]: 0
MEM[127c7]: 0
L1 Cache (read miss) at address 3c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 3c: 18 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 167
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 Cache (write miss) at address 127c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 127c0: 17 cycles remaining to be serviced
MEM[127c0]: 0
MEM[127c1]: 0
MEM[127c2]: 0
MEM[127c3]: 0
MEM[127c4]: 0
MEM[127c5]: 0
MEM[127c6]: 0
MEM[127c7]: 0
L1 Cache (read miss) at address 3c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 3c: 16 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 168
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 Cache (write miss) at address 127c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 127c0: 15 cycles remaining to be serviced
MEM[127c0]: 0
MEM[127c1]: 0
MEM[127c2]: 0
MEM[127c3]: 0
MEM[127c4]: 0
MEM[127c5]: 0
MEM[127c6]: 0
MEM[127c7]: 0
L1 Cache (read miss) at address 3c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 3c: 14 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 169
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 Cache (write miss) at address 127c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 127c0: 13 cycles remaining to be serviced
MEM[127c0]: 0
MEM[127c1]: 0
MEM[127c2]: 0
MEM[127c3]: 0
MEM[127c4]: 0
MEM[127c5]: 0
MEM[127c6]: 0
MEM[127c7]: 0
L1 Cache (read miss) at address 3c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 3c: 12 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 170
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 In isHIT:  tag: 18
way: 0 line tag: 16 replBits: 6
way: 1 line tag: 17 replBits: 7
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (write miss) at address 127c0: 11 cycles remaining to be serviced
MEM[127c0]: 0
MEM[127c1]: 0
MEM[127c2]: 0
MEM[127c3]: 0
MEM[127c4]: 0
MEM[127c5]: 0
MEM[127c6]: 0
MEM[127c7]: 0
L1 Cache (read miss) at address 3c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 3c: 10 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 171
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 Cache (write miss) at address 127c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 127c0: 9 cycles remaining to be serviced
MEM[127c0]: 0
MEM[127c1]: 0
MEM[127c2]: 0
MEM[127c3]: 0
MEM[127c4]: 0
MEM[127c5]: 0
MEM[127c6]: 0
MEM[127c7]: 0
L1 Cache (read miss) at address 3c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 3c: 8 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 172
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 Cache (write miss) at address 127c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 127c0: 7 cycles remaining to be serviced
MEM[127c0]: 0
MEM[127c1]: 0
MEM[127c2]: 0
MEM[127c3]: 0
MEM[127c4]: 0
MEM[127c5]: 0
MEM[127c6]: 0
MEM[127c7]: 0
L1 Cache (read miss) at address 3c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 3c: 6 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 173
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 Cache (write miss) at address 127c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 127c0: 5 cycles remaining to be serviced
MEM[127c0]: 0
MEM[127c1]: 0
MEM[127c2]: 0
MEM[127c3]: 0
MEM[127c4]: 0
MEM[127c5]: 0
MEM[127c6]: 0
MEM[127c7]: 0
L1 Cache (read miss) at address 3c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 3c: 4 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 174
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 Cache (write miss) at address 127c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 127c0: 3 cycles remaining to be serviced
MEM[127c0]: 0
MEM[127c1]: 0
MEM[127c2]: 0
MEM[127c3]: 0
MEM[127c4]: 0
MEM[127c5]: 0
MEM[127c6]: 0
MEM[127c7]: 0
L1 Cache (read miss) at address 3c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 3c: 2 cycles remaining to be serviced
MEM[0]: 20080005
MEM[1]: 2009000a
MEM[2]: 200a000f
MEM[3]: 200b0014
MEM[4]: 201e4000
MEM[5]: 1ef080
MEM[6]: 23df0000
MEM[7]: afc807c0

CYCLE 175
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 Cache (write miss) at address 127c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 127c0: 1 cycles remaining to be serviced
MEM[127c0]: 0
MEM[127c1]: 0
MEM[127c2]: 0
MEM[127c3]: 0
MEM[127c4]: 0
MEM[127c5]: 0
MEM[127c6]: 0
MEM[127c7]: 0
L1 Cache (read miss) at address 3c: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[3c]

CYCLE 176
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 In isHIT:  tag: 18
way: 0 line tag: 16 replBits: 6
way: 1 line tag: 17 replBits: 7
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 0
L2 isHit is true
L2 curRepl: 0
L2 Cache (write hit): [127c0]<-5
L1 Cache: replacing line at idx:31 way:2 due to conflicting address:127c0
L1 Cache (read miss) at address 3c: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[3c]

CYCLE 177
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 Cache (write miss) at address 127c0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [127c0]<-5
L1 Cache (read miss) at address 3c: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[3c]

CYCLE 178
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 Cache (write miss) at address 127c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [127c0]<-5
L1 Cache (read miss) at address 3c: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[3c]

CYCLE 179
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 Cache (write miss) at address 127c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [127c0]<-5
L1 Cache (read miss) at address 3c: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[3c]

CYCLE 180
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 Cache (write miss) at address 127c0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [127c0]<-5
L1 Cache (read miss) at address 3c: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[3c]

CYCLE 181
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 Cache (write miss) at address 127c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [127c0]<-5
L1 Cache (read miss) at address 3c: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[3c]

CYCLE 182
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 In isHIT:  tag: 18
way: 0 line tag: 16 replBits: 6
way: 1 line tag: 17 replBits: 7
way: 2 line tag: 18 replBits: 0
L1 isHit is true
L1 curRepl: 0
way 0 replBits is: 6 will now decrease by 1
way 1 replBits is: 7 will now decrease by 1
L1 Cache (write hit): [127c0]<-5
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 2949121984<-[3c]

CYCLE 183
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 73728
R[31]: 65536
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014
L2 Cache: replacing line at idx:1 way:0 due to conflicting address:40

CYCLE 184
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 11 cycles remaining to be serviced
L2 Cache (write miss) at address 137c0: 58 cycles remaining to be serviced
MEM[137c0]: 0
MEM[137c1]: 0
MEM[137c2]: 0
MEM[137c3]: 0
MEM[137c4]: 0
MEM[137c5]: 0
MEM[137c6]: 0
MEM[137c7]: 0
L2 Cache: replacing line at idx:223 way:0 due to conflicting address:137c0
L1 Cache (read miss) at address 40: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 57 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 185
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 9 cycles remaining to be serviced
L2 Cache (write miss) at address 137c0: 56 cycles remaining to be serviced
MEM[137c0]: 0
MEM[137c1]: 0
MEM[137c2]: 0
MEM[137c3]: 0
MEM[137c4]: 0
MEM[137c5]: 0
MEM[137c6]: 0
MEM[137c7]: 0
L1 Cache (read miss) at address 40: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 55 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 186
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 7 cycles remaining to be serviced
L2 Cache (write miss) at address 137c0: 54 cycles remaining to be serviced
MEM[137c0]: 0
MEM[137c1]: 0
MEM[137c2]: 0
MEM[137c3]: 0
MEM[137c4]: 0
MEM[137c5]: 0
MEM[137c6]: 0
MEM[137c7]: 0
L1 Cache (read miss) at address 40: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 53 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 187
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 5 cycles remaining to be serviced
L2 Cache (write miss) at address 137c0: 52 cycles remaining to be serviced
MEM[137c0]: 0
MEM[137c1]: 0
MEM[137c2]: 0
MEM[137c3]: 0
MEM[137c4]: 0
MEM[137c5]: 0
MEM[137c6]: 0
MEM[137c7]: 0
L1 Cache (read miss) at address 40: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 51 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 188
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 3 cycles remaining to be serviced
L2 Cache (write miss) at address 137c0: 50 cycles remaining to be serviced
MEM[137c0]: 0
MEM[137c1]: 0
MEM[137c2]: 0
MEM[137c3]: 0
MEM[137c4]: 0
MEM[137c5]: 0
MEM[137c6]: 0
MEM[137c7]: 0
L1 Cache (read miss) at address 40: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 49 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 189
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 1 cycles remaining to be serviced
L2 Cache (write miss) at address 137c0: 48 cycles remaining to be serviced
MEM[137c0]: 0
MEM[137c1]: 0
MEM[137c2]: 0
MEM[137c3]: 0
MEM[137c4]: 0
MEM[137c5]: 0
MEM[137c6]: 0
MEM[137c7]: 0
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (read miss) at address 40: 47 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 190
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 11 cycles remaining to be serviced
L2 Cache (write miss) at address 137c0: 46 cycles remaining to be serviced
MEM[137c0]: 0
MEM[137c1]: 0
MEM[137c2]: 0
MEM[137c3]: 0
MEM[137c4]: 0
MEM[137c5]: 0
MEM[137c6]: 0
MEM[137c7]: 0
L1 Cache (read miss) at address 40: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 45 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 191
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 9 cycles remaining to be serviced
L2 Cache (write miss) at address 137c0: 44 cycles remaining to be serviced
MEM[137c0]: 0
MEM[137c1]: 0
MEM[137c2]: 0
MEM[137c3]: 0
MEM[137c4]: 0
MEM[137c5]: 0
MEM[137c6]: 0
MEM[137c7]: 0
L1 Cache (read miss) at address 40: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 43 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 192
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 7 cycles remaining to be serviced
L2 Cache (write miss) at address 137c0: 42 cycles remaining to be serviced
MEM[137c0]: 0
MEM[137c1]: 0
MEM[137c2]: 0
MEM[137c3]: 0
MEM[137c4]: 0
MEM[137c5]: 0
MEM[137c6]: 0
MEM[137c7]: 0
L1 Cache (read miss) at address 40: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 41 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 193
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 5 cycles remaining to be serviced
L2 Cache (write miss) at address 137c0: 40 cycles remaining to be serviced
MEM[137c0]: 0
MEM[137c1]: 0
MEM[137c2]: 0
MEM[137c3]: 0
MEM[137c4]: 0
MEM[137c5]: 0
MEM[137c6]: 0
MEM[137c7]: 0
L1 Cache (read miss) at address 40: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 39 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 194
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 3 cycles remaining to be serviced
L2 Cache (write miss) at address 137c0: 38 cycles remaining to be serviced
MEM[137c0]: 0
MEM[137c1]: 0
MEM[137c2]: 0
MEM[137c3]: 0
MEM[137c4]: 0
MEM[137c5]: 0
MEM[137c6]: 0
MEM[137c7]: 0
L1 Cache (read miss) at address 40: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 37 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 195
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 1 cycles remaining to be serviced
L2 Cache (write miss) at address 137c0: 36 cycles remaining to be serviced
MEM[137c0]: 0
MEM[137c1]: 0
MEM[137c2]: 0
MEM[137c3]: 0
MEM[137c4]: 0
MEM[137c5]: 0
MEM[137c6]: 0
MEM[137c7]: 0
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (read miss) at address 40: 35 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 196
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 11 cycles remaining to be serviced
L2 Cache (write miss) at address 137c0: 34 cycles remaining to be serviced
MEM[137c0]: 0
MEM[137c1]: 0
MEM[137c2]: 0
MEM[137c3]: 0
MEM[137c4]: 0
MEM[137c5]: 0
MEM[137c6]: 0
MEM[137c7]: 0
L1 Cache (read miss) at address 40: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 33 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 197
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 9 cycles remaining to be serviced
L2 Cache (write miss) at address 137c0: 32 cycles remaining to be serviced
MEM[137c0]: 0
MEM[137c1]: 0
MEM[137c2]: 0
MEM[137c3]: 0
MEM[137c4]: 0
MEM[137c5]: 0
MEM[137c6]: 0
MEM[137c7]: 0
L1 Cache (read miss) at address 40: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 31 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 198
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 7 cycles remaining to be serviced
L2 Cache (write miss) at address 137c0: 30 cycles remaining to be serviced
MEM[137c0]: 0
MEM[137c1]: 0
MEM[137c2]: 0
MEM[137c3]: 0
MEM[137c4]: 0
MEM[137c5]: 0
MEM[137c6]: 0
MEM[137c7]: 0
L1 Cache (read miss) at address 40: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 29 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 199
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 5 cycles remaining to be serviced
L2 Cache (write miss) at address 137c0: 28 cycles remaining to be serviced
MEM[137c0]: 0
MEM[137c1]: 0
MEM[137c2]: 0
MEM[137c3]: 0
MEM[137c4]: 0
MEM[137c5]: 0
MEM[137c6]: 0
MEM[137c7]: 0
L1 Cache (read miss) at address 40: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 27 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 200
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 3 cycles remaining to be serviced
L2 Cache (write miss) at address 137c0: 26 cycles remaining to be serviced
MEM[137c0]: 0
MEM[137c1]: 0
MEM[137c2]: 0
MEM[137c3]: 0
MEM[137c4]: 0
MEM[137c5]: 0
MEM[137c6]: 0
MEM[137c7]: 0
L1 Cache (read miss) at address 40: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 25 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 201
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 1 cycles remaining to be serviced
L2 Cache (write miss) at address 137c0: 24 cycles remaining to be serviced
MEM[137c0]: 0
MEM[137c1]: 0
MEM[137c2]: 0
MEM[137c3]: 0
MEM[137c4]: 0
MEM[137c5]: 0
MEM[137c6]: 0
MEM[137c7]: 0
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (read miss) at address 40: 23 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 202
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 11 cycles remaining to be serviced
L2 Cache (write miss) at address 137c0: 22 cycles remaining to be serviced
MEM[137c0]: 0
MEM[137c1]: 0
MEM[137c2]: 0
MEM[137c3]: 0
MEM[137c4]: 0
MEM[137c5]: 0
MEM[137c6]: 0
MEM[137c7]: 0
L1 Cache (read miss) at address 40: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 21 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 203
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 9 cycles remaining to be serviced
L2 Cache (write miss) at address 137c0: 20 cycles remaining to be serviced
MEM[137c0]: 0
MEM[137c1]: 0
MEM[137c2]: 0
MEM[137c3]: 0
MEM[137c4]: 0
MEM[137c5]: 0
MEM[137c6]: 0
MEM[137c7]: 0
L1 Cache (read miss) at address 40: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 19 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 204
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 7 cycles remaining to be serviced
L2 Cache (write miss) at address 137c0: 18 cycles remaining to be serviced
MEM[137c0]: 0
MEM[137c1]: 0
MEM[137c2]: 0
MEM[137c3]: 0
MEM[137c4]: 0
MEM[137c5]: 0
MEM[137c6]: 0
MEM[137c7]: 0
L1 Cache (read miss) at address 40: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 17 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 205
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 5 cycles remaining to be serviced
L2 Cache (write miss) at address 137c0: 16 cycles remaining to be serviced
MEM[137c0]: 0
MEM[137c1]: 0
MEM[137c2]: 0
MEM[137c3]: 0
MEM[137c4]: 0
MEM[137c5]: 0
MEM[137c6]: 0
MEM[137c7]: 0
L1 Cache (read miss) at address 40: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 15 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 206
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 3 cycles remaining to be serviced
L2 Cache (write miss) at address 137c0: 14 cycles remaining to be serviced
MEM[137c0]: 0
MEM[137c1]: 0
MEM[137c2]: 0
MEM[137c3]: 0
MEM[137c4]: 0
MEM[137c5]: 0
MEM[137c6]: 0
MEM[137c7]: 0
L1 Cache (read miss) at address 40: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 13 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 207
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 1 cycles remaining to be serviced
L2 Cache (write miss) at address 137c0: 12 cycles remaining to be serviced
MEM[137c0]: 0
MEM[137c1]: 0
MEM[137c2]: 0
MEM[137c3]: 0
MEM[137c4]: 0
MEM[137c5]: 0
MEM[137c6]: 0
MEM[137c7]: 0
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (read miss) at address 40: 11 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 208
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 11 cycles remaining to be serviced
L2 Cache (write miss) at address 137c0: 10 cycles remaining to be serviced
MEM[137c0]: 0
MEM[137c1]: 0
MEM[137c2]: 0
MEM[137c3]: 0
MEM[137c4]: 0
MEM[137c5]: 0
MEM[137c6]: 0
MEM[137c7]: 0
L1 Cache (read miss) at address 40: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 9 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 209
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 9 cycles remaining to be serviced
L2 Cache (write miss) at address 137c0: 8 cycles remaining to be serviced
MEM[137c0]: 0
MEM[137c1]: 0
MEM[137c2]: 0
MEM[137c3]: 0
MEM[137c4]: 0
MEM[137c5]: 0
MEM[137c6]: 0
MEM[137c7]: 0
L1 Cache (read miss) at address 40: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 7 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 210
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 7 cycles remaining to be serviced
L2 Cache (write miss) at address 137c0: 6 cycles remaining to be serviced
MEM[137c0]: 0
MEM[137c1]: 0
MEM[137c2]: 0
MEM[137c3]: 0
MEM[137c4]: 0
MEM[137c5]: 0
MEM[137c6]: 0
MEM[137c7]: 0
L1 Cache (read miss) at address 40: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 5 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 211
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 5 cycles remaining to be serviced
L2 Cache (write miss) at address 137c0: 4 cycles remaining to be serviced
MEM[137c0]: 0
MEM[137c1]: 0
MEM[137c2]: 0
MEM[137c3]: 0
MEM[137c4]: 0
MEM[137c5]: 0
MEM[137c6]: 0
MEM[137c7]: 0
L1 Cache (read miss) at address 40: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 3 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 212
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 3 cycles remaining to be serviced
L2 Cache (write miss) at address 137c0: 2 cycles remaining to be serviced
MEM[137c0]: 0
MEM[137c1]: 0
MEM[137c2]: 0
MEM[137c3]: 0
MEM[137c4]: 0
MEM[137c5]: 0
MEM[137c6]: 0
MEM[137c7]: 0
L1 Cache (read miss) at address 40: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 1 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 213
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 0
L2 isHit is true
L2 curRepl: 0
L2 Cache (write hit): [137c0]<-5
L1 Cache: replacing line at idx:31 way:3 due to conflicting address:137c0
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 0
L2 isHit is true
L2 curRepl: 0
L2 Cache (read hit): 601755648<-[40]
L1 Cache: replacing line at idx:1 way:0 due to conflicting address:40

CYCLE 214
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [137c0]<-5
L1 Cache (read miss) at address 40: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 601755648<-[40]

CYCLE 215
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [137c0]<-5
L1 Cache (read miss) at address 40: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 601755648<-[40]

CYCLE 216
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [137c0]<-5
L1 Cache (read miss) at address 40: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 601755648<-[40]

CYCLE 217
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [137c0]<-5
L1 Cache (read miss) at address 40: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 601755648<-[40]

CYCLE 218
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [137c0]<-5
L1 Cache (read miss) at address 40: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 601755648<-[40]

CYCLE 219
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 Cache (write miss) at address 137c0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [137c0]<-5
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 0
L1 isHit is true
L1 curRepl: 0
L1 Cache (read hit): 601755648<-[40]

CYCLE 220
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 In isHIT:  tag: 19
way: 0 line tag: 16 replBits: 5
way: 1 line tag: 17 replBits: 6
way: 2 line tag: 18 replBits: 7
way: 3 line tag: 19 replBits: 0
L1 isHit is true
L1 curRepl: 0
way 0 replBits is: 5 will now decrease by 1
way 1 replBits is: 6 will now decrease by 1
way 2 replBits is: 7 will now decrease by 1
L1 Cache (write hit): [137c0]<-5
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 2949121984<-[44]

CYCLE 221
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 77824
R[31]: 65536
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 601755648<-[48]

CYCLE 222
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 In isHIT:  tag: 20
way: 0 line tag: 16 replBits: 4
way: 1 line tag: 17 replBits: 5
way: 2 line tag: 18 replBits: 6
way: 3 line tag: 19 replBits: 7
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 In isHIT:  tag: 2
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
MEM[147c0]: 0
MEM[147c1]: 0
MEM[147c2]: 0
MEM[147c3]: 0
MEM[147c4]: 0
MEM[147c5]: 0
MEM[147c6]: 0
MEM[147c7]: 0
L2 Cache: replacing line at idx:287 way:0 due to conflicting address:147c0
L1 Cache (read miss) at address 4c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 4c: 58 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 223
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 Cache (write miss) at address 147c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 147c0: 57 cycles remaining to be serviced
MEM[147c0]: 0
MEM[147c1]: 0
MEM[147c2]: 0
MEM[147c3]: 0
MEM[147c4]: 0
MEM[147c5]: 0
MEM[147c6]: 0
MEM[147c7]: 0
L1 Cache (read miss) at address 4c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 4c: 56 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 224
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 Cache (write miss) at address 147c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 147c0: 55 cycles remaining to be serviced
MEM[147c0]: 0
MEM[147c1]: 0
MEM[147c2]: 0
MEM[147c3]: 0
MEM[147c4]: 0
MEM[147c5]: 0
MEM[147c6]: 0
MEM[147c7]: 0
L1 Cache (read miss) at address 4c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 4c: 54 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 225
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 Cache (write miss) at address 147c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 147c0: 53 cycles remaining to be serviced
MEM[147c0]: 0
MEM[147c1]: 0
MEM[147c2]: 0
MEM[147c3]: 0
MEM[147c4]: 0
MEM[147c5]: 0
MEM[147c6]: 0
MEM[147c7]: 0
L1 Cache (read miss) at address 4c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 4c: 52 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 226
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 Cache (write miss) at address 147c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 147c0: 51 cycles remaining to be serviced
MEM[147c0]: 0
MEM[147c1]: 0
MEM[147c2]: 0
MEM[147c3]: 0
MEM[147c4]: 0
MEM[147c5]: 0
MEM[147c6]: 0
MEM[147c7]: 0
L1 Cache (read miss) at address 4c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 4c: 50 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 227
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 Cache (write miss) at address 147c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 147c0: 49 cycles remaining to be serviced
MEM[147c0]: 0
MEM[147c1]: 0
MEM[147c2]: 0
MEM[147c3]: 0
MEM[147c4]: 0
MEM[147c5]: 0
MEM[147c6]: 0
MEM[147c7]: 0
L1 Cache (read miss) at address 4c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 4c: 48 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 228
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 In isHIT:  tag: 20
way: 0 line tag: 16 replBits: 4
way: 1 line tag: 17 replBits: 5
way: 2 line tag: 18 replBits: 6
way: 3 line tag: 19 replBits: 7
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (write miss) at address 147c0: 47 cycles remaining to be serviced
MEM[147c0]: 0
MEM[147c1]: 0
MEM[147c2]: 0
MEM[147c3]: 0
MEM[147c4]: 0
MEM[147c5]: 0
MEM[147c6]: 0
MEM[147c7]: 0
L1 Cache (read miss) at address 4c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 4c: 46 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 229
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 Cache (write miss) at address 147c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 147c0: 45 cycles remaining to be serviced
MEM[147c0]: 0
MEM[147c1]: 0
MEM[147c2]: 0
MEM[147c3]: 0
MEM[147c4]: 0
MEM[147c5]: 0
MEM[147c6]: 0
MEM[147c7]: 0
L1 Cache (read miss) at address 4c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 4c: 44 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 230
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 Cache (write miss) at address 147c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 147c0: 43 cycles remaining to be serviced
MEM[147c0]: 0
MEM[147c1]: 0
MEM[147c2]: 0
MEM[147c3]: 0
MEM[147c4]: 0
MEM[147c5]: 0
MEM[147c6]: 0
MEM[147c7]: 0
L1 Cache (read miss) at address 4c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 4c: 42 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 231
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 Cache (write miss) at address 147c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 147c0: 41 cycles remaining to be serviced
MEM[147c0]: 0
MEM[147c1]: 0
MEM[147c2]: 0
MEM[147c3]: 0
MEM[147c4]: 0
MEM[147c5]: 0
MEM[147c6]: 0
MEM[147c7]: 0
L1 Cache (read miss) at address 4c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 4c: 40 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 232
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 Cache (write miss) at address 147c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 147c0: 39 cycles remaining to be serviced
MEM[147c0]: 0
MEM[147c1]: 0
MEM[147c2]: 0
MEM[147c3]: 0
MEM[147c4]: 0
MEM[147c5]: 0
MEM[147c6]: 0
MEM[147c7]: 0
L1 Cache (read miss) at address 4c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 4c: 38 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 233
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 Cache (write miss) at address 147c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 147c0: 37 cycles remaining to be serviced
MEM[147c0]: 0
MEM[147c1]: 0
MEM[147c2]: 0
MEM[147c3]: 0
MEM[147c4]: 0
MEM[147c5]: 0
MEM[147c6]: 0
MEM[147c7]: 0
L1 Cache (read miss) at address 4c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 4c: 36 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 234
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 In isHIT:  tag: 20
way: 0 line tag: 16 replBits: 4
way: 1 line tag: 17 replBits: 5
way: 2 line tag: 18 replBits: 6
way: 3 line tag: 19 replBits: 7
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (write miss) at address 147c0: 35 cycles remaining to be serviced
MEM[147c0]: 0
MEM[147c1]: 0
MEM[147c2]: 0
MEM[147c3]: 0
MEM[147c4]: 0
MEM[147c5]: 0
MEM[147c6]: 0
MEM[147c7]: 0
L1 Cache (read miss) at address 4c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 4c: 34 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 235
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 Cache (write miss) at address 147c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 147c0: 33 cycles remaining to be serviced
MEM[147c0]: 0
MEM[147c1]: 0
MEM[147c2]: 0
MEM[147c3]: 0
MEM[147c4]: 0
MEM[147c5]: 0
MEM[147c6]: 0
MEM[147c7]: 0
L1 Cache (read miss) at address 4c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 4c: 32 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 236
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 Cache (write miss) at address 147c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 147c0: 31 cycles remaining to be serviced
MEM[147c0]: 0
MEM[147c1]: 0
MEM[147c2]: 0
MEM[147c3]: 0
MEM[147c4]: 0
MEM[147c5]: 0
MEM[147c6]: 0
MEM[147c7]: 0
L1 Cache (read miss) at address 4c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 4c: 30 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 237
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 Cache (write miss) at address 147c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 147c0: 29 cycles remaining to be serviced
MEM[147c0]: 0
MEM[147c1]: 0
MEM[147c2]: 0
MEM[147c3]: 0
MEM[147c4]: 0
MEM[147c5]: 0
MEM[147c6]: 0
MEM[147c7]: 0
L1 Cache (read miss) at address 4c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 4c: 28 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 238
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 Cache (write miss) at address 147c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 147c0: 27 cycles remaining to be serviced
MEM[147c0]: 0
MEM[147c1]: 0
MEM[147c2]: 0
MEM[147c3]: 0
MEM[147c4]: 0
MEM[147c5]: 0
MEM[147c6]: 0
MEM[147c7]: 0
L1 Cache (read miss) at address 4c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 4c: 26 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 239
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 Cache (write miss) at address 147c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 147c0: 25 cycles remaining to be serviced
MEM[147c0]: 0
MEM[147c1]: 0
MEM[147c2]: 0
MEM[147c3]: 0
MEM[147c4]: 0
MEM[147c5]: 0
MEM[147c6]: 0
MEM[147c7]: 0
L1 Cache (read miss) at address 4c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 4c: 24 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 240
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 In isHIT:  tag: 20
way: 0 line tag: 16 replBits: 4
way: 1 line tag: 17 replBits: 5
way: 2 line tag: 18 replBits: 6
way: 3 line tag: 19 replBits: 7
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (write miss) at address 147c0: 23 cycles remaining to be serviced
MEM[147c0]: 0
MEM[147c1]: 0
MEM[147c2]: 0
MEM[147c3]: 0
MEM[147c4]: 0
MEM[147c5]: 0
MEM[147c6]: 0
MEM[147c7]: 0
L1 Cache (read miss) at address 4c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 4c: 22 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 241
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 Cache (write miss) at address 147c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 147c0: 21 cycles remaining to be serviced
MEM[147c0]: 0
MEM[147c1]: 0
MEM[147c2]: 0
MEM[147c3]: 0
MEM[147c4]: 0
MEM[147c5]: 0
MEM[147c6]: 0
MEM[147c7]: 0
L1 Cache (read miss) at address 4c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 4c: 20 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 242
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 Cache (write miss) at address 147c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 147c0: 19 cycles remaining to be serviced
MEM[147c0]: 0
MEM[147c1]: 0
MEM[147c2]: 0
MEM[147c3]: 0
MEM[147c4]: 0
MEM[147c5]: 0
MEM[147c6]: 0
MEM[147c7]: 0
L1 Cache (read miss) at address 4c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 4c: 18 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 243
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 Cache (write miss) at address 147c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 147c0: 17 cycles remaining to be serviced
MEM[147c0]: 0
MEM[147c1]: 0
MEM[147c2]: 0
MEM[147c3]: 0
MEM[147c4]: 0
MEM[147c5]: 0
MEM[147c6]: 0
MEM[147c7]: 0
L1 Cache (read miss) at address 4c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 4c: 16 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 244
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 Cache (write miss) at address 147c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 147c0: 15 cycles remaining to be serviced
MEM[147c0]: 0
MEM[147c1]: 0
MEM[147c2]: 0
MEM[147c3]: 0
MEM[147c4]: 0
MEM[147c5]: 0
MEM[147c6]: 0
MEM[147c7]: 0
L1 Cache (read miss) at address 4c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 4c: 14 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 245
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 Cache (write miss) at address 147c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 147c0: 13 cycles remaining to be serviced
MEM[147c0]: 0
MEM[147c1]: 0
MEM[147c2]: 0
MEM[147c3]: 0
MEM[147c4]: 0
MEM[147c5]: 0
MEM[147c6]: 0
MEM[147c7]: 0
L1 Cache (read miss) at address 4c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 4c: 12 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 246
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 In isHIT:  tag: 20
way: 0 line tag: 16 replBits: 4
way: 1 line tag: 17 replBits: 5
way: 2 line tag: 18 replBits: 6
way: 3 line tag: 19 replBits: 7
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (write miss) at address 147c0: 11 cycles remaining to be serviced
MEM[147c0]: 0
MEM[147c1]: 0
MEM[147c2]: 0
MEM[147c3]: 0
MEM[147c4]: 0
MEM[147c5]: 0
MEM[147c6]: 0
MEM[147c7]: 0
L1 Cache (read miss) at address 4c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 4c: 10 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 247
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 Cache (write miss) at address 147c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 147c0: 9 cycles remaining to be serviced
MEM[147c0]: 0
MEM[147c1]: 0
MEM[147c2]: 0
MEM[147c3]: 0
MEM[147c4]: 0
MEM[147c5]: 0
MEM[147c6]: 0
MEM[147c7]: 0
L1 Cache (read miss) at address 4c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 4c: 8 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 248
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 Cache (write miss) at address 147c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 147c0: 7 cycles remaining to be serviced
MEM[147c0]: 0
MEM[147c1]: 0
MEM[147c2]: 0
MEM[147c3]: 0
MEM[147c4]: 0
MEM[147c5]: 0
MEM[147c6]: 0
MEM[147c7]: 0
L1 Cache (read miss) at address 4c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 4c: 6 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 249
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 Cache (write miss) at address 147c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 147c0: 5 cycles remaining to be serviced
MEM[147c0]: 0
MEM[147c1]: 0
MEM[147c2]: 0
MEM[147c3]: 0
MEM[147c4]: 0
MEM[147c5]: 0
MEM[147c6]: 0
MEM[147c7]: 0
L1 Cache (read miss) at address 4c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 4c: 4 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 250
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 Cache (write miss) at address 147c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 147c0: 3 cycles remaining to be serviced
MEM[147c0]: 0
MEM[147c1]: 0
MEM[147c2]: 0
MEM[147c3]: 0
MEM[147c4]: 0
MEM[147c5]: 0
MEM[147c6]: 0
MEM[147c7]: 0
L1 Cache (read miss) at address 4c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 4c: 2 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 251
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 Cache (write miss) at address 147c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 147c0: 1 cycles remaining to be serviced
MEM[147c0]: 0
MEM[147c1]: 0
MEM[147c2]: 0
MEM[147c3]: 0
MEM[147c4]: 0
MEM[147c5]: 0
MEM[147c6]: 0
MEM[147c7]: 0
L1 Cache (read miss) at address 4c: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[4c]

CYCLE 252
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 In isHIT:  tag: 20
way: 0 line tag: 16 replBits: 4
way: 1 line tag: 17 replBits: 5
way: 2 line tag: 18 replBits: 6
way: 3 line tag: 19 replBits: 7
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 0
L2 isHit is true
L2 curRepl: 0
L2 Cache (write hit): [147c0]<-5
L1 Cache: replacing line at idx:31 way:4 due to conflicting address:147c0
L1 Cache (read miss) at address 4c: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[4c]

CYCLE 253
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 Cache (write miss) at address 147c0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [147c0]<-5
L1 Cache (read miss) at address 4c: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[4c]

CYCLE 254
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 Cache (write miss) at address 147c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [147c0]<-5
L1 Cache (read miss) at address 4c: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[4c]

CYCLE 255
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 Cache (write miss) at address 147c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [147c0]<-5
L1 Cache (read miss) at address 4c: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[4c]

CYCLE 256
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 Cache (write miss) at address 147c0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [147c0]<-5
L1 Cache (read miss) at address 4c: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[4c]

CYCLE 257
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 Cache (write miss) at address 147c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [147c0]<-5
L1 Cache (read miss) at address 4c: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[4c]

CYCLE 258
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 In isHIT:  tag: 20
way: 0 line tag: 16 replBits: 4
way: 1 line tag: 17 replBits: 5
way: 2 line tag: 18 replBits: 6
way: 3 line tag: 19 replBits: 7
way: 4 line tag: 20 replBits: 0
L1 isHit is true
L1 curRepl: 0
way 0 replBits is: 4 will now decrease by 1
way 1 replBits is: 5 will now decrease by 1
way 2 replBits is: 6 will now decrease by 1
way 3 replBits is: 7 will now decrease by 1
L1 Cache (write hit): [147c0]<-5
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 2949121984<-[4c]

CYCLE 259
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 81920
R[31]: 65536
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 601755648<-[50]

CYCLE 260
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 In isHIT:  tag: 21
way: 0 line tag: 16 replBits: 3
way: 1 line tag: 17 replBits: 4
way: 2 line tag: 18 replBits: 5
way: 3 line tag: 19 replBits: 6
way: 4 line tag: 20 replBits: 7
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 In isHIT:  tag: 2
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
MEM[157c0]: 0
MEM[157c1]: 0
MEM[157c2]: 0
MEM[157c3]: 0
MEM[157c4]: 0
MEM[157c5]: 0
MEM[157c6]: 0
MEM[157c7]: 0
L2 Cache: replacing line at idx:351 way:0 due to conflicting address:157c0
L1 Cache (read miss) at address 54: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 54: 58 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 261
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 Cache (write miss) at address 157c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 157c0: 57 cycles remaining to be serviced
MEM[157c0]: 0
MEM[157c1]: 0
MEM[157c2]: 0
MEM[157c3]: 0
MEM[157c4]: 0
MEM[157c5]: 0
MEM[157c6]: 0
MEM[157c7]: 0
L1 Cache (read miss) at address 54: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 54: 56 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 262
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 Cache (write miss) at address 157c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 157c0: 55 cycles remaining to be serviced
MEM[157c0]: 0
MEM[157c1]: 0
MEM[157c2]: 0
MEM[157c3]: 0
MEM[157c4]: 0
MEM[157c5]: 0
MEM[157c6]: 0
MEM[157c7]: 0
L1 Cache (read miss) at address 54: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 54: 54 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 263
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 Cache (write miss) at address 157c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 157c0: 53 cycles remaining to be serviced
MEM[157c0]: 0
MEM[157c1]: 0
MEM[157c2]: 0
MEM[157c3]: 0
MEM[157c4]: 0
MEM[157c5]: 0
MEM[157c6]: 0
MEM[157c7]: 0
L1 Cache (read miss) at address 54: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 54: 52 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 264
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 Cache (write miss) at address 157c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 157c0: 51 cycles remaining to be serviced
MEM[157c0]: 0
MEM[157c1]: 0
MEM[157c2]: 0
MEM[157c3]: 0
MEM[157c4]: 0
MEM[157c5]: 0
MEM[157c6]: 0
MEM[157c7]: 0
L1 Cache (read miss) at address 54: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 54: 50 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 265
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 Cache (write miss) at address 157c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 157c0: 49 cycles remaining to be serviced
MEM[157c0]: 0
MEM[157c1]: 0
MEM[157c2]: 0
MEM[157c3]: 0
MEM[157c4]: 0
MEM[157c5]: 0
MEM[157c6]: 0
MEM[157c7]: 0
L1 Cache (read miss) at address 54: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 54: 48 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 266
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 In isHIT:  tag: 21
way: 0 line tag: 16 replBits: 3
way: 1 line tag: 17 replBits: 4
way: 2 line tag: 18 replBits: 5
way: 3 line tag: 19 replBits: 6
way: 4 line tag: 20 replBits: 7
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (write miss) at address 157c0: 47 cycles remaining to be serviced
MEM[157c0]: 0
MEM[157c1]: 0
MEM[157c2]: 0
MEM[157c3]: 0
MEM[157c4]: 0
MEM[157c5]: 0
MEM[157c6]: 0
MEM[157c7]: 0
L1 Cache (read miss) at address 54: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 54: 46 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 267
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 Cache (write miss) at address 157c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 157c0: 45 cycles remaining to be serviced
MEM[157c0]: 0
MEM[157c1]: 0
MEM[157c2]: 0
MEM[157c3]: 0
MEM[157c4]: 0
MEM[157c5]: 0
MEM[157c6]: 0
MEM[157c7]: 0
L1 Cache (read miss) at address 54: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 54: 44 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 268
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 Cache (write miss) at address 157c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 157c0: 43 cycles remaining to be serviced
MEM[157c0]: 0
MEM[157c1]: 0
MEM[157c2]: 0
MEM[157c3]: 0
MEM[157c4]: 0
MEM[157c5]: 0
MEM[157c6]: 0
MEM[157c7]: 0
L1 Cache (read miss) at address 54: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 54: 42 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 269
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 Cache (write miss) at address 157c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 157c0: 41 cycles remaining to be serviced
MEM[157c0]: 0
MEM[157c1]: 0
MEM[157c2]: 0
MEM[157c3]: 0
MEM[157c4]: 0
MEM[157c5]: 0
MEM[157c6]: 0
MEM[157c7]: 0
L1 Cache (read miss) at address 54: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 54: 40 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 270
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 Cache (write miss) at address 157c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 157c0: 39 cycles remaining to be serviced
MEM[157c0]: 0
MEM[157c1]: 0
MEM[157c2]: 0
MEM[157c3]: 0
MEM[157c4]: 0
MEM[157c5]: 0
MEM[157c6]: 0
MEM[157c7]: 0
L1 Cache (read miss) at address 54: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 54: 38 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 271
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 Cache (write miss) at address 157c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 157c0: 37 cycles remaining to be serviced
MEM[157c0]: 0
MEM[157c1]: 0
MEM[157c2]: 0
MEM[157c3]: 0
MEM[157c4]: 0
MEM[157c5]: 0
MEM[157c6]: 0
MEM[157c7]: 0
L1 Cache (read miss) at address 54: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 54: 36 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 272
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 In isHIT:  tag: 21
way: 0 line tag: 16 replBits: 3
way: 1 line tag: 17 replBits: 4
way: 2 line tag: 18 replBits: 5
way: 3 line tag: 19 replBits: 6
way: 4 line tag: 20 replBits: 7
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (write miss) at address 157c0: 35 cycles remaining to be serviced
MEM[157c0]: 0
MEM[157c1]: 0
MEM[157c2]: 0
MEM[157c3]: 0
MEM[157c4]: 0
MEM[157c5]: 0
MEM[157c6]: 0
MEM[157c7]: 0
L1 Cache (read miss) at address 54: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 54: 34 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 273
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 Cache (write miss) at address 157c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 157c0: 33 cycles remaining to be serviced
MEM[157c0]: 0
MEM[157c1]: 0
MEM[157c2]: 0
MEM[157c3]: 0
MEM[157c4]: 0
MEM[157c5]: 0
MEM[157c6]: 0
MEM[157c7]: 0
L1 Cache (read miss) at address 54: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 54: 32 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 274
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 Cache (write miss) at address 157c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 157c0: 31 cycles remaining to be serviced
MEM[157c0]: 0
MEM[157c1]: 0
MEM[157c2]: 0
MEM[157c3]: 0
MEM[157c4]: 0
MEM[157c5]: 0
MEM[157c6]: 0
MEM[157c7]: 0
L1 Cache (read miss) at address 54: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 54: 30 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 275
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 Cache (write miss) at address 157c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 157c0: 29 cycles remaining to be serviced
MEM[157c0]: 0
MEM[157c1]: 0
MEM[157c2]: 0
MEM[157c3]: 0
MEM[157c4]: 0
MEM[157c5]: 0
MEM[157c6]: 0
MEM[157c7]: 0
L1 Cache (read miss) at address 54: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 54: 28 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 276
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 Cache (write miss) at address 157c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 157c0: 27 cycles remaining to be serviced
MEM[157c0]: 0
MEM[157c1]: 0
MEM[157c2]: 0
MEM[157c3]: 0
MEM[157c4]: 0
MEM[157c5]: 0
MEM[157c6]: 0
MEM[157c7]: 0
L1 Cache (read miss) at address 54: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 54: 26 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 277
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 Cache (write miss) at address 157c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 157c0: 25 cycles remaining to be serviced
MEM[157c0]: 0
MEM[157c1]: 0
MEM[157c2]: 0
MEM[157c3]: 0
MEM[157c4]: 0
MEM[157c5]: 0
MEM[157c6]: 0
MEM[157c7]: 0
L1 Cache (read miss) at address 54: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 54: 24 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 278
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 In isHIT:  tag: 21
way: 0 line tag: 16 replBits: 3
way: 1 line tag: 17 replBits: 4
way: 2 line tag: 18 replBits: 5
way: 3 line tag: 19 replBits: 6
way: 4 line tag: 20 replBits: 7
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (write miss) at address 157c0: 23 cycles remaining to be serviced
MEM[157c0]: 0
MEM[157c1]: 0
MEM[157c2]: 0
MEM[157c3]: 0
MEM[157c4]: 0
MEM[157c5]: 0
MEM[157c6]: 0
MEM[157c7]: 0
L1 Cache (read miss) at address 54: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 54: 22 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 279
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 Cache (write miss) at address 157c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 157c0: 21 cycles remaining to be serviced
MEM[157c0]: 0
MEM[157c1]: 0
MEM[157c2]: 0
MEM[157c3]: 0
MEM[157c4]: 0
MEM[157c5]: 0
MEM[157c6]: 0
MEM[157c7]: 0
L1 Cache (read miss) at address 54: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 54: 20 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 280
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 Cache (write miss) at address 157c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 157c0: 19 cycles remaining to be serviced
MEM[157c0]: 0
MEM[157c1]: 0
MEM[157c2]: 0
MEM[157c3]: 0
MEM[157c4]: 0
MEM[157c5]: 0
MEM[157c6]: 0
MEM[157c7]: 0
L1 Cache (read miss) at address 54: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 54: 18 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 281
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 Cache (write miss) at address 157c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 157c0: 17 cycles remaining to be serviced
MEM[157c0]: 0
MEM[157c1]: 0
MEM[157c2]: 0
MEM[157c3]: 0
MEM[157c4]: 0
MEM[157c5]: 0
MEM[157c6]: 0
MEM[157c7]: 0
L1 Cache (read miss) at address 54: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 54: 16 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 282
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 Cache (write miss) at address 157c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 157c0: 15 cycles remaining to be serviced
MEM[157c0]: 0
MEM[157c1]: 0
MEM[157c2]: 0
MEM[157c3]: 0
MEM[157c4]: 0
MEM[157c5]: 0
MEM[157c6]: 0
MEM[157c7]: 0
L1 Cache (read miss) at address 54: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 54: 14 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 283
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 Cache (write miss) at address 157c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 157c0: 13 cycles remaining to be serviced
MEM[157c0]: 0
MEM[157c1]: 0
MEM[157c2]: 0
MEM[157c3]: 0
MEM[157c4]: 0
MEM[157c5]: 0
MEM[157c6]: 0
MEM[157c7]: 0
L1 Cache (read miss) at address 54: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 54: 12 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 284
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 In isHIT:  tag: 21
way: 0 line tag: 16 replBits: 3
way: 1 line tag: 17 replBits: 4
way: 2 line tag: 18 replBits: 5
way: 3 line tag: 19 replBits: 6
way: 4 line tag: 20 replBits: 7
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (write miss) at address 157c0: 11 cycles remaining to be serviced
MEM[157c0]: 0
MEM[157c1]: 0
MEM[157c2]: 0
MEM[157c3]: 0
MEM[157c4]: 0
MEM[157c5]: 0
MEM[157c6]: 0
MEM[157c7]: 0
L1 Cache (read miss) at address 54: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 54: 10 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 285
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 Cache (write miss) at address 157c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 157c0: 9 cycles remaining to be serviced
MEM[157c0]: 0
MEM[157c1]: 0
MEM[157c2]: 0
MEM[157c3]: 0
MEM[157c4]: 0
MEM[157c5]: 0
MEM[157c6]: 0
MEM[157c7]: 0
L1 Cache (read miss) at address 54: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 54: 8 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 286
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 Cache (write miss) at address 157c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 157c0: 7 cycles remaining to be serviced
MEM[157c0]: 0
MEM[157c1]: 0
MEM[157c2]: 0
MEM[157c3]: 0
MEM[157c4]: 0
MEM[157c5]: 0
MEM[157c6]: 0
MEM[157c7]: 0
L1 Cache (read miss) at address 54: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 54: 6 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 287
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 Cache (write miss) at address 157c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 157c0: 5 cycles remaining to be serviced
MEM[157c0]: 0
MEM[157c1]: 0
MEM[157c2]: 0
MEM[157c3]: 0
MEM[157c4]: 0
MEM[157c5]: 0
MEM[157c6]: 0
MEM[157c7]: 0
L1 Cache (read miss) at address 54: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 54: 4 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 288
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 Cache (write miss) at address 157c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 157c0: 3 cycles remaining to be serviced
MEM[157c0]: 0
MEM[157c1]: 0
MEM[157c2]: 0
MEM[157c3]: 0
MEM[157c4]: 0
MEM[157c5]: 0
MEM[157c6]: 0
MEM[157c7]: 0
L1 Cache (read miss) at address 54: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 54: 2 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 289
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 Cache (write miss) at address 157c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 157c0: 1 cycles remaining to be serviced
MEM[157c0]: 0
MEM[157c1]: 0
MEM[157c2]: 0
MEM[157c3]: 0
MEM[157c4]: 0
MEM[157c5]: 0
MEM[157c6]: 0
MEM[157c7]: 0
L1 Cache (read miss) at address 54: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[54]

CYCLE 290
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 In isHIT:  tag: 21
way: 0 line tag: 16 replBits: 3
way: 1 line tag: 17 replBits: 4
way: 2 line tag: 18 replBits: 5
way: 3 line tag: 19 replBits: 6
way: 4 line tag: 20 replBits: 7
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 0
L2 isHit is true
L2 curRepl: 0
L2 Cache (write hit): [157c0]<-5
L1 Cache: replacing line at idx:31 way:5 due to conflicting address:157c0
L1 Cache (read miss) at address 54: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[54]

CYCLE 291
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 Cache (write miss) at address 157c0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [157c0]<-5
L1 Cache (read miss) at address 54: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[54]

CYCLE 292
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 Cache (write miss) at address 157c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [157c0]<-5
L1 Cache (read miss) at address 54: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[54]

CYCLE 293
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 Cache (write miss) at address 157c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [157c0]<-5
L1 Cache (read miss) at address 54: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[54]

CYCLE 294
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 Cache (write miss) at address 157c0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [157c0]<-5
L1 Cache (read miss) at address 54: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[54]

CYCLE 295
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 Cache (write miss) at address 157c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [157c0]<-5
L1 Cache (read miss) at address 54: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949121984<-[54]

CYCLE 296
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 In isHIT:  tag: 21
way: 0 line tag: 16 replBits: 3
way: 1 line tag: 17 replBits: 4
way: 2 line tag: 18 replBits: 5
way: 3 line tag: 19 replBits: 6
way: 4 line tag: 20 replBits: 7
way: 5 line tag: 21 replBits: 0
L1 isHit is true
L1 curRepl: 0
way 0 replBits is: 3 will now decrease by 1
way 1 replBits is: 4 will now decrease by 1
way 2 replBits is: 5 will now decrease by 1
way 3 replBits is: 6 will now decrease by 1
way 4 replBits is: 7 will now decrease by 1
L1 Cache (write hit): [157c0]<-5
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 2949121984<-[54]

CYCLE 297
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 86016
R[31]: 65536
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 601755648<-[58]

CYCLE 298
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 In isHIT:  tag: 22
way: 0 line tag: 16 replBits: 2
way: 1 line tag: 17 replBits: 3
way: 2 line tag: 18 replBits: 4
way: 3 line tag: 19 replBits: 5
way: 4 line tag: 20 replBits: 6
way: 5 line tag: 21 replBits: 7
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 In isHIT:  tag: 2
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
MEM[167c0]: 0
MEM[167c1]: 0
MEM[167c2]: 0
MEM[167c3]: 0
MEM[167c4]: 0
MEM[167c5]: 0
MEM[167c6]: 0
MEM[167c7]: 0
L2 Cache: replacing line at idx:415 way:0 due to conflicting address:167c0
L1 Cache (read miss) at address 5c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 5c: 58 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 299
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 Cache (write miss) at address 167c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 167c0: 57 cycles remaining to be serviced
MEM[167c0]: 0
MEM[167c1]: 0
MEM[167c2]: 0
MEM[167c3]: 0
MEM[167c4]: 0
MEM[167c5]: 0
MEM[167c6]: 0
MEM[167c7]: 0
L1 Cache (read miss) at address 5c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 5c: 56 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 300
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 Cache (write miss) at address 167c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 167c0: 55 cycles remaining to be serviced
MEM[167c0]: 0
MEM[167c1]: 0
MEM[167c2]: 0
MEM[167c3]: 0
MEM[167c4]: 0
MEM[167c5]: 0
MEM[167c6]: 0
MEM[167c7]: 0
L1 Cache (read miss) at address 5c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 5c: 54 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 301
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 Cache (write miss) at address 167c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 167c0: 53 cycles remaining to be serviced
MEM[167c0]: 0
MEM[167c1]: 0
MEM[167c2]: 0
MEM[167c3]: 0
MEM[167c4]: 0
MEM[167c5]: 0
MEM[167c6]: 0
MEM[167c7]: 0
L1 Cache (read miss) at address 5c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 5c: 52 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 302
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 Cache (write miss) at address 167c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 167c0: 51 cycles remaining to be serviced
MEM[167c0]: 0
MEM[167c1]: 0
MEM[167c2]: 0
MEM[167c3]: 0
MEM[167c4]: 0
MEM[167c5]: 0
MEM[167c6]: 0
MEM[167c7]: 0
L1 Cache (read miss) at address 5c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 5c: 50 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 303
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 Cache (write miss) at address 167c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 167c0: 49 cycles remaining to be serviced
MEM[167c0]: 0
MEM[167c1]: 0
MEM[167c2]: 0
MEM[167c3]: 0
MEM[167c4]: 0
MEM[167c5]: 0
MEM[167c6]: 0
MEM[167c7]: 0
L1 Cache (read miss) at address 5c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 5c: 48 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 304
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 In isHIT:  tag: 22
way: 0 line tag: 16 replBits: 2
way: 1 line tag: 17 replBits: 3
way: 2 line tag: 18 replBits: 4
way: 3 line tag: 19 replBits: 5
way: 4 line tag: 20 replBits: 6
way: 5 line tag: 21 replBits: 7
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (write miss) at address 167c0: 47 cycles remaining to be serviced
MEM[167c0]: 0
MEM[167c1]: 0
MEM[167c2]: 0
MEM[167c3]: 0
MEM[167c4]: 0
MEM[167c5]: 0
MEM[167c6]: 0
MEM[167c7]: 0
L1 Cache (read miss) at address 5c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 5c: 46 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 305
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 Cache (write miss) at address 167c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 167c0: 45 cycles remaining to be serviced
MEM[167c0]: 0
MEM[167c1]: 0
MEM[167c2]: 0
MEM[167c3]: 0
MEM[167c4]: 0
MEM[167c5]: 0
MEM[167c6]: 0
MEM[167c7]: 0
L1 Cache (read miss) at address 5c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 5c: 44 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 306
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 Cache (write miss) at address 167c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 167c0: 43 cycles remaining to be serviced
MEM[167c0]: 0
MEM[167c1]: 0
MEM[167c2]: 0
MEM[167c3]: 0
MEM[167c4]: 0
MEM[167c5]: 0
MEM[167c6]: 0
MEM[167c7]: 0
L1 Cache (read miss) at address 5c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 5c: 42 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 307
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 Cache (write miss) at address 167c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 167c0: 41 cycles remaining to be serviced
MEM[167c0]: 0
MEM[167c1]: 0
MEM[167c2]: 0
MEM[167c3]: 0
MEM[167c4]: 0
MEM[167c5]: 0
MEM[167c6]: 0
MEM[167c7]: 0
L1 Cache (read miss) at address 5c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 5c: 40 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 308
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 Cache (write miss) at address 167c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 167c0: 39 cycles remaining to be serviced
MEM[167c0]: 0
MEM[167c1]: 0
MEM[167c2]: 0
MEM[167c3]: 0
MEM[167c4]: 0
MEM[167c5]: 0
MEM[167c6]: 0
MEM[167c7]: 0
L1 Cache (read miss) at address 5c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 5c: 38 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 309
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 Cache (write miss) at address 167c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 167c0: 37 cycles remaining to be serviced
MEM[167c0]: 0
MEM[167c1]: 0
MEM[167c2]: 0
MEM[167c3]: 0
MEM[167c4]: 0
MEM[167c5]: 0
MEM[167c6]: 0
MEM[167c7]: 0
L1 Cache (read miss) at address 5c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 5c: 36 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 310
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 In isHIT:  tag: 22
way: 0 line tag: 16 replBits: 2
way: 1 line tag: 17 replBits: 3
way: 2 line tag: 18 replBits: 4
way: 3 line tag: 19 replBits: 5
way: 4 line tag: 20 replBits: 6
way: 5 line tag: 21 replBits: 7
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (write miss) at address 167c0: 35 cycles remaining to be serviced
MEM[167c0]: 0
MEM[167c1]: 0
MEM[167c2]: 0
MEM[167c3]: 0
MEM[167c4]: 0
MEM[167c5]: 0
MEM[167c6]: 0
MEM[167c7]: 0
L1 Cache (read miss) at address 5c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 5c: 34 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 311
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 Cache (write miss) at address 167c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 167c0: 33 cycles remaining to be serviced
MEM[167c0]: 0
MEM[167c1]: 0
MEM[167c2]: 0
MEM[167c3]: 0
MEM[167c4]: 0
MEM[167c5]: 0
MEM[167c6]: 0
MEM[167c7]: 0
L1 Cache (read miss) at address 5c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 5c: 32 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 312
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 Cache (write miss) at address 167c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 167c0: 31 cycles remaining to be serviced
MEM[167c0]: 0
MEM[167c1]: 0
MEM[167c2]: 0
MEM[167c3]: 0
MEM[167c4]: 0
MEM[167c5]: 0
MEM[167c6]: 0
MEM[167c7]: 0
L1 Cache (read miss) at address 5c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 5c: 30 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 313
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 Cache (write miss) at address 167c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 167c0: 29 cycles remaining to be serviced
MEM[167c0]: 0
MEM[167c1]: 0
MEM[167c2]: 0
MEM[167c3]: 0
MEM[167c4]: 0
MEM[167c5]: 0
MEM[167c6]: 0
MEM[167c7]: 0
L1 Cache (read miss) at address 5c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 5c: 28 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 314
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 Cache (write miss) at address 167c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 167c0: 27 cycles remaining to be serviced
MEM[167c0]: 0
MEM[167c1]: 0
MEM[167c2]: 0
MEM[167c3]: 0
MEM[167c4]: 0
MEM[167c5]: 0
MEM[167c6]: 0
MEM[167c7]: 0
L1 Cache (read miss) at address 5c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 5c: 26 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 315
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 Cache (write miss) at address 167c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 167c0: 25 cycles remaining to be serviced
MEM[167c0]: 0
MEM[167c1]: 0
MEM[167c2]: 0
MEM[167c3]: 0
MEM[167c4]: 0
MEM[167c5]: 0
MEM[167c6]: 0
MEM[167c7]: 0
L1 Cache (read miss) at address 5c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 5c: 24 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 316
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 In isHIT:  tag: 22
way: 0 line tag: 16 replBits: 2
way: 1 line tag: 17 replBits: 3
way: 2 line tag: 18 replBits: 4
way: 3 line tag: 19 replBits: 5
way: 4 line tag: 20 replBits: 6
way: 5 line tag: 21 replBits: 7
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (write miss) at address 167c0: 23 cycles remaining to be serviced
MEM[167c0]: 0
MEM[167c1]: 0
MEM[167c2]: 0
MEM[167c3]: 0
MEM[167c4]: 0
MEM[167c5]: 0
MEM[167c6]: 0
MEM[167c7]: 0
L1 Cache (read miss) at address 5c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 5c: 22 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 317
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 Cache (write miss) at address 167c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 167c0: 21 cycles remaining to be serviced
MEM[167c0]: 0
MEM[167c1]: 0
MEM[167c2]: 0
MEM[167c3]: 0
MEM[167c4]: 0
MEM[167c5]: 0
MEM[167c6]: 0
MEM[167c7]: 0
L1 Cache (read miss) at address 5c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 5c: 20 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 318
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 Cache (write miss) at address 167c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 167c0: 19 cycles remaining to be serviced
MEM[167c0]: 0
MEM[167c1]: 0
MEM[167c2]: 0
MEM[167c3]: 0
MEM[167c4]: 0
MEM[167c5]: 0
MEM[167c6]: 0
MEM[167c7]: 0
L1 Cache (read miss) at address 5c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 5c: 18 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 319
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 Cache (write miss) at address 167c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 167c0: 17 cycles remaining to be serviced
MEM[167c0]: 0
MEM[167c1]: 0
MEM[167c2]: 0
MEM[167c3]: 0
MEM[167c4]: 0
MEM[167c5]: 0
MEM[167c6]: 0
MEM[167c7]: 0
L1 Cache (read miss) at address 5c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 5c: 16 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 320
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 Cache (write miss) at address 167c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 167c0: 15 cycles remaining to be serviced
MEM[167c0]: 0
MEM[167c1]: 0
MEM[167c2]: 0
MEM[167c3]: 0
MEM[167c4]: 0
MEM[167c5]: 0
MEM[167c6]: 0
MEM[167c7]: 0
L1 Cache (read miss) at address 5c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 5c: 14 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 321
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 Cache (write miss) at address 167c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 167c0: 13 cycles remaining to be serviced
MEM[167c0]: 0
MEM[167c1]: 0
MEM[167c2]: 0
MEM[167c3]: 0
MEM[167c4]: 0
MEM[167c5]: 0
MEM[167c6]: 0
MEM[167c7]: 0
L1 Cache (read miss) at address 5c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 5c: 12 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 322
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 In isHIT:  tag: 22
way: 0 line tag: 16 replBits: 2
way: 1 line tag: 17 replBits: 3
way: 2 line tag: 18 replBits: 4
way: 3 line tag: 19 replBits: 5
way: 4 line tag: 20 replBits: 6
way: 5 line tag: 21 replBits: 7
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (write miss) at address 167c0: 11 cycles remaining to be serviced
MEM[167c0]: 0
MEM[167c1]: 0
MEM[167c2]: 0
MEM[167c3]: 0
MEM[167c4]: 0
MEM[167c5]: 0
MEM[167c6]: 0
MEM[167c7]: 0
L1 Cache (read miss) at address 5c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 5c: 10 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 323
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 Cache (write miss) at address 167c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 167c0: 9 cycles remaining to be serviced
MEM[167c0]: 0
MEM[167c1]: 0
MEM[167c2]: 0
MEM[167c3]: 0
MEM[167c4]: 0
MEM[167c5]: 0
MEM[167c6]: 0
MEM[167c7]: 0
L1 Cache (read miss) at address 5c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 5c: 8 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 324
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 Cache (write miss) at address 167c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 167c0: 7 cycles remaining to be serviced
MEM[167c0]: 0
MEM[167c1]: 0
MEM[167c2]: 0
MEM[167c3]: 0
MEM[167c4]: 0
MEM[167c5]: 0
MEM[167c6]: 0
MEM[167c7]: 0
L1 Cache (read miss) at address 5c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 5c: 6 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 325
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 Cache (write miss) at address 167c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 167c0: 5 cycles remaining to be serviced
MEM[167c0]: 0
MEM[167c1]: 0
MEM[167c2]: 0
MEM[167c3]: 0
MEM[167c4]: 0
MEM[167c5]: 0
MEM[167c6]: 0
MEM[167c7]: 0
L1 Cache (read miss) at address 5c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 5c: 4 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 326
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 Cache (write miss) at address 167c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 167c0: 3 cycles remaining to be serviced
MEM[167c0]: 0
MEM[167c1]: 0
MEM[167c2]: 0
MEM[167c3]: 0
MEM[167c4]: 0
MEM[167c5]: 0
MEM[167c6]: 0
MEM[167c7]: 0
L1 Cache (read miss) at address 5c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 5c: 2 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 327
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 Cache (write miss) at address 167c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 167c0: 1 cycles remaining to be serviced
MEM[167c0]: 0
MEM[167c1]: 0
MEM[167c2]: 0
MEM[167c3]: 0
MEM[167c4]: 0
MEM[167c5]: 0
MEM[167c6]: 0
MEM[167c7]: 0
L1 Cache (read miss) at address 5c: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[5c]

CYCLE 328
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 In isHIT:  tag: 22
way: 0 line tag: 16 replBits: 2
way: 1 line tag: 17 replBits: 3
way: 2 line tag: 18 replBits: 4
way: 3 line tag: 19 replBits: 5
way: 4 line tag: 20 replBits: 6
way: 5 line tag: 21 replBits: 7
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 0
L2 isHit is true
L2 curRepl: 0
L2 Cache (write hit): [167c0]<-5
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:167c0
L1 Cache (read miss) at address 5c: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[5c]

CYCLE 329
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 Cache (write miss) at address 167c0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [167c0]<-5
L1 Cache (read miss) at address 5c: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[5c]

CYCLE 330
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 Cache (write miss) at address 167c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [167c0]<-5
L1 Cache (read miss) at address 5c: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[5c]

CYCLE 331
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 Cache (write miss) at address 167c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [167c0]<-5
L1 Cache (read miss) at address 5c: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[5c]

CYCLE 332
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 Cache (write miss) at address 167c0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [167c0]<-5
L1 Cache (read miss) at address 5c: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[5c]

CYCLE 333
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 Cache (write miss) at address 167c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [167c0]<-5
L1 Cache (read miss) at address 5c: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[5c]

CYCLE 334
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 In isHIT:  tag: 22
way: 0 line tag: 16 replBits: 2
way: 1 line tag: 17 replBits: 3
way: 2 line tag: 18 replBits: 4
way: 3 line tag: 19 replBits: 5
way: 4 line tag: 20 replBits: 6
way: 5 line tag: 21 replBits: 7
way: 6 line tag: 22 replBits: 0
L1 isHit is true
L1 curRepl: 0
way 0 replBits is: 2 will now decrease by 1
way 1 replBits is: 3 will now decrease by 1
way 2 replBits is: 4 will now decrease by 1
way 3 replBits is: 5 will now decrease by 1
way 4 replBits is: 6 will now decrease by 1
way 5 replBits is: 7 will now decrease by 1
L1 Cache (write hit): [167c0]<-5
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 2949187520<-[5c]

CYCLE 335
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 90112
R[31]: 65536
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 601755648<-[60]

CYCLE 336
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 In isHIT:  tag: 23
way: 0 line tag: 16 replBits: 1
way: 1 line tag: 17 replBits: 2
way: 2 line tag: 18 replBits: 3
way: 3 line tag: 19 replBits: 4
way: 4 line tag: 20 replBits: 5
way: 5 line tag: 21 replBits: 6
way: 6 line tag: 22 replBits: 7
way: 7 line tag: 0 replBits: 0
L2 In isHIT:  tag: 2
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
MEM[177c0]: 0
MEM[177c1]: 0
MEM[177c2]: 0
MEM[177c3]: 0
MEM[177c4]: 0
MEM[177c5]: 0
MEM[177c6]: 0
MEM[177c7]: 0
L2 Cache: replacing line at idx:479 way:0 due to conflicting address:177c0
L1 Cache (read miss) at address 64: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 64: 58 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 337
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 Cache (write miss) at address 177c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 177c0: 57 cycles remaining to be serviced
MEM[177c0]: 0
MEM[177c1]: 0
MEM[177c2]: 0
MEM[177c3]: 0
MEM[177c4]: 0
MEM[177c5]: 0
MEM[177c6]: 0
MEM[177c7]: 0
L1 Cache (read miss) at address 64: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 64: 56 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 338
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 Cache (write miss) at address 177c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 177c0: 55 cycles remaining to be serviced
MEM[177c0]: 0
MEM[177c1]: 0
MEM[177c2]: 0
MEM[177c3]: 0
MEM[177c4]: 0
MEM[177c5]: 0
MEM[177c6]: 0
MEM[177c7]: 0
L1 Cache (read miss) at address 64: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 64: 54 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 339
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 Cache (write miss) at address 177c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 177c0: 53 cycles remaining to be serviced
MEM[177c0]: 0
MEM[177c1]: 0
MEM[177c2]: 0
MEM[177c3]: 0
MEM[177c4]: 0
MEM[177c5]: 0
MEM[177c6]: 0
MEM[177c7]: 0
L1 Cache (read miss) at address 64: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 64: 52 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 340
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 Cache (write miss) at address 177c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 177c0: 51 cycles remaining to be serviced
MEM[177c0]: 0
MEM[177c1]: 0
MEM[177c2]: 0
MEM[177c3]: 0
MEM[177c4]: 0
MEM[177c5]: 0
MEM[177c6]: 0
MEM[177c7]: 0
L1 Cache (read miss) at address 64: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 64: 50 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 341
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 Cache (write miss) at address 177c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 177c0: 49 cycles remaining to be serviced
MEM[177c0]: 0
MEM[177c1]: 0
MEM[177c2]: 0
MEM[177c3]: 0
MEM[177c4]: 0
MEM[177c5]: 0
MEM[177c6]: 0
MEM[177c7]: 0
L1 Cache (read miss) at address 64: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 64: 48 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 342
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 In isHIT:  tag: 23
way: 0 line tag: 16 replBits: 1
way: 1 line tag: 17 replBits: 2
way: 2 line tag: 18 replBits: 3
way: 3 line tag: 19 replBits: 4
way: 4 line tag: 20 replBits: 5
way: 5 line tag: 21 replBits: 6
way: 6 line tag: 22 replBits: 7
way: 7 line tag: 0 replBits: 0
L2 Cache (write miss) at address 177c0: 47 cycles remaining to be serviced
MEM[177c0]: 0
MEM[177c1]: 0
MEM[177c2]: 0
MEM[177c3]: 0
MEM[177c4]: 0
MEM[177c5]: 0
MEM[177c6]: 0
MEM[177c7]: 0
L1 Cache (read miss) at address 64: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 64: 46 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 343
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 Cache (write miss) at address 177c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 177c0: 45 cycles remaining to be serviced
MEM[177c0]: 0
MEM[177c1]: 0
MEM[177c2]: 0
MEM[177c3]: 0
MEM[177c4]: 0
MEM[177c5]: 0
MEM[177c6]: 0
MEM[177c7]: 0
L1 Cache (read miss) at address 64: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 64: 44 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 344
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 Cache (write miss) at address 177c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 177c0: 43 cycles remaining to be serviced
MEM[177c0]: 0
MEM[177c1]: 0
MEM[177c2]: 0
MEM[177c3]: 0
MEM[177c4]: 0
MEM[177c5]: 0
MEM[177c6]: 0
MEM[177c7]: 0
L1 Cache (read miss) at address 64: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 64: 42 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 345
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 Cache (write miss) at address 177c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 177c0: 41 cycles remaining to be serviced
MEM[177c0]: 0
MEM[177c1]: 0
MEM[177c2]: 0
MEM[177c3]: 0
MEM[177c4]: 0
MEM[177c5]: 0
MEM[177c6]: 0
MEM[177c7]: 0
L1 Cache (read miss) at address 64: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 64: 40 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 346
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 Cache (write miss) at address 177c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 177c0: 39 cycles remaining to be serviced
MEM[177c0]: 0
MEM[177c1]: 0
MEM[177c2]: 0
MEM[177c3]: 0
MEM[177c4]: 0
MEM[177c5]: 0
MEM[177c6]: 0
MEM[177c7]: 0
L1 Cache (read miss) at address 64: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 64: 38 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 347
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 Cache (write miss) at address 177c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 177c0: 37 cycles remaining to be serviced
MEM[177c0]: 0
MEM[177c1]: 0
MEM[177c2]: 0
MEM[177c3]: 0
MEM[177c4]: 0
MEM[177c5]: 0
MEM[177c6]: 0
MEM[177c7]: 0
L1 Cache (read miss) at address 64: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 64: 36 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 348
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 In isHIT:  tag: 23
way: 0 line tag: 16 replBits: 1
way: 1 line tag: 17 replBits: 2
way: 2 line tag: 18 replBits: 3
way: 3 line tag: 19 replBits: 4
way: 4 line tag: 20 replBits: 5
way: 5 line tag: 21 replBits: 6
way: 6 line tag: 22 replBits: 7
way: 7 line tag: 0 replBits: 0
L2 Cache (write miss) at address 177c0: 35 cycles remaining to be serviced
MEM[177c0]: 0
MEM[177c1]: 0
MEM[177c2]: 0
MEM[177c3]: 0
MEM[177c4]: 0
MEM[177c5]: 0
MEM[177c6]: 0
MEM[177c7]: 0
L1 Cache (read miss) at address 64: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 64: 34 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 349
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 Cache (write miss) at address 177c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 177c0: 33 cycles remaining to be serviced
MEM[177c0]: 0
MEM[177c1]: 0
MEM[177c2]: 0
MEM[177c3]: 0
MEM[177c4]: 0
MEM[177c5]: 0
MEM[177c6]: 0
MEM[177c7]: 0
L1 Cache (read miss) at address 64: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 64: 32 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 350
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 Cache (write miss) at address 177c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 177c0: 31 cycles remaining to be serviced
MEM[177c0]: 0
MEM[177c1]: 0
MEM[177c2]: 0
MEM[177c3]: 0
MEM[177c4]: 0
MEM[177c5]: 0
MEM[177c6]: 0
MEM[177c7]: 0
L1 Cache (read miss) at address 64: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 64: 30 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 351
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 Cache (write miss) at address 177c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 177c0: 29 cycles remaining to be serviced
MEM[177c0]: 0
MEM[177c1]: 0
MEM[177c2]: 0
MEM[177c3]: 0
MEM[177c4]: 0
MEM[177c5]: 0
MEM[177c6]: 0
MEM[177c7]: 0
L1 Cache (read miss) at address 64: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 64: 28 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 352
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 Cache (write miss) at address 177c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 177c0: 27 cycles remaining to be serviced
MEM[177c0]: 0
MEM[177c1]: 0
MEM[177c2]: 0
MEM[177c3]: 0
MEM[177c4]: 0
MEM[177c5]: 0
MEM[177c6]: 0
MEM[177c7]: 0
L1 Cache (read miss) at address 64: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 64: 26 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 353
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 Cache (write miss) at address 177c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 177c0: 25 cycles remaining to be serviced
MEM[177c0]: 0
MEM[177c1]: 0
MEM[177c2]: 0
MEM[177c3]: 0
MEM[177c4]: 0
MEM[177c5]: 0
MEM[177c6]: 0
MEM[177c7]: 0
L1 Cache (read miss) at address 64: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 64: 24 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 354
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 In isHIT:  tag: 23
way: 0 line tag: 16 replBits: 1
way: 1 line tag: 17 replBits: 2
way: 2 line tag: 18 replBits: 3
way: 3 line tag: 19 replBits: 4
way: 4 line tag: 20 replBits: 5
way: 5 line tag: 21 replBits: 6
way: 6 line tag: 22 replBits: 7
way: 7 line tag: 0 replBits: 0
L2 Cache (write miss) at address 177c0: 23 cycles remaining to be serviced
MEM[177c0]: 0
MEM[177c1]: 0
MEM[177c2]: 0
MEM[177c3]: 0
MEM[177c4]: 0
MEM[177c5]: 0
MEM[177c6]: 0
MEM[177c7]: 0
L1 Cache (read miss) at address 64: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 64: 22 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 355
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 Cache (write miss) at address 177c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 177c0: 21 cycles remaining to be serviced
MEM[177c0]: 0
MEM[177c1]: 0
MEM[177c2]: 0
MEM[177c3]: 0
MEM[177c4]: 0
MEM[177c5]: 0
MEM[177c6]: 0
MEM[177c7]: 0
L1 Cache (read miss) at address 64: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 64: 20 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 356
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 Cache (write miss) at address 177c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 177c0: 19 cycles remaining to be serviced
MEM[177c0]: 0
MEM[177c1]: 0
MEM[177c2]: 0
MEM[177c3]: 0
MEM[177c4]: 0
MEM[177c5]: 0
MEM[177c6]: 0
MEM[177c7]: 0
L1 Cache (read miss) at address 64: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 64: 18 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 357
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 Cache (write miss) at address 177c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 177c0: 17 cycles remaining to be serviced
MEM[177c0]: 0
MEM[177c1]: 0
MEM[177c2]: 0
MEM[177c3]: 0
MEM[177c4]: 0
MEM[177c5]: 0
MEM[177c6]: 0
MEM[177c7]: 0
L1 Cache (read miss) at address 64: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 64: 16 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 358
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 Cache (write miss) at address 177c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 177c0: 15 cycles remaining to be serviced
MEM[177c0]: 0
MEM[177c1]: 0
MEM[177c2]: 0
MEM[177c3]: 0
MEM[177c4]: 0
MEM[177c5]: 0
MEM[177c6]: 0
MEM[177c7]: 0
L1 Cache (read miss) at address 64: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 64: 14 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 359
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 Cache (write miss) at address 177c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 177c0: 13 cycles remaining to be serviced
MEM[177c0]: 0
MEM[177c1]: 0
MEM[177c2]: 0
MEM[177c3]: 0
MEM[177c4]: 0
MEM[177c5]: 0
MEM[177c6]: 0
MEM[177c7]: 0
L1 Cache (read miss) at address 64: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 64: 12 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 360
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 In isHIT:  tag: 23
way: 0 line tag: 16 replBits: 1
way: 1 line tag: 17 replBits: 2
way: 2 line tag: 18 replBits: 3
way: 3 line tag: 19 replBits: 4
way: 4 line tag: 20 replBits: 5
way: 5 line tag: 21 replBits: 6
way: 6 line tag: 22 replBits: 7
way: 7 line tag: 0 replBits: 0
L2 Cache (write miss) at address 177c0: 11 cycles remaining to be serviced
MEM[177c0]: 0
MEM[177c1]: 0
MEM[177c2]: 0
MEM[177c3]: 0
MEM[177c4]: 0
MEM[177c5]: 0
MEM[177c6]: 0
MEM[177c7]: 0
L1 Cache (read miss) at address 64: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 64: 10 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 361
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 Cache (write miss) at address 177c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 177c0: 9 cycles remaining to be serviced
MEM[177c0]: 0
MEM[177c1]: 0
MEM[177c2]: 0
MEM[177c3]: 0
MEM[177c4]: 0
MEM[177c5]: 0
MEM[177c6]: 0
MEM[177c7]: 0
L1 Cache (read miss) at address 64: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 64: 8 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 362
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 Cache (write miss) at address 177c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 177c0: 7 cycles remaining to be serviced
MEM[177c0]: 0
MEM[177c1]: 0
MEM[177c2]: 0
MEM[177c3]: 0
MEM[177c4]: 0
MEM[177c5]: 0
MEM[177c6]: 0
MEM[177c7]: 0
L1 Cache (read miss) at address 64: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 64: 6 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 363
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 Cache (write miss) at address 177c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 177c0: 5 cycles remaining to be serviced
MEM[177c0]: 0
MEM[177c1]: 0
MEM[177c2]: 0
MEM[177c3]: 0
MEM[177c4]: 0
MEM[177c5]: 0
MEM[177c6]: 0
MEM[177c7]: 0
L1 Cache (read miss) at address 64: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 64: 4 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 364
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 Cache (write miss) at address 177c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 177c0: 3 cycles remaining to be serviced
MEM[177c0]: 0
MEM[177c1]: 0
MEM[177c2]: 0
MEM[177c3]: 0
MEM[177c4]: 0
MEM[177c5]: 0
MEM[177c6]: 0
MEM[177c7]: 0
L1 Cache (read miss) at address 64: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 64: 2 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 365
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 Cache (write miss) at address 177c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 177c0: 1 cycles remaining to be serviced
MEM[177c0]: 0
MEM[177c1]: 0
MEM[177c2]: 0
MEM[177c3]: 0
MEM[177c4]: 0
MEM[177c5]: 0
MEM[177c6]: 0
MEM[177c7]: 0
L1 Cache (read miss) at address 64: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[64]

CYCLE 366
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 In isHIT:  tag: 23
way: 0 line tag: 16 replBits: 1
way: 1 line tag: 17 replBits: 2
way: 2 line tag: 18 replBits: 3
way: 3 line tag: 19 replBits: 4
way: 4 line tag: 20 replBits: 5
way: 5 line tag: 21 replBits: 6
way: 6 line tag: 22 replBits: 7
way: 7 line tag: 0 replBits: 0
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 0
L2 isHit is true
L2 curRepl: 0
L2 Cache (write hit): [177c0]<-5
L1 Cache: replacing line at idx:31 way:7 due to conflicting address:177c0
L1 Cache (read miss) at address 64: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[64]

CYCLE 367
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 Cache (write miss) at address 177c0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [177c0]<-5
L1 Cache (read miss) at address 64: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[64]

CYCLE 368
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 Cache (write miss) at address 177c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [177c0]<-5
L1 Cache (read miss) at address 64: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[64]

CYCLE 369
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 Cache (write miss) at address 177c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [177c0]<-5
L1 Cache (read miss) at address 64: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[64]

CYCLE 370
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 Cache (write miss) at address 177c0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [177c0]<-5
L1 Cache (read miss) at address 64: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[64]

CYCLE 371
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 Cache (write miss) at address 177c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [177c0]<-5
L1 Cache (read miss) at address 64: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[64]

CYCLE 372
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 In isHIT:  tag: 23
way: 0 line tag: 16 replBits: 1
way: 1 line tag: 17 replBits: 2
way: 2 line tag: 18 replBits: 3
way: 3 line tag: 19 replBits: 4
way: 4 line tag: 20 replBits: 5
way: 5 line tag: 21 replBits: 6
way: 6 line tag: 22 replBits: 7
way: 7 line tag: 23 replBits: 0
L1 isHit is true
L1 curRepl: 0
way 0 replBits is: 1 will now decrease by 1
way 1 replBits is: 2 will now decrease by 1
way 2 replBits is: 3 will now decrease by 1
way 3 replBits is: 4 will now decrease by 1
way 4 replBits is: 5 will now decrease by 1
way 5 replBits is: 6 will now decrease by 1
way 6 replBits is: 7 will now decrease by 1
L1 Cache (write hit): [177c0]<-5
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 2949187520<-[64]

CYCLE 373
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 94208
R[31]: 65536
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 601755648<-[68]

CYCLE 374
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 In isHIT:  tag: 24
way: 0 line tag: 16 replBits: 0
way: 1 line tag: 17 replBits: 1
way: 2 line tag: 18 replBits: 2
way: 3 line tag: 19 replBits: 3
way: 4 line tag: 20 replBits: 4
way: 5 line tag: 21 replBits: 5
way: 6 line tag: 22 replBits: 6
way: 7 line tag: 23 replBits: 7
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 7
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
MEM[187c0]: 0
MEM[187c1]: 0
MEM[187c2]: 0
MEM[187c3]: 0
MEM[187c4]: 0
MEM[187c5]: 0
MEM[187c6]: 0
MEM[187c7]: 0
L2 Cache: replacing line at idx:31 way:1 due to conflicting address:187c0
L1 Cache (read miss) at address 6c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 6c: 58 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 375
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 Cache (write miss) at address 187c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 187c0: 57 cycles remaining to be serviced
MEM[187c0]: 0
MEM[187c1]: 0
MEM[187c2]: 0
MEM[187c3]: 0
MEM[187c4]: 0
MEM[187c5]: 0
MEM[187c6]: 0
MEM[187c7]: 0
L1 Cache (read miss) at address 6c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 6c: 56 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 376
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 Cache (write miss) at address 187c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 187c0: 55 cycles remaining to be serviced
MEM[187c0]: 0
MEM[187c1]: 0
MEM[187c2]: 0
MEM[187c3]: 0
MEM[187c4]: 0
MEM[187c5]: 0
MEM[187c6]: 0
MEM[187c7]: 0
L1 Cache (read miss) at address 6c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 6c: 54 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 377
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 Cache (write miss) at address 187c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 187c0: 53 cycles remaining to be serviced
MEM[187c0]: 0
MEM[187c1]: 0
MEM[187c2]: 0
MEM[187c3]: 0
MEM[187c4]: 0
MEM[187c5]: 0
MEM[187c6]: 0
MEM[187c7]: 0
L1 Cache (read miss) at address 6c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 6c: 52 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 378
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 Cache (write miss) at address 187c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 187c0: 51 cycles remaining to be serviced
MEM[187c0]: 0
MEM[187c1]: 0
MEM[187c2]: 0
MEM[187c3]: 0
MEM[187c4]: 0
MEM[187c5]: 0
MEM[187c6]: 0
MEM[187c7]: 0
L1 Cache (read miss) at address 6c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 6c: 50 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 379
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 Cache (write miss) at address 187c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 187c0: 49 cycles remaining to be serviced
MEM[187c0]: 0
MEM[187c1]: 0
MEM[187c2]: 0
MEM[187c3]: 0
MEM[187c4]: 0
MEM[187c5]: 0
MEM[187c6]: 0
MEM[187c7]: 0
L1 Cache (read miss) at address 6c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 6c: 48 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 380
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 In isHIT:  tag: 24
way: 0 line tag: 16 replBits: 0
way: 1 line tag: 17 replBits: 1
way: 2 line tag: 18 replBits: 2
way: 3 line tag: 19 replBits: 3
way: 4 line tag: 20 replBits: 4
way: 5 line tag: 21 replBits: 5
way: 6 line tag: 22 replBits: 6
way: 7 line tag: 23 replBits: 7
L2 Cache (write miss) at address 187c0: 47 cycles remaining to be serviced
MEM[187c0]: 0
MEM[187c1]: 0
MEM[187c2]: 0
MEM[187c3]: 0
MEM[187c4]: 0
MEM[187c5]: 0
MEM[187c6]: 0
MEM[187c7]: 0
L1 Cache (read miss) at address 6c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 6c: 46 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 381
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 Cache (write miss) at address 187c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 187c0: 45 cycles remaining to be serviced
MEM[187c0]: 0
MEM[187c1]: 0
MEM[187c2]: 0
MEM[187c3]: 0
MEM[187c4]: 0
MEM[187c5]: 0
MEM[187c6]: 0
MEM[187c7]: 0
L1 Cache (read miss) at address 6c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 6c: 44 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 382
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 Cache (write miss) at address 187c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 187c0: 43 cycles remaining to be serviced
MEM[187c0]: 0
MEM[187c1]: 0
MEM[187c2]: 0
MEM[187c3]: 0
MEM[187c4]: 0
MEM[187c5]: 0
MEM[187c6]: 0
MEM[187c7]: 0
L1 Cache (read miss) at address 6c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 6c: 42 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 383
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 Cache (write miss) at address 187c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 187c0: 41 cycles remaining to be serviced
MEM[187c0]: 0
MEM[187c1]: 0
MEM[187c2]: 0
MEM[187c3]: 0
MEM[187c4]: 0
MEM[187c5]: 0
MEM[187c6]: 0
MEM[187c7]: 0
L1 Cache (read miss) at address 6c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 6c: 40 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 384
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 Cache (write miss) at address 187c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 187c0: 39 cycles remaining to be serviced
MEM[187c0]: 0
MEM[187c1]: 0
MEM[187c2]: 0
MEM[187c3]: 0
MEM[187c4]: 0
MEM[187c5]: 0
MEM[187c6]: 0
MEM[187c7]: 0
L1 Cache (read miss) at address 6c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 6c: 38 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 385
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 Cache (write miss) at address 187c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 187c0: 37 cycles remaining to be serviced
MEM[187c0]: 0
MEM[187c1]: 0
MEM[187c2]: 0
MEM[187c3]: 0
MEM[187c4]: 0
MEM[187c5]: 0
MEM[187c6]: 0
MEM[187c7]: 0
L1 Cache (read miss) at address 6c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 6c: 36 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 386
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 In isHIT:  tag: 24
way: 0 line tag: 16 replBits: 0
way: 1 line tag: 17 replBits: 1
way: 2 line tag: 18 replBits: 2
way: 3 line tag: 19 replBits: 3
way: 4 line tag: 20 replBits: 4
way: 5 line tag: 21 replBits: 5
way: 6 line tag: 22 replBits: 6
way: 7 line tag: 23 replBits: 7
L2 Cache (write miss) at address 187c0: 35 cycles remaining to be serviced
MEM[187c0]: 0
MEM[187c1]: 0
MEM[187c2]: 0
MEM[187c3]: 0
MEM[187c4]: 0
MEM[187c5]: 0
MEM[187c6]: 0
MEM[187c7]: 0
L1 Cache (read miss) at address 6c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 6c: 34 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 387
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 Cache (write miss) at address 187c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 187c0: 33 cycles remaining to be serviced
MEM[187c0]: 0
MEM[187c1]: 0
MEM[187c2]: 0
MEM[187c3]: 0
MEM[187c4]: 0
MEM[187c5]: 0
MEM[187c6]: 0
MEM[187c7]: 0
L1 Cache (read miss) at address 6c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 6c: 32 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 388
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 Cache (write miss) at address 187c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 187c0: 31 cycles remaining to be serviced
MEM[187c0]: 0
MEM[187c1]: 0
MEM[187c2]: 0
MEM[187c3]: 0
MEM[187c4]: 0
MEM[187c5]: 0
MEM[187c6]: 0
MEM[187c7]: 0
L1 Cache (read miss) at address 6c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 6c: 30 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 389
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 Cache (write miss) at address 187c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 187c0: 29 cycles remaining to be serviced
MEM[187c0]: 0
MEM[187c1]: 0
MEM[187c2]: 0
MEM[187c3]: 0
MEM[187c4]: 0
MEM[187c5]: 0
MEM[187c6]: 0
MEM[187c7]: 0
L1 Cache (read miss) at address 6c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 6c: 28 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 390
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 Cache (write miss) at address 187c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 187c0: 27 cycles remaining to be serviced
MEM[187c0]: 0
MEM[187c1]: 0
MEM[187c2]: 0
MEM[187c3]: 0
MEM[187c4]: 0
MEM[187c5]: 0
MEM[187c6]: 0
MEM[187c7]: 0
L1 Cache (read miss) at address 6c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 6c: 26 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 391
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 Cache (write miss) at address 187c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 187c0: 25 cycles remaining to be serviced
MEM[187c0]: 0
MEM[187c1]: 0
MEM[187c2]: 0
MEM[187c3]: 0
MEM[187c4]: 0
MEM[187c5]: 0
MEM[187c6]: 0
MEM[187c7]: 0
L1 Cache (read miss) at address 6c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 6c: 24 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 392
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 In isHIT:  tag: 24
way: 0 line tag: 16 replBits: 0
way: 1 line tag: 17 replBits: 1
way: 2 line tag: 18 replBits: 2
way: 3 line tag: 19 replBits: 3
way: 4 line tag: 20 replBits: 4
way: 5 line tag: 21 replBits: 5
way: 6 line tag: 22 replBits: 6
way: 7 line tag: 23 replBits: 7
L2 Cache (write miss) at address 187c0: 23 cycles remaining to be serviced
MEM[187c0]: 0
MEM[187c1]: 0
MEM[187c2]: 0
MEM[187c3]: 0
MEM[187c4]: 0
MEM[187c5]: 0
MEM[187c6]: 0
MEM[187c7]: 0
L1 Cache (read miss) at address 6c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 6c: 22 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 393
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 Cache (write miss) at address 187c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 187c0: 21 cycles remaining to be serviced
MEM[187c0]: 0
MEM[187c1]: 0
MEM[187c2]: 0
MEM[187c3]: 0
MEM[187c4]: 0
MEM[187c5]: 0
MEM[187c6]: 0
MEM[187c7]: 0
L1 Cache (read miss) at address 6c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 6c: 20 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 394
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 Cache (write miss) at address 187c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 187c0: 19 cycles remaining to be serviced
MEM[187c0]: 0
MEM[187c1]: 0
MEM[187c2]: 0
MEM[187c3]: 0
MEM[187c4]: 0
MEM[187c5]: 0
MEM[187c6]: 0
MEM[187c7]: 0
L1 Cache (read miss) at address 6c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 6c: 18 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 395
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 Cache (write miss) at address 187c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 187c0: 17 cycles remaining to be serviced
MEM[187c0]: 0
MEM[187c1]: 0
MEM[187c2]: 0
MEM[187c3]: 0
MEM[187c4]: 0
MEM[187c5]: 0
MEM[187c6]: 0
MEM[187c7]: 0
L1 Cache (read miss) at address 6c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 6c: 16 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 396
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 Cache (write miss) at address 187c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 187c0: 15 cycles remaining to be serviced
MEM[187c0]: 0
MEM[187c1]: 0
MEM[187c2]: 0
MEM[187c3]: 0
MEM[187c4]: 0
MEM[187c5]: 0
MEM[187c6]: 0
MEM[187c7]: 0
L1 Cache (read miss) at address 6c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 6c: 14 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 397
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 Cache (write miss) at address 187c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 187c0: 13 cycles remaining to be serviced
MEM[187c0]: 0
MEM[187c1]: 0
MEM[187c2]: 0
MEM[187c3]: 0
MEM[187c4]: 0
MEM[187c5]: 0
MEM[187c6]: 0
MEM[187c7]: 0
L1 Cache (read miss) at address 6c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 6c: 12 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 398
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 In isHIT:  tag: 24
way: 0 line tag: 16 replBits: 0
way: 1 line tag: 17 replBits: 1
way: 2 line tag: 18 replBits: 2
way: 3 line tag: 19 replBits: 3
way: 4 line tag: 20 replBits: 4
way: 5 line tag: 21 replBits: 5
way: 6 line tag: 22 replBits: 6
way: 7 line tag: 23 replBits: 7
L2 Cache (write miss) at address 187c0: 11 cycles remaining to be serviced
MEM[187c0]: 0
MEM[187c1]: 0
MEM[187c2]: 0
MEM[187c3]: 0
MEM[187c4]: 0
MEM[187c5]: 0
MEM[187c6]: 0
MEM[187c7]: 0
L1 Cache (read miss) at address 6c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 6c: 10 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 399
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 Cache (write miss) at address 187c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 187c0: 9 cycles remaining to be serviced
MEM[187c0]: 0
MEM[187c1]: 0
MEM[187c2]: 0
MEM[187c3]: 0
MEM[187c4]: 0
MEM[187c5]: 0
MEM[187c6]: 0
MEM[187c7]: 0
L1 Cache (read miss) at address 6c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 6c: 8 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 400
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 Cache (write miss) at address 187c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 187c0: 7 cycles remaining to be serviced
MEM[187c0]: 0
MEM[187c1]: 0
MEM[187c2]: 0
MEM[187c3]: 0
MEM[187c4]: 0
MEM[187c5]: 0
MEM[187c6]: 0
MEM[187c7]: 0
L1 Cache (read miss) at address 6c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 6c: 6 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 401
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 Cache (write miss) at address 187c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 187c0: 5 cycles remaining to be serviced
MEM[187c0]: 0
MEM[187c1]: 0
MEM[187c2]: 0
MEM[187c3]: 0
MEM[187c4]: 0
MEM[187c5]: 0
MEM[187c6]: 0
MEM[187c7]: 0
L1 Cache (read miss) at address 6c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 6c: 4 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 402
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 Cache (write miss) at address 187c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 187c0: 3 cycles remaining to be serviced
MEM[187c0]: 0
MEM[187c1]: 0
MEM[187c2]: 0
MEM[187c3]: 0
MEM[187c4]: 0
MEM[187c5]: 0
MEM[187c6]: 0
MEM[187c7]: 0
L1 Cache (read miss) at address 6c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 6c: 2 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 403
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 Cache (write miss) at address 187c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 187c0: 1 cycles remaining to be serviced
MEM[187c0]: 0
MEM[187c1]: 0
MEM[187c2]: 0
MEM[187c3]: 0
MEM[187c4]: 0
MEM[187c5]: 0
MEM[187c6]: 0
MEM[187c7]: 0
L1 Cache (read miss) at address 6c: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[6c]

CYCLE 404
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 In isHIT:  tag: 24
way: 0 line tag: 16 replBits: 0
way: 1 line tag: 17 replBits: 1
way: 2 line tag: 18 replBits: 2
way: 3 line tag: 19 replBits: 3
way: 4 line tag: 20 replBits: 4
way: 5 line tag: 21 replBits: 5
way: 6 line tag: 22 replBits: 6
way: 7 line tag: 23 replBits: 7
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 7
way: 1 line tag: 3 replBits: 0
L2 isHit is true
L2 curRepl: 0
way 0 replBits is: 7 will now decrease by 1
L2 Cache (write hit): [187c0]<-10
L1 Cache: replacing line at idx:31 way:0 due to conflicting address:187c0
L1 Cache (read miss) at address 6c: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[6c]

CYCLE 405
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 Cache (write miss) at address 187c0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [187c0]<-10
L1 Cache (read miss) at address 6c: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[6c]

CYCLE 406
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 Cache (write miss) at address 187c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [187c0]<-10
L1 Cache (read miss) at address 6c: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[6c]

CYCLE 407
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 Cache (write miss) at address 187c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [187c0]<-10
L1 Cache (read miss) at address 6c: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[6c]

CYCLE 408
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 Cache (write miss) at address 187c0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [187c0]<-10
L1 Cache (read miss) at address 6c: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[6c]

CYCLE 409
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 Cache (write miss) at address 187c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [187c0]<-10
L1 Cache (read miss) at address 6c: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[6c]

CYCLE 410
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 In isHIT:  tag: 24
way: 0 line tag: 24 replBits: 0
L1 isHit is true
L1 curRepl: 0
way 1 replBits is: 1 will now decrease by 1
way 2 replBits is: 2 will now decrease by 1
way 3 replBits is: 3 will now decrease by 1
way 4 replBits is: 4 will now decrease by 1
way 5 replBits is: 5 will now decrease by 1
way 6 replBits is: 6 will now decrease by 1
way 7 replBits is: 7 will now decrease by 1
L1 Cache (write hit): [187c0]<-10
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 2949187520<-[6c]

CYCLE 411
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 98304
R[31]: 65536
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 601755648<-[70]

CYCLE 412
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 In isHIT:  tag: 25
way: 0 line tag: 24 replBits: 7
way: 1 line tag: 17 replBits: 0
way: 2 line tag: 18 replBits: 1
way: 3 line tag: 19 replBits: 2
way: 4 line tag: 20 replBits: 3
way: 5 line tag: 21 replBits: 4
way: 6 line tag: 22 replBits: 5
way: 7 line tag: 23 replBits: 6
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 7
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
MEM[197c0]: 0
MEM[197c1]: 0
MEM[197c2]: 0
MEM[197c3]: 0
MEM[197c4]: 0
MEM[197c5]: 0
MEM[197c6]: 0
MEM[197c7]: 0
L2 Cache: replacing line at idx:95 way:1 due to conflicting address:197c0
L1 Cache (read miss) at address 74: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 74: 58 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 413
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 Cache (write miss) at address 197c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 197c0: 57 cycles remaining to be serviced
MEM[197c0]: 0
MEM[197c1]: 0
MEM[197c2]: 0
MEM[197c3]: 0
MEM[197c4]: 0
MEM[197c5]: 0
MEM[197c6]: 0
MEM[197c7]: 0
L1 Cache (read miss) at address 74: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 74: 56 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 414
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 Cache (write miss) at address 197c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 197c0: 55 cycles remaining to be serviced
MEM[197c0]: 0
MEM[197c1]: 0
MEM[197c2]: 0
MEM[197c3]: 0
MEM[197c4]: 0
MEM[197c5]: 0
MEM[197c6]: 0
MEM[197c7]: 0
L1 Cache (read miss) at address 74: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 74: 54 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 415
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 Cache (write miss) at address 197c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 197c0: 53 cycles remaining to be serviced
MEM[197c0]: 0
MEM[197c1]: 0
MEM[197c2]: 0
MEM[197c3]: 0
MEM[197c4]: 0
MEM[197c5]: 0
MEM[197c6]: 0
MEM[197c7]: 0
L1 Cache (read miss) at address 74: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 74: 52 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 416
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 Cache (write miss) at address 197c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 197c0: 51 cycles remaining to be serviced
MEM[197c0]: 0
MEM[197c1]: 0
MEM[197c2]: 0
MEM[197c3]: 0
MEM[197c4]: 0
MEM[197c5]: 0
MEM[197c6]: 0
MEM[197c7]: 0
L1 Cache (read miss) at address 74: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 74: 50 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 417
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 Cache (write miss) at address 197c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 197c0: 49 cycles remaining to be serviced
MEM[197c0]: 0
MEM[197c1]: 0
MEM[197c2]: 0
MEM[197c3]: 0
MEM[197c4]: 0
MEM[197c5]: 0
MEM[197c6]: 0
MEM[197c7]: 0
L1 Cache (read miss) at address 74: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 74: 48 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 418
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 In isHIT:  tag: 25
way: 0 line tag: 24 replBits: 7
way: 1 line tag: 17 replBits: 0
way: 2 line tag: 18 replBits: 1
way: 3 line tag: 19 replBits: 2
way: 4 line tag: 20 replBits: 3
way: 5 line tag: 21 replBits: 4
way: 6 line tag: 22 replBits: 5
way: 7 line tag: 23 replBits: 6
L2 Cache (write miss) at address 197c0: 47 cycles remaining to be serviced
MEM[197c0]: 0
MEM[197c1]: 0
MEM[197c2]: 0
MEM[197c3]: 0
MEM[197c4]: 0
MEM[197c5]: 0
MEM[197c6]: 0
MEM[197c7]: 0
L1 Cache (read miss) at address 74: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 74: 46 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 419
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 Cache (write miss) at address 197c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 197c0: 45 cycles remaining to be serviced
MEM[197c0]: 0
MEM[197c1]: 0
MEM[197c2]: 0
MEM[197c3]: 0
MEM[197c4]: 0
MEM[197c5]: 0
MEM[197c6]: 0
MEM[197c7]: 0
L1 Cache (read miss) at address 74: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 74: 44 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 420
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 Cache (write miss) at address 197c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 197c0: 43 cycles remaining to be serviced
MEM[197c0]: 0
MEM[197c1]: 0
MEM[197c2]: 0
MEM[197c3]: 0
MEM[197c4]: 0
MEM[197c5]: 0
MEM[197c6]: 0
MEM[197c7]: 0
L1 Cache (read miss) at address 74: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 74: 42 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 421
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 Cache (write miss) at address 197c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 197c0: 41 cycles remaining to be serviced
MEM[197c0]: 0
MEM[197c1]: 0
MEM[197c2]: 0
MEM[197c3]: 0
MEM[197c4]: 0
MEM[197c5]: 0
MEM[197c6]: 0
MEM[197c7]: 0
L1 Cache (read miss) at address 74: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 74: 40 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 422
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 Cache (write miss) at address 197c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 197c0: 39 cycles remaining to be serviced
MEM[197c0]: 0
MEM[197c1]: 0
MEM[197c2]: 0
MEM[197c3]: 0
MEM[197c4]: 0
MEM[197c5]: 0
MEM[197c6]: 0
MEM[197c7]: 0
L1 Cache (read miss) at address 74: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 74: 38 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 423
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 Cache (write miss) at address 197c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 197c0: 37 cycles remaining to be serviced
MEM[197c0]: 0
MEM[197c1]: 0
MEM[197c2]: 0
MEM[197c3]: 0
MEM[197c4]: 0
MEM[197c5]: 0
MEM[197c6]: 0
MEM[197c7]: 0
L1 Cache (read miss) at address 74: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 74: 36 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 424
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 In isHIT:  tag: 25
way: 0 line tag: 24 replBits: 7
way: 1 line tag: 17 replBits: 0
way: 2 line tag: 18 replBits: 1
way: 3 line tag: 19 replBits: 2
way: 4 line tag: 20 replBits: 3
way: 5 line tag: 21 replBits: 4
way: 6 line tag: 22 replBits: 5
way: 7 line tag: 23 replBits: 6
L2 Cache (write miss) at address 197c0: 35 cycles remaining to be serviced
MEM[197c0]: 0
MEM[197c1]: 0
MEM[197c2]: 0
MEM[197c3]: 0
MEM[197c4]: 0
MEM[197c5]: 0
MEM[197c6]: 0
MEM[197c7]: 0
L1 Cache (read miss) at address 74: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 74: 34 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 425
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 Cache (write miss) at address 197c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 197c0: 33 cycles remaining to be serviced
MEM[197c0]: 0
MEM[197c1]: 0
MEM[197c2]: 0
MEM[197c3]: 0
MEM[197c4]: 0
MEM[197c5]: 0
MEM[197c6]: 0
MEM[197c7]: 0
L1 Cache (read miss) at address 74: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 74: 32 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 426
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 Cache (write miss) at address 197c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 197c0: 31 cycles remaining to be serviced
MEM[197c0]: 0
MEM[197c1]: 0
MEM[197c2]: 0
MEM[197c3]: 0
MEM[197c4]: 0
MEM[197c5]: 0
MEM[197c6]: 0
MEM[197c7]: 0
L1 Cache (read miss) at address 74: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 74: 30 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 427
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 Cache (write miss) at address 197c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 197c0: 29 cycles remaining to be serviced
MEM[197c0]: 0
MEM[197c1]: 0
MEM[197c2]: 0
MEM[197c3]: 0
MEM[197c4]: 0
MEM[197c5]: 0
MEM[197c6]: 0
MEM[197c7]: 0
L1 Cache (read miss) at address 74: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 74: 28 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 428
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 Cache (write miss) at address 197c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 197c0: 27 cycles remaining to be serviced
MEM[197c0]: 0
MEM[197c1]: 0
MEM[197c2]: 0
MEM[197c3]: 0
MEM[197c4]: 0
MEM[197c5]: 0
MEM[197c6]: 0
MEM[197c7]: 0
L1 Cache (read miss) at address 74: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 74: 26 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 429
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 Cache (write miss) at address 197c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 197c0: 25 cycles remaining to be serviced
MEM[197c0]: 0
MEM[197c1]: 0
MEM[197c2]: 0
MEM[197c3]: 0
MEM[197c4]: 0
MEM[197c5]: 0
MEM[197c6]: 0
MEM[197c7]: 0
L1 Cache (read miss) at address 74: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 74: 24 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 430
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 In isHIT:  tag: 25
way: 0 line tag: 24 replBits: 7
way: 1 line tag: 17 replBits: 0
way: 2 line tag: 18 replBits: 1
way: 3 line tag: 19 replBits: 2
way: 4 line tag: 20 replBits: 3
way: 5 line tag: 21 replBits: 4
way: 6 line tag: 22 replBits: 5
way: 7 line tag: 23 replBits: 6
L2 Cache (write miss) at address 197c0: 23 cycles remaining to be serviced
MEM[197c0]: 0
MEM[197c1]: 0
MEM[197c2]: 0
MEM[197c3]: 0
MEM[197c4]: 0
MEM[197c5]: 0
MEM[197c6]: 0
MEM[197c7]: 0
L1 Cache (read miss) at address 74: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 74: 22 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 431
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 Cache (write miss) at address 197c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 197c0: 21 cycles remaining to be serviced
MEM[197c0]: 0
MEM[197c1]: 0
MEM[197c2]: 0
MEM[197c3]: 0
MEM[197c4]: 0
MEM[197c5]: 0
MEM[197c6]: 0
MEM[197c7]: 0
L1 Cache (read miss) at address 74: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 74: 20 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 432
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 Cache (write miss) at address 197c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 197c0: 19 cycles remaining to be serviced
MEM[197c0]: 0
MEM[197c1]: 0
MEM[197c2]: 0
MEM[197c3]: 0
MEM[197c4]: 0
MEM[197c5]: 0
MEM[197c6]: 0
MEM[197c7]: 0
L1 Cache (read miss) at address 74: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 74: 18 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 433
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 Cache (write miss) at address 197c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 197c0: 17 cycles remaining to be serviced
MEM[197c0]: 0
MEM[197c1]: 0
MEM[197c2]: 0
MEM[197c3]: 0
MEM[197c4]: 0
MEM[197c5]: 0
MEM[197c6]: 0
MEM[197c7]: 0
L1 Cache (read miss) at address 74: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 74: 16 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 434
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 Cache (write miss) at address 197c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 197c0: 15 cycles remaining to be serviced
MEM[197c0]: 0
MEM[197c1]: 0
MEM[197c2]: 0
MEM[197c3]: 0
MEM[197c4]: 0
MEM[197c5]: 0
MEM[197c6]: 0
MEM[197c7]: 0
L1 Cache (read miss) at address 74: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 74: 14 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 435
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 Cache (write miss) at address 197c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 197c0: 13 cycles remaining to be serviced
MEM[197c0]: 0
MEM[197c1]: 0
MEM[197c2]: 0
MEM[197c3]: 0
MEM[197c4]: 0
MEM[197c5]: 0
MEM[197c6]: 0
MEM[197c7]: 0
L1 Cache (read miss) at address 74: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 74: 12 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 436
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 In isHIT:  tag: 25
way: 0 line tag: 24 replBits: 7
way: 1 line tag: 17 replBits: 0
way: 2 line tag: 18 replBits: 1
way: 3 line tag: 19 replBits: 2
way: 4 line tag: 20 replBits: 3
way: 5 line tag: 21 replBits: 4
way: 6 line tag: 22 replBits: 5
way: 7 line tag: 23 replBits: 6
L2 Cache (write miss) at address 197c0: 11 cycles remaining to be serviced
MEM[197c0]: 0
MEM[197c1]: 0
MEM[197c2]: 0
MEM[197c3]: 0
MEM[197c4]: 0
MEM[197c5]: 0
MEM[197c6]: 0
MEM[197c7]: 0
L1 Cache (read miss) at address 74: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 74: 10 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 437
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 Cache (write miss) at address 197c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 197c0: 9 cycles remaining to be serviced
MEM[197c0]: 0
MEM[197c1]: 0
MEM[197c2]: 0
MEM[197c3]: 0
MEM[197c4]: 0
MEM[197c5]: 0
MEM[197c6]: 0
MEM[197c7]: 0
L1 Cache (read miss) at address 74: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 74: 8 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 438
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 Cache (write miss) at address 197c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 197c0: 7 cycles remaining to be serviced
MEM[197c0]: 0
MEM[197c1]: 0
MEM[197c2]: 0
MEM[197c3]: 0
MEM[197c4]: 0
MEM[197c5]: 0
MEM[197c6]: 0
MEM[197c7]: 0
L1 Cache (read miss) at address 74: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 74: 6 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 439
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 Cache (write miss) at address 197c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 197c0: 5 cycles remaining to be serviced
MEM[197c0]: 0
MEM[197c1]: 0
MEM[197c2]: 0
MEM[197c3]: 0
MEM[197c4]: 0
MEM[197c5]: 0
MEM[197c6]: 0
MEM[197c7]: 0
L1 Cache (read miss) at address 74: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 74: 4 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 440
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 Cache (write miss) at address 197c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 197c0: 3 cycles remaining to be serviced
MEM[197c0]: 0
MEM[197c1]: 0
MEM[197c2]: 0
MEM[197c3]: 0
MEM[197c4]: 0
MEM[197c5]: 0
MEM[197c6]: 0
MEM[197c7]: 0
L1 Cache (read miss) at address 74: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 74: 2 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 441
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 Cache (write miss) at address 197c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 197c0: 1 cycles remaining to be serviced
MEM[197c0]: 0
MEM[197c1]: 0
MEM[197c2]: 0
MEM[197c3]: 0
MEM[197c4]: 0
MEM[197c5]: 0
MEM[197c6]: 0
MEM[197c7]: 0
L1 Cache (read miss) at address 74: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[74]

CYCLE 442
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 In isHIT:  tag: 25
way: 0 line tag: 24 replBits: 7
way: 1 line tag: 17 replBits: 0
way: 2 line tag: 18 replBits: 1
way: 3 line tag: 19 replBits: 2
way: 4 line tag: 20 replBits: 3
way: 5 line tag: 21 replBits: 4
way: 6 line tag: 22 replBits: 5
way: 7 line tag: 23 replBits: 6
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 7
way: 1 line tag: 3 replBits: 0
L2 isHit is true
L2 curRepl: 0
way 0 replBits is: 7 will now decrease by 1
L2 Cache (write hit): [197c0]<-10
L1 Cache: replacing line at idx:31 way:1 due to conflicting address:197c0
L1 Cache (read miss) at address 74: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[74]

CYCLE 443
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 Cache (write miss) at address 197c0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [197c0]<-10
L1 Cache (read miss) at address 74: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[74]

CYCLE 444
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 Cache (write miss) at address 197c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [197c0]<-10
L1 Cache (read miss) at address 74: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[74]

CYCLE 445
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 Cache (write miss) at address 197c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [197c0]<-10
L1 Cache (read miss) at address 74: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[74]

CYCLE 446
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 Cache (write miss) at address 197c0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [197c0]<-10
L1 Cache (read miss) at address 74: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[74]

CYCLE 447
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 Cache (write miss) at address 197c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [197c0]<-10
L1 Cache (read miss) at address 74: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[74]

CYCLE 448
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 In isHIT:  tag: 25
way: 0 line tag: 24 replBits: 7
way: 1 line tag: 25 replBits: 0
L1 isHit is true
L1 curRepl: 0
way 0 replBits is: 7 will now decrease by 1
way 2 replBits is: 1 will now decrease by 1
way 3 replBits is: 2 will now decrease by 1
way 4 replBits is: 3 will now decrease by 1
way 5 replBits is: 4 will now decrease by 1
way 6 replBits is: 5 will now decrease by 1
way 7 replBits is: 6 will now decrease by 1
L1 Cache (write hit): [197c0]<-10
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 2949187520<-[74]

CYCLE 449
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 102400
R[31]: 65536
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 601755648<-[78]

CYCLE 450
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 In isHIT:  tag: 26
way: 0 line tag: 24 replBits: 6
way: 1 line tag: 25 replBits: 7
way: 2 line tag: 18 replBits: 0
way: 3 line tag: 19 replBits: 1
way: 4 line tag: 20 replBits: 2
way: 5 line tag: 21 replBits: 3
way: 6 line tag: 22 replBits: 4
way: 7 line tag: 23 replBits: 5
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 7
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
MEM[1a7c0]: 0
MEM[1a7c1]: 0
MEM[1a7c2]: 0
MEM[1a7c3]: 0
MEM[1a7c4]: 0
MEM[1a7c5]: 0
MEM[1a7c6]: 0
MEM[1a7c7]: 0
L2 Cache: replacing line at idx:159 way:1 due to conflicting address:1a7c0
L1 Cache (read miss) at address 7c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 7c: 58 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 451
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 Cache (write miss) at address 1a7c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 1a7c0: 57 cycles remaining to be serviced
MEM[1a7c0]: 0
MEM[1a7c1]: 0
MEM[1a7c2]: 0
MEM[1a7c3]: 0
MEM[1a7c4]: 0
MEM[1a7c5]: 0
MEM[1a7c6]: 0
MEM[1a7c7]: 0
L1 Cache (read miss) at address 7c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 7c: 56 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 452
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 Cache (write miss) at address 1a7c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 1a7c0: 55 cycles remaining to be serviced
MEM[1a7c0]: 0
MEM[1a7c1]: 0
MEM[1a7c2]: 0
MEM[1a7c3]: 0
MEM[1a7c4]: 0
MEM[1a7c5]: 0
MEM[1a7c6]: 0
MEM[1a7c7]: 0
L1 Cache (read miss) at address 7c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 7c: 54 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 453
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 Cache (write miss) at address 1a7c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 1a7c0: 53 cycles remaining to be serviced
MEM[1a7c0]: 0
MEM[1a7c1]: 0
MEM[1a7c2]: 0
MEM[1a7c3]: 0
MEM[1a7c4]: 0
MEM[1a7c5]: 0
MEM[1a7c6]: 0
MEM[1a7c7]: 0
L1 Cache (read miss) at address 7c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 7c: 52 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 454
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 Cache (write miss) at address 1a7c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 1a7c0: 51 cycles remaining to be serviced
MEM[1a7c0]: 0
MEM[1a7c1]: 0
MEM[1a7c2]: 0
MEM[1a7c3]: 0
MEM[1a7c4]: 0
MEM[1a7c5]: 0
MEM[1a7c6]: 0
MEM[1a7c7]: 0
L1 Cache (read miss) at address 7c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 7c: 50 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 455
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 Cache (write miss) at address 1a7c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 1a7c0: 49 cycles remaining to be serviced
MEM[1a7c0]: 0
MEM[1a7c1]: 0
MEM[1a7c2]: 0
MEM[1a7c3]: 0
MEM[1a7c4]: 0
MEM[1a7c5]: 0
MEM[1a7c6]: 0
MEM[1a7c7]: 0
L1 Cache (read miss) at address 7c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 7c: 48 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 456
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 In isHIT:  tag: 26
way: 0 line tag: 24 replBits: 6
way: 1 line tag: 25 replBits: 7
way: 2 line tag: 18 replBits: 0
way: 3 line tag: 19 replBits: 1
way: 4 line tag: 20 replBits: 2
way: 5 line tag: 21 replBits: 3
way: 6 line tag: 22 replBits: 4
way: 7 line tag: 23 replBits: 5
L2 Cache (write miss) at address 1a7c0: 47 cycles remaining to be serviced
MEM[1a7c0]: 0
MEM[1a7c1]: 0
MEM[1a7c2]: 0
MEM[1a7c3]: 0
MEM[1a7c4]: 0
MEM[1a7c5]: 0
MEM[1a7c6]: 0
MEM[1a7c7]: 0
L1 Cache (read miss) at address 7c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 7c: 46 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 457
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 Cache (write miss) at address 1a7c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 1a7c0: 45 cycles remaining to be serviced
MEM[1a7c0]: 0
MEM[1a7c1]: 0
MEM[1a7c2]: 0
MEM[1a7c3]: 0
MEM[1a7c4]: 0
MEM[1a7c5]: 0
MEM[1a7c6]: 0
MEM[1a7c7]: 0
L1 Cache (read miss) at address 7c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 7c: 44 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 458
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 Cache (write miss) at address 1a7c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 1a7c0: 43 cycles remaining to be serviced
MEM[1a7c0]: 0
MEM[1a7c1]: 0
MEM[1a7c2]: 0
MEM[1a7c3]: 0
MEM[1a7c4]: 0
MEM[1a7c5]: 0
MEM[1a7c6]: 0
MEM[1a7c7]: 0
L1 Cache (read miss) at address 7c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 7c: 42 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 459
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 Cache (write miss) at address 1a7c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 1a7c0: 41 cycles remaining to be serviced
MEM[1a7c0]: 0
MEM[1a7c1]: 0
MEM[1a7c2]: 0
MEM[1a7c3]: 0
MEM[1a7c4]: 0
MEM[1a7c5]: 0
MEM[1a7c6]: 0
MEM[1a7c7]: 0
L1 Cache (read miss) at address 7c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 7c: 40 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 460
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 Cache (write miss) at address 1a7c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 1a7c0: 39 cycles remaining to be serviced
MEM[1a7c0]: 0
MEM[1a7c1]: 0
MEM[1a7c2]: 0
MEM[1a7c3]: 0
MEM[1a7c4]: 0
MEM[1a7c5]: 0
MEM[1a7c6]: 0
MEM[1a7c7]: 0
L1 Cache (read miss) at address 7c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 7c: 38 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 461
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 Cache (write miss) at address 1a7c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 1a7c0: 37 cycles remaining to be serviced
MEM[1a7c0]: 0
MEM[1a7c1]: 0
MEM[1a7c2]: 0
MEM[1a7c3]: 0
MEM[1a7c4]: 0
MEM[1a7c5]: 0
MEM[1a7c6]: 0
MEM[1a7c7]: 0
L1 Cache (read miss) at address 7c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 7c: 36 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 462
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 In isHIT:  tag: 26
way: 0 line tag: 24 replBits: 6
way: 1 line tag: 25 replBits: 7
way: 2 line tag: 18 replBits: 0
way: 3 line tag: 19 replBits: 1
way: 4 line tag: 20 replBits: 2
way: 5 line tag: 21 replBits: 3
way: 6 line tag: 22 replBits: 4
way: 7 line tag: 23 replBits: 5
L2 Cache (write miss) at address 1a7c0: 35 cycles remaining to be serviced
MEM[1a7c0]: 0
MEM[1a7c1]: 0
MEM[1a7c2]: 0
MEM[1a7c3]: 0
MEM[1a7c4]: 0
MEM[1a7c5]: 0
MEM[1a7c6]: 0
MEM[1a7c7]: 0
L1 Cache (read miss) at address 7c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 7c: 34 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 463
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 Cache (write miss) at address 1a7c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 1a7c0: 33 cycles remaining to be serviced
MEM[1a7c0]: 0
MEM[1a7c1]: 0
MEM[1a7c2]: 0
MEM[1a7c3]: 0
MEM[1a7c4]: 0
MEM[1a7c5]: 0
MEM[1a7c6]: 0
MEM[1a7c7]: 0
L1 Cache (read miss) at address 7c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 7c: 32 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 464
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 Cache (write miss) at address 1a7c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 1a7c0: 31 cycles remaining to be serviced
MEM[1a7c0]: 0
MEM[1a7c1]: 0
MEM[1a7c2]: 0
MEM[1a7c3]: 0
MEM[1a7c4]: 0
MEM[1a7c5]: 0
MEM[1a7c6]: 0
MEM[1a7c7]: 0
L1 Cache (read miss) at address 7c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 7c: 30 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 465
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 Cache (write miss) at address 1a7c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 1a7c0: 29 cycles remaining to be serviced
MEM[1a7c0]: 0
MEM[1a7c1]: 0
MEM[1a7c2]: 0
MEM[1a7c3]: 0
MEM[1a7c4]: 0
MEM[1a7c5]: 0
MEM[1a7c6]: 0
MEM[1a7c7]: 0
L1 Cache (read miss) at address 7c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 7c: 28 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 466
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 Cache (write miss) at address 1a7c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 1a7c0: 27 cycles remaining to be serviced
MEM[1a7c0]: 0
MEM[1a7c1]: 0
MEM[1a7c2]: 0
MEM[1a7c3]: 0
MEM[1a7c4]: 0
MEM[1a7c5]: 0
MEM[1a7c6]: 0
MEM[1a7c7]: 0
L1 Cache (read miss) at address 7c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 7c: 26 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 467
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 Cache (write miss) at address 1a7c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 1a7c0: 25 cycles remaining to be serviced
MEM[1a7c0]: 0
MEM[1a7c1]: 0
MEM[1a7c2]: 0
MEM[1a7c3]: 0
MEM[1a7c4]: 0
MEM[1a7c5]: 0
MEM[1a7c6]: 0
MEM[1a7c7]: 0
L1 Cache (read miss) at address 7c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 7c: 24 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 468
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 In isHIT:  tag: 26
way: 0 line tag: 24 replBits: 6
way: 1 line tag: 25 replBits: 7
way: 2 line tag: 18 replBits: 0
way: 3 line tag: 19 replBits: 1
way: 4 line tag: 20 replBits: 2
way: 5 line tag: 21 replBits: 3
way: 6 line tag: 22 replBits: 4
way: 7 line tag: 23 replBits: 5
L2 Cache (write miss) at address 1a7c0: 23 cycles remaining to be serviced
MEM[1a7c0]: 0
MEM[1a7c1]: 0
MEM[1a7c2]: 0
MEM[1a7c3]: 0
MEM[1a7c4]: 0
MEM[1a7c5]: 0
MEM[1a7c6]: 0
MEM[1a7c7]: 0
L1 Cache (read miss) at address 7c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 7c: 22 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 469
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 Cache (write miss) at address 1a7c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 1a7c0: 21 cycles remaining to be serviced
MEM[1a7c0]: 0
MEM[1a7c1]: 0
MEM[1a7c2]: 0
MEM[1a7c3]: 0
MEM[1a7c4]: 0
MEM[1a7c5]: 0
MEM[1a7c6]: 0
MEM[1a7c7]: 0
L1 Cache (read miss) at address 7c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 7c: 20 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 470
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 Cache (write miss) at address 1a7c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 1a7c0: 19 cycles remaining to be serviced
MEM[1a7c0]: 0
MEM[1a7c1]: 0
MEM[1a7c2]: 0
MEM[1a7c3]: 0
MEM[1a7c4]: 0
MEM[1a7c5]: 0
MEM[1a7c6]: 0
MEM[1a7c7]: 0
L1 Cache (read miss) at address 7c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 7c: 18 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 471
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 Cache (write miss) at address 1a7c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 1a7c0: 17 cycles remaining to be serviced
MEM[1a7c0]: 0
MEM[1a7c1]: 0
MEM[1a7c2]: 0
MEM[1a7c3]: 0
MEM[1a7c4]: 0
MEM[1a7c5]: 0
MEM[1a7c6]: 0
MEM[1a7c7]: 0
L1 Cache (read miss) at address 7c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 7c: 16 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 472
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 Cache (write miss) at address 1a7c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 1a7c0: 15 cycles remaining to be serviced
MEM[1a7c0]: 0
MEM[1a7c1]: 0
MEM[1a7c2]: 0
MEM[1a7c3]: 0
MEM[1a7c4]: 0
MEM[1a7c5]: 0
MEM[1a7c6]: 0
MEM[1a7c7]: 0
L1 Cache (read miss) at address 7c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 7c: 14 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 473
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 Cache (write miss) at address 1a7c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 1a7c0: 13 cycles remaining to be serviced
MEM[1a7c0]: 0
MEM[1a7c1]: 0
MEM[1a7c2]: 0
MEM[1a7c3]: 0
MEM[1a7c4]: 0
MEM[1a7c5]: 0
MEM[1a7c6]: 0
MEM[1a7c7]: 0
L1 Cache (read miss) at address 7c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 7c: 12 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 474
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 In isHIT:  tag: 26
way: 0 line tag: 24 replBits: 6
way: 1 line tag: 25 replBits: 7
way: 2 line tag: 18 replBits: 0
way: 3 line tag: 19 replBits: 1
way: 4 line tag: 20 replBits: 2
way: 5 line tag: 21 replBits: 3
way: 6 line tag: 22 replBits: 4
way: 7 line tag: 23 replBits: 5
L2 Cache (write miss) at address 1a7c0: 11 cycles remaining to be serviced
MEM[1a7c0]: 0
MEM[1a7c1]: 0
MEM[1a7c2]: 0
MEM[1a7c3]: 0
MEM[1a7c4]: 0
MEM[1a7c5]: 0
MEM[1a7c6]: 0
MEM[1a7c7]: 0
L1 Cache (read miss) at address 7c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 7c: 10 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 475
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 Cache (write miss) at address 1a7c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 1a7c0: 9 cycles remaining to be serviced
MEM[1a7c0]: 0
MEM[1a7c1]: 0
MEM[1a7c2]: 0
MEM[1a7c3]: 0
MEM[1a7c4]: 0
MEM[1a7c5]: 0
MEM[1a7c6]: 0
MEM[1a7c7]: 0
L1 Cache (read miss) at address 7c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 7c: 8 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 476
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 Cache (write miss) at address 1a7c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 1a7c0: 7 cycles remaining to be serviced
MEM[1a7c0]: 0
MEM[1a7c1]: 0
MEM[1a7c2]: 0
MEM[1a7c3]: 0
MEM[1a7c4]: 0
MEM[1a7c5]: 0
MEM[1a7c6]: 0
MEM[1a7c7]: 0
L1 Cache (read miss) at address 7c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 7c: 6 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 477
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 Cache (write miss) at address 1a7c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 1a7c0: 5 cycles remaining to be serviced
MEM[1a7c0]: 0
MEM[1a7c1]: 0
MEM[1a7c2]: 0
MEM[1a7c3]: 0
MEM[1a7c4]: 0
MEM[1a7c5]: 0
MEM[1a7c6]: 0
MEM[1a7c7]: 0
L1 Cache (read miss) at address 7c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 7c: 4 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 478
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 Cache (write miss) at address 1a7c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 1a7c0: 3 cycles remaining to be serviced
MEM[1a7c0]: 0
MEM[1a7c1]: 0
MEM[1a7c2]: 0
MEM[1a7c3]: 0
MEM[1a7c4]: 0
MEM[1a7c5]: 0
MEM[1a7c6]: 0
MEM[1a7c7]: 0
L1 Cache (read miss) at address 7c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 7c: 2 cycles remaining to be serviced
MEM[40]: 200c0007
MEM[41]: 200d0008
MEM[42]: 18d7020
MEM[43]: 1cc7822
MEM[44]: 1ed8020
MEM[45]: 20110009
MEM[46]: 2119020
MEM[47]: 20160014

CYCLE 479
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 Cache (write miss) at address 1a7c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 1a7c0: 1 cycles remaining to be serviced
MEM[1a7c0]: 0
MEM[1a7c1]: 0
MEM[1a7c2]: 0
MEM[1a7c3]: 0
MEM[1a7c4]: 0
MEM[1a7c5]: 0
MEM[1a7c6]: 0
MEM[1a7c7]: 0
L1 Cache (read miss) at address 7c: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[7c]

CYCLE 480
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 In isHIT:  tag: 26
way: 0 line tag: 24 replBits: 6
way: 1 line tag: 25 replBits: 7
way: 2 line tag: 18 replBits: 0
way: 3 line tag: 19 replBits: 1
way: 4 line tag: 20 replBits: 2
way: 5 line tag: 21 replBits: 3
way: 6 line tag: 22 replBits: 4
way: 7 line tag: 23 replBits: 5
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 7
way: 1 line tag: 3 replBits: 0
L2 isHit is true
L2 curRepl: 0
way 0 replBits is: 7 will now decrease by 1
L2 Cache (write hit): [1a7c0]<-10
L1 Cache: replacing line at idx:31 way:2 due to conflicting address:1a7c0
L1 Cache (read miss) at address 7c: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[7c]

CYCLE 481
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 Cache (write miss) at address 1a7c0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1a7c0]<-10
L1 Cache (read miss) at address 7c: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[7c]

CYCLE 482
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 Cache (write miss) at address 1a7c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1a7c0]<-10
L1 Cache (read miss) at address 7c: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[7c]

CYCLE 483
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 Cache (write miss) at address 1a7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1a7c0]<-10
L1 Cache (read miss) at address 7c: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[7c]

CYCLE 484
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 Cache (write miss) at address 1a7c0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1a7c0]<-10
L1 Cache (read miss) at address 7c: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[7c]

CYCLE 485
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 Cache (write miss) at address 1a7c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1a7c0]<-10
L1 Cache (read miss) at address 7c: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[7c]

CYCLE 486
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 In isHIT:  tag: 26
way: 0 line tag: 24 replBits: 6
way: 1 line tag: 25 replBits: 7
way: 2 line tag: 26 replBits: 0
L1 isHit is true
L1 curRepl: 0
way 0 replBits is: 6 will now decrease by 1
way 1 replBits is: 7 will now decrease by 1
way 3 replBits is: 1 will now decrease by 1
way 4 replBits is: 2 will now decrease by 1
way 5 replBits is: 3 will now decrease by 1
way 6 replBits is: 4 will now decrease by 1
way 7 replBits is: 5 will now decrease by 1
L1 Cache (write hit): [1a7c0]<-10
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 2949187520<-[7c]

CYCLE 487
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 106496
R[31]: 65536
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0
L2 Cache: replacing line at idx:2 way:0 due to conflicting address:80

CYCLE 488
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 11 cycles remaining to be serviced
L2 Cache (write miss) at address 1b7c0: 58 cycles remaining to be serviced
MEM[1b7c0]: 0
MEM[1b7c1]: 0
MEM[1b7c2]: 0
MEM[1b7c3]: 0
MEM[1b7c4]: 0
MEM[1b7c5]: 0
MEM[1b7c6]: 0
MEM[1b7c7]: 0
L2 Cache: replacing line at idx:223 way:1 due to conflicting address:1b7c0
L1 Cache (read miss) at address 80: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 80: 57 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 489
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 9 cycles remaining to be serviced
L2 Cache (write miss) at address 1b7c0: 56 cycles remaining to be serviced
MEM[1b7c0]: 0
MEM[1b7c1]: 0
MEM[1b7c2]: 0
MEM[1b7c3]: 0
MEM[1b7c4]: 0
MEM[1b7c5]: 0
MEM[1b7c6]: 0
MEM[1b7c7]: 0
L1 Cache (read miss) at address 80: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 80: 55 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 490
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 7 cycles remaining to be serviced
L2 Cache (write miss) at address 1b7c0: 54 cycles remaining to be serviced
MEM[1b7c0]: 0
MEM[1b7c1]: 0
MEM[1b7c2]: 0
MEM[1b7c3]: 0
MEM[1b7c4]: 0
MEM[1b7c5]: 0
MEM[1b7c6]: 0
MEM[1b7c7]: 0
L1 Cache (read miss) at address 80: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 80: 53 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 491
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 5 cycles remaining to be serviced
L2 Cache (write miss) at address 1b7c0: 52 cycles remaining to be serviced
MEM[1b7c0]: 0
MEM[1b7c1]: 0
MEM[1b7c2]: 0
MEM[1b7c3]: 0
MEM[1b7c4]: 0
MEM[1b7c5]: 0
MEM[1b7c6]: 0
MEM[1b7c7]: 0
L1 Cache (read miss) at address 80: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 80: 51 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 492
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 3 cycles remaining to be serviced
L2 Cache (write miss) at address 1b7c0: 50 cycles remaining to be serviced
MEM[1b7c0]: 0
MEM[1b7c1]: 0
MEM[1b7c2]: 0
MEM[1b7c3]: 0
MEM[1b7c4]: 0
MEM[1b7c5]: 0
MEM[1b7c6]: 0
MEM[1b7c7]: 0
L1 Cache (read miss) at address 80: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 80: 49 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 493
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 1 cycles remaining to be serviced
L2 Cache (write miss) at address 1b7c0: 48 cycles remaining to be serviced
MEM[1b7c0]: 0
MEM[1b7c1]: 0
MEM[1b7c2]: 0
MEM[1b7c3]: 0
MEM[1b7c4]: 0
MEM[1b7c5]: 0
MEM[1b7c6]: 0
MEM[1b7c7]: 0
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (read miss) at address 80: 47 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 494
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 11 cycles remaining to be serviced
L2 Cache (write miss) at address 1b7c0: 46 cycles remaining to be serviced
MEM[1b7c0]: 0
MEM[1b7c1]: 0
MEM[1b7c2]: 0
MEM[1b7c3]: 0
MEM[1b7c4]: 0
MEM[1b7c5]: 0
MEM[1b7c6]: 0
MEM[1b7c7]: 0
L1 Cache (read miss) at address 80: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 80: 45 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 495
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 9 cycles remaining to be serviced
L2 Cache (write miss) at address 1b7c0: 44 cycles remaining to be serviced
MEM[1b7c0]: 0
MEM[1b7c1]: 0
MEM[1b7c2]: 0
MEM[1b7c3]: 0
MEM[1b7c4]: 0
MEM[1b7c5]: 0
MEM[1b7c6]: 0
MEM[1b7c7]: 0
L1 Cache (read miss) at address 80: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 80: 43 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 496
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 7 cycles remaining to be serviced
L2 Cache (write miss) at address 1b7c0: 42 cycles remaining to be serviced
MEM[1b7c0]: 0
MEM[1b7c1]: 0
MEM[1b7c2]: 0
MEM[1b7c3]: 0
MEM[1b7c4]: 0
MEM[1b7c5]: 0
MEM[1b7c6]: 0
MEM[1b7c7]: 0
L1 Cache (read miss) at address 80: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 80: 41 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 497
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 5 cycles remaining to be serviced
L2 Cache (write miss) at address 1b7c0: 40 cycles remaining to be serviced
MEM[1b7c0]: 0
MEM[1b7c1]: 0
MEM[1b7c2]: 0
MEM[1b7c3]: 0
MEM[1b7c4]: 0
MEM[1b7c5]: 0
MEM[1b7c6]: 0
MEM[1b7c7]: 0
L1 Cache (read miss) at address 80: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 80: 39 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 498
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 3 cycles remaining to be serviced
L2 Cache (write miss) at address 1b7c0: 38 cycles remaining to be serviced
MEM[1b7c0]: 0
MEM[1b7c1]: 0
MEM[1b7c2]: 0
MEM[1b7c3]: 0
MEM[1b7c4]: 0
MEM[1b7c5]: 0
MEM[1b7c6]: 0
MEM[1b7c7]: 0
L1 Cache (read miss) at address 80: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 80: 37 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 499
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 1 cycles remaining to be serviced
L2 Cache (write miss) at address 1b7c0: 36 cycles remaining to be serviced
MEM[1b7c0]: 0
MEM[1b7c1]: 0
MEM[1b7c2]: 0
MEM[1b7c3]: 0
MEM[1b7c4]: 0
MEM[1b7c5]: 0
MEM[1b7c6]: 0
MEM[1b7c7]: 0
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (read miss) at address 80: 35 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 500
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 11 cycles remaining to be serviced
L2 Cache (write miss) at address 1b7c0: 34 cycles remaining to be serviced
MEM[1b7c0]: 0
MEM[1b7c1]: 0
MEM[1b7c2]: 0
MEM[1b7c3]: 0
MEM[1b7c4]: 0
MEM[1b7c5]: 0
MEM[1b7c6]: 0
MEM[1b7c7]: 0
L1 Cache (read miss) at address 80: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 80: 33 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 501
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 9 cycles remaining to be serviced
L2 Cache (write miss) at address 1b7c0: 32 cycles remaining to be serviced
MEM[1b7c0]: 0
MEM[1b7c1]: 0
MEM[1b7c2]: 0
MEM[1b7c3]: 0
MEM[1b7c4]: 0
MEM[1b7c5]: 0
MEM[1b7c6]: 0
MEM[1b7c7]: 0
L1 Cache (read miss) at address 80: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 80: 31 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 502
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 7 cycles remaining to be serviced
L2 Cache (write miss) at address 1b7c0: 30 cycles remaining to be serviced
MEM[1b7c0]: 0
MEM[1b7c1]: 0
MEM[1b7c2]: 0
MEM[1b7c3]: 0
MEM[1b7c4]: 0
MEM[1b7c5]: 0
MEM[1b7c6]: 0
MEM[1b7c7]: 0
L1 Cache (read miss) at address 80: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 80: 29 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 503
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 5 cycles remaining to be serviced
L2 Cache (write miss) at address 1b7c0: 28 cycles remaining to be serviced
MEM[1b7c0]: 0
MEM[1b7c1]: 0
MEM[1b7c2]: 0
MEM[1b7c3]: 0
MEM[1b7c4]: 0
MEM[1b7c5]: 0
MEM[1b7c6]: 0
MEM[1b7c7]: 0
L1 Cache (read miss) at address 80: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 80: 27 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 504
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 3 cycles remaining to be serviced
L2 Cache (write miss) at address 1b7c0: 26 cycles remaining to be serviced
MEM[1b7c0]: 0
MEM[1b7c1]: 0
MEM[1b7c2]: 0
MEM[1b7c3]: 0
MEM[1b7c4]: 0
MEM[1b7c5]: 0
MEM[1b7c6]: 0
MEM[1b7c7]: 0
L1 Cache (read miss) at address 80: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 80: 25 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 505
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 1 cycles remaining to be serviced
L2 Cache (write miss) at address 1b7c0: 24 cycles remaining to be serviced
MEM[1b7c0]: 0
MEM[1b7c1]: 0
MEM[1b7c2]: 0
MEM[1b7c3]: 0
MEM[1b7c4]: 0
MEM[1b7c5]: 0
MEM[1b7c6]: 0
MEM[1b7c7]: 0
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (read miss) at address 80: 23 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 506
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 11 cycles remaining to be serviced
L2 Cache (write miss) at address 1b7c0: 22 cycles remaining to be serviced
MEM[1b7c0]: 0
MEM[1b7c1]: 0
MEM[1b7c2]: 0
MEM[1b7c3]: 0
MEM[1b7c4]: 0
MEM[1b7c5]: 0
MEM[1b7c6]: 0
MEM[1b7c7]: 0
L1 Cache (read miss) at address 80: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 80: 21 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 507
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 9 cycles remaining to be serviced
L2 Cache (write miss) at address 1b7c0: 20 cycles remaining to be serviced
MEM[1b7c0]: 0
MEM[1b7c1]: 0
MEM[1b7c2]: 0
MEM[1b7c3]: 0
MEM[1b7c4]: 0
MEM[1b7c5]: 0
MEM[1b7c6]: 0
MEM[1b7c7]: 0
L1 Cache (read miss) at address 80: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 80: 19 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 508
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 7 cycles remaining to be serviced
L2 Cache (write miss) at address 1b7c0: 18 cycles remaining to be serviced
MEM[1b7c0]: 0
MEM[1b7c1]: 0
MEM[1b7c2]: 0
MEM[1b7c3]: 0
MEM[1b7c4]: 0
MEM[1b7c5]: 0
MEM[1b7c6]: 0
MEM[1b7c7]: 0
L1 Cache (read miss) at address 80: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 80: 17 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 509
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 5 cycles remaining to be serviced
L2 Cache (write miss) at address 1b7c0: 16 cycles remaining to be serviced
MEM[1b7c0]: 0
MEM[1b7c1]: 0
MEM[1b7c2]: 0
MEM[1b7c3]: 0
MEM[1b7c4]: 0
MEM[1b7c5]: 0
MEM[1b7c6]: 0
MEM[1b7c7]: 0
L1 Cache (read miss) at address 80: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 80: 15 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 510
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 3 cycles remaining to be serviced
L2 Cache (write miss) at address 1b7c0: 14 cycles remaining to be serviced
MEM[1b7c0]: 0
MEM[1b7c1]: 0
MEM[1b7c2]: 0
MEM[1b7c3]: 0
MEM[1b7c4]: 0
MEM[1b7c5]: 0
MEM[1b7c6]: 0
MEM[1b7c7]: 0
L1 Cache (read miss) at address 80: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 80: 13 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 511
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 1 cycles remaining to be serviced
L2 Cache (write miss) at address 1b7c0: 12 cycles remaining to be serviced
MEM[1b7c0]: 0
MEM[1b7c1]: 0
MEM[1b7c2]: 0
MEM[1b7c3]: 0
MEM[1b7c4]: 0
MEM[1b7c5]: 0
MEM[1b7c6]: 0
MEM[1b7c7]: 0
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 Cache (read miss) at address 80: 11 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 512
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 11 cycles remaining to be serviced
L2 Cache (write miss) at address 1b7c0: 10 cycles remaining to be serviced
MEM[1b7c0]: 0
MEM[1b7c1]: 0
MEM[1b7c2]: 0
MEM[1b7c3]: 0
MEM[1b7c4]: 0
MEM[1b7c5]: 0
MEM[1b7c6]: 0
MEM[1b7c7]: 0
L1 Cache (read miss) at address 80: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 80: 9 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 513
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 9 cycles remaining to be serviced
L2 Cache (write miss) at address 1b7c0: 8 cycles remaining to be serviced
MEM[1b7c0]: 0
MEM[1b7c1]: 0
MEM[1b7c2]: 0
MEM[1b7c3]: 0
MEM[1b7c4]: 0
MEM[1b7c5]: 0
MEM[1b7c6]: 0
MEM[1b7c7]: 0
L1 Cache (read miss) at address 80: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 80: 7 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 514
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 7 cycles remaining to be serviced
L2 Cache (write miss) at address 1b7c0: 6 cycles remaining to be serviced
MEM[1b7c0]: 0
MEM[1b7c1]: 0
MEM[1b7c2]: 0
MEM[1b7c3]: 0
MEM[1b7c4]: 0
MEM[1b7c5]: 0
MEM[1b7c6]: 0
MEM[1b7c7]: 0
L1 Cache (read miss) at address 80: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 80: 5 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 515
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 5 cycles remaining to be serviced
L2 Cache (write miss) at address 1b7c0: 4 cycles remaining to be serviced
MEM[1b7c0]: 0
MEM[1b7c1]: 0
MEM[1b7c2]: 0
MEM[1b7c3]: 0
MEM[1b7c4]: 0
MEM[1b7c5]: 0
MEM[1b7c6]: 0
MEM[1b7c7]: 0
L1 Cache (read miss) at address 80: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 80: 3 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 516
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 3 cycles remaining to be serviced
L2 Cache (write miss) at address 1b7c0: 2 cycles remaining to be serviced
MEM[1b7c0]: 0
MEM[1b7c1]: 0
MEM[1b7c2]: 0
MEM[1b7c3]: 0
MEM[1b7c4]: 0
MEM[1b7c5]: 0
MEM[1b7c6]: 0
MEM[1b7c7]: 0
L1 Cache (read miss) at address 80: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 80: 1 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 517
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 7
way: 1 line tag: 3 replBits: 0
L2 isHit is true
L2 curRepl: 0
way 0 replBits is: 7 will now decrease by 1
L2 Cache (write hit): [1b7c0]<-10
L1 Cache: replacing line at idx:31 way:3 due to conflicting address:1b7c0
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 0
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 0
L2 isHit is true
L2 curRepl: 0
L2 Cache (read hit): 601755648<-[80]
L1 Cache: replacing line at idx:2 way:0 due to conflicting address:80

CYCLE 518
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1b7c0]<-10
L1 Cache (read miss) at address 80: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 601755648<-[80]

CYCLE 519
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1b7c0]<-10
L1 Cache (read miss) at address 80: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 601755648<-[80]

CYCLE 520
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1b7c0]<-10
L1 Cache (read miss) at address 80: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 601755648<-[80]

CYCLE 521
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1b7c0]<-10
L1 Cache (read miss) at address 80: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 601755648<-[80]

CYCLE 522
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1b7c0]<-10
L1 Cache (read miss) at address 80: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 601755648<-[80]

CYCLE 523
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 Cache (write miss) at address 1b7c0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1b7c0]<-10
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 0
L1 isHit is true
L1 curRepl: 0
L1 Cache (read hit): 601755648<-[80]

CYCLE 524
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 In isHIT:  tag: 27
way: 0 line tag: 24 replBits: 5
way: 1 line tag: 25 replBits: 6
way: 2 line tag: 26 replBits: 7
way: 3 line tag: 27 replBits: 0
L1 isHit is true
L1 curRepl: 0
way 0 replBits is: 5 will now decrease by 1
way 1 replBits is: 6 will now decrease by 1
way 2 replBits is: 7 will now decrease by 1
way 4 replBits is: 1 will now decrease by 1
way 5 replBits is: 2 will now decrease by 1
way 6 replBits is: 3 will now decrease by 1
way 7 replBits is: 4 will now decrease by 1
L1 Cache (write hit): [1b7c0]<-10
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 2949187520<-[84]

CYCLE 525
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 110592
R[31]: 65536
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 601755648<-[88]

CYCLE 526
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 In isHIT:  tag: 28
way: 0 line tag: 24 replBits: 4
way: 1 line tag: 25 replBits: 5
way: 2 line tag: 26 replBits: 6
way: 3 line tag: 27 replBits: 7
way: 4 line tag: 20 replBits: 0
way: 5 line tag: 21 replBits: 1
way: 6 line tag: 22 replBits: 2
way: 7 line tag: 23 replBits: 3
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 7
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
MEM[1c7c0]: 0
MEM[1c7c1]: 0
MEM[1c7c2]: 0
MEM[1c7c3]: 0
MEM[1c7c4]: 0
MEM[1c7c5]: 0
MEM[1c7c6]: 0
MEM[1c7c7]: 0
L2 Cache: replacing line at idx:287 way:1 due to conflicting address:1c7c0
L1 Cache (read miss) at address 8c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 8c: 58 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 527
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 Cache (write miss) at address 1c7c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 1c7c0: 57 cycles remaining to be serviced
MEM[1c7c0]: 0
MEM[1c7c1]: 0
MEM[1c7c2]: 0
MEM[1c7c3]: 0
MEM[1c7c4]: 0
MEM[1c7c5]: 0
MEM[1c7c6]: 0
MEM[1c7c7]: 0
L1 Cache (read miss) at address 8c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 8c: 56 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 528
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 Cache (write miss) at address 1c7c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 1c7c0: 55 cycles remaining to be serviced
MEM[1c7c0]: 0
MEM[1c7c1]: 0
MEM[1c7c2]: 0
MEM[1c7c3]: 0
MEM[1c7c4]: 0
MEM[1c7c5]: 0
MEM[1c7c6]: 0
MEM[1c7c7]: 0
L1 Cache (read miss) at address 8c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 8c: 54 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 529
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 Cache (write miss) at address 1c7c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 1c7c0: 53 cycles remaining to be serviced
MEM[1c7c0]: 0
MEM[1c7c1]: 0
MEM[1c7c2]: 0
MEM[1c7c3]: 0
MEM[1c7c4]: 0
MEM[1c7c5]: 0
MEM[1c7c6]: 0
MEM[1c7c7]: 0
L1 Cache (read miss) at address 8c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 8c: 52 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 530
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 Cache (write miss) at address 1c7c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 1c7c0: 51 cycles remaining to be serviced
MEM[1c7c0]: 0
MEM[1c7c1]: 0
MEM[1c7c2]: 0
MEM[1c7c3]: 0
MEM[1c7c4]: 0
MEM[1c7c5]: 0
MEM[1c7c6]: 0
MEM[1c7c7]: 0
L1 Cache (read miss) at address 8c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 8c: 50 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 531
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 Cache (write miss) at address 1c7c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 1c7c0: 49 cycles remaining to be serviced
MEM[1c7c0]: 0
MEM[1c7c1]: 0
MEM[1c7c2]: 0
MEM[1c7c3]: 0
MEM[1c7c4]: 0
MEM[1c7c5]: 0
MEM[1c7c6]: 0
MEM[1c7c7]: 0
L1 Cache (read miss) at address 8c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 8c: 48 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 532
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 In isHIT:  tag: 28
way: 0 line tag: 24 replBits: 4
way: 1 line tag: 25 replBits: 5
way: 2 line tag: 26 replBits: 6
way: 3 line tag: 27 replBits: 7
way: 4 line tag: 20 replBits: 0
way: 5 line tag: 21 replBits: 1
way: 6 line tag: 22 replBits: 2
way: 7 line tag: 23 replBits: 3
L2 Cache (write miss) at address 1c7c0: 47 cycles remaining to be serviced
MEM[1c7c0]: 0
MEM[1c7c1]: 0
MEM[1c7c2]: 0
MEM[1c7c3]: 0
MEM[1c7c4]: 0
MEM[1c7c5]: 0
MEM[1c7c6]: 0
MEM[1c7c7]: 0
L1 Cache (read miss) at address 8c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 8c: 46 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 533
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 Cache (write miss) at address 1c7c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 1c7c0: 45 cycles remaining to be serviced
MEM[1c7c0]: 0
MEM[1c7c1]: 0
MEM[1c7c2]: 0
MEM[1c7c3]: 0
MEM[1c7c4]: 0
MEM[1c7c5]: 0
MEM[1c7c6]: 0
MEM[1c7c7]: 0
L1 Cache (read miss) at address 8c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 8c: 44 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 534
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 Cache (write miss) at address 1c7c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 1c7c0: 43 cycles remaining to be serviced
MEM[1c7c0]: 0
MEM[1c7c1]: 0
MEM[1c7c2]: 0
MEM[1c7c3]: 0
MEM[1c7c4]: 0
MEM[1c7c5]: 0
MEM[1c7c6]: 0
MEM[1c7c7]: 0
L1 Cache (read miss) at address 8c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 8c: 42 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 535
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 Cache (write miss) at address 1c7c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 1c7c0: 41 cycles remaining to be serviced
MEM[1c7c0]: 0
MEM[1c7c1]: 0
MEM[1c7c2]: 0
MEM[1c7c3]: 0
MEM[1c7c4]: 0
MEM[1c7c5]: 0
MEM[1c7c6]: 0
MEM[1c7c7]: 0
L1 Cache (read miss) at address 8c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 8c: 40 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 536
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 Cache (write miss) at address 1c7c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 1c7c0: 39 cycles remaining to be serviced
MEM[1c7c0]: 0
MEM[1c7c1]: 0
MEM[1c7c2]: 0
MEM[1c7c3]: 0
MEM[1c7c4]: 0
MEM[1c7c5]: 0
MEM[1c7c6]: 0
MEM[1c7c7]: 0
L1 Cache (read miss) at address 8c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 8c: 38 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 537
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 Cache (write miss) at address 1c7c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 1c7c0: 37 cycles remaining to be serviced
MEM[1c7c0]: 0
MEM[1c7c1]: 0
MEM[1c7c2]: 0
MEM[1c7c3]: 0
MEM[1c7c4]: 0
MEM[1c7c5]: 0
MEM[1c7c6]: 0
MEM[1c7c7]: 0
L1 Cache (read miss) at address 8c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 8c: 36 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 538
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 In isHIT:  tag: 28
way: 0 line tag: 24 replBits: 4
way: 1 line tag: 25 replBits: 5
way: 2 line tag: 26 replBits: 6
way: 3 line tag: 27 replBits: 7
way: 4 line tag: 20 replBits: 0
way: 5 line tag: 21 replBits: 1
way: 6 line tag: 22 replBits: 2
way: 7 line tag: 23 replBits: 3
L2 Cache (write miss) at address 1c7c0: 35 cycles remaining to be serviced
MEM[1c7c0]: 0
MEM[1c7c1]: 0
MEM[1c7c2]: 0
MEM[1c7c3]: 0
MEM[1c7c4]: 0
MEM[1c7c5]: 0
MEM[1c7c6]: 0
MEM[1c7c7]: 0
L1 Cache (read miss) at address 8c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 8c: 34 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 539
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 Cache (write miss) at address 1c7c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 1c7c0: 33 cycles remaining to be serviced
MEM[1c7c0]: 0
MEM[1c7c1]: 0
MEM[1c7c2]: 0
MEM[1c7c3]: 0
MEM[1c7c4]: 0
MEM[1c7c5]: 0
MEM[1c7c6]: 0
MEM[1c7c7]: 0
L1 Cache (read miss) at address 8c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 8c: 32 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 540
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 Cache (write miss) at address 1c7c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 1c7c0: 31 cycles remaining to be serviced
MEM[1c7c0]: 0
MEM[1c7c1]: 0
MEM[1c7c2]: 0
MEM[1c7c3]: 0
MEM[1c7c4]: 0
MEM[1c7c5]: 0
MEM[1c7c6]: 0
MEM[1c7c7]: 0
L1 Cache (read miss) at address 8c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 8c: 30 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 541
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 Cache (write miss) at address 1c7c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 1c7c0: 29 cycles remaining to be serviced
MEM[1c7c0]: 0
MEM[1c7c1]: 0
MEM[1c7c2]: 0
MEM[1c7c3]: 0
MEM[1c7c4]: 0
MEM[1c7c5]: 0
MEM[1c7c6]: 0
MEM[1c7c7]: 0
L1 Cache (read miss) at address 8c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 8c: 28 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 542
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 Cache (write miss) at address 1c7c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 1c7c0: 27 cycles remaining to be serviced
MEM[1c7c0]: 0
MEM[1c7c1]: 0
MEM[1c7c2]: 0
MEM[1c7c3]: 0
MEM[1c7c4]: 0
MEM[1c7c5]: 0
MEM[1c7c6]: 0
MEM[1c7c7]: 0
L1 Cache (read miss) at address 8c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 8c: 26 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 543
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 Cache (write miss) at address 1c7c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 1c7c0: 25 cycles remaining to be serviced
MEM[1c7c0]: 0
MEM[1c7c1]: 0
MEM[1c7c2]: 0
MEM[1c7c3]: 0
MEM[1c7c4]: 0
MEM[1c7c5]: 0
MEM[1c7c6]: 0
MEM[1c7c7]: 0
L1 Cache (read miss) at address 8c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 8c: 24 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 544
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 In isHIT:  tag: 28
way: 0 line tag: 24 replBits: 4
way: 1 line tag: 25 replBits: 5
way: 2 line tag: 26 replBits: 6
way: 3 line tag: 27 replBits: 7
way: 4 line tag: 20 replBits: 0
way: 5 line tag: 21 replBits: 1
way: 6 line tag: 22 replBits: 2
way: 7 line tag: 23 replBits: 3
L2 Cache (write miss) at address 1c7c0: 23 cycles remaining to be serviced
MEM[1c7c0]: 0
MEM[1c7c1]: 0
MEM[1c7c2]: 0
MEM[1c7c3]: 0
MEM[1c7c4]: 0
MEM[1c7c5]: 0
MEM[1c7c6]: 0
MEM[1c7c7]: 0
L1 Cache (read miss) at address 8c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 8c: 22 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 545
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 Cache (write miss) at address 1c7c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 1c7c0: 21 cycles remaining to be serviced
MEM[1c7c0]: 0
MEM[1c7c1]: 0
MEM[1c7c2]: 0
MEM[1c7c3]: 0
MEM[1c7c4]: 0
MEM[1c7c5]: 0
MEM[1c7c6]: 0
MEM[1c7c7]: 0
L1 Cache (read miss) at address 8c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 8c: 20 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 546
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 Cache (write miss) at address 1c7c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 1c7c0: 19 cycles remaining to be serviced
MEM[1c7c0]: 0
MEM[1c7c1]: 0
MEM[1c7c2]: 0
MEM[1c7c3]: 0
MEM[1c7c4]: 0
MEM[1c7c5]: 0
MEM[1c7c6]: 0
MEM[1c7c7]: 0
L1 Cache (read miss) at address 8c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 8c: 18 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 547
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 Cache (write miss) at address 1c7c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 1c7c0: 17 cycles remaining to be serviced
MEM[1c7c0]: 0
MEM[1c7c1]: 0
MEM[1c7c2]: 0
MEM[1c7c3]: 0
MEM[1c7c4]: 0
MEM[1c7c5]: 0
MEM[1c7c6]: 0
MEM[1c7c7]: 0
L1 Cache (read miss) at address 8c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 8c: 16 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 548
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 Cache (write miss) at address 1c7c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 1c7c0: 15 cycles remaining to be serviced
MEM[1c7c0]: 0
MEM[1c7c1]: 0
MEM[1c7c2]: 0
MEM[1c7c3]: 0
MEM[1c7c4]: 0
MEM[1c7c5]: 0
MEM[1c7c6]: 0
MEM[1c7c7]: 0
L1 Cache (read miss) at address 8c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 8c: 14 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 549
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 Cache (write miss) at address 1c7c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 1c7c0: 13 cycles remaining to be serviced
MEM[1c7c0]: 0
MEM[1c7c1]: 0
MEM[1c7c2]: 0
MEM[1c7c3]: 0
MEM[1c7c4]: 0
MEM[1c7c5]: 0
MEM[1c7c6]: 0
MEM[1c7c7]: 0
L1 Cache (read miss) at address 8c: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 8c: 12 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 550
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 In isHIT:  tag: 28
way: 0 line tag: 24 replBits: 4
way: 1 line tag: 25 replBits: 5
way: 2 line tag: 26 replBits: 6
way: 3 line tag: 27 replBits: 7
way: 4 line tag: 20 replBits: 0
way: 5 line tag: 21 replBits: 1
way: 6 line tag: 22 replBits: 2
way: 7 line tag: 23 replBits: 3
L2 Cache (write miss) at address 1c7c0: 11 cycles remaining to be serviced
MEM[1c7c0]: 0
MEM[1c7c1]: 0
MEM[1c7c2]: 0
MEM[1c7c3]: 0
MEM[1c7c4]: 0
MEM[1c7c5]: 0
MEM[1c7c6]: 0
MEM[1c7c7]: 0
L1 Cache (read miss) at address 8c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 8c: 10 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 551
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 Cache (write miss) at address 1c7c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 1c7c0: 9 cycles remaining to be serviced
MEM[1c7c0]: 0
MEM[1c7c1]: 0
MEM[1c7c2]: 0
MEM[1c7c3]: 0
MEM[1c7c4]: 0
MEM[1c7c5]: 0
MEM[1c7c6]: 0
MEM[1c7c7]: 0
L1 Cache (read miss) at address 8c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 8c: 8 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 552
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 Cache (write miss) at address 1c7c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 1c7c0: 7 cycles remaining to be serviced
MEM[1c7c0]: 0
MEM[1c7c1]: 0
MEM[1c7c2]: 0
MEM[1c7c3]: 0
MEM[1c7c4]: 0
MEM[1c7c5]: 0
MEM[1c7c6]: 0
MEM[1c7c7]: 0
L1 Cache (read miss) at address 8c: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 8c: 6 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 553
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 Cache (write miss) at address 1c7c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 1c7c0: 5 cycles remaining to be serviced
MEM[1c7c0]: 0
MEM[1c7c1]: 0
MEM[1c7c2]: 0
MEM[1c7c3]: 0
MEM[1c7c4]: 0
MEM[1c7c5]: 0
MEM[1c7c6]: 0
MEM[1c7c7]: 0
L1 Cache (read miss) at address 8c: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 8c: 4 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 554
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 Cache (write miss) at address 1c7c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 1c7c0: 3 cycles remaining to be serviced
MEM[1c7c0]: 0
MEM[1c7c1]: 0
MEM[1c7c2]: 0
MEM[1c7c3]: 0
MEM[1c7c4]: 0
MEM[1c7c5]: 0
MEM[1c7c6]: 0
MEM[1c7c7]: 0
L1 Cache (read miss) at address 8c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 8c: 2 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 555
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 Cache (write miss) at address 1c7c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 1c7c0: 1 cycles remaining to be serviced
MEM[1c7c0]: 0
MEM[1c7c1]: 0
MEM[1c7c2]: 0
MEM[1c7c3]: 0
MEM[1c7c4]: 0
MEM[1c7c5]: 0
MEM[1c7c6]: 0
MEM[1c7c7]: 0
L1 Cache (read miss) at address 8c: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[8c]

CYCLE 556
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 In isHIT:  tag: 28
way: 0 line tag: 24 replBits: 4
way: 1 line tag: 25 replBits: 5
way: 2 line tag: 26 replBits: 6
way: 3 line tag: 27 replBits: 7
way: 4 line tag: 20 replBits: 0
way: 5 line tag: 21 replBits: 1
way: 6 line tag: 22 replBits: 2
way: 7 line tag: 23 replBits: 3
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 7
way: 1 line tag: 3 replBits: 0
L2 isHit is true
L2 curRepl: 0
way 0 replBits is: 7 will now decrease by 1
L2 Cache (write hit): [1c7c0]<-10
L1 Cache: replacing line at idx:31 way:4 due to conflicting address:1c7c0
L1 Cache (read miss) at address 8c: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[8c]

CYCLE 557
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 Cache (write miss) at address 1c7c0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1c7c0]<-10
L1 Cache (read miss) at address 8c: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[8c]

CYCLE 558
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 Cache (write miss) at address 1c7c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1c7c0]<-10
L1 Cache (read miss) at address 8c: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[8c]

CYCLE 559
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 Cache (write miss) at address 1c7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1c7c0]<-10
L1 Cache (read miss) at address 8c: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[8c]

CYCLE 560
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 Cache (write miss) at address 1c7c0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1c7c0]<-10
L1 Cache (read miss) at address 8c: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[8c]

CYCLE 561
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 Cache (write miss) at address 1c7c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1c7c0]<-10
L1 Cache (read miss) at address 8c: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[8c]

CYCLE 562
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 In isHIT:  tag: 28
way: 0 line tag: 24 replBits: 4
way: 1 line tag: 25 replBits: 5
way: 2 line tag: 26 replBits: 6
way: 3 line tag: 27 replBits: 7
way: 4 line tag: 28 replBits: 0
L1 isHit is true
L1 curRepl: 0
way 0 replBits is: 4 will now decrease by 1
way 1 replBits is: 5 will now decrease by 1
way 2 replBits is: 6 will now decrease by 1
way 3 replBits is: 7 will now decrease by 1
way 5 replBits is: 1 will now decrease by 1
way 6 replBits is: 2 will now decrease by 1
way 7 replBits is: 3 will now decrease by 1
L1 Cache (write hit): [1c7c0]<-10
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 2949187520<-[8c]

CYCLE 563
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 114688
R[31]: 65536
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 601755648<-[90]

CYCLE 564
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 In isHIT:  tag: 29
way: 0 line tag: 24 replBits: 3
way: 1 line tag: 25 replBits: 4
way: 2 line tag: 26 replBits: 5
way: 3 line tag: 27 replBits: 6
way: 4 line tag: 28 replBits: 7
way: 5 line tag: 21 replBits: 0
way: 6 line tag: 22 replBits: 1
way: 7 line tag: 23 replBits: 2
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 7
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
MEM[1d7c0]: 0
MEM[1d7c1]: 0
MEM[1d7c2]: 0
MEM[1d7c3]: 0
MEM[1d7c4]: 0
MEM[1d7c5]: 0
MEM[1d7c6]: 0
MEM[1d7c7]: 0
L2 Cache: replacing line at idx:351 way:1 due to conflicting address:1d7c0
L1 Cache (read miss) at address 94: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 94: 58 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 565
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 Cache (write miss) at address 1d7c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 1d7c0: 57 cycles remaining to be serviced
MEM[1d7c0]: 0
MEM[1d7c1]: 0
MEM[1d7c2]: 0
MEM[1d7c3]: 0
MEM[1d7c4]: 0
MEM[1d7c5]: 0
MEM[1d7c6]: 0
MEM[1d7c7]: 0
L1 Cache (read miss) at address 94: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 94: 56 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 566
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 Cache (write miss) at address 1d7c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 1d7c0: 55 cycles remaining to be serviced
MEM[1d7c0]: 0
MEM[1d7c1]: 0
MEM[1d7c2]: 0
MEM[1d7c3]: 0
MEM[1d7c4]: 0
MEM[1d7c5]: 0
MEM[1d7c6]: 0
MEM[1d7c7]: 0
L1 Cache (read miss) at address 94: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 94: 54 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 567
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 Cache (write miss) at address 1d7c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 1d7c0: 53 cycles remaining to be serviced
MEM[1d7c0]: 0
MEM[1d7c1]: 0
MEM[1d7c2]: 0
MEM[1d7c3]: 0
MEM[1d7c4]: 0
MEM[1d7c5]: 0
MEM[1d7c6]: 0
MEM[1d7c7]: 0
L1 Cache (read miss) at address 94: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 94: 52 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 568
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 Cache (write miss) at address 1d7c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 1d7c0: 51 cycles remaining to be serviced
MEM[1d7c0]: 0
MEM[1d7c1]: 0
MEM[1d7c2]: 0
MEM[1d7c3]: 0
MEM[1d7c4]: 0
MEM[1d7c5]: 0
MEM[1d7c6]: 0
MEM[1d7c7]: 0
L1 Cache (read miss) at address 94: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 94: 50 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 569
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 Cache (write miss) at address 1d7c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 1d7c0: 49 cycles remaining to be serviced
MEM[1d7c0]: 0
MEM[1d7c1]: 0
MEM[1d7c2]: 0
MEM[1d7c3]: 0
MEM[1d7c4]: 0
MEM[1d7c5]: 0
MEM[1d7c6]: 0
MEM[1d7c7]: 0
L1 Cache (read miss) at address 94: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 94: 48 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 570
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 In isHIT:  tag: 29
way: 0 line tag: 24 replBits: 3
way: 1 line tag: 25 replBits: 4
way: 2 line tag: 26 replBits: 5
way: 3 line tag: 27 replBits: 6
way: 4 line tag: 28 replBits: 7
way: 5 line tag: 21 replBits: 0
way: 6 line tag: 22 replBits: 1
way: 7 line tag: 23 replBits: 2
L2 Cache (write miss) at address 1d7c0: 47 cycles remaining to be serviced
MEM[1d7c0]: 0
MEM[1d7c1]: 0
MEM[1d7c2]: 0
MEM[1d7c3]: 0
MEM[1d7c4]: 0
MEM[1d7c5]: 0
MEM[1d7c6]: 0
MEM[1d7c7]: 0
L1 Cache (read miss) at address 94: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 94: 46 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 571
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 Cache (write miss) at address 1d7c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 1d7c0: 45 cycles remaining to be serviced
MEM[1d7c0]: 0
MEM[1d7c1]: 0
MEM[1d7c2]: 0
MEM[1d7c3]: 0
MEM[1d7c4]: 0
MEM[1d7c5]: 0
MEM[1d7c6]: 0
MEM[1d7c7]: 0
L1 Cache (read miss) at address 94: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 94: 44 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 572
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 Cache (write miss) at address 1d7c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 1d7c0: 43 cycles remaining to be serviced
MEM[1d7c0]: 0
MEM[1d7c1]: 0
MEM[1d7c2]: 0
MEM[1d7c3]: 0
MEM[1d7c4]: 0
MEM[1d7c5]: 0
MEM[1d7c6]: 0
MEM[1d7c7]: 0
L1 Cache (read miss) at address 94: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 94: 42 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 573
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 Cache (write miss) at address 1d7c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 1d7c0: 41 cycles remaining to be serviced
MEM[1d7c0]: 0
MEM[1d7c1]: 0
MEM[1d7c2]: 0
MEM[1d7c3]: 0
MEM[1d7c4]: 0
MEM[1d7c5]: 0
MEM[1d7c6]: 0
MEM[1d7c7]: 0
L1 Cache (read miss) at address 94: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 94: 40 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 574
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 Cache (write miss) at address 1d7c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 1d7c0: 39 cycles remaining to be serviced
MEM[1d7c0]: 0
MEM[1d7c1]: 0
MEM[1d7c2]: 0
MEM[1d7c3]: 0
MEM[1d7c4]: 0
MEM[1d7c5]: 0
MEM[1d7c6]: 0
MEM[1d7c7]: 0
L1 Cache (read miss) at address 94: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 94: 38 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 575
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 Cache (write miss) at address 1d7c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 1d7c0: 37 cycles remaining to be serviced
MEM[1d7c0]: 0
MEM[1d7c1]: 0
MEM[1d7c2]: 0
MEM[1d7c3]: 0
MEM[1d7c4]: 0
MEM[1d7c5]: 0
MEM[1d7c6]: 0
MEM[1d7c7]: 0
L1 Cache (read miss) at address 94: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 94: 36 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 576
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 In isHIT:  tag: 29
way: 0 line tag: 24 replBits: 3
way: 1 line tag: 25 replBits: 4
way: 2 line tag: 26 replBits: 5
way: 3 line tag: 27 replBits: 6
way: 4 line tag: 28 replBits: 7
way: 5 line tag: 21 replBits: 0
way: 6 line tag: 22 replBits: 1
way: 7 line tag: 23 replBits: 2
L2 Cache (write miss) at address 1d7c0: 35 cycles remaining to be serviced
MEM[1d7c0]: 0
MEM[1d7c1]: 0
MEM[1d7c2]: 0
MEM[1d7c3]: 0
MEM[1d7c4]: 0
MEM[1d7c5]: 0
MEM[1d7c6]: 0
MEM[1d7c7]: 0
L1 Cache (read miss) at address 94: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 94: 34 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 577
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 Cache (write miss) at address 1d7c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 1d7c0: 33 cycles remaining to be serviced
MEM[1d7c0]: 0
MEM[1d7c1]: 0
MEM[1d7c2]: 0
MEM[1d7c3]: 0
MEM[1d7c4]: 0
MEM[1d7c5]: 0
MEM[1d7c6]: 0
MEM[1d7c7]: 0
L1 Cache (read miss) at address 94: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 94: 32 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 578
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 Cache (write miss) at address 1d7c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 1d7c0: 31 cycles remaining to be serviced
MEM[1d7c0]: 0
MEM[1d7c1]: 0
MEM[1d7c2]: 0
MEM[1d7c3]: 0
MEM[1d7c4]: 0
MEM[1d7c5]: 0
MEM[1d7c6]: 0
MEM[1d7c7]: 0
L1 Cache (read miss) at address 94: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 94: 30 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 579
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 Cache (write miss) at address 1d7c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 1d7c0: 29 cycles remaining to be serviced
MEM[1d7c0]: 0
MEM[1d7c1]: 0
MEM[1d7c2]: 0
MEM[1d7c3]: 0
MEM[1d7c4]: 0
MEM[1d7c5]: 0
MEM[1d7c6]: 0
MEM[1d7c7]: 0
L1 Cache (read miss) at address 94: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 94: 28 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 580
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 Cache (write miss) at address 1d7c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 1d7c0: 27 cycles remaining to be serviced
MEM[1d7c0]: 0
MEM[1d7c1]: 0
MEM[1d7c2]: 0
MEM[1d7c3]: 0
MEM[1d7c4]: 0
MEM[1d7c5]: 0
MEM[1d7c6]: 0
MEM[1d7c7]: 0
L1 Cache (read miss) at address 94: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 94: 26 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 581
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 Cache (write miss) at address 1d7c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 1d7c0: 25 cycles remaining to be serviced
MEM[1d7c0]: 0
MEM[1d7c1]: 0
MEM[1d7c2]: 0
MEM[1d7c3]: 0
MEM[1d7c4]: 0
MEM[1d7c5]: 0
MEM[1d7c6]: 0
MEM[1d7c7]: 0
L1 Cache (read miss) at address 94: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 94: 24 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 582
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 In isHIT:  tag: 29
way: 0 line tag: 24 replBits: 3
way: 1 line tag: 25 replBits: 4
way: 2 line tag: 26 replBits: 5
way: 3 line tag: 27 replBits: 6
way: 4 line tag: 28 replBits: 7
way: 5 line tag: 21 replBits: 0
way: 6 line tag: 22 replBits: 1
way: 7 line tag: 23 replBits: 2
L2 Cache (write miss) at address 1d7c0: 23 cycles remaining to be serviced
MEM[1d7c0]: 0
MEM[1d7c1]: 0
MEM[1d7c2]: 0
MEM[1d7c3]: 0
MEM[1d7c4]: 0
MEM[1d7c5]: 0
MEM[1d7c6]: 0
MEM[1d7c7]: 0
L1 Cache (read miss) at address 94: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 94: 22 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 583
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 Cache (write miss) at address 1d7c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 1d7c0: 21 cycles remaining to be serviced
MEM[1d7c0]: 0
MEM[1d7c1]: 0
MEM[1d7c2]: 0
MEM[1d7c3]: 0
MEM[1d7c4]: 0
MEM[1d7c5]: 0
MEM[1d7c6]: 0
MEM[1d7c7]: 0
L1 Cache (read miss) at address 94: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 94: 20 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 584
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 Cache (write miss) at address 1d7c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 1d7c0: 19 cycles remaining to be serviced
MEM[1d7c0]: 0
MEM[1d7c1]: 0
MEM[1d7c2]: 0
MEM[1d7c3]: 0
MEM[1d7c4]: 0
MEM[1d7c5]: 0
MEM[1d7c6]: 0
MEM[1d7c7]: 0
L1 Cache (read miss) at address 94: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 94: 18 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 585
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 Cache (write miss) at address 1d7c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 1d7c0: 17 cycles remaining to be serviced
MEM[1d7c0]: 0
MEM[1d7c1]: 0
MEM[1d7c2]: 0
MEM[1d7c3]: 0
MEM[1d7c4]: 0
MEM[1d7c5]: 0
MEM[1d7c6]: 0
MEM[1d7c7]: 0
L1 Cache (read miss) at address 94: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 94: 16 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 586
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 Cache (write miss) at address 1d7c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 1d7c0: 15 cycles remaining to be serviced
MEM[1d7c0]: 0
MEM[1d7c1]: 0
MEM[1d7c2]: 0
MEM[1d7c3]: 0
MEM[1d7c4]: 0
MEM[1d7c5]: 0
MEM[1d7c6]: 0
MEM[1d7c7]: 0
L1 Cache (read miss) at address 94: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 94: 14 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 587
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 Cache (write miss) at address 1d7c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 1d7c0: 13 cycles remaining to be serviced
MEM[1d7c0]: 0
MEM[1d7c1]: 0
MEM[1d7c2]: 0
MEM[1d7c3]: 0
MEM[1d7c4]: 0
MEM[1d7c5]: 0
MEM[1d7c6]: 0
MEM[1d7c7]: 0
L1 Cache (read miss) at address 94: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 94: 12 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 588
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 In isHIT:  tag: 29
way: 0 line tag: 24 replBits: 3
way: 1 line tag: 25 replBits: 4
way: 2 line tag: 26 replBits: 5
way: 3 line tag: 27 replBits: 6
way: 4 line tag: 28 replBits: 7
way: 5 line tag: 21 replBits: 0
way: 6 line tag: 22 replBits: 1
way: 7 line tag: 23 replBits: 2
L2 Cache (write miss) at address 1d7c0: 11 cycles remaining to be serviced
MEM[1d7c0]: 0
MEM[1d7c1]: 0
MEM[1d7c2]: 0
MEM[1d7c3]: 0
MEM[1d7c4]: 0
MEM[1d7c5]: 0
MEM[1d7c6]: 0
MEM[1d7c7]: 0
L1 Cache (read miss) at address 94: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 94: 10 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 589
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 Cache (write miss) at address 1d7c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 1d7c0: 9 cycles remaining to be serviced
MEM[1d7c0]: 0
MEM[1d7c1]: 0
MEM[1d7c2]: 0
MEM[1d7c3]: 0
MEM[1d7c4]: 0
MEM[1d7c5]: 0
MEM[1d7c6]: 0
MEM[1d7c7]: 0
L1 Cache (read miss) at address 94: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 94: 8 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 590
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 Cache (write miss) at address 1d7c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 1d7c0: 7 cycles remaining to be serviced
MEM[1d7c0]: 0
MEM[1d7c1]: 0
MEM[1d7c2]: 0
MEM[1d7c3]: 0
MEM[1d7c4]: 0
MEM[1d7c5]: 0
MEM[1d7c6]: 0
MEM[1d7c7]: 0
L1 Cache (read miss) at address 94: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 94: 6 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 591
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 Cache (write miss) at address 1d7c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 1d7c0: 5 cycles remaining to be serviced
MEM[1d7c0]: 0
MEM[1d7c1]: 0
MEM[1d7c2]: 0
MEM[1d7c3]: 0
MEM[1d7c4]: 0
MEM[1d7c5]: 0
MEM[1d7c6]: 0
MEM[1d7c7]: 0
L1 Cache (read miss) at address 94: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 94: 4 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 592
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 Cache (write miss) at address 1d7c0: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 1d7c0: 3 cycles remaining to be serviced
MEM[1d7c0]: 0
MEM[1d7c1]: 0
MEM[1d7c2]: 0
MEM[1d7c3]: 0
MEM[1d7c4]: 0
MEM[1d7c5]: 0
MEM[1d7c6]: 0
MEM[1d7c7]: 0
L1 Cache (read miss) at address 94: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 94: 2 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 593
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 Cache (write miss) at address 1d7c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 1d7c0: 1 cycles remaining to be serviced
MEM[1d7c0]: 0
MEM[1d7c1]: 0
MEM[1d7c2]: 0
MEM[1d7c3]: 0
MEM[1d7c4]: 0
MEM[1d7c5]: 0
MEM[1d7c6]: 0
MEM[1d7c7]: 0
L1 Cache (read miss) at address 94: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[94]

CYCLE 594
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 In isHIT:  tag: 29
way: 0 line tag: 24 replBits: 3
way: 1 line tag: 25 replBits: 4
way: 2 line tag: 26 replBits: 5
way: 3 line tag: 27 replBits: 6
way: 4 line tag: 28 replBits: 7
way: 5 line tag: 21 replBits: 0
way: 6 line tag: 22 replBits: 1
way: 7 line tag: 23 replBits: 2
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 7
way: 1 line tag: 3 replBits: 0
L2 isHit is true
L2 curRepl: 0
way 0 replBits is: 7 will now decrease by 1
L2 Cache (write hit): [1d7c0]<-10
L1 Cache: replacing line at idx:31 way:5 due to conflicting address:1d7c0
L1 Cache (read miss) at address 94: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[94]

CYCLE 595
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 Cache (write miss) at address 1d7c0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1d7c0]<-10
L1 Cache (read miss) at address 94: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[94]

CYCLE 596
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 Cache (write miss) at address 1d7c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1d7c0]<-10
L1 Cache (read miss) at address 94: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[94]

CYCLE 597
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 Cache (write miss) at address 1d7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1d7c0]<-10
L1 Cache (read miss) at address 94: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[94]

CYCLE 598
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 Cache (write miss) at address 1d7c0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1d7c0]<-10
L1 Cache (read miss) at address 94: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[94]

CYCLE 599
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 Cache (write miss) at address 1d7c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1d7c0]<-10
L1 Cache (read miss) at address 94: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 2949187520<-[94]

CYCLE 600
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 In isHIT:  tag: 29
way: 0 line tag: 24 replBits: 3
way: 1 line tag: 25 replBits: 4
way: 2 line tag: 26 replBits: 5
way: 3 line tag: 27 replBits: 6
way: 4 line tag: 28 replBits: 7
way: 5 line tag: 29 replBits: 0
L1 isHit is true
L1 curRepl: 0
way 0 replBits is: 3 will now decrease by 1
way 1 replBits is: 4 will now decrease by 1
way 2 replBits is: 5 will now decrease by 1
way 3 replBits is: 6 will now decrease by 1
way 4 replBits is: 7 will now decrease by 1
way 6 replBits is: 1 will now decrease by 1
way 7 replBits is: 2 will now decrease by 1
L1 Cache (write hit): [1d7c0]<-10
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 2949187520<-[94]

CYCLE 601
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 118784
R[31]: 65536
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 2415134656<-[98]

CYCLE 602
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 22 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 7
way: 1 line tag: 0 replBits: 0
way: 2 line tag: 0 replBits: 0
way: 3 line tag: 0 replBits: 0
way: 4 line tag: 0 replBits: 0
way: 5 line tag: 0 replBits: 0
way: 6 line tag: 0 replBits: 0
way: 7 line tag: 0 replBits: 0
MEM[1e7c0]: 0
MEM[1e7c1]: 0
MEM[1e7c2]: 0
MEM[1e7c3]: 0
MEM[1e7c4]: 0
MEM[1e7c5]: 0
MEM[1e7c6]: 0
MEM[1e7c7]: 0
L2 Cache: replacing line at idx:415 way:1 due to conflicting address:1e7c0
L1 Cache (read miss) at address 9c: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 9c: 58 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 603
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 1e7c0: 57 cycles remaining to be serviced
MEM[1e7c0]: 0
MEM[1e7c1]: 0
MEM[1e7c2]: 0
MEM[1e7c3]: 0
MEM[1e7c4]: 0
MEM[1e7c5]: 0
MEM[1e7c6]: 0
MEM[1e7c7]: 0
L1 Cache (read miss) at address 9c: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 9c: 56 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 604
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 1e7c0: 55 cycles remaining to be serviced
MEM[1e7c0]: 0
MEM[1e7c1]: 0
MEM[1e7c2]: 0
MEM[1e7c3]: 0
MEM[1e7c4]: 0
MEM[1e7c5]: 0
MEM[1e7c6]: 0
MEM[1e7c7]: 0
L1 Cache (read miss) at address 107c0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 107c0: 54 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address 9c: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 9c: 53 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 605
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 5 cycles remaining to be serviced
L2 Cache (write miss) at address 1e7c0: 52 cycles remaining to be serviced
MEM[1e7c0]: 0
MEM[1e7c1]: 0
MEM[1e7c2]: 0
MEM[1e7c3]: 0
MEM[1e7c4]: 0
MEM[1e7c5]: 0
MEM[1e7c6]: 0
MEM[1e7c7]: 0
L1 Cache (read miss) at address 107c0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 107c0: 51 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address 9c: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 9c: 50 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 606
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 1e7c0: 49 cycles remaining to be serviced
MEM[1e7c0]: 0
MEM[1e7c1]: 0
MEM[1e7c2]: 0
MEM[1e7c3]: 0
MEM[1e7c4]: 0
MEM[1e7c5]: 0
MEM[1e7c6]: 0
MEM[1e7c7]: 0
L1 Cache (read miss) at address 107c0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 107c0: 48 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L1 isHit is true
L1 curRepl: 7
L1 Cache (read hit): 2415204288<-[9c]

CYCLE 607
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 22 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 Cache (write miss) at address 1e7c0: 47 cycles remaining to be serviced
MEM[1e7c0]: 0
MEM[1e7c1]: 0
MEM[1e7c2]: 0
MEM[1e7c3]: 0
MEM[1e7c4]: 0
MEM[1e7c5]: 0
MEM[1e7c6]: 0
MEM[1e7c7]: 0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 107c0: 46 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address a0: 45 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 608
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 Cache (write miss) at address 1e7c0: 44 cycles remaining to be serviced
MEM[1e7c0]: 0
MEM[1e7c1]: 0
MEM[1e7c2]: 0
MEM[1e7c3]: 0
MEM[1e7c4]: 0
MEM[1e7c5]: 0
MEM[1e7c6]: 0
MEM[1e7c7]: 0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 107c0: 43 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address a0: 42 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 609
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 1e7c0: 41 cycles remaining to be serviced
MEM[1e7c0]: 0
MEM[1e7c1]: 0
MEM[1e7c2]: 0
MEM[1e7c3]: 0
MEM[1e7c4]: 0
MEM[1e7c5]: 0
MEM[1e7c6]: 0
MEM[1e7c7]: 0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 107c0: 40 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address a0: 39 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 610
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 Cache (write miss) at address 1e7c0: 38 cycles remaining to be serviced
MEM[1e7c0]: 0
MEM[1e7c1]: 0
MEM[1e7c2]: 0
MEM[1e7c3]: 0
MEM[1e7c4]: 0
MEM[1e7c5]: 0
MEM[1e7c6]: 0
MEM[1e7c7]: 0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 107c0: 37 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address a0: 36 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 611
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 22 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 Cache (write miss) at address 1e7c0: 35 cycles remaining to be serviced
MEM[1e7c0]: 0
MEM[1e7c1]: 0
MEM[1e7c2]: 0
MEM[1e7c3]: 0
MEM[1e7c4]: 0
MEM[1e7c5]: 0
MEM[1e7c6]: 0
MEM[1e7c7]: 0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 107c0: 34 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address a0: 33 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 612
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 Cache (write miss) at address 1e7c0: 32 cycles remaining to be serviced
MEM[1e7c0]: 0
MEM[1e7c1]: 0
MEM[1e7c2]: 0
MEM[1e7c3]: 0
MEM[1e7c4]: 0
MEM[1e7c5]: 0
MEM[1e7c6]: 0
MEM[1e7c7]: 0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 107c0: 31 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address a0: 30 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 613
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 1e7c0: 29 cycles remaining to be serviced
MEM[1e7c0]: 0
MEM[1e7c1]: 0
MEM[1e7c2]: 0
MEM[1e7c3]: 0
MEM[1e7c4]: 0
MEM[1e7c5]: 0
MEM[1e7c6]: 0
MEM[1e7c7]: 0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 107c0: 28 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address a0: 27 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 614
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 Cache (write miss) at address 1e7c0: 26 cycles remaining to be serviced
MEM[1e7c0]: 0
MEM[1e7c1]: 0
MEM[1e7c2]: 0
MEM[1e7c3]: 0
MEM[1e7c4]: 0
MEM[1e7c5]: 0
MEM[1e7c6]: 0
MEM[1e7c7]: 0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 107c0: 25 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address a0: 24 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 615
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 22 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 Cache (write miss) at address 1e7c0: 23 cycles remaining to be serviced
MEM[1e7c0]: 0
MEM[1e7c1]: 0
MEM[1e7c2]: 0
MEM[1e7c3]: 0
MEM[1e7c4]: 0
MEM[1e7c5]: 0
MEM[1e7c6]: 0
MEM[1e7c7]: 0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 107c0: 22 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address a0: 21 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 616
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 Cache (write miss) at address 1e7c0: 20 cycles remaining to be serviced
MEM[1e7c0]: 0
MEM[1e7c1]: 0
MEM[1e7c2]: 0
MEM[1e7c3]: 0
MEM[1e7c4]: 0
MEM[1e7c5]: 0
MEM[1e7c6]: 0
MEM[1e7c7]: 0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 107c0: 19 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address a0: 18 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 617
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 1e7c0: 17 cycles remaining to be serviced
MEM[1e7c0]: 0
MEM[1e7c1]: 0
MEM[1e7c2]: 0
MEM[1e7c3]: 0
MEM[1e7c4]: 0
MEM[1e7c5]: 0
MEM[1e7c6]: 0
MEM[1e7c7]: 0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 107c0: 16 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address a0: 15 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 618
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 Cache (write miss) at address 1e7c0: 14 cycles remaining to be serviced
MEM[1e7c0]: 0
MEM[1e7c1]: 0
MEM[1e7c2]: 0
MEM[1e7c3]: 0
MEM[1e7c4]: 0
MEM[1e7c5]: 0
MEM[1e7c6]: 0
MEM[1e7c7]: 0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 107c0: 13 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address a0: 12 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 619
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 22 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 Cache (write miss) at address 1e7c0: 11 cycles remaining to be serviced
MEM[1e7c0]: 0
MEM[1e7c1]: 0
MEM[1e7c2]: 0
MEM[1e7c3]: 0
MEM[1e7c4]: 0
MEM[1e7c5]: 0
MEM[1e7c6]: 0
MEM[1e7c7]: 0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 107c0: 10 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address a0: 9 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 620
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 Cache (write miss) at address 1e7c0: 8 cycles remaining to be serviced
MEM[1e7c0]: 0
MEM[1e7c1]: 0
MEM[1e7c2]: 0
MEM[1e7c3]: 0
MEM[1e7c4]: 0
MEM[1e7c5]: 0
MEM[1e7c6]: 0
MEM[1e7c7]: 0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 107c0: 7 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address a0: 6 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 621
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 1e7c0: 5 cycles remaining to be serviced
MEM[1e7c0]: 0
MEM[1e7c1]: 0
MEM[1e7c2]: 0
MEM[1e7c3]: 0
MEM[1e7c4]: 0
MEM[1e7c5]: 0
MEM[1e7c6]: 0
MEM[1e7c7]: 0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 107c0: 4 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address a0: 3 cycles remaining to be serviced
MEM[80]: 0
MEM[81]: 0
MEM[82]: 0
MEM[83]: 0
MEM[84]: 0
MEM[85]: 0
MEM[86]: 0
MEM[87]: 0

CYCLE 622
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 Cache (write miss) at address 1e7c0: 2 cycles remaining to be serviced
MEM[1e7c0]: 0
MEM[1e7c1]: 0
MEM[1e7c2]: 0
MEM[1e7c3]: 0
MEM[1e7c4]: 0
MEM[1e7c5]: 0
MEM[1e7c6]: 0
MEM[1e7c7]: 0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 107c0: 1 cycles remaining to be serviced
MEM[107c0]: 0
MEM[107c1]: 0
MEM[107c2]: 0
MEM[107c3]: 0
MEM[107c4]: 0
MEM[107c5]: 0
MEM[107c6]: 0
MEM[107c7]: 0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 623
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 22 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 7
way: 1 line tag: 3 replBits: 0
L2 isHit is true
L2 curRepl: 0
way 0 replBits is: 7 will now decrease by 1
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 6
L2 isHit is true
L2 curRepl: 6
way 1 replBits is: 7 will now decrease by 1
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 624
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 625
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 626
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 627
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 628
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 629
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 630
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 631
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 632
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 633
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 634
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 635
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 636
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 637
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 638
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 639
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 640
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 641
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 642
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 643
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 644
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 645
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 646
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 647
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 648
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 649
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 650
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 651
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 652
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 653
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 654
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 655
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 656
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 657
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 658
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 659
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 660
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 661
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 662
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 663
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 664
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 665
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 666
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 667
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 668
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 669
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 670
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 671
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 672
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 673
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 674
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 675
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 676
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 677
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 678
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 679
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 680
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 681
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 682
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 683
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 684
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 685
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 686
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 687
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 688
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 689
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 690
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 691
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 692
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 693
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 694
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 695
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 696
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 697
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 698
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 699
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 700
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 701
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 702
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 703
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 704
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 705
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 706
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 707
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 708
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 709
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 710
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 711
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 712
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 713
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 714
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 715
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 716
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 717
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 718
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 719
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 720
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 721
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 722
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 723
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 724
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 725
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 726
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 727
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 728
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 729
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 730
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 731
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 732
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 733
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 734
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 735
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 736
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 737
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 738
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 739
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 740
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 741
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 742
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 743
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 744
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 745
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 746
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 747
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 748
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 749
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 750
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 751
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 752
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 753
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 754
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 755
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 756
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 757
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 758
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 759
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 760
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 761
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 762
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 763
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 764
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 765
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 766
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 767
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 768
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 769
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 770
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 771
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 772
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 773
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 774
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 775
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 776
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 777
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 778
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 779
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 780
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 781
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 782
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 783
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 784
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 785
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 786
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 787
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 788
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 789
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 790
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 791
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 792
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 793
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 794
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 795
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 796
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 797
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 798
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 799
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 800
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 801
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 802
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 803
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 804
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 805
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 806
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 807
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 808
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 809
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 810
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 811
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 812
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 813
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 814
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 815
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 816
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 817
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 818
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 819
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 820
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 821
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 822
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 823
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 824
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 825
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 826
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 827
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 828
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 829
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 830
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 831
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 832
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 833
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 834
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 835
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 836
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 837
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 838
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 839
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 840
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 841
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 842
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 843
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 844
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 845
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 846
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 847
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 848
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 849
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 850
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 851
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 852
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 853
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 854
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 855
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 856
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 857
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 858
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 859
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 860
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 861
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 862
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 863
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 864
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 865
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 866
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 867
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 868
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 869
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 870
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 871
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 872
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 873
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 874
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 875
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 876
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 877
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 878
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 879
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 880
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 881
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 882
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 883
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 884
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 885
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 886
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 887
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 888
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 889
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 890
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 891
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 892
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 893
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 894
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 895
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 896
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 897
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 898
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 899
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 900
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 901
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 902
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 903
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 904
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 905
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 906
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 907
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 908
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 909
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 910
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 911
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 912
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 913
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 914
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 915
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 916
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 917
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 918
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 919
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 920
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 921
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 922
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 923
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 924
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 925
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 926
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 927
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 928
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 929
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 930
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 931
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 932
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 933
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 934
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 935
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 936
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 937
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 938
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 939
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 940
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 941
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 942
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 943
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 944
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 945
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 946
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 947
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 948
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 949
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 950
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 951
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 952
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 953
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 954
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 955
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 956
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 957
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 958
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 959
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 960
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 961
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 962
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 963
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 964
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 965
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 966
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 967
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 968
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 969
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 970
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 971
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 972
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 973
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 974
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 975
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 976
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 977
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 978
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 979
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 980
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 981
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 982
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 983
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 984
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 985
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 986
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 987
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 988
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 989
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 990
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 991
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 992
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 993
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 994
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 995
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 996
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 997
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 998
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 999
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1000
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1001
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1002
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1003
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1004
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1005
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1006
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1007
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1008
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1009
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1010
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1011
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1012
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1013
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1014
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1015
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1016
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1017
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1018
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1019
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1020
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1021
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1022
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1023
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1024
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1025
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1026
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1027
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1028
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1029
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1030
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1031
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1032
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1033
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1034
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1035
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1036
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1037
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1038
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1039
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1040
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1041
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1042
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1043
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1044
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1045
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1046
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1047
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1048
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1049
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1050
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1051
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1052
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1053
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1054
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1055
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1056
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1057
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1058
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1059
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1060
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1061
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1062
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1063
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1064
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1065
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1066
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1067
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1068
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1069
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1070
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1071
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1072
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1073
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1074
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1075
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1076
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1077
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1078
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1079
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1080
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1081
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1082
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1083
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1084
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1085
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1086
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1087
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1088
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1089
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1090
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1091
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1092
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1093
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1094
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1095
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1096
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1097
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1098
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1099
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1100
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1101
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1102
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1103
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1104
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1105
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1106
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1107
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1108
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1109
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1110
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1111
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1112
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1113
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1114
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1115
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1116
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1117
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1118
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1119
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1120
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1121
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1122
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1123
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1124
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1125
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1126
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1127
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1128
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1129
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1130
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1131
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1132
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1133
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1134
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1135
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1136
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1137
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1138
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1139
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1140
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1141
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1142
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1143
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1144
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1145
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1146
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1147
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1148
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1149
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1150
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1151
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1152
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1153
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1154
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1155
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1156
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1157
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1158
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1159
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1160
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1161
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1162
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1163
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1164
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1165
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1166
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1167
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1168
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1169
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1170
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1171
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1172
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1173
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1174
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1175
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1176
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1177
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1178
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1179
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1180
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1181
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1182
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1183
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1184
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1185
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1186
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1187
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1188
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1189
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1190
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1191
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1192
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1193
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1194
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1195
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1196
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1197
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1198
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1199
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1200
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1201
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1202
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1203
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1204
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1205
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1206
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1207
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1208
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1209
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1210
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1211
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1212
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1213
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1214
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1215
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1216
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1217
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1218
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1219
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1220
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1221
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1222
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1223
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1224
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1225
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1226
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1227
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1228
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1229
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1230
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1231
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1232
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1233
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1234
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1235
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1236
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1237
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1238
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1239
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1240
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1241
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1242
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1243
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1244
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1245
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1246
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1247
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1248
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1249
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1250
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1251
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1252
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1253
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1254
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1255
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1256
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1257
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1258
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1259
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1260
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1261
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1262
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1263
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1264
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1265
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1266
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1267
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1268
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1269
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1270
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1271
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1272
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1273
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1274
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1275
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1276
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1277
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1278
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1279
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1280
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1281
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1282
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1283
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1284
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1285
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1286
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1287
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1288
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1289
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1290
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1291
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1292
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1293
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1294
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1295
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1296
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1297
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1298
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1299
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1300
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1301
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1302
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1303
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1304
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1305
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1306
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1307
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1308
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1309
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1310
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1311
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1312
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1313
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1314
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1315
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1316
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1317
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1318
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1319
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1320
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1321
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1322
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1323
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1324
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1325
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1326
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1327
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1328
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1329
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1330
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1331
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1332
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1333
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1334
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1335
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1336
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1337
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1338
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1339
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1340
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1341
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1342
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1343
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1344
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1345
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1346
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1347
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1348
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1349
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1350
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1351
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1352
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1353
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1354
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1355
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1356
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1357
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1358
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1359
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1360
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1361
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1362
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1363
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1364
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1365
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1366
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1367
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1368
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1369
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1370
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1371
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1372
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1373
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1374
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1375
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1376
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1377
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1378
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1379
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1380
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1381
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1382
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1383
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1384
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1385
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1386
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1387
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1388
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1389
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1390
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1391
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1392
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1393
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1394
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1395
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1396
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1397
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1398
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1399
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1400
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1401
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1402
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1403
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1404
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1405
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1406
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1407
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1408
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1409
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1410
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1411
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1412
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1413
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1414
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1415
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1416
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1417
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1418
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1419
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1420
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1421
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1422
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1423
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1424
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1425
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1426
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1427
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1428
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1429
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1430
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1431
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1432
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1433
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1434
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1435
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1436
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1437
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1438
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1439
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1440
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1441
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1442
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1443
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1444
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1445
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1446
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1447
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1448
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1449
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1450
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1451
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1452
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1453
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1454
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1455
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1456
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1457
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1458
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1459
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1460
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1461
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1462
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1463
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1464
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1465
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1466
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1467
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1468
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1469
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1470
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1471
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1472
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1473
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1474
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1475
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1476
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1477
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1478
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1479
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1480
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1481
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1482
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1483
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1484
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1485
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1486
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1487
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1488
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1489
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1490
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1491
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1492
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1493
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1494
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1495
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1496
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1497
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1498
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1499
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1500
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1501
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1502
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1503
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1504
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1505
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1506
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1507
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1508
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1509
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1510
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1511
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1512
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1513
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1514
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1515
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1516
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1517
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1518
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1519
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1520
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1521
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1522
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1523
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1524
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1525
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1526
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1527
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1528
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1529
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1530
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1531
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1532
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1533
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1534
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1535
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1536
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1537
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1538
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1539
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1540
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1541
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1542
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1543
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1544
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1545
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1546
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1547
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1548
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1549
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1550
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1551
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1552
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1553
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1554
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1555
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1556
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1557
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1558
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1559
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1560
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1561
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1562
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1563
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1564
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1565
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1566
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1567
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1568
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1569
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1570
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1571
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1572
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1573
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1574
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1575
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1576
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1577
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1578
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1579
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1580
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1581
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1582
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1583
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1584
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1585
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1586
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1587
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1588
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1589
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1590
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1591
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1592
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1593
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1594
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1595
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1596
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1597
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1598
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1599
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1600
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1601
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1602
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1603
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1604
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1605
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1606
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1607
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1608
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1609
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1610
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1611
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1612
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1613
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1614
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1615
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1616
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1617
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1618
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1619
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1620
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1621
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1622
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1623
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1624
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1625
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1626
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1627
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1628
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1629
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1630
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1631
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1632
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1633
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1634
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1635
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1636
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1637
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1638
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1639
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1640
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1641
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1642
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1643
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1644
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1645
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1646
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1647
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1648
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1649
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1650
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1651
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1652
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1653
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1654
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1655
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1656
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1657
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1658
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1659
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1660
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1661
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1662
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1663
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1664
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1665
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1666
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1667
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1668
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1669
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1670
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1671
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1672
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1673
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1674
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1675
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1676
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1677
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1678
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1679
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1680
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1681
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1682
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1683
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1684
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1685
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1686
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1687
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1688
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1689
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1690
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1691
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1692
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1693
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1694
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1695
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1696
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1697
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1698
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1699
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1700
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1701
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1702
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1703
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1704
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1705
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1706
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1707
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1708
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1709
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1710
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1711
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1712
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1713
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1714
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1715
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1716
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1717
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1718
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1719
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1720
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1721
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1722
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1723
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1724
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1725
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1726
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1727
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1728
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1729
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1730
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1731
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1732
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1733
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1734
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1735
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1736
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1737
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1738
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1739
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1740
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1741
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1742
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1743
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1744
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1745
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1746
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1747
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1748
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1749
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1750
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1751
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1752
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1753
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1754
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1755
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1756
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1757
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1758
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1759
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1760
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1761
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1762
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1763
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1764
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1765
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1766
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1767
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1768
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1769
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1770
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1771
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1772
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1773
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1774
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1775
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1776
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1777
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1778
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1779
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1780
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1781
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1782
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1783
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1784
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1785
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1786
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1787
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1788
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1789
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1790
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1791
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1792
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1793
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1794
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1795
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1796
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1797
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1798
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1799
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1800
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1801
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1802
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1803
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1804
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1805
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1806
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1807
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1808
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1809
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1810
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1811
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1812
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1813
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1814
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1815
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1816
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1817
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1818
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1819
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1820
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1821
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1822
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1823
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1824
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1825
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1826
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1827
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1828
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1829
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1830
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1831
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1832
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1833
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1834
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1835
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1836
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1837
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1838
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1839
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1840
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1841
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1842
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1843
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1844
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1845
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1846
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1847
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1848
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1849
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1850
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1851
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1852
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1853
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1854
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1855
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1856
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1857
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1858
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1859
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1860
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1861
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1862
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1863
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1864
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1865
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1866
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1867
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1868
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1869
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1870
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1871
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1872
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1873
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1874
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1875
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1876
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1877
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1878
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1879
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1880
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1881
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1882
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1883
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1884
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1885
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1886
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1887
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1888
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1889
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1890
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1891
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1892
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1893
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1894
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1895
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1896
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1897
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1898
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1899
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1900
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1901
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1902
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1903
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1904
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1905
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1906
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1907
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1908
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1909
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 6 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 5 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 4 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1910
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 3 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 2 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 1 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1911
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 In isHIT:  tag: 30
way: 0 line tag: 24 replBits: 2
way: 1 line tag: 25 replBits: 3
way: 2 line tag: 26 replBits: 4
way: 3 line tag: 27 replBits: 5
way: 4 line tag: 28 replBits: 6
way: 5 line tag: 29 replBits: 7
way: 6 line tag: 16 replBits: 0
way: 7 line tag: 23 replBits: 1
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 11 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 10 cycles remaining to be serviced
L2 In isHIT:  tag: 0
way: 0 line tag: 0 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 378863624<-[a0]

CYCLE 1912
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 5
R[9]: 10
R[10]: 15
R[11]: 20
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 122880
R[31]: 65536
L1 Cache (write miss) at address 1e7c0: 9 cycles remaining to be serviced
L2 In isHIT:  tag: 3
way: 0 line tag: 2 replBits: 6
way: 1 line tag: 3 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (write hit): [1e7c0]<-10
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:1e7c0
L1 Cache (read miss) at address 107c0: 8 cycles remaining to be serviced
L2 In isHIT:  tag: 2
way: 0 line tag: 2 replBits: 7
L2 isHit is true
L2 curRepl: 7
L2 Cache (read hit): 5<-[107c0]
L1 Cache: replacing line at idx:31 way:6 due to conflicting address:107c0
L1 Cache (read miss) at address a0: 7 cycles remaining to be serviced
L2 In isHIT:  tag: 0
