Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov 17 19:17:40 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation
| Design       : processor
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                1000        
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  576         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3721)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26057)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3721)
---------------------------
 There are 3721 register/latch pins with no clock driven by root clock pin: count_reg[22]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26057)
----------------------------------------------------
 There are 26057 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.013        0.000                      0                  176        0.122        0.000                      0                  176        1.500        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
clk_pin           {0.000 4.000}        8.000           125.000         
  DCM_TMDS_CLKFX  {0.000 2.000}        4.000           250.000         
  MMCM_pix_clock  {0.000 20.000}       40.000          25.000          
  clkfb_in        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin                 4.694        0.000                      0                   23        0.268        0.000                      0                   23        2.000        0.000                       0                    25  
  DCM_TMDS_CLKFX        1.310        0.000                      0                   39        0.209        0.000                      0                   39        1.500        0.000                       0                    37  
  MMCM_pix_clock       21.209        0.000                      0                  114        0.180        0.000                      0                  114       19.500        0.000                       0                    80  
  clkfb_in                                                                                                                                                          5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MMCM_pix_clock  DCM_TMDS_CLKFX        1.013        0.000                      0                   30        0.122        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)                                          
(none)          DCM_TMDS_CLKFX                  
(none)          MMCM_pix_clock                  
(none)          clkfb_in                        
(none)                          MMCM_pix_clock  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.694ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.929ns (27.878%)  route 2.403ns (72.122%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.672     5.341    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  count_reg[22]/Q
                         net (fo=1, routed)           0.579     6.376    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.477 r  clk_BUFG_inst/O
                         net (fo=3722, routed)        1.824     8.301    clk_BUFG
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.372     8.673 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.673    count_reg[20]_i_1_n_5
    SLICE_X22Y46         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.498    12.890    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.450    13.341    
                         clock uncertainty           -0.035    13.305    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.062    13.367    count_reg[22]
  -------------------------------------------------------------------
                         required time                         13.367    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  4.694    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 1.920ns (78.085%)  route 0.539ns (21.915%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.335    count_reg_n_0_[1]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.009 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.237    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.351    count_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.465    count_reg[16]_i_1_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.799 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.799    count_reg[20]_i_1_n_6
    SLICE_X22Y46         FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.498    12.890    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.425    13.316    
                         clock uncertainty           -0.035    13.280    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.062    13.342    count_reg[21]
  -------------------------------------------------------------------
                         required time                         13.342    
                         arrival time                          -7.799    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.655ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 1.809ns (77.049%)  route 0.539ns (22.951%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.335    count_reg_n_0_[1]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.009 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.237    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.351    count_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.465    count_reg[16]_i_1_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.688 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.688    count_reg[20]_i_1_n_7
    SLICE_X22Y46         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.498    12.890    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.425    13.316    
                         clock uncertainty           -0.035    13.280    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.062    13.342    count_reg[20]
  -------------------------------------------------------------------
                         required time                         13.342    
                         arrival time                          -7.688    
  -------------------------------------------------------------------
                         slack                                  5.655    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.806ns (77.020%)  route 0.539ns (22.980%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.335    count_reg_n_0_[1]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.009 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.237    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.351    count_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.685 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.685    count_reg[16]_i_1_n_6
    SLICE_X22Y45         FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.498    12.890    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.425    13.316    
                         clock uncertainty           -0.035    13.280    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.062    13.342    count_reg[17]
  -------------------------------------------------------------------
                         required time                         13.342    
                         arrival time                          -7.685    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 1.785ns (76.812%)  route 0.539ns (23.188%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.335    count_reg_n_0_[1]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.009 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.237    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.351    count_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.664 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.664    count_reg[16]_i_1_n_4
    SLICE_X22Y45         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.498    12.890    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.425    13.316    
                         clock uncertainty           -0.035    13.280    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.062    13.342    count_reg[19]
  -------------------------------------------------------------------
                         required time                         13.342    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.753ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 1.711ns (76.049%)  route 0.539ns (23.951%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.335    count_reg_n_0_[1]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.009 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.237    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.351    count_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.590 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.590    count_reg[16]_i_1_n_5
    SLICE_X22Y45         FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.498    12.890    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.425    13.316    
                         clock uncertainty           -0.035    13.280    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.062    13.342    count_reg[18]
  -------------------------------------------------------------------
                         required time                         13.342    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  5.753    

Slack (MET) :             5.769ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 1.695ns (75.878%)  route 0.539ns (24.122%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.335    count_reg_n_0_[1]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.009 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.237    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.351    count_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.574 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.574    count_reg[16]_i_1_n_7
    SLICE_X22Y45         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.498    12.890    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.425    13.316    
                         clock uncertainty           -0.035    13.280    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.062    13.342    count_reg[16]
  -------------------------------------------------------------------
                         required time                         13.342    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                  5.769    

Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 1.692ns (75.845%)  route 0.539ns (24.155%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.335    count_reg_n_0_[1]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.009 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.237    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.571 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.571    count_reg[12]_i_1_n_6
    SLICE_X22Y44         FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.498    12.890    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.425    13.316    
                         clock uncertainty           -0.035    13.280    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)        0.062    13.342    count_reg[13]
  -------------------------------------------------------------------
                         required time                         13.342    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 1.671ns (75.616%)  route 0.539ns (24.384%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.335    count_reg_n_0_[1]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.009 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.237    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.550 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.550    count_reg[12]_i_1_n_4
    SLICE_X22Y44         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.498    12.890    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[15]/C
                         clock pessimism              0.425    13.316    
                         clock uncertainty           -0.035    13.280    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)        0.062    13.342    count_reg[15]
  -------------------------------------------------------------------
                         required time                         13.342    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 1.597ns (74.771%)  route 0.539ns (25.229%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.335    count_reg_n_0_[1]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.009 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.237    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.476 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.476    count_reg[12]_i_1_n_5
    SLICE_X22Y44         FDRE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.498    12.890    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[14]/C
                         clock pessimism              0.425    13.316    
                         clock uncertainty           -0.035    13.280    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)        0.062    13.342    count_reg[14]
  -------------------------------------------------------------------
                         required time                         13.342    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                  5.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y43         FDRE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.737    count_reg_n_0_[10]
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    count_reg[8]_i_1_n_5
    SLICE_X22Y43         FDRE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y43         FDRE                                         r  count_reg[10]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[14]/Q
                         net (fo=1, routed)           0.121     1.737    count_reg_n_0_[14]
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    count_reg[12]_i_1_n_5
    SLICE_X22Y44         FDRE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[14]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[18]/Q
                         net (fo=1, routed)           0.121     1.737    count_reg_n_0_[18]
    SLICE_X22Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    count_reg[16]_i_1_n_5
    SLICE_X22Y45         FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[18]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.561     1.473    sysclk_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  count_reg[6]/Q
                         net (fo=1, routed)           0.121     1.736    count_reg_n_0_[6]
    SLICE_X22Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.847 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    count_reg[4]_i_1_n_5
    SLICE_X22Y42         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.829     1.988    sysclk_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y43         FDRE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.737    count_reg_n_0_[10]
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.881 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    count_reg[8]_i_1_n_4
    SLICE_X22Y43         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y43         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[14]/Q
                         net (fo=1, routed)           0.121     1.737    count_reg_n_0_[14]
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.881 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    count_reg[12]_i_1_n_4
    SLICE_X22Y44         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[18]/Q
                         net (fo=1, routed)           0.121     1.737    count_reg_n_0_[18]
    SLICE_X22Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.881 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    count_reg[16]_i_1_n_4
    SLICE_X22Y45         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.561     1.473    sysclk_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  count_reg[6]/Q
                         net (fo=1, routed)           0.121     1.736    count_reg_n_0_[6]
    SLICE_X22Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.880 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    count_reg[4]_i_1_n_4
    SLICE_X22Y42         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.829     1.988    sysclk_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.561     1.473    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.787    count_reg_n_0_[0]
    SLICE_X22Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.832 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.832    count[0]_i_2_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.902 r  count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.902    count_reg[0]_i_1_n_7
    SLICE_X22Y41         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.829     1.988    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[13]/Q
                         net (fo=1, routed)           0.180     1.795    count_reg_n_0_[13]
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.905 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.905    count_reg[12]_i_1_n_6
    SLICE_X22Y44         FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[13]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   sysclk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X22Y41     count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X22Y43     count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X22Y43     count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X22Y44     count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X22Y44     count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X22Y44     count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X22Y44     count_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X22Y45     count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y41     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y41     count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y43     count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y43     count_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y43     count_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y43     count_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y44     count_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y44     count_reg[12]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y41     count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y41     count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y43     count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y43     count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y43     count_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y43     count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y44     count_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y44     count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  DCM_TMDS_CLKFX
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        1.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.642ns (30.570%)  route 1.458ns (69.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 8.968 - 4.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.749     5.421    dispDriver/clk_TMDS
    SLICE_X38Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518     5.939 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.870     6.809    dispDriver/TMDS_mod10[2]
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.124     6.933 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.588     7.521    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X38Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.572     8.967    dispDriver/clk_TMDS
    SLICE_X38Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
                         clock pessimism              0.453     9.421    
                         clock uncertainty           -0.066     9.355    
    SLICE_X38Y38         FDRE (Setup_fdre_C_R)       -0.524     8.831    dispDriver/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          8.831    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.642ns (30.570%)  route 1.458ns (69.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 8.968 - 4.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.749     5.421    dispDriver/clk_TMDS
    SLICE_X38Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518     5.939 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.870     6.809    dispDriver/TMDS_mod10[2]
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.124     6.933 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.588     7.521    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X38Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.572     8.967    dispDriver/clk_TMDS
    SLICE_X38Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
                         clock pessimism              0.453     9.421    
                         clock uncertainty           -0.066     9.355    
    SLICE_X38Y38         FDRE (Setup_fdre_C_R)       -0.524     8.831    dispDriver/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          8.831    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.642ns (30.570%)  route 1.458ns (69.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 8.968 - 4.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.749     5.421    dispDriver/clk_TMDS
    SLICE_X38Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518     5.939 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.870     6.809    dispDriver/TMDS_mod10[2]
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.124     6.933 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.588     7.521    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X38Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.572     8.967    dispDriver/clk_TMDS
    SLICE_X38Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
                         clock pessimism              0.453     9.421    
                         clock uncertainty           -0.066     9.355    
    SLICE_X38Y38         FDRE (Setup_fdre_C_R)       -0.524     8.831    dispDriver/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          8.831    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.642ns (30.570%)  route 1.458ns (69.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 8.968 - 4.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.749     5.421    dispDriver/clk_TMDS
    SLICE_X38Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518     5.939 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.870     6.809    dispDriver/TMDS_mod10[2]
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.124     6.933 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.588     7.521    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X38Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.572     8.967    dispDriver/clk_TMDS
    SLICE_X38Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism              0.453     9.421    
                         clock uncertainty           -0.066     9.355    
    SLICE_X38Y38         FDRE (Setup_fdre_C_R)       -0.524     8.831    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          8.831    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.642ns (30.716%)  route 1.448ns (69.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 8.968 - 4.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.749     5.421    dispDriver/clk_TMDS
    SLICE_X38Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518     5.939 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.870     6.809    dispDriver/TMDS_mod10[2]
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.124     6.933 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.578     7.511    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X39Y38         FDRE                                         r  dispDriver/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.572     8.967    dispDriver/clk_TMDS
    SLICE_X39Y38         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
                         clock pessimism              0.431     9.399    
                         clock uncertainty           -0.066     9.333    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)       -0.081     9.252    dispDriver/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          9.252    
                         arrival time                          -7.511    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.983ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.580ns (31.417%)  route 1.266ns (68.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 8.894 - 4.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.749     5.421    dispDriver/clk_TMDS
    SLICE_X39Y38         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.266     7.143    dispDriver/TMDS_shift_load
    SLICE_X35Y40         LUT3 (Prop_lut3_I1_O)        0.124     7.267 r  dispDriver/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     7.267    dispDriver/TMDS_shift_red[2]_i_1_n_0
    SLICE_X35Y40         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.498     8.894    dispDriver/clk_TMDS
    SLICE_X35Y40         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.391     9.285    
                         clock uncertainty           -0.066     9.219    
    SLICE_X35Y40         FDRE (Setup_fdre_C_D)        0.031     9.250    dispDriver/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          9.250    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             1.999ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.608ns (32.442%)  route 1.266ns (67.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 8.894 - 4.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.749     5.421    dispDriver/clk_TMDS
    SLICE_X39Y38         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.266     7.143    dispDriver/TMDS_shift_load
    SLICE_X35Y40         LUT3 (Prop_lut3_I1_O)        0.152     7.295 r  dispDriver/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     7.295    dispDriver/TMDS_shift_red[6]_i_1_n_0
    SLICE_X35Y40         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.498     8.894    dispDriver/clk_TMDS
    SLICE_X35Y40         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.391     9.285    
                         clock uncertainty           -0.066     9.219    
    SLICE_X35Y40         FDRE (Setup_fdre_C_D)        0.075     9.294    dispDriver/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             2.133ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.580ns (34.224%)  route 1.115ns (65.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 8.892 - 4.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.749     5.421    dispDriver/clk_TMDS
    SLICE_X39Y38         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.115     6.991    dispDriver/TMDS_shift_load
    SLICE_X35Y38         LUT3 (Prop_lut3_I1_O)        0.124     7.115 r  dispDriver/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     7.115    dispDriver/TMDS_shift_green[4]_i_1_n_0
    SLICE_X35Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.497     8.892    dispDriver/clk_TMDS
    SLICE_X35Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.391     9.284    
                         clock uncertainty           -0.066     9.218    
    SLICE_X35Y38         FDRE (Setup_fdre_C_D)        0.031     9.249    dispDriver/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                          -7.115    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.145ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.580ns (34.469%)  route 1.103ns (65.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 8.892 - 4.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.749     5.421    dispDriver/clk_TMDS
    SLICE_X39Y38         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.103     6.979    dispDriver/TMDS_shift_load
    SLICE_X35Y38         LUT3 (Prop_lut3_I1_O)        0.124     7.103 r  dispDriver/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     7.103    dispDriver/TMDS_shift_green[5]_i_1_n_0
    SLICE_X35Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.497     8.892    dispDriver/clk_TMDS
    SLICE_X35Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.391     9.284    
                         clock uncertainty           -0.066     9.218    
    SLICE_X35Y38         FDRE (Setup_fdre_C_D)        0.031     9.249    dispDriver/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          9.249    
                         arrival time                          -7.103    
  -------------------------------------------------------------------
                         slack                                  2.145    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.608ns (35.293%)  route 1.115ns (64.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 8.892 - 4.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.749     5.421    dispDriver/clk_TMDS
    SLICE_X39Y38         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.115     6.991    dispDriver/TMDS_shift_load
    SLICE_X35Y38         LUT3 (Prop_lut3_I1_O)        0.152     7.143 r  dispDriver/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     7.143    dispDriver/TMDS_shift_green[6]_i_1_n_0
    SLICE_X35Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.497     8.892    dispDriver/clk_TMDS
    SLICE_X35Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.391     9.284    
                         clock uncertainty           -0.066     9.218    
    SLICE_X35Y38         FDRE (Setup_fdre_C_D)        0.075     9.293    dispDriver/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          9.293    
                         arrival time                          -7.143    
  -------------------------------------------------------------------
                         slack                                  2.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.561     1.475    dispDriver/clk_TMDS
    SLICE_X35Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.128     1.603 r  dispDriver/TMDS_shift_green_reg[7]/Q
                         net (fo=1, routed)           0.086     1.689    dispDriver/TMDS_shift_green__0[7]
    SLICE_X35Y38         LUT3 (Prop_lut3_I2_O)        0.102     1.791 r  dispDriver/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.791    dispDriver/TMDS_shift_green[6]_i_1_n_0
    SLICE_X35Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.830     1.991    dispDriver/clk_TMDS
    SLICE_X35Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
                         clock pessimism             -0.516     1.475    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.107     1.582    dispDriver/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X38Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.174     1.840    dispDriver/TMDS_mod10[0]
    SLICE_X38Y38         LUT4 (Prop_lut4_I1_O)        0.043     1.883 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=1, routed)           0.000     1.883    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X38Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.857     2.018    dispDriver/clk_TMDS
    SLICE_X38Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism             -0.516     1.502    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.131     1.633    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.227ns (61.721%)  route 0.141ns (38.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.561     1.475    dispDriver/clk_TMDS
    SLICE_X35Y39         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.128     1.603 r  dispDriver/TMDS_shift_red_reg[3]/Q
                         net (fo=1, routed)           0.141     1.744    dispDriver/TMDS_shift_red__0[3]
    SLICE_X35Y40         LUT3 (Prop_lut3_I2_O)        0.099     1.843 r  dispDriver/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.843    dispDriver/TMDS_shift_red[2]_i_1_n_0
    SLICE_X35Y40         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.831     1.992    dispDriver/clk_TMDS
    SLICE_X35Y40         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/C
                         clock pessimism             -0.500     1.492    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.092     1.584    dispDriver/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X38Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.174     1.840    dispDriver/TMDS_mod10[0]
    SLICE_X38Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.885 r  dispDriver/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000     1.885    dispDriver/TMDS_mod10[2]_i_1_n_0
    SLICE_X38Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.857     2.018    dispDriver/clk_TMDS
    SLICE_X38Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
                         clock pessimism             -0.516     1.502    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.121     1.623    dispDriver/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.184ns (46.444%)  route 0.212ns (53.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.561     1.475    dispDriver/clk_TMDS
    SLICE_X35Y39         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  dispDriver/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.212     1.828    dispDriver/TMDS_shift_red__0[7]
    SLICE_X35Y40         LUT3 (Prop_lut3_I2_O)        0.043     1.871 r  dispDriver/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.871    dispDriver/TMDS_shift_red[6]_i_1_n_0
    SLICE_X35Y40         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.831     1.992    dispDriver/clk_TMDS
    SLICE_X35Y40         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/C
                         clock pessimism             -0.500     1.492    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.107     1.599    dispDriver/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.183ns (45.589%)  route 0.218ns (54.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X39Y38         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/TMDS_shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.218     1.862    dispDriver/TMDS_shift_blue__0[8]
    SLICE_X39Y39         LUT3 (Prop_lut3_I2_O)        0.042     1.904 r  dispDriver/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.904    dispDriver/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X39Y39         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.857     2.018    dispDriver/clk_TMDS
    SLICE_X39Y39         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.107     1.625    dispDriver/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.227ns (60.919%)  route 0.146ns (39.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X39Y38         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  dispDriver/TMDS_shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.146     1.776    dispDriver/TMDS_shift_blue__0[9]
    SLICE_X39Y38         LUT3 (Prop_lut3_I2_O)        0.099     1.875 r  dispDriver/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     1.875    dispDriver/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X39Y38         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.857     2.018    dispDriver/clk_TMDS
    SLICE_X39Y38         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/C
                         clock pessimism             -0.516     1.502    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.091     1.593    dispDriver/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.227ns (60.919%)  route 0.146ns (39.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.562     1.476    dispDriver/clk_TMDS
    SLICE_X35Y40         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  dispDriver/TMDS_shift_red_reg[1]/Q
                         net (fo=1, routed)           0.146     1.750    dispDriver/TMDS_shift_red__0[1]
    SLICE_X35Y40         LUT3 (Prop_lut3_I2_O)        0.099     1.849 r  dispDriver/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.849    dispDriver/TMDS_shift_red[0]_i_1_n_0
    SLICE_X35Y40         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.831     1.992    dispDriver/clk_TMDS
    SLICE_X35Y40         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
                         clock pessimism             -0.516     1.476    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.091     1.567    dispDriver/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.249ns (59.298%)  route 0.171ns (40.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X38Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.148     1.650 r  dispDriver/TMDS_mod10_reg[1]/Q
                         net (fo=4, routed)           0.171     1.821    dispDriver/TMDS_mod10[1]
    SLICE_X38Y38         LUT2 (Prop_lut2_I1_O)        0.101     1.922 r  dispDriver/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000     1.922    dispDriver/TMDS_mod10[1]_i_1_n_0
    SLICE_X38Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.857     2.018    dispDriver/clk_TMDS
    SLICE_X38Y38         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
                         clock pessimism             -0.516     1.502    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.131     1.633    dispDriver/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.227ns (59.030%)  route 0.158ns (40.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X36Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  dispDriver/TMDS_shift_green_reg[1]/Q
                         net (fo=1, routed)           0.158     1.788    dispDriver/TMDS_shift_green__0[1]
    SLICE_X36Y38         LUT3 (Prop_lut3_I2_O)        0.099     1.887 r  dispDriver/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.887    dispDriver/TMDS_shift_green[0]_i_1_n_0
    SLICE_X36Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.857     2.018    dispDriver/clk_TMDS
    SLICE_X36Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
                         clock pessimism             -0.516     1.502    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.091     1.593    dispDriver/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCM_TMDS_CLKFX
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    dispDriver/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X38Y38     dispDriver/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X38Y38     dispDriver/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X38Y38     dispDriver/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X38Y38     dispDriver/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X39Y39     dispDriver/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X39Y39     dispDriver/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X39Y39     dispDriver/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X39Y39     dispDriver/TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y38     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y38     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y38     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y38     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y38     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y38     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y38     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y38     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y39     dispDriver/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y39     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y38     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y38     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y38     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y38     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y38     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y38     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y38     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y38     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y39     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y39     dispDriver/TMDS_shift_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack       21.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.209ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.713ns  (logic 3.642ns (19.463%)  route 15.071ns (80.537%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 44.968 - 40.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.749     5.421    dispDriver/pixclk
    SLICE_X41Y35         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.594     6.471    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.842 r  dispDriver/memory_reg_0_127_0_0_i_18/O[0]
                         net (fo=2, routed)           0.593     7.435    dispDriver/yoffset[2]
    SLICE_X41Y34         LUT2 (Prop_lut2_I0_O)        0.299     7.734 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     7.734    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.314 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        7.645    15.960    mem/disMem/memory_reg_1664_1791_12_12/DPRA3
    SLICE_X4Y0           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    16.262 f  mem/disMem/memory_reg_1664_1791_12_12/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.262    mem/disMem/memory_reg_1664_1791_12_12/DPO1
    SLICE_X4Y0           MUXF7 (Prop_muxf7_I1_O)      0.214    16.476 f  mem/disMem/memory_reg_1664_1791_12_12/F7.DP/O
                         net (fo=1, routed)           1.075    17.551    mem/disMem/memory_reg_1664_1791_12_12_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I3_O)        0.297    17.848 f  mem/disMem/genblk1.balance_acc[3]_i_263/O
                         net (fo=1, routed)           0.000    17.848    mem/disMem/genblk1.balance_acc[3]_i_263_n_0
    SLICE_X7Y6           MUXF7 (Prop_muxf7_I1_O)      0.217    18.065 f  mem/disMem/genblk1.balance_acc_reg[3]_i_183/O
                         net (fo=1, routed)           0.000    18.065    mem/disMem/genblk1.balance_acc_reg[3]_i_183_n_0
    SLICE_X7Y6           MUXF8 (Prop_muxf8_I1_O)      0.094    18.159 f  mem/disMem/genblk1.balance_acc_reg[3]_i_88/O
                         net (fo=1, routed)           0.826    18.985    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_2
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.316    19.301 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_35/O
                         net (fo=1, routed)           0.481    19.782    dispDriver/encode_R/genblk1.balance_acc[3]_i_35_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I0_O)        0.124    19.906 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           0.904    20.811    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I4_O)        0.124    20.935 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.890    22.825    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I4_O)        0.124    22.949 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.061    24.010    dispDriver/encode_B/genblk1.TMDS_reg[7]_0
    SLICE_X38Y39         LUT3 (Prop_lut3_I1_O)        0.124    24.134 r  dispDriver/encode_B/genblk1.TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    24.134    dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0
    SLICE_X38Y39         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.573    44.968    dispDriver/encode_B/pixclk
    SLICE_X38Y39         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C
                         clock pessimism              0.391    45.360    
                         clock uncertainty           -0.094    45.266    
    SLICE_X38Y39         FDRE (Setup_fdre_C_D)        0.077    45.343    dispDriver/encode_B/genblk1.TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         45.343    
                         arrival time                         -24.134    
  -------------------------------------------------------------------
                         slack                                 21.209    

Slack (MET) :             21.258ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.705ns  (logic 3.634ns (19.428%)  route 15.071ns (80.572%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 44.968 - 40.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.749     5.421    dispDriver/pixclk
    SLICE_X41Y35         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.594     6.471    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.842 r  dispDriver/memory_reg_0_127_0_0_i_18/O[0]
                         net (fo=2, routed)           0.593     7.435    dispDriver/yoffset[2]
    SLICE_X41Y34         LUT2 (Prop_lut2_I0_O)        0.299     7.734 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     7.734    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.314 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        7.645    15.960    mem/disMem/memory_reg_1664_1791_12_12/DPRA3
    SLICE_X4Y0           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    16.262 r  mem/disMem/memory_reg_1664_1791_12_12/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.262    mem/disMem/memory_reg_1664_1791_12_12/DPO1
    SLICE_X4Y0           MUXF7 (Prop_muxf7_I1_O)      0.214    16.476 r  mem/disMem/memory_reg_1664_1791_12_12/F7.DP/O
                         net (fo=1, routed)           1.075    17.551    mem/disMem/memory_reg_1664_1791_12_12_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I3_O)        0.297    17.848 r  mem/disMem/genblk1.balance_acc[3]_i_263/O
                         net (fo=1, routed)           0.000    17.848    mem/disMem/genblk1.balance_acc[3]_i_263_n_0
    SLICE_X7Y6           MUXF7 (Prop_muxf7_I1_O)      0.217    18.065 r  mem/disMem/genblk1.balance_acc_reg[3]_i_183/O
                         net (fo=1, routed)           0.000    18.065    mem/disMem/genblk1.balance_acc_reg[3]_i_183_n_0
    SLICE_X7Y6           MUXF8 (Prop_muxf8_I1_O)      0.094    18.159 r  mem/disMem/genblk1.balance_acc_reg[3]_i_88/O
                         net (fo=1, routed)           0.826    18.985    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_2
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.316    19.301 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_35/O
                         net (fo=1, routed)           0.481    19.782    dispDriver/encode_R/genblk1.balance_acc[3]_i_35_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I0_O)        0.124    19.906 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           0.904    20.811    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I4_O)        0.124    20.935 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.890    22.825    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I4_O)        0.124    22.949 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.061    24.010    dispDriver/encode_B/genblk1.TMDS_reg[7]_0
    SLICE_X38Y39         LUT3 (Prop_lut3_I1_O)        0.116    24.126 r  dispDriver/encode_B/genblk1.TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000    24.126    dispDriver/encode_B/genblk1.TMDS[7]_i_1_n_0
    SLICE_X38Y39         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.573    44.968    dispDriver/encode_B/pixclk
    SLICE_X38Y39         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C
                         clock pessimism              0.391    45.360    
                         clock uncertainty           -0.094    45.266    
    SLICE_X38Y39         FDRE (Setup_fdre_C_D)        0.118    45.384    dispDriver/encode_B/genblk1.TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         45.384    
                         arrival time                         -24.126    
  -------------------------------------------------------------------
                         slack                                 21.258    

Slack (MET) :             21.316ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.482ns  (logic 3.642ns (19.705%)  route 14.840ns (80.295%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 44.894 - 40.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.749     5.421    dispDriver/pixclk
    SLICE_X41Y35         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.594     6.471    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.842 r  dispDriver/memory_reg_0_127_0_0_i_18/O[0]
                         net (fo=2, routed)           0.593     7.435    dispDriver/yoffset[2]
    SLICE_X41Y34         LUT2 (Prop_lut2_I0_O)        0.299     7.734 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     7.734    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.314 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        7.645    15.960    mem/disMem/memory_reg_1664_1791_12_12/DPRA3
    SLICE_X4Y0           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    16.262 r  mem/disMem/memory_reg_1664_1791_12_12/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.262    mem/disMem/memory_reg_1664_1791_12_12/DPO1
    SLICE_X4Y0           MUXF7 (Prop_muxf7_I1_O)      0.214    16.476 r  mem/disMem/memory_reg_1664_1791_12_12/F7.DP/O
                         net (fo=1, routed)           1.075    17.551    mem/disMem/memory_reg_1664_1791_12_12_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I3_O)        0.297    17.848 r  mem/disMem/genblk1.balance_acc[3]_i_263/O
                         net (fo=1, routed)           0.000    17.848    mem/disMem/genblk1.balance_acc[3]_i_263_n_0
    SLICE_X7Y6           MUXF7 (Prop_muxf7_I1_O)      0.217    18.065 r  mem/disMem/genblk1.balance_acc_reg[3]_i_183/O
                         net (fo=1, routed)           0.000    18.065    mem/disMem/genblk1.balance_acc_reg[3]_i_183_n_0
    SLICE_X7Y6           MUXF8 (Prop_muxf8_I1_O)      0.094    18.159 r  mem/disMem/genblk1.balance_acc_reg[3]_i_88/O
                         net (fo=1, routed)           0.826    18.985    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_2
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.316    19.301 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_35/O
                         net (fo=1, routed)           0.481    19.782    dispDriver/encode_R/genblk1.balance_acc[3]_i_35_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I0_O)        0.124    19.906 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           0.904    20.811    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I4_O)        0.124    20.935 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.890    22.825    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I4_O)        0.124    22.949 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.830    23.779    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.124    23.903 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000    23.903    dispDriver/encode_R/TMDS0[2]
    SLICE_X33Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.498    44.894    dispDriver/encode_R/pixclk
    SLICE_X33Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.391    45.285    
                         clock uncertainty           -0.094    45.191    
    SLICE_X33Y40         FDRE (Setup_fdre_C_D)        0.029    45.220    dispDriver/encode_R/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         45.220    
                         arrival time                         -23.903    
  -------------------------------------------------------------------
                         slack                                 21.316    

Slack (MET) :             21.438ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.361ns  (logic 3.642ns (19.836%)  route 14.719ns (80.164%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 44.894 - 40.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.749     5.421    dispDriver/pixclk
    SLICE_X41Y35         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.594     6.471    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.842 r  dispDriver/memory_reg_0_127_0_0_i_18/O[0]
                         net (fo=2, routed)           0.593     7.435    dispDriver/yoffset[2]
    SLICE_X41Y34         LUT2 (Prop_lut2_I0_O)        0.299     7.734 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     7.734    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.314 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        7.645    15.960    mem/disMem/memory_reg_1664_1791_12_12/DPRA3
    SLICE_X4Y0           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    16.262 f  mem/disMem/memory_reg_1664_1791_12_12/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.262    mem/disMem/memory_reg_1664_1791_12_12/DPO1
    SLICE_X4Y0           MUXF7 (Prop_muxf7_I1_O)      0.214    16.476 f  mem/disMem/memory_reg_1664_1791_12_12/F7.DP/O
                         net (fo=1, routed)           1.075    17.551    mem/disMem/memory_reg_1664_1791_12_12_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I3_O)        0.297    17.848 f  mem/disMem/genblk1.balance_acc[3]_i_263/O
                         net (fo=1, routed)           0.000    17.848    mem/disMem/genblk1.balance_acc[3]_i_263_n_0
    SLICE_X7Y6           MUXF7 (Prop_muxf7_I1_O)      0.217    18.065 f  mem/disMem/genblk1.balance_acc_reg[3]_i_183/O
                         net (fo=1, routed)           0.000    18.065    mem/disMem/genblk1.balance_acc_reg[3]_i_183_n_0
    SLICE_X7Y6           MUXF8 (Prop_muxf8_I1_O)      0.094    18.159 f  mem/disMem/genblk1.balance_acc_reg[3]_i_88/O
                         net (fo=1, routed)           0.826    18.985    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_2
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.316    19.301 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_35/O
                         net (fo=1, routed)           0.481    19.782    dispDriver/encode_R/genblk1.balance_acc[3]_i_35_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I0_O)        0.124    19.906 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           0.904    20.811    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I4_O)        0.124    20.935 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.890    22.825    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I4_O)        0.124    22.949 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.709    23.657    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.124    23.781 r  dispDriver/encode_R/genblk1.TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000    23.781    dispDriver/encode_R/TMDS0[3]
    SLICE_X33Y39         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.498    44.894    dispDriver/encode_R/pixclk
    SLICE_X33Y39         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C
                         clock pessimism              0.391    45.285    
                         clock uncertainty           -0.094    45.191    
    SLICE_X33Y39         FDRE (Setup_fdre_C_D)        0.029    45.220    dispDriver/encode_R/genblk1.TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         45.220    
                         arrival time                         -23.781    
  -------------------------------------------------------------------
                         slack                                 21.438    

Slack (MET) :             21.443ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.358ns  (logic 3.642ns (19.839%)  route 14.716ns (80.161%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 44.894 - 40.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.749     5.421    dispDriver/pixclk
    SLICE_X41Y35         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.594     6.471    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.842 r  dispDriver/memory_reg_0_127_0_0_i_18/O[0]
                         net (fo=2, routed)           0.593     7.435    dispDriver/yoffset[2]
    SLICE_X41Y34         LUT2 (Prop_lut2_I0_O)        0.299     7.734 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     7.734    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.314 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        7.645    15.960    mem/disMem/memory_reg_1664_1791_12_12/DPRA3
    SLICE_X4Y0           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    16.262 r  mem/disMem/memory_reg_1664_1791_12_12/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.262    mem/disMem/memory_reg_1664_1791_12_12/DPO1
    SLICE_X4Y0           MUXF7 (Prop_muxf7_I1_O)      0.214    16.476 r  mem/disMem/memory_reg_1664_1791_12_12/F7.DP/O
                         net (fo=1, routed)           1.075    17.551    mem/disMem/memory_reg_1664_1791_12_12_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I3_O)        0.297    17.848 r  mem/disMem/genblk1.balance_acc[3]_i_263/O
                         net (fo=1, routed)           0.000    17.848    mem/disMem/genblk1.balance_acc[3]_i_263_n_0
    SLICE_X7Y6           MUXF7 (Prop_muxf7_I1_O)      0.217    18.065 r  mem/disMem/genblk1.balance_acc_reg[3]_i_183/O
                         net (fo=1, routed)           0.000    18.065    mem/disMem/genblk1.balance_acc_reg[3]_i_183_n_0
    SLICE_X7Y6           MUXF8 (Prop_muxf8_I1_O)      0.094    18.159 r  mem/disMem/genblk1.balance_acc_reg[3]_i_88/O
                         net (fo=1, routed)           0.826    18.985    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_2
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.316    19.301 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_35/O
                         net (fo=1, routed)           0.481    19.782    dispDriver/encode_R/genblk1.balance_acc[3]_i_35_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I0_O)        0.124    19.906 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           0.904    20.811    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I4_O)        0.124    20.935 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.890    22.825    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I4_O)        0.124    22.949 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.706    23.654    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X33Y39         LUT6 (Prop_lut6_I4_O)        0.124    23.778 r  dispDriver/encode_R/genblk1.TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000    23.778    dispDriver/encode_R/genblk1.TMDS[5]_i_1__0_n_0
    SLICE_X33Y39         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.498    44.894    dispDriver/encode_R/pixclk
    SLICE_X33Y39         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C
                         clock pessimism              0.391    45.285    
                         clock uncertainty           -0.094    45.191    
    SLICE_X33Y39         FDRE (Setup_fdre_C_D)        0.031    45.222    dispDriver/encode_R/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         45.222    
                         arrival time                         -23.778    
  -------------------------------------------------------------------
                         slack                                 21.443    

Slack (MET) :             21.486ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.314ns  (logic 3.642ns (19.886%)  route 14.672ns (80.114%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT6=6 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 44.894 - 40.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.749     5.421    dispDriver/pixclk
    SLICE_X41Y35         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.594     6.471    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.842 r  dispDriver/memory_reg_0_127_0_0_i_18/O[0]
                         net (fo=2, routed)           0.593     7.435    dispDriver/yoffset[2]
    SLICE_X41Y34         LUT2 (Prop_lut2_I0_O)        0.299     7.734 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     7.734    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.314 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        7.645    15.960    mem/disMem/memory_reg_1664_1791_12_12/DPRA3
    SLICE_X4Y0           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    16.262 f  mem/disMem/memory_reg_1664_1791_12_12/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.262    mem/disMem/memory_reg_1664_1791_12_12/DPO1
    SLICE_X4Y0           MUXF7 (Prop_muxf7_I1_O)      0.214    16.476 f  mem/disMem/memory_reg_1664_1791_12_12/F7.DP/O
                         net (fo=1, routed)           1.075    17.551    mem/disMem/memory_reg_1664_1791_12_12_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I3_O)        0.297    17.848 f  mem/disMem/genblk1.balance_acc[3]_i_263/O
                         net (fo=1, routed)           0.000    17.848    mem/disMem/genblk1.balance_acc[3]_i_263_n_0
    SLICE_X7Y6           MUXF7 (Prop_muxf7_I1_O)      0.217    18.065 f  mem/disMem/genblk1.balance_acc_reg[3]_i_183/O
                         net (fo=1, routed)           0.000    18.065    mem/disMem/genblk1.balance_acc_reg[3]_i_183_n_0
    SLICE_X7Y6           MUXF8 (Prop_muxf8_I1_O)      0.094    18.159 f  mem/disMem/genblk1.balance_acc_reg[3]_i_88/O
                         net (fo=1, routed)           0.826    18.985    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_2
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.316    19.301 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_35/O
                         net (fo=1, routed)           0.481    19.782    dispDriver/encode_R/genblk1.balance_acc[3]_i_35_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I0_O)        0.124    19.906 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           0.904    20.811    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I4_O)        0.124    20.935 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.890    22.825    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I4_O)        0.124    22.949 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.662    23.611    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.124    23.735 r  dispDriver/encode_R/genblk1.TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000    23.735    dispDriver/encode_R/TMDS0[4]
    SLICE_X33Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.498    44.894    dispDriver/encode_R/pixclk
    SLICE_X33Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C
                         clock pessimism              0.391    45.285    
                         clock uncertainty           -0.094    45.191    
    SLICE_X33Y40         FDRE (Setup_fdre_C_D)        0.031    45.222    dispDriver/encode_R/genblk1.TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         45.222    
                         arrival time                         -23.735    
  -------------------------------------------------------------------
                         slack                                 21.486    

Slack (MET) :             21.507ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.344ns  (logic 3.642ns (19.854%)  route 14.702ns (80.146%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 44.894 - 40.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.749     5.421    dispDriver/pixclk
    SLICE_X41Y35         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.594     6.471    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.842 r  dispDriver/memory_reg_0_127_0_0_i_18/O[0]
                         net (fo=2, routed)           0.593     7.435    dispDriver/yoffset[2]
    SLICE_X41Y34         LUT2 (Prop_lut2_I0_O)        0.299     7.734 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     7.734    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.314 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        7.645    15.960    mem/disMem/memory_reg_1664_1791_12_12/DPRA3
    SLICE_X4Y0           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    16.262 f  mem/disMem/memory_reg_1664_1791_12_12/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.262    mem/disMem/memory_reg_1664_1791_12_12/DPO1
    SLICE_X4Y0           MUXF7 (Prop_muxf7_I1_O)      0.214    16.476 f  mem/disMem/memory_reg_1664_1791_12_12/F7.DP/O
                         net (fo=1, routed)           1.075    17.551    mem/disMem/memory_reg_1664_1791_12_12_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I3_O)        0.297    17.848 f  mem/disMem/genblk1.balance_acc[3]_i_263/O
                         net (fo=1, routed)           0.000    17.848    mem/disMem/genblk1.balance_acc[3]_i_263_n_0
    SLICE_X7Y6           MUXF7 (Prop_muxf7_I1_O)      0.217    18.065 f  mem/disMem/genblk1.balance_acc_reg[3]_i_183/O
                         net (fo=1, routed)           0.000    18.065    mem/disMem/genblk1.balance_acc_reg[3]_i_183_n_0
    SLICE_X7Y6           MUXF8 (Prop_muxf8_I1_O)      0.094    18.159 f  mem/disMem/genblk1.balance_acc_reg[3]_i_88/O
                         net (fo=1, routed)           0.826    18.985    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_2
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.316    19.301 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_35/O
                         net (fo=1, routed)           0.481    19.782    dispDriver/encode_R/genblk1.balance_acc[3]_i_35_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I0_O)        0.124    19.906 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           0.904    20.811    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I4_O)        0.124    20.935 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.890    22.825    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I4_O)        0.124    22.949 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.692    23.640    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X32Y39         LUT4 (Prop_lut4_I0_O)        0.124    23.764 r  dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000    23.764    dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0_n_0
    SLICE_X32Y39         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.498    44.894    dispDriver/encode_R/pixclk
    SLICE_X32Y39         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/C
                         clock pessimism              0.391    45.285    
                         clock uncertainty           -0.094    45.191    
    SLICE_X32Y39         FDRE (Setup_fdre_C_D)        0.081    45.272    dispDriver/encode_R/genblk1.balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         45.272    
                         arrival time                         -23.764    
  -------------------------------------------------------------------
                         slack                                 21.507    

Slack (MET) :             21.514ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.333ns  (logic 3.642ns (19.866%)  route 14.691ns (80.134%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 44.894 - 40.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.749     5.421    dispDriver/pixclk
    SLICE_X41Y35         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.594     6.471    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.842 r  dispDriver/memory_reg_0_127_0_0_i_18/O[0]
                         net (fo=2, routed)           0.593     7.435    dispDriver/yoffset[2]
    SLICE_X41Y34         LUT2 (Prop_lut2_I0_O)        0.299     7.734 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     7.734    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.314 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        7.645    15.960    mem/disMem/memory_reg_1664_1791_12_12/DPRA3
    SLICE_X4Y0           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    16.262 f  mem/disMem/memory_reg_1664_1791_12_12/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.262    mem/disMem/memory_reg_1664_1791_12_12/DPO1
    SLICE_X4Y0           MUXF7 (Prop_muxf7_I1_O)      0.214    16.476 f  mem/disMem/memory_reg_1664_1791_12_12/F7.DP/O
                         net (fo=1, routed)           1.075    17.551    mem/disMem/memory_reg_1664_1791_12_12_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I3_O)        0.297    17.848 f  mem/disMem/genblk1.balance_acc[3]_i_263/O
                         net (fo=1, routed)           0.000    17.848    mem/disMem/genblk1.balance_acc[3]_i_263_n_0
    SLICE_X7Y6           MUXF7 (Prop_muxf7_I1_O)      0.217    18.065 f  mem/disMem/genblk1.balance_acc_reg[3]_i_183/O
                         net (fo=1, routed)           0.000    18.065    mem/disMem/genblk1.balance_acc_reg[3]_i_183_n_0
    SLICE_X7Y6           MUXF8 (Prop_muxf8_I1_O)      0.094    18.159 f  mem/disMem/genblk1.balance_acc_reg[3]_i_88/O
                         net (fo=1, routed)           0.826    18.985    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_2
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.316    19.301 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_35/O
                         net (fo=1, routed)           0.481    19.782    dispDriver/encode_R/genblk1.balance_acc[3]_i_35_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I0_O)        0.124    19.906 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           0.904    20.811    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I4_O)        0.124    20.935 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.890    22.825    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I4_O)        0.124    22.949 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.681    23.629    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X32Y39         LUT5 (Prop_lut5_I4_O)        0.124    23.753 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000    23.753    dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0_n_0
    SLICE_X32Y39         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.498    44.894    dispDriver/encode_R/pixclk
    SLICE_X32Y39         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                         clock pessimism              0.391    45.285    
                         clock uncertainty           -0.094    45.191    
    SLICE_X32Y39         FDRE (Setup_fdre_C_D)        0.077    45.268    dispDriver/encode_R/genblk1.balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         45.268    
                         arrival time                         -23.753    
  -------------------------------------------------------------------
                         slack                                 21.514    

Slack (MET) :             21.529ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.270ns  (logic 3.642ns (19.934%)  route 14.628ns (80.066%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 44.892 - 40.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.749     5.421    dispDriver/pixclk
    SLICE_X41Y35         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.594     6.471    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.842 r  dispDriver/memory_reg_0_127_0_0_i_18/O[0]
                         net (fo=2, routed)           0.593     7.435    dispDriver/yoffset[2]
    SLICE_X41Y34         LUT2 (Prop_lut2_I0_O)        0.299     7.734 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     7.734    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.314 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        7.645    15.960    mem/disMem/memory_reg_1664_1791_12_12/DPRA3
    SLICE_X4Y0           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    16.262 f  mem/disMem/memory_reg_1664_1791_12_12/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.262    mem/disMem/memory_reg_1664_1791_12_12/DPO1
    SLICE_X4Y0           MUXF7 (Prop_muxf7_I1_O)      0.214    16.476 f  mem/disMem/memory_reg_1664_1791_12_12/F7.DP/O
                         net (fo=1, routed)           1.075    17.551    mem/disMem/memory_reg_1664_1791_12_12_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I3_O)        0.297    17.848 f  mem/disMem/genblk1.balance_acc[3]_i_263/O
                         net (fo=1, routed)           0.000    17.848    mem/disMem/genblk1.balance_acc[3]_i_263_n_0
    SLICE_X7Y6           MUXF7 (Prop_muxf7_I1_O)      0.217    18.065 f  mem/disMem/genblk1.balance_acc_reg[3]_i_183/O
                         net (fo=1, routed)           0.000    18.065    mem/disMem/genblk1.balance_acc_reg[3]_i_183_n_0
    SLICE_X7Y6           MUXF8 (Prop_muxf8_I1_O)      0.094    18.159 f  mem/disMem/genblk1.balance_acc_reg[3]_i_88/O
                         net (fo=1, routed)           0.826    18.985    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_2
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.316    19.301 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_35/O
                         net (fo=1, routed)           0.481    19.782    dispDriver/encode_R/genblk1.balance_acc[3]_i_35_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I0_O)        0.124    19.906 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           0.904    20.811    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I4_O)        0.124    20.935 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.890    22.825    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I4_O)        0.124    22.949 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.618    23.567    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124    23.691 r  dispDriver/encode_G/genblk1.TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000    23.691    dispDriver/encode_G/genblk1.TMDS[2]_i_1__0_n_0
    SLICE_X35Y37         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.496    44.891    dispDriver/encode_G/pixclk
    SLICE_X35Y37         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.391    45.283    
                         clock uncertainty           -0.094    45.189    
    SLICE_X35Y37         FDRE (Setup_fdre_C_D)        0.031    45.220    dispDriver/encode_G/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         45.220    
                         arrival time                         -23.691    
  -------------------------------------------------------------------
                         slack                                 21.529    

Slack (MET) :             21.551ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        18.337ns  (logic 3.635ns (19.824%)  route 14.702ns (80.176%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 44.894 - 40.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.749     5.421    dispDriver/pixclk
    SLICE_X41Y35         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.594     6.471    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.842 r  dispDriver/memory_reg_0_127_0_0_i_18/O[0]
                         net (fo=2, routed)           0.593     7.435    dispDriver/yoffset[2]
    SLICE_X41Y34         LUT2 (Prop_lut2_I0_O)        0.299     7.734 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     7.734    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.314 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        7.645    15.960    mem/disMem/memory_reg_1664_1791_12_12/DPRA3
    SLICE_X4Y0           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    16.262 f  mem/disMem/memory_reg_1664_1791_12_12/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.262    mem/disMem/memory_reg_1664_1791_12_12/DPO1
    SLICE_X4Y0           MUXF7 (Prop_muxf7_I1_O)      0.214    16.476 f  mem/disMem/memory_reg_1664_1791_12_12/F7.DP/O
                         net (fo=1, routed)           1.075    17.551    mem/disMem/memory_reg_1664_1791_12_12_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I3_O)        0.297    17.848 f  mem/disMem/genblk1.balance_acc[3]_i_263/O
                         net (fo=1, routed)           0.000    17.848    mem/disMem/genblk1.balance_acc[3]_i_263_n_0
    SLICE_X7Y6           MUXF7 (Prop_muxf7_I1_O)      0.217    18.065 f  mem/disMem/genblk1.balance_acc_reg[3]_i_183/O
                         net (fo=1, routed)           0.000    18.065    mem/disMem/genblk1.balance_acc_reg[3]_i_183_n_0
    SLICE_X7Y6           MUXF8 (Prop_muxf8_I1_O)      0.094    18.159 f  mem/disMem/genblk1.balance_acc_reg[3]_i_88/O
                         net (fo=1, routed)           0.826    18.985    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_2
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.316    19.301 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_35/O
                         net (fo=1, routed)           0.481    19.782    dispDriver/encode_R/genblk1.balance_acc[3]_i_35_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I0_O)        0.124    19.906 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_16/O
                         net (fo=1, routed)           0.904    20.811    dispDriver/encode_R/genblk1.balance_acc[3]_i_16_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I4_O)        0.124    20.935 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.890    22.825    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I4_O)        0.124    22.949 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.692    23.640    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X32Y39         LUT5 (Prop_lut5_I0_O)        0.117    23.757 r  dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000    23.757    dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0_n_0
    SLICE_X32Y39         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.498    44.894    dispDriver/encode_R/pixclk
    SLICE_X32Y39         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/C
                         clock pessimism              0.391    45.285    
                         clock uncertainty           -0.094    45.191    
    SLICE_X32Y39         FDRE (Setup_fdre_C_D)        0.118    45.309    dispDriver/encode_R/genblk1.balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         45.309    
                         arrival time                         -23.757    
  -------------------------------------------------------------------
                         slack                                 21.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dispDriver/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.851%)  route 0.130ns (41.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X41Y36         FDRE                                         r  dispDriver/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/CounterY_reg[3]/Q
                         net (fo=6, routed)           0.130     1.773    dispDriver/CounterY_reg_n_0_[3]
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.818 r  dispDriver/CounterY[5]_i_1/O
                         net (fo=2, routed)           0.000     1.818    dispDriver/CounterY[5]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  dispDriver/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.856     2.017    dispDriver/pixclk
    SLICE_X42Y36         FDRE                                         r  dispDriver/CounterY_reg[5]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X42Y36         FDRE (Hold_fdre_C_D)         0.121     1.638    dispDriver/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dispDriver/CounterY_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterY_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.222%)  route 0.084ns (28.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X42Y35         FDRE                                         r  dispDriver/CounterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  dispDriver/CounterY_reg[7]/Q
                         net (fo=6, routed)           0.084     1.751    dispDriver/CounterY_reg_n_0_[7]
    SLICE_X43Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.796 r  dispDriver/CounterY[0]_i_1/O
                         net (fo=1, routed)           0.000     1.796    dispDriver/CounterY[0]_i_1_n_0
    SLICE_X43Y35         FDRE                                         r  dispDriver/CounterY_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.856     2.017    dispDriver/pixclk
    SLICE_X43Y35         FDRE                                         r  dispDriver/CounterY_reg[0]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.092     1.607    dispDriver/CounterY_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterX_reg[-1111111108]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.586     1.500    dispDriver/pixclk
    SLICE_X36Y34         FDRE                                         r  dispDriver/CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  dispDriver/CounterX_reg[9]/Q
                         net (fo=5, routed)           0.109     1.750    dispDriver/CounterX[9]
    SLICE_X37Y34         LUT5 (Prop_lut5_I3_O)        0.045     1.795 r  dispDriver/CounterX[-1111111108]_i_1/O
                         net (fo=1, routed)           0.000     1.795    dispDriver/CounterX[-1111111108]_i_1_n_0
    SLICE_X37Y34         FDRE                                         r  dispDriver/CounterX_reg[-1111111108]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.853     2.014    dispDriver/pixclk
    SLICE_X37Y34         FDRE                                         r  dispDriver/CounterX_reg[-1111111108]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.091     1.604    dispDriver/CounterX_reg[-1111111108]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.465%)  route 0.143ns (43.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.584     1.498    dispDriver/pixclk
    SLICE_X37Y32         FDRE                                         r  dispDriver/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  dispDriver/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.143     1.783    dispDriver/CounterX[0]
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.828 r  dispDriver/CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000     1.828    dispDriver/CounterX[5]_i_1_n_0
    SLICE_X36Y32         FDRE                                         r  dispDriver/CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.851     2.012    dispDriver/pixclk
    SLICE_X36Y32         FDRE                                         r  dispDriver/CounterX_reg[5]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.091     1.602    dispDriver/CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/DrawArea_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.090%)  route 0.158ns (45.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.585     1.499    dispDriver/pixclk
    SLICE_X37Y33         FDRE                                         r  dispDriver/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.640 f  dispDriver/CounterX_reg[8]/Q
                         net (fo=7, routed)           0.158     1.798    dispDriver/CounterX[8]
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.045     1.843 r  dispDriver/DrawArea_i_1/O
                         net (fo=1, routed)           0.000     1.843    dispDriver/DrawArea0
    SLICE_X39Y34         FDRE                                         r  dispDriver/DrawArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.853     2.014    dispDriver/pixclk
    SLICE_X39Y34         FDRE                                         r  dispDriver/DrawArea_reg/C
                         clock pessimism             -0.500     1.514    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.091     1.605    dispDriver/DrawArea_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dispDriver/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.403%)  route 0.190ns (50.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X43Y35         FDRE                                         r  dispDriver/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/CounterY_reg[0]/Q
                         net (fo=8, routed)           0.190     1.834    dispDriver/CounterY_reg_n_0_[0]
    SLICE_X42Y36         LUT5 (Prop_lut5_I2_O)        0.045     1.879 r  dispDriver/CounterY[4]_i_1/O
                         net (fo=2, routed)           0.000     1.879    dispDriver/CounterY[4]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  dispDriver/CounterY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.856     2.017    dispDriver/pixclk
    SLICE_X42Y36         FDRE                                         r  dispDriver/CounterY_reg[4]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X42Y36         FDRE (Hold_fdre_C_D)         0.120     1.637    dispDriver/CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.117%)  route 0.139ns (39.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.561     1.475    dispDriver/encode_R/pixclk
    SLICE_X32Y39         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.164     1.639 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]/Q
                         net (fo=10, routed)          0.139     1.778    dispDriver/encode_R/genblk1.balance_acc[0]
    SLICE_X33Y39         LUT6 (Prop_lut6_I3_O)        0.045     1.823 r  dispDriver/encode_R/genblk1.TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.823    dispDriver/encode_R/TMDS0[3]
    SLICE_X33Y39         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.829     1.990    dispDriver/encode_R/pixclk
    SLICE_X33Y39         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X33Y39         FDRE (Hold_fdre_C_D)         0.091     1.579    dispDriver/encode_R/genblk1.TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.945%)  route 0.140ns (40.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.561     1.475    dispDriver/encode_R/pixclk
    SLICE_X32Y39         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.164     1.639 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]/Q
                         net (fo=10, routed)          0.140     1.779    dispDriver/encode_R/genblk1.balance_acc[0]
    SLICE_X33Y39         LUT6 (Prop_lut6_I2_O)        0.045     1.824 r  dispDriver/encode_R/genblk1.TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.824    dispDriver/encode_R/genblk1.TMDS[5]_i_1__0_n_0
    SLICE_X33Y39         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.829     1.990    dispDriver/encode_R/pixclk
    SLICE_X33Y39         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X33Y39         FDRE (Hold_fdre_C_D)         0.092     1.580    dispDriver/encode_R/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterX_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.227ns (65.261%)  route 0.121ns (34.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.586     1.500    dispDriver/pixclk
    SLICE_X36Y34         FDRE                                         r  dispDriver/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  dispDriver/CounterX_reg[4]/Q
                         net (fo=12, routed)          0.121     1.749    dispDriver/CounterX[4]
    SLICE_X36Y34         LUT6 (Prop_lut6_I1_O)        0.099     1.848 r  dispDriver/CounterX[6]_i_1/O
                         net (fo=17, routed)          0.000     1.848    dispDriver/data0[6]
    SLICE_X36Y34         FDRE                                         r  dispDriver/CounterX_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.853     2.014    dispDriver/pixclk
    SLICE_X36Y34         FDRE                                         r  dispDriver/CounterX_reg[6]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.092     1.592    dispDriver/CounterX_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.652%)  route 0.196ns (51.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X40Y34         FDRE                                         r  dispDriver/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/CounterX_reg[7]/Q
                         net (fo=8, routed)           0.196     1.840    dispDriver/CounterX[7]
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.885 r  dispDriver/hSync_i_1/O
                         net (fo=1, routed)           0.000     1.885    dispDriver/hSync0
    SLICE_X39Y34         FDRE                                         r  dispDriver/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.853     2.014    dispDriver/pixclk
    SLICE_X39Y34         FDRE                                         r  dispDriver/hSync_reg/C
                         clock pessimism             -0.480     1.534    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.092     1.626    dispDriver/hSync_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_pix_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    dispDriver/BUFG_pixclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y34     dispDriver/CounterX_reg[-1111111108]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y34     dispDriver/CounterX_reg[-1111111109]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y34     dispDriver/CounterX_reg[-1111111110]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y27     dispDriver/CounterX_reg[-1111111111]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X25Y14     dispDriver/CounterX_reg[-1111111111]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y11      dispDriver/CounterX_reg[-1111111111]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y15      dispDriver/CounterX_reg[-1111111111]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X25Y33     dispDriver/CounterX_reg[-1111111111]_rep__10/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y34     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y34     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y34     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y34     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y34     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y34     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y27     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y27     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X25Y14     dispDriver/CounterX_reg[-1111111111]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X25Y14     dispDriver/CounterX_reg[-1111111111]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y34     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y34     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y34     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y34     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y34     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y34     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y27     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y27     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X25Y14     dispDriver/CounterX_reg[-1111111111]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X25Y14     dispDriver/CounterX_reg[-1111111111]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_in
  To Clock:  clkfb_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    dispDriver/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        1.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.672ns (26.874%)  route 1.829ns (73.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 8.969 - 4.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.750     5.422    dispDriver/encode_B/pixclk
    SLICE_X38Y39         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     5.940 r  dispDriver/encode_B/genblk1.TMDS_reg[2]/Q
                         net (fo=3, routed)           1.829     7.768    dispDriver/encode_B_n_4
    SLICE_X39Y39         LUT3 (Prop_lut3_I0_O)        0.154     7.922 r  dispDriver/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     7.922    dispDriver/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X39Y39         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.573     8.969    dispDriver/clk_TMDS
    SLICE_X39Y39         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.106     9.074    
                         clock uncertainty           -0.214     8.860    
    SLICE_X39Y39         FDRE (Setup_fdre_C_D)        0.075     8.935    dispDriver/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.670ns (26.826%)  route 1.828ns (73.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 8.969 - 4.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.750     5.422    dispDriver/encode_B/pixclk
    SLICE_X38Y39         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     5.940 r  dispDriver/encode_B/genblk1.TMDS_reg[2]/Q
                         net (fo=3, routed)           1.828     7.767    dispDriver/encode_B_n_4
    SLICE_X39Y39         LUT3 (Prop_lut3_I0_O)        0.152     7.919 r  dispDriver/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     7.919    dispDriver/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X39Y39         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.573     8.969    dispDriver/clk_TMDS
    SLICE_X39Y39         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.106     9.074    
                         clock uncertainty           -0.214     8.860    
    SLICE_X39Y39         FDRE (Setup_fdre_C_D)        0.075     8.935    dispDriver/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.642ns (27.548%)  route 1.689ns (72.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 8.968 - 4.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.750     5.422    dispDriver/encode_B/pixclk
    SLICE_X38Y39         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     5.940 r  dispDriver/encode_B/genblk1.TMDS_reg[2]/Q
                         net (fo=3, routed)           1.689     7.628    dispDriver/encode_B_n_4
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     7.752 r  dispDriver/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     7.752    dispDriver/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X39Y38         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.572     8.967    dispDriver/clk_TMDS
    SLICE_X39Y38         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.106     9.073    
                         clock uncertainty           -0.214     8.859    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)        0.029     8.888    dispDriver/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -7.752    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.580ns (24.896%)  route 1.750ns (75.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 8.894 - 4.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.672     5.344    dispDriver/encode_R/pixclk
    SLICE_X33Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  dispDriver/encode_R/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           1.750     7.549    dispDriver/TMDS[0]
    SLICE_X35Y40         LUT3 (Prop_lut3_I0_O)        0.124     7.673 r  dispDriver/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     7.673    dispDriver/TMDS_shift_red[0]_i_1_n_0
    SLICE_X35Y40         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.498     8.894    dispDriver/clk_TMDS
    SLICE_X35Y40         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.106     8.999    
                         clock uncertainty           -0.214     8.785    
    SLICE_X35Y40         FDRE (Setup_fdre_C_D)        0.029     8.814    dispDriver/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          8.814    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.608ns (25.788%)  route 1.750ns (74.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 8.894 - 4.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.672     5.344    dispDriver/encode_R/pixclk
    SLICE_X33Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  dispDriver/encode_R/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           1.750     7.549    dispDriver/TMDS[0]
    SLICE_X35Y40         LUT3 (Prop_lut3_I0_O)        0.152     7.701 r  dispDriver/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     7.701    dispDriver/TMDS_shift_red[1]_i_1_n_0
    SLICE_X35Y40         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.498     8.894    dispDriver/clk_TMDS
    SLICE_X35Y40         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.106     8.999    
                         clock uncertainty           -0.214     8.785    
    SLICE_X35Y40         FDRE (Setup_fdre_C_D)        0.075     8.860    dispDriver/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          8.860    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.608ns (25.943%)  route 1.736ns (74.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 8.894 - 4.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.672     5.344    dispDriver/encode_R/pixclk
    SLICE_X33Y39         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  dispDriver/encode_R/genblk1.TMDS_reg[9]/Q
                         net (fo=1, routed)           1.736     7.535    dispDriver/TMDS[9]
    SLICE_X35Y39         LUT2 (Prop_lut2_I1_O)        0.152     7.687 r  dispDriver/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     7.687    dispDriver/TMDS_shift_red[9]_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.498     8.894    dispDriver/clk_TMDS
    SLICE_X35Y39         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.106     8.999    
                         clock uncertainty           -0.214     8.785    
    SLICE_X35Y39         FDRE (Setup_fdre_C_D)        0.075     8.860    dispDriver/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          8.860    
                         arrival time                          -7.687    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.718ns (32.534%)  route 1.489ns (67.466%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 8.894 - 4.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.670     5.342    dispDriver/encode_G/pixclk
    SLICE_X35Y37         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.419     5.761 r  dispDriver/encode_G/genblk1.TMDS_reg[4]/Q
                         net (fo=3, routed)           1.489     7.250    dispDriver/encode_G_n_1
    SLICE_X35Y39         LUT2 (Prop_lut2_I1_O)        0.299     7.549 r  dispDriver/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     7.549    dispDriver/TMDS_shift_green[9]_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  dispDriver/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.498     8.894    dispDriver/clk_TMDS
    SLICE_X35Y39         FDRE                                         r  dispDriver/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.106     8.999    
                         clock uncertainty           -0.214     8.785    
    SLICE_X35Y39         FDRE (Setup_fdre_C_D)        0.029     8.814    dispDriver/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          8.814    
                         arrival time                          -7.549    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.574ns (25.632%)  route 1.665ns (74.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 8.894 - 4.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.672     5.344    dispDriver/encode_R/pixclk
    SLICE_X33Y39         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  dispDriver/encode_R/genblk1.TMDS_reg[3]/Q
                         net (fo=1, routed)           1.665     7.465    dispDriver/TMDS[3]
    SLICE_X35Y39         LUT3 (Prop_lut3_I0_O)        0.118     7.583 r  dispDriver/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     7.583    dispDriver/TMDS_shift_red[3]_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.498     8.894    dispDriver/clk_TMDS
    SLICE_X35Y39         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.106     8.999    
                         clock uncertainty           -0.214     8.785    
    SLICE_X35Y39         FDRE (Setup_fdre_C_D)        0.075     8.860    dispDriver/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          8.860    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.290ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.779ns (35.732%)  route 1.401ns (64.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 8.969 - 4.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.750     5.422    dispDriver/encode_B/pixclk
    SLICE_X38Y39         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.478     5.900 r  dispDriver/encode_B/genblk1.TMDS_reg[6]/Q
                         net (fo=1, routed)           1.401     7.301    dispDriver/encode_B_n_2
    SLICE_X39Y39         LUT3 (Prop_lut3_I0_O)        0.301     7.602 r  dispDriver/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     7.602    dispDriver/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X39Y39         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.573     8.969    dispDriver/clk_TMDS
    SLICE_X39Y39         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.106     9.074    
                         clock uncertainty           -0.214     8.860    
    SLICE_X39Y39         FDRE (Setup_fdre_C_D)        0.032     8.892    dispDriver/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          8.892    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.580ns (26.724%)  route 1.590ns (73.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 8.892 - 4.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.671     5.343    dispDriver/encode_R/pixclk
    SLICE_X33Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.456     5.799 r  dispDriver/encode_R/genblk1.TMDS_reg[8]/Q
                         net (fo=2, routed)           1.590     7.389    dispDriver/TMDS[8]
    SLICE_X35Y38         LUT3 (Prop_lut3_I0_O)        0.124     7.513 r  dispDriver/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     7.513    dispDriver/TMDS_shift_green[8]_i_1_n_0
    SLICE_X35Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.497     8.892    dispDriver/clk_TMDS
    SLICE_X35Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.106     8.998    
                         clock uncertainty           -0.214     8.784    
    SLICE_X35Y38         FDRE (Setup_fdre_C_D)        0.032     8.816    dispDriver/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                  1.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.186ns (24.877%)  route 0.562ns (75.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.587     1.501    dispDriver/encode_B/pixclk
    SLICE_X39Y37         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  dispDriver/encode_B/genblk1.TMDS_reg[3]/Q
                         net (fo=1, routed)           0.562     2.204    dispDriver/encode_B_n_3
    SLICE_X39Y39         LUT3 (Prop_lut3_I0_O)        0.045     2.249 r  dispDriver/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     2.249    dispDriver/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X39Y39         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.857     2.018    dispDriver/clk_TMDS
    SLICE_X39Y39         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[3]/C
                         clock pessimism             -0.198     1.821    
                         clock uncertainty            0.214     2.035    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.092     2.127    dispDriver/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.185ns (24.110%)  route 0.582ns (75.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.561     1.475    dispDriver/encode_R/pixclk
    SLICE_X33Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  dispDriver/encode_R/genblk1.TMDS_reg[8]/Q
                         net (fo=2, routed)           0.582     2.199    dispDriver/TMDS[8]
    SLICE_X35Y38         LUT3 (Prop_lut3_I0_O)        0.044     2.243 r  dispDriver/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     2.243    dispDriver/TMDS_shift_red[8]_i_1_n_0
    SLICE_X35Y38         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.830     1.991    dispDriver/clk_TMDS
    SLICE_X35Y38         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/C
                         clock pessimism             -0.198     1.794    
                         clock uncertainty            0.214     2.008    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.107     2.115    dispDriver/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.226ns (29.726%)  route 0.534ns (70.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.560     1.474    dispDriver/encode_G/pixclk
    SLICE_X35Y37         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.128     1.602 r  dispDriver/encode_G/genblk1.TMDS_reg[5]/Q
                         net (fo=1, routed)           0.534     2.136    dispDriver/encode_G_n_0
    SLICE_X35Y38         LUT3 (Prop_lut3_I0_O)        0.098     2.234 r  dispDriver/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     2.234    dispDriver/TMDS_shift_green[5]_i_1_n_0
    SLICE_X35Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.830     1.991    dispDriver/clk_TMDS
    SLICE_X35Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/C
                         clock pessimism             -0.198     1.794    
                         clock uncertainty            0.214     2.008    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.092     2.100    dispDriver/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.247ns (32.495%)  route 0.513ns (67.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.588     1.502    dispDriver/encode_B/pixclk
    SLICE_X38Y39         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.148     1.650 r  dispDriver/encode_B/genblk1.TMDS_reg[6]/Q
                         net (fo=1, routed)           0.513     2.163    dispDriver/encode_B_n_2
    SLICE_X39Y39         LUT3 (Prop_lut3_I0_O)        0.099     2.262 r  dispDriver/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     2.262    dispDriver/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X39Y39         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.857     2.018    dispDriver/clk_TMDS
    SLICE_X39Y39         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
                         clock pessimism             -0.198     1.821    
                         clock uncertainty            0.214     2.035    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.092     2.127    dispDriver/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.331%)  route 0.578ns (75.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.561     1.475    dispDriver/encode_R/pixclk
    SLICE_X33Y39         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  dispDriver/encode_R/genblk1.TMDS_reg[5]/Q
                         net (fo=2, routed)           0.578     2.195    dispDriver/TMDS[5]
    SLICE_X35Y39         LUT3 (Prop_lut3_I0_O)        0.045     2.240 r  dispDriver/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     2.240    dispDriver/TMDS_shift_red[7]_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.830     1.991    dispDriver/clk_TMDS
    SLICE_X35Y39         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/C
                         clock pessimism             -0.198     1.794    
                         clock uncertainty            0.214     2.008    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.092     2.100    dispDriver/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.209%)  route 0.582ns (75.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.561     1.475    dispDriver/encode_R/pixclk
    SLICE_X33Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  dispDriver/encode_R/genblk1.TMDS_reg[8]/Q
                         net (fo=2, routed)           0.582     2.199    dispDriver/TMDS[8]
    SLICE_X35Y38         LUT3 (Prop_lut3_I0_O)        0.045     2.244 r  dispDriver/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     2.244    dispDriver/TMDS_shift_green[8]_i_1_n_0
    SLICE_X35Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.830     1.991    dispDriver/clk_TMDS
    SLICE_X35Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/C
                         clock pessimism             -0.198     1.794    
                         clock uncertainty            0.214     2.008    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.092     2.100    dispDriver/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.187ns (22.910%)  route 0.629ns (77.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.560     1.474    dispDriver/encode_G/pixclk
    SLICE_X35Y37         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dispDriver/encode_G/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           0.629     2.244    dispDriver/encode_G_n_4
    SLICE_X36Y38         LUT3 (Prop_lut3_I0_O)        0.046     2.290 r  dispDriver/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     2.290    dispDriver/TMDS_shift_green[1]_i_1_n_0
    SLICE_X36Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.857     2.018    dispDriver/clk_TMDS
    SLICE_X36Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/C
                         clock pessimism             -0.198     1.821    
                         clock uncertainty            0.214     2.035    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.107     2.142    dispDriver/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.183ns (23.094%)  route 0.609ns (76.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.560     1.474    dispDriver/encode_G/pixclk
    SLICE_X35Y37         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dispDriver/encode_G/genblk1.TMDS_reg[3]/Q
                         net (fo=2, routed)           0.609     2.225    dispDriver/encode_G_n_2
    SLICE_X35Y38         LUT3 (Prop_lut3_I0_O)        0.042     2.267 r  dispDriver/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     2.267    dispDriver/TMDS_shift_green[7]_i_1_n_0
    SLICE_X35Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.830     1.991    dispDriver/clk_TMDS
    SLICE_X35Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
                         clock pessimism             -0.198     1.794    
                         clock uncertainty            0.214     2.008    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.107     2.115    dispDriver/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.185ns (23.039%)  route 0.618ns (76.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.560     1.474    dispDriver/encode_G/pixclk
    SLICE_X35Y37         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dispDriver/encode_G/genblk1.TMDS_reg[3]/Q
                         net (fo=2, routed)           0.618     2.233    dispDriver/encode_G_n_2
    SLICE_X35Y38         LUT3 (Prop_lut3_I0_O)        0.044     2.277 r  dispDriver/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     2.277    dispDriver/TMDS_shift_green[3]_i_1_n_0
    SLICE_X35Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.830     1.991    dispDriver/clk_TMDS
    SLICE_X35Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/C
                         clock pessimism             -0.198     1.794    
                         clock uncertainty            0.214     2.008    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.107     2.115    dispDriver/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.816%)  route 0.629ns (77.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.560     1.474    dispDriver/encode_G/pixclk
    SLICE_X35Y37         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dispDriver/encode_G/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           0.629     2.244    dispDriver/encode_G_n_4
    SLICE_X36Y38         LUT3 (Prop_lut3_I0_O)        0.045     2.289 r  dispDriver/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     2.289    dispDriver/TMDS_shift_green[0]_i_1_n_0
    SLICE_X36Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.857     2.018    dispDriver/clk_TMDS
    SLICE_X36Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
                         clock pessimism             -0.198     1.821    
                         clock uncertainty            0.214     2.035    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.091     2.126    dispDriver/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.164    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         26061 Endpoints
Min Delay         26061 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buf_reg_3/genblk1[10].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_1792_1919_15_15/DP.HIGH/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.511ns  (logic 3.270ns (9.758%)  route 30.241ns (90.242%))
  Logic Levels:           20  (FDRE=1 LUT4=1 LUT5=3 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y19         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[10].reg1/d/Q_reg/C
    SLICE_X18Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  buf_reg_3/genblk1[10].reg1/d/Q_reg/Q
                         net (fo=902, routed)         9.428     9.884    mem/disMem/out[9]
    SLICE_X37Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.008 f  mem/disMem/Q_i_21__0/O
                         net (fo=1, routed)           0.666    10.674    control_unit/mainDecoder/Q_i_13__2_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.798 r  control_unit/mainDecoder/Q_i_17/O
                         net (fo=1, routed)           1.108    11.905    control_unit/mainDecoder/Q_i_17_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.029 r  control_unit/mainDecoder/Q_i_13__2/O
                         net (fo=1, routed)           0.956    12.986    control_unit/mainDecoder/Q_i_13__2_n_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.110 r  control_unit/mainDecoder/Q_i_12__1/O
                         net (fo=1, routed)           0.800    13.910    control_unit/mainDecoder/Q_i_12__1_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.124    14.034 f  control_unit/mainDecoder/Q_i_10__0/O
                         net (fo=1, routed)           0.429    14.463    control_unit/mainDecoder/Q_i_10__0_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.587 r  control_unit/mainDecoder/Q_i_8__25/O
                         net (fo=1, routed)           1.437    16.025    control_unit/mainDecoder/Q_i_8__25_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.149 f  control_unit/mainDecoder/Q_i_5__16/O
                         net (fo=2, routed)           0.810    16.958    control_unit/mainDecoder/Q_i_5__16_n_0
    SLICE_X18Y19         LUT6 (Prop_lut6_I4_O)        0.124    17.082 r  control_unit/mainDecoder/Q_i_8__24/O
                         net (fo=1, routed)           0.599    17.682    control_unit/mainDecoder/Q_i_8__24_n_0
    SLICE_X18Y20         LUT6 (Prop_lut6_I3_O)        0.124    17.806 r  control_unit/mainDecoder/Q_i_5__15/O
                         net (fo=2, routed)           1.110    18.916    control_unit/mainDecoder/Q_i_5__15_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I3_O)        0.124    19.040 r  control_unit/mainDecoder/Q_i_8__23/O
                         net (fo=1, routed)           0.851    19.890    control_unit/mainDecoder/Q_i_8__23_n_0
    SLICE_X22Y17         LUT6 (Prop_lut6_I1_O)        0.124    20.014 f  control_unit/mainDecoder/Q_i_5__14/O
                         net (fo=2, routed)           0.312    20.326    control_unit/mainDecoder/Q_i_5__14_n_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.450 r  control_unit/mainDecoder/Q_i_6__30/O
                         net (fo=1, routed)           0.627    21.077    control_unit/mainDecoder/Q_i_6__30_n_0
    SLICE_X25Y15         LUT6 (Prop_lut6_I1_O)        0.124    21.201 f  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.923    22.124    control_unit/mainDecoder/Q_i_2__12_n_0
    SLICE_X26Y15         LUT5 (Prop_lut5_I2_O)        0.124    22.248 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           1.247    23.495    control_unit/mainDecoder/Q_i_2__10_n_0
    SLICE_X23Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.619 r  control_unit/mainDecoder/Q_i_1__31/O
                         net (fo=3, routed)           0.742    24.361    control_unit/mainDecoder/ALUResult[29]
    SLICE_X25Y18         LUT5 (Prop_lut5_I0_O)        0.124    24.485 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_22/O
                         net (fo=1, routed)           1.158    25.643    control_unit/mainDecoder/memory_reg_0_127_0_0_i_22_n_0
    SLICE_X22Y23         LUT4 (Prop_lut4_I2_O)        0.152    25.795 f  control_unit/mainDecoder/memory_reg_0_127_0_0_i_11/O
                         net (fo=72, routed)          2.207    28.002    control_unit/mainDecoder/Q_i_2__8_0
    SLICE_X19Y21         LUT5 (Prop_lut5_I4_O)        0.352    28.354 r  control_unit/mainDecoder/memory_reg_384_511_8_8_i_2/O
                         net (fo=12, routed)          1.306    29.660    control_unit/mainDecoder/memory_reg_384_511_8_8_i_2_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I4_O)        0.326    29.986 r  control_unit/mainDecoder/memory_reg_1792_1919_8_8_i_1/O
                         net (fo=32, routed)          3.525    33.511    mem/disMem/memory_reg_1792_1919_15_15/WE
    SLICE_X4Y33          RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_15_15/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[10].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_1792_1919_15_15/DP.LOW/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.511ns  (logic 3.270ns (9.758%)  route 30.241ns (90.242%))
  Logic Levels:           20  (FDRE=1 LUT4=1 LUT5=3 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y19         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[10].reg1/d/Q_reg/C
    SLICE_X18Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  buf_reg_3/genblk1[10].reg1/d/Q_reg/Q
                         net (fo=902, routed)         9.428     9.884    mem/disMem/out[9]
    SLICE_X37Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.008 f  mem/disMem/Q_i_21__0/O
                         net (fo=1, routed)           0.666    10.674    control_unit/mainDecoder/Q_i_13__2_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.798 r  control_unit/mainDecoder/Q_i_17/O
                         net (fo=1, routed)           1.108    11.905    control_unit/mainDecoder/Q_i_17_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.029 r  control_unit/mainDecoder/Q_i_13__2/O
                         net (fo=1, routed)           0.956    12.986    control_unit/mainDecoder/Q_i_13__2_n_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.110 r  control_unit/mainDecoder/Q_i_12__1/O
                         net (fo=1, routed)           0.800    13.910    control_unit/mainDecoder/Q_i_12__1_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.124    14.034 f  control_unit/mainDecoder/Q_i_10__0/O
                         net (fo=1, routed)           0.429    14.463    control_unit/mainDecoder/Q_i_10__0_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.587 r  control_unit/mainDecoder/Q_i_8__25/O
                         net (fo=1, routed)           1.437    16.025    control_unit/mainDecoder/Q_i_8__25_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.149 f  control_unit/mainDecoder/Q_i_5__16/O
                         net (fo=2, routed)           0.810    16.958    control_unit/mainDecoder/Q_i_5__16_n_0
    SLICE_X18Y19         LUT6 (Prop_lut6_I4_O)        0.124    17.082 r  control_unit/mainDecoder/Q_i_8__24/O
                         net (fo=1, routed)           0.599    17.682    control_unit/mainDecoder/Q_i_8__24_n_0
    SLICE_X18Y20         LUT6 (Prop_lut6_I3_O)        0.124    17.806 r  control_unit/mainDecoder/Q_i_5__15/O
                         net (fo=2, routed)           1.110    18.916    control_unit/mainDecoder/Q_i_5__15_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I3_O)        0.124    19.040 r  control_unit/mainDecoder/Q_i_8__23/O
                         net (fo=1, routed)           0.851    19.890    control_unit/mainDecoder/Q_i_8__23_n_0
    SLICE_X22Y17         LUT6 (Prop_lut6_I1_O)        0.124    20.014 f  control_unit/mainDecoder/Q_i_5__14/O
                         net (fo=2, routed)           0.312    20.326    control_unit/mainDecoder/Q_i_5__14_n_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.450 r  control_unit/mainDecoder/Q_i_6__30/O
                         net (fo=1, routed)           0.627    21.077    control_unit/mainDecoder/Q_i_6__30_n_0
    SLICE_X25Y15         LUT6 (Prop_lut6_I1_O)        0.124    21.201 f  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.923    22.124    control_unit/mainDecoder/Q_i_2__12_n_0
    SLICE_X26Y15         LUT5 (Prop_lut5_I2_O)        0.124    22.248 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           1.247    23.495    control_unit/mainDecoder/Q_i_2__10_n_0
    SLICE_X23Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.619 r  control_unit/mainDecoder/Q_i_1__31/O
                         net (fo=3, routed)           0.742    24.361    control_unit/mainDecoder/ALUResult[29]
    SLICE_X25Y18         LUT5 (Prop_lut5_I0_O)        0.124    24.485 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_22/O
                         net (fo=1, routed)           1.158    25.643    control_unit/mainDecoder/memory_reg_0_127_0_0_i_22_n_0
    SLICE_X22Y23         LUT4 (Prop_lut4_I2_O)        0.152    25.795 f  control_unit/mainDecoder/memory_reg_0_127_0_0_i_11/O
                         net (fo=72, routed)          2.207    28.002    control_unit/mainDecoder/Q_i_2__8_0
    SLICE_X19Y21         LUT5 (Prop_lut5_I4_O)        0.352    28.354 r  control_unit/mainDecoder/memory_reg_384_511_8_8_i_2/O
                         net (fo=12, routed)          1.306    29.660    control_unit/mainDecoder/memory_reg_384_511_8_8_i_2_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I4_O)        0.326    29.986 r  control_unit/mainDecoder/memory_reg_1792_1919_8_8_i_1/O
                         net (fo=32, routed)          3.525    33.511    mem/disMem/memory_reg_1792_1919_15_15/WE
    SLICE_X4Y33          RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_15_15/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[10].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_1792_1919_15_15/SP.HIGH/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.511ns  (logic 3.270ns (9.758%)  route 30.241ns (90.242%))
  Logic Levels:           20  (FDRE=1 LUT4=1 LUT5=3 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y19         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[10].reg1/d/Q_reg/C
    SLICE_X18Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  buf_reg_3/genblk1[10].reg1/d/Q_reg/Q
                         net (fo=902, routed)         9.428     9.884    mem/disMem/out[9]
    SLICE_X37Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.008 f  mem/disMem/Q_i_21__0/O
                         net (fo=1, routed)           0.666    10.674    control_unit/mainDecoder/Q_i_13__2_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.798 r  control_unit/mainDecoder/Q_i_17/O
                         net (fo=1, routed)           1.108    11.905    control_unit/mainDecoder/Q_i_17_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.029 r  control_unit/mainDecoder/Q_i_13__2/O
                         net (fo=1, routed)           0.956    12.986    control_unit/mainDecoder/Q_i_13__2_n_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.110 r  control_unit/mainDecoder/Q_i_12__1/O
                         net (fo=1, routed)           0.800    13.910    control_unit/mainDecoder/Q_i_12__1_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.124    14.034 f  control_unit/mainDecoder/Q_i_10__0/O
                         net (fo=1, routed)           0.429    14.463    control_unit/mainDecoder/Q_i_10__0_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.587 r  control_unit/mainDecoder/Q_i_8__25/O
                         net (fo=1, routed)           1.437    16.025    control_unit/mainDecoder/Q_i_8__25_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.149 f  control_unit/mainDecoder/Q_i_5__16/O
                         net (fo=2, routed)           0.810    16.958    control_unit/mainDecoder/Q_i_5__16_n_0
    SLICE_X18Y19         LUT6 (Prop_lut6_I4_O)        0.124    17.082 r  control_unit/mainDecoder/Q_i_8__24/O
                         net (fo=1, routed)           0.599    17.682    control_unit/mainDecoder/Q_i_8__24_n_0
    SLICE_X18Y20         LUT6 (Prop_lut6_I3_O)        0.124    17.806 r  control_unit/mainDecoder/Q_i_5__15/O
                         net (fo=2, routed)           1.110    18.916    control_unit/mainDecoder/Q_i_5__15_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I3_O)        0.124    19.040 r  control_unit/mainDecoder/Q_i_8__23/O
                         net (fo=1, routed)           0.851    19.890    control_unit/mainDecoder/Q_i_8__23_n_0
    SLICE_X22Y17         LUT6 (Prop_lut6_I1_O)        0.124    20.014 f  control_unit/mainDecoder/Q_i_5__14/O
                         net (fo=2, routed)           0.312    20.326    control_unit/mainDecoder/Q_i_5__14_n_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.450 r  control_unit/mainDecoder/Q_i_6__30/O
                         net (fo=1, routed)           0.627    21.077    control_unit/mainDecoder/Q_i_6__30_n_0
    SLICE_X25Y15         LUT6 (Prop_lut6_I1_O)        0.124    21.201 f  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.923    22.124    control_unit/mainDecoder/Q_i_2__12_n_0
    SLICE_X26Y15         LUT5 (Prop_lut5_I2_O)        0.124    22.248 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           1.247    23.495    control_unit/mainDecoder/Q_i_2__10_n_0
    SLICE_X23Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.619 r  control_unit/mainDecoder/Q_i_1__31/O
                         net (fo=3, routed)           0.742    24.361    control_unit/mainDecoder/ALUResult[29]
    SLICE_X25Y18         LUT5 (Prop_lut5_I0_O)        0.124    24.485 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_22/O
                         net (fo=1, routed)           1.158    25.643    control_unit/mainDecoder/memory_reg_0_127_0_0_i_22_n_0
    SLICE_X22Y23         LUT4 (Prop_lut4_I2_O)        0.152    25.795 f  control_unit/mainDecoder/memory_reg_0_127_0_0_i_11/O
                         net (fo=72, routed)          2.207    28.002    control_unit/mainDecoder/Q_i_2__8_0
    SLICE_X19Y21         LUT5 (Prop_lut5_I4_O)        0.352    28.354 r  control_unit/mainDecoder/memory_reg_384_511_8_8_i_2/O
                         net (fo=12, routed)          1.306    29.660    control_unit/mainDecoder/memory_reg_384_511_8_8_i_2_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I4_O)        0.326    29.986 r  control_unit/mainDecoder/memory_reg_1792_1919_8_8_i_1/O
                         net (fo=32, routed)          3.525    33.511    mem/disMem/memory_reg_1792_1919_15_15/WE
    SLICE_X4Y33          RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_15_15/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[10].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_1792_1919_15_15/SP.LOW/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.511ns  (logic 3.270ns (9.758%)  route 30.241ns (90.242%))
  Logic Levels:           20  (FDRE=1 LUT4=1 LUT5=3 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y19         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[10].reg1/d/Q_reg/C
    SLICE_X18Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  buf_reg_3/genblk1[10].reg1/d/Q_reg/Q
                         net (fo=902, routed)         9.428     9.884    mem/disMem/out[9]
    SLICE_X37Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.008 f  mem/disMem/Q_i_21__0/O
                         net (fo=1, routed)           0.666    10.674    control_unit/mainDecoder/Q_i_13__2_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.798 r  control_unit/mainDecoder/Q_i_17/O
                         net (fo=1, routed)           1.108    11.905    control_unit/mainDecoder/Q_i_17_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.029 r  control_unit/mainDecoder/Q_i_13__2/O
                         net (fo=1, routed)           0.956    12.986    control_unit/mainDecoder/Q_i_13__2_n_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.110 r  control_unit/mainDecoder/Q_i_12__1/O
                         net (fo=1, routed)           0.800    13.910    control_unit/mainDecoder/Q_i_12__1_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.124    14.034 f  control_unit/mainDecoder/Q_i_10__0/O
                         net (fo=1, routed)           0.429    14.463    control_unit/mainDecoder/Q_i_10__0_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.587 r  control_unit/mainDecoder/Q_i_8__25/O
                         net (fo=1, routed)           1.437    16.025    control_unit/mainDecoder/Q_i_8__25_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.149 f  control_unit/mainDecoder/Q_i_5__16/O
                         net (fo=2, routed)           0.810    16.958    control_unit/mainDecoder/Q_i_5__16_n_0
    SLICE_X18Y19         LUT6 (Prop_lut6_I4_O)        0.124    17.082 r  control_unit/mainDecoder/Q_i_8__24/O
                         net (fo=1, routed)           0.599    17.682    control_unit/mainDecoder/Q_i_8__24_n_0
    SLICE_X18Y20         LUT6 (Prop_lut6_I3_O)        0.124    17.806 r  control_unit/mainDecoder/Q_i_5__15/O
                         net (fo=2, routed)           1.110    18.916    control_unit/mainDecoder/Q_i_5__15_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I3_O)        0.124    19.040 r  control_unit/mainDecoder/Q_i_8__23/O
                         net (fo=1, routed)           0.851    19.890    control_unit/mainDecoder/Q_i_8__23_n_0
    SLICE_X22Y17         LUT6 (Prop_lut6_I1_O)        0.124    20.014 f  control_unit/mainDecoder/Q_i_5__14/O
                         net (fo=2, routed)           0.312    20.326    control_unit/mainDecoder/Q_i_5__14_n_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.450 r  control_unit/mainDecoder/Q_i_6__30/O
                         net (fo=1, routed)           0.627    21.077    control_unit/mainDecoder/Q_i_6__30_n_0
    SLICE_X25Y15         LUT6 (Prop_lut6_I1_O)        0.124    21.201 f  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.923    22.124    control_unit/mainDecoder/Q_i_2__12_n_0
    SLICE_X26Y15         LUT5 (Prop_lut5_I2_O)        0.124    22.248 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           1.247    23.495    control_unit/mainDecoder/Q_i_2__10_n_0
    SLICE_X23Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.619 r  control_unit/mainDecoder/Q_i_1__31/O
                         net (fo=3, routed)           0.742    24.361    control_unit/mainDecoder/ALUResult[29]
    SLICE_X25Y18         LUT5 (Prop_lut5_I0_O)        0.124    24.485 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_22/O
                         net (fo=1, routed)           1.158    25.643    control_unit/mainDecoder/memory_reg_0_127_0_0_i_22_n_0
    SLICE_X22Y23         LUT4 (Prop_lut4_I2_O)        0.152    25.795 f  control_unit/mainDecoder/memory_reg_0_127_0_0_i_11/O
                         net (fo=72, routed)          2.207    28.002    control_unit/mainDecoder/Q_i_2__8_0
    SLICE_X19Y21         LUT5 (Prop_lut5_I4_O)        0.352    28.354 r  control_unit/mainDecoder/memory_reg_384_511_8_8_i_2/O
                         net (fo=12, routed)          1.306    29.660    control_unit/mainDecoder/memory_reg_384_511_8_8_i_2_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I4_O)        0.326    29.986 r  control_unit/mainDecoder/memory_reg_1792_1919_8_8_i_1/O
                         net (fo=32, routed)          3.525    33.511    mem/disMem/memory_reg_1792_1919_15_15/WE
    SLICE_X4Y33          RAMD64E                                      r  mem/disMem/memory_reg_1792_1919_15_15/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[10].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_640_767_0_0/DP.HIGH/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.440ns  (logic 2.812ns (8.409%)  route 30.628ns (91.591%))
  Logic Levels:           20  (FDRE=1 LUT5=6 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y19         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[10].reg1/d/Q_reg/C
    SLICE_X18Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  buf_reg_3/genblk1[10].reg1/d/Q_reg/Q
                         net (fo=902, routed)         9.428     9.884    mem/disMem/out[9]
    SLICE_X37Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.008 f  mem/disMem/Q_i_21__0/O
                         net (fo=1, routed)           0.666    10.674    control_unit/mainDecoder/Q_i_13__2_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.798 r  control_unit/mainDecoder/Q_i_17/O
                         net (fo=1, routed)           1.108    11.905    control_unit/mainDecoder/Q_i_17_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.029 f  control_unit/mainDecoder/Q_i_13__2/O
                         net (fo=1, routed)           0.956    12.986    control_unit/mainDecoder/Q_i_13__2_n_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.110 f  control_unit/mainDecoder/Q_i_12__1/O
                         net (fo=1, routed)           0.800    13.910    control_unit/mainDecoder/Q_i_12__1_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.124    14.034 r  control_unit/mainDecoder/Q_i_10__0/O
                         net (fo=1, routed)           0.429    14.463    control_unit/mainDecoder/Q_i_10__0_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.587 f  control_unit/mainDecoder/Q_i_8__25/O
                         net (fo=1, routed)           1.437    16.025    control_unit/mainDecoder/Q_i_8__25_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.149 r  control_unit/mainDecoder/Q_i_5__16/O
                         net (fo=2, routed)           0.810    16.958    control_unit/mainDecoder/Q_i_5__16_n_0
    SLICE_X18Y19         LUT6 (Prop_lut6_I4_O)        0.124    17.082 f  control_unit/mainDecoder/Q_i_8__24/O
                         net (fo=1, routed)           0.599    17.682    control_unit/mainDecoder/Q_i_8__24_n_0
    SLICE_X18Y20         LUT6 (Prop_lut6_I3_O)        0.124    17.806 f  control_unit/mainDecoder/Q_i_5__15/O
                         net (fo=2, routed)           1.111    18.917    control_unit/mainDecoder/Q_i_5__15_n_0
    SLICE_X22Y19         LUT5 (Prop_lut5_I2_O)        0.124    19.041 r  control_unit/mainDecoder/Q_i_2__21/O
                         net (fo=2, routed)           0.431    19.472    control_unit/mainDecoder/Q_i_2__21_n_0
    SLICE_X22Y17         LUT5 (Prop_lut5_I0_O)        0.124    19.596 r  control_unit/mainDecoder/Q_i_2__18/O
                         net (fo=3, routed)           0.637    20.232    control_unit/mainDecoder/Q_i_2__18_n_0
    SLICE_X22Y16         LUT5 (Prop_lut5_I0_O)        0.124    20.356 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=2, routed)           0.589    20.945    control_unit/mainDecoder/Q_i_2__16_n_0
    SLICE_X22Y15         LUT5 (Prop_lut5_I0_O)        0.124    21.069 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=1, routed)           0.701    21.771    control_unit/mainDecoder/Q_i_2__14_n_0
    SLICE_X23Y15         LUT6 (Prop_lut6_I1_O)        0.124    21.895 f  control_unit/mainDecoder/Q_i_1__59/O
                         net (fo=3, routed)           0.964    22.859    control_unit/mainDecoder/ALUResult[24]
    SLICE_X23Y17         LUT5 (Prop_lut5_I4_O)        0.124    22.983 f  control_unit/mainDecoder/register_file_i_9/O
                         net (fo=34, routed)          1.098    24.081    control_unit/mainDecoder/Result[23]
    SLICE_X23Y13         LUT6 (Prop_lut6_I1_O)        0.124    24.205 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_10/O
                         net (fo=1, routed)           1.089    25.294    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_10_n_0
    SLICE_X27Y16         LUT6 (Prop_lut6_I4_O)        0.124    25.418 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5/O
                         net (fo=2, routed)           1.476    26.893    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0
    SLICE_X21Y25         LUT6 (Prop_lut6_I4_O)        0.124    27.017 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14/O
                         net (fo=80, routed)          2.478    29.496    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X19Y16         LUT5 (Prop_lut5_I3_O)        0.124    29.620 r  control_unit/mainDecoder/memory_reg_640_767_0_0_i_1/O
                         net (fo=32, routed)          3.821    33.440    mem/disMem/memory_reg_640_767_0_0/WE
    SLICE_X38Y18         RAMD64E                                      r  mem/disMem/memory_reg_640_767_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[10].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_640_767_0_0/DP.LOW/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.440ns  (logic 2.812ns (8.409%)  route 30.628ns (91.591%))
  Logic Levels:           20  (FDRE=1 LUT5=6 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y19         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[10].reg1/d/Q_reg/C
    SLICE_X18Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  buf_reg_3/genblk1[10].reg1/d/Q_reg/Q
                         net (fo=902, routed)         9.428     9.884    mem/disMem/out[9]
    SLICE_X37Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.008 f  mem/disMem/Q_i_21__0/O
                         net (fo=1, routed)           0.666    10.674    control_unit/mainDecoder/Q_i_13__2_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.798 r  control_unit/mainDecoder/Q_i_17/O
                         net (fo=1, routed)           1.108    11.905    control_unit/mainDecoder/Q_i_17_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.029 f  control_unit/mainDecoder/Q_i_13__2/O
                         net (fo=1, routed)           0.956    12.986    control_unit/mainDecoder/Q_i_13__2_n_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.110 f  control_unit/mainDecoder/Q_i_12__1/O
                         net (fo=1, routed)           0.800    13.910    control_unit/mainDecoder/Q_i_12__1_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.124    14.034 r  control_unit/mainDecoder/Q_i_10__0/O
                         net (fo=1, routed)           0.429    14.463    control_unit/mainDecoder/Q_i_10__0_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.587 f  control_unit/mainDecoder/Q_i_8__25/O
                         net (fo=1, routed)           1.437    16.025    control_unit/mainDecoder/Q_i_8__25_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.149 r  control_unit/mainDecoder/Q_i_5__16/O
                         net (fo=2, routed)           0.810    16.958    control_unit/mainDecoder/Q_i_5__16_n_0
    SLICE_X18Y19         LUT6 (Prop_lut6_I4_O)        0.124    17.082 f  control_unit/mainDecoder/Q_i_8__24/O
                         net (fo=1, routed)           0.599    17.682    control_unit/mainDecoder/Q_i_8__24_n_0
    SLICE_X18Y20         LUT6 (Prop_lut6_I3_O)        0.124    17.806 f  control_unit/mainDecoder/Q_i_5__15/O
                         net (fo=2, routed)           1.111    18.917    control_unit/mainDecoder/Q_i_5__15_n_0
    SLICE_X22Y19         LUT5 (Prop_lut5_I2_O)        0.124    19.041 r  control_unit/mainDecoder/Q_i_2__21/O
                         net (fo=2, routed)           0.431    19.472    control_unit/mainDecoder/Q_i_2__21_n_0
    SLICE_X22Y17         LUT5 (Prop_lut5_I0_O)        0.124    19.596 r  control_unit/mainDecoder/Q_i_2__18/O
                         net (fo=3, routed)           0.637    20.232    control_unit/mainDecoder/Q_i_2__18_n_0
    SLICE_X22Y16         LUT5 (Prop_lut5_I0_O)        0.124    20.356 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=2, routed)           0.589    20.945    control_unit/mainDecoder/Q_i_2__16_n_0
    SLICE_X22Y15         LUT5 (Prop_lut5_I0_O)        0.124    21.069 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=1, routed)           0.701    21.771    control_unit/mainDecoder/Q_i_2__14_n_0
    SLICE_X23Y15         LUT6 (Prop_lut6_I1_O)        0.124    21.895 f  control_unit/mainDecoder/Q_i_1__59/O
                         net (fo=3, routed)           0.964    22.859    control_unit/mainDecoder/ALUResult[24]
    SLICE_X23Y17         LUT5 (Prop_lut5_I4_O)        0.124    22.983 f  control_unit/mainDecoder/register_file_i_9/O
                         net (fo=34, routed)          1.098    24.081    control_unit/mainDecoder/Result[23]
    SLICE_X23Y13         LUT6 (Prop_lut6_I1_O)        0.124    24.205 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_10/O
                         net (fo=1, routed)           1.089    25.294    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_10_n_0
    SLICE_X27Y16         LUT6 (Prop_lut6_I4_O)        0.124    25.418 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5/O
                         net (fo=2, routed)           1.476    26.893    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0
    SLICE_X21Y25         LUT6 (Prop_lut6_I4_O)        0.124    27.017 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14/O
                         net (fo=80, routed)          2.478    29.496    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X19Y16         LUT5 (Prop_lut5_I3_O)        0.124    29.620 r  control_unit/mainDecoder/memory_reg_640_767_0_0_i_1/O
                         net (fo=32, routed)          3.821    33.440    mem/disMem/memory_reg_640_767_0_0/WE
    SLICE_X38Y18         RAMD64E                                      r  mem/disMem/memory_reg_640_767_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[10].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_640_767_0_0/SP.HIGH/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.440ns  (logic 2.812ns (8.409%)  route 30.628ns (91.591%))
  Logic Levels:           20  (FDRE=1 LUT5=6 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y19         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[10].reg1/d/Q_reg/C
    SLICE_X18Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  buf_reg_3/genblk1[10].reg1/d/Q_reg/Q
                         net (fo=902, routed)         9.428     9.884    mem/disMem/out[9]
    SLICE_X37Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.008 f  mem/disMem/Q_i_21__0/O
                         net (fo=1, routed)           0.666    10.674    control_unit/mainDecoder/Q_i_13__2_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.798 r  control_unit/mainDecoder/Q_i_17/O
                         net (fo=1, routed)           1.108    11.905    control_unit/mainDecoder/Q_i_17_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.029 f  control_unit/mainDecoder/Q_i_13__2/O
                         net (fo=1, routed)           0.956    12.986    control_unit/mainDecoder/Q_i_13__2_n_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.110 f  control_unit/mainDecoder/Q_i_12__1/O
                         net (fo=1, routed)           0.800    13.910    control_unit/mainDecoder/Q_i_12__1_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.124    14.034 r  control_unit/mainDecoder/Q_i_10__0/O
                         net (fo=1, routed)           0.429    14.463    control_unit/mainDecoder/Q_i_10__0_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.587 f  control_unit/mainDecoder/Q_i_8__25/O
                         net (fo=1, routed)           1.437    16.025    control_unit/mainDecoder/Q_i_8__25_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.149 r  control_unit/mainDecoder/Q_i_5__16/O
                         net (fo=2, routed)           0.810    16.958    control_unit/mainDecoder/Q_i_5__16_n_0
    SLICE_X18Y19         LUT6 (Prop_lut6_I4_O)        0.124    17.082 f  control_unit/mainDecoder/Q_i_8__24/O
                         net (fo=1, routed)           0.599    17.682    control_unit/mainDecoder/Q_i_8__24_n_0
    SLICE_X18Y20         LUT6 (Prop_lut6_I3_O)        0.124    17.806 f  control_unit/mainDecoder/Q_i_5__15/O
                         net (fo=2, routed)           1.111    18.917    control_unit/mainDecoder/Q_i_5__15_n_0
    SLICE_X22Y19         LUT5 (Prop_lut5_I2_O)        0.124    19.041 r  control_unit/mainDecoder/Q_i_2__21/O
                         net (fo=2, routed)           0.431    19.472    control_unit/mainDecoder/Q_i_2__21_n_0
    SLICE_X22Y17         LUT5 (Prop_lut5_I0_O)        0.124    19.596 r  control_unit/mainDecoder/Q_i_2__18/O
                         net (fo=3, routed)           0.637    20.232    control_unit/mainDecoder/Q_i_2__18_n_0
    SLICE_X22Y16         LUT5 (Prop_lut5_I0_O)        0.124    20.356 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=2, routed)           0.589    20.945    control_unit/mainDecoder/Q_i_2__16_n_0
    SLICE_X22Y15         LUT5 (Prop_lut5_I0_O)        0.124    21.069 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=1, routed)           0.701    21.771    control_unit/mainDecoder/Q_i_2__14_n_0
    SLICE_X23Y15         LUT6 (Prop_lut6_I1_O)        0.124    21.895 f  control_unit/mainDecoder/Q_i_1__59/O
                         net (fo=3, routed)           0.964    22.859    control_unit/mainDecoder/ALUResult[24]
    SLICE_X23Y17         LUT5 (Prop_lut5_I4_O)        0.124    22.983 f  control_unit/mainDecoder/register_file_i_9/O
                         net (fo=34, routed)          1.098    24.081    control_unit/mainDecoder/Result[23]
    SLICE_X23Y13         LUT6 (Prop_lut6_I1_O)        0.124    24.205 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_10/O
                         net (fo=1, routed)           1.089    25.294    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_10_n_0
    SLICE_X27Y16         LUT6 (Prop_lut6_I4_O)        0.124    25.418 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5/O
                         net (fo=2, routed)           1.476    26.893    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0
    SLICE_X21Y25         LUT6 (Prop_lut6_I4_O)        0.124    27.017 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14/O
                         net (fo=80, routed)          2.478    29.496    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X19Y16         LUT5 (Prop_lut5_I3_O)        0.124    29.620 r  control_unit/mainDecoder/memory_reg_640_767_0_0_i_1/O
                         net (fo=32, routed)          3.821    33.440    mem/disMem/memory_reg_640_767_0_0/WE
    SLICE_X38Y18         RAMD64E                                      r  mem/disMem/memory_reg_640_767_0_0/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[10].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_640_767_0_0/SP.LOW/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.440ns  (logic 2.812ns (8.409%)  route 30.628ns (91.591%))
  Logic Levels:           20  (FDRE=1 LUT5=6 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y19         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[10].reg1/d/Q_reg/C
    SLICE_X18Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  buf_reg_3/genblk1[10].reg1/d/Q_reg/Q
                         net (fo=902, routed)         9.428     9.884    mem/disMem/out[9]
    SLICE_X37Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.008 f  mem/disMem/Q_i_21__0/O
                         net (fo=1, routed)           0.666    10.674    control_unit/mainDecoder/Q_i_13__2_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.798 r  control_unit/mainDecoder/Q_i_17/O
                         net (fo=1, routed)           1.108    11.905    control_unit/mainDecoder/Q_i_17_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.029 f  control_unit/mainDecoder/Q_i_13__2/O
                         net (fo=1, routed)           0.956    12.986    control_unit/mainDecoder/Q_i_13__2_n_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.110 f  control_unit/mainDecoder/Q_i_12__1/O
                         net (fo=1, routed)           0.800    13.910    control_unit/mainDecoder/Q_i_12__1_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.124    14.034 r  control_unit/mainDecoder/Q_i_10__0/O
                         net (fo=1, routed)           0.429    14.463    control_unit/mainDecoder/Q_i_10__0_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.587 f  control_unit/mainDecoder/Q_i_8__25/O
                         net (fo=1, routed)           1.437    16.025    control_unit/mainDecoder/Q_i_8__25_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.149 r  control_unit/mainDecoder/Q_i_5__16/O
                         net (fo=2, routed)           0.810    16.958    control_unit/mainDecoder/Q_i_5__16_n_0
    SLICE_X18Y19         LUT6 (Prop_lut6_I4_O)        0.124    17.082 f  control_unit/mainDecoder/Q_i_8__24/O
                         net (fo=1, routed)           0.599    17.682    control_unit/mainDecoder/Q_i_8__24_n_0
    SLICE_X18Y20         LUT6 (Prop_lut6_I3_O)        0.124    17.806 f  control_unit/mainDecoder/Q_i_5__15/O
                         net (fo=2, routed)           1.111    18.917    control_unit/mainDecoder/Q_i_5__15_n_0
    SLICE_X22Y19         LUT5 (Prop_lut5_I2_O)        0.124    19.041 r  control_unit/mainDecoder/Q_i_2__21/O
                         net (fo=2, routed)           0.431    19.472    control_unit/mainDecoder/Q_i_2__21_n_0
    SLICE_X22Y17         LUT5 (Prop_lut5_I0_O)        0.124    19.596 r  control_unit/mainDecoder/Q_i_2__18/O
                         net (fo=3, routed)           0.637    20.232    control_unit/mainDecoder/Q_i_2__18_n_0
    SLICE_X22Y16         LUT5 (Prop_lut5_I0_O)        0.124    20.356 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=2, routed)           0.589    20.945    control_unit/mainDecoder/Q_i_2__16_n_0
    SLICE_X22Y15         LUT5 (Prop_lut5_I0_O)        0.124    21.069 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=1, routed)           0.701    21.771    control_unit/mainDecoder/Q_i_2__14_n_0
    SLICE_X23Y15         LUT6 (Prop_lut6_I1_O)        0.124    21.895 f  control_unit/mainDecoder/Q_i_1__59/O
                         net (fo=3, routed)           0.964    22.859    control_unit/mainDecoder/ALUResult[24]
    SLICE_X23Y17         LUT5 (Prop_lut5_I4_O)        0.124    22.983 f  control_unit/mainDecoder/register_file_i_9/O
                         net (fo=34, routed)          1.098    24.081    control_unit/mainDecoder/Result[23]
    SLICE_X23Y13         LUT6 (Prop_lut6_I1_O)        0.124    24.205 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_10/O
                         net (fo=1, routed)           1.089    25.294    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_10_n_0
    SLICE_X27Y16         LUT6 (Prop_lut6_I4_O)        0.124    25.418 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5/O
                         net (fo=2, routed)           1.476    26.893    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0
    SLICE_X21Y25         LUT6 (Prop_lut6_I4_O)        0.124    27.017 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14/O
                         net (fo=80, routed)          2.478    29.496    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X19Y16         LUT5 (Prop_lut5_I3_O)        0.124    29.620 r  control_unit/mainDecoder/memory_reg_640_767_0_0_i_1/O
                         net (fo=32, routed)          3.821    33.440    mem/disMem/memory_reg_640_767_0_0/WE
    SLICE_X38Y18         RAMD64E                                      r  mem/disMem/memory_reg_640_767_0_0/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[10].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_1664_1791_9_9/DP.HIGH/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.372ns  (logic 2.812ns (8.426%)  route 30.560ns (91.574%))
  Logic Levels:           20  (FDRE=1 LUT5=6 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y19         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[10].reg1/d/Q_reg/C
    SLICE_X18Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  buf_reg_3/genblk1[10].reg1/d/Q_reg/Q
                         net (fo=902, routed)         9.428     9.884    mem/disMem/out[9]
    SLICE_X37Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.008 f  mem/disMem/Q_i_21__0/O
                         net (fo=1, routed)           0.666    10.674    control_unit/mainDecoder/Q_i_13__2_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.798 r  control_unit/mainDecoder/Q_i_17/O
                         net (fo=1, routed)           1.108    11.905    control_unit/mainDecoder/Q_i_17_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.029 f  control_unit/mainDecoder/Q_i_13__2/O
                         net (fo=1, routed)           0.956    12.986    control_unit/mainDecoder/Q_i_13__2_n_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.110 f  control_unit/mainDecoder/Q_i_12__1/O
                         net (fo=1, routed)           0.800    13.910    control_unit/mainDecoder/Q_i_12__1_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.124    14.034 r  control_unit/mainDecoder/Q_i_10__0/O
                         net (fo=1, routed)           0.429    14.463    control_unit/mainDecoder/Q_i_10__0_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.587 f  control_unit/mainDecoder/Q_i_8__25/O
                         net (fo=1, routed)           1.437    16.025    control_unit/mainDecoder/Q_i_8__25_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.149 r  control_unit/mainDecoder/Q_i_5__16/O
                         net (fo=2, routed)           0.810    16.958    control_unit/mainDecoder/Q_i_5__16_n_0
    SLICE_X18Y19         LUT6 (Prop_lut6_I4_O)        0.124    17.082 f  control_unit/mainDecoder/Q_i_8__24/O
                         net (fo=1, routed)           0.599    17.682    control_unit/mainDecoder/Q_i_8__24_n_0
    SLICE_X18Y20         LUT6 (Prop_lut6_I3_O)        0.124    17.806 f  control_unit/mainDecoder/Q_i_5__15/O
                         net (fo=2, routed)           1.111    18.917    control_unit/mainDecoder/Q_i_5__15_n_0
    SLICE_X22Y19         LUT5 (Prop_lut5_I2_O)        0.124    19.041 r  control_unit/mainDecoder/Q_i_2__21/O
                         net (fo=2, routed)           0.431    19.472    control_unit/mainDecoder/Q_i_2__21_n_0
    SLICE_X22Y17         LUT5 (Prop_lut5_I0_O)        0.124    19.596 r  control_unit/mainDecoder/Q_i_2__18/O
                         net (fo=3, routed)           0.637    20.232    control_unit/mainDecoder/Q_i_2__18_n_0
    SLICE_X22Y16         LUT5 (Prop_lut5_I0_O)        0.124    20.356 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=2, routed)           0.589    20.945    control_unit/mainDecoder/Q_i_2__16_n_0
    SLICE_X22Y15         LUT5 (Prop_lut5_I0_O)        0.124    21.069 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=1, routed)           0.701    21.771    control_unit/mainDecoder/Q_i_2__14_n_0
    SLICE_X23Y15         LUT6 (Prop_lut6_I1_O)        0.124    21.895 f  control_unit/mainDecoder/Q_i_1__59/O
                         net (fo=3, routed)           0.964    22.859    control_unit/mainDecoder/ALUResult[24]
    SLICE_X23Y17         LUT5 (Prop_lut5_I4_O)        0.124    22.983 f  control_unit/mainDecoder/register_file_i_9/O
                         net (fo=34, routed)          1.098    24.081    control_unit/mainDecoder/Result[23]
    SLICE_X23Y13         LUT6 (Prop_lut6_I1_O)        0.124    24.205 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_10/O
                         net (fo=1, routed)           1.089    25.294    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_10_n_0
    SLICE_X27Y16         LUT6 (Prop_lut6_I4_O)        0.124    25.418 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5/O
                         net (fo=2, routed)           1.476    26.893    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0
    SLICE_X21Y25         LUT6 (Prop_lut6_I4_O)        0.124    27.017 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14/O
                         net (fo=80, routed)          2.538    29.556    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X14Y17         LUT5 (Prop_lut5_I2_O)        0.124    29.680 r  control_unit/mainDecoder/memory_reg_1664_1791_8_8_i_1/O
                         net (fo=32, routed)          3.692    33.372    mem/disMem/memory_reg_1664_1791_9_9/WE
    SLICE_X16Y0          RAMD64E                                      r  mem/disMem/memory_reg_1664_1791_9_9/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[10].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_1664_1791_9_9/DP.LOW/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.372ns  (logic 2.812ns (8.426%)  route 30.560ns (91.574%))
  Logic Levels:           20  (FDRE=1 LUT5=6 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y19         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[10].reg1/d/Q_reg/C
    SLICE_X18Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  buf_reg_3/genblk1[10].reg1/d/Q_reg/Q
                         net (fo=902, routed)         9.428     9.884    mem/disMem/out[9]
    SLICE_X37Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.008 f  mem/disMem/Q_i_21__0/O
                         net (fo=1, routed)           0.666    10.674    control_unit/mainDecoder/Q_i_13__2_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.798 r  control_unit/mainDecoder/Q_i_17/O
                         net (fo=1, routed)           1.108    11.905    control_unit/mainDecoder/Q_i_17_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.029 f  control_unit/mainDecoder/Q_i_13__2/O
                         net (fo=1, routed)           0.956    12.986    control_unit/mainDecoder/Q_i_13__2_n_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.110 f  control_unit/mainDecoder/Q_i_12__1/O
                         net (fo=1, routed)           0.800    13.910    control_unit/mainDecoder/Q_i_12__1_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.124    14.034 r  control_unit/mainDecoder/Q_i_10__0/O
                         net (fo=1, routed)           0.429    14.463    control_unit/mainDecoder/Q_i_10__0_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.587 f  control_unit/mainDecoder/Q_i_8__25/O
                         net (fo=1, routed)           1.437    16.025    control_unit/mainDecoder/Q_i_8__25_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.149 r  control_unit/mainDecoder/Q_i_5__16/O
                         net (fo=2, routed)           0.810    16.958    control_unit/mainDecoder/Q_i_5__16_n_0
    SLICE_X18Y19         LUT6 (Prop_lut6_I4_O)        0.124    17.082 f  control_unit/mainDecoder/Q_i_8__24/O
                         net (fo=1, routed)           0.599    17.682    control_unit/mainDecoder/Q_i_8__24_n_0
    SLICE_X18Y20         LUT6 (Prop_lut6_I3_O)        0.124    17.806 f  control_unit/mainDecoder/Q_i_5__15/O
                         net (fo=2, routed)           1.111    18.917    control_unit/mainDecoder/Q_i_5__15_n_0
    SLICE_X22Y19         LUT5 (Prop_lut5_I2_O)        0.124    19.041 r  control_unit/mainDecoder/Q_i_2__21/O
                         net (fo=2, routed)           0.431    19.472    control_unit/mainDecoder/Q_i_2__21_n_0
    SLICE_X22Y17         LUT5 (Prop_lut5_I0_O)        0.124    19.596 r  control_unit/mainDecoder/Q_i_2__18/O
                         net (fo=3, routed)           0.637    20.232    control_unit/mainDecoder/Q_i_2__18_n_0
    SLICE_X22Y16         LUT5 (Prop_lut5_I0_O)        0.124    20.356 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=2, routed)           0.589    20.945    control_unit/mainDecoder/Q_i_2__16_n_0
    SLICE_X22Y15         LUT5 (Prop_lut5_I0_O)        0.124    21.069 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=1, routed)           0.701    21.771    control_unit/mainDecoder/Q_i_2__14_n_0
    SLICE_X23Y15         LUT6 (Prop_lut6_I1_O)        0.124    21.895 f  control_unit/mainDecoder/Q_i_1__59/O
                         net (fo=3, routed)           0.964    22.859    control_unit/mainDecoder/ALUResult[24]
    SLICE_X23Y17         LUT5 (Prop_lut5_I4_O)        0.124    22.983 f  control_unit/mainDecoder/register_file_i_9/O
                         net (fo=34, routed)          1.098    24.081    control_unit/mainDecoder/Result[23]
    SLICE_X23Y13         LUT6 (Prop_lut6_I1_O)        0.124    24.205 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_10/O
                         net (fo=1, routed)           1.089    25.294    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_10_n_0
    SLICE_X27Y16         LUT6 (Prop_lut6_I4_O)        0.124    25.418 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5/O
                         net (fo=2, routed)           1.476    26.893    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0
    SLICE_X21Y25         LUT6 (Prop_lut6_I4_O)        0.124    27.017 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14/O
                         net (fo=80, routed)          2.538    29.556    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X14Y17         LUT5 (Prop_lut5_I2_O)        0.124    29.680 r  control_unit/mainDecoder/memory_reg_1664_1791_8_8_i_1/O
                         net (fo=32, routed)          3.692    33.372    mem/disMem/memory_reg_1664_1791_9_9/WE
    SLICE_X16Y0          RAMD64E                                      r  mem/disMem/memory_reg_1664_1791_9_9/DP.LOW/WE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buf_reg_6/genblk1[19].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/ram/RAM_reg_bram_11/DIADI[19]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.450%)  route 0.118ns (45.550%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y7          FDRE                         0.000     0.000 r  buf_reg_6/genblk1[19].reg1/d/Q_reg/C
    SLICE_X26Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buf_reg_6/genblk1[19].reg1/d/Q_reg/Q
                         net (fo=18, routed)          0.118     0.259    mem/ram/Q[19]
    RAMB36_X1Y1          RAMB36E1                                     r  mem/ram/RAM_reg_bram_11/DIADI[19]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[31].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.427%)  route 0.133ns (48.573%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y14         FDRE                         0.000     0.000 r  PC1_reg[31]/C
    SLICE_X21Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[31]/Q
                         net (fo=4, routed)           0.133     0.274    buf_reg_4/genblk1[31].reg1/d/Q[0]
    SLICE_X21Y15         FDRE                                         r  buf_reg_4/genblk1[31].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[15].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.402%)  route 0.133ns (48.598%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE                         0.000     0.000 r  PC1_reg[15]/C
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[15]/Q
                         net (fo=3, routed)           0.133     0.274    buf_reg_4/genblk1[15].reg1/d/Q[0]
    SLICE_X18Y17         FDRE                                         r  buf_reg_4/genblk1[15].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_6/genblk1[5].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_640_767_5_5/DP.HIGH/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.052%)  route 0.135ns (48.948%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE                         0.000     0.000 r  buf_reg_6/genblk1[5].reg1/d/Q_reg/C
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buf_reg_6/genblk1[5].reg1/d/Q_reg/Q
                         net (fo=96, routed)          0.135     0.276    mem/disMem/memory_reg_640_767_5_5/D
    SLICE_X38Y7          RAMD64E                                      r  mem/disMem/memory_reg_640_767_5_5/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_6/genblk1[5].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_640_767_5_5/DP.LOW/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.052%)  route 0.135ns (48.948%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE                         0.000     0.000 r  buf_reg_6/genblk1[5].reg1/d/Q_reg/C
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buf_reg_6/genblk1[5].reg1/d/Q_reg/Q
                         net (fo=96, routed)          0.135     0.276    mem/disMem/memory_reg_640_767_5_5/D
    SLICE_X38Y7          RAMD64E                                      r  mem/disMem/memory_reg_640_767_5_5/DP.LOW/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_6/genblk1[5].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_640_767_5_5/SP.HIGH/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.052%)  route 0.135ns (48.948%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE                         0.000     0.000 r  buf_reg_6/genblk1[5].reg1/d/Q_reg/C
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buf_reg_6/genblk1[5].reg1/d/Q_reg/Q
                         net (fo=96, routed)          0.135     0.276    mem/disMem/memory_reg_640_767_5_5/D
    SLICE_X38Y7          RAMD64E                                      r  mem/disMem/memory_reg_640_767_5_5/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_6/genblk1[5].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_640_767_5_5/SP.LOW/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.052%)  route 0.135ns (48.948%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE                         0.000     0.000 r  buf_reg_6/genblk1[5].reg1/d/Q_reg/C
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buf_reg_6/genblk1[5].reg1/d/Q_reg/Q
                         net (fo=96, routed)          0.135     0.276    mem/disMem/memory_reg_640_767_5_5/D
    SLICE_X38Y7          RAMD64E                                      r  mem/disMem/memory_reg_640_767_5_5/SP.LOW/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_6/genblk1[6].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_512_639_6_6/DP.HIGH/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.100%)  route 0.140ns (49.900%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE                         0.000     0.000 r  buf_reg_6/genblk1[6].reg1/d/Q_reg/C
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buf_reg_6/genblk1[6].reg1/d/Q_reg/Q
                         net (fo=96, routed)          0.140     0.281    mem/disMem/memory_reg_512_639_6_6/D
    SLICE_X42Y10         RAMD64E                                      r  mem/disMem/memory_reg_512_639_6_6/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_6/genblk1[6].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_512_639_6_6/DP.LOW/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.100%)  route 0.140ns (49.900%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE                         0.000     0.000 r  buf_reg_6/genblk1[6].reg1/d/Q_reg/C
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buf_reg_6/genblk1[6].reg1/d/Q_reg/Q
                         net (fo=96, routed)          0.140     0.281    mem/disMem/memory_reg_512_639_6_6/D
    SLICE_X42Y10         RAMD64E                                      r  mem/disMem/memory_reg_512_639_6_6/DP.LOW/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_6/genblk1[6].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_512_639_6_6/SP.HIGH/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.100%)  route 0.140ns (49.900%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE                         0.000     0.000 r  buf_reg_6/genblk1[6].reg1/d/Q_reg/C
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buf_reg_6/genblk1[6].reg1/d/Q_reg/Q
                         net (fo=96, routed)          0.140     0.281    mem/disMem/memory_reg_512_639_6_6/D
    SLICE_X42Y10         RAMD64E                                      r  mem/disMem/memory_reg_512_639_6_6/SP.HIGH/I
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  DCM_TMDS_CLKFX
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.767ns  (logic 2.320ns (40.227%)  route 3.447ns (59.773%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.672     5.344    dispDriver/clk_TMDS
    SLICE_X35Y40         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           3.447     9.247    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    1.864    11.111 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000    11.111    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.766ns  (logic 2.319ns (40.217%)  route 3.447ns (59.783%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.672     5.344    dispDriver/clk_TMDS
    SLICE_X35Y40         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           3.447     9.247    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     1.863    11.110 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000    11.110    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.683ns  (logic 2.317ns (40.772%)  route 3.366ns (59.228%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.750     5.422    dispDriver/clk_TMDS
    SLICE_X39Y39         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456     5.878 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           3.366     9.244    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    1.861    11.105 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000    11.105    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.682ns  (logic 2.316ns (40.761%)  route 3.366ns (59.239%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.750     5.422    dispDriver/clk_TMDS
    SLICE_X39Y39         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456     5.878 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           3.366     9.244    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     1.860    11.104 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000    11.104    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.673ns  (logic 2.315ns (40.807%)  route 3.358ns (59.193%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.749     5.421    dispDriver/clk_TMDS
    SLICE_X36Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           3.358     9.235    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    1.859    11.094 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000    11.094    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.672ns  (logic 2.314ns (40.796%)  route 3.358ns (59.204%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.749     5.421    dispDriver/clk_TMDS
    SLICE_X36Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           3.358     9.235    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     1.858    11.093 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000    11.093    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 0.948ns (48.961%)  route 0.988ns (51.039%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X36Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           0.988     2.631    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     0.807     3.438 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000     3.438    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.937ns  (logic 0.949ns (48.988%)  route 0.988ns (51.012%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X36Y38         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           0.988     2.631    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    0.808     3.439 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000     3.439    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 0.950ns (47.667%)  route 1.043ns (52.333%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X39Y39         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           1.043     2.686    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     0.809     3.495 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000     3.495    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 0.951ns (47.693%)  route 1.043ns (52.307%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X39Y39         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           1.043     2.686    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    0.810     3.496 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000     3.496    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.045ns  (logic 0.953ns (46.593%)  route 1.092ns (53.407%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.562     1.476    dispDriver/clk_TMDS
    SLICE_X35Y40         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           1.092     2.709    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     0.812     3.521 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000     3.521    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 0.954ns (46.619%)  route 1.092ns (53.381%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.562     1.476    dispDriver/clk_TMDS
    SLICE_X35Y40         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           1.092     2.709    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    0.813     3.522 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000     3.522    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MMCM_pix_clock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 1.942ns (28.866%)  route 4.786ns (71.134%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076    23.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680    25.349    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    21.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    23.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          3.026    26.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    1.841    28.539 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000    28.539    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.727ns  (logic 1.941ns (28.855%)  route 4.786ns (71.145%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076    23.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680    25.349    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    21.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    23.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          3.026    26.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     1.840    28.538 f  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000    28.538    TMDSp_clock
    H16                                                               f  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 0.815ns (40.182%)  route 1.213ns (59.818%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     0.789     2.435 r  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000     2.435    TMDSp_clock
    H16                                                               r  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 0.816ns (40.212%)  route 1.213ns (59.788%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    0.790     2.436 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.436    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb_in
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     9.349    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     5.811 f  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           1.760     7.571    dispDriver/clkfb_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.672 f  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           1.677     9.349    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           0.482     0.889    dispDriver/clkfb_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           0.546     1.460    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  MMCM_pix_clock

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem/disMem/memory_reg_256_383_6_6/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.273ns  (logic 3.078ns (29.962%)  route 7.195ns (70.038%))
  Logic Levels:           11  (LUT3=1 LUT6=7 MUXF7=2 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_256_383_6_6/DP.LOW/CLK
    SLICE_X34Y18         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_256_383_6_6/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_256_383_6_6/DPO0
    SLICE_X34Y18         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_256_383_6_6/F7.DP/O
                         net (fo=1, routed)           1.174     2.700    mem/disMem/memory_reg_256_383_6_6_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I1_O)        0.297     2.997 f  mem/disMem/genblk1.balance_acc[3]_i_307/O
                         net (fo=1, routed)           0.000     2.997    mem/disMem/genblk1.balance_acc[3]_i_307_n_0
    SLICE_X37Y11         MUXF7 (Prop_muxf7_I0_O)      0.212     3.209 f  mem/disMem/genblk1.balance_acc_reg[3]_i_283/O
                         net (fo=1, routed)           1.058     4.267    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_2
    SLICE_X31Y12         LUT6 (Prop_lut6_I1_O)        0.299     4.566 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_202/O
                         net (fo=1, routed)           0.456     5.022    dispDriver/encode_R/genblk1.balance_acc[3]_i_202_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.146 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_99/O
                         net (fo=1, routed)           0.323     5.470    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I4_O)        0.124     5.594 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.420     6.014    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.138 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.813     6.950    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.074 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.890     8.964    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.088 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.061    10.149    dispDriver/encode_B/genblk1.TMDS_reg[7]_0
    SLICE_X38Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.273 r  dispDriver/encode_B/genblk1.TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    10.273    dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0
    SLICE_X38Y39         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.573     4.969    dispDriver/encode_B/pixclk
    SLICE_X38Y39         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_256_383_6_6/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.265ns  (logic 3.070ns (29.907%)  route 7.195ns (70.093%))
  Logic Levels:           11  (LUT3=1 LUT6=7 MUXF7=2 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_256_383_6_6/DP.LOW/CLK
    SLICE_X34Y18         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 r  mem/disMem/memory_reg_256_383_6_6/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_256_383_6_6/DPO0
    SLICE_X34Y18         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 r  mem/disMem/memory_reg_256_383_6_6/F7.DP/O
                         net (fo=1, routed)           1.174     2.700    mem/disMem/memory_reg_256_383_6_6_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I1_O)        0.297     2.997 r  mem/disMem/genblk1.balance_acc[3]_i_307/O
                         net (fo=1, routed)           0.000     2.997    mem/disMem/genblk1.balance_acc[3]_i_307_n_0
    SLICE_X37Y11         MUXF7 (Prop_muxf7_I0_O)      0.212     3.209 r  mem/disMem/genblk1.balance_acc_reg[3]_i_283/O
                         net (fo=1, routed)           1.058     4.267    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_2
    SLICE_X31Y12         LUT6 (Prop_lut6_I1_O)        0.299     4.566 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_202/O
                         net (fo=1, routed)           0.456     5.022    dispDriver/encode_R/genblk1.balance_acc[3]_i_202_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.146 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_99/O
                         net (fo=1, routed)           0.323     5.470    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I4_O)        0.124     5.594 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.420     6.014    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.138 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.813     6.950    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.074 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.890     8.964    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.088 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.061    10.149    dispDriver/encode_B/genblk1.TMDS_reg[7]_0
    SLICE_X38Y39         LUT3 (Prop_lut3_I1_O)        0.116    10.265 r  dispDriver/encode_B/genblk1.TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000    10.265    dispDriver/encode_B/genblk1.TMDS[7]_i_1_n_0
    SLICE_X38Y39         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.573     4.969    dispDriver/encode_B/pixclk
    SLICE_X38Y39         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_256_383_6_6/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.043ns  (logic 3.078ns (30.649%)  route 6.965ns (69.351%))
  Logic Levels:           11  (LUT6=8 MUXF7=2 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_256_383_6_6/DP.LOW/CLK
    SLICE_X34Y18         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 r  mem/disMem/memory_reg_256_383_6_6/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_256_383_6_6/DPO0
    SLICE_X34Y18         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 r  mem/disMem/memory_reg_256_383_6_6/F7.DP/O
                         net (fo=1, routed)           1.174     2.700    mem/disMem/memory_reg_256_383_6_6_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I1_O)        0.297     2.997 r  mem/disMem/genblk1.balance_acc[3]_i_307/O
                         net (fo=1, routed)           0.000     2.997    mem/disMem/genblk1.balance_acc[3]_i_307_n_0
    SLICE_X37Y11         MUXF7 (Prop_muxf7_I0_O)      0.212     3.209 r  mem/disMem/genblk1.balance_acc_reg[3]_i_283/O
                         net (fo=1, routed)           1.058     4.267    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_2
    SLICE_X31Y12         LUT6 (Prop_lut6_I1_O)        0.299     4.566 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_202/O
                         net (fo=1, routed)           0.456     5.022    dispDriver/encode_R/genblk1.balance_acc[3]_i_202_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.146 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_99/O
                         net (fo=1, routed)           0.323     5.470    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I4_O)        0.124     5.594 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.420     6.014    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.138 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.813     6.950    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.074 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.890     8.964    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.088 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.830     9.919    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.124    10.043 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000    10.043    dispDriver/encode_R/TMDS0[2]
    SLICE_X33Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.498     4.894    dispDriver/encode_R/pixclk
    SLICE_X33Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_256_383_6_6/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.921ns  (logic 3.078ns (31.025%)  route 6.843ns (68.975%))
  Logic Levels:           11  (LUT6=8 MUXF7=2 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_256_383_6_6/DP.LOW/CLK
    SLICE_X34Y18         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_256_383_6_6/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_256_383_6_6/DPO0
    SLICE_X34Y18         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_256_383_6_6/F7.DP/O
                         net (fo=1, routed)           1.174     2.700    mem/disMem/memory_reg_256_383_6_6_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I1_O)        0.297     2.997 f  mem/disMem/genblk1.balance_acc[3]_i_307/O
                         net (fo=1, routed)           0.000     2.997    mem/disMem/genblk1.balance_acc[3]_i_307_n_0
    SLICE_X37Y11         MUXF7 (Prop_muxf7_I0_O)      0.212     3.209 f  mem/disMem/genblk1.balance_acc_reg[3]_i_283/O
                         net (fo=1, routed)           1.058     4.267    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_2
    SLICE_X31Y12         LUT6 (Prop_lut6_I1_O)        0.299     4.566 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_202/O
                         net (fo=1, routed)           0.456     5.022    dispDriver/encode_R/genblk1.balance_acc[3]_i_202_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.146 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_99/O
                         net (fo=1, routed)           0.323     5.470    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I4_O)        0.124     5.594 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.420     6.014    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.138 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.813     6.950    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.074 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.890     8.964    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.088 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.709     9.797    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.124     9.921 r  dispDriver/encode_R/genblk1.TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000     9.921    dispDriver/encode_R/TMDS0[3]
    SLICE_X33Y39         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.498     4.894    dispDriver/encode_R/pixclk
    SLICE_X33Y39         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_256_383_6_6/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.918ns  (logic 3.078ns (31.035%)  route 6.840ns (68.965%))
  Logic Levels:           11  (LUT6=8 MUXF7=2 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_256_383_6_6/DP.LOW/CLK
    SLICE_X34Y18         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 r  mem/disMem/memory_reg_256_383_6_6/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_256_383_6_6/DPO0
    SLICE_X34Y18         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 r  mem/disMem/memory_reg_256_383_6_6/F7.DP/O
                         net (fo=1, routed)           1.174     2.700    mem/disMem/memory_reg_256_383_6_6_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I1_O)        0.297     2.997 r  mem/disMem/genblk1.balance_acc[3]_i_307/O
                         net (fo=1, routed)           0.000     2.997    mem/disMem/genblk1.balance_acc[3]_i_307_n_0
    SLICE_X37Y11         MUXF7 (Prop_muxf7_I0_O)      0.212     3.209 r  mem/disMem/genblk1.balance_acc_reg[3]_i_283/O
                         net (fo=1, routed)           1.058     4.267    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_2
    SLICE_X31Y12         LUT6 (Prop_lut6_I1_O)        0.299     4.566 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_202/O
                         net (fo=1, routed)           0.456     5.022    dispDriver/encode_R/genblk1.balance_acc[3]_i_202_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.146 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_99/O
                         net (fo=1, routed)           0.323     5.470    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I4_O)        0.124     5.594 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.420     6.014    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.138 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.813     6.950    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.074 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.890     8.964    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.088 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.706     9.794    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X33Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.918 r  dispDriver/encode_R/genblk1.TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000     9.918    dispDriver/encode_R/genblk1.TMDS[5]_i_1__0_n_0
    SLICE_X33Y39         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.498     4.894    dispDriver/encode_R/pixclk
    SLICE_X33Y39         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_256_383_6_6/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.904ns  (logic 3.078ns (31.079%)  route 6.826ns (68.921%))
  Logic Levels:           11  (LUT4=1 LUT6=7 MUXF7=2 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_256_383_6_6/DP.LOW/CLK
    SLICE_X34Y18         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_256_383_6_6/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_256_383_6_6/DPO0
    SLICE_X34Y18         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_256_383_6_6/F7.DP/O
                         net (fo=1, routed)           1.174     2.700    mem/disMem/memory_reg_256_383_6_6_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I1_O)        0.297     2.997 f  mem/disMem/genblk1.balance_acc[3]_i_307/O
                         net (fo=1, routed)           0.000     2.997    mem/disMem/genblk1.balance_acc[3]_i_307_n_0
    SLICE_X37Y11         MUXF7 (Prop_muxf7_I0_O)      0.212     3.209 f  mem/disMem/genblk1.balance_acc_reg[3]_i_283/O
                         net (fo=1, routed)           1.058     4.267    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_2
    SLICE_X31Y12         LUT6 (Prop_lut6_I1_O)        0.299     4.566 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_202/O
                         net (fo=1, routed)           0.456     5.022    dispDriver/encode_R/genblk1.balance_acc[3]_i_202_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.146 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_99/O
                         net (fo=1, routed)           0.323     5.470    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I4_O)        0.124     5.594 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.420     6.014    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.138 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.813     6.950    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.074 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.890     8.964    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.088 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.692     9.780    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X32Y39         LUT4 (Prop_lut4_I0_O)        0.124     9.904 r  dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.904    dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0_n_0
    SLICE_X32Y39         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.498     4.894    dispDriver/encode_R/pixclk
    SLICE_X32Y39         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_256_383_6_6/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.897ns  (logic 3.071ns (31.030%)  route 6.826ns (68.970%))
  Logic Levels:           11  (LUT5=1 LUT6=7 MUXF7=2 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_256_383_6_6/DP.LOW/CLK
    SLICE_X34Y18         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_256_383_6_6/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_256_383_6_6/DPO0
    SLICE_X34Y18         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_256_383_6_6/F7.DP/O
                         net (fo=1, routed)           1.174     2.700    mem/disMem/memory_reg_256_383_6_6_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I1_O)        0.297     2.997 f  mem/disMem/genblk1.balance_acc[3]_i_307/O
                         net (fo=1, routed)           0.000     2.997    mem/disMem/genblk1.balance_acc[3]_i_307_n_0
    SLICE_X37Y11         MUXF7 (Prop_muxf7_I0_O)      0.212     3.209 f  mem/disMem/genblk1.balance_acc_reg[3]_i_283/O
                         net (fo=1, routed)           1.058     4.267    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_2
    SLICE_X31Y12         LUT6 (Prop_lut6_I1_O)        0.299     4.566 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_202/O
                         net (fo=1, routed)           0.456     5.022    dispDriver/encode_R/genblk1.balance_acc[3]_i_202_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.146 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_99/O
                         net (fo=1, routed)           0.323     5.470    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I4_O)        0.124     5.594 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.420     6.014    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.138 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.813     6.950    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.074 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.890     8.964    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.088 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.692     9.780    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X32Y39         LUT5 (Prop_lut5_I0_O)        0.117     9.897 r  dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.897    dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0_n_0
    SLICE_X32Y39         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.498     4.894    dispDriver/encode_R/pixclk
    SLICE_X32Y39         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_256_383_6_6/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.893ns  (logic 3.078ns (31.113%)  route 6.815ns (68.887%))
  Logic Levels:           11  (LUT5=1 LUT6=7 MUXF7=2 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_256_383_6_6/DP.LOW/CLK
    SLICE_X34Y18         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_256_383_6_6/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_256_383_6_6/DPO0
    SLICE_X34Y18         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_256_383_6_6/F7.DP/O
                         net (fo=1, routed)           1.174     2.700    mem/disMem/memory_reg_256_383_6_6_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I1_O)        0.297     2.997 f  mem/disMem/genblk1.balance_acc[3]_i_307/O
                         net (fo=1, routed)           0.000     2.997    mem/disMem/genblk1.balance_acc[3]_i_307_n_0
    SLICE_X37Y11         MUXF7 (Prop_muxf7_I0_O)      0.212     3.209 f  mem/disMem/genblk1.balance_acc_reg[3]_i_283/O
                         net (fo=1, routed)           1.058     4.267    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_2
    SLICE_X31Y12         LUT6 (Prop_lut6_I1_O)        0.299     4.566 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_202/O
                         net (fo=1, routed)           0.456     5.022    dispDriver/encode_R/genblk1.balance_acc[3]_i_202_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.146 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_99/O
                         net (fo=1, routed)           0.323     5.470    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I4_O)        0.124     5.594 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.420     6.014    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.138 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.813     6.950    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.074 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.890     8.964    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.088 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.681     9.769    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X32Y39         LUT5 (Prop_lut5_I4_O)        0.124     9.893 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.893    dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0_n_0
    SLICE_X32Y39         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.498     4.894    dispDriver/encode_R/pixclk
    SLICE_X32Y39         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_256_383_6_6/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.885ns  (logic 3.070ns (31.057%)  route 6.815ns (68.943%))
  Logic Levels:           11  (LUT5=1 LUT6=7 MUXF7=2 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_256_383_6_6/DP.LOW/CLK
    SLICE_X34Y18         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_256_383_6_6/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_256_383_6_6/DPO0
    SLICE_X34Y18         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_256_383_6_6/F7.DP/O
                         net (fo=1, routed)           1.174     2.700    mem/disMem/memory_reg_256_383_6_6_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I1_O)        0.297     2.997 f  mem/disMem/genblk1.balance_acc[3]_i_307/O
                         net (fo=1, routed)           0.000     2.997    mem/disMem/genblk1.balance_acc[3]_i_307_n_0
    SLICE_X37Y11         MUXF7 (Prop_muxf7_I0_O)      0.212     3.209 f  mem/disMem/genblk1.balance_acc_reg[3]_i_283/O
                         net (fo=1, routed)           1.058     4.267    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_2
    SLICE_X31Y12         LUT6 (Prop_lut6_I1_O)        0.299     4.566 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_202/O
                         net (fo=1, routed)           0.456     5.022    dispDriver/encode_R/genblk1.balance_acc[3]_i_202_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.146 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_99/O
                         net (fo=1, routed)           0.323     5.470    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I4_O)        0.124     5.594 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.420     6.014    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.138 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.813     6.950    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.074 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.890     8.964    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.088 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.681     9.769    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X32Y39         LUT5 (Prop_lut5_I0_O)        0.116     9.885 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000     9.885    dispDriver/encode_R/genblk1.balance_acc[3]_i_2_n_0
    SLICE_X32Y39         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.498     4.894    dispDriver/encode_R/pixclk
    SLICE_X32Y39         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_256_383_6_6/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.875ns  (logic 3.078ns (31.171%)  route 6.797ns (68.829%))
  Logic Levels:           11  (LUT6=8 MUXF7=2 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_256_383_6_6/DP.LOW/CLK
    SLICE_X34Y18         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_256_383_6_6/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_256_383_6_6/DPO0
    SLICE_X34Y18         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_256_383_6_6/F7.DP/O
                         net (fo=1, routed)           1.174     2.700    mem/disMem/memory_reg_256_383_6_6_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I1_O)        0.297     2.997 f  mem/disMem/genblk1.balance_acc[3]_i_307/O
                         net (fo=1, routed)           0.000     2.997    mem/disMem/genblk1.balance_acc[3]_i_307_n_0
    SLICE_X37Y11         MUXF7 (Prop_muxf7_I0_O)      0.212     3.209 f  mem/disMem/genblk1.balance_acc_reg[3]_i_283/O
                         net (fo=1, routed)           1.058     4.267    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_2
    SLICE_X31Y12         LUT6 (Prop_lut6_I1_O)        0.299     4.566 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_202/O
                         net (fo=1, routed)           0.456     5.022    dispDriver/encode_R/genblk1.balance_acc[3]_i_202_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.146 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_99/O
                         net (fo=1, routed)           0.323     5.470    dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I4_O)        0.124     5.594 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.420     6.014    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.138 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.813     6.950    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.074 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.890     8.964    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.088 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.662     9.751    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.124     9.875 r  dispDriver/encode_R/genblk1.TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000     9.875    dispDriver/encode_R/TMDS0[4]
    SLICE_X33Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.498     4.894    dispDriver/encode_R/pixclk
    SLICE_X33Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem/disMem/memory_reg_0_31_0_0__28/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.905ns  (logic 0.701ns (36.789%)  route 1.204ns (63.211%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         RAMD32                       0.000     0.000 r  mem/disMem/memory_reg_0_31_0_0__28/DP/CLK
    SLICE_X24Y34         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.386 f  mem/disMem/memory_reg_0_31_0_0__28/DP/O
                         net (fo=1, routed)           0.103     0.489    dispDriver/encode_R/genblk1.balance_acc[3]_i_47_1
    SLICE_X25Y35         LUT5 (Prop_lut5_I3_O)        0.045     0.534 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_111/O
                         net (fo=1, routed)           0.050     0.584    dispDriver/encode_R/genblk1.balance_acc[3]_i_111_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I4_O)        0.045     0.629 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_47/O
                         net (fo=1, routed)           0.265     0.894    dispDriver/encode_R/genblk1.balance_acc[3]_i_47_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.045     0.939 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_20/O
                         net (fo=1, routed)           0.143     1.082    dispDriver/encode_R/genblk1.balance_acc[3]_i_20_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.127 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_10/O
                         net (fo=1, routed)           0.199     1.326    dispDriver/encode_R/genblk1.balance_acc[3]_i_10_n_0
    SLICE_X26Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.371 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.226     1.597    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.642 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.218     1.860    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.045     1.905 r  dispDriver/encode_G/genblk1.TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.905    dispDriver/encode_G/genblk1.TMDS[2]_i_1__0_n_0
    SLICE_X35Y37         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.828     1.989    dispDriver/encode_G/pixclk
    SLICE_X35Y37         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_0_31_0_0__28/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.909ns  (logic 0.705ns (36.921%)  route 1.204ns (63.079%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         RAMD32                       0.000     0.000 r  mem/disMem/memory_reg_0_31_0_0__28/DP/CLK
    SLICE_X24Y34         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.386 f  mem/disMem/memory_reg_0_31_0_0__28/DP/O
                         net (fo=1, routed)           0.103     0.489    dispDriver/encode_R/genblk1.balance_acc[3]_i_47_1
    SLICE_X25Y35         LUT5 (Prop_lut5_I3_O)        0.045     0.534 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_111/O
                         net (fo=1, routed)           0.050     0.584    dispDriver/encode_R/genblk1.balance_acc[3]_i_111_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I4_O)        0.045     0.629 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_47/O
                         net (fo=1, routed)           0.265     0.894    dispDriver/encode_R/genblk1.balance_acc[3]_i_47_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.045     0.939 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_20/O
                         net (fo=1, routed)           0.143     1.082    dispDriver/encode_R/genblk1.balance_acc[3]_i_20_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.127 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_10/O
                         net (fo=1, routed)           0.199     1.326    dispDriver/encode_R/genblk1.balance_acc[3]_i_10_n_0
    SLICE_X26Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.371 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.226     1.597    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.642 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.218     1.860    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.049     1.909 r  dispDriver/encode_G/genblk1.TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000     1.909    dispDriver/encode_G/genblk1.TMDS[5]_i_1_n_0
    SLICE_X35Y37         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.828     1.989    dispDriver/encode_G/pixclk
    SLICE_X35Y37         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_0_31_0_0__28/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.916ns  (logic 0.701ns (36.582%)  route 1.215ns (63.418%))
  Logic Levels:           8  (LUT5=1 LUT6=6 RAMD32=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         RAMD32                       0.000     0.000 r  mem/disMem/memory_reg_0_31_0_0__28/DP/CLK
    SLICE_X24Y34         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.386 r  mem/disMem/memory_reg_0_31_0_0__28/DP/O
                         net (fo=1, routed)           0.103     0.489    dispDriver/encode_R/genblk1.balance_acc[3]_i_47_1
    SLICE_X25Y35         LUT5 (Prop_lut5_I3_O)        0.045     0.534 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_111/O
                         net (fo=1, routed)           0.050     0.584    dispDriver/encode_R/genblk1.balance_acc[3]_i_111_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I4_O)        0.045     0.629 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_47/O
                         net (fo=1, routed)           0.265     0.894    dispDriver/encode_R/genblk1.balance_acc[3]_i_47_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.045     0.939 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_20/O
                         net (fo=1, routed)           0.143     1.082    dispDriver/encode_R/genblk1.balance_acc[3]_i_20_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.127 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_10/O
                         net (fo=1, routed)           0.199     1.326    dispDriver/encode_R/genblk1.balance_acc[3]_i_10_n_0
    SLICE_X26Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.371 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.226     1.597    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.642 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.229     1.871    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.045     1.916 r  dispDriver/encode_R/genblk1.TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.916    dispDriver/encode_R/TMDS0[9]
    SLICE_X33Y39         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.829     1.990    dispDriver/encode_R/pixclk
    SLICE_X33Y39         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_0_31_0_0__28/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.939ns  (logic 0.701ns (36.156%)  route 1.238ns (63.844%))
  Logic Levels:           8  (LUT5=1 LUT6=6 RAMD32=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         RAMD32                       0.000     0.000 r  mem/disMem/memory_reg_0_31_0_0__28/DP/CLK
    SLICE_X24Y34         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.386 f  mem/disMem/memory_reg_0_31_0_0__28/DP/O
                         net (fo=1, routed)           0.103     0.489    dispDriver/encode_R/genblk1.balance_acc[3]_i_47_1
    SLICE_X25Y35         LUT5 (Prop_lut5_I3_O)        0.045     0.534 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_111/O
                         net (fo=1, routed)           0.050     0.584    dispDriver/encode_R/genblk1.balance_acc[3]_i_111_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I4_O)        0.045     0.629 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_47/O
                         net (fo=1, routed)           0.265     0.894    dispDriver/encode_R/genblk1.balance_acc[3]_i_47_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.045     0.939 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_20/O
                         net (fo=1, routed)           0.143     1.082    dispDriver/encode_R/genblk1.balance_acc[3]_i_20_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.127 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_10/O
                         net (fo=1, routed)           0.199     1.326    dispDriver/encode_R/genblk1.balance_acc[3]_i_10_n_0
    SLICE_X26Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.371 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.226     1.597    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.642 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.251     1.894    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.939 r  dispDriver/encode_R/genblk1.TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.939    dispDriver/encode_R/TMDS0[0]
    SLICE_X33Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.830     1.991    dispDriver/encode_R/pixclk
    SLICE_X33Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_0_31_0_0__28/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.973ns  (logic 0.701ns (35.532%)  route 1.272ns (64.468%))
  Logic Levels:           8  (LUT5=1 LUT6=6 RAMD32=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         RAMD32                       0.000     0.000 r  mem/disMem/memory_reg_0_31_0_0__28/DP/CLK
    SLICE_X24Y34         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.386 f  mem/disMem/memory_reg_0_31_0_0__28/DP/O
                         net (fo=1, routed)           0.103     0.489    dispDriver/encode_R/genblk1.balance_acc[3]_i_47_1
    SLICE_X25Y35         LUT5 (Prop_lut5_I3_O)        0.045     0.534 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_111/O
                         net (fo=1, routed)           0.050     0.584    dispDriver/encode_R/genblk1.balance_acc[3]_i_111_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I4_O)        0.045     0.629 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_47/O
                         net (fo=1, routed)           0.265     0.894    dispDriver/encode_R/genblk1.balance_acc[3]_i_47_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.045     0.939 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_20/O
                         net (fo=1, routed)           0.143     1.082    dispDriver/encode_R/genblk1.balance_acc[3]_i_20_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.127 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_10/O
                         net (fo=1, routed)           0.199     1.326    dispDriver/encode_R/genblk1.balance_acc[3]_i_10_n_0
    SLICE_X26Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.371 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.226     1.597    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.642 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.285     1.928    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.973 r  dispDriver/encode_R/genblk1.TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.973    dispDriver/encode_R/TMDS0[4]
    SLICE_X33Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.830     1.991    dispDriver/encode_R/pixclk
    SLICE_X33Y40         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_0_31_0_0__28/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.981ns  (logic 0.701ns (35.385%)  route 1.280ns (64.615%))
  Logic Levels:           8  (LUT5=2 LUT6=5 RAMD32=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         RAMD32                       0.000     0.000 r  mem/disMem/memory_reg_0_31_0_0__28/DP/CLK
    SLICE_X24Y34         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.386 f  mem/disMem/memory_reg_0_31_0_0__28/DP/O
                         net (fo=1, routed)           0.103     0.489    dispDriver/encode_R/genblk1.balance_acc[3]_i_47_1
    SLICE_X25Y35         LUT5 (Prop_lut5_I3_O)        0.045     0.534 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_111/O
                         net (fo=1, routed)           0.050     0.584    dispDriver/encode_R/genblk1.balance_acc[3]_i_111_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I4_O)        0.045     0.629 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_47/O
                         net (fo=1, routed)           0.265     0.894    dispDriver/encode_R/genblk1.balance_acc[3]_i_47_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.045     0.939 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_20/O
                         net (fo=1, routed)           0.143     1.082    dispDriver/encode_R/genblk1.balance_acc[3]_i_20_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.127 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_10/O
                         net (fo=1, routed)           0.199     1.326    dispDriver/encode_R/genblk1.balance_acc[3]_i_10_n_0
    SLICE_X26Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.371 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.226     1.597    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.642 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.294     1.936    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X32Y39         LUT5 (Prop_lut5_I4_O)        0.045     1.981 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.981    dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0_n_0
    SLICE_X32Y39         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.829     1.990    dispDriver/encode_R/pixclk
    SLICE_X32Y39         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_0_31_0_0__28/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.984ns  (logic 0.704ns (35.483%)  route 1.280ns (64.517%))
  Logic Levels:           8  (LUT5=2 LUT6=5 RAMD32=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         RAMD32                       0.000     0.000 r  mem/disMem/memory_reg_0_31_0_0__28/DP/CLK
    SLICE_X24Y34         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.386 f  mem/disMem/memory_reg_0_31_0_0__28/DP/O
                         net (fo=1, routed)           0.103     0.489    dispDriver/encode_R/genblk1.balance_acc[3]_i_47_1
    SLICE_X25Y35         LUT5 (Prop_lut5_I3_O)        0.045     0.534 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_111/O
                         net (fo=1, routed)           0.050     0.584    dispDriver/encode_R/genblk1.balance_acc[3]_i_111_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I4_O)        0.045     0.629 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_47/O
                         net (fo=1, routed)           0.265     0.894    dispDriver/encode_R/genblk1.balance_acc[3]_i_47_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.045     0.939 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_20/O
                         net (fo=1, routed)           0.143     1.082    dispDriver/encode_R/genblk1.balance_acc[3]_i_20_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.127 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_10/O
                         net (fo=1, routed)           0.199     1.326    dispDriver/encode_R/genblk1.balance_acc[3]_i_10_n_0
    SLICE_X26Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.371 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.226     1.597    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.642 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.294     1.936    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X32Y39         LUT5 (Prop_lut5_I0_O)        0.048     1.984 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000     1.984    dispDriver/encode_R/genblk1.balance_acc[3]_i_2_n_0
    SLICE_X32Y39         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.829     1.990    dispDriver/encode_R/pixclk
    SLICE_X32Y39         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_0_31_0_0__28/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.985ns  (logic 0.701ns (35.314%)  route 1.284ns (64.686%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         RAMD32                       0.000     0.000 r  mem/disMem/memory_reg_0_31_0_0__28/DP/CLK
    SLICE_X24Y34         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.386 f  mem/disMem/memory_reg_0_31_0_0__28/DP/O
                         net (fo=1, routed)           0.103     0.489    dispDriver/encode_R/genblk1.balance_acc[3]_i_47_1
    SLICE_X25Y35         LUT5 (Prop_lut5_I3_O)        0.045     0.534 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_111/O
                         net (fo=1, routed)           0.050     0.584    dispDriver/encode_R/genblk1.balance_acc[3]_i_111_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I4_O)        0.045     0.629 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_47/O
                         net (fo=1, routed)           0.265     0.894    dispDriver/encode_R/genblk1.balance_acc[3]_i_47_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.045     0.939 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_20/O
                         net (fo=1, routed)           0.143     1.082    dispDriver/encode_R/genblk1.balance_acc[3]_i_20_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.127 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_10/O
                         net (fo=1, routed)           0.199     1.326    dispDriver/encode_R/genblk1.balance_acc[3]_i_10_n_0
    SLICE_X26Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.371 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.226     1.597    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.642 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.298     1.940    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X32Y39         LUT4 (Prop_lut4_I0_O)        0.045     1.985 r  dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.985    dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0_n_0
    SLICE_X32Y39         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.829     1.990    dispDriver/encode_R/pixclk
    SLICE_X32Y39         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_0_31_0_0__28/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.988ns  (logic 0.704ns (35.411%)  route 1.284ns (64.589%))
  Logic Levels:           8  (LUT5=2 LUT6=5 RAMD32=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         RAMD32                       0.000     0.000 r  mem/disMem/memory_reg_0_31_0_0__28/DP/CLK
    SLICE_X24Y34         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.386 f  mem/disMem/memory_reg_0_31_0_0__28/DP/O
                         net (fo=1, routed)           0.103     0.489    dispDriver/encode_R/genblk1.balance_acc[3]_i_47_1
    SLICE_X25Y35         LUT5 (Prop_lut5_I3_O)        0.045     0.534 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_111/O
                         net (fo=1, routed)           0.050     0.584    dispDriver/encode_R/genblk1.balance_acc[3]_i_111_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I4_O)        0.045     0.629 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_47/O
                         net (fo=1, routed)           0.265     0.894    dispDriver/encode_R/genblk1.balance_acc[3]_i_47_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.045     0.939 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_20/O
                         net (fo=1, routed)           0.143     1.082    dispDriver/encode_R/genblk1.balance_acc[3]_i_20_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.127 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_10/O
                         net (fo=1, routed)           0.199     1.326    dispDriver/encode_R/genblk1.balance_acc[3]_i_10_n_0
    SLICE_X26Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.371 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.226     1.597    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.642 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.298     1.940    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X32Y39         LUT5 (Prop_lut5_I0_O)        0.048     1.988 r  dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.988    dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0_n_0
    SLICE_X32Y39         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.829     1.990    dispDriver/encode_R/pixclk
    SLICE_X32Y39         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_0_31_0_0__28/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.006ns  (logic 0.701ns (34.943%)  route 1.305ns (65.057%))
  Logic Levels:           8  (LUT5=1 LUT6=6 RAMD32=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         RAMD32                       0.000     0.000 r  mem/disMem/memory_reg_0_31_0_0__28/DP/CLK
    SLICE_X24Y34         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.386 r  mem/disMem/memory_reg_0_31_0_0__28/DP/O
                         net (fo=1, routed)           0.103     0.489    dispDriver/encode_R/genblk1.balance_acc[3]_i_47_1
    SLICE_X25Y35         LUT5 (Prop_lut5_I3_O)        0.045     0.534 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_111/O
                         net (fo=1, routed)           0.050     0.584    dispDriver/encode_R/genblk1.balance_acc[3]_i_111_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I4_O)        0.045     0.629 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_47/O
                         net (fo=1, routed)           0.265     0.894    dispDriver/encode_R/genblk1.balance_acc[3]_i_47_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.045     0.939 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_20/O
                         net (fo=1, routed)           0.143     1.082    dispDriver/encode_R/genblk1.balance_acc[3]_i_20_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.127 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_10/O
                         net (fo=1, routed)           0.199     1.326    dispDriver/encode_R/genblk1.balance_acc[3]_i_10_n_0
    SLICE_X26Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.371 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.226     1.597    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.642 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.319     1.961    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X33Y39         LUT6 (Prop_lut6_I4_O)        0.045     2.006 r  dispDriver/encode_R/genblk1.TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.006    dispDriver/encode_R/genblk1.TMDS[5]_i_1__0_n_0
    SLICE_X33Y39         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.829     1.990    dispDriver/encode_R/pixclk
    SLICE_X33Y39         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C





