<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>PMIC: BitAddress AliasRegion</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PMIC
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">BitAddress AliasRegion<div class="ingroups"><a class="el" href="group___s_t_m32_f1xx___h_a_l___driver.html">STM32F1xx_HAL_Driver</a> &raquo; <a class="el" href="group___r_c_c.html">RCC</a> &raquo; <a class="el" href="group___r_c_c___private___constants.html">RCC_Private_Constants</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>RCC registers bit address in the alias region.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for BitAddress AliasRegion:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___r_c_c___bit_address___alias_region.png" border="0" alt="" usemap="#group______r__c__c______bit__address______alias__region"/>
<map name="group______r__c__c______bit__address______alias__region" id="group______r__c__c______bit__address______alias__region">
<area shape="rect" id="node2" href="group___r_c_c___private___constants.html" title="RCC_Private_Constants" alt="" coords="5,5,172,32"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gacda2a01fba2f4f6b28d6533aef2f2396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gacda2a01fba2f4f6b28d6533aef2f2396">RCC_CR_OFFSET_BB</a>&#160;&#160;&#160;(<a class="el" href="group___r_c_c___register___offset.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + <a class="el" href="group___r_c_c___register___offset.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</a>)</td></tr>
<tr class="separator:gacda2a01fba2f4f6b28d6533aef2f2396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff4bdac027bca99768bdbdd4bd794abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gaff4bdac027bca99768bdbdd4bd794abc">RCC_CFGR_OFFSET_BB</a>&#160;&#160;&#160;(<a class="el" href="group___r_c_c___register___offset.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + <a class="el" href="group___r_c_c___register___offset.html#gafb1e90a88869585b970749de3c16ce4a">RCC_CFGR_OFFSET</a>)</td></tr>
<tr class="separator:gaff4bdac027bca99768bdbdd4bd794abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae509d1d4d3915d2d95b0c141e09a8fd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gae509d1d4d3915d2d95b0c141e09a8fd2">RCC_CIR_OFFSET_BB</a>&#160;&#160;&#160;(<a class="el" href="group___r_c_c___register___offset.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + <a class="el" href="group___r_c_c___register___offset.html#gace77000e86938c6253dc08e8c17e891a">RCC_CIR_OFFSET</a>)</td></tr>
<tr class="separator:gae509d1d4d3915d2d95b0c141e09a8fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dc42f75899d92ca31a9ca30609ac43a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga3dc42f75899d92ca31a9ca30609ac43a">RCC_BDCR_OFFSET_BB</a>&#160;&#160;&#160;(<a class="el" href="group___r_c_c___register___offset.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + <a class="el" href="group___r_c_c___register___offset.html#gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</a>)</td></tr>
<tr class="separator:ga3dc42f75899d92ca31a9ca30609ac43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07932326df75b09ed7c43233a7c6666"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gad07932326df75b09ed7c43233a7c6666">RCC_CSR_OFFSET_BB</a>&#160;&#160;&#160;(<a class="el" href="group___r_c_c___register___offset.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + <a class="el" href="group___r_c_c___register___offset.html#ga63141585a221eed1fd009eb80e406619">RCC_CSR_OFFSET</a>)</td></tr>
<tr class="separator:gad07932326df75b09ed7c43233a7c6666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bf60daa74224ea82d3df7e08d4533f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga9bf60daa74224ea82d3df7e08d4533f1">RCC_HSION_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24995a185bfa02f4ed0624e1a5921585">RCC_CR_HSION_Pos</a></td></tr>
<tr class="separator:ga9bf60daa74224ea82d3df7e08d4533f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd3eca3cc8b1501f9d8a62c4a0ebcfe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gabd3eca3cc8b1501f9d8a62c4a0ebcfe7">RCC_CR_HSION_BB</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gacda2a01fba2f4f6b28d6533aef2f2396">RCC_CR_OFFSET_BB</a> * 32U) + (RCC_HSION_BIT_NUMBER * 4U)))</td></tr>
<tr class="separator:gabd3eca3cc8b1501f9d8a62c4a0ebcfe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9092b285e421195958ef49d9396b321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gaa9092b285e421195958ef49d9396b321">RCC_HSEON_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf45a431682229e7131fab4a9df6bb8a">RCC_CR_HSEON_Pos</a></td></tr>
<tr class="separator:gaa9092b285e421195958ef49d9396b321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabefdd36d54615fa5771dccb9985ec3b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gabefdd36d54615fa5771dccb9985ec3b6">RCC_CR_HSEON_BB</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gacda2a01fba2f4f6b28d6533aef2f2396">RCC_CR_OFFSET_BB</a> * 32U) + (RCC_HSEON_BIT_NUMBER * 4U)))</td></tr>
<tr class="separator:gabefdd36d54615fa5771dccb9985ec3b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8a1695db870d271a9e79bf0272ec8b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gaa8a1695db870d271a9e79bf0272ec8b6">RCC_CSSON_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf8f4f358e06d0c2b8a040474c0c75aa">RCC_CR_CSSON_Pos</a></td></tr>
<tr class="separator:gaa8a1695db870d271a9e79bf0272ec8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c353c62ad303e661e99f20dcc6d1f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga37c353c62ad303e661e99f20dcc6d1f0">RCC_CR_CSSON_BB</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gacda2a01fba2f4f6b28d6533aef2f2396">RCC_CR_OFFSET_BB</a> * 32U) + (RCC_CSSON_BIT_NUMBER * 4U)))</td></tr>
<tr class="separator:ga37c353c62ad303e661e99f20dcc6d1f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed4c77e51cc821b9645cb7874bf5861b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gaed4c77e51cc821b9645cb7874bf5861b">RCC_PLLON_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9969597c000e9ed714c2472e019f7df3">RCC_CR_PLLON_Pos</a></td></tr>
<tr class="separator:gaed4c77e51cc821b9645cb7874bf5861b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b0a8f171b66cc0d767716ba23ad3c6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga0b0a8f171b66cc0d767716ba23ad3c6f">RCC_CR_PLLON_BB</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gacda2a01fba2f4f6b28d6533aef2f2396">RCC_CR_OFFSET_BB</a> * 32U) + (RCC_PLLON_BIT_NUMBER * 4U)))</td></tr>
<tr class="separator:ga0b0a8f171b66cc0d767716ba23ad3c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga577ffeb20561aa8395fe5327807b5709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga577ffeb20561aa8395fe5327807b5709">RCC_LSION_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc156654e34b1b6206760ba8d864c6c8">RCC_CSR_LSION_Pos</a></td></tr>
<tr class="separator:ga577ffeb20561aa8395fe5327807b5709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac34a2d63deae3efc65e66f8fb3c26dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gac34a2d63deae3efc65e66f8fb3c26dae">RCC_CSR_LSION_BB</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gad07932326df75b09ed7c43233a7c6666">RCC_CSR_OFFSET_BB</a> * 32U) + (RCC_LSION_BIT_NUMBER * 4U)))</td></tr>
<tr class="separator:gac34a2d63deae3efc65e66f8fb3c26dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cd8836230fcbaf491e9713233690611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga6cd8836230fcbaf491e9713233690611">RCC_RMVF_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae97ee308ed96cdb97bc991b34aa95be4">RCC_CSR_RMVF_Pos</a></td></tr>
<tr class="separator:ga6cd8836230fcbaf491e9713233690611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f8ee2c5fa801d0b72ae230578dd77b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga40f8ee2c5fa801d0b72ae230578dd77b">RCC_CSR_RMVF_BB</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gad07932326df75b09ed7c43233a7c6666">RCC_CSR_OFFSET_BB</a> * 32U) + (RCC_RMVF_BIT_NUMBER * 4U)))</td></tr>
<tr class="separator:ga40f8ee2c5fa801d0b72ae230578dd77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e388a406aa93969e2713dd2e0d43e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga16e388a406aa93969e2713dd2e0d43e7">RCC_LSEON_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga016de845d59f61611054d27511a3fa68">RCC_BDCR_LSEON_Pos</a></td></tr>
<tr class="separator:ga16e388a406aa93969e2713dd2e0d43e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8dc69c1e125aaaba41c6e2f9e2121be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gaf8dc69c1e125aaaba41c6e2f9e2121be">RCC_BDCR_LSEON_BB</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga3dc42f75899d92ca31a9ca30609ac43a">RCC_BDCR_OFFSET_BB</a> * 32U) + (RCC_LSEON_BIT_NUMBER * 4U)))</td></tr>
<tr class="separator:gaf8dc69c1e125aaaba41c6e2f9e2121be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099cfa567c89f8643f7671d84ba18a7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga099cfa567c89f8643f7671d84ba18a7b">RCC_LSEBYP_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8900b556c097b54266370f197517c2b4">RCC_BDCR_LSEBYP_Pos</a></td></tr>
<tr class="separator:ga099cfa567c89f8643f7671d84ba18a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf47f797e830f0ed3209a792cf96bf8fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gaf47f797e830f0ed3209a792cf96bf8fc">RCC_BDCR_LSEBYP_BB</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga3dc42f75899d92ca31a9ca30609ac43a">RCC_BDCR_OFFSET_BB</a> * 32U) + (RCC_LSEBYP_BIT_NUMBER * 4U)))</td></tr>
<tr class="separator:gaf47f797e830f0ed3209a792cf96bf8fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4074d20c157f0892c6effb8bf22c8d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gac4074d20c157f0892c6effb8bf22c8d7">RCC_RTCEN_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad32e3fd78eebb6ac9bb446a9fdda3d0d">RCC_BDCR_RTCEN_Pos</a></td></tr>
<tr class="separator:gac4074d20c157f0892c6effb8bf22c8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga583ba8653153b48a06473d0a331f781d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga583ba8653153b48a06473d0a331f781d">RCC_BDCR_RTCEN_BB</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga3dc42f75899d92ca31a9ca30609ac43a">RCC_BDCR_OFFSET_BB</a> * 32U) + (RCC_RTCEN_BIT_NUMBER * 4U)))</td></tr>
<tr class="separator:ga583ba8653153b48a06473d0a331f781d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b0f7a13e733453c7efcd66a6ee251d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga68b0f7a13e733453c7efcd66a6ee251d">RCC_BDRST_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac787de49ce5fa9a2e0123ddf33f4e26e">RCC_BDCR_BDRST_Pos</a></td></tr>
<tr class="separator:ga68b0f7a13e733453c7efcd66a6ee251d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e5805d3c5b9ad3ebc13e030e5fdd86c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga5e5805d3c5b9ad3ebc13e030e5fdd86c">RCC_BDCR_BDRST_BB</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga3dc42f75899d92ca31a9ca30609ac43a">RCC_BDCR_OFFSET_BB</a> * 32U) + (RCC_BDRST_BIT_NUMBER * 4U)))</td></tr>
<tr class="separator:ga5e5805d3c5b9ad3ebc13e030e5fdd86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>RCC registers bit address in the alias region. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga5e5805d3c5b9ad3ebc13e030e5fdd86c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_BDRST_BB&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga3dc42f75899d92ca31a9ca30609ac43a">RCC_BDCR_OFFSET_BB</a> * 32U) + (RCC_BDRST_BIT_NUMBER * 4U)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gaf47f797e830f0ed3209a792cf96bf8fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEBYP_BB&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga3dc42f75899d92ca31a9ca30609ac43a">RCC_BDCR_OFFSET_BB</a> * 32U) + (RCC_LSEBYP_BIT_NUMBER * 4U)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gaf8dc69c1e125aaaba41c6e2f9e2121be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEON_BB&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga3dc42f75899d92ca31a9ca30609ac43a">RCC_BDCR_OFFSET_BB</a> * 32U) + (RCC_LSEON_BIT_NUMBER * 4U)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga3dc42f75899d92ca31a9ca30609ac43a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_OFFSET_BB&#160;&#160;&#160;(<a class="el" href="group___r_c_c___register___offset.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + <a class="el" href="group___r_c_c___register___offset.html#gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga583ba8653153b48a06473d0a331f781d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCEN_BB&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga3dc42f75899d92ca31a9ca30609ac43a">RCC_BDCR_OFFSET_BB</a> * 32U) + (RCC_RTCEN_BIT_NUMBER * 4U)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga68b0f7a13e733453c7efcd66a6ee251d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDRST_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac787de49ce5fa9a2e0123ddf33f4e26e">RCC_BDCR_BDRST_Pos</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gaff4bdac027bca99768bdbdd4bd794abc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_OFFSET_BB&#160;&#160;&#160;(<a class="el" href="group___r_c_c___register___offset.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + <a class="el" href="group___r_c_c___register___offset.html#gafb1e90a88869585b970749de3c16ce4a">RCC_CFGR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gae509d1d4d3915d2d95b0c141e09a8fd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_OFFSET_BB&#160;&#160;&#160;(<a class="el" href="group___r_c_c___register___offset.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + <a class="el" href="group___r_c_c___register___offset.html#gace77000e86938c6253dc08e8c17e891a">RCC_CIR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga37c353c62ad303e661e99f20dcc6d1f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_CSSON_BB&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gacda2a01fba2f4f6b28d6533aef2f2396">RCC_CR_OFFSET_BB</a> * 32U) + (RCC_CSSON_BIT_NUMBER * 4U)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gabefdd36d54615fa5771dccb9985ec3b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSEON_BB&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gacda2a01fba2f4f6b28d6533aef2f2396">RCC_CR_OFFSET_BB</a> * 32U) + (RCC_HSEON_BIT_NUMBER * 4U)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gabd3eca3cc8b1501f9d8a62c4a0ebcfe7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSION_BB&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gacda2a01fba2f4f6b28d6533aef2f2396">RCC_CR_OFFSET_BB</a> * 32U) + (RCC_HSION_BIT_NUMBER * 4U)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gacda2a01fba2f4f6b28d6533aef2f2396"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_OFFSET_BB&#160;&#160;&#160;(<a class="el" href="group___r_c_c___register___offset.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + <a class="el" href="group___r_c_c___register___offset.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga0b0a8f171b66cc0d767716ba23ad3c6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLON_BB&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gacda2a01fba2f4f6b28d6533aef2f2396">RCC_CR_OFFSET_BB</a> * 32U) + (RCC_PLLON_BIT_NUMBER * 4U)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gac34a2d63deae3efc65e66f8fb3c26dae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSION_BB&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gad07932326df75b09ed7c43233a7c6666">RCC_CSR_OFFSET_BB</a> * 32U) + (RCC_LSION_BIT_NUMBER * 4U)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gad07932326df75b09ed7c43233a7c6666"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_OFFSET_BB&#160;&#160;&#160;(<a class="el" href="group___r_c_c___register___offset.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + <a class="el" href="group___r_c_c___register___offset.html#ga63141585a221eed1fd009eb80e406619">RCC_CSR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga40f8ee2c5fa801d0b72ae230578dd77b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_RMVF_BB&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gad07932326df75b09ed7c43233a7c6666">RCC_CSR_OFFSET_BB</a> * 32U) + (RCC_RMVF_BIT_NUMBER * 4U)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gaa8a1695db870d271a9e79bf0272ec8b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSSON_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf8f4f358e06d0c2b8a040474c0c75aa">RCC_CR_CSSON_Pos</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gaa9092b285e421195958ef49d9396b321"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_HSEON_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf45a431682229e7131fab4a9df6bb8a">RCC_CR_HSEON_Pos</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga9bf60daa74224ea82d3df7e08d4533f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_HSION_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24995a185bfa02f4ed0624e1a5921585">RCC_CR_HSION_Pos</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga099cfa567c89f8643f7671d84ba18a7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_LSEBYP_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8900b556c097b54266370f197517c2b4">RCC_BDCR_LSEBYP_Pos</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga16e388a406aa93969e2713dd2e0d43e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_LSEON_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga016de845d59f61611054d27511a3fa68">RCC_BDCR_LSEON_Pos</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga577ffeb20561aa8395fe5327807b5709"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_LSION_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc156654e34b1b6206760ba8d864c6c8">RCC_CSR_LSION_Pos</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gaed4c77e51cc821b9645cb7874bf5861b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLON_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9969597c000e9ed714c2472e019f7df3">RCC_CR_PLLON_Pos</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga6cd8836230fcbaf491e9713233690611"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_RMVF_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae97ee308ed96cdb97bc991b34aa95be4">RCC_CSR_RMVF_Pos</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gac4074d20c157f0892c6effb8bf22c8d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_RTCEN_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad32e3fd78eebb6ac9bb446a9fdda3d0d">RCC_BDCR_RTCEN_Pos</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
