LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY mux_part2 IS
PORT(SW : IN STD_LOGIC_VECTOR(17 DOWNTO 0);
	  LEDR :	OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
END mux_part2;

ARCHITECTURE Behavior OF mux_part2 IS
BEGIN
m7 <= (NOT SW(17) AND SW(16)) OR (SW(17) AND SW(15));
m6 <= (NOT SW(17) AND SW(14)) OR (SW(17) AND SW(13));
m5 <= (NOT SW(17) AND SW(12)) OR (SW(17) AND SW(11));
m4 <= (NOT SW(17) AND SW(10)) OR (SW(17) AND SW(9));
m3 <= (NOT SW(17) AND SW(8)) OR (SW(17) AND SW(7));
m2 <= (NOT SW(17) AND SW(6)) OR (SW(17) AND SW(5));
m1 <= (NOT SW(17) AND SW(4)) OR (SW(17) AND SW(3));
m0 <= (NOT SW(17) AND SW(2)) OR (SW(17) AND SW(1));
END Behavior;