#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13de21ca0 .scope module, "top_tb" "top_tb" 2 3;
 .timescale -9 -9;
P_0x148190980 .param/l "CLK_DELAY" 1 2 8, +C4<00000000000000000000000000100101>;
P_0x1481909c0 .param/l "CLK_FREQ" 1 2 7, +C4<00000001100110111111110011000000>;
P_0x148190a00 .param/l "ms" 1 2 9, +C4<00000000000011110100001001000000>;
v0x14818bf00_0 .var "clk", 0 0;
v0x14818c120_0 .var "mosi", 0 0;
S_0x13de21e10 .scope module, "top_inst" "top" 2 33, 3 1 0, S_0x13de21ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "spi_mosi";
    .port_info 2 /INPUT 1 "spi_miso";
    .port_info 3 /OUTPUT 1 "spi_clk";
    .port_info 4 /OUTPUT 1 "mosi_ss";
    .port_info 5 /OUTPUT 1 "miso_ss";
P_0x13de6d290 .param/l "CLOCK_FREQ" 1 3 11, +C4<00000001100110111111110011000000>;
P_0x13de6d2d0 .param/l "CPOL" 1 3 33, +C4<00000000000000000000000000000000>;
P_0x13de6d310 .param/l "DONE" 1 3 60, +C4<00000000000000000000000000000011>;
P_0x13de6d350 .param/l "IDLE" 1 3 57, +C4<00000000000000000000000000000000>;
P_0x13de6d390 .param/l "MS_TIMER_LEN" 1 3 16, +C4<00000000000000000000000000001111>;
P_0x13de6d3d0 .param/real "MS_TIMER_VALUE" 1 3 15, Cr<m6978000000000000gfd0>; value=27000.0
P_0x13de6d410 .param/l "NUMBER_OF_STATES" 1 3 62, +C4<00000000000000000000000000000100>;
P_0x13de6d450 .param/l "READING_ADC" 1 3 59, +C4<00000000000000000000000000000010>;
P_0x13de6d490 .param/l "SPI_CLOCK_FREQ" 1 3 32, +C4<00000000000000011000011010100000>;
P_0x13de6d4d0 .param/l "STATE_LEN" 1 3 63, +C4<00000000000000000000000000000010>;
P_0x13de6d510 .param/l "WRITING_DAC" 1 3 58, +C4<00000000000000000000000000000001>;
P_0x13de6d550 .param/real "ms_period" 1 3 14, Cr<m4189374bc6a7f000gfb8>; value=0.00100000
v0x148249410_0 .var "ADC_value_high", 0 0;
v0x148249e20_0 .var "ADC_value_reg", 0 15;
v0x14824af60_0 .var "DAC_value_high", 0 0;
v0x14824a4c0_0 .var "DAC_value_reg", 0 15;
v0x1482a6380_0 .net "clk", 0 0, v0x14818bf00_0;  1 drivers
v0x13de3ad20_0 .net "done", 0 0, L_0x1482bb680;  1 drivers
v0x1480204a0_0 .var "fsm_next_state", 1 0;
v0x148011400_0 .var "fsm_state", 1 0;
v0x14809c2c0_0 .var "miso_ss", 0 0;
v0x1480ce490_0 .var "mosi_ss", 0 0;
v0x1480ce380_0 .var "ms_timer_reg", 14 0;
v0x1480cb290_0 .net "rx_data_reg", 7 0, v0x1482c77f0_0;  1 drivers
v0x14802faa0_0 .var "sin_time", 31 0;
v0x148075280_0 .net "spi_clk", 0 0, L_0x1481657a0;  1 drivers
v0x1480523a0_0 .net "spi_miso", 0 0, v0x14818c120_0;  1 drivers
v0x1481bc240_0 .net "spi_mosi", 0 0, L_0x14826e2f0;  1 drivers
v0x14818b7a0_0 .var "start_transfer", 0 0;
v0x14818b9b0_0 .var "tx_data_reg", 7 0;
E_0x1481db910/0 .event anyedge, v0x148011400_0, v0x1482c59f0_0, v0x1481e8c90_0, v0x14824af60_0;
E_0x1481db910/1 .event anyedge, v0x148249410_0;
E_0x1481db910 .event/or E_0x1481db910/0, E_0x1481db910/1;
S_0x13de39d40 .scope module, "spi_master_inst" "spi_master" 3 44, 4 1 0, S_0x13de21e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "tx_data_reg";
    .port_info 2 /OUTPUT 8 "rx_data_reg";
    .port_info 3 /INPUT 1 "start_transfer";
    .port_info 4 /OUTPUT 1 "spi_mosi";
    .port_info 5 /INPUT 1 "spi_miso";
    .port_info 6 /OUTPUT 1 "spi_clk";
    .port_info 7 /OUTPUT 1 "done";
P_0x13ded7700 .param/l "CPOL" 0 4 12, +C4<00000000000000000000000000000000>;
P_0x13ded7740 .param/l "DONE" 1 4 47, +C4<00000000000000000000000000000010>;
P_0x13ded7780 .param/l "IDLE" 1 4 45, +C4<00000000000000000000000000000000>;
P_0x13ded77c0 .param/l "MAIN_CLOCK_FREQ" 0 4 16, +C4<00000001100110111111110011000000>;
P_0x13ded7800 .param/l "NUMBER_OF_STATES" 1 4 49, +C4<00000000000000000000000000000011>;
P_0x13ded7840 .param/l "SPI_CLOCK_FREQ" 0 4 15, +C4<00000000000000011000011010100000>;
P_0x13ded7880 .param/l "SPI_CLOCK_TIMER_LEN" 1 4 19, +C4<00000000000000000000000000001001>;
P_0x13ded78c0 .param/l "SPI_CLOCK_TIMER_VALUE" 1 4 18, +C4<00000000000000000000000100001110>;
P_0x13ded7900 .param/l "STATE_LEN" 1 4 50, +C4<00000000000000000000000000000010>;
P_0x13ded7940 .param/l "TRANSFER" 1 4 46, +C4<00000000000000000000000000000001>;
L_0x14802e140 .functor AND 1, L_0x14826d690, L_0x14826de00, C4<1>, C4<1>;
v0x13ded7980_0 .net *"_ivl_0", 31 0, L_0x14818c610;  1 drivers
L_0x1300500a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13de9d540_0 .net *"_ivl_11", 30 0, L_0x1300500a0;  1 drivers
L_0x1300500e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14809e600_0 .net/2u *"_ivl_12", 31 0, L_0x1300500e8;  1 drivers
v0x14809acd0_0 .net *"_ivl_14", 31 0, L_0x1481c21c0;  1 drivers
v0x1480d4ad0_0 .net *"_ivl_18", 31 0, L_0x14826d480;  1 drivers
L_0x130050130 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1480d1480_0 .net *"_ivl_21", 29 0, L_0x130050130;  1 drivers
L_0x130050178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1480cf970_0 .net/2u *"_ivl_22", 31 0, L_0x130050178;  1 drivers
v0x1480cffd0_0 .net *"_ivl_24", 0 0, L_0x14826d690;  1 drivers
v0x14802e550_0 .net *"_ivl_26", 31 0, L_0x14826dbe0;  1 drivers
L_0x1300501c0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1481be4b0_0 .net *"_ivl_29", 27 0, L_0x1300501c0;  1 drivers
L_0x130050010 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14818ef90_0 .net *"_ivl_3", 29 0, L_0x130050010;  1 drivers
L_0x130050208 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x148189e20_0 .net/2u *"_ivl_30", 31 0, L_0x130050208;  1 drivers
v0x14812c470_0 .net *"_ivl_32", 0 0, L_0x14826de00;  1 drivers
v0x1481c4430_0 .net *"_ivl_35", 0 0, L_0x14802e140;  1 drivers
v0x1481f0c50_0 .net *"_ivl_38", 31 0, L_0x1482bac40;  1 drivers
L_0x130050058 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1481ec440_0 .net/2u *"_ivl_4", 31 0, L_0x130050058;  1 drivers
L_0x130050250 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1481f1fb0_0 .net *"_ivl_41", 29 0, L_0x130050250;  1 drivers
L_0x130050298 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1481f0300_0 .net/2u *"_ivl_42", 31 0, L_0x130050298;  1 drivers
v0x1481ea2c0_0 .net *"_ivl_6", 0 0, L_0x14812a550;  1 drivers
v0x1481ec920_0 .net *"_ivl_8", 31 0, L_0x148129f00;  1 drivers
v0x1481edca0_0 .net "clk", 0 0, v0x14818bf00_0;  alias, 1 drivers
v0x1481eb9a0_0 .var "current_bit_index", 3 0;
v0x1481eec10_0 .var "current_bit_sample", 0 0;
v0x1481e8c90_0 .net "done", 0 0, L_0x1482bb680;  alias, 1 drivers
v0x1481d4750_0 .var "fsm_next_state", 1 0;
v0x148270c70_0 .var "fsm_state", 1 0;
v0x1482c2790_0 .var "input_register", 0 7;
v0x1482c77f0_0 .var "rx_data_reg", 0 7;
v0x1482c3c50_0 .net "spi_clk", 0 0, L_0x1481657a0;  alias, 1 drivers
v0x1482c1130_0 .var "spi_clk_source", 0 0;
v0x1482c2d90_0 .var "spi_clock_timer_reg", 8 0;
v0x1482c5150_0 .net "spi_miso", 0 0, v0x14818c120_0;  alias, 1 drivers
v0x1482c0aa0_0 .net "spi_mosi", 0 0, L_0x14826e2f0;  alias, 1 drivers
v0x1482c59f0_0 .net "start_transfer", 0 0, v0x14818b7a0_0;  1 drivers
v0x1482a0ff0_0 .net "tx_data_reg", 0 7, v0x14818b9b0_0;  1 drivers
E_0x148243020 .event posedge, v0x1481edca0_0;
E_0x14823da70 .event anyedge, v0x148270c70_0, v0x1482c2d90_0, v0x1482c5150_0, v0x1481eb9a0_0;
E_0x14825f770 .event anyedge, v0x1482c2d90_0, v0x148270c70_0, v0x1481eb9a0_0, v0x1482a0ff0_0;
E_0x14825b320 .event anyedge, v0x148270c70_0, v0x1481eb9a0_0, v0x1482c59f0_0;
L_0x14818c610 .concat [ 2 30 0 0], v0x148270c70_0, L_0x130050010;
L_0x14812a550 .cmp/eq 32, L_0x14818c610, L_0x130050058;
L_0x148129f00 .concat [ 1 31 0 0], v0x1482c1130_0, L_0x1300500a0;
L_0x1481c21c0 .functor MUXZ 32, L_0x1300500e8, L_0x148129f00, L_0x14812a550, C4<>;
L_0x1481657a0 .part L_0x1481c21c0, 0, 1;
L_0x14826d480 .concat [ 2 30 0 0], v0x148270c70_0, L_0x130050130;
L_0x14826d690 .cmp/eq 32, L_0x14826d480, L_0x130050178;
L_0x14826dbe0 .concat [ 4 28 0 0], v0x1481eb9a0_0, L_0x1300501c0;
L_0x14826de00 .cmp/ne 32, L_0x14826dbe0, L_0x130050208;
L_0x14826e2f0 .functor MUXZ 1, L_0x14826e2f0, v0x1481eec10_0, L_0x14802e140, C4<>;
L_0x1482bac40 .concat [ 2 30 0 0], v0x148270c70_0, L_0x130050250;
L_0x1482bb680 .cmp/eq 32, L_0x1482bac40, L_0x130050298;
    .scope S_0x13de39d40;
T_0 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x1482c2d90_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1482c1130_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x148270c70_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1481d4750_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1481eb9a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1481eec10_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x13de39d40;
T_1 ;
    %wait E_0x148243020;
    %load/vec4 v0x148270c70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1482c2d90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1482c2d90_0;
    %pad/u 32;
    %cmpi/e 270, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1482c2d90_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x1482c2d90_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x1482c2d90_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13de39d40;
T_2 ;
    %wait E_0x148243020;
    %load/vec4 v0x148270c70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1482c1130_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1482c2d90_0;
    %pad/u 32;
    %cmpi/e 270, 0, 32;
    %jmp/1 T_2.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1482c2d90_0;
    %pad/u 32;
    %cmpi/e 135, 0, 32;
    %flag_or 4, 8;
T_2.4;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x1482c1130_0;
    %inv;
    %assign/vec4 v0x1482c1130_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x1482c1130_0;
    %assign/vec4 v0x1482c1130_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13de39d40;
T_3 ;
    %wait E_0x14825b320;
    %load/vec4 v0x148270c70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1481d4750_0, 0, 2;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x1481eb9a0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.5, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.6, 8;
T_3.5 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_3.6, 8;
 ; End of false expr.
    %blend;
T_3.6;
    %pad/s 2;
    %store/vec4 v0x1481d4750_0, 0, 2;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x1482c59f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.8, 8;
T_3.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.8, 8;
 ; End of false expr.
    %blend;
T_3.8;
    %pad/s 2;
    %store/vec4 v0x1481d4750_0, 0, 2;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1481d4750_0, 0, 2;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13de39d40;
T_4 ;
    %wait E_0x148243020;
    %load/vec4 v0x1481d4750_0;
    %assign/vec4 v0x148270c70_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13de39d40;
T_5 ;
    %wait E_0x14825f770;
    %load/vec4 v0x1482c2d90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_5.2, 4;
    %load/vec4 v0x148270c70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x1482a0ff0_0;
    %pushi/vec4 7, 0, 6;
    %load/vec4 v0x1481eb9a0_0;
    %pad/u 6;
    %sub;
    %part/s 1;
    %assign/vec4 v0x1481eec10_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x13de39d40;
T_6 ;
    %wait E_0x148243020;
    %load/vec4 v0x148270c70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.2, 4;
    %load/vec4 v0x1482c2d90_0;
    %pad/u 32;
    %pushi/vec4 270, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1481eb9a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1481eb9a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x148270c70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.3, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1481eb9a0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13de39d40;
T_7 ;
    %wait E_0x14823da70;
    %load/vec4 v0x148270c70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.2, 4;
    %load/vec4 v0x1482c2d90_0;
    %pad/u 32;
    %pushi/vec4 270, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1482c5150_0;
    %pushi/vec4 7, 0, 6;
    %load/vec4 v0x1481eb9a0_0;
    %pad/u 6;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x1482c2790_0, 4, 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x13de39d40;
T_8 ;
    %wait E_0x148243020;
    %load/vec4 v0x148270c70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %load/vec4 v0x1482c2790_0;
    %assign/vec4 v0x1482c77f0_0, 0;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0x1482c77f0_0;
    %assign/vec4 v0x1482c77f0_0, 0;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13de21e10;
T_9 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0x1480ce380_0, 0, 15;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14802faa0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14818b7a0_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x14818b9b0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x148011400_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1480204a0_0, 0, 2;
    %pushi/vec4 43981, 0, 16;
    %store/vec4 v0x14824a4c0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14824af60_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x148249e20_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148249410_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x13de21e10;
T_10 ;
    %wait E_0x148243020;
    %load/vec4 v0x1480ce380_0;
    %cvt/rv;
    %pushi/real 1769472000, 4080; load=27000.0
    %cmp/wr;
    %flag_or 5, 4;
    %jmp/0xz  T_10.0, 5;
    %load/vec4 v0x1480ce380_0;
    %addi 1, 0, 15;
    %assign/vec4 v0x1480ce380_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x1480ce380_0, 0;
    %load/vec4 v0x14802faa0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x14802faa0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x13de21e10;
T_11 ;
    %wait E_0x1481db910;
    %load/vec4 v0x148011400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x14818b7a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.6, 8;
T_11.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.6, 8;
 ; End of false expr.
    %blend;
T_11.6;
    %pad/s 2;
    %store/vec4 v0x1480204a0_0, 0, 2;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x13de3ad20_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.7, 8;
    %load/vec4 v0x14824af60_0;
    %inv;
    %flag_set/vec4 9;
    %jmp/0 T_11.9, 9;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.10, 9;
T_11.9 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_11.10, 9;
 ; End of false expr.
    %blend;
T_11.10;
    %jmp/1 T_11.8, 8;
T_11.7 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_11.8, 8;
 ; End of false expr.
    %blend;
T_11.8;
    %pad/s 2;
    %store/vec4 v0x1480204a0_0, 0, 2;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x13de3ad20_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.11, 8;
    %load/vec4 v0x148249410_0;
    %inv;
    %flag_set/vec4 9;
    %jmp/0 T_11.13, 9;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_11.14, 9;
T_11.13 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_11.14, 9;
 ; End of false expr.
    %blend;
T_11.14;
    %jmp/1 T_11.12, 8;
T_11.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_11.12, 8;
 ; End of false expr.
    %blend;
T_11.12;
    %pad/s 2;
    %store/vec4 v0x1480204a0_0, 0, 2;
    %jmp T_11.4;
T_11.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1480204a0_0, 0, 2;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x13de21e10;
T_12 ;
    %wait E_0x148243020;
    %load/vec4 v0x1480204a0_0;
    %assign/vec4 v0x148011400_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x13de21e10;
T_13 ;
    %wait E_0x148243020;
    %load/vec4 v0x148011400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x1480ce380_0;
    %cvt/rv;
    %pushi/real 1769472000, 4080; load=27000.0
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0 T_13.5, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_13.6, 8;
T_13.5 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_13.6, 8;
 ; End of false expr.
    %blend;
T_13.6;
    %assign/vec4 v0x14818b7a0_0, 0;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x14824af60_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.7, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_13.8, 8;
T_13.7 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_13.8, 8;
 ; End of false expr.
    %blend;
T_13.8;
    %assign/vec4 v0x14818b7a0_0, 0;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x148249410_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.9, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_13.10, 8;
T_13.9 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_13.10, 8;
 ; End of false expr.
    %blend;
T_13.10;
    %assign/vec4 v0x14818b7a0_0, 0;
    %jmp T_13.4;
T_13.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14818b7a0_0, 0;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x13de21e10;
T_14 ;
    %wait E_0x148243020;
    %load/vec4 v0x148011400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14818b9b0_0, 0;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x14824af60_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.5, 8;
    %load/vec4 v0x14824a4c0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_14.6, 8;
T_14.5 ; End of true expr.
    %load/vec4 v0x14824a4c0_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_14.6, 8;
 ; End of false expr.
    %blend;
T_14.6;
    %assign/vec4 v0x14818b9b0_0, 0;
    %jmp T_14.4;
T_14.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14818b9b0_0, 0;
    %jmp T_14.4;
T_14.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14818b9b0_0, 0;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x13de21e10;
T_15 ;
    %wait E_0x148243020;
    %load/vec4 v0x148011400_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.2, 4;
    %load/vec4 v0x13de3ad20_0;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x14824af60_0;
    %inv;
    %assign/vec4 v0x14824af60_0, 0;
T_15.0 ;
    %load/vec4 v0x148011400_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.5, 4;
    %load/vec4 v0x13de3ad20_0;
    %and;
T_15.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.3, 8;
    %load/vec4 v0x148249410_0;
    %inv;
    %assign/vec4 v0x148249410_0, 0;
T_15.3 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x13de21e10;
T_16 ;
    %wait E_0x148243020;
    %load/vec4 v0x148011400_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.2, 4;
    %load/vec4 v0x13de3ad20_0;
    %and;
T_16.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x148249410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.3, 8;
    %load/vec4 v0x1480cb290_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x148249e20_0, 4, 5;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v0x1480cb290_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x148249e20_0, 4, 5;
T_16.4 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x13de21e10;
T_17 ;
    %wait E_0x148243020;
    %load/vec4 v0x148011400_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %assign/vec4 v0x1480ce490_0, 0;
    %load/vec4 v0x148011400_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_17.3, 8;
T_17.2 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_17.3, 8;
 ; End of false expr.
    %blend;
T_17.3;
    %assign/vec4 v0x14809c2c0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x13de21e10;
T_18 ;
    %wait E_0x148243020;
    %pushi/vec4 32767, 0, 32;
    %load/vec4 v0x14802faa0_0;
    %pushi/vec4 1000, 0, 32;
    %div;
    %cvt/rv;
    %pushi/real 1685774663, 4067; load=3.14000
    %pushi/real 2852127, 4045; load=3.14000
    %add/wr;
    %mul/wr;
    %pushi/vec4 2, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %vpi_func/r 3 135 "$sin", W<0,r> {0 1 0};
    %vpi_func 3 135 "$rtoi" 32, W<0,r> {0 1 0};
    %muli 32767, 0, 32;
    %add;
    %pad/u 16;
    %assign/vec4 v0x14824a4c0_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x13de21ca0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14818bf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14818c120_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x13de21ca0;
T_20 ;
    %delay 18000, 0;
    %load/vec4 v0x14818bf00_0;
    %inv;
    %store/vec4 v0x14818bf00_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x13de21ca0;
T_21 ;
    %vpi_call 2 17 "$display", "###################################################" {0 0 0};
    %vpi_call 2 18 "$display", "Start TestBench" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x13de21ca0;
T_22 ;
    %vpi_call 2 22 "$dumpfile", "top_tb.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13de21ca0 {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x13de21ca0;
T_23 ;
    %wait E_0x148243020;
    %load/vec4 v0x14818c120_0;
    %inv;
    %assign/vec4 v0x14818c120_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0x13de21ca0;
T_24 ;
    %delay 1410065408, 2;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "src/top_tb.v";
    "Lab 7/src/top.v";
    "Lab 7/src/spi_master.v";
