Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Feb 10 11:33:30 2018
| Host         : DESKTOP-VPQ35UP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              58 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              17 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------------+------------------+------------------+----------------+
|    Clock Signal    |         Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+-------------------------------+------------------+------------------+----------------+
|  clk_BUFG          | sccb1/scl_i_1_n_0             | sccb1/scl_reg_0  |                1 |              1 |
|  sys_clk_IBUF_BUFG |                               |                  |                1 |              3 |
|  clk_BUFG          | sccb1/i                       |                  |                1 |              4 |
|  clk_BUFG          | sccb1/state_return            |                  |                3 |              4 |
|  clk_BUFG          | sccb1/state                   |                  |                3 |              4 |
|  clk_BUFG          | sccb1/wait_time[5]_i_1_n_0    |                  |                4 |              6 |
|  clk_BUFG          | config1/loc                   |                  |                2 |              8 |
|  clk_BUFG          | config1/wait_time             |                  |                4 |              8 |
|  clk_BUFG          | sccb1/tx_data                 |                  |                2 |              8 |
|  clk_BUFG          |                               |                  |                3 |             10 |
|  clk_BUFG          | config1/addr_data[15]_i_1_n_0 | sccb1/scl_reg_0  |                4 |             16 |
|  clk_BUFG          | sccb1/addr_0                  |                  |                4 |             16 |
+--------------------+-------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     1 |
| 4      |                     3 |
| 6      |                     1 |
| 8      |                     3 |
| 10     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


