Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jun 25 14:54:47 2018
| Host         : DESKTOP-H32TPSL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/dilate_hls_timing_routed.rpt
| Design       : dilate_hls
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 89 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 74 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.014       -0.014                      1                 3285        0.100        0.000                      0                 3285        2.020        0.000                       0                  1602  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
AXI_LITE_clk  {0.000 6.000}        12.000          83.333          
ap_clk        {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
AXI_LITE_clk        8.058        0.000                      0                   69        0.217        0.000                      0                   69        5.500        0.000                       0                    43  
ap_clk             -0.014       -0.014                      1                 3080        0.100        0.000                      0                 3080        2.020        0.000                       0                  1559  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ap_clk        AXI_LITE_clk        3.013        0.000                      0                    5        0.146        0.000                      0                    5  
AXI_LITE_clk  ap_clk              2.175        0.000                      0                  139        0.211        0.000                      0                  139  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  AXI_LITE_clk
  To Clock:  AXI_LITE_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.058ns  (required time - arrival time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.704ns (20.531%)  route 2.725ns (79.469%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X49Y65         FDSE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=5, routed)           0.694     2.123    dilate_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X48Y65         LUT3 (Prop_lut3_I2_O)        0.124     2.247 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          0.990     3.237    dilate_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.124     3.361 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          1.041     4.402    dilate_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X37Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X37Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X37Y65         FDRE (Setup_fdre_C_R)       -0.429    12.460    dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -4.402    
  -------------------------------------------------------------------
                         slack                                  8.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.355%)  route 0.144ns (43.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X48Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=4, routed)           0.144     0.695    dilate_hls_CONTROL_BUS_s_axi_U/out[0]
    SLICE_X48Y65         LUT5 (Prop_lut5_I4_O)        0.045     0.740 r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=1, routed)           0.000     0.740    dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate[3]_i_1_n_0
    SLICE_X48Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X48Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X48Y65         FDRE (Hold_fdre_C_D)         0.091     0.523    dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AXI_LITE_clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { AXI_LITE_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X48Y65  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X48Y65  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X48Y65  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -0.014ns,  Total Violation       -0.014ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 3.231ns (58.962%)  route 2.249ns (41.038%))
  Logic Levels:           12  (CARRY4=9 LUT1=2 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     0.973    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/ap_clk
    SLICE_X35Y66         FDRE                                         r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]/Q
                         net (fo=2, routed)           0.604     2.033    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/buff2_reg[4]
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.124     2.157 r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/p_neg_i_fu_114_p2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.157    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1_n_39
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.689 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.689    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__0_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.803 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.803    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.917 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.917    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__2_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.031 r  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.031    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__3_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.253 f  Block_Mat_exit406734_U0/p_neg_i_fu_114_p2_carry__4/O[0]
                         net (fo=1, routed)           0.721     3.974    Block_Mat_exit406734_U0/p_neg_i_fu_114_p2[20]
    SLICE_X36Y70         LUT1 (Prop_lut1_I0_O)        0.299     4.273 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__3_i_3/O
                         net (fo=1, routed)           0.000     4.273    Block_Mat_exit406734_U0/p_0_in[18]
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.806 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.806    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.923 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.923    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__4_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.040 r  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.040    Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__5_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.197 f  Block_Mat_exit406734_U0/col_packets_fu_142_p30_carry__6/CO[1]
                         net (fo=1, routed)           0.288     5.485    Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/CO[0]
    SLICE_X39Y73         LUT2 (Prop_lut2_I1_O)        0.332     5.817 r  Block_Mat_exit406734_U0/dilate_hls_mul_32bkb_U1/dilate_hls_mul_32bkb_MulnS_0_U/b_inferred_i_1/O
                         net (fo=6, routed)           0.636     6.453    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/in[30]
    DSP48_X2Y29          DSP48E1                                      r  Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/ap_clk
    DSP48_X2Y29          DSP48E1                                      r  Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    DSP48_X2Y29          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.450     6.439    Block_Mat_exit406734_U0/dilate_hls_mul_32cud_U2/dilate_hls_mul_32cud_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -6.453    
  -------------------------------------------------------------------
                         slack                                 -0.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    Loop_loop_height_pro_U0/ap_clk
    SLICE_X29Y66         FDRE                                         r  Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428_reg[1]/Q
                         net (fo=1, routed)           0.056     0.607    Loop_loop_height_pro_U0/src_kernel_win_0_va_10_reg_1428[1]
    SLICE_X29Y66         FDRE                                         r  Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    Loop_loop_height_pro_U0/ap_clk
    SLICE_X29Y66         FDRE                                         r  Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y66         FDRE (Hold_fdre_C_D)         0.075     0.507    Loop_loop_height_pro_U0/ap_reg_pp0_iter4_src_kernel_win_0_va_10_reg_1428_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB18_X2Y26  Loop_loop_height_pro_U0/k_buf_0_val_3_U/Loop_loop_height_dEe_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X46Y80  Loop_3_proc_U0/ap_CS_fsm_reg[3]_srl3___Loop_3_proc_U0_ap_CS_fsm_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X46Y80  Loop_3_proc_U0/ap_CS_fsm_reg[3]_srl3___Loop_3_proc_U0_ap_CS_fsm_reg_r_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  AXI_LITE_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.013ns  (required time - arrival time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/int_isr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        2.932ns  (logic 0.828ns (28.238%)  route 2.104ns (71.762%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.973     6.973    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X44Y65         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_isr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDRE (Prop_fdre_C_Q)         0.456     7.429 r  dilate_hls_CONTROL_BUS_s_axi_U/int_isr_reg[1]/Q
                         net (fo=3, routed)           0.988     8.417    dilate_hls_CONTROL_BUS_s_axi_U/int_isr_reg_n_0_[1]
    SLICE_X42Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.541 f  dilate_hls_CONTROL_BUS_s_axi_U/rdata[1]_i_5/O
                         net (fo=1, routed)           0.810     9.351    dilate_hls_CONTROL_BUS_s_axi_U/rdata[1]_i_5_n_0
    SLICE_X42Y64         LUT5 (Prop_lut5_I1_O)        0.124     9.475 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[1]_i_3/O
                         net (fo=1, routed)           0.306     9.781    dilate_hls_CONTROL_BUS_s_axi_U/rdata[1]_i_3_n_0
    SLICE_X44Y64         LUT5 (Prop_lut5_I4_O)        0.124     9.905 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     9.905    dilate_hls_CONTROL_BUS_s_axi_U/rdata[1]
    SLICE_X44Y64         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y64         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X44Y64         FDRE (Setup_fdre_C_D)        0.029    12.918    dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.918    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                  3.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/int_ap_done_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.410     0.410    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X45Y64         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_ap_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  dilate_hls_CONTROL_BUS_s_axi_U/int_ap_done_reg/Q
                         net (fo=2, routed)           0.108     0.659    dilate_hls_CONTROL_BUS_s_axi_U/int_ap_done
    SLICE_X44Y64         LUT5 (Prop_lut5_I3_O)        0.045     0.704 r  dilate_hls_CONTROL_BUS_s_axi_U/rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     0.704    dilate_hls_CONTROL_BUS_s_axi_U/rdata[1]
    SLICE_X44Y64         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y64         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X44Y64         FDRE (Hold_fdre_C_D)         0.091     0.558    dilate_hls_CONTROL_BUS_s_axi_U/rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.146    





---------------------------------------------------------------------------------------------------
From Clock:  AXI_LITE_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.704ns (19.911%)  route 2.832ns (80.089%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X48Y67         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  dilate_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=5, routed)           0.834     2.263    dilate_hls_CONTROL_BUS_s_axi_U/out[1]
    SLICE_X47Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.387 f  dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_3/O
                         net (fo=2, routed)           0.675     3.062    dilate_hls_CONTROL_BUS_s_axi_U/int_channels[31]_i_3_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124     3.186 r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode[31]_i_1/O
                         net (fo=32, routed)          1.323     4.509    dilate_hls_CONTROL_BUS_s_axi_U/int_mode[31]_i_1_n_0
    SLICE_X40Y63         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.924     6.924    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X40Y63         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[2]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X40Y63         FDRE (Setup_fdre_C_CE)      -0.205     6.684    dilate_hls_CONTROL_BUS_s_axi_U/int_mode_reg[2]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.509    
  -------------------------------------------------------------------
                         slack                                  2.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dilate_hls_CONTROL_BUS_s_axi_U/ap_done_ext_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.790%)  route 0.173ns (48.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    dilate_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X49Y65         FDSE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDSE (Prop_fdse_C_Q)         0.141     0.551 f  dilate_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=5, routed)           0.173     0.724    dilate_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X48Y64         LUT4 (Prop_lut4_I0_O)        0.045     0.769 r  dilate_hls_CONTROL_BUS_s_axi_U/ap_done_ext_i_1/O
                         net (fo=1, routed)           0.000     0.769    dilate_hls_CONTROL_BUS_s_axi_U/ap_done_get
    SLICE_X48Y64         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/ap_done_ext_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1558, unset)         0.432     0.432    dilate_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X48Y64         FDRE                                         r  dilate_hls_CONTROL_BUS_s_axi_U/ap_done_ext_reg/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X48Y64         FDRE (Hold_fdre_C_D)         0.091     0.558    dilate_hls_CONTROL_BUS_s_axi_U/ap_done_ext_reg
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.211    





