
---------- Begin Simulation Statistics ----------
final_tick                               585240225000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  83042                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701812                       # Number of bytes of host memory used
host_op_rate                                    83318                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7376.60                       # Real time elapsed on the host
host_tick_rate                               79337405                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612564456                       # Number of instructions simulated
sim_ops                                     614602038                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.585240                       # Number of seconds simulated
sim_ticks                                585240225000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.338632                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               79974809                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            91568653                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8767613                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        125869311                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10554872                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10752909                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          198037                       # Number of indirect misses.
system.cpu0.branchPred.lookups              160195234                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1064678                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018198                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5804753                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143206190                       # Number of branches committed
system.cpu0.commit.bw_lim_events             14830243                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058472                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       51366975                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580299790                       # Number of instructions committed
system.cpu0.commit.committedOps             581319273                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1079622263                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.538447                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.277407                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    792858159     73.44%     73.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    168986152     15.65%     89.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     45491799      4.21%     93.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     40790708      3.78%     97.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9567264      0.89%     97.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2836462      0.26%     98.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1946243      0.18%     98.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2315233      0.21%     98.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     14830243      1.37%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1079622263                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887546                       # Number of function calls committed.
system.cpu0.commit.int_insts                561301102                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179955575                       # Number of loads committed
system.cpu0.commit.membars                    2037580                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037586      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322231657     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180973765     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70922620     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581319273                       # Class of committed instruction
system.cpu0.commit.refs                     251896413                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580299790                       # Number of Instructions Simulated
system.cpu0.committedOps                    581319273                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.001720                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.001720                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            170358711                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2976038                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            79012904                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             649208677                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               470909680                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                438976164                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5812345                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8442615                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3362963                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  160195234                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                116865686                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    622317431                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2345325                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     669347470                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          119                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17550448                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137909                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         458327020                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90529681                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.576230                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1089419863                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.616949                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.920581                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               624907377     57.36%     57.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               340620900     31.27%     88.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                64821177      5.95%     94.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                44919663      4.12%     98.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8059207      0.74%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3738158      0.34%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  310125      0.03%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2040389      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2867      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1089419863                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       72177946                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5874532                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               148744781                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.523835                       # Inst execution rate
system.cpu0.iew.exec_refs                   265260040                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74520636                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              138128757                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            198288048                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2027588                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2858232                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            77304570                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          632667091                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            190739404                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5090535                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            608485166                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1116125                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4425751                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5812345                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6601585                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        79192                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8237453                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        29752                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8026                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2373665                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     18332473                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5363732                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8026                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       862582                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5011950                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                255593748                       # num instructions consuming a value
system.cpu0.iew.wb_count                    603369331                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.879153                       # average fanout of values written-back
system.cpu0.iew.wb_producers                224706028                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.519431                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     603425910                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               743759180                       # number of integer regfile reads
system.cpu0.int_regfile_writes              384670621                       # number of integer regfile writes
system.cpu0.ipc                              0.499570                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.499570                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038454      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            338832484     55.22%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4140097      0.67%     56.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018055      0.17%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           193847884     31.59%     87.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73698677     12.01%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             613575702                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1412930                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002303                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 247536     17.52%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1019614     72.16%     89.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               145778     10.32%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             612950125                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2318072548                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    603369281                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        684022100                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 626588648                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                613575702                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6078443                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       51347814                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            88456                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3019971                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     29846428                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1089419863                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.563213                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.798732                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          640560873     58.80%     58.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          320167775     29.39%     88.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          101501881      9.32%     97.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20776703      1.91%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5055771      0.46%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             644439      0.06%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             444344      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             181903      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              86174      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1089419863                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.528217                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16781249                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2938328                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           198288048                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           77304570                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    881                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1161597809                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8883893                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              151588100                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370575095                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6486500                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               478141705                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7312547                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 9569                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            782679419                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             641396502                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          411800973                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                433943219                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               5593610                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5812345                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             19853944                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                41225873                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       782679375                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         80550                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2842                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14081171                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2799                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1697467348                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1275182650                       # The number of ROB writes
system.cpu0.timesIdled                       15095063                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  848                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.022068                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4526599                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6115202                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           793027                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7815675                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            250659                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         384114                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          133455                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8772305                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3227                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017927                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           471841                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095657                       # Number of branches committed
system.cpu1.commit.bw_lim_events               810244                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054432                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4796414                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32264666                       # Number of instructions committed
system.cpu1.commit.committedOps              33282765                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    192779462                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.172647                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.822648                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    178889980     92.80%     92.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7003489      3.63%     96.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2387856      1.24%     97.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2010295      1.04%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       494481      0.26%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       159585      0.08%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       949846      0.49%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        73686      0.04%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       810244      0.42%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    192779462                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320866                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31049530                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248770                       # Number of loads committed
system.cpu1.commit.membars                    2035973                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035973      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19083646     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266697     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1896311      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33282765                       # Class of committed instruction
system.cpu1.commit.refs                      12163020                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32264666                       # Number of Instructions Simulated
system.cpu1.committedOps                     33282765                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.007881                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.007881                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            172689922                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               324604                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4374749                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39829845                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5803986                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12331289                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                472032                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               599565                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2340636                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8772305                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5098854                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    187309065                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                59149                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      40610610                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1586436                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.045255                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5535557                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4777258                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.209503                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         193637865                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.214984                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.657858                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               168909572     87.23%     87.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14308394      7.39%     94.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5684612      2.94%     97.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3419570      1.77%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  889618      0.46%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  422744      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    3087      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     138      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     130      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           193637865                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         204395                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              506301                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7686998                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.187607                       # Inst execution rate
system.cpu1.iew.exec_refs                    13035428                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2945140                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              150383331                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10312855                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018561                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           245637                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2978606                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           38071058                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10090288                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           626261                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36366184                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                792422                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2535528                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                472032                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4549941                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        21586                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          143065                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4020                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          128                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          408                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1064085                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        64356                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           128                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        92089                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        414212                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21193663                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36063639                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.868554                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18407831                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.186046                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36071737                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44711595                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24614698                       # number of integer regfile writes
system.cpu1.ipc                              0.166448                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166448                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036074      5.50%      5.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21831043     59.01%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  44      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11191088     30.25%     94.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1934100      5.23%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36992445                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1132087                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030603                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 223951     19.78%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                807528     71.33%     91.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               100606      8.89%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              36088444                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         268834866                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36063627                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         42859440                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  35016418                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36992445                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054640                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4788292                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            80050                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           208                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1983326                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    193637865                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.191039                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.651230                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          171163382     88.39%     88.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14602564      7.54%     95.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4349507      2.25%     98.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1505409      0.78%     98.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1429307      0.74%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             215582      0.11%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             263504      0.14%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              70402      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              38208      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      193637865                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.190838                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6164173                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          529820                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10312855                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2978606                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       193842260                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   976630557                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              161712364                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413941                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6675832                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6985363                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1334917                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4988                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47907634                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38859970                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26763893                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 12835214                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3211660                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                472032                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             11610565                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4349952                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47907622                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22327                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               591                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13721082                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           589                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   230048150                       # The number of ROB reads
system.cpu1.rob.rob_writes                   77018646                       # The number of ROB writes
system.cpu1.timesIdled                           2623                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2508378                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               460172                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3236439                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               4103                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                879583                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3601910                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7165794                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        75899                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        39159                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33007409                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2177857                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65989410                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2217016                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 585240225000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2198533                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1629242                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1934544                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              339                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            246                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1402617                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1402612                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2198533                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           272                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10766938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10766938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    334744768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               334744768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              515                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3602007                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3602007    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3602007                       # Request fanout histogram
system.membus.respLayer1.occupancy        18885566546                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14574731265                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   585240225000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 585240225000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 585240225000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 585240225000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 585240225000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   585240225000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 585240225000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 585240225000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 585240225000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 585240225000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 18                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    493550111.111111                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   989169792.547827                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        26000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2913169500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   580798274000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4441951000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 585240225000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     99125033                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        99125033                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     99125033                       # number of overall hits
system.cpu0.icache.overall_hits::total       99125033                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17740652                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17740652                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17740652                       # number of overall misses
system.cpu0.icache.overall_misses::total     17740652                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 232727010999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 232727010999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 232727010999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 232727010999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    116865685                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    116865685                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    116865685                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    116865685                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.151804                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.151804                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.151804                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.151804                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13118.289621                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13118.289621                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13118.289621                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13118.289621                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1913                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    33.561404                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16720578                       # number of writebacks
system.cpu0.icache.writebacks::total         16720578                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1020040                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1020040                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1020040                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1020040                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16720612                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16720612                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16720612                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16720612                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 206176539500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 206176539500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 206176539500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 206176539500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.143075                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.143075                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.143075                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.143075                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12330.681407                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12330.681407                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12330.681407                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12330.681407                       # average overall mshr miss latency
system.cpu0.icache.replacements              16720578                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     99125033                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       99125033                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17740652                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17740652                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 232727010999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 232727010999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    116865685                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    116865685                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.151804                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.151804                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13118.289621                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13118.289621                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1020040                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1020040                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16720612                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16720612                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 206176539500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 206176539500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.143075                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.143075                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12330.681407                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12330.681407                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 585240225000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999902                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          115845402                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16720578                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.928313                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999902                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        250451980                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       250451980                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 585240225000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    228002531                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       228002531                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    228002531                       # number of overall hits
system.cpu0.dcache.overall_hits::total      228002531                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     22690124                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      22690124                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     22690124                       # number of overall misses
system.cpu0.dcache.overall_misses::total     22690124                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 579124254804                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 579124254804                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 579124254804                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 579124254804                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    250692655                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    250692655                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    250692655                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    250692655                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.090510                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.090510                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.090510                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.090510                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25523.185982                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25523.185982                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25523.185982                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25523.185982                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3712310                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       236690                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            86510                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3273                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.911918                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.315918                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15185475                       # number of writebacks
system.cpu0.dcache.writebacks::total         15185475                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7898357                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7898357                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7898357                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7898357                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14791767                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14791767                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14791767                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14791767                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 264205019827                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 264205019827                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 264205019827                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 264205019827                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.059004                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059004                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.059004                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059004                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17861.626662                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17861.626662                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17861.626662                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17861.626662                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15185475                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    161359603                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      161359603                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18412252                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18412252                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 408796299000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 408796299000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    179771855                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    179771855                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.102420                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.102420                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22202.406256                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22202.406256                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5310742                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5310742                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13101510                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13101510                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 205321985500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 205321985500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.072879                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.072879                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15671.627583                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15671.627583                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66642928                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66642928                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      4277872                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4277872                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 170327955804                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 170327955804                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70920800                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70920800                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.060319                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.060319                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 39816.047746                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39816.047746                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2587615                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2587615                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1690257                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1690257                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  58883034327                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  58883034327                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023833                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023833                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 34836.734489                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34836.734489                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1159                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1159                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          761                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          761                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6394500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6394500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1920                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1920                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.396354                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.396354                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8402.759527                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8402.759527                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          740                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          740                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1242000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1242000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010937                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010937                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 59142.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 59142.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1694                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1694                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       643000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       643000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1838                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1838                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.078346                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.078346                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4465.277778                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4465.277778                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       499000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       499000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.078346                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.078346                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3465.277778                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3465.277778                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611499                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611499                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406699                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406699                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  34279904000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  34279904000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018198                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018198                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399430                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399430                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 84288.144303                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 84288.144303                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406699                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406699                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  33873205000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  33873205000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399430                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399430                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 83288.144303                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 83288.144303                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 585240225000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.971623                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          243814253                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15198230                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.042279                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.971623                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999113                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999113                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        518627484                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       518627484                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 585240225000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16671800                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13954987                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1239                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              204227                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30832253                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16671800                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13954987                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1239                       # number of overall hits
system.l2.overall_hits::.cpu1.data             204227                       # number of overall hits
system.l2.overall_hits::total                30832253                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             48811                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1229249                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1924                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            867633                       # number of demand (read+write) misses
system.l2.demand_misses::total                2147617                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            48811                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1229249                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1924                       # number of overall misses
system.l2.overall_misses::.cpu1.data           867633                       # number of overall misses
system.l2.overall_misses::total               2147617                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4214072500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 119620251310                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    175115996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  86244588382                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     210254028188                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4214072500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 119620251310                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    175115996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  86244588382                       # number of overall miss cycles
system.l2.overall_miss_latency::total    210254028188                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16720611                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15184236                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3163                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1071860                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32979870                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16720611                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15184236                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3163                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1071860                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32979870                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002919                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.080956                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.608283                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.809465                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.065119                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002919                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.080956                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.608283                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.809465                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.065119                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86334.484030                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97311.652326                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91016.629938                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99402.153194                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97901.082077                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86334.484030                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97311.652326                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91016.629938                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99402.153194                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97901.082077                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              77452                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2074                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      37.344262                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1163198                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1629242                       # number of writebacks
system.l2.writebacks::total                   1629242                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          31919                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           6729                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               38680                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         31919                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          6729                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              38680                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        48805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1197330                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1898                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       860904                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2108937                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        48805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1197330                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1898                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       860904                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1515558                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3624495                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3725849500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 105432693337                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    155107496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  77121127888                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 186434778221                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3725849500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 105432693337                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    155107496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  77121127888                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 137588094613                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 324022872834                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002919                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.078853                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.600063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.803187                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.063946                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002919                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.078853                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.600063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.803187                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.109900                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76341.553120                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88056.503501                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81721.546891                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89581.565294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88402.251097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76341.553120                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88056.503501                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81721.546891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89581.565294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90783.786970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89398.074169                       # average overall mshr miss latency
system.l2.replacements                        5746972                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3714804                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3714804                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3714804                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3714804                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29191712                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29191712                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29191712                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29191712                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1515558                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1515558                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 137588094613                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 137588094613                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90783.786970                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90783.786970                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   24                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 56                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       299000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       299000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               80                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.866667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.485714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.700000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7666.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5339.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            56                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       780500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       333000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1113500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.866667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.485714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.700000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20012.820513                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19588.235294                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19883.928571                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.545455                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       248500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       248500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.545455                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20708.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20708.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1313266                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            95312                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1408578                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         772888                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         650665                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1423553                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  75067642916                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  63834373465                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  138902016381                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2086154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       745977                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2832131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.370485                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.872232                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.502644                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97126.159180                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98106.358057                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97574.179803                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        16960                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         4339                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            21299                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       755928                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       646326                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1402254                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  66210904431                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  57024378969                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 123235283400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.362355                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.866415                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.495123                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87588.903217                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88228.508476                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87883.709656                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16671800                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1239                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16673039                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        48811                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1924                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            50735                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4214072500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    175115996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4389188496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16720611                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3163                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16723774                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002919                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.608283                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003034                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86334.484030                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91016.629938                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86512.042890                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           26                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        48805                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1898                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        50703                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3725849500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    155107496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3880956996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002919                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.600063                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003032                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76341.553120                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81721.546891                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76542.946098                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12641721                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       108915                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12750636                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       456361                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       216968                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          673329                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  44552608394                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  22410214917                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  66962823311                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13098082                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       325883                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13423965                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.034842                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.665785                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.050159                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97625.801490                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103288.111228                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99450.377618                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        14959                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2390                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        17349                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       441402                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       214578                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       655980                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  39221788906                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  20096748919                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  59318537825                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.033700                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.658451                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.048866                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88857.297670                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93657.080032                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90427.357275                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          188                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               200                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          296                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           23                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             319                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2849997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       466498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3316495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          484                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           35                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           519                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.611570                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.657143                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.614644                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  9628.368243                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 20282.521739                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 10396.536050                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           44                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           48                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          252                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          271                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4970994                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       375500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5346494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.520661                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.542857                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.522158                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19726.166667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19763.157895                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19728.760148                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 585240225000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 585240225000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999829                       # Cycle average of tags in use
system.l2.tags.total_refs                    67340018                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5747219                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.716974                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.936268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.199264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.644767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.007818                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.734147                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.477564                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.405254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.081239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.166324                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.042721                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.304337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 532843347                       # Number of tag accesses
system.l2.tags.data_accesses                532843347                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 585240225000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3123456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      76652736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        121472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      55103232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     95472384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          230473280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3123456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       121472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3244928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    104271488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       104271488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          48804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1197699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1898                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         860988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1491756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3601145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1629242                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1629242                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5337049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        130976534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           207559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         94154895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    163133667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             393809704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5337049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       207559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5544609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      178168696                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            178168696                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      178168696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5337049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       130976534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          207559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        94154895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    163133667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            571978401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1607140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     48803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1159052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    847170.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1489353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004287389750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97768                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97768                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7275191                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1513223                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3601145                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1629242                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3601145                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1629242                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  54869                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 22102                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            159841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            158631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            157123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            172353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            497250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            278433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            249324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            228969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            268432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            273404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           208725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           198180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           177179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           177522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           166281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           174629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             67794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             65872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            129580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            143154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            125740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            176176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            151370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           117066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           104320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            88451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            82031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74028                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 122816536509                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                17731380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            189309211509                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34632.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53382.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2406830                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1016367                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3601145                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1629242                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1289971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  726329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  271758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  195870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  164308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  141141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  123686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  108334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   93071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   80574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  79620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 107758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  57123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  35932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  27886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  20926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  14196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   6674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  42967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  78411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  95244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  98675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  99731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 100944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 104870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 105190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 105199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 106956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 102986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 101847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  99508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 100480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1730183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.624885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   114.878114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.819870                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1038613     60.03%     60.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       353187     20.41%     80.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        91774      5.30%     85.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        51808      2.99%     88.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        37544      2.17%     90.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        29021      1.68%     92.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        21235      1.23%     93.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14960      0.86%     94.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        92041      5.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1730183                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97768                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.270365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.151992                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    224.047611                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        97763     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97768                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.438047                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.408321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.041012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            79994     81.82%     81.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2344      2.40%     84.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9255      9.47%     93.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4179      4.27%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1215      1.24%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              443      0.45%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              181      0.19%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               72      0.07%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               41      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               22      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               10      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97768                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              226961664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3511616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               102855360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               230473280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            104271488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       387.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       175.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    393.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    178.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  585240130000                       # Total gap between requests
system.mem_ctrls.avgGap                     111892.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3123392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     74179328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       121472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     54218880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     95318592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    102855360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5336940.057392671704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 126750221.244617983699                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 207559.212116699608                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 92643802.807641953230                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 162870882.636271297932                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 175748958.472565710545                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        48804                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1197699                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1898                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       860988                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1491756                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1629242                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1706259978                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  55968566549                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     75645554                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  41411530684                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  90147208744                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13980702219852                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34961.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46730.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39855.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48097.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60430.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8581108.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6496793100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3453104655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11740673280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4543775100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46198186320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     111728865210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     130644780960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       314806178625                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        537.909332                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 338365284649                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19542380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 227332560351                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5856792060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3112939830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13579737360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3845365200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46198186320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     176474338710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      76122276960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       325189636440                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.651547                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 195954763625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19542380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 369743081375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                163                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5951027280.487804                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28138055549.895920                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           79     96.34%     96.34% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.22%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.22%     98.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.22%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 221598922000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    97255988000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 487984237000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 585240225000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5094485                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5094485                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5094485                       # number of overall hits
system.cpu1.icache.overall_hits::total        5094485                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4369                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4369                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4369                       # number of overall misses
system.cpu1.icache.overall_misses::total         4369                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    263080000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    263080000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    263080000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    263080000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5098854                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5098854                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5098854                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5098854                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000857                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000857                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000857                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000857                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60215.152209                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60215.152209                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60215.152209                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60215.152209                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          100                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          196                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           25                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          196                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3131                       # number of writebacks
system.cpu1.icache.writebacks::total             3131                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1206                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1206                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1206                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1206                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3163                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3163                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3163                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3163                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    193969500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    193969500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    193969500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    193969500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000620                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000620                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000620                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000620                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 61324.533671                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61324.533671                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 61324.533671                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61324.533671                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3131                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5094485                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5094485                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4369                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4369                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    263080000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    263080000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5098854                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5098854                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000857                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000857                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60215.152209                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60215.152209                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1206                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1206                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3163                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3163                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    193969500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    193969500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000620                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000620                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 61324.533671                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61324.533671                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 585240225000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.981455                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5031962                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3131                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1607.142127                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        334913000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.981455                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999420                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999420                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10200871                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10200871                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 585240225000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9186656                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9186656                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9186656                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9186656                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2563259                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2563259                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2563259                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2563259                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 205874216744                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 205874216744                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 205874216744                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 205874216744                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11749915                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11749915                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11749915                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11749915                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.218151                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.218151                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.218151                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.218151                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 80317.368141                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80317.368141                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 80317.368141                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80317.368141                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1052985                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       196769                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21267                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2781                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    49.512625                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.754764                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1071608                       # number of writebacks
system.cpu1.dcache.writebacks::total          1071608                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1904551                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1904551                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1904551                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1904551                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       658708                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       658708                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       658708                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       658708                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54917991253                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54917991253                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54917991253                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54917991253                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.056061                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056061                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.056061                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056061                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 83372.285220                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83372.285220                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 83372.285220                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83372.285220                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1071608                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8304605                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8304605                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1549418                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1549418                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 116646473000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 116646473000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9854023                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9854023                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.157237                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.157237                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75284.056981                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75284.056981                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1222857                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1222857                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       326561                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       326561                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  24360543500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  24360543500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033140                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033140                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 74597.222265                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 74597.222265                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       882051                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        882051                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1013841                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1013841                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  89227743744                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  89227743744                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895892                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895892                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.534757                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.534757                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 88009.602831                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 88009.602831                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       681694                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       681694                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       332147                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       332147                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  30557447753                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  30557447753                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.175193                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.175193                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 91999.770442                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 91999.770442                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          305                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          305                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          150                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          150                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6227500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6227500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.329670                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.329670                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41516.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41516.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          105                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          105                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3180000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3180000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098901                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098901                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 70666.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70666.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          317                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          317                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       842000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       842000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          430                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          430                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.262791                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.262791                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7451.327434                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7451.327434                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       730000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       730000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.262791                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.262791                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6460.176991                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6460.176991                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591409                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591409                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426518                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426518                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36215547000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36215547000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419006                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419006                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 84909.774031                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 84909.774031                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426518                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426518                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35789029000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35789029000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419006                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419006                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 83909.774031                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 83909.774031                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 585240225000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.288855                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10862613                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1085117                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.010545                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        334924500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.288855                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.946527                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.946527                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26622598                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26622598                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 585240225000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30148940                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5344046                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29265977                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4117730                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2725981                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             356                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           256                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            612                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2857719                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2857719                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16723774                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13425167                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          519                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          519                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50161799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     45568871                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         9457                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3228937                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98969064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2140236032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1943661120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       402816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    137181696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4221481664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8500255                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105986176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         41481170                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.056850                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.235598                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               39162114     94.41%     94.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2279896      5.50%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  39160      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41481170                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65975891187                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22798708271                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25084089638                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1628329944                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4759969                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               700779096000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 343154                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714400                       # Number of bytes of host memory used
host_op_rate                                   345147                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2244.63                       # Real time elapsed on the host
host_tick_rate                               51473473                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   770253881                       # Number of instructions simulated
sim_ops                                     774725978                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.115539                       # Number of seconds simulated
sim_ticks                                115538871000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.662159                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15440805                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            17415327                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1108501                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         21978180                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1541288                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1566152                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           24864                       # Number of indirect misses.
system.cpu0.branchPred.lookups               30016785                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7976                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          8916                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1043654                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21201139                       # Number of branches committed
system.cpu0.commit.bw_lim_events              4029717                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2652339                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       25783620                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            84621705                       # Number of instructions committed
system.cpu0.commit.committedOps              85939002                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    219598815                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.391345                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.297349                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    187366226     85.32%     85.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     14379353      6.55%     91.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      7285460      3.32%     95.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3700008      1.68%     96.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1536475      0.70%     97.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       517709      0.24%     97.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       570545      0.26%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       213322      0.10%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      4029717      1.84%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    219598815                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1799                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2363687                       # Number of function calls committed.
system.cpu0.commit.int_insts                 80715692                       # Number of committed integer instructions.
system.cpu0.commit.loads                     19329000                       # Number of loads committed
system.cpu0.commit.membars                    1977944                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1978603      2.30%      2.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        62334633     72.53%     74.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28631      0.03%     74.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           64618      0.08%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            64      0.00%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           258      0.00%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           695      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          275      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       19337524     22.50%     97.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2193194      2.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          392      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         85939002                       # Class of committed instruction
system.cpu0.commit.refs                      21531176                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   84621705                       # Number of Instructions Simulated
system.cpu0.committedOps                     85939002                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.717535                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.717535                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            151895596                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                67475                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            14347592                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             115644179                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                18197482                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 50298823                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1044452                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               109102                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2013802                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   30016785                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 18931818                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    198271509                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               240830                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          120                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     121680189                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                1984                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        11766                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2222430                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.130529                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          24053561                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          16982093                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.529131                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         223450155                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.552031                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.923622                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               144408008     64.63%     64.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                46766181     20.93%     85.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                25838160     11.56%     97.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4195261      1.88%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  482747      0.22%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  955831      0.43%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   23010      0.01%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  772773      0.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8184      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           223450155                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1803                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1241                       # number of floating regfile writes
system.cpu0.idleCycles                        6512250                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1117252                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                25231929                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.454510                       # Inst execution rate
system.cpu0.iew.exec_refs                    26591625                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2491305                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                9901716                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             25493897                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            784870                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           382092                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2780261                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          111608720                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             24100320                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           986340                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            104520276                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                124224                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             16362372                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1044452                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             16572895                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       156291                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           68245                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          302                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          644                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         4132                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6164897                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       578085                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           644                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       599772                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        517480                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 78942282                       # num instructions consuming a value
system.cpu0.iew.wb_count                    103027856                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.750286                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 59229306                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.448020                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     103254966                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               135161906                       # number of integer regfile reads
system.cpu0.int_regfile_writes               75811534                       # number of integer regfile writes
system.cpu0.ipc                              0.367981                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.367981                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1980884      1.88%      1.88% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             76486966     72.49%     74.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               29960      0.03%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                67445      0.06%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 71      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                258      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                719      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                52      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               275      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            24444940     23.17%     97.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2494419      2.36%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            543      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             105506615                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2066                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4068                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1956                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2489                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     384417                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003644                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 296998     77.26%     77.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    48      0.01%     77.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     69      0.02%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     77.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 79968     20.80%     98.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7269      1.89%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               49      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             103908082                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         434896023                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    103025900                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        137276512                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 108668176                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                105506615                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2940544                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       25669721                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            52288                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        288205                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     11032877                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    223450155                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.472171                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.993725                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          163514441     73.18%     73.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           33716837     15.09%     88.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           17076886      7.64%     95.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3533969      1.58%     97.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3057486      1.37%     98.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1036176      0.46%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1136308      0.51%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             218989      0.10%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             159063      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      223450155                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.458799                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1120297                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          212282                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            25493897                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2780261                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2573                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1341                       # number of misc regfile writes
system.cpu0.numCycles                       229962405                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1115440                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               29074475                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             62417238                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                552226                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                19431139                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              11426155                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                75151                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            148599880                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             113818019                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           83702605                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 50706858                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1634907                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1044452                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             14760479                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                21285372                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2009                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       148597871                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     108432752                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            777096                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  5349197                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        777045                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   327287807                       # The number of ROB reads
system.cpu0.rob.rob_writes                  227377815                       # The number of ROB writes
system.cpu0.timesIdled                         203667                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  334                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.526689                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               15040824                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16255660                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           981185                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20540657                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1020012                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1027339                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7327                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27371993                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2290                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1074                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           980163                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18620654                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3302312                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2236315                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       25748089                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73067720                       # Number of instructions committed
system.cpu1.commit.committedOps              74184938                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    169847779                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.436773                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.339104                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    140930928     82.97%     82.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     13368560      7.87%     90.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6405051      3.77%     94.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3572978      2.10%     96.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1269776      0.75%     97.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       409732      0.24%     97.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       378012      0.22%     97.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       210430      0.12%     98.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3302312      1.94%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    169847779                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1468676                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69376095                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16302260                       # Number of loads committed
system.cpu1.commit.membars                    1675989                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1675989      2.26%      2.26% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        54820497     73.90%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16303334     21.98%     98.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1384942      1.87%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74184938                       # Class of committed instruction
system.cpu1.commit.refs                      17688276                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73067720                       # Number of Instructions Simulated
system.cpu1.committedOps                     74184938                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.381783                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.381783                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            111336568                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1218                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13921182                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             103749235                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12660288                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 46947282                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                980422                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1897                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1695690                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   27371993                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 16652288                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    155525361                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               172703                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     109760206                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1962888                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.157282                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17113445                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          16060836                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.630692                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         173620250                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.640645                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.968411                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               102539660     59.06%     59.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                41679398     24.01%     83.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23832920     13.73%     96.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3539675      2.04%     98.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  346075      0.20%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  948701      0.55%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     306      0.00%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  733073      0.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     442      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           173620250                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         411179                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1057788                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                22480164                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.528801                       # Inst execution rate
system.cpu1.iew.exec_refs                    22299079                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1470188                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                9424524                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22503248                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            701142                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           333139                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1737654                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           99857567                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             20828891                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           890118                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             92027971                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                196980                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7623167                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                980422                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              7907161                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        25824                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             651                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6200988                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       351638                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            24                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       561051                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        496737                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 70981474                       # num instructions consuming a value
system.cpu1.iew.wb_count                     91003014                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.742163                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 52679855                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.522911                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      91236117                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               119933823                       # number of integer regfile reads
system.cpu1.int_regfile_writes               67208036                       # number of integer regfile writes
system.cpu1.ipc                              0.419854                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.419854                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1676238      1.80%      1.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             68642854     73.87%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  96      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            21125929     22.74%     98.41% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1472876      1.59%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              92918089                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     446253                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004803                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 421082     94.36%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 25128      5.63%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   43      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              91688104                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         359982028                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     91003014                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        125530211                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  97198722                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 92918089                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2658845                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       25672629                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            79347                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        422530                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     11532338                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    173620250                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.535180                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.060427                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          122395389     70.50%     70.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27257087     15.70%     86.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           15732357      9.06%     95.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3302454      1.90%     97.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2328088      1.34%     98.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1121349      0.65%     99.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1151552      0.66%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             195275      0.11%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             136699      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      173620250                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.533916                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1022176                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          173866                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22503248                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1737654                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    249                       # number of misc regfile reads
system.cpu1.numCycles                       174031429                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    56911400                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               21834980                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             53796982                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                555561                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13590968                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5233186                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                33413                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            134338703                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             101987222                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           75021702                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 47339565                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1601964                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                980422                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8382313                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                21224720                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       134338703                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      81492002                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            708077                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3830169                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        708116                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   266477987                       # The number of ROB reads
system.cpu1.rob.rob_writes                  203733271                       # The number of ROB writes
system.cpu1.timesIdled                           4834                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1774099                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               541397                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2774181                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                302                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                527163                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3382299                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6715724                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       111265                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        46858                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3099330                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2052697                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6198688                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2099555                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 115538871000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3299405                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       351762                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2981931                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              996                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            753                       # Transaction distribution
system.membus.trans_dist::ReadExReq             80853                       # Transaction distribution
system.membus.trans_dist::ReadExResp            80853                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3299406                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            23                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10095982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10095982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    238849280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               238849280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1437                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3382031                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3382031    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3382031                       # Request fanout histogram
system.membus.respLayer1.occupancy        17742262071                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8850691839                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   115538871000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 115538871000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 115538871000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 115538871000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 115538871000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   115538871000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 115538871000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 115538871000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 115538871000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 115538871000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 64                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           32                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean        17429250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16969666.932215                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           32    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       784500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     40480000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             32                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   114981135000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    557736000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 115538871000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     18680790                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        18680790                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     18680790                       # number of overall hits
system.cpu0.icache.overall_hits::total       18680790                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       251025                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        251025                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       251025                       # number of overall misses
system.cpu0.icache.overall_misses::total       251025                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6985258498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6985258498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6985258498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6985258498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     18931815                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     18931815                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     18931815                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     18931815                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.013259                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.013259                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.013259                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.013259                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 27826.943524                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 27826.943524                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 27826.943524                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 27826.943524                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2825                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               71                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.788732                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       226843                       # number of writebacks
system.cpu0.icache.writebacks::total           226843                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        24176                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        24176                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        24176                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        24176                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       226849                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       226849                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       226849                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       226849                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6173454498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6173454498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6173454498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6173454498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.011982                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.011982                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.011982                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.011982                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 27213.937456                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 27213.937456                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 27213.937456                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 27213.937456                       # average overall mshr miss latency
system.cpu0.icache.replacements                226843                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     18680790                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       18680790                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       251025                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       251025                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6985258498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6985258498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     18931815                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     18931815                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.013259                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.013259                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 27826.943524                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 27826.943524                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        24176                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        24176                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       226849                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       226849                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6173454498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6173454498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.011982                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011982                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 27213.937456                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 27213.937456                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 115538871000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999970                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           18907880                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           226881                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            83.338314                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999970                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38090479                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38090479                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 115538871000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     19931776                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19931776                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     19931776                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19931776                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4447834                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4447834                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4447834                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4447834                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 291538447099                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 291538447099                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 291538447099                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 291538447099                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     24379610                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24379610                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     24379610                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24379610                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.182441                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.182441                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.182441                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.182441                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 65546.161817                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65546.161817                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 65546.161817                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65546.161817                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9925099                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         9558                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           180719                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            147                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.920064                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    65.020408                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1781949                       # number of writebacks
system.cpu0.dcache.writebacks::total          1781949                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2672098                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2672098                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2672098                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2672098                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1775736                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1775736                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1775736                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1775736                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 130299723989                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 130299723989                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 130299723989                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 130299723989                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.072837                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.072837                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.072837                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.072837                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 73377.869227                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73377.869227                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 73377.869227                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73377.869227                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1781948                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     19046592                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19046592                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3804244                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3804244                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 244697780000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 244697780000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     22850836                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     22850836                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.166482                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.166482                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 64322.314762                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 64322.314762                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2090931                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2090931                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1713313                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1713313                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 125558469000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 125558469000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074978                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074978                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 73284.022826                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 73284.022826                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       885184                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        885184                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       643590                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       643590                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  46840667099                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  46840667099                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1528774                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1528774                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.420984                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.420984                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 72780.290401                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72780.290401                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       581167                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       581167                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        62423                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        62423                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4741254989                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4741254989                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040832                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040832                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 75953.654727                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 75953.654727                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       672119                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       672119                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         7519                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         7519                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    174216000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    174216000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       679638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       679638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.011063                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.011063                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 23170.102407                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 23170.102407                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          610                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          610                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         6909                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6909                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    155523500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    155523500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010166                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010166                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 22510.276451                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22510.276451                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       663965                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       663965                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          521                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          521                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      5642000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      5642000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       664486                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       664486                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000784                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000784                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10829.174664                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10829.174664                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          516                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          516                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5126000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5126000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000777                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000777                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9934.108527                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9934.108527                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         7984                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           7984                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          932                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          932                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     33732997                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     33732997                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         8916                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         8916                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.104531                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.104531                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 36194.202790                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 36194.202790                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          932                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          932                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     32800997                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     32800997                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.104531                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.104531                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 35194.202790                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 35194.202790                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 115538871000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994438                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           23061962                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1782899                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.935092                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994438                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999826                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999826                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         53248167                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        53248167                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 115538871000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              184739                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              482351                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1643                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              209611                       # number of demand (read+write) hits
system.l2.demand_hits::total                   878344                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             184739                       # number of overall hits
system.l2.overall_hits::.cpu0.data             482351                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1643                       # number of overall hits
system.l2.overall_hits::.cpu1.data             209611                       # number of overall hits
system.l2.overall_hits::total                  878344                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             42110                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1298814                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3374                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            873921                       # number of demand (read+write) misses
system.l2.demand_misses::total                2218219                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            42110                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1298814                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3374                       # number of overall misses
system.l2.overall_misses::.cpu1.data           873921                       # number of overall misses
system.l2.overall_misses::total               2218219                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3442945500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 121698839962                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    291684500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  80387426385                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     205820896347                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3442945500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 121698839962                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    291684500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  80387426385                       # number of overall miss cycles
system.l2.overall_miss_latency::total    205820896347                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          226849                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1781165                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5017                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1083532                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3096563                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         226849                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1781165                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5017                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1083532                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3096563                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.185630                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.729194                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.672513                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.806548                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.716349                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.185630                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.729194                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.672513                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.806548                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.716349                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81760.757540                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93699.975487                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86450.652045                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 91984.774808                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92786.553693                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81760.757540                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93699.975487                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86450.652045                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 91984.774808                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92786.553693                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              30306                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1032                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.366279                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    839248                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              351762                       # number of writebacks
system.l2.writebacks::total                    351762                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          10308                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1343                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               11726                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         10308                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1343                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              11726                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        42059                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1288506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3350                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       872578                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2206493                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        42059                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1288506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       872578                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1182219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3388712                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3019069003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 108231760967                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    257212000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  71584966886                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 183093008856                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3019069003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 108231760967                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    257212000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  71584966886                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  98911777959                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 282004786815                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.185405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.723406                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.667730                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.805309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.712562                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.185405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.723406                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.667730                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.805309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.094346                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71781.759029                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 83997.871152                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76779.701493                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 82038.473221                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82979.193161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71781.759029                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 83997.871152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76779.701493                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 82038.473221                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83666.205634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83218.871009                       # average overall mshr miss latency
system.l2.replacements                        5418787                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       418301                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           418301                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       418301                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       418301                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2573656                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2573656                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2573656                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2573656                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1182219                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1182219                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  98911777959                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  98911777959                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83666.205634                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83666.205634                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              75                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              69                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  144                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           114                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                147                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2438500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       516500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2955000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          189                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          102                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              291                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.603175                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.323529                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.505155                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 21390.350877                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 15651.515152                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 20102.040816                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          113                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           146                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2306500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       672500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2979000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.597884                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.323529                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.501718                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20411.504425                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20378.787879                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20404.109589                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            67                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 92                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          102                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           57                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              159                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2237500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       239000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2476500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          169                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           82                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            251                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.603550                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.695122                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.633466                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 21936.274510                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4192.982456                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 15575.471698                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          102                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           57                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          159                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2041000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1156000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3197000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.603550                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.695122                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.633466                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20009.803922                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20280.701754                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20106.918239                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            16699                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2266                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 18965                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          45749                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          36853                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               82602                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4458137500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3798370499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8256507999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        62448                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            101567                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.732594                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.942074                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.813276                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97447.758421                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103068.149106                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99955.303734                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         1383                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          366                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1749                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        44366                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        36487                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          80853                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3945266000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3410085499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7355351499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.710447                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.932718                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.796056                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88925.438399                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93460.287198                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90971.905792                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        184739                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1643                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             186382                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        42110                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3374                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            45484                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3442945500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    291684500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3734630000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       226849                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5017                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         231866                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.185630                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.672513                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.196165                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81760.757540                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86450.652045                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82108.653592                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            75                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        42059                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3350                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        45409                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3019069003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    257212000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3276281003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.185405                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.667730                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.195842                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71781.759029                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76779.701493                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72150.476844                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       465652                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       207345                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            672997                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1253065                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       837068                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2090133                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 117240702462                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  76589055886                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 193829758348                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1718717                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1044413                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2763130                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.729070                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.801472                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.756437                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93563.145138                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 91496.814937                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92735.609814                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         8925                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          977                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         9902                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1244140                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       836091                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2080231                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 104286494967                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  68174881387                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 172461376354                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.723877                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.800537                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.752853                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 83822.154233                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 81540.025412                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82904.916018                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          133                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               133                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           33                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              33                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data       472000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       472000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          166                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           166                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.198795                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.198795                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14303.030303                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14303.030303                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       445000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       445000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.138554                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.138554                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19347.826087                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19347.826087                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 115538871000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 115538871000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999768                       # Cycle average of tags in use
system.l2.tags.total_refs                     7251261                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5418994                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.338119                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.794151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.106549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       15.030266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.041907                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        9.574569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.452326                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.356159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.017290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.234848                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000655                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.149603                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.241443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  54132778                       # Number of tag accesses
system.l2.tags.data_accesses                 54132778                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 115538871000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2691712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      82475584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        214400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      55845824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     75108992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          216336512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2691712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       214400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2906112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22512768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22512768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          42058                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1288681                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         872591                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1173578                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3380258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       351762                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             351762                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         23297025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        713834083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1855653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        483350958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    650075523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1872413242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     23297025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1855653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         25152678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      194850164                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            194850164                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      194850164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        23297025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       713834083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1855653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       483350958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    650075523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2067263406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    346277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     42059.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1274197.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3350.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    869447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1169676.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000516569750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20846                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20846                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6128773                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             326352                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3380259                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     351762                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3380259                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   351762                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  21530                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5485                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            183071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            184684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            182842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            163203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            164995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            307155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            297211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            278381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            233236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            256306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           186995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           203476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           172676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           174616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           185612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           184270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             26952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17745                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  90656596331                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16793645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            153632765081                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26991.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45741.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2513851                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  316989                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3380259                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               351762                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1076423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  677301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  389103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  261504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  194109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  155870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  125721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  103669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   84158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   66808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  54012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  62703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  34968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  24189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  18774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  14229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   9969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   4884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  20996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  20960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  20910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       874180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    271.249436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.922024                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   327.345777                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       438290     50.14%     50.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       173374     19.83%     69.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        52000      5.95%     75.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        34547      3.95%     79.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        27348      3.13%     83.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21270      2.43%     85.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16193      1.85%     87.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12695      1.45%     88.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        98463     11.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       874180                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     161.130289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     81.212988                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    243.308502                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11525     55.29%     55.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         6730     32.28%     87.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          963      4.62%     92.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          412      1.98%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          337      1.62%     95.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          215      1.03%     96.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          106      0.51%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           91      0.44%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          111      0.53%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279          103      0.49%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           57      0.27%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           55      0.26%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           53      0.25%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           39      0.19%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           17      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            9      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            4      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            7      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            7      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20846                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.611676                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.572991                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.218462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15268     73.24%     73.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              616      2.96%     76.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3726     17.87%     94.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              862      4.14%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              213      1.02%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               67      0.32%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               24      0.12%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               14      0.07%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               17      0.08%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.03%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                5      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                7      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20846                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              214958656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1377920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22162368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               216336576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22512768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1860.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       191.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1872.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    194.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  115538942500                       # Total gap between requests
system.mem_ctrls.avgGap                      30958.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2691776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     81548608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       214400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     55644608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     74859264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22162368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 23297579.219031836838                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 705811016.623141527176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1855652.544847872108                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 481609414.376223206520                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 647914103.297755122185                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 191817418.745592564344                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        42059                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1288681                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3350                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       872591                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1173578                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       351762                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1282663248                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  55025762779                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    117733795                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  35526052709                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  61680552550                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2810714349570                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30496.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     42699.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35144.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     40713.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     52557.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7990386.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2818979100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1498334310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11403915180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          818652600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       9120642960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      51258037740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1202263200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        78120825090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        676.143227                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2673228120                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3858140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 109007502880                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3422630400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1819178790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12577402740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          988965540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       9120642960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      51482293410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1013416320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        80424530160                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        696.082015                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2188300710                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3858140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 109492430290                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                420                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          211                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    135181334.123223                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   233230832.560559                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          211    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        33500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    707771000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            211                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    87015609500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  28523261500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 115538871000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     16647084                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16647084                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     16647084                       # number of overall hits
system.cpu1.icache.overall_hits::total       16647084                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5204                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5204                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5204                       # number of overall misses
system.cpu1.icache.overall_misses::total         5204                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    332013000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    332013000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    332013000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    332013000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     16652288                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16652288                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     16652288                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16652288                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000313                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000313                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000313                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000313                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 63799.577248                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63799.577248                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 63799.577248                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63799.577248                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5017                       # number of writebacks
system.cpu1.icache.writebacks::total             5017                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          187                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          187                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          187                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          187                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5017                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5017                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5017                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5017                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    317681000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    317681000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    317681000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    317681000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000301                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000301                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000301                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000301                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 63320.908910                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63320.908910                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 63320.908910                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63320.908910                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5017                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     16647084                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16647084                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5204                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5204                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    332013000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    332013000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     16652288                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16652288                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000313                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000313                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 63799.577248                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63799.577248                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          187                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          187                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5017                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5017                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    317681000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    317681000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000301                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000301                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 63320.908910                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63320.908910                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 115538871000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           16717787                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5049                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3311.108536                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         33309593                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        33309593                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 115538871000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     17194796                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17194796                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     17194796                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17194796                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3809671                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3809671                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3809671                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3809671                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 257128394997                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 257128394997                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 257128394997                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 257128394997                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     21004467                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21004467                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     21004467                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21004467                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.181374                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.181374                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.181374                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.181374                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67493.595903                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67493.595903                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67493.595903                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67493.595903                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2137646                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        16085                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            29841                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            208                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.634530                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    77.331731                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1083172                       # number of writebacks
system.cpu1.dcache.writebacks::total          1083172                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2731278                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2731278                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2731278                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2731278                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1078393                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1078393                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1078393                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1078393                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  84842616498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  84842616498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  84842616498                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  84842616498                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051341                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051341                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051341                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051341                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 78675.043790                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 78675.043790                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 78675.043790                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 78675.043790                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1083172                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     16937338                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       16937338                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3241190                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3241190                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 212974361000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 212974361000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     20178528                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20178528                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.160626                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.160626                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 65708.693721                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 65708.693721                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2201828                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2201828                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1039362                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1039362                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  80979490500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  80979490500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.051508                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.051508                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 77912.691151                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 77912.691151                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       257458                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        257458                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       568481                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       568481                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  44154033997                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  44154033997                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       825939                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       825939                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.688284                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.688284                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 77670.201813                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 77670.201813                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       529450                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       529450                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39031                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39031                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3863125998                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3863125998                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047257                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047257                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98975.839666                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98975.839666                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       552784                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       552784                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         6336                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         6336                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    161780000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    161780000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       559120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       559120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011332                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011332                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25533.459596                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25533.459596                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6228                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6228                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    146317500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    146317500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.011139                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.011139                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23493.497110                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23493.497110                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       558668                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       558668                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          329                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          329                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      3210000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3210000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       558997                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       558997                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000589                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000589                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9756.838906                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9756.838906                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          329                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          329                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2881000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2881000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000589                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000589                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8756.838906                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8756.838906                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          522                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            522                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          552                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          552                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     22776000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     22776000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1074                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1074                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.513966                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.513966                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 41260.869565                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 41260.869565                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          552                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          552                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     22224000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     22224000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.513966                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.513966                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 40260.869565                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 40260.869565                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 115538871000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.640324                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19393938                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1084791                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.878041                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.640324                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.988760                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.988760                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45332080                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45332080                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 115538871000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2997404                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       770063                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2678680                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5067025                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2136035                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1134                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           845                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1979                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           101928                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          101928                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        231867                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2765538                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          166                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          166                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       680541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5347731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15051                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3252406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9295729                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     29036224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    228039296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       642176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    138669056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              396386752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7559029                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22690048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10656451                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.212029                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.419365                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8443833     79.24%     79.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2165760     20.32%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  46858      0.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10656451                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6196437774                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2675864763                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         340389767                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1628471101                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7541468                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
