

================================================================
== Vivado HLS Report for 'Loop_3_proc227'
================================================================
* Date:           Mon Aug 22 13:46:04 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        axi_ii_1
* Solution:       example_par_1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.616 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      122|      122| 0.610 us | 0.610 us |  122|  122|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      120|      120|         2|          1|          1|   120|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       28|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      297|    -|
|Register             |        -|      -|       21|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|       21|      325|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_680_p2                       |     +    |      0|  0|   7|           7|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln153_fu_674_p2              |   icmp   |      0|  0|  11|           7|           5|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  28|          20|          12|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  21|          4|    1|          4|
    |ap_done                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |  15|          3|    1|          3|
    |ap_phi_mux_i19_0_phi_fu_666_p4  |   9|          2|    7|         14|
    |edge_index_mat_s_0_V_V_blk_n    |   9|          2|    1|          2|
    |edge_index_mat_s_10_V_V_blk_n   |   9|          2|    1|          2|
    |edge_index_mat_s_11_V_V_blk_n   |   9|          2|    1|          2|
    |edge_index_mat_s_12_V_V_blk_n   |   9|          2|    1|          2|
    |edge_index_mat_s_13_V_V_blk_n   |   9|          2|    1|          2|
    |edge_index_mat_s_14_V_V_blk_n   |   9|          2|    1|          2|
    |edge_index_mat_s_15_V_V_blk_n   |   9|          2|    1|          2|
    |edge_index_mat_s_16_V_V_blk_n   |   9|          2|    1|          2|
    |edge_index_mat_s_17_V_V_blk_n   |   9|          2|    1|          2|
    |edge_index_mat_s_18_V_V_blk_n   |   9|          2|    1|          2|
    |edge_index_mat_s_19_V_V_blk_n   |   9|          2|    1|          2|
    |edge_index_mat_s_1_V_V_blk_n    |   9|          2|    1|          2|
    |edge_index_mat_s_20_V_V_blk_n   |   9|          2|    1|          2|
    |edge_index_mat_s_21_V_V_blk_n   |   9|          2|    1|          2|
    |edge_index_mat_s_22_V_V_blk_n   |   9|          2|    1|          2|
    |edge_index_mat_s_23_V_V_blk_n   |   9|          2|    1|          2|
    |edge_index_mat_s_24_V_V_blk_n   |   9|          2|    1|          2|
    |edge_index_mat_s_25_V_V_blk_n   |   9|          2|    1|          2|
    |edge_index_mat_s_2_V_V_blk_n    |   9|          2|    1|          2|
    |edge_index_mat_s_3_V_V_blk_n    |   9|          2|    1|          2|
    |edge_index_mat_s_4_V_V_blk_n    |   9|          2|    1|          2|
    |edge_index_mat_s_5_V_V_blk_n    |   9|          2|    1|          2|
    |edge_index_mat_s_6_V_V_blk_n    |   9|          2|    1|          2|
    |edge_index_mat_s_7_V_V_blk_n    |   9|          2|    1|          2|
    |edge_index_mat_s_8_V_V_blk_n    |   9|          2|    1|          2|
    |edge_index_mat_s_9_V_V_blk_n    |   9|          2|    1|          2|
    |i19_0_reg_662                   |   9|          2|    7|         14|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 297|         65|   43|         89|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  3|   0|    3|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i19_0_reg_662            |  7|   0|    7|          0|
    |i_reg_720                |  7|   0|    7|          0|
    |icmp_ln153_reg_716       |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 21|   0|   21|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |      Loop_3_proc227     | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |      Loop_3_proc227     | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |      Loop_3_proc227     | return value |
|ap_done                          | out |    1| ap_ctrl_hs |      Loop_3_proc227     | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |      Loop_3_proc227     | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |      Loop_3_proc227     | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |      Loop_3_proc227     | return value |
|edge_index_mat_s_0_V_V_dout      |  in |   14|   ap_fifo  |  edge_index_mat_s_0_V_V |    pointer   |
|edge_index_mat_s_0_V_V_empty_n   |  in |    1|   ap_fifo  |  edge_index_mat_s_0_V_V |    pointer   |
|edge_index_mat_s_0_V_V_read      | out |    1|   ap_fifo  |  edge_index_mat_s_0_V_V |    pointer   |
|edge_index_0_0_V_address0        | out |    7|  ap_memory |     edge_index_0_0_V    |     array    |
|edge_index_0_0_V_ce0             | out |    1|  ap_memory |     edge_index_0_0_V    |     array    |
|edge_index_0_0_V_we0             | out |    1|  ap_memory |     edge_index_0_0_V    |     array    |
|edge_index_0_0_V_d0              | out |   14|  ap_memory |     edge_index_0_0_V    |     array    |
|edge_index_mat_s_1_V_V_dout      |  in |   14|   ap_fifo  |  edge_index_mat_s_1_V_V |    pointer   |
|edge_index_mat_s_1_V_V_empty_n   |  in |    1|   ap_fifo  |  edge_index_mat_s_1_V_V |    pointer   |
|edge_index_mat_s_1_V_V_read      | out |    1|   ap_fifo  |  edge_index_mat_s_1_V_V |    pointer   |
|edge_index_0_1_V_address0        | out |    7|  ap_memory |     edge_index_0_1_V    |     array    |
|edge_index_0_1_V_ce0             | out |    1|  ap_memory |     edge_index_0_1_V    |     array    |
|edge_index_0_1_V_we0             | out |    1|  ap_memory |     edge_index_0_1_V    |     array    |
|edge_index_0_1_V_d0              | out |   14|  ap_memory |     edge_index_0_1_V    |     array    |
|edge_index_mat_s_2_V_V_dout      |  in |   14|   ap_fifo  |  edge_index_mat_s_2_V_V |    pointer   |
|edge_index_mat_s_2_V_V_empty_n   |  in |    1|   ap_fifo  |  edge_index_mat_s_2_V_V |    pointer   |
|edge_index_mat_s_2_V_V_read      | out |    1|   ap_fifo  |  edge_index_mat_s_2_V_V |    pointer   |
|edge_index_1_0_V_address0        | out |    7|  ap_memory |     edge_index_1_0_V    |     array    |
|edge_index_1_0_V_ce0             | out |    1|  ap_memory |     edge_index_1_0_V    |     array    |
|edge_index_1_0_V_we0             | out |    1|  ap_memory |     edge_index_1_0_V    |     array    |
|edge_index_1_0_V_d0              | out |   14|  ap_memory |     edge_index_1_0_V    |     array    |
|edge_index_mat_s_3_V_V_dout      |  in |   14|   ap_fifo  |  edge_index_mat_s_3_V_V |    pointer   |
|edge_index_mat_s_3_V_V_empty_n   |  in |    1|   ap_fifo  |  edge_index_mat_s_3_V_V |    pointer   |
|edge_index_mat_s_3_V_V_read      | out |    1|   ap_fifo  |  edge_index_mat_s_3_V_V |    pointer   |
|edge_index_1_1_V_address0        | out |    7|  ap_memory |     edge_index_1_1_V    |     array    |
|edge_index_1_1_V_ce0             | out |    1|  ap_memory |     edge_index_1_1_V    |     array    |
|edge_index_1_1_V_we0             | out |    1|  ap_memory |     edge_index_1_1_V    |     array    |
|edge_index_1_1_V_d0              | out |   14|  ap_memory |     edge_index_1_1_V    |     array    |
|edge_index_mat_s_4_V_V_dout      |  in |   14|   ap_fifo  |  edge_index_mat_s_4_V_V |    pointer   |
|edge_index_mat_s_4_V_V_empty_n   |  in |    1|   ap_fifo  |  edge_index_mat_s_4_V_V |    pointer   |
|edge_index_mat_s_4_V_V_read      | out |    1|   ap_fifo  |  edge_index_mat_s_4_V_V |    pointer   |
|edge_index_2_0_V_address0        | out |    7|  ap_memory |     edge_index_2_0_V    |     array    |
|edge_index_2_0_V_ce0             | out |    1|  ap_memory |     edge_index_2_0_V    |     array    |
|edge_index_2_0_V_we0             | out |    1|  ap_memory |     edge_index_2_0_V    |     array    |
|edge_index_2_0_V_d0              | out |   14|  ap_memory |     edge_index_2_0_V    |     array    |
|edge_index_mat_s_5_V_V_dout      |  in |   14|   ap_fifo  |  edge_index_mat_s_5_V_V |    pointer   |
|edge_index_mat_s_5_V_V_empty_n   |  in |    1|   ap_fifo  |  edge_index_mat_s_5_V_V |    pointer   |
|edge_index_mat_s_5_V_V_read      | out |    1|   ap_fifo  |  edge_index_mat_s_5_V_V |    pointer   |
|edge_index_2_1_V_address0        | out |    7|  ap_memory |     edge_index_2_1_V    |     array    |
|edge_index_2_1_V_ce0             | out |    1|  ap_memory |     edge_index_2_1_V    |     array    |
|edge_index_2_1_V_we0             | out |    1|  ap_memory |     edge_index_2_1_V    |     array    |
|edge_index_2_1_V_d0              | out |   14|  ap_memory |     edge_index_2_1_V    |     array    |
|edge_index_mat_s_6_V_V_dout      |  in |   14|   ap_fifo  |  edge_index_mat_s_6_V_V |    pointer   |
|edge_index_mat_s_6_V_V_empty_n   |  in |    1|   ap_fifo  |  edge_index_mat_s_6_V_V |    pointer   |
|edge_index_mat_s_6_V_V_read      | out |    1|   ap_fifo  |  edge_index_mat_s_6_V_V |    pointer   |
|edge_index_3_0_V_address0        | out |    7|  ap_memory |     edge_index_3_0_V    |     array    |
|edge_index_3_0_V_ce0             | out |    1|  ap_memory |     edge_index_3_0_V    |     array    |
|edge_index_3_0_V_we0             | out |    1|  ap_memory |     edge_index_3_0_V    |     array    |
|edge_index_3_0_V_d0              | out |   14|  ap_memory |     edge_index_3_0_V    |     array    |
|edge_index_mat_s_7_V_V_dout      |  in |   14|   ap_fifo  |  edge_index_mat_s_7_V_V |    pointer   |
|edge_index_mat_s_7_V_V_empty_n   |  in |    1|   ap_fifo  |  edge_index_mat_s_7_V_V |    pointer   |
|edge_index_mat_s_7_V_V_read      | out |    1|   ap_fifo  |  edge_index_mat_s_7_V_V |    pointer   |
|edge_index_3_1_V_address0        | out |    7|  ap_memory |     edge_index_3_1_V    |     array    |
|edge_index_3_1_V_ce0             | out |    1|  ap_memory |     edge_index_3_1_V    |     array    |
|edge_index_3_1_V_we0             | out |    1|  ap_memory |     edge_index_3_1_V    |     array    |
|edge_index_3_1_V_d0              | out |   14|  ap_memory |     edge_index_3_1_V    |     array    |
|edge_index_mat_s_8_V_V_dout      |  in |   14|   ap_fifo  |  edge_index_mat_s_8_V_V |    pointer   |
|edge_index_mat_s_8_V_V_empty_n   |  in |    1|   ap_fifo  |  edge_index_mat_s_8_V_V |    pointer   |
|edge_index_mat_s_8_V_V_read      | out |    1|   ap_fifo  |  edge_index_mat_s_8_V_V |    pointer   |
|edge_index_4_0_V_address0        | out |    7|  ap_memory |     edge_index_4_0_V    |     array    |
|edge_index_4_0_V_ce0             | out |    1|  ap_memory |     edge_index_4_0_V    |     array    |
|edge_index_4_0_V_we0             | out |    1|  ap_memory |     edge_index_4_0_V    |     array    |
|edge_index_4_0_V_d0              | out |   14|  ap_memory |     edge_index_4_0_V    |     array    |
|edge_index_mat_s_9_V_V_dout      |  in |   14|   ap_fifo  |  edge_index_mat_s_9_V_V |    pointer   |
|edge_index_mat_s_9_V_V_empty_n   |  in |    1|   ap_fifo  |  edge_index_mat_s_9_V_V |    pointer   |
|edge_index_mat_s_9_V_V_read      | out |    1|   ap_fifo  |  edge_index_mat_s_9_V_V |    pointer   |
|edge_index_4_1_V_address0        | out |    7|  ap_memory |     edge_index_4_1_V    |     array    |
|edge_index_4_1_V_ce0             | out |    1|  ap_memory |     edge_index_4_1_V    |     array    |
|edge_index_4_1_V_we0             | out |    1|  ap_memory |     edge_index_4_1_V    |     array    |
|edge_index_4_1_V_d0              | out |   14|  ap_memory |     edge_index_4_1_V    |     array    |
|edge_index_mat_s_10_V_V_dout     |  in |   14|   ap_fifo  | edge_index_mat_s_10_V_V |    pointer   |
|edge_index_mat_s_10_V_V_empty_n  |  in |    1|   ap_fifo  | edge_index_mat_s_10_V_V |    pointer   |
|edge_index_mat_s_10_V_V_read     | out |    1|   ap_fifo  | edge_index_mat_s_10_V_V |    pointer   |
|edge_index_5_0_V_address0        | out |    7|  ap_memory |     edge_index_5_0_V    |     array    |
|edge_index_5_0_V_ce0             | out |    1|  ap_memory |     edge_index_5_0_V    |     array    |
|edge_index_5_0_V_we0             | out |    1|  ap_memory |     edge_index_5_0_V    |     array    |
|edge_index_5_0_V_d0              | out |   14|  ap_memory |     edge_index_5_0_V    |     array    |
|edge_index_mat_s_11_V_V_dout     |  in |   14|   ap_fifo  | edge_index_mat_s_11_V_V |    pointer   |
|edge_index_mat_s_11_V_V_empty_n  |  in |    1|   ap_fifo  | edge_index_mat_s_11_V_V |    pointer   |
|edge_index_mat_s_11_V_V_read     | out |    1|   ap_fifo  | edge_index_mat_s_11_V_V |    pointer   |
|edge_index_5_1_V_address0        | out |    7|  ap_memory |     edge_index_5_1_V    |     array    |
|edge_index_5_1_V_ce0             | out |    1|  ap_memory |     edge_index_5_1_V    |     array    |
|edge_index_5_1_V_we0             | out |    1|  ap_memory |     edge_index_5_1_V    |     array    |
|edge_index_5_1_V_d0              | out |   14|  ap_memory |     edge_index_5_1_V    |     array    |
|edge_index_mat_s_12_V_V_dout     |  in |   14|   ap_fifo  | edge_index_mat_s_12_V_V |    pointer   |
|edge_index_mat_s_12_V_V_empty_n  |  in |    1|   ap_fifo  | edge_index_mat_s_12_V_V |    pointer   |
|edge_index_mat_s_12_V_V_read     | out |    1|   ap_fifo  | edge_index_mat_s_12_V_V |    pointer   |
|edge_index_6_0_V_address0        | out |    7|  ap_memory |     edge_index_6_0_V    |     array    |
|edge_index_6_0_V_ce0             | out |    1|  ap_memory |     edge_index_6_0_V    |     array    |
|edge_index_6_0_V_we0             | out |    1|  ap_memory |     edge_index_6_0_V    |     array    |
|edge_index_6_0_V_d0              | out |   14|  ap_memory |     edge_index_6_0_V    |     array    |
|edge_index_mat_s_13_V_V_dout     |  in |   14|   ap_fifo  | edge_index_mat_s_13_V_V |    pointer   |
|edge_index_mat_s_13_V_V_empty_n  |  in |    1|   ap_fifo  | edge_index_mat_s_13_V_V |    pointer   |
|edge_index_mat_s_13_V_V_read     | out |    1|   ap_fifo  | edge_index_mat_s_13_V_V |    pointer   |
|edge_index_6_1_V_address0        | out |    7|  ap_memory |     edge_index_6_1_V    |     array    |
|edge_index_6_1_V_ce0             | out |    1|  ap_memory |     edge_index_6_1_V    |     array    |
|edge_index_6_1_V_we0             | out |    1|  ap_memory |     edge_index_6_1_V    |     array    |
|edge_index_6_1_V_d0              | out |   14|  ap_memory |     edge_index_6_1_V    |     array    |
|edge_index_mat_s_14_V_V_dout     |  in |   14|   ap_fifo  | edge_index_mat_s_14_V_V |    pointer   |
|edge_index_mat_s_14_V_V_empty_n  |  in |    1|   ap_fifo  | edge_index_mat_s_14_V_V |    pointer   |
|edge_index_mat_s_14_V_V_read     | out |    1|   ap_fifo  | edge_index_mat_s_14_V_V |    pointer   |
|edge_index_7_0_V_address0        | out |    7|  ap_memory |     edge_index_7_0_V    |     array    |
|edge_index_7_0_V_ce0             | out |    1|  ap_memory |     edge_index_7_0_V    |     array    |
|edge_index_7_0_V_we0             | out |    1|  ap_memory |     edge_index_7_0_V    |     array    |
|edge_index_7_0_V_d0              | out |   14|  ap_memory |     edge_index_7_0_V    |     array    |
|edge_index_mat_s_15_V_V_dout     |  in |   14|   ap_fifo  | edge_index_mat_s_15_V_V |    pointer   |
|edge_index_mat_s_15_V_V_empty_n  |  in |    1|   ap_fifo  | edge_index_mat_s_15_V_V |    pointer   |
|edge_index_mat_s_15_V_V_read     | out |    1|   ap_fifo  | edge_index_mat_s_15_V_V |    pointer   |
|edge_index_7_1_V_address0        | out |    7|  ap_memory |     edge_index_7_1_V    |     array    |
|edge_index_7_1_V_ce0             | out |    1|  ap_memory |     edge_index_7_1_V    |     array    |
|edge_index_7_1_V_we0             | out |    1|  ap_memory |     edge_index_7_1_V    |     array    |
|edge_index_7_1_V_d0              | out |   14|  ap_memory |     edge_index_7_1_V    |     array    |
|edge_index_mat_s_16_V_V_dout     |  in |   14|   ap_fifo  | edge_index_mat_s_16_V_V |    pointer   |
|edge_index_mat_s_16_V_V_empty_n  |  in |    1|   ap_fifo  | edge_index_mat_s_16_V_V |    pointer   |
|edge_index_mat_s_16_V_V_read     | out |    1|   ap_fifo  | edge_index_mat_s_16_V_V |    pointer   |
|edge_index_8_0_V_address0        | out |    7|  ap_memory |     edge_index_8_0_V    |     array    |
|edge_index_8_0_V_ce0             | out |    1|  ap_memory |     edge_index_8_0_V    |     array    |
|edge_index_8_0_V_we0             | out |    1|  ap_memory |     edge_index_8_0_V    |     array    |
|edge_index_8_0_V_d0              | out |   14|  ap_memory |     edge_index_8_0_V    |     array    |
|edge_index_mat_s_17_V_V_dout     |  in |   14|   ap_fifo  | edge_index_mat_s_17_V_V |    pointer   |
|edge_index_mat_s_17_V_V_empty_n  |  in |    1|   ap_fifo  | edge_index_mat_s_17_V_V |    pointer   |
|edge_index_mat_s_17_V_V_read     | out |    1|   ap_fifo  | edge_index_mat_s_17_V_V |    pointer   |
|edge_index_8_1_V_address0        | out |    7|  ap_memory |     edge_index_8_1_V    |     array    |
|edge_index_8_1_V_ce0             | out |    1|  ap_memory |     edge_index_8_1_V    |     array    |
|edge_index_8_1_V_we0             | out |    1|  ap_memory |     edge_index_8_1_V    |     array    |
|edge_index_8_1_V_d0              | out |   14|  ap_memory |     edge_index_8_1_V    |     array    |
|edge_index_mat_s_18_V_V_dout     |  in |   14|   ap_fifo  | edge_index_mat_s_18_V_V |    pointer   |
|edge_index_mat_s_18_V_V_empty_n  |  in |    1|   ap_fifo  | edge_index_mat_s_18_V_V |    pointer   |
|edge_index_mat_s_18_V_V_read     | out |    1|   ap_fifo  | edge_index_mat_s_18_V_V |    pointer   |
|edge_index_9_0_V_address0        | out |    7|  ap_memory |     edge_index_9_0_V    |     array    |
|edge_index_9_0_V_ce0             | out |    1|  ap_memory |     edge_index_9_0_V    |     array    |
|edge_index_9_0_V_we0             | out |    1|  ap_memory |     edge_index_9_0_V    |     array    |
|edge_index_9_0_V_d0              | out |   14|  ap_memory |     edge_index_9_0_V    |     array    |
|edge_index_mat_s_19_V_V_dout     |  in |   14|   ap_fifo  | edge_index_mat_s_19_V_V |    pointer   |
|edge_index_mat_s_19_V_V_empty_n  |  in |    1|   ap_fifo  | edge_index_mat_s_19_V_V |    pointer   |
|edge_index_mat_s_19_V_V_read     | out |    1|   ap_fifo  | edge_index_mat_s_19_V_V |    pointer   |
|edge_index_9_1_V_address0        | out |    7|  ap_memory |     edge_index_9_1_V    |     array    |
|edge_index_9_1_V_ce0             | out |    1|  ap_memory |     edge_index_9_1_V    |     array    |
|edge_index_9_1_V_we0             | out |    1|  ap_memory |     edge_index_9_1_V    |     array    |
|edge_index_9_1_V_d0              | out |   14|  ap_memory |     edge_index_9_1_V    |     array    |
|edge_index_mat_s_20_V_V_dout     |  in |   14|   ap_fifo  | edge_index_mat_s_20_V_V |    pointer   |
|edge_index_mat_s_20_V_V_empty_n  |  in |    1|   ap_fifo  | edge_index_mat_s_20_V_V |    pointer   |
|edge_index_mat_s_20_V_V_read     | out |    1|   ap_fifo  | edge_index_mat_s_20_V_V |    pointer   |
|edge_index_10_0_V_address0       | out |    7|  ap_memory |    edge_index_10_0_V    |     array    |
|edge_index_10_0_V_ce0            | out |    1|  ap_memory |    edge_index_10_0_V    |     array    |
|edge_index_10_0_V_we0            | out |    1|  ap_memory |    edge_index_10_0_V    |     array    |
|edge_index_10_0_V_d0             | out |   14|  ap_memory |    edge_index_10_0_V    |     array    |
|edge_index_mat_s_21_V_V_dout     |  in |   14|   ap_fifo  | edge_index_mat_s_21_V_V |    pointer   |
|edge_index_mat_s_21_V_V_empty_n  |  in |    1|   ap_fifo  | edge_index_mat_s_21_V_V |    pointer   |
|edge_index_mat_s_21_V_V_read     | out |    1|   ap_fifo  | edge_index_mat_s_21_V_V |    pointer   |
|edge_index_10_1_V_address0       | out |    7|  ap_memory |    edge_index_10_1_V    |     array    |
|edge_index_10_1_V_ce0            | out |    1|  ap_memory |    edge_index_10_1_V    |     array    |
|edge_index_10_1_V_we0            | out |    1|  ap_memory |    edge_index_10_1_V    |     array    |
|edge_index_10_1_V_d0             | out |   14|  ap_memory |    edge_index_10_1_V    |     array    |
|edge_index_mat_s_22_V_V_dout     |  in |   14|   ap_fifo  | edge_index_mat_s_22_V_V |    pointer   |
|edge_index_mat_s_22_V_V_empty_n  |  in |    1|   ap_fifo  | edge_index_mat_s_22_V_V |    pointer   |
|edge_index_mat_s_22_V_V_read     | out |    1|   ap_fifo  | edge_index_mat_s_22_V_V |    pointer   |
|edge_index_11_0_V_address0       | out |    7|  ap_memory |    edge_index_11_0_V    |     array    |
|edge_index_11_0_V_ce0            | out |    1|  ap_memory |    edge_index_11_0_V    |     array    |
|edge_index_11_0_V_we0            | out |    1|  ap_memory |    edge_index_11_0_V    |     array    |
|edge_index_11_0_V_d0             | out |   14|  ap_memory |    edge_index_11_0_V    |     array    |
|edge_index_mat_s_23_V_V_dout     |  in |   14|   ap_fifo  | edge_index_mat_s_23_V_V |    pointer   |
|edge_index_mat_s_23_V_V_empty_n  |  in |    1|   ap_fifo  | edge_index_mat_s_23_V_V |    pointer   |
|edge_index_mat_s_23_V_V_read     | out |    1|   ap_fifo  | edge_index_mat_s_23_V_V |    pointer   |
|edge_index_11_1_V_address0       | out |    7|  ap_memory |    edge_index_11_1_V    |     array    |
|edge_index_11_1_V_ce0            | out |    1|  ap_memory |    edge_index_11_1_V    |     array    |
|edge_index_11_1_V_we0            | out |    1|  ap_memory |    edge_index_11_1_V    |     array    |
|edge_index_11_1_V_d0             | out |   14|  ap_memory |    edge_index_11_1_V    |     array    |
|edge_index_mat_s_24_V_V_dout     |  in |   14|   ap_fifo  | edge_index_mat_s_24_V_V |    pointer   |
|edge_index_mat_s_24_V_V_empty_n  |  in |    1|   ap_fifo  | edge_index_mat_s_24_V_V |    pointer   |
|edge_index_mat_s_24_V_V_read     | out |    1|   ap_fifo  | edge_index_mat_s_24_V_V |    pointer   |
|edge_index_12_0_V_address0       | out |    7|  ap_memory |    edge_index_12_0_V    |     array    |
|edge_index_12_0_V_ce0            | out |    1|  ap_memory |    edge_index_12_0_V    |     array    |
|edge_index_12_0_V_we0            | out |    1|  ap_memory |    edge_index_12_0_V    |     array    |
|edge_index_12_0_V_d0             | out |   14|  ap_memory |    edge_index_12_0_V    |     array    |
|edge_index_mat_s_25_V_V_dout     |  in |   14|   ap_fifo  | edge_index_mat_s_25_V_V |    pointer   |
|edge_index_mat_s_25_V_V_empty_n  |  in |    1|   ap_fifo  | edge_index_mat_s_25_V_V |    pointer   |
|edge_index_mat_s_25_V_V_read     | out |    1|   ap_fifo  | edge_index_mat_s_25_V_V |    pointer   |
|edge_index_12_1_V_address0       | out |    7|  ap_memory |    edge_index_12_1_V    |     array    |
|edge_index_12_1_V_ce0            | out |    1|  ap_memory |    edge_index_12_1_V    |     array    |
|edge_index_12_1_V_we0            | out |    1|  ap_memory |    edge_index_12_1_V    |     array    |
|edge_index_12_1_V_d0             | out |   14|  ap_memory |    edge_index_12_1_V    |     array    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+

