# rtl_to_gds

# Project Name

**Brief description:** A short paragraph explaining what the project does.

---

## Table of Contents

1. [Introduction](#introduction)

---

## Introduction

Mod-N conditional counter is implementated using verilog. Mod-6 is taken as example to conduct functional verification of the design.

[up_down_counter.v](up_down_counter.v)

---
