# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Module1_Task2.srcs/sim_1/new/gen_nand_test.vhd" \

# Do not sort compile order
nosort
