INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Justin/Documents/4th School Year/Fall 2016 Semester/EE178/Vivado Projects/EE178_Lab_5_Part2/EE178_Lab_5_Part2.srcs/sources_1/new/oetsort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort
INFO: [VRFC 10-311] analyzing module pass_thru
INFO: [VRFC 10-311] analyzing module cmp_and_swp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Justin/Documents/4th School Year/Fall 2016 Semester/EE178/Vivado Projects/EE178_Lab_5_Part2/EE178_Lab_5_Part2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Justin/Documents/4th School Year/Fall 2016 Semester/EE178/Vivado Projects/EE178_Lab_5_Part2/EE178_Lab_5_Part2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
