
5. Printing statistics.

=== scl_h_fltr ===

   Number of wires:                 52
   Number of wire bits:            480
   Number of public wires:          42
   Number of public wire bits:     364
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           10
     $dff                           12
     $dffe                          13
     sh_reg_1                       10

=== sh_reg_1 ===

   Number of wires:                  4
   Number of wire bits:             18
   Number of public wires:           4
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dffe                           1

=== design hierarchy ===

   scl_h_fltr                        1
     sh_reg_1                       10

   Number of wires:                 92
   Number of wire bits:            660
   Number of public wires:          82
   Number of public wire bits:     544
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           10
     $dff                           12
     $dffe                          23

