<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln71_fu_527_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71" VARIABLE="icmp_ln71" MODULE="conv4_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_533_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71" VARIABLE="add_ln71" MODULE="conv4_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_1_fu_586_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71" VARIABLE="add_ln71_1" MODULE="conv4_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_2_fu_543_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71" VARIABLE="add_ln71_2" MODULE="conv4_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln71_1_fu_549_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71" VARIABLE="icmp_ln71_1" MODULE="conv4_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_fu_555_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:71" VARIABLE="select_ln71" MODULE="conv4_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln81_fu_257_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:81" VARIABLE="icmp_ln81" MODULE="conv4_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_263_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:81" VARIABLE="add_ln81" MODULE="conv4_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_1_fu_312_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:81" VARIABLE="add_ln81_1" MODULE="conv4_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_2_fu_273_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:81" VARIABLE="add_ln81_2" MODULE="conv4_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln81_1_fu_279_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:81" VARIABLE="icmp_ln81_1" MODULE="conv4_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln81_fu_285_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:81" VARIABLE="select_ln81" MODULE="conv4_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln87_fu_4768_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:87" VARIABLE="icmp_ln87" MODULE="conv4_Pipeline_VITIS_LOOP_87_1" LOOP="VITIS_LOOP_87_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_4774_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:87" VARIABLE="add_ln87" MODULE="conv4_Pipeline_VITIS_LOOP_87_1" LOOP="VITIS_LOOP_87_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_fu_11127_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:93" VARIABLE="icmp_ln93" MODULE="conv4_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_11133_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:93" VARIABLE="add_ln93" MODULE="conv4_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_8_fu_11168_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98" VARIABLE="add_ln98_8" MODULE="conv4_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_11205_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98" VARIABLE="add_ln98" MODULE="conv4_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_1_fu_11236_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98" VARIABLE="add_ln98_1" MODULE="conv4_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_2_fu_11267_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98" VARIABLE="add_ln98_2" MODULE="conv4_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_3_fu_11285_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98" VARIABLE="add_ln98_3" MODULE="conv4_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_4_fu_11302_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98" VARIABLE="add_ln98_4" MODULE="conv4_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_5_fu_11332_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98" VARIABLE="add_ln98_5" MODULE="conv4_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_6_fu_11349_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98" VARIABLE="add_ln98_6" MODULE="conv4_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_7_fu_11362_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:98" VARIABLE="add_ln98_7" MODULE="conv4_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln136_fu_1591_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" VARIABLE="icmp_ln136" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_1597_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" VARIABLE="add_ln136" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1823" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" VARIABLE="tmp" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_fu_2412_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_1_fu_2418_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_1" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_fu_2424_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="or_ln143" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_fu_2430_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="and_ln143" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1824" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" VARIABLE="tmp_1" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_2_fu_2462_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_2" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_3_fu_2468_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_3" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_1_fu_2474_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="or_ln143_1" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_1_fu_2480_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="and_ln143_1" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1825" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" VARIABLE="tmp_2" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_4_fu_2512_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_4" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_5_fu_2518_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_5" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_2_fu_2524_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="or_ln143_2" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_2_fu_2530_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="and_ln143_2" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1826" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" VARIABLE="tmp_3" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_6_fu_2562_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_6" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_7_fu_2568_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_7" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_3_fu_2574_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="or_ln143_3" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_3_fu_2580_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="and_ln143_3" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1827" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" VARIABLE="tmp_4" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_8_fu_2612_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_8" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_9_fu_2618_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_9" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_4_fu_2624_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="or_ln143_4" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_4_fu_2630_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="and_ln143_4" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1828" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" VARIABLE="tmp_5" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_10_fu_2662_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_10" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_11_fu_2668_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_11" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_5_fu_2674_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="or_ln143_5" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_5_fu_2680_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="and_ln143_5" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1829" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" VARIABLE="tmp_6" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_12_fu_2712_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_12" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_13_fu_2718_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_13" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_6_fu_2724_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="or_ln143_6" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_6_fu_2730_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="and_ln143_6" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1830" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" VARIABLE="tmp_7" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_14_fu_2762_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_14" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_15_fu_2768_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_15" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_7_fu_2774_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="or_ln143_7" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_7_fu_2780_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="and_ln143_7" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1831" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" VARIABLE="tmp_8" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_16_fu_2812_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_16" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_17_fu_2818_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_17" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_8_fu_2824_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="or_ln143_8" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_8_fu_2830_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="and_ln143_8" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1832" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" VARIABLE="tmp_9" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_18_fu_2862_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_18" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_19_fu_2868_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_19" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_9_fu_2874_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="or_ln143_9" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_9_fu_2880_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="and_ln143_9" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1833" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" VARIABLE="tmp_s" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_20_fu_2912_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_20" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_21_fu_2918_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_21" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_10_fu_2924_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="or_ln143_10" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_10_fu_2930_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="and_ln143_10" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1834" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" VARIABLE="tmp_10" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_22_fu_2962_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_22" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_23_fu_2968_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_23" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_11_fu_2974_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="or_ln143_11" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_11_fu_2980_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="and_ln143_11" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1835" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:140" VARIABLE="tmp_11" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln143_24_fu_3011_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_24" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_25_fu_3017_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="icmp_ln143_25" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln143_12_fu_3023_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="or_ln143_12" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_12_fu_3029_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:143" VARIABLE="and_ln143_12" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_fu_2436_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" VARIABLE="select_ln136" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_1_fu_2486_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" VARIABLE="select_ln136_1" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_2_fu_2536_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" VARIABLE="select_ln136_2" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_3_fu_2586_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" VARIABLE="select_ln136_3" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_4_fu_2636_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" VARIABLE="select_ln136_4" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_5_fu_2686_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" VARIABLE="select_ln136_5" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_6_fu_2736_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" VARIABLE="select_ln136_6" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_7_fu_2786_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" VARIABLE="select_ln136_7" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_8_fu_2836_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" VARIABLE="select_ln136_8" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_9_fu_2886_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" VARIABLE="select_ln136_9" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_10_fu_2936_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" VARIABLE="select_ln136_10" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_11_fu_2986_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" VARIABLE="select_ln136_11" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_12_fu_3035_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:136" VARIABLE="select_ln136_12" MODULE="conv4_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln157_fu_527_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157" VARIABLE="icmp_ln157" MODULE="conv4_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_fu_533_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157" VARIABLE="add_ln157" MODULE="conv4_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_1_fu_586_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157" VARIABLE="add_ln157_1" MODULE="conv4_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_2_fu_543_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157" VARIABLE="add_ln157_2" MODULE="conv4_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln157_1_fu_549_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157" VARIABLE="icmp_ln157_1" MODULE="conv4_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln157_fu_555_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157" VARIABLE="select_ln157" MODULE="conv4_Pipeline_L2_1" LOOP="L2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_257_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168" VARIABLE="icmp_ln168" MODULE="conv4_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_fu_263_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168" VARIABLE="add_ln168" MODULE="conv4_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_1_fu_312_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168" VARIABLE="add_ln168_1" MODULE="conv4_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_2_fu_273_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168" VARIABLE="add_ln168_2" MODULE="conv4_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_1_fu_279_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168" VARIABLE="icmp_ln168_1" MODULE="conv4_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln168_fu_285_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168" VARIABLE="select_ln168" MODULE="conv4_Pipeline_F2_1" LOOP="F2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln174_fu_4768_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:174" VARIABLE="icmp_ln174" MODULE="conv4_Pipeline_VITIS_LOOP_174_7" LOOP="VITIS_LOOP_174_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_fu_4774_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:174" VARIABLE="add_ln174" MODULE="conv4_Pipeline_VITIS_LOOP_174_7" LOOP="VITIS_LOOP_174_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln178_fu_11127_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:178" VARIABLE="icmp_ln178" MODULE="conv4_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln178_fu_11133_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:178" VARIABLE="add_ln178" MODULE="conv4_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_8_fu_11168_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182" VARIABLE="add_ln182_8" MODULE="conv4_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_fu_11205_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182" VARIABLE="add_ln182" MODULE="conv4_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_1_fu_11236_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182" VARIABLE="add_ln182_1" MODULE="conv4_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_2_fu_11267_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182" VARIABLE="add_ln182_2" MODULE="conv4_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_3_fu_11285_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182" VARIABLE="add_ln182_3" MODULE="conv4_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_4_fu_11302_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182" VARIABLE="add_ln182_4" MODULE="conv4_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_5_fu_11332_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182" VARIABLE="add_ln182_5" MODULE="conv4_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_6_fu_11349_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182" VARIABLE="add_ln182_6" MODULE="conv4_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_7_fu_11362_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:182" VARIABLE="add_ln182_7" MODULE="conv4_Pipeline_C2_1" LOOP="C2_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln229_fu_1591_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" VARIABLE="icmp_ln229" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_fu_1597_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" VARIABLE="add_ln229" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3830" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" VARIABLE="tmp_s" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_fu_2412_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_1_fu_2418_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_1" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_fu_2424_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="or_ln234" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_fu_2430_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="and_ln234" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3831" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" VARIABLE="tmp_3" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_2_fu_2462_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_2" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_3_fu_2468_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_3" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_1_fu_2474_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="or_ln234_1" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_1_fu_2480_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="and_ln234_1" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3832" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" VARIABLE="tmp_6" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_4_fu_2512_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_4" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_5_fu_2518_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_5" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_2_fu_2524_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="or_ln234_2" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_2_fu_2530_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="and_ln234_2" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3833" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" VARIABLE="tmp_9" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_6_fu_2562_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_6" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_7_fu_2568_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_7" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_3_fu_2574_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="or_ln234_3" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_3_fu_2580_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="and_ln234_3" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3834" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" VARIABLE="tmp_12" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_8_fu_2612_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_8" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_9_fu_2618_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_9" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_4_fu_2624_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="or_ln234_4" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_4_fu_2630_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="and_ln234_4" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3835" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" VARIABLE="tmp_15" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_10_fu_2662_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_10" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_11_fu_2668_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_11" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_5_fu_2674_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="or_ln234_5" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_5_fu_2680_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="and_ln234_5" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3836" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" VARIABLE="tmp_18" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_12_fu_2712_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_12" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_13_fu_2718_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_13" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_6_fu_2724_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="or_ln234_6" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_6_fu_2730_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="and_ln234_6" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3837" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" VARIABLE="tmp_19" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_14_fu_2762_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_14" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_15_fu_2768_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_15" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_7_fu_2774_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="or_ln234_7" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_7_fu_2780_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="and_ln234_7" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3838" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" VARIABLE="tmp_20" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_16_fu_2812_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_16" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_17_fu_2818_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_17" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_8_fu_2824_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="or_ln234_8" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_8_fu_2830_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="and_ln234_8" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3839" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" VARIABLE="tmp_21" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_18_fu_2862_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_18" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_19_fu_2868_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_19" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_9_fu_2874_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="or_ln234_9" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_9_fu_2880_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="and_ln234_9" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3840" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" VARIABLE="tmp_22" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_20_fu_2912_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_20" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_21_fu_2918_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_21" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_10_fu_2924_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="or_ln234_10" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_10_fu_2930_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="and_ln234_10" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3841" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" VARIABLE="tmp_23" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_22_fu_2962_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_22" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_23_fu_2968_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_23" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_11_fu_2974_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="or_ln234_11" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_11_fu_2980_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="and_ln234_11" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3842" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:232" VARIABLE="tmp_24" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln234_24_fu_3011_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_24" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_25_fu_3017_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="icmp_ln234_25" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln234_12_fu_3023_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="or_ln234_12" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln234_12_fu_3029_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:234" VARIABLE="and_ln234_12" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln229_fu_2436_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" VARIABLE="select_ln229" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln229_1_fu_2486_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" VARIABLE="select_ln229_1" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln229_2_fu_2536_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" VARIABLE="select_ln229_2" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln229_3_fu_2586_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" VARIABLE="select_ln229_3" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln229_4_fu_2636_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" VARIABLE="select_ln229_4" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln229_5_fu_2686_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" VARIABLE="select_ln229_5" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln229_6_fu_2736_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" VARIABLE="select_ln229_6" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln229_7_fu_2786_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" VARIABLE="select_ln229_7" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln229_8_fu_2836_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" VARIABLE="select_ln229_8" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln229_9_fu_2886_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" VARIABLE="select_ln229_9" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln229_10_fu_2936_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" VARIABLE="select_ln229_10" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln229_11_fu_2986_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" VARIABLE="select_ln229_11" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln229_12_fu_3035_p3" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:229" VARIABLE="select_ln229_12" MODULE="conv4_Pipeline_M2" LOOP="M2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_1_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_1" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_2_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_2" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_3_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_3" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_4_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_4" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_5_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_5" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_6_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_6" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_7_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_7" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_8_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_8" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_9_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_9" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_10_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_10" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_11_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_11" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_12_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_12" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_13_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_13" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_14_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_14" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_15_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_15" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_16_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_16" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_17_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_17" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_18_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_18" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_19_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_19" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_20_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_20" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_21_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_21" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_22_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_22" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_23_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_23" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_24_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50" VARIABLE="inp_image_local_24" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 1728 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54" VARIABLE="filter_local" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 192 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_1_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54" VARIABLE="filter_local_1" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 192 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_2_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54" VARIABLE="filter_local_2" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 192 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_3_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54" VARIABLE="filter_local_3" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 192 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_4_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54" VARIABLE="filter_local_4" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 192 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_5_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54" VARIABLE="filter_local_5" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 192 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_6_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54" VARIABLE="filter_local_6" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 192 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_7_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54" VARIABLE="filter_local_7" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 192 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_8_U" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54" VARIABLE="filter_local_8" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 192 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_1_fu_6885_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:78" VARIABLE="add_ln78_1" MODULE="conv4" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln78_fu_6891_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:78" VARIABLE="icmp_ln78" MODULE="conv4" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_6897_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:78" VARIABLE="add_ln78" MODULE="conv4" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_203_fu_6907_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:78" VARIABLE="empty_203" MODULE="conv4" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_205_fu_7838_p2" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:78" VARIABLE="empty_205" MODULE="conv4" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op adapter" ID="" IMPL="m_axi" LATENCY="0" OPTYPE="adapter" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4433" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157" VARIABLE="empty_207" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4500" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157" VARIABLE="add_ln157" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op adapter" ID="" IMPL="m_axi" LATENCY="0" OPTYPE="adapter" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U4756" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:157" VARIABLE="empty_208" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U4758" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165" VARIABLE="add_ln165" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op adapter" ID="" IMPL="m_axi" LATENCY="0" OPTYPE="adapter" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U4762" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165" VARIABLE="empty_209" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4274" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165" VARIABLE="add_ln165_2" MODULE="conv4" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4341" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165" VARIABLE="icmp_ln165" MODULE="conv4" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4546" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165" VARIABLE="tmp1" MODULE="conv4" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U4917" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165" VARIABLE="empty_210" MODULE="conv4" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op adapter" ID="" IMPL="m_axi" LATENCY="0" OPTYPE="adapter" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U4921" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:168" VARIABLE="empty_211" MODULE="conv4" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U4679" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165" VARIABLE="empty_212" MODULE="conv4" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op adapter" ID="" IMPL="m_axi" LATENCY="0" OPTYPE="adapter" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4200" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165" VARIABLE="gmem0_load_1_req" MODULE="conv4" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op adapter" ID="" IMPL="m_axi" LATENCY="0" OPTYPE="adapter" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4227" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165" VARIABLE="gmem0_addr_7_read" MODULE="conv4" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4396" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:165" VARIABLE="add_ln165_1" MODULE="conv4" LOOP="L7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op adapter" ID="" IMPL="m_axi" LATENCY="0" OPTYPE="adapter" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4574" SOURCE="AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:247" VARIABLE="empty_214" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="conv4" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="s_axilite" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" VARIABLE="" MODULE="conv4" LOOP="" BUNDLEDNAME="gmem0" DSP="0" BRAM="4" URAM="0" USAGE="interface" STORAGESUBTYPE="m_axi" STORAGESIZE=""/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="gmem0" MODULE="conv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
</BindInfo>
