#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Feb 14 07:32:36 2023
# Process ID: 12048
# Current directory: Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/loop_imperfect/xsim_script.tcl}
# Log file: Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/xsim.log
# Journal file: Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog\xsim.jou
# Running On: win11212, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 8, Host memory: 68431 MB
#-----------------------------------------------------------
source xsim.dir/loop_imperfect/xsim_script.tcl
# xsim {loop_imperfect} -view {{loop_imperfect_dataflow_ana.wcfg}} -tclbatch {loop_imperfect.tcl} -protoinst {loop_imperfect.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file loop_imperfect.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_loop_imperfect_top/AESL_inst_loop_imperfect//AESL_inst_loop_imperfect_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/grp_loop_imperfect_Pipeline_LOOP_I_fu_282/grp_loop_imperfect_Pipeline_LOOP_I_fu_282_activity
Time resolution is 1 ps
open_wave_config loop_imperfect_dataflow_ana.wcfg
source loop_imperfect.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $coutputgroup]
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/B_d0 -into $return_group -radix hex
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/B_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/B_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/B_address0 -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/A_q1 -into $return_group -radix hex
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/A_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/A_address1 -into $return_group -radix hex
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/A_q0 -into $return_group -radix hex
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/A_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/A_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/ap_start -into $blocksiggroup
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/ap_done -into $blocksiggroup
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/ap_idle -into $blocksiggroup
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_loop_imperfect_top/AESL_inst_loop_imperfect/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_loop_imperfect_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_loop_imperfect_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_loop_imperfect_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_loop_imperfect_top/LENGTH_A -into $tb_portdepth_group -radix hex
## add_wave /apatb_loop_imperfect_top/LENGTH_B -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcoutputgroup]
## add_wave /apatb_loop_imperfect_top/B_d0 -into $tb_return_group -radix hex
## add_wave /apatb_loop_imperfect_top/B_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_loop_imperfect_top/B_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_loop_imperfect_top/B_address0 -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_loop_imperfect_top/A_q1 -into $tb_return_group -radix hex
## add_wave /apatb_loop_imperfect_top/A_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_loop_imperfect_top/A_address1 -into $tb_return_group -radix hex
## add_wave /apatb_loop_imperfect_top/A_q0 -into $tb_return_group -radix hex
## add_wave /apatb_loop_imperfect_top/A_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_loop_imperfect_top/A_address0 -into $tb_return_group -radix hex
## save_wave_config loop_imperfect.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "110000"
// RTL Simulation : 1 / 1 [100.00%] @ "278000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 302 ns : File "Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/loop_imperfect.autotb.v" Line 274
## quit
INFO: [Common 17-206] Exiting xsim at Tue Feb 14 07:32:44 2023...
