{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1675532171155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1675532171156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 04 18:36:11 2023 " "Processing started: Sat Feb 04 18:36:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1675532171156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1675532171156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1675532171156 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1675532171873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips-top_arch " "Found design unit 1: mips-top_arch" {  } { { "mips.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/mips.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1675532172390 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/mips.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1675532172390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1675532172390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi-Behavioral " "Found design unit 1: spi-Behavioral" {  } { { "spi.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/spi.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1675532172393 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "spi.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/spi.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1675532172393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1675532172393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir-rtl " "Found design unit 1: fir-rtl" {  } { { "fir.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/fir.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1675532172395 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "fir.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/fir.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1675532172395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1675532172395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coeffs_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file coeffs_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coeffs_package " "Found design unit 1: coeffs_package" {  } { { "coeffs_package.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/coeffs_package.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1675532172396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1675532172396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blink_heartbeat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blink_heartbeat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blink_heartbeat-Behavioral " "Found design unit 1: blink_heartbeat-Behavioral" {  } { { "blink_heartbeat.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/blink_heartbeat.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1675532172402 ""} { "Info" "ISGN_ENTITY_NAME" "1 blink_heartbeat " "Found entity 1: blink_heartbeat" {  } { { "blink_heartbeat.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/blink_heartbeat.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1675532172402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1675532172402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mul16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult_sgn_break_16x16-rtl " "Found design unit 1: mult_sgn_break_16x16-rtl" {  } { { "mul16.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/mul16.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1675532172403 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult_sgn_break_16x16 " "Found entity 1: mult_sgn_break_16x16" {  } { { "mul16.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/mul16.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1675532172403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1675532172403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basic_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic_spi-Behavioral " "Found design unit 1: basic_spi-Behavioral" {  } { { "basic_spi.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_spi.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1675532172405 ""} { "Info" "ISGN_ENTITY_NAME" "1 basic_spi " "Found entity 1: basic_spi" {  } { { "basic_spi.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/basic_spi.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1675532172405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1675532172405 ""}
{ "Error" "EVRFX_VHDL_ERROR_INDEXED_NAME_TYPE_MISMATCH" "std_logic_vector mips.vhd(58) " "VHDL Type Mismatch error at mips.vhd(58): indexed name returns a value whose type does not match \"std_logic_vector\", the type of the target expression" {  } { { "mips.vhd" "" { Text "C:/Progetti/FPGA_Multiplier/Quartus/mips.vhd" 58 0 0 } }  } 0 10381 "VHDL Type Mismatch error at %2!s!: indexed name returns a value whose type does not match \"%1!s!\", the type of the target expression" 0 0 "" 0 -1 1675532172406 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "362 " "Peak virtual memory: 362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1675532172513 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 04 18:36:12 2023 " "Processing ended: Sat Feb 04 18:36:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1675532172513 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1675532172513 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1675532172513 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1675532172513 ""}
