Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Feb 28 11:57:17 2019
| Host         : DESKTOP-DQMU8ME running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/img_conv_5x5_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : xa7z030-fbv484
| Speed File   : -1I  PRODUCTION 1.09 2014-09-25
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.560        0.000                      0                  290        0.145        0.000                      0                  290        4.650        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.560        0.000                      0                  290        0.145        0.000                      0                  290        4.650        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sum00_fu_454_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp7_reg_712_reg/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 3.398ns (86.509%)  route 0.530ns (13.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/sum00_fu_454_p2/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.398     4.070 r  bd_0_i/hls_inst/inst/sum00_fu_454_p2/P[0]
                         net (fo=1, unplaced)         0.530     4.600    bd_0_i/hls_inst/inst/sum00_fu_454_p2_n_107
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp7_reg_712_reg/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.638    10.638    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp7_reg_712_reg/CLK
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
                         DSP48E1 (Setup_dsp48e1_CLK_C[0])
                                                     -1.443     9.160    bd_0_i/hls_inst/inst/tmp7_reg_712_reg
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -4.600    
  -------------------------------------------------------------------
                         slack                                  4.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sum_reg_198_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sum_reg_198_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.166ns (70.853%)  route 0.068ns (29.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/sum_reg_198_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.387 r  bd_0_i/hls_inst/inst/sum_reg_198_reg[0]/Q
                         net (fo=3, unplaced)         0.068     0.456    bd_0_i/hls_inst/inst/sum_reg_198[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.062     0.518 r  bd_0_i/hls_inst/inst/sum_reg_198_reg[3]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     0.518    bd_0_i/hls_inst/inst/sum_2_fu_520_p2[1]
                         FDRE                                         r  bd_0_i/hls_inst/inst/sum_reg_198_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=85, unset)           0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/sum_reg_198_reg[1]/C
                         clock pessimism              0.000     0.298    
                         FDRE (Hold_fdre_C_D)         0.074     0.372    bd_0_i/hls_inst/inst/sum_reg_198_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.292         10.000      6.708                bd_0_i/hls_inst/inst/tmp8_reg_717_reg/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.350         5.000       4.650                bd_0_i/hls_inst/inst/IN5_0_rec_reg_186_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650                bd_0_i/hls_inst/inst/IN5_0_rec_reg_186_reg[0]/C



