
#include <nds.h>

// for M3 extention pack.

//0x400000: SST read only
//0x400004: SST read/write

//0x400002: PSRAM read only
//0x400006: PSRAM read/write

//0x400003: CF read only
//0x400007: CF read/write
static u16 M3_SetChipReg(u32 Data)
{
	vu16 i,j;

	i = *(volatile u16*)(0x700001*2+0x8000000);
	
	i = *(volatile u16*)(0x000007*2+0x8000000);
	i = *(volatile u16*)(0x400ffe*2+0x8000000);
	i = *(volatile u16*)(0x000825*2+0x8000000);
	
	i = *(volatile u16*)(0x400309*2+0x8000000);
	i = *(volatile u16*)(0x000000*2+0x8000000);
	i = *(volatile u16*)(0x400db3*2+0x8000000);
	
	i = *(volatile u16*)((Data*2)+0x8000000);
		
	j = *(volatile u16*)(0x000407*2+0x8000000);
	i = *(volatile u16*)(0x000000*2+0x8000000);	

	return j;
}

static bool SelectOpration(u16 Data)
{
	vu16 i,j;
	i = *(volatile u16*)(0x000000*2+0x9000000);
	
	i = *(volatile u16*)(0xFFFFF0*2+0x8000000);
	
	i = *(volatile u16*)(0xFFFFF6*2+0x8000000);
	i = *(volatile u16*)(0xFFFFF6*2+0x8000000);
	i = *(volatile u16*)(0xFFFFF6*2+0x8000000);
	
	i = *(volatile u16*)(0xFFFFFE*2+0x8000000);
	i = *(volatile u16*)(0xFFFFFE*2+0x8000000);
	i = *(volatile u16*)(0xFFFFFE*2+0x8000000);
	
	i = *(volatile u16*)(0xFFFFA5*2+0x8000000);
	i = *(volatile u16*)(0xFFFFA5*2+0x8000000);
	i = *(volatile u16*)(0xFFFFA5*2+0x8000000);

	i = *(volatile u16*)((0x900000+Data)*2+0x8000000);
	
	i = *(volatile u16*)(0xFFFFF8*2+0x8000000);
	j = *(volatile u16*)(0xFFFFF4*2+0x8000000);
	return true;
}
static u16 G6_SetChipReg(u16 Data) 
{
	return SelectOpration(Data);
}



static u16 GetExtWData(u32 Address)
{
	return *(volatile u16*)Address;
}
//==================================================
static void ResetCPLD(void)
{
	vu16 i;
  
  	i=GetExtWData(0x000009*2+0x8000000);
   	i=GetExtWData(0x400a3c*2+0x8000000);
  	i=GetExtWData(0x000f58*2+0x8000000);
  	i=GetExtWData(0x400321*2+0x8000000);    
  	i=GetExtWData(0x000000*2+0x8000000);
  	i=GetExtWData(0x4000f8*2+0x8000000);
  	i=GetExtWData(0x400001*2+0x8000000);      
}


static void InitCPLD(void)
{
	vu16 i;

  	i=GetExtWData(0xFFFFF0*2+0x8000000);
  
  	i=GetExtWData(0xFFFFF6*2+0x8000000);
  	i=GetExtWData(0xFFFFF6*2+0x8000000);
  	i=GetExtWData(0xFFFFF6*2+0x8000000);    

  	i=GetExtWData(0xFFFFFE*2+0x8000000);
  	i=GetExtWData(0xFFFFFE*2+0x8000000);
  	i=GetExtWData(0xFFFFFE*2+0x8000000);    
  
  	i=GetExtWData(0xFFFFA5*2+0x8000000);
  	i=GetExtWData(0xFFFFA5*2+0x8000000);
  	i=GetExtWData(0xFFFFA5*2+0x8000000);    
  	
}

static bool SelectRAM(void)
{
  	u16 i;

  	InitCPLD();
  	i=GetExtWData(0x900006*2+0x8000000);  
  	i=GetExtWData(0xFFFFF8*2+0x8000000)&0x07;
  	
  	if(i==0x06)
  		return TRUE;
	else
  		return FALSE;
  		
  		
  		
}
//-------
static bool DisableRAM(void)
{
  	vu16 i,j;
  	
  	
  	InitCPLD();
 	i=GetExtWData(0x900002*2+0x8000000);  
  	i=GetExtWData(0xFFFFF8*2+0x8000000)&0x07;  
  	j=GetExtWData(0xFFFFF4*2+0x8000000)&0x07;    	
  	return true;
}



/*********************SDRAM FUNCTION******************/
static void sdram_setcmd(u32 command)
{

	vu32 i;	
	
	i = *(volatile u8*)(0x0000+0xa000000);
	//-----------------------------------------
	i = *(volatile u8*)(0x9999+0xa000000);
	i = *(volatile u8*)(0x9999+0xa000000);
	i = *(volatile u8*)(0x6666+0xa000000);
	i = *(volatile u8*)(0x6666+0xa000000);
	//-----------------------------------------
	i = *(volatile u8*)(command+0xa000000);	
	//-----------------------------------------

}


static void sdram_NOP(void)
{
	vu32 i;	

	sdram_setcmd(0x1);
	i = *(volatile u16*)(0x000000*2+0x8000000);
		
}

static void sdram_PRECHARGE(void)
{
	vu32 i;	

	sdram_setcmd(0x6);
	i = *(volatile u16*)(0x000400*2+0x8000000);
		
}

static void sdram_LOAD_MR(void)
{
	vu32 i;	

	sdram_setcmd(0x8);
	i = *(volatile u16*)(0x800020*2+0x8000000);
	
	sdram_setcmd(0x8);
	i = *(volatile u16*)(0x000030*2+0x8000000);
		
}

static void sdram_REFRESH(void)
{
	vu32 i;	

	sdram_setcmd(0x7);
	i = *(volatile u16*)(0x000000*2+0x8000000);
		
}



static void sdram_init(void)
{
	
	vu32 i, tmpdata=0;	

	for(i=0;i<0xf;i++)			//delay 
    {tmpdata = tmpdata>>8;}
         
	sdram_NOP();
	sdram_PRECHARGE();
	sdram_LOAD_MR();
	sdram_PRECHARGE();
	sdram_REFRESH();
	sdram_setcmd(0x3);			
	
}


static void sdram_PowerDown(void)
{
	vu32	i;
	
	sdram_setcmd(0x5);
	i = *(volatile u16*)(0x000000*2+0x8000000);
}

static void sdram_Wakeup(void)
{
	vu32	i;
	sdram_setcmd(0xa);
	i = *(volatile u16*)(0x000000*2+0x8000000);
	sdram_setcmd(0x3);
}

u32 extmem_M3ExtPack_Start(void)
{  
  M3_SetChipReg(0x400006);	// enable write 0x8000000 
	G6_SetChipReg(0x6);

  sdram_init();
  sdram_PowerDown();
  sdram_Wakeup();
  
  return(0x08000000);
}

/*
void M3ExtPack_InitReadOnly(void)
{
	DisableRAM();
}
*/

