{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555132359796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555132359808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 23:12:38 2019 " "Processing started: Fri Apr 12 23:12:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555132359808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1555132359808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Grupal1 -c Grupal1 " "Command: quartus_sta Grupal1 -c Grupal1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1555132359808 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1555132360317 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1555132363033 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1555132363033 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555132363133 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555132363133 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Grupal1.sdc " "Synopsys Design Constraints File file not found: 'Grupal1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1555132364780 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1555132364782 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1555132364795 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name system:VGA\|clk25 system:VGA\|clk25 " "create_clock -period 1.000 -name system:VGA\|clk25 system:VGA\|clk25" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1555132364795 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555132364795 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1555132364854 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555132364880 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1555132364885 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1555132364963 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1555132366217 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1555132366217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.765 " "Worst-case setup slack is -11.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132366343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132366343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.765          -22107.917 clk  " "  -11.765          -22107.917 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132366343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.849            -273.775 system:VGA\|clk25  " "   -7.849            -273.775 system:VGA\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132366343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555132366343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.380 " "Worst-case hold slack is 0.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132366513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132366513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 clk  " "    0.380               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132366513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.713               0.000 system:VGA\|clk25  " "    0.713               0.000 system:VGA\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132366513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555132366513 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1555132366524 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1555132366537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.826 " "Worst-case minimum pulse width slack is -0.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132366558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132366558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.826           -1225.508 clk  " "   -0.826           -1225.508 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132366558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -34.539 system:VGA\|clk25  " "   -0.394             -34.539 system:VGA\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132366558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555132366558 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1555132366622 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1555132366710 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1555132374736 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555132375131 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1555132375418 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1555132375418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.533 " "Worst-case setup slack is -11.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132375427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132375427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.533          -21545.099 clk  " "  -11.533          -21545.099 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132375427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.882            -272.473 system:VGA\|clk25  " "   -7.882            -272.473 system:VGA\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132375427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555132375427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.379 " "Worst-case hold slack is 0.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132375572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132375572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 clk  " "    0.379               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132375572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.710               0.000 system:VGA\|clk25  " "    0.710               0.000 system:VGA\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132375572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555132375572 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1555132375624 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1555132375659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.820 " "Worst-case minimum pulse width slack is -0.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132375668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132375668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.820           -1321.750 clk  " "   -0.820           -1321.750 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132375668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -34.407 system:VGA\|clk25  " "   -0.394             -34.407 system:VGA\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132375668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555132375668 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1555132375748 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1555132376061 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1555132384976 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555132385369 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1555132385487 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1555132385487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.076 " "Worst-case setup slack is -7.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132385500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132385500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.076          -12665.996 clk  " "   -7.076          -12665.996 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132385500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.294            -145.535 system:VGA\|clk25  " "   -4.294            -145.535 system:VGA\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132385500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555132385500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.207 " "Worst-case hold slack is 0.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132385630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132385630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 clk  " "    0.207               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132385630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 system:VGA\|clk25  " "    0.366               0.000 system:VGA\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132385630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555132385630 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1555132385639 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1555132385670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.727 " "Worst-case minimum pulse width slack is -0.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132385683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132385683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.727            -192.277 clk  " "   -0.727            -192.277 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132385683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.078              -1.230 system:VGA\|clk25  " "   -0.078              -1.230 system:VGA\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132385683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555132385683 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1555132385740 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555132386254 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1555132386369 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1555132386369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.278 " "Worst-case setup slack is -6.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132386379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132386379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.278          -11156.097 clk  " "   -6.278          -11156.097 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132386379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.836            -129.358 system:VGA\|clk25  " "   -3.836            -129.358 system:VGA\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132386379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555132386379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.197 " "Worst-case hold slack is 0.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132386506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132386506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 clk  " "    0.197               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132386506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 system:VGA\|clk25  " "    0.335               0.000 system:VGA\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132386506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555132386506 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1555132386545 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1555132386559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.695 " "Worst-case minimum pulse width slack is -0.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132386574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132386574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.695            -190.789 clk  " "   -0.695            -190.789 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132386574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.031              -0.417 system:VGA\|clk25  " "   -0.031              -0.417 system:VGA\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555132386574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555132386574 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1555132390507 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1555132390530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5188 " "Peak virtual memory: 5188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555132390806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 23:13:10 2019 " "Processing ended: Fri Apr 12 23:13:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555132390806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555132390806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555132390806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1555132390806 ""}
