{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 00:41:49 2019 " "Info: Processing started: Sat May 18 00:41:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET control.v(3) " "Info (10281): Verilog HDL Declaration information at control.v(3): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "overFlow OVERFLOW control.v(6) " "Info (10281): Verilog HDL Declaration information at control.v(6): object \"overFlow\" differs only in case from object \"OVERFLOW\" in the same scope" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "divZero DIVZERO control.v(7) " "Info (10281): Verilog HDL Declaration information at control.v(7): object \"divZero\" differs only in case from object \"DIVZERO\" in the same scope" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "cpu.v(348) " "Warning (10275): Verilog HDL Module Instantiation warning at cpu.v(348): ignored dangling comma in List of Port Connections" {  } { { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 348 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mult MULT cpu.v(85) " "Info (10281): Verilog HDL Declaration information at cpu.v(85): object \"mult\" differs only in case from object \"MULT\" in the same scope" {  } { { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 85 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "div DIV cpu.v(86) " "Info (10281): Verilog HDL Declaration information at cpu.v(86): object \"div\" differs only in case from object \"DIV\" in the same scope" {  } { { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 86 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Info: Found entity 1: div" {  } { { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dlr.v" { { "Info" "ISGN_ENTITY_NAME" "1 dlr " "Info: Found entity 1: dlr" {  } { { "dlr.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/dlr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsr " "Info: Found entity 1: dsr" {  } { { "dsr.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/dsr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Info: Found entity 1: mult" {  } { { "mult.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mult.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_4x1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux1_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_4x1 " "Info: Found entity 1: mux1_4x1" {  } { { "mux1_4x1.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mux1_4x1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_2x1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux32_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_2x1 " "Info: Found entity 1: mux32_2x1" {  } { { "mux32_2x1.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mux32_2x1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_4x1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux32_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_4x1 " "Info: Found entity 1: mux32_4x1" {  } { { "mux32_4x1.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mux32_4x1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_8x1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux32_8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_8x1 " "Info: Found entity 1: mux32_8x1" {  } { { "mux32_8x1.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mux32_8x1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5_2x1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux5_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5_2x1 " "Info: Found entity 1: mux5_2x1" {  } { { "mux5_2x1.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mux5_2x1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5_4x1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux5_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5_4x1 " "Info: Found entity 1: mux5_4x1" {  } { { "mux5_4x1.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mux5_4x1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft16_16_32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft16_16_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftleft16_16_32 " "Info: Found entity 1: shiftleft16_16_32" {  } { { "shiftleft16_16_32.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/shiftleft16_16_32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2_26_28.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft2_26_28.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftleft2_26_28 " "Info: Found entity 1: shiftleft2_26_28" {  } { { "shiftleft2_26_28.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/shiftleft2_26_28.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2_32_32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft2_32_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftleft2_32_32 " "Info: Found entity 1: shiftleft2_32_32" {  } { { "shiftleft2_32_32.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/shiftleft2_32_32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend16_32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signextend16_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 signextend16_32 " "Info: Found entity 1: signextend16_32" {  } { { "signextend16_32.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/signextend16_32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend1_32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signextend1_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 signextend1_32 " "Info: Found entity 1: signextend1_32" {  } { { "signextend1_32.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/signextend1_32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsignextend26_32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file unsignextend26_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsignextend26_32 " "Info: Found entity 1: unsignextend26_32" {  } { { "unsignextend26_32.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/unsignextend26_32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Info: Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:ctrl " "Info: Elaborating entity \"control\" for hierarchy \"control:ctrl\"" {  } { { "cpu.v" "ctrl" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 156 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(306) " "Warning (10270): Verilog HDL Case Statement warning at control.v(306): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 306 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(537) " "Warning (10270): Verilog HDL Case Statement warning at control.v(537): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 537 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(689) " "Warning (10270): Verilog HDL Case Statement warning at control.v(689): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 689 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(1478) " "Warning (10270): Verilog HDL Case Statement warning at control.v(1478): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 1478 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(2082) " "Warning (10270): Verilog HDL Case Statement warning at control.v(2082): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 2082 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(120) " "Warning (10270): Verilog HDL Case Statement warning at control.v(120): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "iord control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"iord\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memrw control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"memrw\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "irwrite control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"irwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regdest control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"regdest\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memtoreg control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"memtoreg\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regwrite control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"regwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "awrite control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"awrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bwrite control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"bwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alusrca control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"alusrca\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alusrcb control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"alusrcb\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluop control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"aluop\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluoutwrite control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"aluoutwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pcsrc control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"pcsrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pcwrite control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"pcwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pcwritecond control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"pcwritecond\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dsrcontrol control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"dsrcontrol\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inccontrol control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"inccontrol\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mdrwrite control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"mdrwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mloadab control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"mloadab\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mult control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"mult\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dloadab control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"dloadab\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "div control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"div\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "muxhigh control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"muxhigh\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "muxlow control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"muxlow\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "highwrite control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"highwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lowwrite control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"lowwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dlrcontrol control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"dlrcontrol\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shamtcontrol control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"shamtcontrol\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shiftval control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"shiftval\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shiftcontrol control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"shiftcontrol\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "epcwrite control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"epcwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alulogic control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"alulogic\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextState control.v(120) " "Warning (10240): Verilog HDL Always Construct warning at control.v(120): inferring latch(es) for variable \"nextState\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState\[0\] control.v(120) " "Info (10041): Inferred latch for \"nextState\[0\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState\[1\] control.v(120) " "Info (10041): Inferred latch for \"nextState\[1\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState\[2\] control.v(120) " "Info (10041): Inferred latch for \"nextState\[2\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState\[3\] control.v(120) " "Info (10041): Inferred latch for \"nextState\[3\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState\[4\] control.v(120) " "Info (10041): Inferred latch for \"nextState\[4\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState\[5\] control.v(120) " "Info (10041): Inferred latch for \"nextState\[5\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alulogic\[0\] control.v(120) " "Info (10041): Inferred latch for \"alulogic\[0\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alulogic\[1\] control.v(120) " "Info (10041): Inferred latch for \"alulogic\[1\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "epcwrite control.v(120) " "Info (10041): Inferred latch for \"epcwrite\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftcontrol\[0\] control.v(120) " "Info (10041): Inferred latch for \"shiftcontrol\[0\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftcontrol\[1\] control.v(120) " "Info (10041): Inferred latch for \"shiftcontrol\[1\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftcontrol\[2\] control.v(120) " "Info (10041): Inferred latch for \"shiftcontrol\[2\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftval control.v(120) " "Info (10041): Inferred latch for \"shiftval\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamtcontrol control.v(120) " "Info (10041): Inferred latch for \"shamtcontrol\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dlrcontrol\[0\] control.v(120) " "Info (10041): Inferred latch for \"dlrcontrol\[0\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dlrcontrol\[1\] control.v(120) " "Info (10041): Inferred latch for \"dlrcontrol\[1\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lowwrite control.v(120) " "Info (10041): Inferred latch for \"lowwrite\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "highwrite control.v(120) " "Info (10041): Inferred latch for \"highwrite\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxlow control.v(120) " "Info (10041): Inferred latch for \"muxlow\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxhigh control.v(120) " "Info (10041): Inferred latch for \"muxhigh\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div control.v(120) " "Info (10041): Inferred latch for \"div\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dloadab control.v(120) " "Info (10041): Inferred latch for \"dloadab\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult control.v(120) " "Info (10041): Inferred latch for \"mult\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mloadab control.v(120) " "Info (10041): Inferred latch for \"mloadab\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdrwrite control.v(120) " "Info (10041): Inferred latch for \"mdrwrite\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inccontrol control.v(120) " "Info (10041): Inferred latch for \"inccontrol\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dsrcontrol\[0\] control.v(120) " "Info (10041): Inferred latch for \"dsrcontrol\[0\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dsrcontrol\[1\] control.v(120) " "Info (10041): Inferred latch for \"dsrcontrol\[1\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcwritecond control.v(120) " "Info (10041): Inferred latch for \"pcwritecond\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcwrite control.v(120) " "Info (10041): Inferred latch for \"pcwrite\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcsrc\[0\] control.v(120) " "Info (10041): Inferred latch for \"pcsrc\[0\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcsrc\[1\] control.v(120) " "Info (10041): Inferred latch for \"pcsrc\[1\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcsrc\[2\] control.v(120) " "Info (10041): Inferred latch for \"pcsrc\[2\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluoutwrite control.v(120) " "Info (10041): Inferred latch for \"aluoutwrite\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[0\] control.v(120) " "Info (10041): Inferred latch for \"aluop\[0\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[1\] control.v(120) " "Info (10041): Inferred latch for \"aluop\[1\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[2\] control.v(120) " "Info (10041): Inferred latch for \"aluop\[2\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrcb\[0\] control.v(120) " "Info (10041): Inferred latch for \"alusrcb\[0\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrcb\[1\] control.v(120) " "Info (10041): Inferred latch for \"alusrcb\[1\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrcb\[2\] control.v(120) " "Info (10041): Inferred latch for \"alusrcb\[2\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrca\[0\] control.v(120) " "Info (10041): Inferred latch for \"alusrca\[0\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrca\[1\] control.v(120) " "Info (10041): Inferred latch for \"alusrca\[1\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bwrite control.v(120) " "Info (10041): Inferred latch for \"bwrite\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "awrite control.v(120) " "Info (10041): Inferred latch for \"awrite\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regwrite control.v(120) " "Info (10041): Inferred latch for \"regwrite\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memtoreg\[0\] control.v(120) " "Info (10041): Inferred latch for \"memtoreg\[0\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memtoreg\[1\] control.v(120) " "Info (10041): Inferred latch for \"memtoreg\[1\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memtoreg\[2\] control.v(120) " "Info (10041): Inferred latch for \"memtoreg\[2\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regdest\[0\] control.v(120) " "Info (10041): Inferred latch for \"regdest\[0\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regdest\[1\] control.v(120) " "Info (10041): Inferred latch for \"regdest\[1\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irwrite control.v(120) " "Info (10041): Inferred latch for \"irwrite\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memrw control.v(120) " "Info (10041): Inferred latch for \"memrw\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iord\[0\] control.v(120) " "Info (10041): Inferred latch for \"iord\[0\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iord\[1\] control.v(120) " "Info (10041): Inferred latch for \"iord\[1\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iord\[2\] control.v(120) " "Info (10041): Inferred latch for \"iord\[2\]\" at control.v(120)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextend16_32 signextend16_32:extend16_32 " "Info: Elaborating entity \"signextend16_32\" for hierarchy \"signextend16_32:extend16_32\"" {  } { { "cpu.v" "extend16_32" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 160 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleft2_32_32 shiftleft2_32_32:shift_extend32_32 " "Info: Elaborating entity \"shiftleft2_32_32\" for hierarchy \"shiftleft2_32_32:shift_extend32_32\"" {  } { { "cpu.v" "shift_extend32_32" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 161 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleft2_26_28 shiftleft2_26_28:shift_extend26_28 " "Info: Elaborating entity \"shiftleft2_26_28\" for hierarchy \"shiftleft2_26_28:shift_extend26_28\"" {  } { { "cpu.v" "shift_extend26_28" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 162 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleft16_16_32 shiftleft16_16_32:shift_extend16_32 " "Info: Elaborating entity \"shiftleft16_16_32\" for hierarchy \"shiftleft16_16_32:shift_extend16_32\"" {  } { { "cpu.v" "shift_extend16_32" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 163 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextend1_32 signextend1_32:extend1_32 " "Info: Elaborating entity \"signextend1_32\" for hierarchy \"signextend1_32:extend1_32\"" {  } { { "cpu.v" "extend1_32" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 164 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsignextend26_32 unsignextend26_32:extend26_32 " "Info: Elaborating entity \"unsignextend26_32\" for hierarchy \"unsignextend26_32:extend26_32\"" {  } { { "cpu.v" "extend26_32" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 165 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:pc " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:pc\"" {  } { { "cpu.v" "pc" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 169 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:ir " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:ir\"" {  } { { "cpu.v" "ir" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 178 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_8x1 mux32_8x1:mux_iord " "Info: Elaborating entity \"mux32_8x1\" for hierarchy \"mux32_8x1:mux_iord\"" {  } { { "cpu.v" "mux_iord" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 193 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5_4x1 mux5_4x1:mux_regdest " "Info: Elaborating entity \"mux5_4x1\" for hierarchy \"mux5_4x1:mux_regdest\"" {  } { { "cpu.v" "mux_regdest" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 201 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_4x1 mux32_4x1:mux_alusrca " "Info: Elaborating entity \"mux32_4x1\" for hierarchy \"mux32_4x1:mux_alusrca\"" {  } { { "cpu.v" "mux_alusrca" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 221 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5_2x1 mux5_2x1:mux_shamtcontrol " "Info: Elaborating entity \"mux5_2x1\" for hierarchy \"mux5_2x1:mux_shamtcontrol\"" {  } { { "cpu.v" "mux_shamtcontrol" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 251 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_2x1 mux32_2x1:mux_shiftval " "Info: Elaborating entity \"mux32_2x1\" for hierarchy \"mux32_2x1:mux_shiftval\"" {  } { { "cpu.v" "mux_shiftval" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 257 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1_4x1 mux1_4x1:mux_alulogic " "Info: Elaborating entity \"mux1_4x1\" for hierarchy \"mux1_4x1:mux_alulogic\"" {  } { { "cpu.v" "mux_alulogic" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 283 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:bancoreg " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:bancoreg\"" {  } { { "cpu.v" "bancoreg" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 297 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDesloc RegDesloc:shift_reg " "Info: Elaborating entity \"RegDesloc\" for hierarchy \"RegDesloc:shift_reg\"" {  } { { "cpu.v" "shift_reg" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 308 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RegDesloc.vhd(1072) " "Warning (10492): VHDL Process Statement warning at RegDesloc.vhd(1072): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/RegDesloc.vhd" 1072 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:alu " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:alu\"" {  } { { "cpu.v" "alu" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 321 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:MULT " "Info: Elaborating entity \"mult\" for hierarchy \"mult:MULT\"" {  } { { "cpu.v" "MULT" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 334 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mult.v(36) " "Info (10264): Verilog HDL Case Statement information at mult.v(36): all case item expressions in this case statement are onehot" {  } { { "mult.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/mult.v" 36 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:DIV " "Info: Elaborating entity \"div\" for hierarchy \"div:DIV\"" {  } { { "cpu.v" "DIV" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 348 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "remainder div.v(17) " "Warning (10036): Verilog HDL or VHDL warning at div.v(17): object \"remainder\" assigned a value but never read" {  } { { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/div.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:memory " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:memory\"" {  } { { "cpu.v" "memory" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 358 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:memory\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:memory\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:memory\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:memory\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:memory\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:memory\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ls.mif " "Info: Parameter \"LPM_FILE\" = \"ls.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Memoria.vhd" 144 0 0 } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 358 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram Memoria:memory\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:memory\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:memory\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:memory\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0791.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0791.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0791 " "Info: Found entity 1: altsyncram_0791" {  } { { "db/altsyncram_0791.tdf" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/db/altsyncram_0791.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0791 Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_0791:auto_generated " "Info: Elaborating entity \"altsyncram_0791\" for hierarchy \"Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_0791:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dlr dlr:DLR " "Info: Elaborating entity \"dlr\" for hierarchy \"dlr:DLR\"" {  } { { "cpu.v" "DLR" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 364 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsr dsr:DSR " "Info: Elaborating entity \"dsr\" for hierarchy \"dsr:DSR\"" {  } { { "cpu.v" "DSR" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 371 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "control:ctrl\|awrite control:ctrl\|alusrcb\[2\] " "Info: Duplicate LATCH primitive \"control:ctrl\|awrite\" merged with LATCH primitive \"control:ctrl\|alusrcb\[2\]\"" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 17 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "control:ctrl\|bwrite control:ctrl\|alusrcb\[2\] " "Info: Duplicate LATCH primitive \"control:ctrl\|bwrite\" merged with LATCH primitive \"control:ctrl\|alusrcb\[2\]\"" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 18 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "control:ctrl\|shiftval control:ctrl\|shamtcontrol " "Info: Duplicate LATCH primitive \"control:ctrl\|shiftval\" merged with LATCH primitive \"control:ctrl\|shamtcontrol\"" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 39 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "control:ctrl\|muxlow control:ctrl\|muxhigh " "Info: Duplicate LATCH primitive \"control:ctrl\|muxlow\" merged with LATCH primitive \"control:ctrl\|muxhigh\"" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 34 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "control:ctrl\|lowwrite control:ctrl\|highwrite " "Info: Duplicate LATCH primitive \"control:ctrl\|lowwrite\" merged with LATCH primitive \"control:ctrl\|highwrite\"" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 36 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|iord\[1\] " "Warning: Latch control:ctrl\|iord\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|iord\[2\] " "Warning: Latch control:ctrl\|iord\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|iord\[0\] " "Warning: Latch control:ctrl\|iord\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|dsrcontrol\[0\] " "Warning: Latch control:ctrl\|dsrcontrol\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|dsrcontrol\[1\] " "Warning: Latch control:ctrl\|dsrcontrol\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|dlrcontrol\[0\] " "Warning: Latch control:ctrl\|dlrcontrol\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|dlrcontrol\[1\] " "Warning: Latch control:ctrl\|dlrcontrol\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|pcsrc\[2\] " "Warning: Latch control:ctrl\|pcsrc\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|pcsrc\[0\] " "Warning: Latch control:ctrl\|pcsrc\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|pcsrc\[1\] " "Warning: Latch control:ctrl\|pcsrc\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[4\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|aluop\[1\] " "Warning: Latch control:ctrl\|aluop\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[3\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|alusrcb\[0\] " "Warning: Latch control:ctrl\|alusrcb\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|alusrcb\[2\] " "Warning: Latch control:ctrl\|alusrcb\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|alusrcb\[1\] " "Warning: Latch control:ctrl\|alusrcb\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[0\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|aluop\[0\] " "Warning: Latch control:ctrl\|aluop\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|aluop\[2\] " "Warning: Latch control:ctrl\|aluop\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|alusrca\[1\] " "Warning: Latch control:ctrl\|alusrca\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|alusrca\[0\] " "Warning: Latch control:ctrl\|alusrca\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|pcwritecond " "Warning: Latch control:ctrl\|pcwritecond has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|alulogic\[0\] " "Warning: Latch control:ctrl\|alulogic\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|alulogic\[1\] " "Warning: Latch control:ctrl\|alulogic\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|pcwrite " "Warning: Latch control:ctrl\|pcwrite has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|aluoutwrite " "Warning: Latch control:ctrl\|aluoutwrite has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[4\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 22 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|irwrite " "Warning: Latch control:ctrl\|irwrite has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|mdrwrite " "Warning: Latch control:ctrl\|mdrwrite has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|epcwrite " "Warning: Latch control:ctrl\|epcwrite has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 41 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState\[3\] " "Warning: Latch control:ctrl\|nextState\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[4\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|memrw " "Warning: Latch control:ctrl\|memrw has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|inccontrol " "Warning: Latch control:ctrl\|inccontrol has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|memtoreg\[1\] " "Warning: Latch control:ctrl\|memtoreg\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|memtoreg\[0\] " "Warning: Latch control:ctrl\|memtoreg\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[3\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|memtoreg\[2\] " "Warning: Latch control:ctrl\|memtoreg\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[4\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|regdest\[1\] " "Warning: Latch control:ctrl\|regdest\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|regdest\[0\] " "Warning: Latch control:ctrl\|regdest\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|regwrite " "Warning: Latch control:ctrl\|regwrite has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|shamtcontrol " "Warning: Latch control:ctrl\|shamtcontrol has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 38 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|shiftcontrol\[0\] " "Warning: Latch control:ctrl\|shiftcontrol\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|shiftcontrol\[1\] " "Warning: Latch control:ctrl\|shiftcontrol\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|shiftcontrol\[2\] " "Warning: Latch control:ctrl\|shiftcontrol\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 120 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|muxhigh " "Warning: Latch control:ctrl\|muxhigh has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 33 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|highwrite " "Warning: Latch control:ctrl\|highwrite has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 35 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|mloadab " "Warning: Latch control:ctrl\|mloadab has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|dloadab " "Warning: Latch control:ctrl\|dloadab has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state\[5\]" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 116 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/control.v" 31 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "stateout\[6\] GND " "Warning (13410): Pin \"stateout\[6\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.map.smsg " "Info: Generated suppressed messages file C:/Users/vinij/Desktop/proj_hardware/versao final teste/cpu.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4322 " "Info: Implemented 4322 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "268 " "Info: Implemented 268 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4020 " "Info: Implemented 4020 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 132 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 132 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "311 " "Info: Peak virtual memory: 311 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 00:42:09 2019 " "Info: Processing ended: Sat May 18 00:42:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Info: Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
