example-0: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @ (posedge clk)
begin
if (reset)
	present_state <= 1'b0;
else
	present_state <= next_state;
end

always @ (*)
begin
case (present_state)
1'b0:
	begin
	if (in)
	begin
	next_state = 1'b0;
	out = 1'b0;
	end
	else
	begin
	next_state = 1'b1;
	out = 1'b1;
	end
	end
1'b1:
	begin
	if (in)
	begin
	next_state = 1'b1;
	out = 1'b1;
	end
	else
	begin
	next_state = 1'b0;
	out = 1'b0;
	end
	
================================================================
example-1: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk)
begin
if(reset)
present_state <= 1'b0;
else
present_state <= next_state;
end
always @(in, present_state)
begin
case(present_state)
1'b0:
begin
if(in)
next_state <= 1'b0;
else
next_state <= 1'b1;
end
1'b1:
begin
if(in)
next_state <= 1'b1;
else
next_state <= 1'b0;
end
endcase
end
assign out = (present_state == 1'b1) ? 1'b1 : 1'b0;

================================================================
example-2: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
// reset=1 will reset the state machine
always @(posedge clk or posedge reset)
begin
	if(reset)
	begin
	present_state <= 0;
	end
	else
	begin
	present_state <= next_state;
	end
end
always @(present_state or in)
begin
	case(present_state)
	0:
	begin
	if(in)
	begin
	next_state <= 0;
	end
	else
	begin
	next_state <= 1;
	end
	end
	1:
	begin
	if(in)
	begin
	next_state <= 1;
	end
	else
	begin
	next_state <= 0;
	end
	end
	endcase
end
assign out = (present_state == 0) ? 1:
================================================================
example-3: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(present_state or in)
begin
case(present_state)
0: if(in)
present_state <= 0;
else
present_state <= 1;
1: if(in)
present_state <= 1;
else
present_state <= 0;
endcase
end
// Next state logic
always @(present_state or in)
begin
case(present_state)
0: if(in)
next_state <= 0;
else
next_state <= 1;
1: if(in)
next_state <= 1;
else
next_state <= 0;
endcase
end
// Output logic
assign out = (present_state == 1);

================================================================
example-4: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
parameter S0 = 0, S1 = 1;
always @(posedge clk)
begin
if (reset)
present_state <= S0;
else
present_state <= next_state;
end
always @(present_state or in)
begin
case(present_state)
S0: if(in)
next_state <= S0;
else
next_state <= S1;
S1: if(in)
next_state <= S1;
else
next_state <= S0;
endcase
end
assign out = (present_state == S1);

================================================================
