macro_line|#if 0&t;&t;/* not filled inaty_gt_reg_init yet */
multiline_comment|/* Register values for 1280x1024, 75Hz mode (20) */
r_static
r_struct
id|aty_regvals
id|aty_gx_reg_init_20
op_assign
(brace
(brace
l_int|0x10
comma
l_int|0x28
comma
l_int|0x3c
)brace
comma
(brace
)brace
comma
(brace
)brace
multiline_comment|/* pixel clock = 134.61MHz for V=74.81Hz */
)brace
suffix:semicolon
multiline_comment|/* Register values for 1280x960, 75Hz mode (19) */
r_static
r_struct
id|aty_regvals
id|aty_gx_reg_init_19
op_assign
(brace
(brace
l_int|0x10
comma
l_int|0x28
comma
l_int|0x3c
)brace
comma
(brace
)brace
comma
(brace
)brace
multiline_comment|/* pixel clock = 126.01MHz for V=75.01 Hz */
)brace
suffix:semicolon
multiline_comment|/* Register values for 1152x870, 75Hz mode (18) */
r_static
r_struct
id|aty_regvals
id|aty_gx_reg_init_18
op_assign
(brace
(brace
l_int|0x10
comma
l_int|0x28
comma
l_int|0x50
)brace
comma
(brace
)brace
comma
(brace
)brace
multiline_comment|/* pixel clock = 100.33MHz for V=75.31Hz */
)brace
suffix:semicolon
multiline_comment|/* Register values for 1024x768, 75Hz mode (17) */
r_static
r_struct
id|aty_regvals
id|aty_gx_reg_init_17
op_assign
(brace
(brace
l_int|0x10
comma
l_int|0x28
comma
l_int|0x50
)brace
comma
(brace
)brace
comma
(brace
)brace
multiline_comment|/* pixel clock = 79.55MHz for V=74.50Hz */
)brace
suffix:semicolon
multiline_comment|/* Register values for 1024x768, 72Hz mode (15) */
r_static
r_struct
id|aty_regvals
id|aty_gx_reg_init_15
op_assign
(brace
(brace
l_int|0x10
comma
l_int|0x28
comma
l_int|0x50
)brace
comma
(brace
)brace
comma
(brace
)brace
multiline_comment|/* pixel clock = 78.12MHz for V=72.12Hz */
)brace
suffix:semicolon
macro_line|#endif
multiline_comment|/* Register values for 1280x1024, 60Hz mode (20) */
DECL|variable|aty_gx_reg_init_20
r_static
r_struct
id|aty_regvals
id|aty_gx_reg_init_20
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0x310086
comma
l_int|0x310084
comma
l_int|0x310084
)brace
comma
(brace
l_int|0x3070200
comma
l_int|0x30e0300
comma
l_int|0x30e0300
)brace
comma
(brace
l_int|0x2002312
comma
l_int|0x3002312
comma
l_int|0x3002312
)brace
comma
l_int|0x7f00a5
comma
l_int|0x2ff0325
comma
l_int|0x260302
comma
l_int|0x20100000
comma
(brace
l_int|0x88
comma
l_int|0x7
)brace
)brace
suffix:semicolon
multiline_comment|/* Register values for 1024x768, 75Hz mode (17) */
DECL|variable|aty_gx_reg_init_17
r_static
r_struct
id|aty_regvals
id|aty_gx_reg_init_17
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0xc0085
comma
l_int|0xc0083
comma
l_int|0xc0083
)brace
comma
(brace
l_int|0x3070200
comma
l_int|0x30e0300
comma
l_int|0x30e0300
)brace
comma
(brace
l_int|0x2002312
comma
l_int|0x3002312
comma
l_int|0x3002312
)brace
comma
l_int|0x7f00a3
comma
l_int|0x2ff031f
comma
l_int|0x30300
comma
l_int|0x20100000
comma
(brace
l_int|0x41
comma
l_int|0x3
)brace
)brace
suffix:semicolon
multiline_comment|/* Register values for 1024x768, 72Hz mode (15) */
DECL|variable|aty_gx_reg_init_15
r_static
r_struct
id|aty_regvals
id|aty_gx_reg_init_15
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0x310086
comma
l_int|0x310084
comma
l_int|0x310084
)brace
comma
(brace
l_int|0x3070200
comma
l_int|0x30e0300
comma
l_int|0x30e0300
)brace
comma
(brace
l_int|0x2002312
comma
l_int|0x3002312
comma
l_int|0x3002312
)brace
comma
l_int|0x7f00a5
comma
l_int|0x2ff0325
comma
l_int|0x260302
comma
l_int|0x20100000
comma
(brace
l_int|0x88
comma
l_int|0x7
)brace
)brace
suffix:semicolon
multiline_comment|/* Register values for 1024x768, 60Hz mode (14) */
DECL|variable|aty_gx_reg_init_14
r_static
r_struct
id|aty_regvals
id|aty_gx_reg_init_14
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0x310086
comma
l_int|0x310084
comma
l_int|0x310084
)brace
comma
(brace
l_int|0x3060200
comma
l_int|0x30d0300
comma
l_int|0x30d0300
)brace
comma
(brace
l_int|0x2002312
comma
l_int|0x3002312
comma
l_int|0x3002312
)brace
comma
l_int|0x7f00a7
comma
l_int|0x2ff0325
comma
l_int|0x260302
comma
l_int|0x20100000
comma
(brace
l_int|0x6c
comma
l_int|0x6
)brace
)brace
suffix:semicolon
multiline_comment|/* Register values for 832x624, 75Hz mode (13) */
DECL|variable|aty_gx_reg_init_13
r_static
r_struct
id|aty_regvals
id|aty_gx_reg_init_13
op_assign
(brace
(brace
l_int|0x200
comma
l_int|0x200
comma
l_int|0x200
)brace
comma
(brace
l_int|0x28006f
comma
l_int|0x28006d
comma
l_int|0x28006c
)brace
comma
(brace
l_int|0x3050200
comma
l_int|0x30b0300
comma
l_int|0x30e0600
)brace
comma
(brace
l_int|0x2002312
comma
l_int|0x3002312
comma
l_int|0x6002312
)brace
comma
l_int|0x67008f
comma
l_int|0x26f029a
comma
l_int|0x230270
comma
l_int|0x1a100040
comma
(brace
l_int|0x4f
comma
l_int|0x05
)brace
)brace
suffix:semicolon
macro_line|#if 0&t;&t;/* not filled in yet */
multiline_comment|/* Register values for 800x600, 75Hz mode (12) */
r_static
r_struct
id|aty_regvals
id|aty_gx_reg_init_12
op_assign
(brace
(brace
l_int|0x10
comma
l_int|0x28
comma
l_int|0x50
)brace
comma
(brace
)brace
comma
(brace
)brace
multiline_comment|/* pixel clock = 49.11MHz for V=74.40Hz */
)brace
suffix:semicolon
multiline_comment|/* Register values for 800x600, 72Hz mode (11) */
r_static
r_struct
id|aty_regvals
id|aty_gx_reg_init_11
op_assign
(brace
(brace
l_int|0x10
comma
l_int|0x28
comma
l_int|0x50
)brace
comma
(brace
)brace
comma
(brace
)brace
multiline_comment|/* pixel clock = 49.63MHz for V=71.66Hz */
)brace
suffix:semicolon
multiline_comment|/* Register values for 800x600, 60Hz mode (10) */
r_static
r_struct
id|aty_regvals
id|aty_gx_reg_init_10
op_assign
(brace
(brace
l_int|0x10
comma
l_int|0x28
comma
l_int|0x50
)brace
comma
(brace
)brace
comma
(brace
)brace
multiline_comment|/* pixel clock = 41.41MHz for V=59.78Hz */
)brace
suffix:semicolon
multiline_comment|/* Register values for 640x870, 75Hz Full Page Display (7) */
r_static
r_struct
id|aty_regvals
id|aty_gx_reg_init_7
op_assign
(brace
(brace
l_int|0x10
comma
l_int|0x30
comma
l_int|0x68
)brace
comma
(brace
)brace
comma
(brace
)brace
multiline_comment|/* pixel clock = 57.29MHz for V=75.01Hz */
)brace
suffix:semicolon
macro_line|#endif
multiline_comment|/* Register values for 640x480, 67Hz mode (6) */
DECL|variable|aty_gx_reg_init_6
r_static
r_struct
id|aty_regvals
id|aty_gx_reg_init_6
op_assign
(brace
(brace
l_int|0x200
comma
l_int|0x200
comma
l_int|0x200
)brace
comma
(brace
l_int|0x28005b
comma
l_int|0x280059
comma
l_int|0x280058
)brace
comma
(brace
l_int|0x3040200
comma
l_int|0x3060300
comma
l_int|0x30c0600
)brace
comma
(brace
l_int|0x2002312
comma
l_int|0x3002312
comma
l_int|0x6002312
)brace
comma
l_int|0x4f006b
comma
l_int|0x1df020c
comma
l_int|0x2301e2
comma
l_int|0x14100040
comma
(brace
l_int|0x35
comma
l_int|0x07
)brace
)brace
suffix:semicolon
macro_line|#if 0&t;&t;/* not filled in yet */
multiline_comment|/* Register values for 640x480, 60Hz mode (5) */
r_static
r_struct
id|aty_regvals
id|aty_gx_reg_init_5
op_assign
(brace
(brace
l_int|0x200
comma
l_int|0x200
comma
l_int|0x200
)brace
comma
(brace
)brace
comma
(brace
l_int|0x35
comma
l_int|0x07
)brace
)brace
suffix:semicolon
macro_line|#endif
eof
