INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/defs.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_renamebuffer_0_0/sim/cpu_design_renamebuffer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_renamebuffer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_registers_0_0/sim/cpu_design_registers_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_registers_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_reservestation_0_0/sim/cpu_design_reservestation_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_reservestation_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/rob.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rob
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/renamebuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module renamebuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/cdb_selector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_arbiter
INFO: [VRFC 10-311] analyzing module roundrobin_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/reservation_station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module function_unit_wrapper
INFO: [VRFC 10-311] analyzing module reservestation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispatcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_rob_0_0/sim/cpu_design_rob_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_rob_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_dispatcher_0_0/sim/cpu_design_dispatcher_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_dispatcher_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/sim/cpu_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/hdl/cpu_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_bundle
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/ringedbuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringedbuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/reservestation.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/sv_stubs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reservestation_stub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/l2_cached_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module burst_sram
INFO: [VRFC 10-311] analyzing module l2_cached_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_2/imports/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/defs.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_2/new/burst_sram_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uut_burst_sram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_2/new/uut_arbit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uut_arbit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_2/imports/new/uut_ringedbuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uut_ringedbuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_2/new/uut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uut
