\documentclass[a4paper]{article}
\usepackage{libertine}
\usepackage[T1]{fontenc}
\usepackage[utf8]{inputenc}
\usepackage{geometry}
\geometry{%
	left   = 3cm,
	right  = 3cm,
	top    = 3cm,
	bottom = 3cm
}
\usepackage{setspace}
\setstretch{1}
\usepackage{amsmath}
\usepackage{amssymb}
\usepackage[nolist]{acronym}
\usepackage{commath}
\usepackage{verbatim}
\usepackage{booktabs}
\usepackage{listings}
\usepackage{enumitem}
\usepackage{graphicx,color,psfrag}
% \usepackage{subfigure}
\usepackage{subcaption}
\usepackage{wrapfig}
\usepackage{svg}
\usepackage{svg-extract}
\usepackage{todonotes}
\usepackage[acronym,nonumberlist,nowarn,style=long]{glossaries}
\usepackage{color}
\usepackage{tikz}
\usepackage{pgf-umlsd}
\usepackage{ifthen}
\usepackage{hyperref}
\usepackage[binary-units]{siunitx}
\usepackage{bytefield}


%% List of Acronyms

\newacronym{acr:FPGA}{FPGA}{field programmable gate array}
\newacronym{acr:IP}{IP}{intellectual property}
\newacronym{acr:ILA}{ILA}{integrated logic analyzer}
\newacronym{acr:CNN}{CNN}{convolutional Neural Network}
\newacronym{acr:DMA}{DMA}{direct memory access}
\newacronym{acr:PS}{PS}{processing system}
\newacronym{acr:PL}{PL}{programmable logic}
\newacronym{acr:BRAM}{BRAM}{block-RAM}
\newacronym{acr:LUT}{LUT}{Look Up Table}
\newacronym{acr:NN}{NN}{neural network}
\newacronym{acr:DL}{DL}{deep learning}
\newacronym{acr:ML}{ML}{machine learning}
\newacronym{acr:GUI}{GUI}{graphical user interface}
\newacronym{acr:API}{API}{application programmable interface}


\newcommand{\stdlogic}{\texttt{std\_logic}}

\begin{document}
% This is used to limit the number of authors
% Unfortunatly only working on IEEE
% \bstctlcite{IEEEexample:BSTcontrol}

\begin{titlepage}
	
	\begin{flushright}
		
		% Update this with your team number]
		
		% Update this with your matriculation number, first name, second name
		\Large 
		Yellow Of The Egg\\
		\large
		Lukas Baischer	\\
		Benjamin Kulnik	\\
		Anton Leitner \\
		Stefan Marschner \\
		Miha Cerv \\
		
	\end{flushright}
	
	\vspace{5em}
	
	\begin{center}
		{\Large SoC Design Laboratoy}\\[1em]
		{\large 384.157, Winter Term 2019} \\[5em]

		
		{\Huge MNIST-FPGA\\[.5em]
		\huge Documentation}\\[10em]
	\end{center}

\end{titlepage}


\begin{acronym}
	\acro{FPGA}{Field Programmable Gate Array}
	\acro{FIFO}{First In, First Out}
	\acro{CNN}{Convolutional Neural Network}
\end{acronym}


\tableofcontents
\clearpage

\section{Introduction}

\subsection*{Notation}
\begin{center}
\begin{tabular}{lp{3.5in}}
	Weights 	& the parameter of the neural network		\\
	Activations	& the input and output values of the layers	\\
	Activation Function & Function that is applied at the output of a layer \\
	ReLU		& Rectified Linear Unit, defined as  $f(x) = \begin{cases}
		x \quad \text{if} \quad x > 0 \\
		0 \quad \text{else}
	\end{cases}$						\\
	Mini-Batch	& A small fraction of the input data \\
	$Q$			& The significant of a fix point integer 	\\
	$m$			& the exponent of a fix point integer		
\end{tabular}
\end{center}

\input{concept.tex}


\input{nntraining}
\input{host-sw.tex}



\section{Hardware}
\input{02_hw-basic}
\input{02_mem-controller-hw.tex}
\input{02_conv2d-hw.tex}
\input{02_conv-channel-hw.tex}
\input{02_kernel-3x3-hw.tex}
\input{02_nn.tex}
\input{02_dense-hw.tex}

\input{conclusion}

\section{Appendix}
\input{09_build}
\input{09_nnmath}
\input{09_matrixcalculus}
\input{09_source}
\input{09_other}

\bibliographystyle{apalike}
\bibliography{bibhelper,references}
\listoffigures
\listoftables
\listoftodos

\end{document}
