#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18ef5a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1933a20 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x18ed8d0 .functor NOT 1, L_0x1968380, C4<0>, C4<0>, C4<0>;
L_0x1968090 .functor XOR 8, L_0x1967e30, L_0x1967ff0, C4<00000000>, C4<00000000>;
L_0x1968270 .functor XOR 8, L_0x1968090, L_0x19681a0, C4<00000000>, C4<00000000>;
v0x1965a10_0 .net *"_ivl_10", 7 0, L_0x19681a0;  1 drivers
v0x1965b10_0 .net *"_ivl_12", 7 0, L_0x1968270;  1 drivers
v0x1965bf0_0 .net *"_ivl_2", 7 0, L_0x1967d90;  1 drivers
v0x1965cb0_0 .net *"_ivl_4", 7 0, L_0x1967e30;  1 drivers
v0x1965d90_0 .net *"_ivl_6", 7 0, L_0x1967ff0;  1 drivers
v0x1965ec0_0 .net *"_ivl_8", 7 0, L_0x1968090;  1 drivers
v0x1965fa0_0 .net "areset", 0 0, L_0x18edce0;  1 drivers
v0x1966040_0 .var "clk", 0 0;
v0x19660e0_0 .net "predict_history_dut", 6 0, v0x1964c30_0;  1 drivers
v0x1966230_0 .net "predict_history_ref", 6 0, L_0x1967c00;  1 drivers
v0x19662d0_0 .net "predict_pc", 6 0, L_0x1966e90;  1 drivers
v0x1966370_0 .net "predict_taken_dut", 0 0, v0x1964f00_0;  1 drivers
v0x1966410_0 .net "predict_taken_ref", 0 0, L_0x1967a40;  1 drivers
v0x19664b0_0 .net "predict_valid", 0 0, v0x1961ee0_0;  1 drivers
v0x1966550_0 .var/2u "stats1", 223 0;
v0x19665f0_0 .var/2u "strobe", 0 0;
v0x19666b0_0 .net "tb_match", 0 0, L_0x1968380;  1 drivers
v0x1966860_0 .net "tb_mismatch", 0 0, L_0x18ed8d0;  1 drivers
v0x1966900_0 .net "train_history", 6 0, L_0x1967440;  1 drivers
v0x19669c0_0 .net "train_mispredicted", 0 0, L_0x19672e0;  1 drivers
v0x1966a60_0 .net "train_pc", 6 0, L_0x19675d0;  1 drivers
v0x1966b20_0 .net "train_taken", 0 0, L_0x19670c0;  1 drivers
v0x1966bc0_0 .net "train_valid", 0 0, v0x1962860_0;  1 drivers
v0x1966c60_0 .net "wavedrom_enable", 0 0, v0x1962930_0;  1 drivers
v0x1966d00_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x19629d0_0;  1 drivers
v0x1966da0_0 .net "wavedrom_title", 511 0, v0x1962ab0_0;  1 drivers
L_0x1967d90 .concat [ 7 1 0 0], L_0x1967c00, L_0x1967a40;
L_0x1967e30 .concat [ 7 1 0 0], L_0x1967c00, L_0x1967a40;
L_0x1967ff0 .concat [ 7 1 0 0], v0x1964c30_0, v0x1964f00_0;
L_0x19681a0 .concat [ 7 1 0 0], L_0x1967c00, L_0x1967a40;
L_0x1968380 .cmp/eeq 8, L_0x1967d90, L_0x1968270;
S_0x18ecc50 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x1933a20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1936930 .param/l "LNT" 0 3 22, C4<01>;
P_0x1936970 .param/l "LT" 0 3 22, C4<10>;
P_0x19369b0 .param/l "SNT" 0 3 22, C4<00>;
P_0x19369f0 .param/l "ST" 0 3 22, C4<11>;
P_0x1936a30 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x18ee1c0 .functor XOR 7, v0x1960080_0, L_0x1966e90, C4<0000000>, C4<0000000>;
L_0x1919cd0 .functor XOR 7, L_0x1967440, L_0x19675d0, C4<0000000>, C4<0000000>;
v0x192cc60_0 .net *"_ivl_11", 0 0, L_0x1967950;  1 drivers
L_0x7fcb1c0371c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x192cf30_0 .net *"_ivl_12", 0 0, L_0x7fcb1c0371c8;  1 drivers
L_0x7fcb1c037210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x18ed940_0 .net *"_ivl_16", 6 0, L_0x7fcb1c037210;  1 drivers
v0x18edb80_0 .net *"_ivl_4", 1 0, L_0x1967760;  1 drivers
v0x18edd50_0 .net *"_ivl_6", 8 0, L_0x1967860;  1 drivers
L_0x7fcb1c037180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x18ee2b0_0 .net *"_ivl_9", 1 0, L_0x7fcb1c037180;  1 drivers
v0x195fd60_0 .net "areset", 0 0, L_0x18edce0;  alias, 1 drivers
v0x195fe20_0 .net "clk", 0 0, v0x1966040_0;  1 drivers
v0x195fee0 .array "pht", 0 127, 1 0;
v0x195ffa0_0 .net "predict_history", 6 0, L_0x1967c00;  alias, 1 drivers
v0x1960080_0 .var "predict_history_r", 6 0;
v0x1960160_0 .net "predict_index", 6 0, L_0x18ee1c0;  1 drivers
v0x1960240_0 .net "predict_pc", 6 0, L_0x1966e90;  alias, 1 drivers
v0x1960320_0 .net "predict_taken", 0 0, L_0x1967a40;  alias, 1 drivers
v0x19603e0_0 .net "predict_valid", 0 0, v0x1961ee0_0;  alias, 1 drivers
v0x19604a0_0 .net "train_history", 6 0, L_0x1967440;  alias, 1 drivers
v0x1960580_0 .net "train_index", 6 0, L_0x1919cd0;  1 drivers
v0x1960660_0 .net "train_mispredicted", 0 0, L_0x19672e0;  alias, 1 drivers
v0x1960720_0 .net "train_pc", 6 0, L_0x19675d0;  alias, 1 drivers
v0x1960800_0 .net "train_taken", 0 0, L_0x19670c0;  alias, 1 drivers
v0x19608c0_0 .net "train_valid", 0 0, v0x1962860_0;  alias, 1 drivers
E_0x18ff560 .event posedge, v0x195fd60_0, v0x195fe20_0;
L_0x1967760 .array/port v0x195fee0, L_0x1967860;
L_0x1967860 .concat [ 7 2 0 0], L_0x18ee1c0, L_0x7fcb1c037180;
L_0x1967950 .part L_0x1967760, 1, 1;
L_0x1967a40 .functor MUXZ 1, L_0x7fcb1c0371c8, L_0x1967950, v0x1961ee0_0, C4<>;
L_0x1967c00 .functor MUXZ 7, L_0x7fcb1c037210, v0x1960080_0, v0x1961ee0_0, C4<>;
S_0x18f1610 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x18ecc50;
 .timescale -12 -12;
v0x192c840_0 .var/i "i", 31 0;
S_0x1960ae0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x1933a20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x1960c90 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x18edce0 .functor BUFZ 1, v0x1961fb0_0, C4<0>, C4<0>, C4<0>;
L_0x7fcb1c0370a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1961770_0 .net *"_ivl_10", 0 0, L_0x7fcb1c0370a8;  1 drivers
L_0x7fcb1c0370f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1961850_0 .net *"_ivl_14", 6 0, L_0x7fcb1c0370f0;  1 drivers
L_0x7fcb1c037138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1961930_0 .net *"_ivl_18", 6 0, L_0x7fcb1c037138;  1 drivers
L_0x7fcb1c037018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x19619f0_0 .net *"_ivl_2", 6 0, L_0x7fcb1c037018;  1 drivers
L_0x7fcb1c037060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1961ad0_0 .net *"_ivl_6", 0 0, L_0x7fcb1c037060;  1 drivers
v0x1961c00_0 .net "areset", 0 0, L_0x18edce0;  alias, 1 drivers
v0x1961ca0_0 .net "clk", 0 0, v0x1966040_0;  alias, 1 drivers
v0x1961d70_0 .net "predict_pc", 6 0, L_0x1966e90;  alias, 1 drivers
v0x1961e40_0 .var "predict_pc_r", 6 0;
v0x1961ee0_0 .var "predict_valid", 0 0;
v0x1961fb0_0 .var "reset", 0 0;
v0x1962050_0 .net "tb_match", 0 0, L_0x1968380;  alias, 1 drivers
v0x1962110_0 .net "train_history", 6 0, L_0x1967440;  alias, 1 drivers
v0x1962200_0 .var "train_history_r", 6 0;
v0x19622c0_0 .net "train_mispredicted", 0 0, L_0x19672e0;  alias, 1 drivers
v0x1962390_0 .var "train_mispredicted_r", 0 0;
v0x1962430_0 .net "train_pc", 6 0, L_0x19675d0;  alias, 1 drivers
v0x1962630_0 .var "train_pc_r", 6 0;
v0x19626f0_0 .net "train_taken", 0 0, L_0x19670c0;  alias, 1 drivers
v0x19627c0_0 .var "train_taken_r", 0 0;
v0x1962860_0 .var "train_valid", 0 0;
v0x1962930_0 .var "wavedrom_enable", 0 0;
v0x19629d0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x1962ab0_0 .var "wavedrom_title", 511 0;
E_0x18fea00/0 .event negedge, v0x195fe20_0;
E_0x18fea00/1 .event posedge, v0x195fe20_0;
E_0x18fea00 .event/or E_0x18fea00/0, E_0x18fea00/1;
L_0x1966e90 .functor MUXZ 7, L_0x7fcb1c037018, v0x1961e40_0, v0x1961ee0_0, C4<>;
L_0x19670c0 .functor MUXZ 1, L_0x7fcb1c037060, v0x19627c0_0, v0x1962860_0, C4<>;
L_0x19672e0 .functor MUXZ 1, L_0x7fcb1c0370a8, v0x1962390_0, v0x1962860_0, C4<>;
L_0x1967440 .functor MUXZ 7, L_0x7fcb1c0370f0, v0x1962200_0, v0x1962860_0, C4<>;
L_0x19675d0 .functor MUXZ 7, L_0x7fcb1c037138, v0x1962630_0, v0x1962860_0, C4<>;
S_0x1960d50 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x1960ae0;
 .timescale -12 -12;
v0x1960fb0_0 .var/2u "arfail", 0 0;
v0x1961090_0 .var "async", 0 0;
v0x1961150_0 .var/2u "datafail", 0 0;
v0x19611f0_0 .var/2u "srfail", 0 0;
E_0x18fe7b0 .event posedge, v0x195fe20_0;
E_0x18df9f0 .event negedge, v0x195fe20_0;
TD_tb.stim1.reset_test ;
    %wait E_0x18fe7b0;
    %wait E_0x18fe7b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1961fb0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18fe7b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x18df9f0;
    %load/vec4 v0x1962050_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1961150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1961fb0_0, 0;
    %wait E_0x18fe7b0;
    %load/vec4 v0x1962050_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1960fb0_0, 0, 1;
    %wait E_0x18fe7b0;
    %load/vec4 v0x1962050_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x19611f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1961fb0_0, 0;
    %load/vec4 v0x19611f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1960fb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1961090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1961150_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1961090_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x19612b0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x1960ae0;
 .timescale -12 -12;
v0x19614b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1961590 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x1960ae0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1962d30 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x1933a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
L_0x19088e0 .functor XOR 7, L_0x1966e90, v0x1964a60_0, C4<0000000>, C4<0000000>;
L_0x193f420 .functor XOR 7, L_0x19675d0, L_0x1967440, C4<0000000>, C4<0000000>;
v0x1963780 .array "PHT", 0 127, 1 0;
v0x1964860_0 .net "areset", 0 0, L_0x18edce0;  alias, 1 drivers
v0x1964970_0 .net "clk", 0 0, v0x1966040_0;  alias, 1 drivers
v0x1964a60_0 .var "global_history", 6 0;
v0x1964b00_0 .var "next_global_history", 6 0;
v0x1964c30_0 .var "predict_history", 6 0;
v0x1964d10_0 .net "predict_index", 6 0, L_0x19088e0;  1 drivers
v0x1964df0_0 .net "predict_pc", 6 0, L_0x1966e90;  alias, 1 drivers
v0x1964f00_0 .var "predict_taken", 0 0;
v0x1964fc0_0 .net "predict_valid", 0 0, v0x1961ee0_0;  alias, 1 drivers
v0x1965060_0 .net "train_history", 6 0, L_0x1967440;  alias, 1 drivers
v0x1965170_0 .net "train_index", 6 0, L_0x193f420;  1 drivers
v0x1965250_0 .net "train_mispredicted", 0 0, L_0x19672e0;  alias, 1 drivers
v0x1965340_0 .net "train_pc", 6 0, L_0x19675d0;  alias, 1 drivers
v0x1965450_0 .net "train_taken", 0 0, L_0x19670c0;  alias, 1 drivers
v0x1965540_0 .net "train_valid", 0 0, v0x1962860_0;  alias, 1 drivers
v0x1963780_0 .array/port v0x1963780, 0;
v0x1963780_1 .array/port v0x1963780, 1;
E_0x1945e80/0 .event anyedge, v0x19603e0_0, v0x1964d10_0, v0x1963780_0, v0x1963780_1;
v0x1963780_2 .array/port v0x1963780, 2;
v0x1963780_3 .array/port v0x1963780, 3;
v0x1963780_4 .array/port v0x1963780, 4;
v0x1963780_5 .array/port v0x1963780, 5;
E_0x1945e80/1 .event anyedge, v0x1963780_2, v0x1963780_3, v0x1963780_4, v0x1963780_5;
v0x1963780_6 .array/port v0x1963780, 6;
v0x1963780_7 .array/port v0x1963780, 7;
v0x1963780_8 .array/port v0x1963780, 8;
v0x1963780_9 .array/port v0x1963780, 9;
E_0x1945e80/2 .event anyedge, v0x1963780_6, v0x1963780_7, v0x1963780_8, v0x1963780_9;
v0x1963780_10 .array/port v0x1963780, 10;
v0x1963780_11 .array/port v0x1963780, 11;
v0x1963780_12 .array/port v0x1963780, 12;
v0x1963780_13 .array/port v0x1963780, 13;
E_0x1945e80/3 .event anyedge, v0x1963780_10, v0x1963780_11, v0x1963780_12, v0x1963780_13;
v0x1963780_14 .array/port v0x1963780, 14;
v0x1963780_15 .array/port v0x1963780, 15;
v0x1963780_16 .array/port v0x1963780, 16;
v0x1963780_17 .array/port v0x1963780, 17;
E_0x1945e80/4 .event anyedge, v0x1963780_14, v0x1963780_15, v0x1963780_16, v0x1963780_17;
v0x1963780_18 .array/port v0x1963780, 18;
v0x1963780_19 .array/port v0x1963780, 19;
v0x1963780_20 .array/port v0x1963780, 20;
v0x1963780_21 .array/port v0x1963780, 21;
E_0x1945e80/5 .event anyedge, v0x1963780_18, v0x1963780_19, v0x1963780_20, v0x1963780_21;
v0x1963780_22 .array/port v0x1963780, 22;
v0x1963780_23 .array/port v0x1963780, 23;
v0x1963780_24 .array/port v0x1963780, 24;
v0x1963780_25 .array/port v0x1963780, 25;
E_0x1945e80/6 .event anyedge, v0x1963780_22, v0x1963780_23, v0x1963780_24, v0x1963780_25;
v0x1963780_26 .array/port v0x1963780, 26;
v0x1963780_27 .array/port v0x1963780, 27;
v0x1963780_28 .array/port v0x1963780, 28;
v0x1963780_29 .array/port v0x1963780, 29;
E_0x1945e80/7 .event anyedge, v0x1963780_26, v0x1963780_27, v0x1963780_28, v0x1963780_29;
v0x1963780_30 .array/port v0x1963780, 30;
v0x1963780_31 .array/port v0x1963780, 31;
v0x1963780_32 .array/port v0x1963780, 32;
v0x1963780_33 .array/port v0x1963780, 33;
E_0x1945e80/8 .event anyedge, v0x1963780_30, v0x1963780_31, v0x1963780_32, v0x1963780_33;
v0x1963780_34 .array/port v0x1963780, 34;
v0x1963780_35 .array/port v0x1963780, 35;
v0x1963780_36 .array/port v0x1963780, 36;
v0x1963780_37 .array/port v0x1963780, 37;
E_0x1945e80/9 .event anyedge, v0x1963780_34, v0x1963780_35, v0x1963780_36, v0x1963780_37;
v0x1963780_38 .array/port v0x1963780, 38;
v0x1963780_39 .array/port v0x1963780, 39;
v0x1963780_40 .array/port v0x1963780, 40;
v0x1963780_41 .array/port v0x1963780, 41;
E_0x1945e80/10 .event anyedge, v0x1963780_38, v0x1963780_39, v0x1963780_40, v0x1963780_41;
v0x1963780_42 .array/port v0x1963780, 42;
v0x1963780_43 .array/port v0x1963780, 43;
v0x1963780_44 .array/port v0x1963780, 44;
v0x1963780_45 .array/port v0x1963780, 45;
E_0x1945e80/11 .event anyedge, v0x1963780_42, v0x1963780_43, v0x1963780_44, v0x1963780_45;
v0x1963780_46 .array/port v0x1963780, 46;
v0x1963780_47 .array/port v0x1963780, 47;
v0x1963780_48 .array/port v0x1963780, 48;
v0x1963780_49 .array/port v0x1963780, 49;
E_0x1945e80/12 .event anyedge, v0x1963780_46, v0x1963780_47, v0x1963780_48, v0x1963780_49;
v0x1963780_50 .array/port v0x1963780, 50;
v0x1963780_51 .array/port v0x1963780, 51;
v0x1963780_52 .array/port v0x1963780, 52;
v0x1963780_53 .array/port v0x1963780, 53;
E_0x1945e80/13 .event anyedge, v0x1963780_50, v0x1963780_51, v0x1963780_52, v0x1963780_53;
v0x1963780_54 .array/port v0x1963780, 54;
v0x1963780_55 .array/port v0x1963780, 55;
v0x1963780_56 .array/port v0x1963780, 56;
v0x1963780_57 .array/port v0x1963780, 57;
E_0x1945e80/14 .event anyedge, v0x1963780_54, v0x1963780_55, v0x1963780_56, v0x1963780_57;
v0x1963780_58 .array/port v0x1963780, 58;
v0x1963780_59 .array/port v0x1963780, 59;
v0x1963780_60 .array/port v0x1963780, 60;
v0x1963780_61 .array/port v0x1963780, 61;
E_0x1945e80/15 .event anyedge, v0x1963780_58, v0x1963780_59, v0x1963780_60, v0x1963780_61;
v0x1963780_62 .array/port v0x1963780, 62;
v0x1963780_63 .array/port v0x1963780, 63;
v0x1963780_64 .array/port v0x1963780, 64;
v0x1963780_65 .array/port v0x1963780, 65;
E_0x1945e80/16 .event anyedge, v0x1963780_62, v0x1963780_63, v0x1963780_64, v0x1963780_65;
v0x1963780_66 .array/port v0x1963780, 66;
v0x1963780_67 .array/port v0x1963780, 67;
v0x1963780_68 .array/port v0x1963780, 68;
v0x1963780_69 .array/port v0x1963780, 69;
E_0x1945e80/17 .event anyedge, v0x1963780_66, v0x1963780_67, v0x1963780_68, v0x1963780_69;
v0x1963780_70 .array/port v0x1963780, 70;
v0x1963780_71 .array/port v0x1963780, 71;
v0x1963780_72 .array/port v0x1963780, 72;
v0x1963780_73 .array/port v0x1963780, 73;
E_0x1945e80/18 .event anyedge, v0x1963780_70, v0x1963780_71, v0x1963780_72, v0x1963780_73;
v0x1963780_74 .array/port v0x1963780, 74;
v0x1963780_75 .array/port v0x1963780, 75;
v0x1963780_76 .array/port v0x1963780, 76;
v0x1963780_77 .array/port v0x1963780, 77;
E_0x1945e80/19 .event anyedge, v0x1963780_74, v0x1963780_75, v0x1963780_76, v0x1963780_77;
v0x1963780_78 .array/port v0x1963780, 78;
v0x1963780_79 .array/port v0x1963780, 79;
v0x1963780_80 .array/port v0x1963780, 80;
v0x1963780_81 .array/port v0x1963780, 81;
E_0x1945e80/20 .event anyedge, v0x1963780_78, v0x1963780_79, v0x1963780_80, v0x1963780_81;
v0x1963780_82 .array/port v0x1963780, 82;
v0x1963780_83 .array/port v0x1963780, 83;
v0x1963780_84 .array/port v0x1963780, 84;
v0x1963780_85 .array/port v0x1963780, 85;
E_0x1945e80/21 .event anyedge, v0x1963780_82, v0x1963780_83, v0x1963780_84, v0x1963780_85;
v0x1963780_86 .array/port v0x1963780, 86;
v0x1963780_87 .array/port v0x1963780, 87;
v0x1963780_88 .array/port v0x1963780, 88;
v0x1963780_89 .array/port v0x1963780, 89;
E_0x1945e80/22 .event anyedge, v0x1963780_86, v0x1963780_87, v0x1963780_88, v0x1963780_89;
v0x1963780_90 .array/port v0x1963780, 90;
v0x1963780_91 .array/port v0x1963780, 91;
v0x1963780_92 .array/port v0x1963780, 92;
v0x1963780_93 .array/port v0x1963780, 93;
E_0x1945e80/23 .event anyedge, v0x1963780_90, v0x1963780_91, v0x1963780_92, v0x1963780_93;
v0x1963780_94 .array/port v0x1963780, 94;
v0x1963780_95 .array/port v0x1963780, 95;
v0x1963780_96 .array/port v0x1963780, 96;
v0x1963780_97 .array/port v0x1963780, 97;
E_0x1945e80/24 .event anyedge, v0x1963780_94, v0x1963780_95, v0x1963780_96, v0x1963780_97;
v0x1963780_98 .array/port v0x1963780, 98;
v0x1963780_99 .array/port v0x1963780, 99;
v0x1963780_100 .array/port v0x1963780, 100;
v0x1963780_101 .array/port v0x1963780, 101;
E_0x1945e80/25 .event anyedge, v0x1963780_98, v0x1963780_99, v0x1963780_100, v0x1963780_101;
v0x1963780_102 .array/port v0x1963780, 102;
v0x1963780_103 .array/port v0x1963780, 103;
v0x1963780_104 .array/port v0x1963780, 104;
v0x1963780_105 .array/port v0x1963780, 105;
E_0x1945e80/26 .event anyedge, v0x1963780_102, v0x1963780_103, v0x1963780_104, v0x1963780_105;
v0x1963780_106 .array/port v0x1963780, 106;
v0x1963780_107 .array/port v0x1963780, 107;
v0x1963780_108 .array/port v0x1963780, 108;
v0x1963780_109 .array/port v0x1963780, 109;
E_0x1945e80/27 .event anyedge, v0x1963780_106, v0x1963780_107, v0x1963780_108, v0x1963780_109;
v0x1963780_110 .array/port v0x1963780, 110;
v0x1963780_111 .array/port v0x1963780, 111;
v0x1963780_112 .array/port v0x1963780, 112;
v0x1963780_113 .array/port v0x1963780, 113;
E_0x1945e80/28 .event anyedge, v0x1963780_110, v0x1963780_111, v0x1963780_112, v0x1963780_113;
v0x1963780_114 .array/port v0x1963780, 114;
v0x1963780_115 .array/port v0x1963780, 115;
v0x1963780_116 .array/port v0x1963780, 116;
v0x1963780_117 .array/port v0x1963780, 117;
E_0x1945e80/29 .event anyedge, v0x1963780_114, v0x1963780_115, v0x1963780_116, v0x1963780_117;
v0x1963780_118 .array/port v0x1963780, 118;
v0x1963780_119 .array/port v0x1963780, 119;
v0x1963780_120 .array/port v0x1963780, 120;
v0x1963780_121 .array/port v0x1963780, 121;
E_0x1945e80/30 .event anyedge, v0x1963780_118, v0x1963780_119, v0x1963780_120, v0x1963780_121;
v0x1963780_122 .array/port v0x1963780, 122;
v0x1963780_123 .array/port v0x1963780, 123;
v0x1963780_124 .array/port v0x1963780, 124;
v0x1963780_125 .array/port v0x1963780, 125;
E_0x1945e80/31 .event anyedge, v0x1963780_122, v0x1963780_123, v0x1963780_124, v0x1963780_125;
v0x1963780_126 .array/port v0x1963780, 126;
v0x1963780_127 .array/port v0x1963780, 127;
E_0x1945e80/32 .event anyedge, v0x1963780_126, v0x1963780_127, v0x1964a60_0;
E_0x1945e80 .event/or E_0x1945e80/0, E_0x1945e80/1, E_0x1945e80/2, E_0x1945e80/3, E_0x1945e80/4, E_0x1945e80/5, E_0x1945e80/6, E_0x1945e80/7, E_0x1945e80/8, E_0x1945e80/9, E_0x1945e80/10, E_0x1945e80/11, E_0x1945e80/12, E_0x1945e80/13, E_0x1945e80/14, E_0x1945e80/15, E_0x1945e80/16, E_0x1945e80/17, E_0x1945e80/18, E_0x1945e80/19, E_0x1945e80/20, E_0x1945e80/21, E_0x1945e80/22, E_0x1945e80/23, E_0x1945e80/24, E_0x1945e80/25, E_0x1945e80/26, E_0x1945e80/27, E_0x1945e80/28, E_0x1945e80/29, E_0x1945e80/30, E_0x1945e80/31, E_0x1945e80/32;
S_0x1963480 .scope begin, "$unm_blk_2" "$unm_blk_2" 4 29, 4 29 0, S_0x1962d30;
 .timescale 0 0;
v0x1963680_0 .var/i "i", 31 0;
S_0x19657f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x1933a20;
 .timescale -12 -12;
E_0x1946170 .event anyedge, v0x19665f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x19665f0_0;
    %nor/r;
    %assign/vec4 v0x19665f0_0, 0;
    %wait E_0x1946170;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1960ae0;
T_4 ;
    %wait E_0x18fe7b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1961fb0_0, 0;
    %wait E_0x18fe7b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1961fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1961ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1962390_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x1962200_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1962630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19627c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1962860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1961ee0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1961e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1961090_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1960d50;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1961590;
    %join;
    %wait E_0x18fe7b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1961fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1961ee0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1961e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1961ee0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1962200_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1962630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19627c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1962860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1962390_0, 0;
    %wait E_0x18df9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1961fb0_0, 0;
    %wait E_0x18fe7b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1962860_0, 0;
    %wait E_0x18fe7b0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x1962200_0, 0;
    %wait E_0x18fe7b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1962860_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18fe7b0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1962200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19627c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1962860_0, 0;
    %wait E_0x18fe7b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1962860_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18fe7b0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1961590;
    %join;
    %wait E_0x18fe7b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1961fb0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1961e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1961ee0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1962200_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1962630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x19627c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1962860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1962390_0, 0;
    %wait E_0x18df9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1961fb0_0, 0;
    %wait E_0x18fe7b0;
    %wait E_0x18fe7b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1962860_0, 0;
    %wait E_0x18fe7b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1962860_0, 0;
    %wait E_0x18fe7b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1962860_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x1962200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19627c0_0, 0;
    %wait E_0x18fe7b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1962860_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18fe7b0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1962200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19627c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1962860_0, 0;
    %wait E_0x18fe7b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1962860_0, 0;
    %wait E_0x18fe7b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1962860_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x1962200_0, 0;
    %wait E_0x18fe7b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1962860_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18fe7b0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1961590;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18fea00;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x1962860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19627c0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1962630_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1961e40_0, 0;
    %assign/vec4 v0x1961ee0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x1962200_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x1962390_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x18ecc50;
T_5 ;
    %wait E_0x18ff560;
    %load/vec4 v0x195fd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x18f1610;
    %jmp t_0;
    .scope S_0x18f1610;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x192c840_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x192c840_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x192c840_0;
    %store/vec4a v0x195fee0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x192c840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x192c840_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x18ecc50;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1960080_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x19603e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x1960080_0;
    %load/vec4 v0x1960320_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1960080_0, 0;
T_5.5 ;
    %load/vec4 v0x19608c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x1960580_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x195fee0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x1960800_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x1960580_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x195fee0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1960580_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x195fee0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x1960580_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x195fee0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x1960800_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x1960580_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x195fee0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1960580_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x195fee0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x1960660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x19604a0_0;
    %load/vec4 v0x1960800_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1960080_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1962d30;
T_6 ;
    %wait E_0x18ff560;
    %load/vec4 v0x1964860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_3, S_0x1963480;
    %jmp t_2;
    .scope S_0x1963480;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1963680_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x1963680_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x1963680_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1963780, 0, 4;
T_6.4 ; for-loop step statement
    %load/vec4 v0x1963680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1963680_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1964a60_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1964b00_0, 0;
    %end;
    .scope S_0x1962d30;
t_2 %join;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1965540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x1965450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x1965170_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1963780, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_6.9, 5;
    %load/vec4 v0x1965170_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1963780, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1965170_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1963780, 0, 4;
T_6.9 ;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x1965170_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1963780, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.11, 5;
    %load/vec4 v0x1965170_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1963780, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1965170_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1963780, 0, 4;
T_6.11 ;
T_6.8 ;
    %load/vec4 v0x1965250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %load/vec4 v0x1965060_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x1965450_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1964a60_0, 0;
T_6.13 ;
T_6.5 ;
    %load/vec4 v0x1964fc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.17, 9;
    %load/vec4 v0x1965540_0;
    %nor/r;
    %and;
T_6.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x1964a60_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x1964d10_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1963780, 4;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1964b00_0, 0;
    %jmp T_6.16;
T_6.15 ;
    %load/vec4 v0x1965540_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.20, 9;
    %load/vec4 v0x1965250_0;
    %nor/r;
    %and;
T_6.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %load/vec4 v0x1965060_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x1965450_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1964b00_0, 0;
T_6.18 ;
T_6.16 ;
    %load/vec4 v0x1965540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_6.23, 8;
    %load/vec4 v0x1965540_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.24, 10;
    %load/vec4 v0x1965250_0;
    %nor/r;
    %and;
T_6.24;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.23;
    %jmp/0xz  T_6.21, 8;
    %load/vec4 v0x1964b00_0;
    %assign/vec4 v0x1964a60_0, 0;
T_6.21 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1962d30;
T_7 ;
    %wait E_0x1945e80;
    %load/vec4 v0x1964fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1964d10_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1963780, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x1964f00_0, 0, 1;
    %load/vec4 v0x1964a60_0;
    %store/vec4 v0x1964c30_0, 0, 7;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1964f00_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1964c30_0, 0, 7;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1933a20;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1966040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19665f0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1933a20;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x1966040_0;
    %inv;
    %store/vec4 v0x1966040_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1933a20;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1961ca0_0, v0x1966860_0, v0x1966040_0, v0x1965fa0_0, v0x19664b0_0, v0x19662d0_0, v0x1966bc0_0, v0x1966b20_0, v0x19669c0_0, v0x1966900_0, v0x1966a60_0, v0x1966410_0, v0x1966370_0, v0x1966230_0, v0x19660e0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1933a20;
T_11 ;
    %load/vec4 v0x1966550_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1966550_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1966550_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1966550_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x1966550_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1966550_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x1966550_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1966550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1966550_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1966550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1933a20;
T_12 ;
    %wait E_0x18fea00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1966550_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1966550_0, 4, 32;
    %load/vec4 v0x19666b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1966550_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1966550_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1966550_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1966550_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1966410_0;
    %load/vec4 v0x1966410_0;
    %load/vec4 v0x1966370_0;
    %xor;
    %load/vec4 v0x1966410_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1966550_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1966550_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1966550_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1966550_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x1966230_0;
    %load/vec4 v0x1966230_0;
    %load/vec4 v0x19660e0_0;
    %xor;
    %load/vec4 v0x1966230_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x1966550_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1966550_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x1966550_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1966550_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/gshare/iter5/response4/top_module.sv";
