/* Generated by Yosys 0.47+204 (git sha1 b66897e9b, clang++ 18.1.8 -fPIC -O3) */

module Controller(clock, a_1, a_2, a_3, c_0, c_1, c_2, c_3, a_0);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  reg _11_ = 1'h0;
  input a_0;
  wire a_0;
  input a_1;
  wire a_1;
  input a_2;
  wire a_2;
  input a_3;
  wire a_3;
  output c_0;
  wire c_0;
  output c_1;
  wire c_1;
  output c_2;
  wire c_2;
  output c_3;
  wire c_3;
  input clock;
  wire clock;
  assign _00_ = _06_ & _11_;
  assign _01_ = a_1 & a_2;
  assign _02_ = a_3 & _10_;
  assign _03_ = _01_ & _02_;
  assign _05_ = a_3 & _00_;
  assign _07_ = _01_ & _05_;
  assign _09_ = _04_ & _08_;
  assign _10_ = a_0 & _11_;
  always_ff @(posedge clock)
    _11_ <= a_0;
  assign _06_ = ~a_0;
  assign _04_ = ~_03_;
  assign _08_ = ~_07_;
  assign c_1 = ~_09_;
  assign c_2 = c_1;
  assign c_0 = a_0;
  assign c_3 = c_1;
endmodule
