#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Sep 11 14:36:17 2024
# Process ID: 12872
# Current directory: D:/OneDrive - Nanyang Technological University/Research/Projects/SCA on NVDLA/open-sourced-code/hardware_design/whole_block_design_zc706/NVDLA_SMALL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6976 D:\OneDrive - Nanyang Technological University\Research\Projects\SCA on NVDLA\open-sourced-code\hardware_design\whole_block_design_zc706\NVDLA_SMALL\NVDLA_3.xpr
# Log file: D:/OneDrive - Nanyang Technological University/Research/Projects/SCA on NVDLA/open-sourced-code/hardware_design/whole_block_design_zc706/NVDLA_SMALL/vivado.log
# Journal file: D:/OneDrive - Nanyang Technological University/Research/Projects/SCA on NVDLA/open-sourced-code/hardware_design/whole_block_design_zc706/NVDLA_SMALL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/OneDrive - Nanyang Technological University/Research/Projects/SCA on NVDLA/open-sourced-code/hardware_design/whole_block_design_zc706/NVDLA_SMALL/NVDLA_3.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/OneDrive - Nanyang Technological University/Research/Projects/SCA on NVDLA/open-sourced-code/hardware_design/whole_block_design_zc706/NVDLA_SMALL'
INFO: [Project 1-313] Project file moved from 'E:/OneDrive - Nanyang Technological University/Vivado_design/10.15_tdconly/NVDLA_SMALL' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/OneDrive - Nanyang Technological University/Research/Projects/SCA on NVDLA/open-sourced-code/E:/tests/8.10/a.tcl', nor could it be found using path 'E:/OneDrive - Nanyang Technological University/E:/tests/8.10/a.tcl'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/OneDrive - Nanyang Technological University/Research/Projects/SCA on NVDLA/open-sourced-code/hardware_design/whole_block_design_zc706/a.tcl', nor could it be found using path 'E:/OneDrive - Nanyang Technological University/Vivado_design/10.15_tdconly/a.tcl'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/OneDrive - Nanyang Technological University/Research/Projects/SCA on NVDLA/open-sourced-code/hardware_design/whole_block_design_zc706/place_tdc.tcl', nor could it be found using path 'E:/OneDrive - Nanyang Technological University/Vivado_design/10.15_tdconly/place_tdc.tcl'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/OneDrive - Nanyang Technological University/Research/Projects/SCA on NVDLA/open-sourced-code/hardware_design/10.14/place_tdc.tcl', nor could it be found using path 'E:/OneDrive - Nanyang Technological University/Vivado_design/10.14/place_tdc.tcl'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/OneDrive - Nanyang Technological University/Research/Projects/SCA on NVDLA/open-sourced-code/hardware_design/whole_block_design_zc706/IP', nor could it be found using path 'E:/OneDrive - Nanyang Technological University/Vivado_design/10.15_tdconly/IP'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/OneDrive - Nanyang Technological University/Research/Projects/SCA on NVDLA/open-sourced-code/ip_repo', nor could it be found using path 'E:/OneDrive - Nanyang Technological University/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/OneDrive - Nanyang Technological University/Research/Projects/SCA on NVDLA/open-sourced-code/hardware_design/whole_block_design_zc706/IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/OneDrive - Nanyang Technological University/Research/Projects/SCA on NVDLA/open-sourced-code/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Software/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'd:/OneDrive - Nanyang Technological University/Research/Projects/SCA on NVDLA/open-sourced-code/hardware_design/whole_block_design_zc706/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/design_1_processing_system7_0_0.hwdef'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'd:/OneDrive - Nanyang Technological University/Research/Projects/SCA on NVDLA/open-sourced-code/hardware_design/whole_block_design_zc706/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'd:/OneDrive - Nanyang Technological University/Research/Projects/SCA on NVDLA/open-sourced-code/hardware_design/whole_block_design_zc706/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'd:/OneDrive - Nanyang Technological University/Research/Projects/SCA on NVDLA/open-sourced-code/hardware_design/whole_block_design_zc706/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'd:/OneDrive - Nanyang Technological University/Research/Projects/SCA on NVDLA/open-sourced-code/hardware_design/whole_block_design_zc706/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_NV_nvdla_wrapper_0_1' generated file not found 'd:/OneDrive - Nanyang Technological University/Research/Projects/SCA on NVDLA/open-sourced-code/hardware_design/whole_block_design_zc706/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_NV_nvdla_wrapper_0_1/design_1_NV_nvdla_wrapper_0_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_NV_nvdla_wrapper_0_1' generated file not found 'd:/OneDrive - Nanyang Technological University/Research/Projects/SCA on NVDLA/open-sourced-code/hardware_design/whole_block_design_zc706/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_NV_nvdla_wrapper_0_1/design_1_NV_nvdla_wrapper_0_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_NV_nvdla_wrapper_0_1
design_1_tdc_bank_0_1

open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 908.918 ; gain = 43.816
open_bd_design {D:/OneDrive - Nanyang Technological University/Research/Projects/SCA on NVDLA/open-sourced-code/hardware_design/whole_block_design_zc706/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:NV_nvdla_wrapper:1.0 - NV_nvdla_wrapper_0
Adding component instance block -- xilinx.com:ip:axi_apb_bridge:3.0 - axi_apb_bridge_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_10M
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_1
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- emse.sas:sca:tdc_bank:1.0 - tdc_bank_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /NV_nvdla_wrapper_0/dla_intr(intr) and /ila_0/probe0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /tdc_bank_0/delta_i(undef)
Successfully read diagram <design_1> from BD file <D:/OneDrive - Nanyang Technological University/Research/Projects/SCA on NVDLA/open-sourced-code/hardware_design/whole_block_design_zc706/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1217.246 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 11 14:38:09 2024...
