<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='162' type='const llvm::TargetRegisterClass * llvm::SIRegisterInfo::getSubRegClass(const llvm::TargetRegisterClass * RC, unsigned int SubIdx) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='159'>/// \returns The register class that is used for a sub-register of \p RC for
  /// the given \p SubIdx.  If \p SubIdx equals NoSubRegister, \p RC will
  /// be returned.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='289' u='c' c='_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3608' u='c' c='_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1399' ll='1443' type='const llvm::TargetRegisterClass * llvm::SIRegisterInfo::getSubRegClass(const llvm::TargetRegisterClass * RC, unsigned int SubIdx) const'/>
