##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_SBD_IntClock
		4.3::Critical Path Report for UART_Wind_IntClock
		4.4::Critical Path Report for clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clock:R vs. clock:R)
		5.2::Critical Path Report for (UART_SBD_IntClock:R vs. UART_SBD_IntClock:R)
		5.3::Critical Path Report for (UART_Wind_IntClock:R vs. UART_Wind_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. clock:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. UART_SBD_IntClock:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. UART_Wind_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: ADC_theACLK                  | N/A                   | Target: 1.71 MHz   | 
Clock: ADC_theACLK(fixed-function)  | N/A                   | Target: 1.85 MHz   | 
Clock: CyBUS_CLK                    | Frequency: 50.33 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)    | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                        | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz  | 
Clock: UART_SBD_IntClock            | Frequency: 44.02 MHz  | Target: 0.46 MHz   | 
Clock: UART_Wind_IntClock           | Frequency: 43.77 MHz  | Target: 0.15 MHz   | 
Clock: clock                        | Frequency: 59.09 MHz  | Target: 1.00 MHz   | 
Clock: timer_clock                  | N/A                   | Target: 0.01 MHz   | 
Clock: timer_clock(fixed-function)  | N/A                   | Target: 0.01 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK           UART_SBD_IntClock   41666.7          21796       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           UART_Wind_IntClock  41666.7          22866       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           clock               41666.7          27094       N/A              N/A         N/A              N/A         N/A              N/A         
UART_SBD_IntClock   UART_SBD_IntClock   2.16667e+006     2143949     N/A              N/A         N/A              N/A         N/A              N/A         
UART_Wind_IntClock  UART_Wind_IntClock  6.5e+006         6477153     N/A              N/A         N/A              N/A         N/A              N/A         
clock               clock               1e+006           983077      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
SBD_Tx(0)_PAD     32481         UART_SBD_IntClock:R          
SCL_1(0)_PAD:out  21217         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  25707         CyBUS_CLK(fixed-function):R  
Wind_Tx(0)_PAD    30377         UART_Wind_IntClock:R         
clockPin(0)_PAD   23886         clock:R                      
selectPin(0)_PAD  23193         clock:R                      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 50.33 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21796p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -5210
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14661
-------------------------------------   ----- 
End-of-path arrival time (ps)           14661
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell2             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                                iocell2         2187   2187  21796  RISE       1
\UART_SBD:BUART:rx_postpoll\/main_1         macrocell15     6815   9002  21796  RISE       1
\UART_SBD:BUART:rx_postpoll\/q              macrocell15     3350  12352  21796  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2309  14661  21796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_SBD_IntClock
***********************************************
Clock: UART_SBD_IntClock
Frequency: 44.02 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_2\/q
Path End       : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2143949p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                        -11520
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2155147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11198
-------------------------------------   ----- 
End-of-path arrival time (ps)           11198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_2\/q                      macrocell27     1250   1250  2143949  RISE       1
\UART_SBD:BUART:counter_load_not\/main_2           macrocell7      3700   4950  2143949  RISE       1
\UART_SBD:BUART:counter_load_not\/q                macrocell7      3350   8300  2143949  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2897  11198  2143949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_Wind_IntClock
************************************************
Clock: UART_Wind_IntClock
Frequency: 43.77 MHz | Target: 0.15 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_0\/q
Path End       : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 6477153p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                          -11520
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6488480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11327
-------------------------------------   ----- 
End-of-path arrival time (ps)           11327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_0\/q                      macrocell47     1250   1250  6477153  RISE       1
\UART_Wind:BUART:counter_load_not\/main_1           macrocell31     4414   5664  6477153  RISE       1
\UART_Wind:BUART:counter_load_not\/q                macrocell31     3350   9014  6477153  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2313  11327  6477153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell6       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for clock
***********************************
Clock: clock
Frequency: 59.09 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:TxStsReg\/status_0
Capture Clock  : \master:BSPIM:TxStsReg\/clock
Path slack     : 983077p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -1570
----------------------------------------   ------- 
End-of-path required time (ps)              998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15353
-------------------------------------   ----- 
End-of-path arrival time (ps)           15353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q           macrocell59    1250   1250  983077  RISE       1
\master:BSPIM:tx_status_0\/main_2  macrocell62    5253   6503  983077  RISE       1
\master:BSPIM:tx_status_0\/q       macrocell62    3350   9853  983077  RISE       1
\master:BSPIM:TxStsReg\/status_0   statusicell6   5500  15353  983077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:TxStsReg\/clock                              statusicell6        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clock:R vs. clock:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:TxStsReg\/status_0
Capture Clock  : \master:BSPIM:TxStsReg\/clock
Path slack     : 983077p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -1570
----------------------------------------   ------- 
End-of-path required time (ps)              998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15353
-------------------------------------   ----- 
End-of-path arrival time (ps)           15353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q           macrocell59    1250   1250  983077  RISE       1
\master:BSPIM:tx_status_0\/main_2  macrocell62    5253   6503  983077  RISE       1
\master:BSPIM:tx_status_0\/q       macrocell62    3350   9853  983077  RISE       1
\master:BSPIM:TxStsReg\/status_0   statusicell6   5500  15353  983077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:TxStsReg\/clock                              statusicell6        0      0  RISE       1


5.2::Critical Path Report for (UART_SBD_IntClock:R vs. UART_SBD_IntClock:R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_2\/q
Path End       : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2143949p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                        -11520
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2155147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11198
-------------------------------------   ----- 
End-of-path arrival time (ps)           11198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_2\/q                      macrocell27     1250   1250  2143949  RISE       1
\UART_SBD:BUART:counter_load_not\/main_2           macrocell7      3700   4950  2143949  RISE       1
\UART_SBD:BUART:counter_load_not\/q                macrocell7      3350   8300  2143949  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2897  11198  2143949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (UART_Wind_IntClock:R vs. UART_Wind_IntClock:R)
*****************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_0\/q
Path End       : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 6477153p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                          -11520
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6488480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11327
-------------------------------------   ----- 
End-of-path arrival time (ps)           11327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_0\/q                      macrocell47     1250   1250  6477153  RISE       1
\UART_Wind:BUART:counter_load_not\/main_1           macrocell31     4414   5664  6477153  RISE       1
\UART_Wind:BUART:counter_load_not\/q                macrocell31     3350   9014  6477153  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2313  11327  6477153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell6       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. clock:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : dataPin(0)/fb
Path End       : \master:BSPIM:sR16:Dp:u0\/route_si
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 27094p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyBUS_CLK:R#24 vs. clock:R#2)   41667
- Setup time                                    -6780
---------------------------------------------   ----- 
End-of-path required time (ps)                  34887

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7792
-------------------------------------   ---- 
End-of-path arrival time (ps)           7792
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
dataPin(0)/in_clock                                         iocell9             0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
dataPin(0)/fb                       iocell9         2503   2503  27094  RISE       1
\master:BSPIM:sR16:Dp:u0\/route_si  datapathcell7   5289   7792  27094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. UART_SBD_IntClock:R)
*******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21796p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -5210
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14661
-------------------------------------   ----- 
End-of-path arrival time (ps)           14661
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell2             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                                iocell2         2187   2187  21796  RISE       1
\UART_SBD:BUART:rx_postpoll\/main_1         macrocell15     6815   9002  21796  RISE       1
\UART_SBD:BUART:rx_postpoll\/q              macrocell15     3350  12352  21796  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2309  14661  21796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. UART_Wind_IntClock:R)
********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22866p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -5210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13591
-------------------------------------   ----- 
End-of-path arrival time (ps)           13591
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                                iocell6         2667   2667  22866  RISE       1
\UART_Wind:BUART:rx_postpoll\/main_0         macrocell37     4661   7328  22866  RISE       1
\UART_Wind:BUART:rx_postpoll\/q              macrocell37     3350  10678  22866  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2913  13591  22866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21796p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -5210
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14661
-------------------------------------   ----- 
End-of-path arrival time (ps)           14661
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell2             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                                iocell2         2187   2187  21796  RISE       1
\UART_SBD:BUART:rx_postpoll\/main_1         macrocell15     6815   9002  21796  RISE       1
\UART_SBD:BUART:rx_postpoll\/q              macrocell15     3350  12352  21796  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2309  14661  21796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22866p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -5210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13591
-------------------------------------   ----- 
End-of-path arrival time (ps)           13591
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                                iocell6         2667   2667  22866  RISE       1
\UART_Wind:BUART:rx_postpoll\/main_0         macrocell37     4661   7328  22866  RISE       1
\UART_Wind:BUART:rx_postpoll\/q              macrocell37     3350  10678  22866  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2913  13591  22866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : dataPin(0)/fb
Path End       : \master:BSPIM:sR16:Dp:u0\/route_si
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 27094p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyBUS_CLK:R#24 vs. clock:R#2)   41667
- Setup time                                    -6780
---------------------------------------------   ----- 
End-of-path required time (ps)                  34887

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7792
-------------------------------------   ---- 
End-of-path arrival time (ps)           7792
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
dataPin(0)/in_clock                                         iocell9             0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
dataPin(0)/fb                       iocell9         2503   2503  27094  RISE       1
\master:BSPIM:sR16:Dp:u0\/route_si  datapathcell7   5289   7792  27094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:rx_state_2\/main_8
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 27800p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10357
-------------------------------------   ----- 
End-of-path arrival time (ps)           10357
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell2             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                        iocell2       2187   2187  21796  RISE       1
\UART_SBD:BUART:rx_state_2\/main_8  macrocell17   8170  10357  27800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:rx_state_0\/main_9
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 27833p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10324
-------------------------------------   ----- 
End-of-path arrival time (ps)           10324
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell2             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                        iocell2       2187   2187  21796  RISE       1
\UART_SBD:BUART:rx_state_0\/main_9  macrocell16   8137  10324  27833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:rx_status_3\/main_6
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 27833p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10324
-------------------------------------   ----- 
End-of-path arrival time (ps)           10324
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell2             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                         iocell2       2187   2187  21796  RISE       1
\UART_SBD:BUART:rx_status_3\/main_6  macrocell20   8137  10324  27833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:pollcount_0\/main_2
Capture Clock  : \UART_SBD:BUART:pollcount_0\/clock_0
Path slack     : 29155p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9002
-------------------------------------   ---- 
End-of-path arrival time (ps)           9002
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell2             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                         iocell2       2187   2187  21796  RISE       1
\UART_SBD:BUART:pollcount_0\/main_2  macrocell8    6815   9002  29155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:pollcount_1\/main_3
Capture Clock  : \UART_SBD:BUART:pollcount_1\/clock_0
Path slack     : 29155p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9002
-------------------------------------   ---- 
End-of-path arrival time (ps)           9002
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell2             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                         iocell2       2187   2187  21796  RISE       1
\UART_SBD:BUART:pollcount_1\/main_3  macrocell9    6815   9002  29155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:rx_state_0\/main_5
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 29748p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8408
-------------------------------------   ---- 
End-of-path arrival time (ps)           8408
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                        iocell6       2667   2667  22866  RISE       1
\UART_Wind:BUART:rx_state_0\/main_5  macrocell38   5741   8408  29748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:rx_state_2\/main_5
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 29753p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8403
-------------------------------------   ---- 
End-of-path arrival time (ps)           8403
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                        iocell6       2667   2667  22866  RISE       1
\UART_Wind:BUART:rx_state_2\/main_5  macrocell39   5736   8403  29753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:rx_status_3\/main_5
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 29753p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8403
-------------------------------------   ---- 
End-of-path arrival time (ps)           8403
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                         iocell6       2667   2667  22866  RISE       1
\UART_Wind:BUART:rx_status_3\/main_5  macrocell42   5736   8403  29753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:rx_last\/main_0
Capture Clock  : \UART_SBD:BUART:rx_last\/clock_0
Path slack     : 30727p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7429
-------------------------------------   ---- 
End-of-path arrival time (ps)           7429
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell2             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                     iocell2       2187   2187  21796  RISE       1
\UART_SBD:BUART:rx_last\/main_0  macrocell13   5242   7429  30727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_last\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 30828p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7328
-------------------------------------   ---- 
End-of-path arrival time (ps)           7328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb    iocell6       2667   2667  22866  RISE       1
MODIN1_0/main_2  macrocell1    4661   7328  30828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 30828p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7328
-------------------------------------   ---- 
End-of-path arrival time (ps)           7328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb    iocell6       2667   2667  22866  RISE       1
MODIN1_1/main_2  macrocell2    4661   7328  30828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:rx_last\/main_0
Capture Clock  : \UART_Wind:BUART:rx_last\/clock_0
Path slack     : 30828p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7328
-------------------------------------   ---- 
End-of-path arrival time (ps)           7328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                     iocell6       2667   2667  22866  RISE       1
\UART_Wind:BUART:rx_last\/main_0  macrocell35   4661   7328  30828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_last\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:TxStsReg\/status_0
Capture Clock  : \master:BSPIM:TxStsReg\/clock
Path slack     : 983077p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -1570
----------------------------------------   ------- 
End-of-path required time (ps)              998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15353
-------------------------------------   ----- 
End-of-path arrival time (ps)           15353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q           macrocell59    1250   1250  983077  RISE       1
\master:BSPIM:tx_status_0\/main_2  macrocell62    5253   6503  983077  RISE       1
\master:BSPIM:tx_status_0\/q       macrocell62    3350   9853  983077  RISE       1
\master:BSPIM:TxStsReg\/status_0   statusicell6   5500  15353  983077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:TxStsReg\/clock                              statusicell6        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:sR16:Dp:u0\/f1_load
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 984002p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -1850
----------------------------------------   ------- 
End-of-path required time (ps)              998150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14148
-------------------------------------   ----- 
End-of-path arrival time (ps)           14148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4   count7cell      2110   2110  984002  RISE       1
\master:BSPIM:load_rx_data\/main_0  macrocell56     4494   6604  984002  RISE       1
\master:BSPIM:load_rx_data\/q       macrocell56     3350   9954  984002  RISE       1
\master:BSPIM:sR16:Dp:u0\/f1_load   datapathcell7   4193  14148  984002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:TxStsReg\/status_3
Capture Clock  : \master:BSPIM:TxStsReg\/clock
Path slack     : 984320p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -1570
----------------------------------------   ------- 
End-of-path required time (ps)              998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14110
-------------------------------------   ----- 
End-of-path arrival time (ps)           14110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4   count7cell     2110   2110  984002  RISE       1
\master:BSPIM:load_rx_data\/main_0  macrocell56    4494   6604  984002  RISE       1
\master:BSPIM:load_rx_data\/q       macrocell56    3350   9954  984002  RISE       1
\master:BSPIM:TxStsReg\/status_3    statusicell6   4155  14110  984320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:TxStsReg\/clock                              statusicell6        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:sR16:Dp:u1\/f1_load
Capture Clock  : \master:BSPIM:sR16:Dp:u1\/clock
Path slack     : 984557p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -1850
----------------------------------------   ------- 
End-of-path required time (ps)              998150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13593
-------------------------------------   ----- 
End-of-path arrival time (ps)           13593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4   count7cell      2110   2110  984002  RISE       1
\master:BSPIM:load_rx_data\/main_0  macrocell56     4494   6604  984002  RISE       1
\master:BSPIM:load_rx_data\/q       macrocell56     3350   9954  984002  RISE       1
\master:BSPIM:sR16:Dp:u1\/f1_load   datapathcell8   3638  13593  984557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u1\/clock                            datapathcell8       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb
Path End       : \master:BSPIM:RxStsReg\/status_6
Capture Clock  : \master:BSPIM:RxStsReg\/clock
Path slack     : 985189p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -1570
----------------------------------------   ------- 
End-of-path required time (ps)              998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13241
-------------------------------------   ----- 
End-of-path arrival time (ps)           13241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb  datapathcell7   5280   5280  985189  RISE       1
\master:BSPIM:rx_status_6\/main_5           macrocell58     2306   7586  985189  RISE       1
\master:BSPIM:rx_status_6\/q                macrocell58     3350  10936  985189  RISE       1
\master:BSPIM:RxStsReg\/status_6            statusicell5    2306  13241  985189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:RxStsReg\/clock                              statusicell5        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u1\/so_comb
Path End       : \master:BSPIM:mosi_reg\/main_4
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 985311p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11179
-------------------------------------   ----- 
End-of-path arrival time (ps)           11179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u1\/clock                            datapathcell8       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u1\/so_comb  datapathcell8   8300   8300  985311  RISE       1
\master:BSPIM:mosi_reg\/main_4     macrocell57     2879  11179  985311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:sR16:Dp:u1\/cs_addr_2
Capture Clock  : \master:BSPIM:sR16:Dp:u1\/clock
Path slack     : 985459p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -6300
----------------------------------------   ------- 
End-of-path required time (ps)              993700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8241
-------------------------------------   ---- 
End-of-path arrival time (ps)           8241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q             macrocell61     1250   1250  984485  RISE       1
\master:BSPIM:sR16:Dp:u1\/cs_addr_2  datapathcell8   6991   8241  985459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u1\/clock                            datapathcell8       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:sR16:Dp:u0\/cs_addr_2
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 985865p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -6300
----------------------------------------   ------- 
End-of-path required time (ps)              993700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7835
-------------------------------------   ---- 
End-of-path arrival time (ps)           7835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q             macrocell61     1250   1250  984485  RISE       1
\master:BSPIM:sR16:Dp:u0\/cs_addr_2  datapathcell7   6585   7835  985865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:sR16:Dp:u1\/cs_addr_1
Capture Clock  : \master:BSPIM:sR16:Dp:u1\/clock
Path slack     : 986620p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -6300
----------------------------------------   ------- 
End-of-path required time (ps)              993700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7080
-------------------------------------   ---- 
End-of-path arrival time (ps)           7080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q             macrocell60     1250   1250  984824  RISE       1
\master:BSPIM:sR16:Dp:u1\/cs_addr_1  datapathcell8   5830   7080  986620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u1\/clock                            datapathcell8       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb
Path End       : \master:BSPIM:state_1\/main_8
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 986736p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9754
-------------------------------------   ---- 
End-of-path arrival time (ps)           9754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  986736  RISE       1
\master:BSPIM:state_1\/main_8               macrocell60     4474   9754  986736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb
Path End       : \master:BSPIM:state_2\/main_8
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 986736p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9754
-------------------------------------   ---- 
End-of-path arrival time (ps)           9754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  986736  RISE       1
\master:BSPIM:state_2\/main_8               macrocell61     4474   9754  986736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:sR16:Dp:u0\/cs_addr_1
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 987163p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -6300
----------------------------------------   ------- 
End-of-path required time (ps)              993700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6537
-------------------------------------   ---- 
End-of-path arrival time (ps)           6537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q             macrocell60     1250   1250  984824  RISE       1
\master:BSPIM:sR16:Dp:u0\/cs_addr_1  datapathcell7   5287   6537  987163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:load_cond\/main_0
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 987675p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8815
-------------------------------------   ---- 
End-of-path arrival time (ps)           8815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q         macrocell61   1250   1250  984485  RISE       1
\master:BSPIM:load_cond\/main_0  macrocell55   7565   8815  987675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : Net_68/main_0
Capture Clock  : Net_68/clock_0
Path slack     : 988644p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7846
-------------------------------------   ---- 
End-of-path arrival time (ps)           7846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q  macrocell61   1250   1250  984485  RISE       1
Net_68/main_0             macrocell6    6596   7846  988644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_68/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:state_0\/main_0
Capture Clock  : \master:BSPIM:state_0\/clock_0
Path slack     : 988644p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7846
-------------------------------------   ---- 
End-of-path arrival time (ps)           7846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q       macrocell61   1250   1250  984485  RISE       1
\master:BSPIM:state_0\/main_0  macrocell59   6596   7846  988644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:load_cond\/main_1
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 988700p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7790
-------------------------------------   ---- 
End-of-path arrival time (ps)           7790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q         macrocell60   1250   1250  984824  RISE       1
\master:BSPIM:load_cond\/main_1  macrocell55   6540   7790  988700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : Net_68/main_1
Capture Clock  : Net_68/clock_0
Path slack     : 988715p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7775
-------------------------------------   ---- 
End-of-path arrival time (ps)           7775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q  macrocell60   1250   1250  984824  RISE       1
Net_68/main_1             macrocell6    6525   7775  988715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_68/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:state_0\/main_1
Capture Clock  : \master:BSPIM:state_0\/clock_0
Path slack     : 988715p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7775
-------------------------------------   ---- 
End-of-path arrival time (ps)           7775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q       macrocell60   1250   1250  984824  RISE       1
\master:BSPIM:state_0\/main_1  macrocell59   6525   7775  988715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb
Path End       : \master:BSPIM:state_0\/main_3
Capture Clock  : \master:BSPIM:state_0\/clock_0
Path slack     : 988915p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7575
-------------------------------------   ---- 
End-of-path arrival time (ps)           7575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  986736  RISE       1
\master:BSPIM:state_0\/main_3               macrocell59     2295   7575  988915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:sR16:Dp:u0\/cs_addr_0
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 989190p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -6300
----------------------------------------   ------- 
End-of-path required time (ps)              993700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q             macrocell59     1250   1250  983077  RISE       1
\master:BSPIM:sR16:Dp:u0\/cs_addr_0  datapathcell7   3260   4510  989190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:sR16:Dp:u1\/cs_addr_0
Capture Clock  : \master:BSPIM:sR16:Dp:u1\/clock
Path slack     : 989191p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -6300
----------------------------------------   ------- 
End-of-path required time (ps)              993700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q             macrocell59     1250   1250  983077  RISE       1
\master:BSPIM:sR16:Dp:u1\/cs_addr_0  datapathcell8   3259   4509  989191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u1\/clock                            datapathcell8       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:ld_ident\/main_2
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 989430p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7060
-------------------------------------   ---- 
End-of-path arrival time (ps)           7060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q        macrocell59   1250   1250  983077  RISE       1
\master:BSPIM:ld_ident\/main_2  macrocell54   5810   7060  989430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:state_1\/main_2
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 989430p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7060
-------------------------------------   ---- 
End-of-path arrival time (ps)           7060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q       macrocell59   1250   1250  983077  RISE       1
\master:BSPIM:state_1\/main_2  macrocell60   5810   7060  989430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:state_2\/main_2
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 989430p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7060
-------------------------------------   ---- 
End-of-path arrival time (ps)           7060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q       macrocell59   1250   1250  983077  RISE       1
\master:BSPIM:state_2\/main_2  macrocell61   5810   7060  989430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:mosi_reg\/main_5
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 989843p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6647
-------------------------------------   ---- 
End-of-path arrival time (ps)           6647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4  count7cell    2110   2110  984002  RISE       1
\master:BSPIM:mosi_reg\/main_5     macrocell57   4537   6647  989843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:load_cond\/main_3
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 989886p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6604
-------------------------------------   ---- 
End-of-path arrival time (ps)           6604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4  count7cell    2110   2110  984002  RISE       1
\master:BSPIM:load_cond\/main_3    macrocell55   4494   6604  989886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : Net_67/main_2
Capture Clock  : Net_67/clock_0
Path slack     : 989987p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6503
-------------------------------------   ---- 
End-of-path arrival time (ps)           6503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q  macrocell59   1250   1250  983077  RISE       1
Net_67/main_2             macrocell5    5253   6503  989987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_67/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:cnt_enable\/main_2
Capture Clock  : \master:BSPIM:cnt_enable\/clock_0
Path slack     : 989987p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6503
-------------------------------------   ---- 
End-of-path arrival time (ps)           6503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q          macrocell59   1250   1250  983077  RISE       1
\master:BSPIM:cnt_enable\/main_2  macrocell53   5253   6503  989987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:ld_ident\/main_0
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 990416p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6074
-------------------------------------   ---- 
End-of-path arrival time (ps)           6074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q        macrocell61   1250   1250  984485  RISE       1
\master:BSPIM:ld_ident\/main_0  macrocell54   4824   6074  990416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:state_1\/main_0
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 990416p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6074
-------------------------------------   ---- 
End-of-path arrival time (ps)           6074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q       macrocell61   1250   1250  984485  RISE       1
\master:BSPIM:state_1\/main_0  macrocell60   4824   6074  990416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:state_2\/main_0
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 990416p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6074
-------------------------------------   ---- 
End-of-path arrival time (ps)           6074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q       macrocell61   1250   1250  984485  RISE       1
\master:BSPIM:state_2\/main_0  macrocell61   4824   6074  990416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:mosi_reg\/main_3
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 990429p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6061
-------------------------------------   ---- 
End-of-path arrival time (ps)           6061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q        macrocell59   1250   1250  983077  RISE       1
\master:BSPIM:mosi_reg\/main_3  macrocell57   4811   6061  990429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_2
Path End       : \master:BSPIM:load_cond\/main_5
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 990626p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5864
-------------------------------------   ---- 
End-of-path arrival time (ps)           5864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_2  count7cell    2110   2110  984743  RISE       1
\master:BSPIM:load_cond\/main_5    macrocell55   3754   5864  990626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_0
Path End       : \master:BSPIM:load_cond\/main_7
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 990640p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_0  count7cell    2110   2110  984757  RISE       1
\master:BSPIM:load_cond\/main_7    macrocell55   3740   5850  990640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_3
Path End       : \master:BSPIM:load_cond\/main_4
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 990651p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5839
-------------------------------------   ---- 
End-of-path arrival time (ps)           5839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_3  count7cell    2110   2110  984767  RISE       1
\master:BSPIM:load_cond\/main_4    macrocell55   3729   5839  990651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:ld_ident\/main_1
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 990733p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q        macrocell60   1250   1250  984824  RISE       1
\master:BSPIM:ld_ident\/main_1  macrocell54   4507   5757  990733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:state_1\/main_1
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 990733p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q       macrocell60   1250   1250  984824  RISE       1
\master:BSPIM:state_1\/main_1  macrocell60   4507   5757  990733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:state_2\/main_1
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 990733p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q       macrocell60   1250   1250  984824  RISE       1
\master:BSPIM:state_2\/main_1  macrocell61   4507   5757  990733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_1
Path End       : \master:BSPIM:load_cond\/main_6
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 990812p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5678
-------------------------------------   ---- 
End-of-path arrival time (ps)           5678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_1  count7cell    2110   2110  984929  RISE       1
\master:BSPIM:load_cond\/main_6    macrocell55   3568   5678  990812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:ld_ident\/main_3
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 990817p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5673
-------------------------------------   ---- 
End-of-path arrival time (ps)           5673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4  count7cell    2110   2110  984002  RISE       1
\master:BSPIM:ld_ident\/main_3     macrocell54   3563   5673  990817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:state_1\/main_3
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 990817p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5673
-------------------------------------   ---- 
End-of-path arrival time (ps)           5673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4  count7cell    2110   2110  984002  RISE       1
\master:BSPIM:state_1\/main_3      macrocell60   3563   5673  990817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:state_2\/main_3
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 990817p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5673
-------------------------------------   ---- 
End-of-path arrival time (ps)           5673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4  count7cell    2110   2110  984002  RISE       1
\master:BSPIM:state_2\/main_3      macrocell61   3563   5673  990817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:ld_ident\/q
Path End       : \master:BSPIM:mosi_reg\/main_10
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 991072p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:ld_ident\/q        macrocell54   1250   1250  991072  RISE       1
\master:BSPIM:mosi_reg\/main_10  macrocell57   4168   5418  991072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:mosi_reg\/main_2
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 991295p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5195
-------------------------------------   ---- 
End-of-path arrival time (ps)           5195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q        macrocell60   1250   1250  984824  RISE       1
\master:BSPIM:mosi_reg\/main_2  macrocell57   3945   5195  991295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : Net_67/main_0
Capture Clock  : Net_67/clock_0
Path slack     : 991395p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5095
-------------------------------------   ---- 
End-of-path arrival time (ps)           5095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q  macrocell61   1250   1250  984485  RISE       1
Net_67/main_0             macrocell5    3845   5095  991395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_67/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:cnt_enable\/main_0
Capture Clock  : \master:BSPIM:cnt_enable\/clock_0
Path slack     : 991395p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5095
-------------------------------------   ---- 
End-of-path arrival time (ps)           5095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q          macrocell61   1250   1250  984485  RISE       1
\master:BSPIM:cnt_enable\/main_0  macrocell53   3845   5095  991395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:mosi_reg\/main_1
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 991410p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5080
-------------------------------------   ---- 
End-of-path arrival time (ps)           5080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q        macrocell61   1250   1250  984485  RISE       1
\master:BSPIM:mosi_reg\/main_1  macrocell57   3830   5080  991410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_2
Path End       : \master:BSPIM:mosi_reg\/main_7
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 991551p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4939
-------------------------------------   ---- 
End-of-path arrival time (ps)           4939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_2  count7cell    2110   2110  984743  RISE       1
\master:BSPIM:mosi_reg\/main_7     macrocell57   2829   4939  991551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_0
Path End       : \master:BSPIM:mosi_reg\/main_9
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 991566p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_0  count7cell    2110   2110  984757  RISE       1
\master:BSPIM:mosi_reg\/main_9     macrocell57   2814   4924  991566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_0
Path End       : \master:BSPIM:ld_ident\/main_7
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 991569p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_0  count7cell    2110   2110  984757  RISE       1
\master:BSPIM:ld_ident\/main_7     macrocell54   2811   4921  991569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_0
Path End       : \master:BSPIM:state_1\/main_7
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 991569p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_0  count7cell    2110   2110  984757  RISE       1
\master:BSPIM:state_1\/main_7      macrocell60   2811   4921  991569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_0
Path End       : \master:BSPIM:state_2\/main_7
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 991569p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_0  count7cell    2110   2110  984757  RISE       1
\master:BSPIM:state_2\/main_7      macrocell61   2811   4921  991569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_2
Path End       : \master:BSPIM:ld_ident\/main_5
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 991572p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4918
-------------------------------------   ---- 
End-of-path arrival time (ps)           4918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_2  count7cell    2110   2110  984743  RISE       1
\master:BSPIM:ld_ident\/main_5     macrocell54   2808   4918  991572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_2
Path End       : \master:BSPIM:state_1\/main_5
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 991572p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4918
-------------------------------------   ---- 
End-of-path arrival time (ps)           4918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_2  count7cell    2110   2110  984743  RISE       1
\master:BSPIM:state_1\/main_5      macrocell60   2808   4918  991572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_2
Path End       : \master:BSPIM:state_2\/main_5
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 991572p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4918
-------------------------------------   ---- 
End-of-path arrival time (ps)           4918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_2  count7cell    2110   2110  984743  RISE       1
\master:BSPIM:state_2\/main_5      macrocell61   2808   4918  991572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_3
Path End       : \master:BSPIM:mosi_reg\/main_6
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 991576p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_3  count7cell    2110   2110  984767  RISE       1
\master:BSPIM:mosi_reg\/main_6     macrocell57   2804   4914  991576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_3
Path End       : \master:BSPIM:ld_ident\/main_4
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 991589p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_3  count7cell    2110   2110  984767  RISE       1
\master:BSPIM:ld_ident\/main_4     macrocell54   2791   4901  991589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_3
Path End       : \master:BSPIM:state_1\/main_4
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 991589p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_3  count7cell    2110   2110  984767  RISE       1
\master:BSPIM:state_1\/main_4      macrocell60   2791   4901  991589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_3
Path End       : \master:BSPIM:state_2\/main_4
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 991589p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_3  count7cell    2110   2110  984767  RISE       1
\master:BSPIM:state_2\/main_4      macrocell61   2791   4901  991589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:ld_ident\/q
Path End       : \master:BSPIM:ld_ident\/main_8
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 991635p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:ld_ident\/q       macrocell54   1250   1250  991072  RISE       1
\master:BSPIM:ld_ident\/main_8  macrocell54   3605   4855  991635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:ld_ident\/q
Path End       : \master:BSPIM:state_1\/main_9
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 991635p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:ld_ident\/q      macrocell54   1250   1250  991072  RISE       1
\master:BSPIM:state_1\/main_9  macrocell60   3605   4855  991635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:ld_ident\/q
Path End       : \master:BSPIM:state_2\/main_9
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 991635p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:ld_ident\/q      macrocell54   1250   1250  991072  RISE       1
\master:BSPIM:state_2\/main_9  macrocell61   3605   4855  991635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : Net_67/main_1
Capture Clock  : Net_67/clock_0
Path slack     : 991734p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q  macrocell60   1250   1250  984824  RISE       1
Net_67/main_1             macrocell5    3506   4756  991734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_67/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:cnt_enable\/main_1
Capture Clock  : \master:BSPIM:cnt_enable\/clock_0
Path slack     : 991734p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q          macrocell60   1250   1250  984824  RISE       1
\master:BSPIM:cnt_enable\/main_1  macrocell53   3506   4756  991734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_1
Path End       : \master:BSPIM:mosi_reg\/main_8
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 991737p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_1  count7cell    2110   2110  984929  RISE       1
\master:BSPIM:mosi_reg\/main_8     macrocell57   2643   4753  991737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_1
Path End       : \master:BSPIM:ld_ident\/main_6
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 991747p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_1  count7cell    2110   2110  984929  RISE       1
\master:BSPIM:ld_ident\/main_6     macrocell54   2633   4743  991747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_1
Path End       : \master:BSPIM:state_1\/main_6
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 991747p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_1  count7cell    2110   2110  984929  RISE       1
\master:BSPIM:state_1\/main_6      macrocell60   2633   4743  991747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_1
Path End       : \master:BSPIM:state_2\/main_6
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 991747p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_1  count7cell    2110   2110  984929  RISE       1
\master:BSPIM:state_2\/main_6      macrocell61   2633   4743  991747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_68/q
Path End       : Net_68/main_3
Capture Clock  : Net_68/clock_0
Path slack     : 991758p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_68/clock_0                                             macrocell6          0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_68/q       macrocell6    1250   1250  991758  RISE       1
Net_68/main_3  macrocell6    3482   4732  991758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_68/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u0\/sol_msb
Path End       : \master:BSPIM:sR16:Dp:u1\/sir
Capture Clock  : \master:BSPIM:sR16:Dp:u1\/clock
Path slack     : 991810p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -6540
----------------------------------------   ------- 
End-of-path required time (ps)              993460

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1650
-------------------------------------   ---- 
End-of-path arrival time (ps)           1650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u0\/sol_msb  datapathcell7   1650   1650  991810  RISE       1
\master:BSPIM:sR16:Dp:u1\/sir      datapathcell8      0   1650  991810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u1\/clock                            datapathcell8       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : Net_68/main_2
Capture Clock  : Net_68/clock_0
Path slack     : 992000p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q  macrocell59   1250   1250  983077  RISE       1
Net_68/main_2             macrocell6    3240   4490  992000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_68/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:state_0\/main_2
Capture Clock  : \master:BSPIM:state_0\/clock_0
Path slack     : 992000p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q       macrocell59   1250   1250  983077  RISE       1
\master:BSPIM:state_0\/main_2  macrocell59   3240   4490  992000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:load_cond\/main_2
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 992001p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4489
-------------------------------------   ---- 
End-of-path arrival time (ps)           4489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q         macrocell59   1250   1250  983077  RISE       1
\master:BSPIM:load_cond\/main_2  macrocell55   3239   4489  992001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:cnt_enable\/q
Path End       : \master:BSPIM:cnt_enable\/main_3
Capture Clock  : \master:BSPIM:cnt_enable\/clock_0
Path slack     : 992651p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:cnt_enable\/q       macrocell53   1250   1250  992651  RISE       1
\master:BSPIM:cnt_enable\/main_3  macrocell53   2589   3839  992651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:cnt_enable\/q
Path End       : \master:BSPIM:BitCounter\/enable
Capture Clock  : \master:BSPIM:BitCounter\/clock
Path slack     : 992807p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3340
----------------------------------------   ------- 
End-of-path required time (ps)              996660

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:cnt_enable\/q       macrocell53   1250   1250  992651  RISE       1
\master:BSPIM:BitCounter\/enable  count7cell    2603   3853  992807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_67/q
Path End       : Net_67/main_3
Capture Clock  : Net_67/clock_0
Path slack     : 992922p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_67/clock_0                                             macrocell5          0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_67/q       macrocell5    1250   1250  992922  RISE       1
Net_67/main_3  macrocell5    2318   3568  992922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_67/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:mosi_reg\/q
Path End       : \master:BSPIM:mosi_reg\/main_0
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 992925p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:mosi_reg\/q       macrocell57   1250   1250  992925  RISE       1
\master:BSPIM:mosi_reg\/main_0  macrocell57   2315   3565  992925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:load_cond\/q
Path End       : \master:BSPIM:load_cond\/main_8
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 992948p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:load_cond\/q       macrocell55   1250   1250  992948  RISE       1
\master:BSPIM:load_cond\/main_8  macrocell55   2292   3542  992948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_2\/q
Path End       : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2143949p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                        -11520
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2155147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11198
-------------------------------------   ----- 
End-of-path arrival time (ps)           11198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_2\/q                      macrocell27     1250   1250  2143949  RISE       1
\UART_SBD:BUART:counter_load_not\/main_2           macrocell7      3700   4950  2143949  RISE       1
\UART_SBD:BUART:counter_load_not\/q                macrocell7      3350   8300  2143949  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2897  11198  2143949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_SBD:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2145276p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6290
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15101
-------------------------------------   ----- 
End-of-path arrival time (ps)           15101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  2145276  RISE       1
\UART_SBD:BUART:tx_bitclk_enable_pre\/main_0      macrocell24     3777   9457  2145276  RISE       1
\UART_SBD:BUART:tx_bitclk_enable_pre\/q           macrocell24     3350  12807  2145276  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   2294  15101  2145276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_SBD:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_SBD:BUART:sRX:RxSts\/clock
Path slack     : 2148366p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2165097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16731
-------------------------------------   ----- 
End-of-path arrival time (ps)           16731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  2148366  RISE       1
\UART_SBD:BUART:rx_status_4\/main_1                 macrocell21     2289   7569  2148366  RISE       1
\UART_SBD:BUART:rx_status_4\/q                      macrocell21     3350  10919  2148366  RISE       1
\UART_SBD:BUART:sRX:RxSts\/status_4                 statusicell1    5811  16731  2148366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_SBD:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_SBD:BUART:sTX:TxSts\/clock
Path slack     : 2150538p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2165097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14558
-------------------------------------   ----- 
End-of-path arrival time (ps)           14558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  2150538  RISE       1
\UART_SBD:BUART:tx_status_0\/main_2                 macrocell28     3605   8885  2150538  RISE       1
\UART_SBD:BUART:tx_status_0\/q                      macrocell28     3350  12235  2150538  RISE       1
\UART_SBD:BUART:sTX:TxSts\/status_0                 statusicell2    2323  14558  2150538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_SBD:BUART:sRX:RxBitCounter\/clock
Path slack     : 2150649p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -4220
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2162447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11798
-------------------------------------   ----- 
End-of-path arrival time (ps)           11798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q            macrocell16   1250   1250  2150649  RISE       1
\UART_SBD:BUART:rx_counter_load\/main_1  macrocell12   4945   6195  2150649  RISE       1
\UART_SBD:BUART:rx_counter_load\/q       macrocell12   3350   9545  2150649  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/load   count7cell    2253  11798  2150649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_SBD:BUART:txn\/main_3
Capture Clock  : \UART_SBD:BUART:txn\/clock_0
Path slack     : 2152941p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10215
-------------------------------------   ----- 
End-of-path arrival time (ps)           10215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   7280   7280  2152941  RISE       1
\UART_SBD:BUART:txn\/main_3                macrocell30     2935  10215  2152941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_SBD:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_SBD:BUART:tx_bitclk\/clock_0
Path slack     : 2153134p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10023
-------------------------------------   ----- 
End-of-path arrival time (ps)           10023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  2145276  RISE       1
\UART_SBD:BUART:tx_bitclk\/main_0                 macrocell23     4343  10023  2153134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154018p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6348
-------------------------------------   ---- 
End-of-path arrival time (ps)           6348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q                macrocell16     1250   1250  2150649  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   5098   6348  2154018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_SBD:BUART:tx_state_0\/main_2
Capture Clock  : \UART_SBD:BUART:tx_state_0\/clock_0
Path slack     : 2154272p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8885
-------------------------------------   ---- 
End-of-path arrival time (ps)           8885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  2150538  RISE       1
\UART_SBD:BUART:tx_state_0\/main_2                  macrocell25     3605   8885  2154272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_1\/q
Path End       : \UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_SBD:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155450p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6290
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_1\/q                macrocell26     1250   1250  2143978  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   3676   4926  2155450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_bitclk_enable\/q
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155902p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_bitclk_enable\/q          macrocell11     1250   1250  2155902  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   3215   4465  2155902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_0\/q
Path End       : \UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_SBD:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156200p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6290
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_0\/q                macrocell25     1250   1250  2144728  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   2927   4177  2156200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2156316p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6841
-------------------------------------   ---- 
End-of-path arrival time (ps)           6841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q         macrocell16   1250   1250  2150649  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_1  macrocell14   5591   6841  2156316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_1
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2156316p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6841
-------------------------------------   ---- 
End-of-path arrival time (ps)           6841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q       macrocell16   1250   1250  2150649  RISE       1
\UART_SBD:BUART:rx_state_0\/main_1  macrocell16   5591   6841  2156316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_SBD:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156316p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6841
-------------------------------------   ---- 
End-of-path arrival time (ps)           6841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q               macrocell16   1250   1250  2150649  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/main_1  macrocell19   5591   6841  2156316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/clock_0                macrocell19         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_1
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2156316p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6841
-------------------------------------   ---- 
End-of-path arrival time (ps)           6841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q        macrocell16   1250   1250  2150649  RISE       1
\UART_SBD:BUART:rx_status_3\/main_1  macrocell20   5591   6841  2156316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_bitclk_enable\/q
Path End       : \UART_SBD:BUART:rx_state_2\/main_2
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2156465p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6692
-------------------------------------   ---- 
End-of-path arrival time (ps)           6692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_bitclk_enable\/q  macrocell11   1250   1250  2155902  RISE       1
\UART_SBD:BUART:rx_state_2\/main_2   macrocell17   5442   6692  2156465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_bitclk_enable\/q
Path End       : \UART_SBD:BUART:rx_state_3\/main_2
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2156465p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6692
-------------------------------------   ---- 
End-of-path arrival time (ps)           6692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_bitclk_enable\/q  macrocell11   1250   1250  2155902  RISE       1
\UART_SBD:BUART:rx_state_3\/main_2   macrocell18   5442   6692  2156465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156483p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q       macrocell10     1250   1250  2151295  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   2634   3884  2156483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_bitclk\/q
Path End       : \UART_SBD:BUART:tx_state_1\/main_3
Capture Clock  : \UART_SBD:BUART:tx_state_1\/clock_0
Path slack     : 2156946p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6211
-------------------------------------   ---- 
End-of-path arrival time (ps)           6211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_bitclk\/q        macrocell23   1250   1250  2145028  RISE       1
\UART_SBD:BUART:tx_state_1\/main_3  macrocell26   4961   6211  2156946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:rx_state_2\/main_1
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2156962p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6195
-------------------------------------   ---- 
End-of-path arrival time (ps)           6195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q       macrocell16   1250   1250  2150649  RISE       1
\UART_SBD:BUART:rx_state_2\/main_1  macrocell17   4945   6195  2156962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:rx_state_3\/main_1
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2156962p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6195
-------------------------------------   ---- 
End-of-path arrival time (ps)           6195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q       macrocell16   1250   1250  2150649  RISE       1
\UART_SBD:BUART:rx_state_3\/main_1  macrocell18   4945   6195  2156962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2157276p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5881
-------------------------------------   ---- 
End-of-path arrival time (ps)           5881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q         macrocell18   1250   1250  2152519  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_3  macrocell14   4631   5881  2157276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_3
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2157276p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5881
-------------------------------------   ---- 
End-of-path arrival time (ps)           5881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q       macrocell18   1250   1250  2152519  RISE       1
\UART_SBD:BUART:rx_state_0\/main_3  macrocell16   4631   5881  2157276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_SBD:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157276p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5881
-------------------------------------   ---- 
End-of-path arrival time (ps)           5881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q               macrocell18   1250   1250  2152519  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/main_2  macrocell19   4631   5881  2157276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/clock_0                macrocell19         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_3
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2157276p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5881
-------------------------------------   ---- 
End-of-path arrival time (ps)           5881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q        macrocell18   1250   1250  2152519  RISE       1
\UART_SBD:BUART:rx_status_3\/main_3  macrocell20   4631   5881  2157276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_bitclk_enable\/q
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2157357p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5799
-------------------------------------   ---- 
End-of-path arrival time (ps)           5799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_bitclk_enable\/q   macrocell11   1250   1250  2155902  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_2  macrocell14   4549   5799  2157357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_bitclk_enable\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_2
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2157357p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5799
-------------------------------------   ---- 
End-of-path arrival time (ps)           5799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_bitclk_enable\/q  macrocell11   1250   1250  2155902  RISE       1
\UART_SBD:BUART:rx_state_0\/main_2   macrocell16   4549   5799  2157357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_bitclk_enable\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_2
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2157357p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5799
-------------------------------------   ---- 
End-of-path arrival time (ps)           5799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_bitclk_enable\/q  macrocell11   1250   1250  2155902  RISE       1
\UART_SBD:BUART:rx_status_3\/main_2  macrocell20   4549   5799  2157357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_0\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_10
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2157405p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5752
-------------------------------------   ---- 
End-of-path arrival time (ps)           5752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_0\/q       macrocell8    1250   1250  2151367  RISE       1
\UART_SBD:BUART:rx_state_0\/main_10  macrocell16   4502   5752  2157405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_0\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_7
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2157405p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5752
-------------------------------------   ---- 
End-of-path arrival time (ps)           5752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_0\/q       macrocell8    1250   1250  2151367  RISE       1
\UART_SBD:BUART:rx_status_3\/main_7  macrocell20   4502   5752  2157405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_SBD:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_SBD:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157463p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  2157463  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/main_2   macrocell11   3584   5694  2157463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_SBD:BUART:pollcount_0\/main_1
Capture Clock  : \UART_SBD:BUART:pollcount_0\/clock_0
Path slack     : 2157464p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5693
-------------------------------------   ---- 
End-of-path arrival time (ps)           5693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2157464  RISE       1
\UART_SBD:BUART:pollcount_0\/main_1        macrocell8    3583   5693  2157464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_SBD:BUART:pollcount_1\/main_1
Capture Clock  : \UART_SBD:BUART:pollcount_1\/clock_0
Path slack     : 2157464p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5693
-------------------------------------   ---- 
End-of-path arrival time (ps)           5693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2157464  RISE       1
\UART_SBD:BUART:pollcount_1\/main_1        macrocell9    3583   5693  2157464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_SBD:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_SBD:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157464p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5693
-------------------------------------   ---- 
End-of-path arrival time (ps)           5693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2157464  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/main_1   macrocell11   3583   5693  2157464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_SBD:BUART:pollcount_0\/main_0
Capture Clock  : \UART_SBD:BUART:pollcount_0\/clock_0
Path slack     : 2157464p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5692
-------------------------------------   ---- 
End-of-path arrival time (ps)           5692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2157464  RISE       1
\UART_SBD:BUART:pollcount_0\/main_0        macrocell8    3582   5692  2157464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_SBD:BUART:pollcount_1\/main_0
Capture Clock  : \UART_SBD:BUART:pollcount_1\/clock_0
Path slack     : 2157464p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5692
-------------------------------------   ---- 
End-of-path arrival time (ps)           5692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2157464  RISE       1
\UART_SBD:BUART:pollcount_1\/main_0        macrocell9    3582   5692  2157464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_SBD:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_SBD:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157464p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5692
-------------------------------------   ---- 
End-of-path arrival time (ps)           5692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2157464  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/main_0   macrocell11   3582   5692  2157464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_bitclk\/q
Path End       : \UART_SBD:BUART:tx_state_2\/main_3
Capture Clock  : \UART_SBD:BUART:tx_state_2\/clock_0
Path slack     : 2157503p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5654
-------------------------------------   ---- 
End-of-path arrival time (ps)           5654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_bitclk\/q        macrocell23   1250   1250  2145028  RISE       1
\UART_SBD:BUART:tx_state_2\/main_3  macrocell27   4404   5654  2157503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_bitclk\/q
Path End       : \UART_SBD:BUART:txn\/main_5
Capture Clock  : \UART_SBD:BUART:txn\/clock_0
Path slack     : 2157503p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5654
-------------------------------------   ---- 
End-of-path arrival time (ps)           5654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_bitclk\/q  macrocell23   1250   1250  2145028  RISE       1
\UART_SBD:BUART:txn\/main_5   macrocell30   4404   5654  2157503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_last\/q
Path End       : \UART_SBD:BUART:rx_state_2\/main_9
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2157533p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5624
-------------------------------------   ---- 
End-of-path arrival time (ps)           5624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_last\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_last\/q          macrocell13   1250   1250  2157533  RISE       1
\UART_SBD:BUART:rx_state_2\/main_9  macrocell17   4374   5624  2157533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:rx_state_2\/main_0
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2157609p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5548
-------------------------------------   ---- 
End-of-path arrival time (ps)           5548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q  macrocell10   1250   1250  2151295  RISE       1
\UART_SBD:BUART:rx_state_2\/main_0      macrocell17   4298   5548  2157609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:rx_state_3\/main_0
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2157609p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5548
-------------------------------------   ---- 
End-of-path arrival time (ps)           5548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q  macrocell10   1250   1250  2151295  RISE       1
\UART_SBD:BUART:rx_state_3\/main_0      macrocell18   4298   5548  2157609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2157746p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5410
-------------------------------------   ---- 
End-of-path arrival time (ps)           5410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2157746  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_6       macrocell14   3300   5410  2157746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SBD:BUART:rx_state_0\/main_6
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2157746p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5410
-------------------------------------   ---- 
End-of-path arrival time (ps)           5410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2157746  RISE       1
\UART_SBD:BUART:rx_state_0\/main_6         macrocell16   3300   5410  2157746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2157907p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5250
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2157907  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_7       macrocell14   3140   5250  2157907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SBD:BUART:rx_state_0\/main_7
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2157907p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5250
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2157907  RISE       1
\UART_SBD:BUART:rx_state_0\/main_7         macrocell16   3140   5250  2157907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2157918p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5238
-------------------------------------   ---- 
End-of-path arrival time (ps)           5238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2157918  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_5       macrocell14   3128   5238  2157918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SBD:BUART:rx_state_0\/main_5
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2157918p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5238
-------------------------------------   ---- 
End-of-path arrival time (ps)           5238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2157918  RISE       1
\UART_SBD:BUART:rx_state_0\/main_5         macrocell16   3128   5238  2157918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_0\/q
Path End       : \UART_SBD:BUART:tx_state_2\/main_1
Capture Clock  : \UART_SBD:BUART:tx_state_2\/clock_0
Path slack     : 2158149p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_0\/q       macrocell25   1250   1250  2144728  RISE       1
\UART_SBD:BUART:tx_state_2\/main_1  macrocell27   3757   5007  2158149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_0\/q
Path End       : \UART_SBD:BUART:txn\/main_2
Capture Clock  : \UART_SBD:BUART:txn\/clock_0
Path slack     : 2158149p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_0\/q  macrocell25   1250   1250  2144728  RISE       1
\UART_SBD:BUART:txn\/main_2    macrocell30   3757   5007  2158149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_0\/q
Path End       : \UART_SBD:BUART:tx_state_1\/main_1
Capture Clock  : \UART_SBD:BUART:tx_state_1\/clock_0
Path slack     : 2158162p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_0\/q       macrocell25   1250   1250  2144728  RISE       1
\UART_SBD:BUART:tx_state_1\/main_1  macrocell26   3744   4994  2158162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_2\/q
Path End       : \UART_SBD:BUART:tx_state_0\/main_3
Capture Clock  : \UART_SBD:BUART:tx_state_0\/clock_0
Path slack     : 2158206p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_2\/q       macrocell27   1250   1250  2143949  RISE       1
\UART_SBD:BUART:tx_state_0\/main_3  macrocell25   3700   4950  2158206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_1\/q
Path End       : \UART_SBD:BUART:tx_state_0\/main_0
Capture Clock  : \UART_SBD:BUART:tx_state_0\/clock_0
Path slack     : 2158235p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_1\/q       macrocell26   1250   1250  2143978  RISE       1
\UART_SBD:BUART:tx_state_0\/main_0  macrocell25   3671   4921  2158235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SBD:BUART:rx_state_2\/main_6
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2158501p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2157746  RISE       1
\UART_SBD:BUART:rx_state_2\/main_6         macrocell17   2546   4656  2158501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SBD:BUART:rx_state_3\/main_6
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2158501p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2157746  RISE       1
\UART_SBD:BUART:rx_state_3\/main_6         macrocell18   2546   4656  2158501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2158502p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q  macrocell10   1250   1250  2151295  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_0    macrocell14   3404   4654  2158502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_0
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158502p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q  macrocell10   1250   1250  2151295  RISE       1
\UART_SBD:BUART:rx_state_0\/main_0      macrocell16   3404   4654  2158502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_SBD:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158502p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q      macrocell10   1250   1250  2151295  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/main_0  macrocell19   3404   4654  2158502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/clock_0                macrocell19         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_0
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2158502p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q  macrocell10   1250   1250  2151295  RISE       1
\UART_SBD:BUART:rx_status_3\/main_0     macrocell20   3404   4654  2158502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_1\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_8
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158693p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_1\/q      macrocell9    1250   1250  2152252  RISE       1
\UART_SBD:BUART:rx_state_0\/main_8  macrocell16   3213   4463  2158693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_1\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_5
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2158693p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_1\/q       macrocell9    1250   1250  2152252  RISE       1
\UART_SBD:BUART:rx_status_3\/main_5  macrocell20   3213   4463  2158693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_0\/q
Path End       : \UART_SBD:BUART:pollcount_0\/main_3
Capture Clock  : \UART_SBD:BUART:pollcount_0\/clock_0
Path slack     : 2158726p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_0\/q       macrocell8    1250   1250  2151367  RISE       1
\UART_SBD:BUART:pollcount_0\/main_3  macrocell8    3181   4431  2158726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_0\/q
Path End       : \UART_SBD:BUART:pollcount_1\/main_4
Capture Clock  : \UART_SBD:BUART:pollcount_1\/clock_0
Path slack     : 2158726p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_0\/q       macrocell8    1250   1250  2151367  RISE       1
\UART_SBD:BUART:pollcount_1\/main_4  macrocell9    3181   4431  2158726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_2\/q
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2158753p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4404
-------------------------------------   ---- 
End-of-path arrival time (ps)           4404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_2\/q         macrocell17   1250   1250  2153357  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_4  macrocell14   3154   4404  2158753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_2\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_4
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158753p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4404
-------------------------------------   ---- 
End-of-path arrival time (ps)           4404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_2\/q       macrocell17   1250   1250  2153357  RISE       1
\UART_SBD:BUART:rx_state_0\/main_4  macrocell16   3154   4404  2158753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_2\/q
Path End       : \UART_SBD:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_SBD:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158753p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4404
-------------------------------------   ---- 
End-of-path arrival time (ps)           4404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_2\/q               macrocell17   1250   1250  2153357  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/main_3  macrocell19   3154   4404  2158753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/clock_0                macrocell19         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_2\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_4
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2158753p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4404
-------------------------------------   ---- 
End-of-path arrival time (ps)           4404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_2\/q        macrocell17   1250   1250  2153357  RISE       1
\UART_SBD:BUART:rx_status_3\/main_4  macrocell20   3154   4404  2158753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SBD:BUART:rx_state_2\/main_7
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2158779p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4378
-------------------------------------   ---- 
End-of-path arrival time (ps)           4378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2157907  RISE       1
\UART_SBD:BUART:rx_state_2\/main_7         macrocell17   2268   4378  2158779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SBD:BUART:rx_state_3\/main_7
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2158779p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4378
-------------------------------------   ---- 
End-of-path arrival time (ps)           4378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2157907  RISE       1
\UART_SBD:BUART:rx_state_3\/main_7         macrocell18   2268   4378  2158779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SBD:BUART:rx_state_2\/main_5
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2158795p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4362
-------------------------------------   ---- 
End-of-path arrival time (ps)           4362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2157918  RISE       1
\UART_SBD:BUART:rx_state_2\/main_5         macrocell17   2252   4362  2158795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SBD:BUART:rx_state_3\/main_5
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2158795p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4362
-------------------------------------   ---- 
End-of-path arrival time (ps)           4362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2157918  RISE       1
\UART_SBD:BUART:rx_state_3\/main_5         macrocell18   2252   4362  2158795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:rx_state_2\/main_3
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2158833p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q       macrocell18   1250   1250  2152519  RISE       1
\UART_SBD:BUART:rx_state_2\/main_3  macrocell17   3074   4324  2158833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:rx_state_3\/main_3
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2158833p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q       macrocell18   1250   1250  2152519  RISE       1
\UART_SBD:BUART:rx_state_3\/main_3  macrocell18   3074   4324  2158833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_0\/q
Path End       : \UART_SBD:BUART:tx_state_0\/main_1
Capture Clock  : \UART_SBD:BUART:tx_state_0\/clock_0
Path slack     : 2158985p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_0\/q       macrocell25   1250   1250  2144728  RISE       1
\UART_SBD:BUART:tx_state_0\/main_1  macrocell25   2921   4171  2158985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_load_fifo\/q
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159085p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -1930
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2164737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5652
-------------------------------------   ---- 
End-of-path arrival time (ps)           5652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_load_fifo\/q            macrocell14     1250   1250  2150852  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   4402   5652  2159085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_2\/q
Path End       : \UART_SBD:BUART:tx_state_2\/main_2
Capture Clock  : \UART_SBD:BUART:tx_state_2\/clock_0
Path slack     : 2159115p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_2\/q       macrocell27   1250   1250  2143949  RISE       1
\UART_SBD:BUART:tx_state_2\/main_2  macrocell27   2791   4041  2159115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_2\/q
Path End       : \UART_SBD:BUART:txn\/main_4
Capture Clock  : \UART_SBD:BUART:txn\/clock_0
Path slack     : 2159115p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_2\/q  macrocell27   1250   1250  2143949  RISE       1
\UART_SBD:BUART:txn\/main_4    macrocell30   2791   4041  2159115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_2\/q
Path End       : \UART_SBD:BUART:tx_state_1\/main_2
Capture Clock  : \UART_SBD:BUART:tx_state_1\/clock_0
Path slack     : 2159120p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_2\/q       macrocell27   1250   1250  2143949  RISE       1
\UART_SBD:BUART:tx_state_1\/main_2  macrocell26   2787   4037  2159120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_bitclk\/q
Path End       : \UART_SBD:BUART:tx_state_0\/main_4
Capture Clock  : \UART_SBD:BUART:tx_state_0\/clock_0
Path slack     : 2159285p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_bitclk\/q        macrocell23   1250   1250  2145028  RISE       1
\UART_SBD:BUART:tx_state_0\/main_4  macrocell25   2621   3871  2159285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:txn\/q
Path End       : \UART_SBD:BUART:txn\/main_0
Capture Clock  : \UART_SBD:BUART:txn\/clock_0
Path slack     : 2159288p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell30         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:txn\/q       macrocell30   1250   1250  2159288  RISE       1
\UART_SBD:BUART:txn\/main_0  macrocell30   2618   3868  2159288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_1\/q
Path End       : \UART_SBD:BUART:tx_state_2\/main_0
Capture Clock  : \UART_SBD:BUART:tx_state_2\/clock_0
Path slack     : 2159320p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_1\/q       macrocell26   1250   1250  2143978  RISE       1
\UART_SBD:BUART:tx_state_2\/main_0  macrocell27   2587   3837  2159320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_1\/q
Path End       : \UART_SBD:BUART:txn\/main_1
Capture Clock  : \UART_SBD:BUART:txn\/clock_0
Path slack     : 2159320p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_1\/q  macrocell26   1250   1250  2143978  RISE       1
\UART_SBD:BUART:txn\/main_1    macrocell30   2587   3837  2159320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_1\/q
Path End       : \UART_SBD:BUART:tx_state_1\/main_0
Capture Clock  : \UART_SBD:BUART:tx_state_1\/clock_0
Path slack     : 2159321p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_1\/q       macrocell26   1250   1250  2143978  RISE       1
\UART_SBD:BUART:tx_state_1\/main_0  macrocell26   2586   3836  2159321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_1\/q
Path End       : \UART_SBD:BUART:pollcount_1\/main_2
Capture Clock  : \UART_SBD:BUART:pollcount_1\/clock_0
Path slack     : 2159611p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_1\/q       macrocell9    1250   1250  2152252  RISE       1
\UART_SBD:BUART:pollcount_1\/main_2  macrocell9    2295   3545  2159611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_2\/q
Path End       : \UART_SBD:BUART:rx_state_2\/main_4
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2159670p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_2\/q       macrocell17   1250   1250  2153357  RISE       1
\UART_SBD:BUART:rx_state_2\/main_4  macrocell17   2236   3486  2159670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_2\/q
Path End       : \UART_SBD:BUART:rx_state_3\/main_4
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2159670p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_2\/q       macrocell17   1250   1250  2153357  RISE       1
\UART_SBD:BUART:rx_state_3\/main_4  macrocell18   2236   3486  2159670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_status_3\/q
Path End       : \UART_SBD:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_SBD:BUART:sRX:RxSts\/clock
Path slack     : 2161512p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2165097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3585
-------------------------------------   ---- 
End-of-path arrival time (ps)           3585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_status_3\/q       macrocell20    1250   1250  2161512  RISE       1
\UART_SBD:BUART:sRX:RxSts\/status_3  statusicell1   2335   3585  2161512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_0\/q
Path End       : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 6477153p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                          -11520
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6488480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11327
-------------------------------------   ----- 
End-of-path arrival time (ps)           11327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_0\/q                      macrocell47     1250   1250  6477153  RISE       1
\UART_Wind:BUART:counter_load_not\/main_1           macrocell31     4414   5664  6477153  RISE       1
\UART_Wind:BUART:counter_load_not\/q                macrocell31     3350   9014  6477153  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2313  11327  6477153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell6       0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Wind:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6479558p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14152
-------------------------------------   ----- 
End-of-path arrival time (ps)           14152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell6   5680   5680  6479558  RISE       1
\UART_Wind:BUART:tx_bitclk_enable_pre\/main_0      macrocell46     2876   8556  6479558  RISE       1
\UART_Wind:BUART:tx_bitclk_enable_pre\/q           macrocell46     3350  11906  6479558  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell5   2246  14152  6479558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Wind:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_Wind:BUART:sRX:RxSts\/clock
Path slack     : 6482383p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16047
-------------------------------------   ----- 
End-of-path arrival time (ps)           16047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  6482383  RISE       1
\UART_Wind:BUART:rx_status_4\/main_1                 macrocell43     2926   8206  6482383  RISE       1
\UART_Wind:BUART:rx_status_4\/q                      macrocell43     3350  11556  6482383  RISE       1
\UART_Wind:BUART:sRX:RxSts\/status_4                 statusicell3    4490  16047  6482383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxSts\/clock                          statusicell3        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Wind:BUART:sRX:RxBitCounter\/clock
Path slack     : 6484447p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -4220
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6495780

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11333
-------------------------------------   ----- 
End-of-path arrival time (ps)           11333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q            macrocell40   1250   1250  6484447  RISE       1
\UART_Wind:BUART:rx_counter_load\/main_2  macrocell34   4421   5671  6484447  RISE       1
\UART_Wind:BUART:rx_counter_load\/q       macrocell34   3350   9021  6484447  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/load   count7cell    2312  11333  6484447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Wind:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_Wind:BUART:sTX:TxSts\/clock
Path slack     : 6485297p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13133
-------------------------------------   ----- 
End-of-path arrival time (ps)           13133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   5280   5280  6485297  RISE       1
\UART_Wind:BUART:tx_status_0\/main_2                 macrocell50     2240   7520  6485297  RISE       1
\UART_Wind:BUART:tx_status_0\/q                      macrocell50     3350  10870  6485297  RISE       1
\UART_Wind:BUART:sTX:TxSts\/status_0                 statusicell4    2263  13133  6485297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxSts\/clock                          statusicell4        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_Wind:BUART:txn\/main_3
Capture Clock  : \UART_Wind:BUART:txn\/clock_0
Path slack     : 6486388p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10102
-------------------------------------   ----- 
End-of-path arrival time (ps)           10102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   7280   7280  6486388  RISE       1
\UART_Wind:BUART:txn\/main_3                macrocell52     2822  10102  6486388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_bitclk_enable\/q
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6487700p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_bitclk_enable\/q          macrocell33     1250   1250  6487700  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   4750   6000  6487700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_Wind:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_Wind:BUART:tx_bitclk\/clock_0
Path slack     : 6487934p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8556
-------------------------------------   ---- 
End-of-path arrival time (ps)           8556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell6   5680   5680  6479558  RISE       1
\UART_Wind:BUART:tx_bitclk\/main_0                 macrocell45     2876   8556  6487934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_bitclk\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6488004p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5696
-------------------------------------   ---- 
End-of-path arrival time (ps)           5696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q       macrocell32     1250   1250  6486097  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   4446   5696  6488004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6488019p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5681
-------------------------------------   ---- 
End-of-path arrival time (ps)           5681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q                macrocell38     1250   1250  6486104  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   4431   5681  6488019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_0\/q
Path End       : \UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Wind:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6488026p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5684
-------------------------------------   ---- 
End-of-path arrival time (ps)           5684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_0\/q                macrocell47     1250   1250  6477153  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5   4434   5684  6488026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Wind:BUART:tx_state_0\/main_2
Capture Clock  : \UART_Wind:BUART:tx_state_0\/clock_0
Path slack     : 6488970p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   5280   5280  6485297  RISE       1
\UART_Wind:BUART:tx_state_0\/main_2                  macrocell47     2240   7520  6488970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:rx_state_2\/main_3
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6489406p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7084
-------------------------------------   ---- 
End-of-path arrival time (ps)           7084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q       macrocell40   1250   1250  6484447  RISE       1
\UART_Wind:BUART:rx_state_2\/main_3  macrocell39   5834   7084  6489406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_Wind:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6489406p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7084
-------------------------------------   ---- 
End-of-path arrival time (ps)           7084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q               macrocell40   1250   1250  6484447  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/main_2  macrocell41   5834   7084  6489406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/clock_0               macrocell41         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_3
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6489406p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7084
-------------------------------------   ---- 
End-of-path arrival time (ps)           7084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q        macrocell40   1250   1250  6484447  RISE       1
\UART_Wind:BUART:rx_status_3\/main_3  macrocell42   5834   7084  6489406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Wind:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6489477p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4233
-------------------------------------   ---- 
End-of-path arrival time (ps)           4233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q                macrocell48     1250   1250  6477684  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   2983   4233  6489477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6490819p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5671
-------------------------------------   ---- 
End-of-path arrival time (ps)           5671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q         macrocell40   1250   1250  6484447  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_3  macrocell36   4421   5671  6490819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_3
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6490819p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5671
-------------------------------------   ---- 
End-of-path arrival time (ps)           5671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q       macrocell40   1250   1250  6484447  RISE       1
\UART_Wind:BUART:rx_state_0\/main_3  macrocell38   4421   5671  6490819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:rx_state_3\/main_3
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6490819p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5671
-------------------------------------   ---- 
End-of-path arrival time (ps)           5671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q       macrocell40   1250   1250  6484447  RISE       1
\UART_Wind:BUART:rx_state_3\/main_3  macrocell40   4421   5671  6490819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_0\/q
Path End       : \UART_Wind:BUART:txn\/main_2
Capture Clock  : \UART_Wind:BUART:txn\/clock_0
Path slack     : 6490826p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5664
-------------------------------------   ---- 
End-of-path arrival time (ps)           5664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_0\/q  macrocell47   1250   1250  6477153  RISE       1
\UART_Wind:BUART:txn\/main_2    macrocell52   4414   5664  6490826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Wind:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_Wind:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6491108p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  6491108  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/main_0   macrocell33   3272   5382  6491108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6491134p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5356
-------------------------------------   ---- 
End-of-path arrival time (ps)           5356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  6491108  RISE       1
MODIN1_0/main_0                             macrocell1    3246   5356  6491134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6491134p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5356
-------------------------------------   ---- 
End-of-path arrival time (ps)           5356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  6491108  RISE       1
MODIN1_1/main_0                             macrocell2    3246   5356  6491134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_0\/q
Path End       : \UART_Wind:BUART:tx_state_0\/main_1
Capture Clock  : \UART_Wind:BUART:tx_state_0\/clock_0
Path slack     : 6491342p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5148
-------------------------------------   ---- 
End-of-path arrival time (ps)           5148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_0\/q       macrocell47   1250   1250  6477153  RISE       1
\UART_Wind:BUART:tx_state_0\/main_1  macrocell47   3898   5148  6491342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:txn\/main_1
Capture Clock  : \UART_Wind:BUART:txn\/clock_0
Path slack     : 6491357p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5133
-------------------------------------   ---- 
End-of-path arrival time (ps)           5133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q  macrocell48   1250   1250  6477684  RISE       1
\UART_Wind:BUART:txn\/main_1    macrocell52   3883   5133  6491357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_Wind:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_Wind:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6491441p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  6491441  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/main_2   macrocell33   2939   5049  6491441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Wind:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_Wind:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6491445p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  6491445  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/main_1   macrocell33   2935   5045  6491445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_bitclk\/q
Path End       : \UART_Wind:BUART:txn\/main_5
Capture Clock  : \UART_Wind:BUART:txn\/clock_0
Path slack     : 6491470p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5020
-------------------------------------   ---- 
End-of-path arrival time (ps)           5020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_bitclk\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_bitclk\/q  macrocell45   1250   1250  6477797  RISE       1
\UART_Wind:BUART:txn\/main_5   macrocell52   3770   5020  6491470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6491474p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  6491445  RISE       1
MODIN1_0/main_1                             macrocell1    2906   5016  6491474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6491474p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  6491445  RISE       1
MODIN1_1/main_1                             macrocell2    2906   5016  6491474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6491550p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6491550  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_5       macrocell36   2830   4940  6491550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Wind:BUART:rx_state_0\/main_8
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6491550p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6491550  RISE       1
\UART_Wind:BUART:rx_state_0\/main_8         macrocell38   2830   4940  6491550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Wind:BUART:rx_state_3\/main_5
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6491550p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6491550  RISE       1
\UART_Wind:BUART:rx_state_3\/main_5         macrocell40   2830   4940  6491550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6491557p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6491557  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_6       macrocell36   2823   4933  6491557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Wind:BUART:rx_state_0\/main_9
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6491557p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6491557  RISE       1
\UART_Wind:BUART:rx_state_0\/main_9         macrocell38   2823   4933  6491557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Wind:BUART:rx_state_3\/main_6
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6491557p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6491557  RISE       1
\UART_Wind:BUART:rx_state_3\/main_6         macrocell40   2823   4933  6491557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Wind:BUART:rx_state_2\/main_7
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6491578p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6491550  RISE       1
\UART_Wind:BUART:rx_state_2\/main_7         macrocell39   2802   4912  6491578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Wind:BUART:rx_state_2\/main_8
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6491594p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6491557  RISE       1
\UART_Wind:BUART:rx_state_2\/main_8         macrocell39   2786   4896  6491594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_status_3\/q
Path End       : \UART_Wind:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_Wind:BUART:sRX:RxSts\/clock
Path slack     : 6491663p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6498430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6767
-------------------------------------   ---- 
End-of-path arrival time (ps)           6767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_status_3\/q       macrocell42    1250   1250  6491663  RISE       1
\UART_Wind:BUART:sRX:RxSts\/status_3  statusicell3   5517   6767  6491663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxSts\/clock                          statusicell3        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6491755p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6491755  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_7       macrocell36   2625   4735  6491755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Wind:BUART:rx_state_0\/main_10
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6491755p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6491755  RISE       1
\UART_Wind:BUART:rx_state_0\/main_10        macrocell38   2625   4735  6491755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Wind:BUART:rx_state_3\/main_7
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6491755p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6491755  RISE       1
\UART_Wind:BUART:rx_state_3\/main_7         macrocell40   2625   4735  6491755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Wind:BUART:rx_state_2\/main_9
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6491764p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6491755  RISE       1
\UART_Wind:BUART:rx_state_2\/main_9         macrocell39   2616   4726  6491764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_2\/q
Path End       : \UART_Wind:BUART:txn\/main_4
Capture Clock  : \UART_Wind:BUART:txn\/clock_0
Path slack     : 6491806p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4684
-------------------------------------   ---- 
End-of-path arrival time (ps)           4684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_2\/q  macrocell49   1250   1250  6478133  RISE       1
\UART_Wind:BUART:txn\/main_4    macrocell52   3434   4684  6491806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_7
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6491839p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                           macrocell1    1250   1250  6484972  RISE       1
\UART_Wind:BUART:rx_state_0\/main_7  macrocell38   3401   4651  6491839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_bitclk_enable\/q
Path End       : \UART_Wind:BUART:rx_state_2\/main_2
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6491842p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  6487700  RISE       1
\UART_Wind:BUART:rx_state_2\/main_2   macrocell39   3398   4648  6491842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_bitclk_enable\/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_2
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6491842p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  6487700  RISE       1
\UART_Wind:BUART:rx_status_3\/main_2  macrocell42   3398   4648  6491842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_7
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6491850p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                            macrocell1    1250   1250  6484972  RISE       1
\UART_Wind:BUART:rx_status_3\/main_7  macrocell42   3390   4640  6491850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_6
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6491853p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                           macrocell2    1250   1250  6484986  RISE       1
\UART_Wind:BUART:rx_state_0\/main_6  macrocell38   3387   4637  6491853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_bitclk_enable\/q
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6491862p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4628
-------------------------------------   ---- 
End-of-path arrival time (ps)           4628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_bitclk_enable\/q   macrocell33   1250   1250  6487700  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_2  macrocell36   3378   4628  6491862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_bitclk_enable\/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_2
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6491862p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4628
-------------------------------------   ---- 
End-of-path arrival time (ps)           4628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  6487700  RISE       1
\UART_Wind:BUART:rx_state_0\/main_2   macrocell38   3378   4628  6491862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_bitclk_enable\/q
Path End       : \UART_Wind:BUART:rx_state_3\/main_2
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6491862p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4628
-------------------------------------   ---- 
End-of-path arrival time (ps)           4628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  6487700  RISE       1
\UART_Wind:BUART:rx_state_3\/main_2   macrocell40   3378   4628  6491862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_6
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6491867p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                            macrocell2    1250   1250  6484986  RISE       1
\UART_Wind:BUART:rx_status_3\/main_6  macrocell42   3373   4623  6491867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_0\/q
Path End       : \UART_Wind:BUART:tx_state_1\/main_1
Capture Clock  : \UART_Wind:BUART:tx_state_1\/clock_0
Path slack     : 6492100p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4390
-------------------------------------   ---- 
End-of-path arrival time (ps)           4390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_0\/q       macrocell47   1250   1250  6477153  RISE       1
\UART_Wind:BUART:tx_state_1\/main_1  macrocell48   3140   4390  6492100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_0\/q
Path End       : \UART_Wind:BUART:tx_state_2\/main_1
Capture Clock  : \UART_Wind:BUART:tx_state_2\/clock_0
Path slack     : 6492100p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4390
-------------------------------------   ---- 
End-of-path arrival time (ps)           4390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_0\/q       macrocell47   1250   1250  6477153  RISE       1
\UART_Wind:BUART:tx_state_2\/main_1  macrocell49   3140   4390  6492100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_bitclk\/q
Path End       : \UART_Wind:BUART:tx_state_1\/main_3
Capture Clock  : \UART_Wind:BUART:tx_state_1\/clock_0
Path slack     : 6492230p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_bitclk\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_bitclk\/q        macrocell45   1250   1250  6477797  RISE       1
\UART_Wind:BUART:tx_state_1\/main_3  macrocell48   3010   4260  6492230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_bitclk\/q
Path End       : \UART_Wind:BUART:tx_state_2\/main_3
Capture Clock  : \UART_Wind:BUART:tx_state_2\/clock_0
Path slack     : 6492230p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_bitclk\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_bitclk\/q        macrocell45   1250   1250  6477797  RISE       1
\UART_Wind:BUART:tx_state_2\/main_3  macrocell49   3010   4260  6492230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_bitclk\/q
Path End       : \UART_Wind:BUART:tx_state_0\/main_4
Capture Clock  : \UART_Wind:BUART:tx_state_0\/clock_0
Path slack     : 6492236p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_bitclk\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_bitclk\/q        macrocell45   1250   1250  6477797  RISE       1
\UART_Wind:BUART:tx_state_0\/main_4  macrocell47   3004   4254  6492236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:tx_state_1\/main_0
Capture Clock  : \UART_Wind:BUART:tx_state_1\/clock_0
Path slack     : 6492262p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4228
-------------------------------------   ---- 
End-of-path arrival time (ps)           4228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q       macrocell48   1250   1250  6477684  RISE       1
\UART_Wind:BUART:tx_state_1\/main_0  macrocell48   2978   4228  6492262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:tx_state_2\/main_0
Capture Clock  : \UART_Wind:BUART:tx_state_2\/clock_0
Path slack     : 6492262p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4228
-------------------------------------   ---- 
End-of-path arrival time (ps)           4228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q       macrocell48   1250   1250  6477684  RISE       1
\UART_Wind:BUART:tx_state_2\/main_0  macrocell49   2978   4228  6492262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_last\/q
Path End       : \UART_Wind:BUART:rx_state_2\/main_6
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6492318p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_last\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_last\/q          macrocell35   1250   1250  6492318  RISE       1
\UART_Wind:BUART:rx_state_2\/main_6  macrocell39   2922   4172  6492318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:tx_state_0\/main_0
Capture Clock  : \UART_Wind:BUART:tx_state_0\/clock_0
Path slack     : 6492388p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4102
-------------------------------------   ---- 
End-of-path arrival time (ps)           4102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q       macrocell48   1250   1250  6477684  RISE       1
\UART_Wind:BUART:tx_state_0\/main_0  macrocell47   2852   4102  6492388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_2\/q
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6492429p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_2\/q         macrocell39   1250   1250  6486058  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_4  macrocell36   2811   4061  6492429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_2\/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_4
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6492429p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_2\/q       macrocell39   1250   1250  6486058  RISE       1
\UART_Wind:BUART:rx_state_0\/main_4  macrocell38   2811   4061  6492429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_2\/q
Path End       : \UART_Wind:BUART:rx_state_3\/main_4
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6492429p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_2\/q       macrocell39   1250   1250  6486058  RISE       1
\UART_Wind:BUART:rx_state_3\/main_4  macrocell40   2811   4061  6492429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_2\/q
Path End       : \UART_Wind:BUART:rx_state_2\/main_4
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6492446p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_2\/q       macrocell39   1250   1250  6486058  RISE       1
\UART_Wind:BUART:rx_state_2\/main_4  macrocell39   2794   4044  6492446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_2\/q
Path End       : \UART_Wind:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_Wind:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6492446p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_2\/q               macrocell39   1250   1250  6486058  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/main_3  macrocell41   2794   4044  6492446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/clock_0               macrocell41         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_2\/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_4
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6492446p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_2\/q        macrocell39   1250   1250  6486058  RISE       1
\UART_Wind:BUART:rx_status_3\/main_4  macrocell42   2794   4044  6492446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:rx_state_2\/main_0
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6492460p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q  macrocell32   1250   1250  6486097  RISE       1
\UART_Wind:BUART:rx_state_2\/main_0      macrocell39   2780   4030  6492460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_Wind:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6492460p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q      macrocell32   1250   1250  6486097  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/main_0  macrocell41   2780   4030  6492460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/clock_0               macrocell41         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_0
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6492460p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q  macrocell32   1250   1250  6486097  RISE       1
\UART_Wind:BUART:rx_status_3\/main_0     macrocell42   2780   4030  6492460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:rx_state_2\/main_1
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6492464p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q       macrocell38   1250   1250  6486104  RISE       1
\UART_Wind:BUART:rx_state_2\/main_1  macrocell39   2776   4026  6492464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_Wind:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6492464p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q               macrocell38   1250   1250  6486104  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/main_1  macrocell41   2776   4026  6492464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/clock_0               macrocell41         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_1
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6492464p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q        macrocell38   1250   1250  6486104  RISE       1
\UART_Wind:BUART:rx_status_3\/main_1  macrocell42   2776   4026  6492464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6492468p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4022
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q  macrocell32   1250   1250  6486097  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_0    macrocell36   2772   4022  6492468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_0
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6492468p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4022
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q  macrocell32   1250   1250  6486097  RISE       1
\UART_Wind:BUART:rx_state_0\/main_0      macrocell38   2772   4022  6492468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:rx_state_3\/main_0
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6492468p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4022
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q  macrocell32   1250   1250  6486097  RISE       1
\UART_Wind:BUART:rx_state_3\/main_0      macrocell40   2772   4022  6492468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6492475p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q         macrocell38   1250   1250  6486104  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_1  macrocell36   2765   4015  6492475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_1
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6492475p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q       macrocell38   1250   1250  6486104  RISE       1
\UART_Wind:BUART:rx_state_0\/main_1  macrocell38   2765   4015  6492475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:rx_state_3\/main_1
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6492475p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q       macrocell38   1250   1250  6486104  RISE       1
\UART_Wind:BUART:rx_state_3\/main_1  macrocell40   2765   4015  6492475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:txn\/q
Path End       : \UART_Wind:BUART:txn\/main_0
Capture Clock  : \UART_Wind:BUART:txn\/clock_0
Path slack     : 6492609p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:txn\/q       macrocell52   1250   1250  6492609  RISE       1
\UART_Wind:BUART:txn\/main_0  macrocell52   2631   3881  6492609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_2\/q
Path End       : \UART_Wind:BUART:tx_state_0\/main_3
Capture Clock  : \UART_Wind:BUART:tx_state_0\/clock_0
Path slack     : 6492705p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_2\/q       macrocell49   1250   1250  6478133  RISE       1
\UART_Wind:BUART:tx_state_0\/main_3  macrocell47   2535   3785  6492705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_2\/q
Path End       : \UART_Wind:BUART:tx_state_1\/main_2
Capture Clock  : \UART_Wind:BUART:tx_state_1\/clock_0
Path slack     : 6492707p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_2\/q       macrocell49   1250   1250  6478133  RISE       1
\UART_Wind:BUART:tx_state_1\/main_2  macrocell48   2533   3783  6492707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_2\/q
Path End       : \UART_Wind:BUART:tx_state_2\/main_2
Capture Clock  : \UART_Wind:BUART:tx_state_2\/clock_0
Path slack     : 6492707p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_2\/q       macrocell49   1250   1250  6478133  RISE       1
\UART_Wind:BUART:tx_state_2\/main_2  macrocell49   2533   3783  6492707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6492935p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  6484972  RISE       1
MODIN1_0/main_3  macrocell1    2305   3555  6492935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6492935p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  6484972  RISE       1
MODIN1_1/main_4  macrocell2    2305   3555  6492935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6492949p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell2    1250   1250  6484986  RISE       1
MODIN1_1/main_3  macrocell2    2291   3541  6492949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_load_fifo\/q
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6492987p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -1930
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6498070

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_load_fifo\/q            macrocell36     1250   1250  6486436  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   3833   5083  6492987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell4       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

