// Seed: 1753043164
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output logic id_1,
    input logic id_2,
    output id_3,
    input id_4
);
  assign id_1 = id_4;
  assign id_3 = id_4;
endmodule
