Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: speaker.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "speaker.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "speaker"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : speaker
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Programming\EE2230\Lab10_1\speaker_control.v" into library work
Parsing module <speaker_control>.
Analyzing Verilog file "D:\Programming\EE2230\Lab10_1\sound_setting.v" into library work
Parsing module <sound_setting>.
Analyzing Verilog file "D:\Programming\EE2230\Lab10_1\frequency_divider.v" into library work
Parsing verilog file "global.v" included at line 9.
Parsing module <frequency_divider>.
Analyzing Verilog file "D:\Programming\EE2230\Lab10_1\buzzer_control.v" into library work
Parsing module <buzzer_control>.
Analyzing Verilog file "D:\Programming\EE2230\Lab10_1\speaker.v" into library work
Parsing module <speaker>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <speaker>.

Elaborating module <frequency_divider>.

Elaborating module <sound_setting>.

Elaborating module <buzzer_control>.

Elaborating module <speaker_control>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <speaker>.
    Related source file is "D:\Programming\EE2230\Lab10_1\speaker.v".
INFO:Xst:3210 - "D:\Programming\EE2230\Lab10_1\speaker.v" line 32: Output port <clk_scn> of the instance <fteq_div> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <speaker> synthesized.

Synthesizing Unit <frequency_divider>.
    Related source file is "D:\Programming\EE2230\Lab10_1\frequency_divider.v".
    Found 2-bit register for signal <clk_scn>.
    Found 7-bit register for signal <cnt_h>.
    Found 15-bit register for signal <cnt_l>.
    Found 1-bit register for signal <clk_cnt>.
    Found 25-bit adder for signal <cnt_tmp> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <frequency_divider> synthesized.

Synthesizing Unit <sound_setting>.
    Related source file is "D:\Programming\EE2230\Lab10_1\sound_setting.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <note_choose>.
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <sound_setting> synthesized.

Synthesizing Unit <buzzer_control>.
    Related source file is "D:\Programming\EE2230\Lab10_1\buzzer_control.v".
    Found 20-bit register for signal <clk_cnt>.
    Found 1-bit register for signal <b_clk>.
    Found 20-bit adder for signal <clk_cnt[19]_GND_5_o_add_2_OUT> created at line 48.
    Found 20-bit comparator equal for signal <clk_cnt[19]_note_div[19]_equal_2_o> created at line 41
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <buzzer_control> synthesized.

Synthesizing Unit <speaker_control>.
    Related source file is "D:\Programming\EE2230\Lab10_1\speaker_control.v".
    Found 7-bit register for signal <clk_128>.
    Found 4-bit register for signal <audio_bck_cnt>.
    Found 2-bit register for signal <cnt_4>.
    Found 1-bit register for signal <audio_bck>.
    Found 1-bit register for signal <audio_ws>.
    Found 2-bit adder for signal <cnt_4[1]_GND_6_o_add_1_OUT> created at line 50.
    Found 7-bit adder for signal <clk_128[6]_GND_6_o_add_5_OUT> created at line 75.
    Found 4-bit adder for signal <audio_bck_cnt_next> created at line 94.
    Found 1-bit 32-to-1 multiplexer for signal <audio_data> created at line 111.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <speaker_control> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 2-bit adder                                           : 1
 20-bit adder                                          : 1
 25-bit adder                                          : 1
 4-bit adder                                           : 1
 7-bit adder                                           : 1
# Registers                                            : 12
 1-bit register                                        : 4
 15-bit register                                       : 1
 2-bit register                                        : 2
 20-bit register                                       : 1
 4-bit register                                        : 1
 7-bit register                                        : 3
# Comparators                                          : 1
 20-bit comparator equal                               : 1
# Multiplexers                                         : 10
 1-bit 32-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 7
 7-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <buzzer_control>.
The following registers are absorbed into counter <clk_cnt>: 1 register on signal <clk_cnt>.
Unit <buzzer_control> synthesized (advanced).

Synthesizing (advanced) Unit <speaker_control>.
The following registers are absorbed into counter <cnt_4>: 1 register on signal <cnt_4>.
The following registers are absorbed into counter <clk_128>: 1 register on signal <clk_128>.
The following registers are absorbed into counter <audio_bck_cnt>: 1 register on signal <audio_bck_cnt>.
Unit <speaker_control> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 25-bit adder                                          : 1
# Counters                                             : 4
 2-bit up counter                                      : 1
 20-bit up counter                                     : 1
 4-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 35
 Flip-Flops                                            : 35
# Comparators                                          : 1
 20-bit comparator equal                               : 1
# Multiplexers                                         : 7
 1-bit 32-to-1 multiplexer                             : 1
 20-bit 2-to-1 multiplexer                             : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <frequency_divider> ...

Optimizing unit <speaker> ...

Optimizing unit <sound_setting> ...

Optimizing unit <speaker_control> ...
INFO:Xst:2261 - The FF/Latch <fteq_div/cnt_l_0> in Unit <speaker> is equivalent to the following 2 FFs/Latches, which will be removed : <spk_ctl/cnt_4_0> <spk_ctl/clk_128_0> 
INFO:Xst:2261 - The FF/Latch <fteq_div/cnt_l_1> in Unit <speaker> is equivalent to the following 2 FFs/Latches, which will be removed : <spk_ctl/cnt_4_1> <spk_ctl/clk_128_1> 
INFO:Xst:2261 - The FF/Latch <fteq_div/cnt_l_2> in Unit <speaker> is equivalent to the following 2 FFs/Latches, which will be removed : <spk_ctl/clk_128_2> <spk_ctl/audio_bck> 
INFO:Xst:2261 - The FF/Latch <fteq_div/cnt_l_3> in Unit <speaker> is equivalent to the following FF/Latch, which will be removed : <spk_ctl/clk_128_3> 
INFO:Xst:2261 - The FF/Latch <fteq_div/cnt_l_4> in Unit <speaker> is equivalent to the following FF/Latch, which will be removed : <spk_ctl/clk_128_4> 
INFO:Xst:2261 - The FF/Latch <fteq_div/cnt_l_5> in Unit <speaker> is equivalent to the following FF/Latch, which will be removed : <spk_ctl/clk_128_5> 
INFO:Xst:2261 - The FF/Latch <fteq_div/cnt_l_6> in Unit <speaker> is equivalent to the following FF/Latch, which will be removed : <spk_ctl/clk_128_6> 
INFO:Xst:2261 - The FF/Latch <fteq_div/cnt_l_7> in Unit <speaker> is equivalent to the following FF/Latch, which will be removed : <spk_ctl/audio_ws> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block speaker, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 57
 Flip-Flops                                            : 57

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : speaker.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 176
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 24
#      LUT2                        : 24
#      LUT3                        : 3
#      LUT4                        : 5
#      LUT5                        : 8
#      LUT6                        : 11
#      MUXCY                       : 51
#      VCC                         : 1
#      XORCY                       : 45
# FlipFlops/Latches                : 57
#      FDC                         : 56
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 7
#      IBUF                        : 2
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              57  out of  18224     0%  
 Number of Slice LUTs:                   78  out of   9112     0%  
    Number used as Logic:                78  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     82
   Number with an unused Flip Flop:      25  out of     82    30%  
   Number with an unused LUT:             4  out of     82     4%  
   Number of fully used LUT-FF pairs:    53  out of     82    64%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of    232     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)        | Load  |
-----------------------------------+------------------------------+-------+
clk                                | IBUF+BUFG                    | 46    |
fteq_div/clk_cnt                   | NONE(voice_set/note_choose_6)| 7     |
fteq_div/cnt_l_2                   | NONE(spk_ctl/audio_bck_cnt_3)| 4     |
-----------------------------------+------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.918ns (Maximum Frequency: 255.213MHz)
   Minimum input arrival time before clock: 4.030ns
   Maximum output required time after clock: 4.761ns
   Maximum combinational path delay: 4.372ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.918ns (frequency: 255.213MHz)
  Total number of paths / destination ports: 5156 / 46
-------------------------------------------------------------------------
Delay:               3.918ns (Levels of Logic = 29)
  Source:            buz_ctl/clk_cnt_2 (FF)
  Destination:       buz_ctl/clk_cnt_19 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: buz_ctl/clk_cnt_2 to buz_ctl/clk_cnt_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.845  buz_ctl/clk_cnt_2 (buz_ctl/clk_cnt_2)
     LUT6:I3->O            1   0.205   0.000  buz_ctl/Mcompar_clk_cnt[19]_note_div[19]_equal_2_o_lut<0> (buz_ctl/Mcompar_clk_cnt[19]_note_div[19]_equal_2_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  buz_ctl/Mcompar_clk_cnt[19]_note_div[19]_equal_2_o_cy<0> (buz_ctl/Mcompar_clk_cnt[19]_note_div[19]_equal_2_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  buz_ctl/Mcompar_clk_cnt[19]_note_div[19]_equal_2_o_cy<1> (buz_ctl/Mcompar_clk_cnt[19]_note_div[19]_equal_2_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  buz_ctl/Mcompar_clk_cnt[19]_note_div[19]_equal_2_o_cy<2> (buz_ctl/Mcompar_clk_cnt[19]_note_div[19]_equal_2_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  buz_ctl/Mcompar_clk_cnt[19]_note_div[19]_equal_2_o_cy<3> (buz_ctl/Mcompar_clk_cnt[19]_note_div[19]_equal_2_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  buz_ctl/Mcompar_clk_cnt[19]_note_div[19]_equal_2_o_cy<4> (buz_ctl/Mcompar_clk_cnt[19]_note_div[19]_equal_2_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  buz_ctl/Mcompar_clk_cnt[19]_note_div[19]_equal_2_o_cy<5> (buz_ctl/Mcompar_clk_cnt[19]_note_div[19]_equal_2_o_cy<5>)
     MUXCY:CI->O          22   0.019   1.134  buz_ctl/Mcompar_clk_cnt[19]_note_div[19]_equal_2_o_cy<6> (buz_ctl/clk_cnt[19]_note_div[19]_equal_2_o)
     LUT2:I1->O            1   0.205   0.000  buz_ctl/Mcount_clk_cnt_lut<0> (buz_ctl/Mcount_clk_cnt_lut<0>)
     MUXCY:S->O            1   0.172   0.000  buz_ctl/Mcount_clk_cnt_cy<0> (buz_ctl/Mcount_clk_cnt_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  buz_ctl/Mcount_clk_cnt_cy<1> (buz_ctl/Mcount_clk_cnt_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  buz_ctl/Mcount_clk_cnt_cy<2> (buz_ctl/Mcount_clk_cnt_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  buz_ctl/Mcount_clk_cnt_cy<3> (buz_ctl/Mcount_clk_cnt_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  buz_ctl/Mcount_clk_cnt_cy<4> (buz_ctl/Mcount_clk_cnt_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  buz_ctl/Mcount_clk_cnt_cy<5> (buz_ctl/Mcount_clk_cnt_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  buz_ctl/Mcount_clk_cnt_cy<6> (buz_ctl/Mcount_clk_cnt_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  buz_ctl/Mcount_clk_cnt_cy<7> (buz_ctl/Mcount_clk_cnt_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  buz_ctl/Mcount_clk_cnt_cy<8> (buz_ctl/Mcount_clk_cnt_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  buz_ctl/Mcount_clk_cnt_cy<9> (buz_ctl/Mcount_clk_cnt_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  buz_ctl/Mcount_clk_cnt_cy<10> (buz_ctl/Mcount_clk_cnt_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  buz_ctl/Mcount_clk_cnt_cy<11> (buz_ctl/Mcount_clk_cnt_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  buz_ctl/Mcount_clk_cnt_cy<12> (buz_ctl/Mcount_clk_cnt_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  buz_ctl/Mcount_clk_cnt_cy<13> (buz_ctl/Mcount_clk_cnt_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  buz_ctl/Mcount_clk_cnt_cy<14> (buz_ctl/Mcount_clk_cnt_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  buz_ctl/Mcount_clk_cnt_cy<15> (buz_ctl/Mcount_clk_cnt_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  buz_ctl/Mcount_clk_cnt_cy<16> (buz_ctl/Mcount_clk_cnt_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  buz_ctl/Mcount_clk_cnt_cy<17> (buz_ctl/Mcount_clk_cnt_cy<17>)
     MUXCY:CI->O           0   0.019   0.000  buz_ctl/Mcount_clk_cnt_cy<18> (buz_ctl/Mcount_clk_cnt_cy<18>)
     XORCY:CI->O           1   0.180   0.000  buz_ctl/Mcount_clk_cnt_xor<19> (buz_ctl/Mcount_clk_cnt19)
     FDC:D                     0.102          buz_ctl/clk_cnt_19
    ----------------------------------------
    Total                      3.918ns (1.939ns logic, 1.979ns route)
                                       (49.5% logic, 50.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fteq_div/clk_cnt'
  Clock period: 1.576ns (frequency: 634.598MHz)
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               1.576ns (Levels of Logic = 0)
  Source:            voice_set/note_choose_1 (FF)
  Destination:       voice_set/note_choose_2 (FF)
  Source Clock:      fteq_div/clk_cnt rising
  Destination Clock: fteq_div/clk_cnt rising

  Data Path: voice_set/note_choose_1 to voice_set/note_choose_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             17   0.447   1.027  voice_set/note_choose_1 (voice_set/note_choose_1)
     FDC:D                     0.102          voice_set/note_choose_2
    ----------------------------------------
    Total                      1.576ns (0.549ns logic, 1.027ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fteq_div/cnt_l_2'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            spk_ctl/audio_bck_cnt_0 (FF)
  Destination:       spk_ctl/audio_bck_cnt_0 (FF)
  Source Clock:      fteq_div/cnt_l_2 rising
  Destination Clock: fteq_div/cnt_l_2 rising

  Data Path: spk_ctl/audio_bck_cnt_0 to spk_ctl/audio_bck_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.714  spk_ctl/audio_bck_cnt_0 (spk_ctl/audio_bck_cnt_0)
     INV:I->O              1   0.206   0.579  spk_ctl/Mcount_audio_bck_cnt_xor<0>11_INV_0 (spk_ctl/Result<0>)
     FDC:D                     0.102          spk_ctl/audio_bck_cnt_0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 46 / 46
-------------------------------------------------------------------------
Offset:              4.030ns (Levels of Logic = 2)
  Source:            pb_in_rst (PAD)
  Destination:       buz_ctl/clk_cnt_0 (FF)
  Destination Clock: clk rising

  Data Path: pb_in_rst to buz_ctl/clk_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  pb_in_rst_IBUF (pb_in_rst_IBUF)
     INV:I->O             57   0.206   1.593  rst1_INV_0 (rst)
     FDC:CLR                   0.430          buz_ctl/clk_cnt_0
    ----------------------------------------
    Total                      4.030ns (1.858ns logic, 2.172ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fteq_div/clk_cnt'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              4.030ns (Levels of Logic = 2)
  Source:            pb_in_rst (PAD)
  Destination:       voice_set/note_choose_6 (FF)
  Destination Clock: fteq_div/clk_cnt rising

  Data Path: pb_in_rst to voice_set/note_choose_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  pb_in_rst_IBUF (pb_in_rst_IBUF)
     INV:I->O             57   0.206   1.593  rst1_INV_0 (rst)
     FDP:PRE                   0.430          voice_set/note_choose_0
    ----------------------------------------
    Total                      4.030ns (1.858ns logic, 2.172ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fteq_div/cnt_l_2'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.030ns (Levels of Logic = 2)
  Source:            pb_in_rst (PAD)
  Destination:       spk_ctl/audio_bck_cnt_3 (FF)
  Destination Clock: fteq_div/cnt_l_2 rising

  Data Path: pb_in_rst to spk_ctl/audio_bck_cnt_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  pb_in_rst_IBUF (pb_in_rst_IBUF)
     INV:I->O             57   0.206   1.593  rst1_INV_0 (rst)
     FDC:CLR                   0.430          spk_ctl/audio_bck_cnt_0
    ----------------------------------------
    Total                      4.030ns (1.858ns logic, 2.172ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.761ns (Levels of Logic = 2)
  Source:            buz_ctl/b_clk (FF)
  Destination:       audio_data (PAD)
  Source Clock:      clk rising

  Data Path: buz_ctl/b_clk to audio_data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  buz_ctl/b_clk (buz_ctl/b_clk)
     LUT5:I0->O            1   0.203   0.579  spk_ctl/Mmux_audio_data11 (audio_data_OBUF)
     OBUF:I->O                 2.571          audio_data_OBUF (audio_data)
    ----------------------------------------
    Total                      4.761ns (3.221ns logic, 1.540ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fteq_div/cnt_l_2'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.713ns (Levels of Logic = 2)
  Source:            spk_ctl/audio_bck_cnt_1 (FF)
  Destination:       audio_data (PAD)
  Source Clock:      fteq_div/cnt_l_2 rising

  Data Path: spk_ctl/audio_bck_cnt_1 to audio_data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.912  spk_ctl/audio_bck_cnt_1 (spk_ctl/audio_bck_cnt_1)
     LUT5:I2->O            1   0.205   0.579  spk_ctl/Mmux_audio_data11 (audio_data_OBUF)
     OBUF:I->O                 2.571          audio_data_OBUF (audio_data)
    ----------------------------------------
    Total                      4.713ns (3.223ns logic, 1.490ns route)
                                       (68.4% logic, 31.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.372ns (Levels of Logic = 2)
  Source:            clk (PAD)
  Destination:       audio_sysclk (PAD)

  Data Path: clk to audio_sysclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  clk_IBUF (clk_IBUF)
     OBUF:I->O                 2.571          audio_sysclk_OBUF (audio_sysclk)
    ----------------------------------------
    Total                      4.372ns (3.793ns logic, 0.579ns route)
                                       (86.8% logic, 13.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clk             |    3.918|         |         |         |
fteq_div/clk_cnt|    6.284|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock fteq_div/clk_cnt
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
fteq_div/clk_cnt|    1.576|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock fteq_div/cnt_l_2
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
fteq_div/cnt_l_2|    2.048|         |         |         |
----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.19 secs
 
--> 

Total memory usage is 223732 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :   10 (   0 filtered)

