-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

-- DATE "06/21/2022 12:45:55"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Projeto_Demo IS
    PORT (
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(2 DOWNTO 0);
	HEX7 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX6 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX5 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX4 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX3 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX2 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX1 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX0 : BUFFER std_logic_vector(6 DOWNTO 0)
	);
END Projeto_Demo;

-- Design Ports Information
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Projeto_Demo IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_HEX7 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \HEX7[0]~output_o\ : std_logic;
SIGNAL \HEX7[1]~output_o\ : std_logic;
SIGNAL \HEX7[2]~output_o\ : std_logic;
SIGNAL \HEX7[3]~output_o\ : std_logic;
SIGNAL \HEX7[4]~output_o\ : std_logic;
SIGNAL \HEX7[5]~output_o\ : std_logic;
SIGNAL \HEX7[6]~output_o\ : std_logic;
SIGNAL \HEX6[0]~output_o\ : std_logic;
SIGNAL \HEX6[1]~output_o\ : std_logic;
SIGNAL \HEX6[2]~output_o\ : std_logic;
SIGNAL \HEX6[3]~output_o\ : std_logic;
SIGNAL \HEX6[4]~output_o\ : std_logic;
SIGNAL \HEX6[5]~output_o\ : std_logic;
SIGNAL \HEX6[6]~output_o\ : std_logic;
SIGNAL \HEX5[0]~output_o\ : std_logic;
SIGNAL \HEX5[1]~output_o\ : std_logic;
SIGNAL \HEX5[2]~output_o\ : std_logic;
SIGNAL \HEX5[3]~output_o\ : std_logic;
SIGNAL \HEX5[4]~output_o\ : std_logic;
SIGNAL \HEX5[5]~output_o\ : std_logic;
SIGNAL \HEX5[6]~output_o\ : std_logic;
SIGNAL \HEX4[0]~output_o\ : std_logic;
SIGNAL \HEX4[1]~output_o\ : std_logic;
SIGNAL \HEX4[2]~output_o\ : std_logic;
SIGNAL \HEX4[3]~output_o\ : std_logic;
SIGNAL \HEX4[4]~output_o\ : std_logic;
SIGNAL \HEX4[5]~output_o\ : std_logic;
SIGNAL \HEX4[6]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \Counter|s_count[0]~8_combout\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \PulseGenerator|Add0~0_combout\ : std_logic;
SIGNAL \PulseGenerator|Add0~1\ : std_logic;
SIGNAL \PulseGenerator|Add0~2_combout\ : std_logic;
SIGNAL \PulseGenerator|Add0~3\ : std_logic;
SIGNAL \PulseGenerator|Add0~4_combout\ : std_logic;
SIGNAL \PulseGenerator|Add0~5\ : std_logic;
SIGNAL \PulseGenerator|Add0~6_combout\ : std_logic;
SIGNAL \PulseGenerator|Add0~7\ : std_logic;
SIGNAL \PulseGenerator|Add0~8_combout\ : std_logic;
SIGNAL \PulseGenerator|Add0~9\ : std_logic;
SIGNAL \PulseGenerator|Add0~10_combout\ : std_logic;
SIGNAL \PulseGenerator|Add0~11\ : std_logic;
SIGNAL \PulseGenerator|Add0~12_combout\ : std_logic;
SIGNAL \PulseGenerator|Add0~13\ : std_logic;
SIGNAL \PulseGenerator|Add0~14_combout\ : std_logic;
SIGNAL \PulseGenerator|Add0~15\ : std_logic;
SIGNAL \PulseGenerator|Add0~16_combout\ : std_logic;
SIGNAL \PulseGenerator|s_cnt~5_combout\ : std_logic;
SIGNAL \PulseGenerator|Add0~17\ : std_logic;
SIGNAL \PulseGenerator|Add0~18_combout\ : std_logic;
SIGNAL \PulseGenerator|Add0~19\ : std_logic;
SIGNAL \PulseGenerator|Add0~20_combout\ : std_logic;
SIGNAL \PulseGenerator|Add0~21\ : std_logic;
SIGNAL \PulseGenerator|Add0~22_combout\ : std_logic;
SIGNAL \PulseGenerator|Add0~23\ : std_logic;
SIGNAL \PulseGenerator|Add0~24_combout\ : std_logic;
SIGNAL \PulseGenerator|Add0~25\ : std_logic;
SIGNAL \PulseGenerator|Add0~26_combout\ : std_logic;
SIGNAL \PulseGenerator|s_cnt~4_combout\ : std_logic;
SIGNAL \PulseGenerator|Add0~27\ : std_logic;
SIGNAL \PulseGenerator|Add0~28_combout\ : std_logic;
SIGNAL \PulseGenerator|s_cnt~3_combout\ : std_logic;
SIGNAL \PulseGenerator|Equal0~1_combout\ : std_logic;
SIGNAL \PulseGenerator|Add0~29\ : std_logic;
SIGNAL \PulseGenerator|Add0~30_combout\ : std_logic;
SIGNAL \PulseGenerator|s_cnt~2_combout\ : std_logic;
SIGNAL \PulseGenerator|Add0~31\ : std_logic;
SIGNAL \PulseGenerator|Add0~32_combout\ : std_logic;
SIGNAL \PulseGenerator|s_cnt~1_combout\ : std_logic;
SIGNAL \PulseGenerator|Add0~33\ : std_logic;
SIGNAL \PulseGenerator|Add0~34_combout\ : std_logic;
SIGNAL \PulseGenerator|Add0~35\ : std_logic;
SIGNAL \PulseGenerator|Add0~36_combout\ : std_logic;
SIGNAL \PulseGenerator|s_cnt~0_combout\ : std_logic;
SIGNAL \PulseGenerator|Equal0~0_combout\ : std_logic;
SIGNAL \PulseGenerator|Equal0~2_combout\ : std_logic;
SIGNAL \PulseGenerator|Equal0~3_combout\ : std_logic;
SIGNAL \PulseGenerator|Equal0~4_combout\ : std_logic;
SIGNAL \PulseGenerator|Add0~37\ : std_logic;
SIGNAL \PulseGenerator|Add0~38_combout\ : std_logic;
SIGNAL \PulseGenerator|Equal0~5_combout\ : std_logic;
SIGNAL \PulseGenerator|Add0~39\ : std_logic;
SIGNAL \PulseGenerator|Add0~40_combout\ : std_logic;
SIGNAL \PulseGenerator|s_cnt~6_combout\ : std_logic;
SIGNAL \PulseGenerator|Add0~41\ : std_logic;
SIGNAL \PulseGenerator|Add0~42_combout\ : std_logic;
SIGNAL \PulseGenerator|s_cnt~7_combout\ : std_logic;
SIGNAL \PulseGenerator|Add0~43\ : std_logic;
SIGNAL \PulseGenerator|Add0~44_combout\ : std_logic;
SIGNAL \PulseGenerator|s_cnt~8_combout\ : std_logic;
SIGNAL \PulseGenerator|Add0~45\ : std_logic;
SIGNAL \PulseGenerator|Add0~46_combout\ : std_logic;
SIGNAL \PulseGenerator|s_cnt~9_combout\ : std_logic;
SIGNAL \PulseGenerator|Add0~47\ : std_logic;
SIGNAL \PulseGenerator|Add0~48_combout\ : std_logic;
SIGNAL \PulseGenerator|s_cnt~10_combout\ : std_logic;
SIGNAL \PulseGenerator|Add0~49\ : std_logic;
SIGNAL \PulseGenerator|Add0~50_combout\ : std_logic;
SIGNAL \PulseGenerator|Add0~51\ : std_logic;
SIGNAL \PulseGenerator|Add0~52_combout\ : std_logic;
SIGNAL \PulseGenerator|s_cnt~11_combout\ : std_logic;
SIGNAL \PulseGenerator|Equal0~7_combout\ : std_logic;
SIGNAL \PulseGenerator|Equal0~6_combout\ : std_logic;
SIGNAL \PulseGenerator|Equal0~8_combout\ : std_logic;
SIGNAL \PulseGenerator|pulseOut~feeder_combout\ : std_logic;
SIGNAL \PulseGenerator|pulseOut~q\ : std_logic;
SIGNAL \Counter|s_count[0]~9\ : std_logic;
SIGNAL \Counter|s_count[1]~10_combout\ : std_logic;
SIGNAL \Counter|s_count[1]~11\ : std_logic;
SIGNAL \Counter|s_count[2]~12_combout\ : std_logic;
SIGNAL \Counter|s_count[2]~13\ : std_logic;
SIGNAL \Counter|s_count[3]~14_combout\ : std_logic;
SIGNAL \Counter|s_count[3]~15\ : std_logic;
SIGNAL \Counter|s_count[4]~16_combout\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \Counter|s_count[4]~17\ : std_logic;
SIGNAL \Counter|s_count[5]~18_combout\ : std_logic;
SIGNAL \Counter|s_count[5]~19\ : std_logic;
SIGNAL \Counter|s_count[6]~20_combout\ : std_logic;
SIGNAL \RegisterBank|s_0~1_combout\ : std_logic;
SIGNAL \RegisterBank|s_1~0_combout\ : std_logic;
SIGNAL \Counter|s_count[6]~21\ : std_logic;
SIGNAL \Counter|s_count[7]~22_combout\ : std_logic;
SIGNAL \RegisterBank|s_0~0_combout\ : std_logic;
SIGNAL \RegisterBank|s_1~7_combout\ : std_logic;
SIGNAL \RegisterBank|s_2~0_combout\ : std_logic;
SIGNAL \RegisterBank|s_0~2_combout\ : std_logic;
SIGNAL \RegisterBank|s_1~1_combout\ : std_logic;
SIGNAL \RegisterBank|s_2~1_combout\ : std_logic;
SIGNAL \RegisterBank|s_0~3_combout\ : std_logic;
SIGNAL \RegisterBank|s_1~2_combout\ : std_logic;
SIGNAL \RegisterBank|s_2~2_combout\ : std_logic;
SIGNAL \RegisterBank|s_0~4_combout\ : std_logic;
SIGNAL \RegisterBank|s_1~3_combout\ : std_logic;
SIGNAL \RegisterBank|s_2~3_combout\ : std_logic;
SIGNAL \RegisterBank|s_0~5_combout\ : std_logic;
SIGNAL \RegisterBank|s_1~4_combout\ : std_logic;
SIGNAL \RegisterBank|s_2~4_combout\ : std_logic;
SIGNAL \RegisterBank|s_2~5_combout\ : std_logic;
SIGNAL \RegisterBank|s_0~6_combout\ : std_logic;
SIGNAL \RegisterBank|s_1~5_combout\ : std_logic;
SIGNAL \RegisterBank|s_2~6_combout\ : std_logic;
SIGNAL \RegisterBank|s_0~7_combout\ : std_logic;
SIGNAL \RegisterBank|s_1~6_combout\ : std_logic;
SIGNAL \ArithmeticUnit|Add0~1\ : std_logic;
SIGNAL \ArithmeticUnit|Add0~3\ : std_logic;
SIGNAL \ArithmeticUnit|Add0~5\ : std_logic;
SIGNAL \ArithmeticUnit|Add0~7\ : std_logic;
SIGNAL \ArithmeticUnit|Add0~9\ : std_logic;
SIGNAL \ArithmeticUnit|Add0~11\ : std_logic;
SIGNAL \ArithmeticUnit|Add0~12_combout\ : std_logic;
SIGNAL \ArithmeticUnit|Add0~10_combout\ : std_logic;
SIGNAL \ArithmeticUnit|Add0~8_combout\ : std_logic;
SIGNAL \ArithmeticUnit|Add0~6_combout\ : std_logic;
SIGNAL \ArithmeticUnit|Add0~4_combout\ : std_logic;
SIGNAL \ArithmeticUnit|Add0~2_combout\ : std_logic;
SIGNAL \ArithmeticUnit|Add0~0_combout\ : std_logic;
SIGNAL \RegisterBank|s_2~7_combout\ : std_logic;
SIGNAL \ArithmeticUnit|Add1~1\ : std_logic;
SIGNAL \ArithmeticUnit|Add1~3\ : std_logic;
SIGNAL \ArithmeticUnit|Add1~5\ : std_logic;
SIGNAL \ArithmeticUnit|Add1~7\ : std_logic;
SIGNAL \ArithmeticUnit|Add1~9\ : std_logic;
SIGNAL \ArithmeticUnit|Add1~11\ : std_logic;
SIGNAL \ArithmeticUnit|Add1~13\ : std_logic;
SIGNAL \ArithmeticUnit|Add1~14_combout\ : std_logic;
SIGNAL \ArithmeticUnit|Add1~16_combout\ : std_logic;
SIGNAL \RAM|Decoder0~22_combout\ : std_logic;
SIGNAL \Timer|s_count[0]~32_combout\ : std_logic;
SIGNAL \Timer|Equal0~2_combout\ : std_logic;
SIGNAL \Timer|Equal0~3_combout\ : std_logic;
SIGNAL \Timer|Equal0~1_combout\ : std_logic;
SIGNAL \Timer|Equal0~0_combout\ : std_logic;
SIGNAL \Timer|Equal0~4_combout\ : std_logic;
SIGNAL \Timer|s_count[25]~84\ : std_logic;
SIGNAL \Timer|s_count[26]~85_combout\ : std_logic;
SIGNAL \Timer|s_count[26]~86\ : std_logic;
SIGNAL \Timer|s_count[27]~87_combout\ : std_logic;
SIGNAL \Timer|s_count[27]~88\ : std_logic;
SIGNAL \Timer|s_count[28]~89_combout\ : std_logic;
SIGNAL \Timer|s_count[28]~90\ : std_logic;
SIGNAL \Timer|s_count[29]~91_combout\ : std_logic;
SIGNAL \Timer|s_count[29]~92\ : std_logic;
SIGNAL \Timer|s_count[30]~93_combout\ : std_logic;
SIGNAL \Timer|s_count[30]~94\ : std_logic;
SIGNAL \Timer|s_count[31]~95_combout\ : std_logic;
SIGNAL \Timer|Equal0~7_combout\ : std_logic;
SIGNAL \Timer|Equal0~6_combout\ : std_logic;
SIGNAL \Timer|Equal0~8_combout\ : std_logic;
SIGNAL \Timer|Equal0~9_combout\ : std_logic;
SIGNAL \Timer|Equal0~10_combout\ : std_logic;
SIGNAL \Timer|s_count~42_combout\ : std_logic;
SIGNAL \Timer|s_count[0]~33\ : std_logic;
SIGNAL \Timer|s_count[1]~34_combout\ : std_logic;
SIGNAL \Timer|s_count[1]~35\ : std_logic;
SIGNAL \Timer|s_count[2]~36_combout\ : std_logic;
SIGNAL \Timer|s_count[2]~37\ : std_logic;
SIGNAL \Timer|s_count[3]~38_combout\ : std_logic;
SIGNAL \Timer|s_count[3]~39\ : std_logic;
SIGNAL \Timer|s_count[4]~40_combout\ : std_logic;
SIGNAL \Timer|s_count[4]~41\ : std_logic;
SIGNAL \Timer|s_count[5]~43_combout\ : std_logic;
SIGNAL \Timer|s_count[5]~44\ : std_logic;
SIGNAL \Timer|s_count[6]~45_combout\ : std_logic;
SIGNAL \Timer|s_count[6]~46\ : std_logic;
SIGNAL \Timer|s_count[7]~47_combout\ : std_logic;
SIGNAL \Timer|s_count[7]~48\ : std_logic;
SIGNAL \Timer|s_count[8]~49_combout\ : std_logic;
SIGNAL \Timer|s_count[8]~50\ : std_logic;
SIGNAL \Timer|s_count[9]~51_combout\ : std_logic;
SIGNAL \Timer|s_count[9]~52\ : std_logic;
SIGNAL \Timer|s_count[10]~53_combout\ : std_logic;
SIGNAL \Timer|s_count[10]~54\ : std_logic;
SIGNAL \Timer|s_count[11]~55_combout\ : std_logic;
SIGNAL \Timer|s_count[11]~56\ : std_logic;
SIGNAL \Timer|s_count[12]~57_combout\ : std_logic;
SIGNAL \Timer|s_count[12]~58\ : std_logic;
SIGNAL \Timer|s_count[13]~59_combout\ : std_logic;
SIGNAL \Timer|s_count[13]~60\ : std_logic;
SIGNAL \Timer|s_count[14]~61_combout\ : std_logic;
SIGNAL \Timer|s_count[14]~62\ : std_logic;
SIGNAL \Timer|s_count[15]~63_combout\ : std_logic;
SIGNAL \Timer|s_count[15]~64\ : std_logic;
SIGNAL \Timer|s_count[16]~65_combout\ : std_logic;
SIGNAL \Timer|s_count[16]~66\ : std_logic;
SIGNAL \Timer|s_count[17]~67_combout\ : std_logic;
SIGNAL \Timer|s_count[17]~68\ : std_logic;
SIGNAL \Timer|s_count[18]~69_combout\ : std_logic;
SIGNAL \Timer|s_count[18]~70\ : std_logic;
SIGNAL \Timer|s_count[19]~71_combout\ : std_logic;
SIGNAL \Timer|s_count[19]~72\ : std_logic;
SIGNAL \Timer|s_count[20]~73_combout\ : std_logic;
SIGNAL \Timer|s_count[20]~74\ : std_logic;
SIGNAL \Timer|s_count[21]~75_combout\ : std_logic;
SIGNAL \Timer|s_count[21]~76\ : std_logic;
SIGNAL \Timer|s_count[22]~77_combout\ : std_logic;
SIGNAL \Timer|s_count[22]~78\ : std_logic;
SIGNAL \Timer|s_count[23]~79_combout\ : std_logic;
SIGNAL \Timer|s_count[23]~80\ : std_logic;
SIGNAL \Timer|s_count[24]~81_combout\ : std_logic;
SIGNAL \Timer|s_count[24]~82\ : std_logic;
SIGNAL \Timer|s_count[25]~83_combout\ : std_logic;
SIGNAL \Timer|Equal0~5_combout\ : std_logic;
SIGNAL \Timer|Equal1~0_combout\ : std_logic;
SIGNAL \Timer|Equal1~1_combout\ : std_logic;
SIGNAL \Timer|Equal1~2_combout\ : std_logic;
SIGNAL \Timer|delay~feeder_combout\ : std_logic;
SIGNAL \Timer|delay~q\ : std_logic;
SIGNAL \RAM|Decoder0~13_combout\ : std_logic;
SIGNAL \RAM|s_memory[234][1]~206_combout\ : std_logic;
SIGNAL \RAM|s_memory[234][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[250][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~23_combout\ : std_logic;
SIGNAL \RAM|s_memory[250][1]~205_combout\ : std_logic;
SIGNAL \RAM|s_memory[250][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~134_combout\ : std_logic;
SIGNAL \RAM|s_memory[238][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~1_combout\ : std_logic;
SIGNAL \RAM|s_memory[238][4]~204_combout\ : std_logic;
SIGNAL \RAM|s_memory[238][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[254][6]~207_combout\ : std_logic;
SIGNAL \RAM|s_memory[254][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~135_combout\ : std_logic;
SIGNAL \RAM|Decoder0~18_combout\ : std_logic;
SIGNAL \RAM|s_memory[202][2]~194_combout\ : std_logic;
SIGNAL \RAM|s_memory[202][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[218][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~19_combout\ : std_logic;
SIGNAL \RAM|s_memory[218][2]~193_combout\ : std_logic;
SIGNAL \RAM|s_memory[218][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~127_combout\ : std_logic;
SIGNAL \RAM|s_memory[222][0]~195_combout\ : std_logic;
SIGNAL \RAM|s_memory[222][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[206][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[206][0]~192_combout\ : std_logic;
SIGNAL \RAM|s_memory[206][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~128_combout\ : std_logic;
SIGNAL \RAM|s_memory[142][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~21_combout\ : std_logic;
SIGNAL \RAM|s_memory[142][6]~200_combout\ : std_logic;
SIGNAL \RAM|s_memory[142][7]~q\ : std_logic;
SIGNAL \RAM|Decoder0~20_combout\ : std_logic;
SIGNAL \RAM|s_memory[158][7]~203_combout\ : std_logic;
SIGNAL \RAM|s_memory[158][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[138][0]~202_combout\ : std_logic;
SIGNAL \RAM|s_memory[138][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[154][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[154][3]~201_combout\ : std_logic;
SIGNAL \RAM|s_memory[154][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~131_combout\ : std_logic;
SIGNAL \RAM|Mux0~132_combout\ : std_logic;
SIGNAL \RAM|Decoder0~17_combout\ : std_logic;
SIGNAL \RAM|s_memory[170][0]~198_combout\ : std_logic;
SIGNAL \RAM|s_memory[170][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[186][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~16_combout\ : std_logic;
SIGNAL \RAM|s_memory[186][2]~197_combout\ : std_logic;
SIGNAL \RAM|s_memory[186][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~129_combout\ : std_logic;
SIGNAL \RAM|s_memory[190][3]~199_combout\ : std_logic;
SIGNAL \RAM|s_memory[190][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[174][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[174][1]~196_combout\ : std_logic;
SIGNAL \RAM|s_memory[174][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~130_combout\ : std_logic;
SIGNAL \RAM|Mux0~133_combout\ : std_logic;
SIGNAL \RAM|Mux0~136_combout\ : std_logic;
SIGNAL \RAM|s_memory[249][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~11_combout\ : std_logic;
SIGNAL \RAM|s_memory[249][3]~221_combout\ : std_logic;
SIGNAL \RAM|s_memory[249][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[233][0]~222_combout\ : std_logic;
SIGNAL \RAM|s_memory[233][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~144_combout\ : std_logic;
SIGNAL \RAM|s_memory[237][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~2_combout\ : std_logic;
SIGNAL \RAM|s_memory[237][3]~220_combout\ : std_logic;
SIGNAL \RAM|s_memory[237][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[253][1]~223_combout\ : std_logic;
SIGNAL \RAM|s_memory[253][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~145_combout\ : std_logic;
SIGNAL \RAM|s_memory[173][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[173][1]~208_combout\ : std_logic;
SIGNAL \RAM|s_memory[173][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[189][2]~211_combout\ : std_logic;
SIGNAL \RAM|s_memory[189][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[169][1]~210_combout\ : std_logic;
SIGNAL \RAM|s_memory[169][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[185][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[185][2]~209_combout\ : std_logic;
SIGNAL \RAM|s_memory[185][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~137_combout\ : std_logic;
SIGNAL \RAM|Mux0~138_combout\ : std_logic;
SIGNAL \RAM|s_memory[141][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[141][6]~216_combout\ : std_logic;
SIGNAL \RAM|s_memory[141][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[157][2]~219_combout\ : std_logic;
SIGNAL \RAM|s_memory[157][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[153][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[153][7]~217_combout\ : std_logic;
SIGNAL \RAM|s_memory[153][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[137][5]~218_combout\ : std_logic;
SIGNAL \RAM|s_memory[137][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~141_combout\ : std_logic;
SIGNAL \RAM|Mux0~142_combout\ : std_logic;
SIGNAL \RAM|s_memory[201][2]~214_combout\ : std_logic;
SIGNAL \RAM|s_memory[201][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[217][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[217][2]~213_combout\ : std_logic;
SIGNAL \RAM|s_memory[217][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~139_combout\ : std_logic;
SIGNAL \RAM|s_memory[221][5]~215_combout\ : std_logic;
SIGNAL \RAM|s_memory[221][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[205][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[205][5]~212_combout\ : std_logic;
SIGNAL \RAM|s_memory[205][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~140_combout\ : std_logic;
SIGNAL \RAM|Mux0~143_combout\ : std_logic;
SIGNAL \RAM|Mux0~146_combout\ : std_logic;
SIGNAL \RAM|s_memory[236][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~3_combout\ : std_logic;
SIGNAL \RAM|s_memory[236][6]~236_combout\ : std_logic;
SIGNAL \RAM|s_memory[236][7]~q\ : std_logic;
SIGNAL \RAM|Decoder0~15_combout\ : std_logic;
SIGNAL \RAM|s_memory[232][0]~238_combout\ : std_logic;
SIGNAL \RAM|s_memory[232][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[248][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[248][0]~237_combout\ : std_logic;
SIGNAL \RAM|s_memory[248][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~154_combout\ : std_logic;
SIGNAL \RAM|s_memory[252][4]~239_combout\ : std_logic;
SIGNAL \RAM|s_memory[252][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~155_combout\ : std_logic;
SIGNAL \RAM|s_memory[168][1]~226_combout\ : std_logic;
SIGNAL \RAM|s_memory[168][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[184][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[184][2]~225_combout\ : std_logic;
SIGNAL \RAM|s_memory[184][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~147_combout\ : std_logic;
SIGNAL \RAM|s_memory[188][2]~227_combout\ : std_logic;
SIGNAL \RAM|s_memory[188][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[172][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[172][7]~224_combout\ : std_logic;
SIGNAL \RAM|s_memory[172][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~148_combout\ : std_logic;
SIGNAL \RAM|s_memory[200][1]~230_combout\ : std_logic;
SIGNAL \RAM|s_memory[200][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[216][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[216][2]~229_combout\ : std_logic;
SIGNAL \RAM|s_memory[216][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~149_combout\ : std_logic;
SIGNAL \RAM|s_memory[204][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[204][7]~228_combout\ : std_logic;
SIGNAL \RAM|s_memory[204][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[220][2]~231_combout\ : std_logic;
SIGNAL \RAM|s_memory[220][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~150_combout\ : std_logic;
SIGNAL \RAM|s_memory[140][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[140][6]~232_combout\ : std_logic;
SIGNAL \RAM|s_memory[140][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[156][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[156][2]~235_combout\ : std_logic;
SIGNAL \RAM|s_memory[156][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[136][7]~234_combout\ : std_logic;
SIGNAL \RAM|s_memory[136][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[152][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[152][4]~233_combout\ : std_logic;
SIGNAL \RAM|s_memory[152][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~151_combout\ : std_logic;
SIGNAL \RAM|Mux0~152_combout\ : std_logic;
SIGNAL \RAM|Mux0~153_combout\ : std_logic;
SIGNAL \RAM|Mux0~156_combout\ : std_logic;
SIGNAL \RAM|Mux0~157_combout\ : std_logic;
SIGNAL \RAM|s_memory[187][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~9_combout\ : std_logic;
SIGNAL \RAM|s_memory[187][2]~241_combout\ : std_logic;
SIGNAL \RAM|s_memory[187][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[155][2]~242_combout\ : std_logic;
SIGNAL \RAM|s_memory[155][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~158_combout\ : std_logic;
SIGNAL \RAM|Decoder0~4_combout\ : std_logic;
SIGNAL \RAM|s_memory[191][4]~243_combout\ : std_logic;
SIGNAL \RAM|s_memory[191][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[159][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[159][3]~240_combout\ : std_logic;
SIGNAL \RAM|s_memory[159][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~159_combout\ : std_logic;
SIGNAL \RAM|s_memory[203][4]~246_combout\ : std_logic;
SIGNAL \RAM|s_memory[203][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[235][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[235][0]~245_combout\ : std_logic;
SIGNAL \RAM|s_memory[235][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~160_combout\ : std_logic;
SIGNAL \RAM|s_memory[207][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[207][0]~244_combout\ : std_logic;
SIGNAL \RAM|s_memory[207][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[239][6]~247_combout\ : std_logic;
SIGNAL \RAM|s_memory[239][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~161_combout\ : std_logic;
SIGNAL \RAM|s_memory[171][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[171][4]~249_combout\ : std_logic;
SIGNAL \RAM|s_memory[171][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[139][3]~250_combout\ : std_logic;
SIGNAL \RAM|s_memory[139][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~162_combout\ : std_logic;
SIGNAL \RAM|s_memory[175][7]~251_combout\ : std_logic;
SIGNAL \RAM|s_memory[175][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[143][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[143][5]~248_combout\ : std_logic;
SIGNAL \RAM|s_memory[143][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~163_combout\ : std_logic;
SIGNAL \RAM|Mux0~164_combout\ : std_logic;
SIGNAL \RAM|s_memory[255][4]~255_combout\ : std_logic;
SIGNAL \RAM|s_memory[255][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[219][2]~254_combout\ : std_logic;
SIGNAL \RAM|s_memory[219][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[251][1]~253_combout\ : std_logic;
SIGNAL \RAM|s_memory[251][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~165_combout\ : std_logic;
SIGNAL \RAM|s_memory[223][0]~252_combout\ : std_logic;
SIGNAL \RAM|s_memory[223][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~166_combout\ : std_logic;
SIGNAL \RAM|Mux0~167_combout\ : std_logic;
SIGNAL \RAM|Mux0~168_combout\ : std_logic;
SIGNAL \RAM|Decoder0~10_combout\ : std_logic;
SIGNAL \RAM|s_memory[180][2]~50_combout\ : std_logic;
SIGNAL \RAM|s_memory[180][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[244][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~14_combout\ : std_logic;
SIGNAL \RAM|s_memory[244][3]~49_combout\ : std_logic;
SIGNAL \RAM|s_memory[244][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~31_combout\ : std_logic;
SIGNAL \RAM|s_memory[246][7]~51_combout\ : std_logic;
SIGNAL \RAM|s_memory[246][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[182][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[182][2]~48_combout\ : std_logic;
SIGNAL \RAM|s_memory[182][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~32_combout\ : std_logic;
SIGNAL \RAM|s_memory[183][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[183][2]~60_combout\ : std_logic;
SIGNAL \RAM|s_memory[183][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[247][2]~63_combout\ : std_logic;
SIGNAL \RAM|s_memory[247][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[181][2]~62_combout\ : std_logic;
SIGNAL \RAM|s_memory[181][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[245][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[245][5]~61_combout\ : std_logic;
SIGNAL \RAM|s_memory[245][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~38_combout\ : std_logic;
SIGNAL \RAM|Mux0~39_combout\ : std_logic;
SIGNAL \RAM|s_memory[151][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~8_combout\ : std_logic;
SIGNAL \RAM|s_memory[151][4]~52_combout\ : std_logic;
SIGNAL \RAM|s_memory[151][7]~q\ : std_logic;
SIGNAL \RAM|Decoder0~12_combout\ : std_logic;
SIGNAL \RAM|s_memory[215][2]~55_combout\ : std_logic;
SIGNAL \RAM|s_memory[215][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[149][3]~54_combout\ : std_logic;
SIGNAL \RAM|s_memory[149][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[213][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[213][7]~53_combout\ : std_logic;
SIGNAL \RAM|s_memory[213][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~33_combout\ : std_logic;
SIGNAL \RAM|Mux0~34_combout\ : std_logic;
SIGNAL \RAM|s_memory[212][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[212][5]~57_combout\ : std_logic;
SIGNAL \RAM|s_memory[212][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[148][7]~58_combout\ : std_logic;
SIGNAL \RAM|s_memory[148][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~35_combout\ : std_logic;
SIGNAL \RAM|s_memory[214][4]~59_combout\ : std_logic;
SIGNAL \RAM|s_memory[214][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[150][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[150][4]~56_combout\ : std_logic;
SIGNAL \RAM|s_memory[150][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~36_combout\ : std_logic;
SIGNAL \RAM|Mux0~37_combout\ : std_logic;
SIGNAL \RAM|Mux0~40_combout\ : std_logic;
SIGNAL \RAM|s_memory[197][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~5_combout\ : std_logic;
SIGNAL \RAM|s_memory[197][0]~5_combout\ : std_logic;
SIGNAL \RAM|s_memory[197][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[196][6]~6_combout\ : std_logic;
SIGNAL \RAM|s_memory[196][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~2_combout\ : std_logic;
SIGNAL \RAM|s_memory[199][5]~7_combout\ : std_logic;
SIGNAL \RAM|s_memory[199][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[198][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[198][7]~4_combout\ : std_logic;
SIGNAL \RAM|s_memory[198][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~3_combout\ : std_logic;
SIGNAL \RAM|Decoder0~6_combout\ : std_logic;
SIGNAL \RAM|s_memory[132][2]~10_combout\ : std_logic;
SIGNAL \RAM|s_memory[132][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[133][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[133][0]~9_combout\ : std_logic;
SIGNAL \RAM|s_memory[133][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~4_combout\ : std_logic;
SIGNAL \RAM|s_memory[134][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[134][3]~8_combout\ : std_logic;
SIGNAL \RAM|s_memory[134][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[135][7]~11_combout\ : std_logic;
SIGNAL \RAM|s_memory[135][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~5_combout\ : std_logic;
SIGNAL \RAM|Mux0~6_combout\ : std_logic;
SIGNAL \RAM|Decoder0~0_combout\ : std_logic;
SIGNAL \RAM|s_memory[164][2]~2_combout\ : std_logic;
SIGNAL \RAM|s_memory[164][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[165][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[165][6]~1_combout\ : std_logic;
SIGNAL \RAM|s_memory[165][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~0_combout\ : std_logic;
SIGNAL \RAM|s_memory[166][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[166][4]~0_combout\ : std_logic;
SIGNAL \RAM|s_memory[166][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[167][4]~3_combout\ : std_logic;
SIGNAL \RAM|s_memory[167][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~1_combout\ : std_logic;
SIGNAL \RAM|s_memory[229][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|Decoder0~7_combout\ : std_logic;
SIGNAL \RAM|s_memory[229][6]~13_combout\ : std_logic;
SIGNAL \RAM|s_memory[229][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[228][1]~14_combout\ : std_logic;
SIGNAL \RAM|s_memory[228][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~7_combout\ : std_logic;
SIGNAL \RAM|s_memory[231][0]~15_combout\ : std_logic;
SIGNAL \RAM|s_memory[231][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[230][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[230][2]~12_combout\ : std_logic;
SIGNAL \RAM|s_memory[230][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~8_combout\ : std_logic;
SIGNAL \RAM|Mux0~9_combout\ : std_logic;
SIGNAL \RAM|s_memory[210][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[210][1]~20_combout\ : std_logic;
SIGNAL \RAM|s_memory[210][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[242][4]~23_combout\ : std_logic;
SIGNAL \RAM|s_memory[242][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[240][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[240][3]~21_combout\ : std_logic;
SIGNAL \RAM|s_memory[240][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[208][0]~22_combout\ : std_logic;
SIGNAL \RAM|s_memory[208][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~12_combout\ : std_logic;
SIGNAL \RAM|Mux0~13_combout\ : std_logic;
SIGNAL \RAM|s_memory[144][1]~26_combout\ : std_logic;
SIGNAL \RAM|s_memory[144][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[176][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[176][0]~25_combout\ : std_logic;
SIGNAL \RAM|s_memory[176][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~14_combout\ : std_logic;
SIGNAL \RAM|s_memory[178][2]~27_combout\ : std_logic;
SIGNAL \RAM|s_memory[178][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[146][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[146][7]~24_combout\ : std_logic;
SIGNAL \RAM|s_memory[146][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~15_combout\ : std_logic;
SIGNAL \RAM|Mux0~16_combout\ : std_logic;
SIGNAL \RAM|s_memory[241][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[241][2]~29_combout\ : std_logic;
SIGNAL \RAM|s_memory[241][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[209][3]~30_combout\ : std_logic;
SIGNAL \RAM|s_memory[209][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~17_combout\ : std_logic;
SIGNAL \RAM|s_memory[243][1]~31_combout\ : std_logic;
SIGNAL \RAM|s_memory[243][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[211][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[211][5]~28_combout\ : std_logic;
SIGNAL \RAM|s_memory[211][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~18_combout\ : std_logic;
SIGNAL \RAM|s_memory[145][3]~18_combout\ : std_logic;
SIGNAL \RAM|s_memory[145][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[177][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[177][7]~17_combout\ : std_logic;
SIGNAL \RAM|s_memory[177][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~10_combout\ : std_logic;
SIGNAL \RAM|s_memory[179][2]~19_combout\ : std_logic;
SIGNAL \RAM|s_memory[179][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[147][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[147][3]~16_combout\ : std_logic;
SIGNAL \RAM|s_memory[147][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~11_combout\ : std_logic;
SIGNAL \RAM|Mux0~19_combout\ : std_logic;
SIGNAL \RAM|s_memory[192][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[192][6]~41_combout\ : std_logic;
SIGNAL \RAM|s_memory[192][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[128][0]~42_combout\ : std_logic;
SIGNAL \RAM|s_memory[128][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~24_combout\ : std_logic;
SIGNAL \RAM|s_memory[194][3]~43_combout\ : std_logic;
SIGNAL \RAM|s_memory[194][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[130][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[130][4]~40_combout\ : std_logic;
SIGNAL \RAM|s_memory[130][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~25_combout\ : std_logic;
SIGNAL \RAM|s_memory[224][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[224][0]~37_combout\ : std_logic;
SIGNAL \RAM|s_memory[224][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[160][3]~38_combout\ : std_logic;
SIGNAL \RAM|s_memory[160][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~22_combout\ : std_logic;
SIGNAL \RAM|s_memory[226][3]~39_combout\ : std_logic;
SIGNAL \RAM|s_memory[226][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[162][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[162][2]~36_combout\ : std_logic;
SIGNAL \RAM|s_memory[162][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~23_combout\ : std_logic;
SIGNAL \RAM|Mux0~26_combout\ : std_logic;
SIGNAL \RAM|s_memory[129][2]~34_combout\ : std_logic;
SIGNAL \RAM|s_memory[129][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[193][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[193][6]~33_combout\ : std_logic;
SIGNAL \RAM|s_memory[193][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~20_combout\ : std_logic;
SIGNAL \RAM|s_memory[195][5]~35_combout\ : std_logic;
SIGNAL \RAM|s_memory[195][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[131][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[131][4]~32_combout\ : std_logic;
SIGNAL \RAM|s_memory[131][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~21_combout\ : std_logic;
SIGNAL \RAM|s_memory[161][2]~46_combout\ : std_logic;
SIGNAL \RAM|s_memory[161][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[225][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[225][6]~45_combout\ : std_logic;
SIGNAL \RAM|s_memory[225][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~27_combout\ : std_logic;
SIGNAL \RAM|s_memory[227][7]~47_combout\ : std_logic;
SIGNAL \RAM|s_memory[227][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[163][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[163][2]~44_combout\ : std_logic;
SIGNAL \RAM|s_memory[163][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~28_combout\ : std_logic;
SIGNAL \RAM|Mux0~29_combout\ : std_logic;
SIGNAL \RAM|Mux0~30_combout\ : std_logic;
SIGNAL \RAM|Mux0~41_combout\ : std_logic;
SIGNAL \RAM|s_memory[70][5]~178_combout\ : std_logic;
SIGNAL \RAM|s_memory[70][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[71][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[71][2]~177_combout\ : std_logic;
SIGNAL \RAM|s_memory[71][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~115_combout\ : std_logic;
SIGNAL \RAM|s_memory[87][6]~179_combout\ : std_logic;
SIGNAL \RAM|s_memory[87][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[86][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[86][6]~176_combout\ : std_logic;
SIGNAL \RAM|s_memory[86][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~116_combout\ : std_logic;
SIGNAL \RAM|s_memory[38][5]~182_combout\ : std_logic;
SIGNAL \RAM|s_memory[38][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[54][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[54][7]~181_combout\ : std_logic;
SIGNAL \RAM|s_memory[54][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~117_combout\ : std_logic;
SIGNAL \RAM|s_memory[55][7]~183_combout\ : std_logic;
SIGNAL \RAM|s_memory[55][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[39][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[39][2]~180_combout\ : std_logic;
SIGNAL \RAM|s_memory[39][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~118_combout\ : std_logic;
SIGNAL \RAM|s_memory[22][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[22][3]~185_combout\ : std_logic;
SIGNAL \RAM|s_memory[22][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[6][7]~186_combout\ : std_logic;
SIGNAL \RAM|s_memory[6][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~119_combout\ : std_logic;
SIGNAL \RAM|s_memory[23][3]~187_combout\ : std_logic;
SIGNAL \RAM|s_memory[23][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[7][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[7][5]~184_combout\ : std_logic;
SIGNAL \RAM|s_memory[7][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~120_combout\ : std_logic;
SIGNAL \RAM|Mux0~121_combout\ : std_logic;
SIGNAL \RAM|s_memory[102][1]~190_combout\ : std_logic;
SIGNAL \RAM|s_memory[102][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[103][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[103][1]~189_combout\ : std_logic;
SIGNAL \RAM|s_memory[103][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~122_combout\ : std_logic;
SIGNAL \RAM|s_memory[119][6]~191_combout\ : std_logic;
SIGNAL \RAM|s_memory[119][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[118][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[118][3]~188_combout\ : std_logic;
SIGNAL \RAM|s_memory[118][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~123_combout\ : std_logic;
SIGNAL \RAM|Mux0~124_combout\ : std_logic;
SIGNAL \RAM|s_memory[99][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[99][0]~140_combout\ : std_logic;
SIGNAL \RAM|s_memory[99][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[115][4]~143_combout\ : std_logic;
SIGNAL \RAM|s_memory[115][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[98][6]~142_combout\ : std_logic;
SIGNAL \RAM|s_memory[98][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[114][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[114][3]~141_combout\ : std_logic;
SIGNAL \RAM|s_memory[114][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~91_combout\ : std_logic;
SIGNAL \RAM|Mux0~92_combout\ : std_logic;
SIGNAL \RAM|s_memory[67][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[67][6]~132_combout\ : std_logic;
SIGNAL \RAM|s_memory[67][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[83][5]~135_combout\ : std_logic;
SIGNAL \RAM|s_memory[83][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[82][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[82][0]~133_combout\ : std_logic;
SIGNAL \RAM|s_memory[82][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[66][4]~134_combout\ : std_logic;
SIGNAL \RAM|s_memory[66][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~86_combout\ : std_logic;
SIGNAL \RAM|Mux0~87_combout\ : std_logic;
SIGNAL \RAM|s_memory[18][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[18][7]~136_combout\ : std_logic;
SIGNAL \RAM|s_memory[18][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[19][7]~139_combout\ : std_logic;
SIGNAL \RAM|s_memory[19][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[2][7]~138_combout\ : std_logic;
SIGNAL \RAM|s_memory[2][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[3][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[3][5]~137_combout\ : std_logic;
SIGNAL \RAM|s_memory[3][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~88_combout\ : std_logic;
SIGNAL \RAM|Mux0~89_combout\ : std_logic;
SIGNAL \RAM|Mux0~90_combout\ : std_logic;
SIGNAL \RAM|s_memory[50][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[50][2]~128_combout\ : std_logic;
SIGNAL \RAM|s_memory[50][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[51][7]~131_combout\ : std_logic;
SIGNAL \RAM|s_memory[51][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[35][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[35][6]~129_combout\ : std_logic;
SIGNAL \RAM|s_memory[35][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[34][6]~130_combout\ : std_logic;
SIGNAL \RAM|s_memory[34][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~84_combout\ : std_logic;
SIGNAL \RAM|Mux0~85_combout\ : std_logic;
SIGNAL \RAM|Mux0~93_combout\ : std_logic;
SIGNAL \RAM|s_memory[85][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[85][1]~157_combout\ : std_logic;
SIGNAL \RAM|s_memory[85][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[21][0]~158_combout\ : std_logic;
SIGNAL \RAM|s_memory[21][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~101_combout\ : std_logic;
SIGNAL \RAM|s_memory[117][0]~159_combout\ : std_logic;
SIGNAL \RAM|s_memory[117][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[53][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[53][7]~156_combout\ : std_logic;
SIGNAL \RAM|s_memory[53][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~102_combout\ : std_logic;
SIGNAL \RAM|s_memory[20][5]~146_combout\ : std_logic;
SIGNAL \RAM|s_memory[20][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[52][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[52][3]~145_combout\ : std_logic;
SIGNAL \RAM|s_memory[52][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~94_combout\ : std_logic;
SIGNAL \RAM|s_memory[84][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[84][1]~144_combout\ : std_logic;
SIGNAL \RAM|s_memory[84][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[116][1]~147_combout\ : std_logic;
SIGNAL \RAM|s_memory[116][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~95_combout\ : std_logic;
SIGNAL \RAM|s_memory[69][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[69][7]~149_combout\ : std_logic;
SIGNAL \RAM|s_memory[69][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[5][5]~150_combout\ : std_logic;
SIGNAL \RAM|s_memory[5][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~96_combout\ : std_logic;
SIGNAL \RAM|s_memory[101][6]~151_combout\ : std_logic;
SIGNAL \RAM|s_memory[101][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[37][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[37][4]~148_combout\ : std_logic;
SIGNAL \RAM|s_memory[37][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~97_combout\ : std_logic;
SIGNAL \RAM|s_memory[4][1]~154_combout\ : std_logic;
SIGNAL \RAM|s_memory[4][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[36][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[36][5]~153_combout\ : std_logic;
SIGNAL \RAM|s_memory[36][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~98_combout\ : std_logic;
SIGNAL \RAM|s_memory[100][6]~155_combout\ : std_logic;
SIGNAL \RAM|s_memory[100][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[68][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[68][6]~152_combout\ : std_logic;
SIGNAL \RAM|s_memory[68][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~99_combout\ : std_logic;
SIGNAL \RAM|Mux0~100_combout\ : std_logic;
SIGNAL \RAM|Mux0~103_combout\ : std_logic;
SIGNAL \RAM|s_memory[65][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[65][7]~161_combout\ : std_logic;
SIGNAL \RAM|s_memory[65][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[1][0]~162_combout\ : std_logic;
SIGNAL \RAM|s_memory[1][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~104_combout\ : std_logic;
SIGNAL \RAM|s_memory[97][0]~163_combout\ : std_logic;
SIGNAL \RAM|s_memory[97][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[33][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[33][7]~160_combout\ : std_logic;
SIGNAL \RAM|s_memory[33][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~105_combout\ : std_logic;
SIGNAL \RAM|s_memory[80][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[80][0]~165_combout\ : std_logic;
SIGNAL \RAM|s_memory[80][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[16][7]~166_combout\ : std_logic;
SIGNAL \RAM|s_memory[16][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~106_combout\ : std_logic;
SIGNAL \RAM|s_memory[112][3]~167_combout\ : std_logic;
SIGNAL \RAM|s_memory[112][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[48][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[48][5]~164_combout\ : std_logic;
SIGNAL \RAM|s_memory[48][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~107_combout\ : std_logic;
SIGNAL \RAM|s_memory[32][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[32][5]~168_combout\ : std_logic;
SIGNAL \RAM|s_memory[32][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[96][1]~171_combout\ : std_logic;
SIGNAL \RAM|s_memory[96][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[64][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[64][1]~169_combout\ : std_logic;
SIGNAL \RAM|s_memory[64][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[0][3]~170_combout\ : std_logic;
SIGNAL \RAM|s_memory[0][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~108_combout\ : std_logic;
SIGNAL \RAM|Mux0~109_combout\ : std_logic;
SIGNAL \RAM|Mux0~110_combout\ : std_logic;
SIGNAL \RAM|s_memory[17][7]~174_combout\ : std_logic;
SIGNAL \RAM|s_memory[17][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[49][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[49][0]~173_combout\ : std_logic;
SIGNAL \RAM|s_memory[49][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~111_combout\ : std_logic;
SIGNAL \RAM|s_memory[81][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[81][5]~172_combout\ : std_logic;
SIGNAL \RAM|s_memory[81][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[113][4]~175_combout\ : std_logic;
SIGNAL \RAM|s_memory[113][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~112_combout\ : std_logic;
SIGNAL \RAM|Mux0~113_combout\ : std_logic;
SIGNAL \RAM|Mux0~114_combout\ : std_logic;
SIGNAL \RAM|Mux0~125_combout\ : std_logic;
SIGNAL \RAM|s_memory[42][2]~66_combout\ : std_logic;
SIGNAL \RAM|s_memory[42][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[43][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[43][2]~65_combout\ : std_logic;
SIGNAL \RAM|s_memory[43][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~42_combout\ : std_logic;
SIGNAL \RAM|s_memory[59][7]~67_combout\ : std_logic;
SIGNAL \RAM|s_memory[59][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[58][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[58][7]~64_combout\ : std_logic;
SIGNAL \RAM|s_memory[58][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~43_combout\ : std_logic;
SIGNAL \RAM|s_memory[122][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[122][0]~77_combout\ : std_logic;
SIGNAL \RAM|s_memory[122][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[106][1]~78_combout\ : std_logic;
SIGNAL \RAM|s_memory[106][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~49_combout\ : std_logic;
SIGNAL \RAM|s_memory[123][1]~79_combout\ : std_logic;
SIGNAL \RAM|s_memory[123][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[107][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[107][7]~76_combout\ : std_logic;
SIGNAL \RAM|s_memory[107][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~50_combout\ : std_logic;
SIGNAL \RAM|s_memory[75][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[75][0]~68_combout\ : std_logic;
SIGNAL \RAM|s_memory[75][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[91][6]~71_combout\ : std_logic;
SIGNAL \RAM|s_memory[91][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[90][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[90][1]~69_combout\ : std_logic;
SIGNAL \RAM|s_memory[90][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[74][1]~70_combout\ : std_logic;
SIGNAL \RAM|s_memory[74][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~44_combout\ : std_logic;
SIGNAL \RAM|Mux0~45_combout\ : std_logic;
SIGNAL \RAM|s_memory[11][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[11][2]~73_combout\ : std_logic;
SIGNAL \RAM|s_memory[11][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[10][3]~74_combout\ : std_logic;
SIGNAL \RAM|s_memory[10][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~46_combout\ : std_logic;
SIGNAL \RAM|s_memory[27][5]~75_combout\ : std_logic;
SIGNAL \RAM|s_memory[27][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[26][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[26][6]~72_combout\ : std_logic;
SIGNAL \RAM|s_memory[26][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~47_combout\ : std_logic;
SIGNAL \RAM|Mux0~48_combout\ : std_logic;
SIGNAL \RAM|Mux0~51_combout\ : std_logic;
SIGNAL \RAM|s_memory[126][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[126][1]~124_combout\ : std_logic;
SIGNAL \RAM|s_memory[126][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[127][1]~127_combout\ : std_logic;
SIGNAL \RAM|s_memory[127][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[111][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[111][5]~125_combout\ : std_logic;
SIGNAL \RAM|s_memory[111][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[110][3]~126_combout\ : std_logic;
SIGNAL \RAM|s_memory[110][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~80_combout\ : std_logic;
SIGNAL \RAM|Mux0~81_combout\ : std_logic;
SIGNAL \RAM|s_memory[79][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[79][1]~113_combout\ : std_logic;
SIGNAL \RAM|s_memory[79][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[78][4]~114_combout\ : std_logic;
SIGNAL \RAM|s_memory[78][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~73_combout\ : std_logic;
SIGNAL \RAM|s_memory[94][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[94][3]~112_combout\ : std_logic;
SIGNAL \RAM|s_memory[94][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[95][5]~115_combout\ : std_logic;
SIGNAL \RAM|s_memory[95][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~74_combout\ : std_logic;
SIGNAL \RAM|s_memory[46][4]~118_combout\ : std_logic;
SIGNAL \RAM|s_memory[46][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[62][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[62][6]~117_combout\ : std_logic;
SIGNAL \RAM|s_memory[62][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~75_combout\ : std_logic;
SIGNAL \RAM|s_memory[47][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[47][3]~116_combout\ : std_logic;
SIGNAL \RAM|s_memory[47][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[63][5]~119_combout\ : std_logic;
SIGNAL \RAM|s_memory[63][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~76_combout\ : std_logic;
SIGNAL \RAM|s_memory[14][1]~122_combout\ : std_logic;
SIGNAL \RAM|s_memory[14][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[30][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[30][0]~121_combout\ : std_logic;
SIGNAL \RAM|s_memory[30][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~77_combout\ : std_logic;
SIGNAL \RAM|s_memory[31][5]~123_combout\ : std_logic;
SIGNAL \RAM|s_memory[31][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[15][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[15][2]~120_combout\ : std_logic;
SIGNAL \RAM|s_memory[15][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~78_combout\ : std_logic;
SIGNAL \RAM|Mux0~79_combout\ : std_logic;
SIGNAL \RAM|Mux0~82_combout\ : std_logic;
SIGNAL \RAM|s_memory[57][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[57][7]~109_combout\ : std_logic;
SIGNAL \RAM|s_memory[57][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[25][0]~110_combout\ : std_logic;
SIGNAL \RAM|s_memory[25][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~69_combout\ : std_logic;
SIGNAL \RAM|s_memory[121][6]~111_combout\ : std_logic;
SIGNAL \RAM|s_memory[121][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[89][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[89][1]~108_combout\ : std_logic;
SIGNAL \RAM|s_memory[89][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~70_combout\ : std_logic;
SIGNAL \RAM|s_memory[9][7]~98_combout\ : std_logic;
SIGNAL \RAM|s_memory[9][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[41][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[41][2]~97_combout\ : std_logic;
SIGNAL \RAM|s_memory[41][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~62_combout\ : std_logic;
SIGNAL \RAM|s_memory[105][1]~99_combout\ : std_logic;
SIGNAL \RAM|s_memory[105][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[73][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[73][0]~96_combout\ : std_logic;
SIGNAL \RAM|s_memory[73][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~63_combout\ : std_logic;
SIGNAL \RAM|s_memory[56][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[56][7]~100_combout\ : std_logic;
SIGNAL \RAM|s_memory[56][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[120][6]~103_combout\ : std_logic;
SIGNAL \RAM|s_memory[120][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[24][6]~102_combout\ : std_logic;
SIGNAL \RAM|s_memory[24][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[88][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[88][0]~101_combout\ : std_logic;
SIGNAL \RAM|s_memory[88][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~64_combout\ : std_logic;
SIGNAL \RAM|Mux0~65_combout\ : std_logic;
SIGNAL \RAM|s_memory[40][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[40][4]~104_combout\ : std_logic;
SIGNAL \RAM|s_memory[40][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[104][6]~107_combout\ : std_logic;
SIGNAL \RAM|s_memory[104][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[8][6]~106_combout\ : std_logic;
SIGNAL \RAM|s_memory[8][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[72][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[72][6]~105_combout\ : std_logic;
SIGNAL \RAM|s_memory[72][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~66_combout\ : std_logic;
SIGNAL \RAM|Mux0~67_combout\ : std_logic;
SIGNAL \RAM|Mux0~68_combout\ : std_logic;
SIGNAL \RAM|Mux0~71_combout\ : std_logic;
SIGNAL \RAM|s_memory[92][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[92][0]~80_combout\ : std_logic;
SIGNAL \RAM|s_memory[92][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[124][1]~83_combout\ : std_logic;
SIGNAL \RAM|s_memory[124][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[28][3]~82_combout\ : std_logic;
SIGNAL \RAM|s_memory[28][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[60][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[60][7]~81_combout\ : std_logic;
SIGNAL \RAM|s_memory[60][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~52_combout\ : std_logic;
SIGNAL \RAM|Mux0~53_combout\ : std_logic;
SIGNAL \RAM|s_memory[93][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[93][0]~93_combout\ : std_logic;
SIGNAL \RAM|s_memory[93][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[29][0]~94_combout\ : std_logic;
SIGNAL \RAM|s_memory[29][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~59_combout\ : std_logic;
SIGNAL \RAM|s_memory[125][1]~95_combout\ : std_logic;
SIGNAL \RAM|s_memory[125][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[61][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[61][5]~92_combout\ : std_logic;
SIGNAL \RAM|s_memory[61][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~60_combout\ : std_logic;
SIGNAL \RAM|s_memory[13][2]~86_combout\ : std_logic;
SIGNAL \RAM|s_memory[13][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[77][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[77][1]~85_combout\ : std_logic;
SIGNAL \RAM|s_memory[77][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~54_combout\ : std_logic;
SIGNAL \RAM|s_memory[109][0]~87_combout\ : std_logic;
SIGNAL \RAM|s_memory[109][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[45][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[45][2]~84_combout\ : std_logic;
SIGNAL \RAM|s_memory[45][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~55_combout\ : std_logic;
SIGNAL \RAM|s_memory[12][2]~90_combout\ : std_logic;
SIGNAL \RAM|s_memory[12][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[44][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[44][2]~89_combout\ : std_logic;
SIGNAL \RAM|s_memory[44][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~56_combout\ : std_logic;
SIGNAL \RAM|s_memory[108][1]~91_combout\ : std_logic;
SIGNAL \RAM|s_memory[108][7]~q\ : std_logic;
SIGNAL \RAM|s_memory[76][7]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[76][0]~88_combout\ : std_logic;
SIGNAL \RAM|s_memory[76][7]~q\ : std_logic;
SIGNAL \RAM|Mux0~57_combout\ : std_logic;
SIGNAL \RAM|Mux0~58_combout\ : std_logic;
SIGNAL \RAM|Mux0~61_combout\ : std_logic;
SIGNAL \RAM|Mux0~72_combout\ : std_logic;
SIGNAL \RAM|Mux0~83_combout\ : std_logic;
SIGNAL \RAM|Mux0~126_combout\ : std_logic;
SIGNAL \RAM|Mux0~169_combout\ : std_logic;
SIGNAL \ArithmeticUnit|Add1~12_combout\ : std_logic;
SIGNAL \ArithmeticUnit|Add1~17_combout\ : std_logic;
SIGNAL \RAM|s_memory[252][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[252][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[244][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~38_combout\ : std_logic;
SIGNAL \RAM|s_memory[253][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[245][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[245][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~39_combout\ : std_logic;
SIGNAL \RAM|s_memory[229][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[229][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[237][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[236][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[236][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[228][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~31_combout\ : std_logic;
SIGNAL \RAM|Mux1~32_combout\ : std_logic;
SIGNAL \RAM|s_memory[197][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[197][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[205][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[196][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[204][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[204][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~35_combout\ : std_logic;
SIGNAL \RAM|Mux1~36_combout\ : std_logic;
SIGNAL \RAM|s_memory[213][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[213][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[221][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[220][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[220][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[212][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~33_combout\ : std_logic;
SIGNAL \RAM|Mux1~34_combout\ : std_logic;
SIGNAL \RAM|Mux1~37_combout\ : std_logic;
SIGNAL \RAM|Mux1~40_combout\ : std_logic;
SIGNAL \RAM|s_memory[177][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[177][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[161][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~27_combout\ : std_logic;
SIGNAL \RAM|s_memory[169][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[169][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[185][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~28_combout\ : std_logic;
SIGNAL \RAM|s_memory[144][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[144][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[152][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[136][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[136][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[128][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~24_combout\ : std_logic;
SIGNAL \RAM|Mux1~25_combout\ : std_logic;
SIGNAL \RAM|s_memory[160][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[168][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[168][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~22_combout\ : std_logic;
SIGNAL \RAM|s_memory[184][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[176][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[176][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~23_combout\ : std_logic;
SIGNAL \RAM|Mux1~26_combout\ : std_logic;
SIGNAL \RAM|s_memory[129][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[137][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[137][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~20_combout\ : std_logic;
SIGNAL \RAM|s_memory[153][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[145][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[145][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~21_combout\ : std_logic;
SIGNAL \RAM|Mux1~29_combout\ : std_logic;
SIGNAL \RAM|s_memory[165][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[181][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[181][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~17_combout\ : std_logic;
SIGNAL \RAM|s_memory[189][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[173][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[173][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~18_combout\ : std_logic;
SIGNAL \RAM|s_memory[164][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[172][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[172][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~12_combout\ : std_logic;
SIGNAL \RAM|s_memory[188][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[180][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[180][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~13_combout\ : std_logic;
SIGNAL \RAM|s_memory[140][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[140][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[132][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~14_combout\ : std_logic;
SIGNAL \RAM|s_memory[156][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[148][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[148][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~15_combout\ : std_logic;
SIGNAL \RAM|Mux1~16_combout\ : std_logic;
SIGNAL \RAM|s_memory[157][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[157][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[133][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[149][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[149][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~10_combout\ : std_logic;
SIGNAL \RAM|s_memory[141][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~11_combout\ : std_logic;
SIGNAL \RAM|Mux1~19_combout\ : std_logic;
SIGNAL \RAM|Mux1~30_combout\ : std_logic;
SIGNAL \RAM|s_memory[224][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[232][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[232][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~2_combout\ : std_logic;
SIGNAL \RAM|s_memory[248][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[240][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[240][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~3_combout\ : std_logic;
SIGNAL \RAM|s_memory[192][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[200][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[200][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~4_combout\ : std_logic;
SIGNAL \RAM|s_memory[216][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[208][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[208][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~5_combout\ : std_logic;
SIGNAL \RAM|Mux1~6_combout\ : std_logic;
SIGNAL \RAM|s_memory[193][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[209][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[209][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~0_combout\ : std_logic;
SIGNAL \RAM|s_memory[201][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[201][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[217][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~1_combout\ : std_logic;
SIGNAL \RAM|s_memory[241][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[241][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[225][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~7_combout\ : std_logic;
SIGNAL \RAM|s_memory[249][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[233][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[233][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~8_combout\ : std_logic;
SIGNAL \RAM|Mux1~9_combout\ : std_logic;
SIGNAL \RAM|Mux1~41_combout\ : std_logic;
SIGNAL \RAM|s_memory[36][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[37][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[37][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~86_combout\ : std_logic;
SIGNAL \RAM|s_memory[45][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[44][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[44][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~87_combout\ : std_logic;
SIGNAL \RAM|s_memory[12][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[12][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[13][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[4][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[5][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[5][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~88_combout\ : std_logic;
SIGNAL \RAM|Mux1~89_combout\ : std_logic;
SIGNAL \RAM|Mux1~90_combout\ : std_logic;
SIGNAL \RAM|s_memory[69][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[69][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[68][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~84_combout\ : std_logic;
SIGNAL \RAM|s_memory[77][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[76][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[76][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~85_combout\ : std_logic;
SIGNAL \RAM|s_memory[108][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[108][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[109][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[101][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[101][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[100][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~91_combout\ : std_logic;
SIGNAL \RAM|Mux1~92_combout\ : std_logic;
SIGNAL \RAM|Mux1~93_combout\ : std_logic;
SIGNAL \RAM|s_memory[104][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[104][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[105][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[96][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[97][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[97][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~111_combout\ : std_logic;
SIGNAL \RAM|Mux1~112_combout\ : std_logic;
SIGNAL \RAM|s_memory[8][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[8][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[0][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[1][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[1][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~108_combout\ : std_logic;
SIGNAL \RAM|s_memory[9][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~109_combout\ : std_logic;
SIGNAL \RAM|s_memory[40][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[40][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[32][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[33][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[33][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~106_combout\ : std_logic;
SIGNAL \RAM|s_memory[41][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~107_combout\ : std_logic;
SIGNAL \RAM|Mux1~110_combout\ : std_logic;
SIGNAL \RAM|s_memory[72][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[72][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[73][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[65][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[65][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[64][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~104_combout\ : std_logic;
SIGNAL \RAM|Mux1~105_combout\ : std_logic;
SIGNAL \RAM|Mux1~113_combout\ : std_logic;
SIGNAL \RAM|s_memory[17][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[81][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[81][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~94_combout\ : std_logic;
SIGNAL \RAM|s_memory[89][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[25][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[25][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~95_combout\ : std_logic;
SIGNAL \RAM|s_memory[49][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[113][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[113][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~101_combout\ : std_logic;
SIGNAL \RAM|s_memory[121][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[57][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[57][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~102_combout\ : std_logic;
SIGNAL \RAM|s_memory[56][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[56][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[120][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[48][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[112][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[112][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~96_combout\ : std_logic;
SIGNAL \RAM|Mux1~97_combout\ : std_logic;
SIGNAL \RAM|s_memory[16][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[80][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[80][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~98_combout\ : std_logic;
SIGNAL \RAM|s_memory[88][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[24][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[24][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~99_combout\ : std_logic;
SIGNAL \RAM|Mux1~100_combout\ : std_logic;
SIGNAL \RAM|Mux1~103_combout\ : std_logic;
SIGNAL \RAM|Mux1~114_combout\ : std_logic;
SIGNAL \RAM|s_memory[117][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[117][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[116][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~122_combout\ : std_logic;
SIGNAL \RAM|s_memory[125][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[124][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[124][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~123_combout\ : std_logic;
SIGNAL \RAM|s_memory[85][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[85][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[84][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~117_combout\ : std_logic;
SIGNAL \RAM|s_memory[93][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[92][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[92][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~118_combout\ : std_logic;
SIGNAL \RAM|s_memory[20][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[21][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[21][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~119_combout\ : std_logic;
SIGNAL \RAM|s_memory[28][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[28][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[29][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~120_combout\ : std_logic;
SIGNAL \RAM|Mux1~121_combout\ : std_logic;
SIGNAL \RAM|s_memory[52][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[53][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[53][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~115_combout\ : std_logic;
SIGNAL \RAM|s_memory[60][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[60][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[61][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~116_combout\ : std_logic;
SIGNAL \RAM|Mux1~124_combout\ : std_logic;
SIGNAL \RAM|Mux1~125_combout\ : std_logic;
SIGNAL \RAM|s_memory[59][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[59][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[51][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[55][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[55][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~73_combout\ : std_logic;
SIGNAL \RAM|s_memory[63][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~74_combout\ : std_logic;
SIGNAL \RAM|s_memory[115][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[119][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[119][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~80_combout\ : std_logic;
SIGNAL \RAM|s_memory[127][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[123][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[123][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~81_combout\ : std_logic;
SIGNAL \RAM|s_memory[27][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[27][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[31][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[19][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[23][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[23][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~77_combout\ : std_logic;
SIGNAL \RAM|Mux1~78_combout\ : std_logic;
SIGNAL \RAM|s_memory[91][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[91][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[83][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[87][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[87][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~75_combout\ : std_logic;
SIGNAL \RAM|s_memory[95][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~76_combout\ : std_logic;
SIGNAL \RAM|Mux1~79_combout\ : std_logic;
SIGNAL \RAM|Mux1~82_combout\ : std_logic;
SIGNAL \RAM|s_memory[86][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[86][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[82][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~52_combout\ : std_logic;
SIGNAL \RAM|s_memory[94][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[90][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[90][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~53_combout\ : std_logic;
SIGNAL \RAM|s_memory[122][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[122][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[126][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[118][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[118][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[114][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~59_combout\ : std_logic;
SIGNAL \RAM|Mux1~60_combout\ : std_logic;
SIGNAL \RAM|s_memory[26][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[26][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[18][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[22][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[22][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~56_combout\ : std_logic;
SIGNAL \RAM|s_memory[30][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~57_combout\ : std_logic;
SIGNAL \RAM|s_memory[58][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[58][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[62][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[54][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[54][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[50][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~54_combout\ : std_logic;
SIGNAL \RAM|Mux1~55_combout\ : std_logic;
SIGNAL \RAM|Mux1~58_combout\ : std_logic;
SIGNAL \RAM|Mux1~61_combout\ : std_logic;
SIGNAL \RAM|s_memory[102][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[102][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[98][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~69_combout\ : std_logic;
SIGNAL \RAM|s_memory[110][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[106][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[106][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~70_combout\ : std_logic;
SIGNAL \RAM|s_memory[38][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[38][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[34][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~62_combout\ : std_logic;
SIGNAL \RAM|s_memory[46][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[42][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[42][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~63_combout\ : std_logic;
SIGNAL \RAM|s_memory[2][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[6][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[6][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~66_combout\ : std_logic;
SIGNAL \RAM|s_memory[10][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[10][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[14][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~67_combout\ : std_logic;
SIGNAL \RAM|s_memory[66][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[70][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[70][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~64_combout\ : std_logic;
SIGNAL \RAM|s_memory[74][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[74][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[78][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~65_combout\ : std_logic;
SIGNAL \RAM|Mux1~68_combout\ : std_logic;
SIGNAL \RAM|Mux1~71_combout\ : std_logic;
SIGNAL \RAM|Mux1~72_combout\ : std_logic;
SIGNAL \RAM|s_memory[43][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[43][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[35][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[39][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[39][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~42_combout\ : std_logic;
SIGNAL \RAM|s_memory[47][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~43_combout\ : std_logic;
SIGNAL \RAM|s_memory[107][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[107][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[111][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[99][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[103][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[103][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~49_combout\ : std_logic;
SIGNAL \RAM|Mux1~50_combout\ : std_logic;
SIGNAL \RAM|s_memory[75][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[75][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[79][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[71][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[71][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[67][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~44_combout\ : std_logic;
SIGNAL \RAM|Mux1~45_combout\ : std_logic;
SIGNAL \RAM|s_memory[11][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[11][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[15][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[3][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[7][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[7][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~46_combout\ : std_logic;
SIGNAL \RAM|Mux1~47_combout\ : std_logic;
SIGNAL \RAM|Mux1~48_combout\ : std_logic;
SIGNAL \RAM|Mux1~51_combout\ : std_logic;
SIGNAL \RAM|Mux1~83_combout\ : std_logic;
SIGNAL \RAM|Mux1~126_combout\ : std_logic;
SIGNAL \RAM|s_memory[203][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[203][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[195][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~127_combout\ : std_logic;
SIGNAL \RAM|s_memory[199][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[199][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[207][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~128_combout\ : std_logic;
SIGNAL \RAM|s_memory[215][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[215][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[219][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[219][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[211][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~134_combout\ : std_logic;
SIGNAL \RAM|s_memory[223][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~135_combout\ : std_logic;
SIGNAL \RAM|s_memory[147][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[155][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[155][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~129_combout\ : std_logic;
SIGNAL \RAM|s_memory[159][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[151][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[151][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~130_combout\ : std_logic;
SIGNAL \RAM|s_memory[139][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[139][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[131][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~131_combout\ : std_logic;
SIGNAL \RAM|s_memory[143][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[135][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[135][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~132_combout\ : std_logic;
SIGNAL \RAM|Mux1~133_combout\ : std_logic;
SIGNAL \RAM|Mux1~136_combout\ : std_logic;
SIGNAL \RAM|s_memory[255][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[247][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[251][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[243][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~165_combout\ : std_logic;
SIGNAL \RAM|Mux1~166_combout\ : std_logic;
SIGNAL \RAM|s_memory[231][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[231][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[239][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[235][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[235][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[227][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~158_combout\ : std_logic;
SIGNAL \RAM|Mux1~159_combout\ : std_logic;
SIGNAL \RAM|s_memory[179][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[187][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[187][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~160_combout\ : std_logic;
SIGNAL \RAM|s_memory[191][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[183][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[183][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~161_combout\ : std_logic;
SIGNAL \RAM|s_memory[171][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[171][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[163][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~162_combout\ : std_logic;
SIGNAL \RAM|s_memory[175][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[167][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[167][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~163_combout\ : std_logic;
SIGNAL \RAM|Mux1~164_combout\ : std_logic;
SIGNAL \RAM|Mux1~167_combout\ : std_logic;
SIGNAL \RAM|s_memory[246][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[246][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[250][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[250][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[242][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~144_combout\ : std_logic;
SIGNAL \RAM|s_memory[254][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~145_combout\ : std_logic;
SIGNAL \RAM|s_memory[230][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[230][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[226][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[234][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[234][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~137_combout\ : std_logic;
SIGNAL \RAM|s_memory[238][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~138_combout\ : std_logic;
SIGNAL \RAM|s_memory[182][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[182][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[178][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[186][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[186][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~139_combout\ : std_logic;
SIGNAL \RAM|s_memory[190][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~140_combout\ : std_logic;
SIGNAL \RAM|s_memory[166][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[166][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[174][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[170][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[170][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[162][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~141_combout\ : std_logic;
SIGNAL \RAM|Mux1~142_combout\ : std_logic;
SIGNAL \RAM|Mux1~143_combout\ : std_logic;
SIGNAL \RAM|Mux1~146_combout\ : std_logic;
SIGNAL \RAM|s_memory[198][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[198][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[202][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[202][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[194][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~147_combout\ : std_logic;
SIGNAL \RAM|s_memory[206][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~148_combout\ : std_logic;
SIGNAL \RAM|s_memory[214][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[214][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[222][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[210][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[218][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[218][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~154_combout\ : std_logic;
SIGNAL \RAM|Mux1~155_combout\ : std_logic;
SIGNAL \RAM|s_memory[134][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[134][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[142][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[138][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[138][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[130][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~151_combout\ : std_logic;
SIGNAL \RAM|Mux1~152_combout\ : std_logic;
SIGNAL \RAM|s_memory[150][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[150][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[158][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[146][6]~q\ : std_logic;
SIGNAL \RAM|s_memory[154][6]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[154][6]~q\ : std_logic;
SIGNAL \RAM|Mux1~149_combout\ : std_logic;
SIGNAL \RAM|Mux1~150_combout\ : std_logic;
SIGNAL \RAM|Mux1~153_combout\ : std_logic;
SIGNAL \RAM|Mux1~156_combout\ : std_logic;
SIGNAL \RAM|Mux1~157_combout\ : std_logic;
SIGNAL \RAM|Mux1~168_combout\ : std_logic;
SIGNAL \RAM|Mux1~169_combout\ : std_logic;
SIGNAL \ArithmeticUnit|Add1~6_combout\ : std_logic;
SIGNAL \ArithmeticUnit|Add1~20_combout\ : std_logic;
SIGNAL \RAM|s_memory[214][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[214][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[212][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~31_combout\ : std_logic;
SIGNAL \RAM|s_memory[246][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[244][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[244][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~32_combout\ : std_logic;
SIGNAL \RAM|s_memory[180][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[180][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[182][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[150][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[150][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[148][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~35_combout\ : std_logic;
SIGNAL \RAM|Mux4~36_combout\ : std_logic;
SIGNAL \RAM|s_memory[151][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[151][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[149][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~33_combout\ : std_logic;
SIGNAL \RAM|s_memory[183][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[181][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[181][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~34_combout\ : std_logic;
SIGNAL \RAM|Mux4~37_combout\ : std_logic;
SIGNAL \RAM|s_memory[245][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[245][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[247][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[215][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[215][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[213][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~38_combout\ : std_logic;
SIGNAL \RAM|Mux4~39_combout\ : std_logic;
SIGNAL \RAM|Mux4~40_combout\ : std_logic;
SIGNAL \RAM|s_memory[132][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[134][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[134][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~4_combout\ : std_logic;
SIGNAL \RAM|s_memory[166][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[164][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[164][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~5_combout\ : std_logic;
SIGNAL \RAM|s_memory[196][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[198][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[198][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~2_combout\ : std_logic;
SIGNAL \RAM|s_memory[230][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[228][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[228][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~3_combout\ : std_logic;
SIGNAL \RAM|Mux4~6_combout\ : std_logic;
SIGNAL \RAM|s_memory[133][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[135][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[135][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~0_combout\ : std_logic;
SIGNAL \RAM|s_memory[167][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[165][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[165][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~1_combout\ : std_logic;
SIGNAL \RAM|s_memory[229][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[229][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[231][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[197][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[199][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[199][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~7_combout\ : std_logic;
SIGNAL \RAM|Mux4~8_combout\ : std_logic;
SIGNAL \RAM|Mux4~9_combout\ : std_logic;
SIGNAL \RAM|s_memory[178][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[178][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[176][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~12_combout\ : std_logic;
SIGNAL \RAM|s_memory[179][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[177][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[177][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~13_combout\ : std_logic;
SIGNAL \RAM|s_memory[145][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[145][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[146][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[146][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[144][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~14_combout\ : std_logic;
SIGNAL \RAM|s_memory[147][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~15_combout\ : std_logic;
SIGNAL \RAM|Mux4~16_combout\ : std_logic;
SIGNAL \RAM|s_memory[241][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[241][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[243][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[242][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[242][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[240][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~17_combout\ : std_logic;
SIGNAL \RAM|Mux4~18_combout\ : std_logic;
SIGNAL \RAM|s_memory[209][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[209][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[211][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[208][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[210][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[210][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~10_combout\ : std_logic;
SIGNAL \RAM|Mux4~11_combout\ : std_logic;
SIGNAL \RAM|Mux4~19_combout\ : std_logic;
SIGNAL \RAM|s_memory[195][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[195][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[193][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~27_combout\ : std_logic;
SIGNAL \RAM|s_memory[227][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[225][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[225][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~28_combout\ : std_logic;
SIGNAL \RAM|s_memory[129][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[131][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[131][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~20_combout\ : std_logic;
SIGNAL \RAM|s_memory[163][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[161][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[161][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~21_combout\ : std_logic;
SIGNAL \RAM|s_memory[194][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[194][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[192][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~22_combout\ : std_logic;
SIGNAL \RAM|s_memory[226][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[224][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[224][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~23_combout\ : std_logic;
SIGNAL \RAM|s_memory[160][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[160][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[162][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[128][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[130][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[130][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~24_combout\ : std_logic;
SIGNAL \RAM|Mux4~25_combout\ : std_logic;
SIGNAL \RAM|Mux4~26_combout\ : std_logic;
SIGNAL \RAM|Mux4~29_combout\ : std_logic;
SIGNAL \RAM|Mux4~30_combout\ : std_logic;
SIGNAL \RAM|Mux4~41_combout\ : std_logic;
SIGNAL \RAM|s_memory[60][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[60][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[56][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~52_combout\ : std_logic;
SIGNAL \RAM|s_memory[62][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[58][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[58][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~53_combout\ : std_logic;
SIGNAL \RAM|s_memory[122][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[122][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[120][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~59_combout\ : std_logic;
SIGNAL \RAM|s_memory[126][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[124][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[124][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~60_combout\ : std_logic;
SIGNAL \RAM|s_memory[44][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[44][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[40][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~56_combout\ : std_logic;
SIGNAL \RAM|s_memory[42][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[42][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[46][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~57_combout\ : std_logic;
SIGNAL \RAM|s_memory[108][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[108][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[106][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[106][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[104][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~54_combout\ : std_logic;
SIGNAL \RAM|s_memory[110][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~55_combout\ : std_logic;
SIGNAL \RAM|Mux4~58_combout\ : std_logic;
SIGNAL \RAM|Mux4~61_combout\ : std_logic;
SIGNAL \RAM|s_memory[26][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[26][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[24][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~62_combout\ : std_logic;
SIGNAL \RAM|s_memory[90][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[88][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[88][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~63_combout\ : std_logic;
SIGNAL \RAM|s_memory[30][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[30][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[28][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~69_combout\ : std_logic;
SIGNAL \RAM|s_memory[92][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[92][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[94][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~70_combout\ : std_logic;
SIGNAL \RAM|s_memory[10][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[10][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[8][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[8][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~66_combout\ : std_logic;
SIGNAL \RAM|s_memory[74][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[72][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[72][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~67_combout\ : std_logic;
SIGNAL \RAM|s_memory[76][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[76][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[78][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[14][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[14][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[12][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~64_combout\ : std_logic;
SIGNAL \RAM|Mux4~65_combout\ : std_logic;
SIGNAL \RAM|Mux4~68_combout\ : std_logic;
SIGNAL \RAM|Mux4~71_combout\ : std_logic;
SIGNAL \RAM|Mux4~72_combout\ : std_logic;
SIGNAL \RAM|s_memory[61][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[61][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[63][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[59][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[59][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[57][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~73_combout\ : std_logic;
SIGNAL \RAM|Mux4~74_combout\ : std_logic;
SIGNAL \RAM|s_memory[109][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[109][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[107][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[107][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[105][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~75_combout\ : std_logic;
SIGNAL \RAM|s_memory[111][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~76_combout\ : std_logic;
SIGNAL \RAM|s_memory[43][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[43][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[41][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~77_combout\ : std_logic;
SIGNAL \RAM|s_memory[47][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[45][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[45][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~78_combout\ : std_logic;
SIGNAL \RAM|Mux4~79_combout\ : std_logic;
SIGNAL \RAM|s_memory[123][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[123][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[127][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[121][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[125][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[125][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~80_combout\ : std_logic;
SIGNAL \RAM|Mux4~81_combout\ : std_logic;
SIGNAL \RAM|Mux4~82_combout\ : std_logic;
SIGNAL \RAM|s_memory[77][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[77][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[79][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[15][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[15][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[13][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~44_combout\ : std_logic;
SIGNAL \RAM|Mux4~45_combout\ : std_logic;
SIGNAL \RAM|s_memory[11][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[11][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[9][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~46_combout\ : std_logic;
SIGNAL \RAM|s_memory[75][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[73][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[73][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~47_combout\ : std_logic;
SIGNAL \RAM|Mux4~48_combout\ : std_logic;
SIGNAL \RAM|s_memory[27][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[27][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[25][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~42_combout\ : std_logic;
SIGNAL \RAM|s_memory[91][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[89][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[89][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~43_combout\ : std_logic;
SIGNAL \RAM|s_memory[31][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[31][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[29][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~49_combout\ : std_logic;
SIGNAL \RAM|s_memory[93][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[93][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[95][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~50_combout\ : std_logic;
SIGNAL \RAM|Mux4~51_combout\ : std_logic;
SIGNAL \RAM|Mux4~83_combout\ : std_logic;
SIGNAL \RAM|s_memory[68][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[100][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[100][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~119_combout\ : std_logic;
SIGNAL \RAM|s_memory[70][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[70][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[102][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~120_combout\ : std_logic;
SIGNAL \RAM|s_memory[71][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[71][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[101][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[101][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[69][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~117_combout\ : std_logic;
SIGNAL \RAM|s_memory[103][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~118_combout\ : std_logic;
SIGNAL \RAM|Mux4~121_combout\ : std_logic;
SIGNAL \RAM|s_memory[85][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[87][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[87][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~122_combout\ : std_logic;
SIGNAL \RAM|s_memory[117][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[117][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[119][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~123_combout\ : std_logic;
SIGNAL \RAM|s_memory[116][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[116][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[84][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~115_combout\ : std_logic;
SIGNAL \RAM|s_memory[118][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[86][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[86][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~116_combout\ : std_logic;
SIGNAL \RAM|Mux4~124_combout\ : std_logic;
SIGNAL \RAM|s_memory[52][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[52][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[36][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~84_combout\ : std_logic;
SIGNAL \RAM|s_memory[54][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[38][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[38][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~85_combout\ : std_logic;
SIGNAL \RAM|s_memory[20][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[20][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[4][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~88_combout\ : std_logic;
SIGNAL \RAM|s_memory[6][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[6][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[22][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~89_combout\ : std_logic;
SIGNAL \RAM|s_memory[21][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[21][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[5][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~86_combout\ : std_logic;
SIGNAL \RAM|s_memory[23][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[7][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[7][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~87_combout\ : std_logic;
SIGNAL \RAM|Mux4~90_combout\ : std_logic;
SIGNAL \RAM|s_memory[53][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[53][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[37][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~91_combout\ : std_logic;
SIGNAL \RAM|s_memory[55][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[39][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[39][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~92_combout\ : std_logic;
SIGNAL \RAM|Mux4~93_combout\ : std_logic;
SIGNAL \RAM|s_memory[113][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[113][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[81][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~101_combout\ : std_logic;
SIGNAL \RAM|s_memory[115][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[83][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[83][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~102_combout\ : std_logic;
SIGNAL \RAM|s_memory[82][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[82][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[114][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[112][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[112][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[80][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~94_combout\ : std_logic;
SIGNAL \RAM|Mux4~95_combout\ : std_logic;
SIGNAL \RAM|s_memory[64][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[96][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[96][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~98_combout\ : std_logic;
SIGNAL \RAM|s_memory[98][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[66][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[66][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~99_combout\ : std_logic;
SIGNAL \RAM|s_memory[67][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[67][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[99][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[97][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[97][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[65][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~96_combout\ : std_logic;
SIGNAL \RAM|Mux4~97_combout\ : std_logic;
SIGNAL \RAM|Mux4~100_combout\ : std_logic;
SIGNAL \RAM|Mux4~103_combout\ : std_logic;
SIGNAL \RAM|s_memory[1][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[17][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[17][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~106_combout\ : std_logic;
SIGNAL \RAM|s_memory[19][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[3][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[3][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~107_combout\ : std_logic;
SIGNAL \RAM|s_memory[0][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[16][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[16][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~108_combout\ : std_logic;
SIGNAL \RAM|s_memory[18][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[2][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[2][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~109_combout\ : std_logic;
SIGNAL \RAM|Mux4~110_combout\ : std_logic;
SIGNAL \RAM|s_memory[49][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[49][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[33][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~111_combout\ : std_logic;
SIGNAL \RAM|s_memory[51][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[35][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[35][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~112_combout\ : std_logic;
SIGNAL \RAM|s_memory[34][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[34][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[32][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[48][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[48][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~104_combout\ : std_logic;
SIGNAL \RAM|s_memory[50][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~105_combout\ : std_logic;
SIGNAL \RAM|Mux4~113_combout\ : std_logic;
SIGNAL \RAM|Mux4~114_combout\ : std_logic;
SIGNAL \RAM|Mux4~125_combout\ : std_logic;
SIGNAL \RAM|Mux4~126_combout\ : std_logic;
SIGNAL \RAM|s_memory[156][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[156][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[142][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[142][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[140][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~147_combout\ : std_logic;
SIGNAL \RAM|s_memory[158][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~148_combout\ : std_logic;
SIGNAL \RAM|s_memory[172][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[174][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[174][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~154_combout\ : std_logic;
SIGNAL \RAM|s_memory[190][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[188][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[188][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~155_combout\ : std_logic;
SIGNAL \RAM|s_memory[138][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[138][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[136][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~151_combout\ : std_logic;
SIGNAL \RAM|s_memory[154][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[152][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[152][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~152_combout\ : std_logic;
SIGNAL \RAM|s_memory[184][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[184][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[186][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[168][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[170][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[170][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~149_combout\ : std_logic;
SIGNAL \RAM|Mux4~150_combout\ : std_logic;
SIGNAL \RAM|Mux4~153_combout\ : std_logic;
SIGNAL \RAM|Mux4~156_combout\ : std_logic;
SIGNAL \RAM|s_memory[155][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[155][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[153][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~137_combout\ : std_logic;
SIGNAL \RAM|s_memory[159][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[157][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[157][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~138_combout\ : std_logic;
SIGNAL \RAM|s_memory[187][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[187][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[185][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~144_combout\ : std_logic;
SIGNAL \RAM|s_memory[189][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[189][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[191][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~145_combout\ : std_logic;
SIGNAL \RAM|s_memory[173][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[173][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[175][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[171][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[171][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[169][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~139_combout\ : std_logic;
SIGNAL \RAM|Mux4~140_combout\ : std_logic;
SIGNAL \RAM|s_memory[141][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[141][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[143][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[139][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[139][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[137][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~141_combout\ : std_logic;
SIGNAL \RAM|Mux4~142_combout\ : std_logic;
SIGNAL \RAM|Mux4~143_combout\ : std_logic;
SIGNAL \RAM|Mux4~146_combout\ : std_logic;
SIGNAL \RAM|Mux4~157_combout\ : std_logic;
SIGNAL \RAM|s_memory[219][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[219][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[223][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[203][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[207][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[207][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~160_combout\ : std_logic;
SIGNAL \RAM|Mux4~161_combout\ : std_logic;
SIGNAL \RAM|s_memory[217][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[217][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[221][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[205][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[205][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[201][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~162_combout\ : std_logic;
SIGNAL \RAM|Mux4~163_combout\ : std_logic;
SIGNAL \RAM|Mux4~164_combout\ : std_logic;
SIGNAL \RAM|s_memory[249][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[249][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[237][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[237][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[233][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~158_combout\ : std_logic;
SIGNAL \RAM|s_memory[253][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~159_combout\ : std_logic;
SIGNAL \RAM|s_memory[255][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[251][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[239][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[239][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[235][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~165_combout\ : std_logic;
SIGNAL \RAM|Mux4~166_combout\ : std_logic;
SIGNAL \RAM|Mux4~167_combout\ : std_logic;
SIGNAL \RAM|s_memory[234][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[234][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[232][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~127_combout\ : std_logic;
SIGNAL \RAM|s_memory[250][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[248][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[248][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~128_combout\ : std_logic;
SIGNAL \RAM|s_memory[216][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[216][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[218][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[200][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[202][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[202][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~131_combout\ : std_logic;
SIGNAL \RAM|Mux4~132_combout\ : std_logic;
SIGNAL \RAM|s_memory[220][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[220][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[222][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[206][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[206][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[204][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~129_combout\ : std_logic;
SIGNAL \RAM|Mux4~130_combout\ : std_logic;
SIGNAL \RAM|Mux4~133_combout\ : std_logic;
SIGNAL \RAM|s_memory[252][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[252][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[238][3]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[238][3]~q\ : std_logic;
SIGNAL \RAM|s_memory[236][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~134_combout\ : std_logic;
SIGNAL \RAM|s_memory[254][3]~q\ : std_logic;
SIGNAL \RAM|Mux4~135_combout\ : std_logic;
SIGNAL \RAM|Mux4~136_combout\ : std_logic;
SIGNAL \RAM|Mux4~168_combout\ : std_logic;
SIGNAL \RAM|Mux4~169_combout\ : std_logic;
SIGNAL \ArithmeticUnit|Add1~8_combout\ : std_logic;
SIGNAL \ArithmeticUnit|Add1~19_combout\ : std_logic;
SIGNAL \RAM|s_memory[103][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[103][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[110][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[110][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[102][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~49_combout\ : std_logic;
SIGNAL \RAM|s_memory[111][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~50_combout\ : std_logic;
SIGNAL \RAM|s_memory[39][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[39][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[47][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[38][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[46][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[46][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~42_combout\ : std_logic;
SIGNAL \RAM|Mux3~43_combout\ : std_logic;
SIGNAL \RAM|s_memory[6][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[14][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[14][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~46_combout\ : std_logic;
SIGNAL \RAM|s_memory[15][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[7][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[7][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~47_combout\ : std_logic;
SIGNAL \RAM|s_memory[70][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[78][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[78][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~44_combout\ : std_logic;
SIGNAL \RAM|s_memory[79][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[71][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[71][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~45_combout\ : std_logic;
SIGNAL \RAM|Mux3~48_combout\ : std_logic;
SIGNAL \RAM|Mux3~51_combout\ : std_logic;
SIGNAL \RAM|s_memory[59][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[59][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[19][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[27][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[27][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~52_combout\ : std_logic;
SIGNAL \RAM|s_memory[51][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[51][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~53_combout\ : std_logic;
SIGNAL \RAM|s_memory[91][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[91][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[83][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~59_combout\ : std_logic;
SIGNAL \RAM|s_memory[123][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[115][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[115][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~60_combout\ : std_logic;
SIGNAL \RAM|s_memory[50][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[50][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[58][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[18][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[26][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[26][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~56_combout\ : std_logic;
SIGNAL \RAM|Mux3~57_combout\ : std_logic;
SIGNAL \RAM|s_memory[82][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[90][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[90][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~54_combout\ : std_logic;
SIGNAL \RAM|s_memory[122][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[114][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[114][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~55_combout\ : std_logic;
SIGNAL \RAM|Mux3~58_combout\ : std_logic;
SIGNAL \RAM|Mux3~61_combout\ : std_logic;
SIGNAL \RAM|s_memory[2][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[10][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[10][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~66_combout\ : std_logic;
SIGNAL \RAM|s_memory[34][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[34][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[42][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~67_combout\ : std_logic;
SIGNAL \RAM|s_memory[66][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[74][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[74][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~64_combout\ : std_logic;
SIGNAL \RAM|s_memory[106][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[98][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[98][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~65_combout\ : std_logic;
SIGNAL \RAM|Mux3~68_combout\ : std_logic;
SIGNAL \RAM|s_memory[75][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[75][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[67][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~69_combout\ : std_logic;
SIGNAL \RAM|s_memory[99][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[99][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[107][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~70_combout\ : std_logic;
SIGNAL \RAM|s_memory[35][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[35][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[43][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[3][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[11][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[11][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~62_combout\ : std_logic;
SIGNAL \RAM|Mux3~63_combout\ : std_logic;
SIGNAL \RAM|Mux3~71_combout\ : std_logic;
SIGNAL \RAM|Mux3~72_combout\ : std_logic;
SIGNAL \RAM|s_memory[22][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[30][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[30][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~77_combout\ : std_logic;
SIGNAL \RAM|s_memory[31][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[23][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~78_combout\ : std_logic;
SIGNAL \RAM|s_memory[62][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[62][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[54][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~75_combout\ : std_logic;
SIGNAL \RAM|s_memory[55][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[55][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[63][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~76_combout\ : std_logic;
SIGNAL \RAM|Mux3~79_combout\ : std_logic;
SIGNAL \RAM|s_memory[94][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[94][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[86][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~73_combout\ : std_logic;
SIGNAL \RAM|s_memory[95][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[87][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[87][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~74_combout\ : std_logic;
SIGNAL \RAM|s_memory[126][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[126][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[118][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~80_combout\ : std_logic;
SIGNAL \RAM|s_memory[119][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[119][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[127][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~81_combout\ : std_logic;
SIGNAL \RAM|Mux3~82_combout\ : std_logic;
SIGNAL \RAM|Mux3~83_combout\ : std_logic;
SIGNAL \RAM|s_memory[12][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[12][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[4][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[68][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[68][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~104_combout\ : std_logic;
SIGNAL \RAM|s_memory[76][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~105_combout\ : std_logic;
SIGNAL \RAM|s_memory[28][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[28][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[20][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[84][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[84][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~111_combout\ : std_logic;
SIGNAL \RAM|s_memory[92][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~112_combout\ : std_logic;
SIGNAL \RAM|s_memory[64][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[64][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[0][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~108_combout\ : std_logic;
SIGNAL \RAM|s_memory[72][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[8][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[8][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~109_combout\ : std_logic;
SIGNAL \RAM|s_memory[80][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[80][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[16][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~106_combout\ : std_logic;
SIGNAL \RAM|s_memory[88][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[24][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[24][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~107_combout\ : std_logic;
SIGNAL \RAM|Mux3~110_combout\ : std_logic;
SIGNAL \RAM|Mux3~113_combout\ : std_logic;
SIGNAL \RAM|s_memory[56][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[56][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[60][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[48][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[52][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[52][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~96_combout\ : std_logic;
SIGNAL \RAM|Mux3~97_combout\ : std_logic;
SIGNAL \RAM|s_memory[40][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[40][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[36][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[36][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[32][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~98_combout\ : std_logic;
SIGNAL \RAM|s_memory[44][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~99_combout\ : std_logic;
SIGNAL \RAM|Mux3~100_combout\ : std_logic;
SIGNAL \RAM|s_memory[120][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[120][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[112][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[116][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[116][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~101_combout\ : std_logic;
SIGNAL \RAM|s_memory[124][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~102_combout\ : std_logic;
SIGNAL \RAM|s_memory[104][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[104][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[108][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[96][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[100][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[100][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~94_combout\ : std_logic;
SIGNAL \RAM|Mux3~95_combout\ : std_logic;
SIGNAL \RAM|Mux3~103_combout\ : std_logic;
SIGNAL \RAM|Mux3~114_combout\ : std_logic;
SIGNAL \RAM|s_memory[13][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[13][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[5][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~84_combout\ : std_logic;
SIGNAL \RAM|s_memory[77][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[69][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[69][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~85_combout\ : std_logic;
SIGNAL \RAM|s_memory[21][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[85][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[85][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~91_combout\ : std_logic;
SIGNAL \RAM|s_memory[93][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[29][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[29][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~92_combout\ : std_logic;
SIGNAL \RAM|s_memory[81][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[81][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[17][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[25][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[25][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~86_combout\ : std_logic;
SIGNAL \RAM|s_memory[89][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~87_combout\ : std_logic;
SIGNAL \RAM|s_memory[1][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[9][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[9][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~88_combout\ : std_logic;
SIGNAL \RAM|s_memory[73][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[65][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[65][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~89_combout\ : std_logic;
SIGNAL \RAM|Mux3~90_combout\ : std_logic;
SIGNAL \RAM|Mux3~93_combout\ : std_logic;
SIGNAL \RAM|s_memory[53][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[53][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[49][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~117_combout\ : std_logic;
SIGNAL \RAM|s_memory[57][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[57][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[61][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~118_combout\ : std_logic;
SIGNAL \RAM|s_memory[41][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[41][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[45][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[33][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[37][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[37][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~119_combout\ : std_logic;
SIGNAL \RAM|Mux3~120_combout\ : std_logic;
SIGNAL \RAM|Mux3~121_combout\ : std_logic;
SIGNAL \RAM|s_memory[105][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[105][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[109][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[97][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[101][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[101][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~115_combout\ : std_logic;
SIGNAL \RAM|Mux3~116_combout\ : std_logic;
SIGNAL \RAM|s_memory[113][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[121][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[121][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~122_combout\ : std_logic;
SIGNAL \RAM|s_memory[125][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[117][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[117][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~123_combout\ : std_logic;
SIGNAL \RAM|Mux3~124_combout\ : std_logic;
SIGNAL \RAM|Mux3~125_combout\ : std_logic;
SIGNAL \RAM|Mux3~126_combout\ : std_logic;
SIGNAL \RAM|s_memory[222][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[222][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[158][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~144_combout\ : std_logic;
SIGNAL \RAM|s_memory[159][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[159][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[223][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~145_combout\ : std_logic;
SIGNAL \RAM|s_memory[210][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[210][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[211][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[147][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[147][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[146][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~141_combout\ : std_logic;
SIGNAL \RAM|Mux3~142_combout\ : std_logic;
SIGNAL \RAM|s_memory[155][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[155][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[219][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[154][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[218][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[218][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~139_combout\ : std_logic;
SIGNAL \RAM|Mux3~140_combout\ : std_logic;
SIGNAL \RAM|Mux3~143_combout\ : std_logic;
SIGNAL \RAM|s_memory[214][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[214][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[150][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[151][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[151][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~137_combout\ : std_logic;
SIGNAL \RAM|s_memory[215][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~138_combout\ : std_logic;
SIGNAL \RAM|Mux3~146_combout\ : std_logic;
SIGNAL \RAM|s_memory[138][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[139][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[139][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~149_combout\ : std_logic;
SIGNAL \RAM|s_memory[203][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[202][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[202][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~150_combout\ : std_logic;
SIGNAL \RAM|s_memory[194][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[194][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[130][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[131][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[131][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~151_combout\ : std_logic;
SIGNAL \RAM|s_memory[195][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~152_combout\ : std_logic;
SIGNAL \RAM|Mux3~153_combout\ : std_logic;
SIGNAL \RAM|s_memory[134][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[135][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[135][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~147_combout\ : std_logic;
SIGNAL \RAM|s_memory[199][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[198][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[198][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~148_combout\ : std_logic;
SIGNAL \RAM|s_memory[143][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[143][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[207][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[206][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[206][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[142][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~154_combout\ : std_logic;
SIGNAL \RAM|Mux3~155_combout\ : std_logic;
SIGNAL \RAM|Mux3~156_combout\ : std_logic;
SIGNAL \RAM|Mux3~157_combout\ : std_logic;
SIGNAL \RAM|s_memory[243][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[243][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[251][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[242][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[250][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[250][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~158_combout\ : std_logic;
SIGNAL \RAM|Mux3~159_combout\ : std_logic;
SIGNAL \RAM|s_memory[190][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[190][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[182][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~160_combout\ : std_logic;
SIGNAL \RAM|s_memory[191][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[183][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[183][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~161_combout\ : std_logic;
SIGNAL \RAM|s_memory[179][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[179][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[187][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[186][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[186][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[178][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~162_combout\ : std_logic;
SIGNAL \RAM|Mux3~163_combout\ : std_logic;
SIGNAL \RAM|Mux3~164_combout\ : std_logic;
SIGNAL \RAM|s_memory[246][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[254][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[254][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~165_combout\ : std_logic;
SIGNAL \RAM|s_memory[247][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[255][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~166_combout\ : std_logic;
SIGNAL \RAM|Mux3~167_combout\ : std_logic;
SIGNAL \RAM|s_memory[174][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[238][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[238][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~134_combout\ : std_logic;
SIGNAL \RAM|s_memory[239][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[175][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[175][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~135_combout\ : std_logic;
SIGNAL \RAM|s_memory[171][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[171][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[234][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[234][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[170][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~129_combout\ : std_logic;
SIGNAL \RAM|s_memory[235][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~130_combout\ : std_logic;
SIGNAL \RAM|s_memory[163][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[163][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[162][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~131_combout\ : std_logic;
SIGNAL \RAM|s_memory[227][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[226][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[226][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~132_combout\ : std_logic;
SIGNAL \RAM|Mux3~133_combout\ : std_logic;
SIGNAL \RAM|s_memory[230][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[230][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[231][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[167][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[167][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[166][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~127_combout\ : std_logic;
SIGNAL \RAM|Mux3~128_combout\ : std_logic;
SIGNAL \RAM|Mux3~136_combout\ : std_logic;
SIGNAL \RAM|Mux3~168_combout\ : std_logic;
SIGNAL \RAM|s_memory[204][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[220][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[220][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~7_combout\ : std_logic;
SIGNAL \RAM|s_memory[252][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[236][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[236][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~8_combout\ : std_logic;
SIGNAL \RAM|s_memory[196][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[228][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[228][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~0_combout\ : std_logic;
SIGNAL \RAM|s_memory[212][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[212][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[244][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~1_combout\ : std_logic;
SIGNAL \RAM|s_memory[208][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[208][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[240][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[224][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[224][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[192][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~4_combout\ : std_logic;
SIGNAL \RAM|Mux3~5_combout\ : std_logic;
SIGNAL \RAM|s_memory[216][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[216][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[200][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~2_combout\ : std_logic;
SIGNAL \RAM|s_memory[248][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[232][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[232][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~3_combout\ : std_logic;
SIGNAL \RAM|Mux3~6_combout\ : std_logic;
SIGNAL \RAM|Mux3~9_combout\ : std_logic;
SIGNAL \RAM|s_memory[233][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[233][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[225][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~33_combout\ : std_logic;
SIGNAL \RAM|s_memory[237][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[229][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[229][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~34_combout\ : std_logic;
SIGNAL \RAM|s_memory[193][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[201][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[201][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~35_combout\ : std_logic;
SIGNAL \RAM|s_memory[205][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[197][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[197][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~36_combout\ : std_logic;
SIGNAL \RAM|Mux3~37_combout\ : std_logic;
SIGNAL \RAM|s_memory[245][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[245][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[253][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[249][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[249][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[241][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~38_combout\ : std_logic;
SIGNAL \RAM|Mux3~39_combout\ : std_logic;
SIGNAL \RAM|s_memory[213][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[213][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[221][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[209][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[217][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[217][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~31_combout\ : std_logic;
SIGNAL \RAM|Mux3~32_combout\ : std_logic;
SIGNAL \RAM|Mux3~40_combout\ : std_logic;
SIGNAL \RAM|s_memory[165][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[165][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[173][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[169][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[169][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[161][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~10_combout\ : std_logic;
SIGNAL \RAM|Mux3~11_combout\ : std_logic;
SIGNAL \RAM|s_memory[137][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[137][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[129][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~14_combout\ : std_logic;
SIGNAL \RAM|s_memory[141][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[133][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[133][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~15_combout\ : std_logic;
SIGNAL \RAM|s_memory[149][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[149][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[157][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[145][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[153][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[153][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~12_combout\ : std_logic;
SIGNAL \RAM|Mux3~13_combout\ : std_logic;
SIGNAL \RAM|Mux3~16_combout\ : std_logic;
SIGNAL \RAM|s_memory[181][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[181][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[189][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[185][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[185][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[177][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~17_combout\ : std_logic;
SIGNAL \RAM|Mux3~18_combout\ : std_logic;
SIGNAL \RAM|Mux3~19_combout\ : std_logic;
SIGNAL \RAM|s_memory[184][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[184][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[168][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[172][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[172][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~27_combout\ : std_logic;
SIGNAL \RAM|s_memory[188][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~28_combout\ : std_logic;
SIGNAL \RAM|s_memory[160][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[164][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[164][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~20_combout\ : std_logic;
SIGNAL \RAM|s_memory[180][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[176][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[176][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~21_combout\ : std_logic;
SIGNAL \RAM|s_memory[128][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[132][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[132][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~24_combout\ : std_logic;
SIGNAL \RAM|s_memory[144][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[144][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[148][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~25_combout\ : std_logic;
SIGNAL \RAM|s_memory[140][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[140][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[136][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~22_combout\ : std_logic;
SIGNAL \RAM|s_memory[152][4]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[152][4]~q\ : std_logic;
SIGNAL \RAM|s_memory[156][4]~q\ : std_logic;
SIGNAL \RAM|Mux3~23_combout\ : std_logic;
SIGNAL \RAM|Mux3~26_combout\ : std_logic;
SIGNAL \RAM|Mux3~29_combout\ : std_logic;
SIGNAL \RAM|Mux3~30_combout\ : std_logic;
SIGNAL \RAM|Mux3~41_combout\ : std_logic;
SIGNAL \RAM|Mux3~169_combout\ : std_logic;
SIGNAL \ArithmeticUnit|Add1~0_combout\ : std_logic;
SIGNAL \ArithmeticUnit|Add1~22_combout\ : std_logic;
SIGNAL \RAM|s_memory[59][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[59][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[63][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[51][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[55][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[55][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~59_combout\ : std_logic;
SIGNAL \RAM|Mux7~60_combout\ : std_logic;
SIGNAL \RAM|s_memory[35][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[43][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[43][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~54_combout\ : std_logic;
SIGNAL \RAM|s_memory[39][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[39][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[47][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~55_combout\ : std_logic;
SIGNAL \RAM|s_memory[11][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[11][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[15][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[3][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[7][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[7][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~56_combout\ : std_logic;
SIGNAL \RAM|Mux7~57_combout\ : std_logic;
SIGNAL \RAM|Mux7~58_combout\ : std_logic;
SIGNAL \RAM|s_memory[27][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[27][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[31][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[19][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[23][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[23][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~52_combout\ : std_logic;
SIGNAL \RAM|Mux7~53_combout\ : std_logic;
SIGNAL \RAM|Mux7~61_combout\ : std_logic;
SIGNAL \RAM|s_memory[38][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[54][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[54][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~69_combout\ : std_logic;
SIGNAL \RAM|s_memory[62][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[46][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[46][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~70_combout\ : std_logic;
SIGNAL \RAM|s_memory[14][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[14][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[22][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[6][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[6][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~62_combout\ : std_logic;
SIGNAL \RAM|s_memory[30][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~63_combout\ : std_logic;
SIGNAL \RAM|s_memory[42][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[42][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[34][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~64_combout\ : std_logic;
SIGNAL \RAM|s_memory[50][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[50][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[58][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~65_combout\ : std_logic;
SIGNAL \RAM|s_memory[2][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[18][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[18][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~66_combout\ : std_logic;
SIGNAL \RAM|s_memory[10][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[10][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[26][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~67_combout\ : std_logic;
SIGNAL \RAM|Mux7~68_combout\ : std_logic;
SIGNAL \RAM|Mux7~71_combout\ : std_logic;
SIGNAL \RAM|Mux7~72_combout\ : std_logic;
SIGNAL \RAM|s_memory[110][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[110][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[102][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~49_combout\ : std_logic;
SIGNAL \RAM|s_memory[126][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[118][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[118][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~50_combout\ : std_logic;
SIGNAL \RAM|s_memory[98][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[106][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[106][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~42_combout\ : std_logic;
SIGNAL \RAM|s_memory[122][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[114][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[114][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~43_combout\ : std_logic;
SIGNAL \RAM|s_memory[74][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[74][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[66][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~46_combout\ : std_logic;
SIGNAL \RAM|s_memory[90][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[82][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[82][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~47_combout\ : std_logic;
SIGNAL \RAM|s_memory[86][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[86][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[78][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[78][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[70][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~44_combout\ : std_logic;
SIGNAL \RAM|s_memory[94][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~45_combout\ : std_logic;
SIGNAL \RAM|Mux7~48_combout\ : std_logic;
SIGNAL \RAM|Mux7~51_combout\ : std_logic;
SIGNAL \RAM|s_memory[87][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[87][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[95][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[91][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[91][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[83][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~75_combout\ : std_logic;
SIGNAL \RAM|Mux7~76_combout\ : std_logic;
SIGNAL \RAM|s_memory[75][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[75][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[67][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~77_combout\ : std_logic;
SIGNAL \RAM|s_memory[71][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[71][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[79][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~78_combout\ : std_logic;
SIGNAL \RAM|Mux7~79_combout\ : std_logic;
SIGNAL \RAM|s_memory[119][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[119][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[127][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[115][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[123][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[123][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~80_combout\ : std_logic;
SIGNAL \RAM|Mux7~81_combout\ : std_logic;
SIGNAL \RAM|s_memory[103][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[103][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[111][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[107][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[107][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[99][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~73_combout\ : std_logic;
SIGNAL \RAM|Mux7~74_combout\ : std_logic;
SIGNAL \RAM|Mux7~82_combout\ : std_logic;
SIGNAL \RAM|Mux7~83_combout\ : std_logic;
SIGNAL \RAM|s_memory[69][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[69][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[68][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~86_combout\ : std_logic;
SIGNAL \RAM|s_memory[77][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[76][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[76][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~87_combout\ : std_logic;
SIGNAL \RAM|s_memory[4][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[5][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[5][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~88_combout\ : std_logic;
SIGNAL \RAM|s_memory[13][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[12][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[12][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~89_combout\ : std_logic;
SIGNAL \RAM|Mux7~90_combout\ : std_logic;
SIGNAL \RAM|s_memory[101][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[101][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[100][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~91_combout\ : std_logic;
SIGNAL \RAM|s_memory[109][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[108][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[108][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~92_combout\ : std_logic;
SIGNAL \RAM|s_memory[36][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[37][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[37][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~84_combout\ : std_logic;
SIGNAL \RAM|s_memory[45][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[44][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[44][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~85_combout\ : std_logic;
SIGNAL \RAM|Mux7~93_combout\ : std_logic;
SIGNAL \RAM|s_memory[8][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[8][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[40][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[32][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[32][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[0][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~108_combout\ : std_logic;
SIGNAL \RAM|Mux7~109_combout\ : std_logic;
SIGNAL \RAM|s_memory[72][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[72][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[104][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[64][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[64][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[96][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[96][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~106_combout\ : std_logic;
SIGNAL \RAM|Mux7~107_combout\ : std_logic;
SIGNAL \RAM|Mux7~110_combout\ : std_logic;
SIGNAL \RAM|s_memory[97][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[97][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[65][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~111_combout\ : std_logic;
SIGNAL \RAM|s_memory[73][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[73][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[105][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~112_combout\ : std_logic;
SIGNAL \RAM|s_memory[1][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[33][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[33][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~104_combout\ : std_logic;
SIGNAL \RAM|s_memory[41][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[9][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[9][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~105_combout\ : std_logic;
SIGNAL \RAM|Mux7~113_combout\ : std_logic;
SIGNAL \RAM|s_memory[89][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[89][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[121][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[113][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[113][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[81][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~101_combout\ : std_logic;
SIGNAL \RAM|Mux7~102_combout\ : std_logic;
SIGNAL \RAM|s_memory[17][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[49][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[49][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~94_combout\ : std_logic;
SIGNAL \RAM|s_memory[57][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[25][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[25][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~95_combout\ : std_logic;
SIGNAL \RAM|s_memory[48][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[48][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[16][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~98_combout\ : std_logic;
SIGNAL \RAM|s_memory[56][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[24][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[24][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~99_combout\ : std_logic;
SIGNAL \RAM|s_memory[88][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[88][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[112][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[112][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[80][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~96_combout\ : std_logic;
SIGNAL \RAM|s_memory[120][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~97_combout\ : std_logic;
SIGNAL \RAM|Mux7~100_combout\ : std_logic;
SIGNAL \RAM|Mux7~103_combout\ : std_logic;
SIGNAL \RAM|Mux7~114_combout\ : std_logic;
SIGNAL \RAM|s_memory[92][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[92][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[84][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[85][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[85][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~117_combout\ : std_logic;
SIGNAL \RAM|s_memory[93][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~118_combout\ : std_logic;
SIGNAL \RAM|s_memory[28][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[28][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[20][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[21][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[21][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~119_combout\ : std_logic;
SIGNAL \RAM|s_memory[29][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~120_combout\ : std_logic;
SIGNAL \RAM|Mux7~121_combout\ : std_logic;
SIGNAL \RAM|s_memory[52][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[53][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[53][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~115_combout\ : std_logic;
SIGNAL \RAM|s_memory[61][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[60][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[60][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~116_combout\ : std_logic;
SIGNAL \RAM|s_memory[124][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[124][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[125][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[116][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[117][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[117][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~122_combout\ : std_logic;
SIGNAL \RAM|Mux7~123_combout\ : std_logic;
SIGNAL \RAM|Mux7~124_combout\ : std_logic;
SIGNAL \RAM|Mux7~125_combout\ : std_logic;
SIGNAL \RAM|Mux7~126_combout\ : std_logic;
SIGNAL \RAM|s_memory[241][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[241][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[245][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[181][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[181][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[177][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~31_combout\ : std_logic;
SIGNAL \RAM|Mux7~32_combout\ : std_logic;
SIGNAL \RAM|s_memory[249][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[249][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[185][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[189][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[189][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~38_combout\ : std_logic;
SIGNAL \RAM|s_memory[253][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~39_combout\ : std_logic;
SIGNAL \RAM|s_memory[176][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[180][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[180][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~35_combout\ : std_logic;
SIGNAL \RAM|s_memory[244][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[240][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[240][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~36_combout\ : std_logic;
SIGNAL \RAM|s_memory[184][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[188][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[188][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~33_combout\ : std_logic;
SIGNAL \RAM|s_memory[252][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[248][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[248][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~34_combout\ : std_logic;
SIGNAL \RAM|Mux7~37_combout\ : std_logic;
SIGNAL \RAM|Mux7~40_combout\ : std_logic;
SIGNAL \RAM|s_memory[133][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[133][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[132][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[196][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[196][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~22_combout\ : std_logic;
SIGNAL \RAM|s_memory[197][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~23_combout\ : std_logic;
SIGNAL \RAM|s_memory[129][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[129][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[193][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[192][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[192][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[128][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~24_combout\ : std_logic;
SIGNAL \RAM|Mux7~25_combout\ : std_logic;
SIGNAL \RAM|Mux7~26_combout\ : std_logic;
SIGNAL \RAM|s_memory[137][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[137][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[201][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[200][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[200][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[136][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~20_combout\ : std_logic;
SIGNAL \RAM|Mux7~21_combout\ : std_logic;
SIGNAL \RAM|s_memory[204][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[204][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[140][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~27_combout\ : std_logic;
SIGNAL \RAM|s_memory[205][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[141][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[141][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~28_combout\ : std_logic;
SIGNAL \RAM|Mux7~29_combout\ : std_logic;
SIGNAL \RAM|s_memory[172][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[236][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[236][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~17_combout\ : std_logic;
SIGNAL \RAM|s_memory[237][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[173][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[173][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~18_combout\ : std_logic;
SIGNAL \RAM|s_memory[160][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[161][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[161][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~14_combout\ : std_logic;
SIGNAL \RAM|s_memory[225][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[224][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[224][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~15_combout\ : std_logic;
SIGNAL \RAM|s_memory[232][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[232][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[168][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~12_combout\ : std_logic;
SIGNAL \RAM|s_memory[233][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[169][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[169][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~13_combout\ : std_logic;
SIGNAL \RAM|Mux7~16_combout\ : std_logic;
SIGNAL \RAM|s_memory[164][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[165][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[165][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~10_combout\ : std_logic;
SIGNAL \RAM|s_memory[229][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[228][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[228][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~11_combout\ : std_logic;
SIGNAL \RAM|Mux7~19_combout\ : std_logic;
SIGNAL \RAM|Mux7~30_combout\ : std_logic;
SIGNAL \RAM|s_memory[216][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[216][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[208][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~0_combout\ : std_logic;
SIGNAL \RAM|s_memory[217][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[209][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[209][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~1_combout\ : std_logic;
SIGNAL \RAM|s_memory[145][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[145][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[152][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[152][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[144][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~4_combout\ : std_logic;
SIGNAL \RAM|s_memory[153][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~5_combout\ : std_logic;
SIGNAL \RAM|s_memory[156][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[156][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[148][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~2_combout\ : std_logic;
SIGNAL \RAM|s_memory[157][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[149][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[149][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~3_combout\ : std_logic;
SIGNAL \RAM|Mux7~6_combout\ : std_logic;
SIGNAL \RAM|s_memory[220][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[220][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[212][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~7_combout\ : std_logic;
SIGNAL \RAM|s_memory[213][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[213][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[221][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~8_combout\ : std_logic;
SIGNAL \RAM|Mux7~9_combout\ : std_logic;
SIGNAL \RAM|Mux7~41_combout\ : std_logic;
SIGNAL \RAM|s_memory[151][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[151][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[167][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[167][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[135][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~127_combout\ : std_logic;
SIGNAL \RAM|s_memory[183][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~128_combout\ : std_logic;
SIGNAL \RAM|s_memory[166][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[166][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[134][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~131_combout\ : std_logic;
SIGNAL \RAM|s_memory[182][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[150][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[150][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~132_combout\ : std_logic;
SIGNAL \RAM|s_memory[158][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[158][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[142][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~129_combout\ : std_logic;
SIGNAL \RAM|s_memory[190][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[174][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[174][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~130_combout\ : std_logic;
SIGNAL \RAM|Mux7~133_combout\ : std_logic;
SIGNAL \RAM|s_memory[175][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[175][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[191][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[159][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[159][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[143][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~134_combout\ : std_logic;
SIGNAL \RAM|Mux7~135_combout\ : std_logic;
SIGNAL \RAM|Mux7~136_combout\ : std_logic;
SIGNAL \RAM|s_memory[238][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[238][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[254][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[222][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[222][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[206][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~158_combout\ : std_logic;
SIGNAL \RAM|Mux7~159_combout\ : std_logic;
SIGNAL \RAM|s_memory[215][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[215][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[247][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[199][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[231][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[231][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~160_combout\ : std_logic;
SIGNAL \RAM|Mux7~161_combout\ : std_logic;
SIGNAL \RAM|s_memory[214][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[214][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[246][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[198][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[230][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[230][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~162_combout\ : std_logic;
SIGNAL \RAM|Mux7~163_combout\ : std_logic;
SIGNAL \RAM|Mux7~164_combout\ : std_logic;
SIGNAL \RAM|s_memory[207][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[223][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[223][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~165_combout\ : std_logic;
SIGNAL \RAM|s_memory[255][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[239][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~166_combout\ : std_logic;
SIGNAL \RAM|Mux7~167_combout\ : std_logic;
SIGNAL \RAM|s_memory[171][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[171][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[139][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[155][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[155][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~154_combout\ : std_logic;
SIGNAL \RAM|s_memory[187][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~155_combout\ : std_logic;
SIGNAL \RAM|s_memory[131][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[147][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[147][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~147_combout\ : std_logic;
SIGNAL \RAM|s_memory[179][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[163][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[163][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~148_combout\ : std_logic;
SIGNAL \RAM|s_memory[154][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[154][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[138][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~149_combout\ : std_logic;
SIGNAL \RAM|s_memory[186][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[170][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[170][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~150_combout\ : std_logic;
SIGNAL \RAM|s_memory[130][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[146][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[146][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~151_combout\ : std_logic;
SIGNAL \RAM|s_memory[162][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[162][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[178][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~152_combout\ : std_logic;
SIGNAL \RAM|Mux7~153_combout\ : std_logic;
SIGNAL \RAM|Mux7~156_combout\ : std_logic;
SIGNAL \RAM|s_memory[235][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[235][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[203][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[219][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[219][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~144_combout\ : std_logic;
SIGNAL \RAM|s_memory[251][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~145_combout\ : std_logic;
SIGNAL \RAM|s_memory[202][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[218][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[218][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~137_combout\ : std_logic;
SIGNAL \RAM|s_memory[234][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[234][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[250][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~138_combout\ : std_logic;
SIGNAL \RAM|s_memory[226][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[226][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[194][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[210][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[210][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~141_combout\ : std_logic;
SIGNAL \RAM|s_memory[242][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~142_combout\ : std_logic;
SIGNAL \RAM|s_memory[227][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[227][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[195][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~139_combout\ : std_logic;
SIGNAL \RAM|s_memory[211][0]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[211][0]~q\ : std_logic;
SIGNAL \RAM|s_memory[243][0]~q\ : std_logic;
SIGNAL \RAM|Mux7~140_combout\ : std_logic;
SIGNAL \RAM|Mux7~143_combout\ : std_logic;
SIGNAL \RAM|Mux7~146_combout\ : std_logic;
SIGNAL \RAM|Mux7~157_combout\ : std_logic;
SIGNAL \RAM|Mux7~168_combout\ : std_logic;
SIGNAL \RAM|Mux7~169_combout\ : std_logic;
SIGNAL \ArithmeticUnit|Add1~2_combout\ : std_logic;
SIGNAL \ArithmeticUnit|Add1~21_combout\ : std_logic;
SIGNAL \RAM|s_memory[231][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[231][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[230][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[198][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[199][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[199][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~33_combout\ : std_logic;
SIGNAL \RAM|Mux6~34_combout\ : std_logic;
SIGNAL \RAM|s_memory[197][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[197][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[196][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~35_combout\ : std_logic;
SIGNAL \RAM|s_memory[229][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[228][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[228][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~36_combout\ : std_logic;
SIGNAL \RAM|Mux6~37_combout\ : std_logic;
SIGNAL \RAM|s_memory[244][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[244][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[245][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[213][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[213][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[212][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~31_combout\ : std_logic;
SIGNAL \RAM|Mux6~32_combout\ : std_logic;
SIGNAL \RAM|s_memory[215][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[215][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[214][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~38_combout\ : std_logic;
SIGNAL \RAM|s_memory[247][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[246][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[246][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~39_combout\ : std_logic;
SIGNAL \RAM|Mux6~40_combout\ : std_logic;
SIGNAL \RAM|s_memory[133][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[135][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[135][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~12_combout\ : std_logic;
SIGNAL \RAM|s_memory[149][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[149][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[151][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~13_combout\ : std_logic;
SIGNAL \RAM|s_memory[132][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[134][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[134][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~14_combout\ : std_logic;
SIGNAL \RAM|s_memory[148][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[148][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[150][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~15_combout\ : std_logic;
SIGNAL \RAM|Mux6~16_combout\ : std_logic;
SIGNAL \RAM|s_memory[180][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[180][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[182][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[164][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[166][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[166][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~10_combout\ : std_logic;
SIGNAL \RAM|Mux6~11_combout\ : std_logic;
SIGNAL \RAM|s_memory[181][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[181][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[165][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[167][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[167][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~17_combout\ : std_logic;
SIGNAL \RAM|s_memory[183][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~18_combout\ : std_logic;
SIGNAL \RAM|Mux6~19_combout\ : std_logic;
SIGNAL \RAM|s_memory[163][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[163][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[131][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~27_combout\ : std_logic;
SIGNAL \RAM|s_memory[179][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[147][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[147][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~28_combout\ : std_logic;
SIGNAL \RAM|s_memory[162][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[162][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[130][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[146][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[146][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~22_combout\ : std_logic;
SIGNAL \RAM|s_memory[178][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~23_combout\ : std_logic;
SIGNAL \RAM|s_memory[160][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[160][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[176][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[128][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[144][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[144][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~24_combout\ : std_logic;
SIGNAL \RAM|Mux6~25_combout\ : std_logic;
SIGNAL \RAM|Mux6~26_combout\ : std_logic;
SIGNAL \RAM|s_memory[129][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[145][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[145][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~20_combout\ : std_logic;
SIGNAL \RAM|s_memory[177][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[161][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[161][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~21_combout\ : std_logic;
SIGNAL \RAM|Mux6~29_combout\ : std_logic;
SIGNAL \RAM|Mux6~30_combout\ : std_logic;
SIGNAL \RAM|s_memory[227][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[227][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[195][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~7_combout\ : std_logic;
SIGNAL \RAM|s_memory[211][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[211][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[243][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~8_combout\ : std_logic;
SIGNAL \RAM|s_memory[209][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[209][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[193][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~0_combout\ : std_logic;
SIGNAL \RAM|s_memory[241][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[225][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[225][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~1_combout\ : std_logic;
SIGNAL \RAM|s_memory[208][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[208][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[192][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~4_combout\ : std_logic;
SIGNAL \RAM|s_memory[240][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[224][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[224][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~5_combout\ : std_logic;
SIGNAL \RAM|s_memory[194][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[226][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[226][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~2_combout\ : std_logic;
SIGNAL \RAM|s_memory[242][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[210][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[210][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~3_combout\ : std_logic;
SIGNAL \RAM|Mux6~6_combout\ : std_logic;
SIGNAL \RAM|Mux6~9_combout\ : std_logic;
SIGNAL \RAM|Mux6~41_combout\ : std_logic;
SIGNAL \RAM|s_memory[187][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[191][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[191][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~165_combout\ : std_logic;
SIGNAL \RAM|s_memory[255][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[251][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~166_combout\ : std_logic;
SIGNAL \RAM|s_memory[185][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[189][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[189][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~158_combout\ : std_logic;
SIGNAL \RAM|s_memory[253][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[249][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[249][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~159_combout\ : std_logic;
SIGNAL \RAM|s_memory[173][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[173][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[169][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~162_combout\ : std_logic;
SIGNAL \RAM|s_memory[233][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[233][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[237][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~163_combout\ : std_logic;
SIGNAL \RAM|s_memory[235][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[235][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[175][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[175][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[171][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~160_combout\ : std_logic;
SIGNAL \RAM|s_memory[239][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~161_combout\ : std_logic;
SIGNAL \RAM|Mux6~164_combout\ : std_logic;
SIGNAL \RAM|Mux6~167_combout\ : std_logic;
SIGNAL \RAM|s_memory[158][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[158][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[222][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[154][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[218][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[218][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~154_combout\ : std_logic;
SIGNAL \RAM|Mux6~155_combout\ : std_logic;
SIGNAL \RAM|s_memory[200][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[200][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[136][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~151_combout\ : std_logic;
SIGNAL \RAM|s_memory[140][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[140][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[204][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~152_combout\ : std_logic;
SIGNAL \RAM|s_memory[142][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[142][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[206][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[202][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[202][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[138][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~149_combout\ : std_logic;
SIGNAL \RAM|Mux6~150_combout\ : std_logic;
SIGNAL \RAM|Mux6~153_combout\ : std_logic;
SIGNAL \RAM|s_memory[156][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[156][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[152][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[216][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[216][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~147_combout\ : std_logic;
SIGNAL \RAM|s_memory[220][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~148_combout\ : std_logic;
SIGNAL \RAM|Mux6~156_combout\ : std_logic;
SIGNAL \RAM|s_memory[190][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[190][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[186][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[250][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[250][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~144_combout\ : std_logic;
SIGNAL \RAM|s_memory[254][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~145_combout\ : std_logic;
SIGNAL \RAM|s_memory[172][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[172][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[236][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[232][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[232][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[168][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~141_combout\ : std_logic;
SIGNAL \RAM|Mux6~142_combout\ : std_logic;
SIGNAL \RAM|s_memory[234][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[234][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[170][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~139_combout\ : std_logic;
SIGNAL \RAM|s_memory[174][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[174][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[238][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~140_combout\ : std_logic;
SIGNAL \RAM|Mux6~143_combout\ : std_logic;
SIGNAL \RAM|s_memory[188][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[188][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[184][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[248][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[248][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~137_combout\ : std_logic;
SIGNAL \RAM|s_memory[252][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~138_combout\ : std_logic;
SIGNAL \RAM|Mux6~146_combout\ : std_logic;
SIGNAL \RAM|Mux6~157_combout\ : std_logic;
SIGNAL \RAM|s_memory[137][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[139][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[139][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~131_combout\ : std_logic;
SIGNAL \RAM|s_memory[143][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[141][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[141][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~132_combout\ : std_logic;
SIGNAL \RAM|s_memory[157][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[157][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[159][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[155][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[155][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[153][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~129_combout\ : std_logic;
SIGNAL \RAM|Mux6~130_combout\ : std_logic;
SIGNAL \RAM|Mux6~133_combout\ : std_logic;
SIGNAL \RAM|s_memory[205][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[205][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[203][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[203][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[201][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~127_combout\ : std_logic;
SIGNAL \RAM|s_memory[207][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~128_combout\ : std_logic;
SIGNAL \RAM|s_memory[219][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[219][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[217][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~134_combout\ : std_logic;
SIGNAL \RAM|s_memory[221][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[221][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[223][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~135_combout\ : std_logic;
SIGNAL \RAM|Mux6~136_combout\ : std_logic;
SIGNAL \RAM|Mux6~168_combout\ : std_logic;
SIGNAL \RAM|s_memory[116][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[116][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[118][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[112][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[112][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[114][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[114][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~91_combout\ : std_logic;
SIGNAL \RAM|Mux6~92_combout\ : std_logic;
SIGNAL \RAM|s_memory[84][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[84][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[86][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[80][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[82][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[82][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~84_combout\ : std_logic;
SIGNAL \RAM|Mux6~85_combout\ : std_logic;
SIGNAL \RAM|s_memory[100][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[100][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[102][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[96][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[98][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[98][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~86_combout\ : std_logic;
SIGNAL \RAM|Mux6~87_combout\ : std_logic;
SIGNAL \RAM|s_memory[64][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[66][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[66][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~88_combout\ : std_logic;
SIGNAL \RAM|s_memory[70][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[68][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[68][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~89_combout\ : std_logic;
SIGNAL \RAM|Mux6~90_combout\ : std_logic;
SIGNAL \RAM|Mux6~93_combout\ : std_logic;
SIGNAL \RAM|s_memory[65][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[67][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[67][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~119_combout\ : std_logic;
SIGNAL \RAM|s_memory[83][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[81][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[81][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~120_combout\ : std_logic;
SIGNAL \RAM|s_memory[113][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[113][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[115][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[97][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[99][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[99][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~117_combout\ : std_logic;
SIGNAL \RAM|Mux6~118_combout\ : std_logic;
SIGNAL \RAM|Mux6~121_combout\ : std_logic;
SIGNAL \RAM|s_memory[85][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[85][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[69][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~115_combout\ : std_logic;
SIGNAL \RAM|s_memory[71][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[71][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[87][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~116_combout\ : std_logic;
SIGNAL \RAM|s_memory[117][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[117][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[101][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~122_combout\ : std_logic;
SIGNAL \RAM|s_memory[103][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[103][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[119][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~123_combout\ : std_logic;
SIGNAL \RAM|Mux6~124_combout\ : std_logic;
SIGNAL \RAM|s_memory[7][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[7][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[23][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[21][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[21][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[5][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~94_combout\ : std_logic;
SIGNAL \RAM|Mux6~95_combout\ : std_logic;
SIGNAL \RAM|s_memory[53][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[53][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[37][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~101_combout\ : std_logic;
SIGNAL \RAM|s_memory[55][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[39][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[39][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~102_combout\ : std_logic;
SIGNAL \RAM|s_memory[3][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[3][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[1][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[17][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[17][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~98_combout\ : std_logic;
SIGNAL \RAM|s_memory[19][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~99_combout\ : std_logic;
SIGNAL \RAM|s_memory[33][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[49][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[49][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~96_combout\ : std_logic;
SIGNAL \RAM|s_memory[51][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[35][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[35][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~97_combout\ : std_logic;
SIGNAL \RAM|Mux6~100_combout\ : std_logic;
SIGNAL \RAM|Mux6~103_combout\ : std_logic;
SIGNAL \RAM|s_memory[48][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[52][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[52][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~111_combout\ : std_logic;
SIGNAL \RAM|s_memory[54][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[50][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[50][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~112_combout\ : std_logic;
SIGNAL \RAM|s_memory[4][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[4][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[0][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~108_combout\ : std_logic;
SIGNAL \RAM|s_memory[6][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[2][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[2][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~109_combout\ : std_logic;
SIGNAL \RAM|s_memory[36][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[36][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[32][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~106_combout\ : std_logic;
SIGNAL \RAM|s_memory[38][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[34][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[34][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~107_combout\ : std_logic;
SIGNAL \RAM|Mux6~110_combout\ : std_logic;
SIGNAL \RAM|s_memory[18][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[18][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[16][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[20][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[20][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~104_combout\ : std_logic;
SIGNAL \RAM|s_memory[22][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~105_combout\ : std_logic;
SIGNAL \RAM|Mux6~113_combout\ : std_logic;
SIGNAL \RAM|Mux6~114_combout\ : std_logic;
SIGNAL \RAM|Mux6~125_combout\ : std_logic;
SIGNAL \RAM|s_memory[78][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[78][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[76][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~69_combout\ : std_logic;
SIGNAL \RAM|s_memory[79][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[77][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[77][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~70_combout\ : std_logic;
SIGNAL \RAM|s_memory[72][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[74][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[74][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~62_combout\ : std_logic;
SIGNAL \RAM|s_memory[75][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[73][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[73][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~63_combout\ : std_logic;
SIGNAL \RAM|s_memory[9][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[9][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[8][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[10][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[10][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~66_combout\ : std_logic;
SIGNAL \RAM|s_memory[11][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~67_combout\ : std_logic;
SIGNAL \RAM|s_memory[13][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[13][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[15][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[14][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[14][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[12][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~64_combout\ : std_logic;
SIGNAL \RAM|Mux6~65_combout\ : std_logic;
SIGNAL \RAM|Mux6~68_combout\ : std_logic;
SIGNAL \RAM|Mux6~71_combout\ : std_logic;
SIGNAL \RAM|s_memory[92][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[94][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[94][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~59_combout\ : std_logic;
SIGNAL \RAM|s_memory[95][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[93][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[93][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~60_combout\ : std_logic;
SIGNAL \RAM|s_memory[29][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[29][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[31][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[30][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[30][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[28][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~52_combout\ : std_logic;
SIGNAL \RAM|Mux6~53_combout\ : std_logic;
SIGNAL \RAM|s_memory[90][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[90][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[88][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~54_combout\ : std_logic;
SIGNAL \RAM|s_memory[91][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[89][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[89][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~55_combout\ : std_logic;
SIGNAL \RAM|s_memory[24][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[26][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[26][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~56_combout\ : std_logic;
SIGNAL \RAM|s_memory[27][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[25][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[25][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~57_combout\ : std_logic;
SIGNAL \RAM|Mux6~58_combout\ : std_logic;
SIGNAL \RAM|Mux6~61_combout\ : std_logic;
SIGNAL \RAM|Mux6~72_combout\ : std_logic;
SIGNAL \RAM|s_memory[125][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[125][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[127][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[63][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[63][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[61][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~80_combout\ : std_logic;
SIGNAL \RAM|Mux6~81_combout\ : std_logic;
SIGNAL \RAM|s_memory[59][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[59][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[57][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~75_combout\ : std_logic;
SIGNAL \RAM|s_memory[123][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[121][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[121][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~76_combout\ : std_logic;
SIGNAL \RAM|s_memory[56][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[58][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[58][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~77_combout\ : std_logic;
SIGNAL \RAM|s_memory[120][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[120][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[122][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~78_combout\ : std_logic;
SIGNAL \RAM|Mux6~79_combout\ : std_logic;
SIGNAL \RAM|s_memory[60][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[62][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[62][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~73_combout\ : std_logic;
SIGNAL \RAM|s_memory[126][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[124][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[124][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~74_combout\ : std_logic;
SIGNAL \RAM|Mux6~82_combout\ : std_logic;
SIGNAL \RAM|s_memory[42][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[42][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[40][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~46_combout\ : std_logic;
SIGNAL \RAM|s_memory[106][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[104][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[104][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~47_combout\ : std_logic;
SIGNAL \RAM|s_memory[105][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[105][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[41][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[43][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[43][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~44_combout\ : std_logic;
SIGNAL \RAM|s_memory[107][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~45_combout\ : std_logic;
SIGNAL \RAM|Mux6~48_combout\ : std_logic;
SIGNAL \RAM|s_memory[46][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[46][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[44][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~42_combout\ : std_logic;
SIGNAL \RAM|s_memory[110][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[108][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[108][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~43_combout\ : std_logic;
SIGNAL \RAM|s_memory[45][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[47][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[47][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~49_combout\ : std_logic;
SIGNAL \RAM|s_memory[111][1]~q\ : std_logic;
SIGNAL \RAM|s_memory[109][1]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[109][1]~q\ : std_logic;
SIGNAL \RAM|Mux6~50_combout\ : std_logic;
SIGNAL \RAM|Mux6~51_combout\ : std_logic;
SIGNAL \RAM|Mux6~83_combout\ : std_logic;
SIGNAL \RAM|Mux6~126_combout\ : std_logic;
SIGNAL \RAM|Mux6~169_combout\ : std_logic;
SIGNAL \ArithmeticUnit|Add1~4_combout\ : std_logic;
SIGNAL \ArithmeticUnit|Add1~23_combout\ : std_logic;
SIGNAL \RAM|s_memory[6][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[22][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[22][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~56_combout\ : std_logic;
SIGNAL \RAM|s_memory[54][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[38][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[38][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~57_combout\ : std_logic;
SIGNAL \RAM|s_memory[30][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[30][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[62][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[14][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[46][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[46][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~54_combout\ : std_logic;
SIGNAL \RAM|Mux5~55_combout\ : std_logic;
SIGNAL \RAM|Mux5~58_combout\ : std_logic;
SIGNAL \RAM|s_memory[7][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[23][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[23][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~52_combout\ : std_logic;
SIGNAL \RAM|s_memory[55][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[39][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[39][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~53_combout\ : std_logic;
SIGNAL \RAM|s_memory[31][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[31][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[63][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[15][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[47][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[47][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~59_combout\ : std_logic;
SIGNAL \RAM|Mux5~60_combout\ : std_logic;
SIGNAL \RAM|Mux5~61_combout\ : std_logic;
SIGNAL \RAM|s_memory[51][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[51][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[59][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[35][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[43][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[43][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~69_combout\ : std_logic;
SIGNAL \RAM|Mux5~70_combout\ : std_logic;
SIGNAL \RAM|s_memory[11][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[11][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[3][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[19][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[19][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~64_combout\ : std_logic;
SIGNAL \RAM|s_memory[27][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~65_combout\ : std_logic;
SIGNAL \RAM|s_memory[2][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[10][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[10][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~66_combout\ : std_logic;
SIGNAL \RAM|s_memory[26][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[18][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[18][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~67_combout\ : std_logic;
SIGNAL \RAM|Mux5~68_combout\ : std_logic;
SIGNAL \RAM|s_memory[34][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[42][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[42][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~62_combout\ : std_logic;
SIGNAL \RAM|s_memory[58][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[50][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[50][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~63_combout\ : std_logic;
SIGNAL \RAM|Mux5~71_combout\ : std_logic;
SIGNAL \RAM|Mux5~72_combout\ : std_logic;
SIGNAL \RAM|s_memory[82][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[90][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[90][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~44_combout\ : std_logic;
SIGNAL \RAM|s_memory[122][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[114][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[114][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~45_combout\ : std_logic;
SIGNAL \RAM|s_memory[66][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[74][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[74][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~46_combout\ : std_logic;
SIGNAL \RAM|s_memory[106][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[98][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[98][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~47_combout\ : std_logic;
SIGNAL \RAM|Mux5~48_combout\ : std_logic;
SIGNAL \RAM|s_memory[75][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[75][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[67][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~42_combout\ : std_logic;
SIGNAL \RAM|s_memory[99][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[99][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[107][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~43_combout\ : std_logic;
SIGNAL \RAM|s_memory[83][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[91][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[91][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~49_combout\ : std_logic;
SIGNAL \RAM|s_memory[115][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[115][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[123][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~50_combout\ : std_logic;
SIGNAL \RAM|Mux5~51_combout\ : std_logic;
SIGNAL \RAM|s_memory[110][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[110][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[102][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~73_combout\ : std_logic;
SIGNAL \RAM|s_memory[103][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[103][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[111][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~74_combout\ : std_logic;
SIGNAL \RAM|s_memory[119][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[119][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[127][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[126][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[126][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[118][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~80_combout\ : std_logic;
SIGNAL \RAM|Mux5~81_combout\ : std_logic;
SIGNAL \RAM|s_memory[78][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[78][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[70][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~77_combout\ : std_logic;
SIGNAL \RAM|s_memory[79][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[71][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[71][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~78_combout\ : std_logic;
SIGNAL \RAM|s_memory[94][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[94][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[86][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~75_combout\ : std_logic;
SIGNAL \RAM|s_memory[95][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[87][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[87][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~76_combout\ : std_logic;
SIGNAL \RAM|Mux5~79_combout\ : std_logic;
SIGNAL \RAM|Mux5~82_combout\ : std_logic;
SIGNAL \RAM|Mux5~83_combout\ : std_logic;
SIGNAL \RAM|s_memory[61][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[61][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[125][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[53][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[117][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[117][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~122_combout\ : std_logic;
SIGNAL \RAM|Mux5~123_combout\ : std_logic;
SIGNAL \RAM|s_memory[49][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[57][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[57][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~115_combout\ : std_logic;
SIGNAL \RAM|s_memory[113][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[113][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[121][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~116_combout\ : std_logic;
SIGNAL \RAM|s_memory[52][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[60][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[60][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~117_combout\ : std_logic;
SIGNAL \RAM|s_memory[116][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[116][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[124][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~118_combout\ : std_logic;
SIGNAL \RAM|s_memory[112][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[112][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[120][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[56][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[56][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[48][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~119_combout\ : std_logic;
SIGNAL \RAM|Mux5~120_combout\ : std_logic;
SIGNAL \RAM|Mux5~121_combout\ : std_logic;
SIGNAL \RAM|Mux5~124_combout\ : std_logic;
SIGNAL \RAM|s_memory[44][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[44][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[100][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[100][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[36][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~86_combout\ : std_logic;
SIGNAL \RAM|s_memory[108][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~87_combout\ : std_logic;
SIGNAL \RAM|s_memory[32][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[96][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[96][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~88_combout\ : std_logic;
SIGNAL \RAM|s_memory[104][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[40][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[40][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~89_combout\ : std_logic;
SIGNAL \RAM|Mux5~90_combout\ : std_logic;
SIGNAL \RAM|s_memory[45][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[45][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[109][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[37][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[101][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[101][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~91_combout\ : std_logic;
SIGNAL \RAM|Mux5~92_combout\ : std_logic;
SIGNAL \RAM|s_memory[41][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[41][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[105][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[33][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[97][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[97][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~84_combout\ : std_logic;
SIGNAL \RAM|Mux5~85_combout\ : std_logic;
SIGNAL \RAM|Mux5~93_combout\ : std_logic;
SIGNAL \RAM|s_memory[92][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[92][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[84][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~101_combout\ : std_logic;
SIGNAL \RAM|s_memory[93][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[85][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[85][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~102_combout\ : std_logic;
SIGNAL \RAM|s_memory[24][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[24][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[25][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[16][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[17][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[17][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~98_combout\ : std_logic;
SIGNAL \RAM|Mux5~99_combout\ : std_logic;
SIGNAL \RAM|s_memory[20][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[21][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[21][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~96_combout\ : std_logic;
SIGNAL \RAM|s_memory[29][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[28][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[28][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~97_combout\ : std_logic;
SIGNAL \RAM|Mux5~100_combout\ : std_logic;
SIGNAL \RAM|s_memory[81][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[81][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[89][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[88][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[88][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[80][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~94_combout\ : std_logic;
SIGNAL \RAM|Mux5~95_combout\ : std_logic;
SIGNAL \RAM|Mux5~103_combout\ : std_logic;
SIGNAL \RAM|s_memory[76][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[76][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[77][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[69][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[69][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[68][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~111_combout\ : std_logic;
SIGNAL \RAM|Mux5~112_combout\ : std_logic;
SIGNAL \RAM|s_memory[64][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[65][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[65][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~104_combout\ : std_logic;
SIGNAL \RAM|s_memory[73][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[72][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[72][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~105_combout\ : std_logic;
SIGNAL \RAM|s_memory[8][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[8][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[9][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[0][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[1][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[1][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~108_combout\ : std_logic;
SIGNAL \RAM|Mux5~109_combout\ : std_logic;
SIGNAL \RAM|s_memory[4][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[5][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[5][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~106_combout\ : std_logic;
SIGNAL \RAM|s_memory[13][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[12][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[12][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~107_combout\ : std_logic;
SIGNAL \RAM|Mux5~110_combout\ : std_logic;
SIGNAL \RAM|Mux5~113_combout\ : std_logic;
SIGNAL \RAM|Mux5~114_combout\ : std_logic;
SIGNAL \RAM|Mux5~125_combout\ : std_logic;
SIGNAL \RAM|Mux5~126_combout\ : std_logic;
SIGNAL \RAM|s_memory[186][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[186][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[155][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[155][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[154][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~139_combout\ : std_logic;
SIGNAL \RAM|s_memory[187][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~140_combout\ : std_logic;
SIGNAL \RAM|s_memory[178][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[178][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[179][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[147][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[147][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[146][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~141_combout\ : std_logic;
SIGNAL \RAM|Mux5~142_combout\ : std_logic;
SIGNAL \RAM|Mux5~143_combout\ : std_logic;
SIGNAL \RAM|s_memory[242][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[242][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[210][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~137_combout\ : std_logic;
SIGNAL \RAM|s_memory[243][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[211][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[211][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~138_combout\ : std_logic;
SIGNAL \RAM|s_memory[219][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[219][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[251][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[218][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[250][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[250][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~144_combout\ : std_logic;
SIGNAL \RAM|Mux5~145_combout\ : std_logic;
SIGNAL \RAM|Mux5~146_combout\ : std_logic;
SIGNAL \RAM|s_memory[139][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[139][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[171][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[138][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[170][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[170][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~149_combout\ : std_logic;
SIGNAL \RAM|Mux5~150_combout\ : std_logic;
SIGNAL \RAM|s_memory[131][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[131][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[163][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[130][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[162][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[162][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~151_combout\ : std_logic;
SIGNAL \RAM|Mux5~152_combout\ : std_logic;
SIGNAL \RAM|Mux5~153_combout\ : std_logic;
SIGNAL \RAM|s_memory[203][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[203][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[235][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[234][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[234][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[202][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~154_combout\ : std_logic;
SIGNAL \RAM|Mux5~155_combout\ : std_logic;
SIGNAL \RAM|s_memory[195][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[195][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[227][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[226][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[226][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[194][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~147_combout\ : std_logic;
SIGNAL \RAM|Mux5~148_combout\ : std_logic;
SIGNAL \RAM|Mux5~156_combout\ : std_logic;
SIGNAL \RAM|Mux5~157_combout\ : std_logic;
SIGNAL \RAM|s_memory[255][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[247][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[191][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[191][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[183][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~165_combout\ : std_logic;
SIGNAL \RAM|Mux5~166_combout\ : std_logic;
SIGNAL \RAM|s_memory[246][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[246][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[254][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[190][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[190][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[182][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~158_combout\ : std_logic;
SIGNAL \RAM|Mux5~159_combout\ : std_logic;
SIGNAL \RAM|s_memory[150][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[214][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[214][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~162_combout\ : std_logic;
SIGNAL \RAM|s_memory[222][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[158][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[158][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~163_combout\ : std_logic;
SIGNAL \RAM|s_memory[159][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[159][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[223][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[151][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[215][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[215][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~160_combout\ : std_logic;
SIGNAL \RAM|Mux5~161_combout\ : std_logic;
SIGNAL \RAM|Mux5~164_combout\ : std_logic;
SIGNAL \RAM|Mux5~167_combout\ : std_logic;
SIGNAL \RAM|s_memory[135][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[135][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[134][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~131_combout\ : std_logic;
SIGNAL \RAM|s_memory[167][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[166][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[166][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~132_combout\ : std_logic;
SIGNAL \RAM|s_memory[143][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[143][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[142][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~129_combout\ : std_logic;
SIGNAL \RAM|s_memory[175][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[174][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[174][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~130_combout\ : std_logic;
SIGNAL \RAM|Mux5~133_combout\ : std_logic;
SIGNAL \RAM|s_memory[238][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[238][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[206][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~134_combout\ : std_logic;
SIGNAL \RAM|s_memory[239][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[207][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[207][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~135_combout\ : std_logic;
SIGNAL \RAM|s_memory[198][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[230][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[230][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~127_combout\ : std_logic;
SIGNAL \RAM|s_memory[231][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[199][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[199][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~128_combout\ : std_logic;
SIGNAL \RAM|Mux5~136_combout\ : std_logic;
SIGNAL \RAM|Mux5~168_combout\ : std_logic;
SIGNAL \RAM|s_memory[172][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[172][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[236][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[168][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[232][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[232][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~10_combout\ : std_logic;
SIGNAL \RAM|Mux5~11_combout\ : std_logic;
SIGNAL \RAM|s_memory[160][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[224][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[224][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~14_combout\ : std_logic;
SIGNAL \RAM|s_memory[228][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[164][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[164][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~15_combout\ : std_logic;
SIGNAL \RAM|s_memory[176][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[180][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[180][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~12_combout\ : std_logic;
SIGNAL \RAM|s_memory[244][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[240][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[240][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~13_combout\ : std_logic;
SIGNAL \RAM|Mux5~16_combout\ : std_logic;
SIGNAL \RAM|s_memory[184][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[188][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[188][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~17_combout\ : std_logic;
SIGNAL \RAM|s_memory[248][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[248][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[252][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~18_combout\ : std_logic;
SIGNAL \RAM|Mux5~19_combout\ : std_logic;
SIGNAL \RAM|s_memory[136][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[140][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[140][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~22_combout\ : std_logic;
SIGNAL \RAM|s_memory[204][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[200][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[200][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~23_combout\ : std_logic;
SIGNAL \RAM|s_memory[132][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[132][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[128][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~24_combout\ : std_logic;
SIGNAL \RAM|s_memory[196][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[192][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[192][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~25_combout\ : std_logic;
SIGNAL \RAM|Mux5~26_combout\ : std_logic;
SIGNAL \RAM|s_memory[208][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[208][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[144][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[148][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[148][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~20_combout\ : std_logic;
SIGNAL \RAM|s_memory[212][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~21_combout\ : std_logic;
SIGNAL \RAM|s_memory[156][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[156][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[152][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~27_combout\ : std_logic;
SIGNAL \RAM|s_memory[220][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[216][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[216][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~28_combout\ : std_logic;
SIGNAL \RAM|Mux5~29_combout\ : std_logic;
SIGNAL \RAM|Mux5~30_combout\ : std_logic;
SIGNAL \RAM|s_memory[133][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[133][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[197][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[193][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[193][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[129][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~4_combout\ : std_logic;
SIGNAL \RAM|Mux5~5_combout\ : std_logic;
SIGNAL \RAM|s_memory[141][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[141][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[205][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[201][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[201][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[137][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~2_combout\ : std_logic;
SIGNAL \RAM|Mux5~3_combout\ : std_logic;
SIGNAL \RAM|Mux5~6_combout\ : std_logic;
SIGNAL \RAM|s_memory[209][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[209][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[213][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[145][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[149][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[149][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~0_combout\ : std_logic;
SIGNAL \RAM|Mux5~1_combout\ : std_logic;
SIGNAL \RAM|s_memory[217][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[217][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[221][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[157][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[157][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[153][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~7_combout\ : std_logic;
SIGNAL \RAM|Mux5~8_combout\ : std_logic;
SIGNAL \RAM|Mux5~9_combout\ : std_logic;
SIGNAL \RAM|s_memory[177][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[177][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[161][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~35_combout\ : std_logic;
SIGNAL \RAM|s_memory[169][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[169][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[185][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~36_combout\ : std_logic;
SIGNAL \RAM|s_memory[181][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[181][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[189][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[165][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[173][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[173][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~33_combout\ : std_logic;
SIGNAL \RAM|Mux5~34_combout\ : std_logic;
SIGNAL \RAM|Mux5~37_combout\ : std_logic;
SIGNAL \RAM|s_memory[237][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[237][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[229][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~38_combout\ : std_logic;
SIGNAL \RAM|s_memory[245][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[245][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[253][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~39_combout\ : std_logic;
SIGNAL \RAM|s_memory[241][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[241][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[225][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~31_combout\ : std_logic;
SIGNAL \RAM|s_memory[249][2]~q\ : std_logic;
SIGNAL \RAM|s_memory[233][2]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[233][2]~q\ : std_logic;
SIGNAL \RAM|Mux5~32_combout\ : std_logic;
SIGNAL \RAM|Mux5~40_combout\ : std_logic;
SIGNAL \RAM|Mux5~41_combout\ : std_logic;
SIGNAL \RAM|Mux5~169_combout\ : std_logic;
SIGNAL \d2_RAM|decOut_n[0]~0_combout\ : std_logic;
SIGNAL \ArithmeticUnit|Add1~10_combout\ : std_logic;
SIGNAL \ArithmeticUnit|Add1~18_combout\ : std_logic;
SIGNAL \RAM|s_memory[101][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[101][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[100][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~91_combout\ : std_logic;
SIGNAL \RAM|s_memory[102][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[102][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[103][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~92_combout\ : std_logic;
SIGNAL \RAM|s_memory[69][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[69][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[68][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~84_combout\ : std_logic;
SIGNAL \RAM|s_memory[70][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[70][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[71][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~85_combout\ : std_logic;
SIGNAL \RAM|s_memory[6][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[6][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[7][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[5][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[5][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[4][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~88_combout\ : std_logic;
SIGNAL \RAM|Mux2~89_combout\ : std_logic;
SIGNAL \RAM|s_memory[38][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[38][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[39][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[37][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[37][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[36][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~86_combout\ : std_logic;
SIGNAL \RAM|Mux2~87_combout\ : std_logic;
SIGNAL \RAM|Mux2~90_combout\ : std_logic;
SIGNAL \RAM|Mux2~93_combout\ : std_logic;
SIGNAL \RAM|s_memory[23][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[23][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[55][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[53][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[53][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[21][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~115_combout\ : std_logic;
SIGNAL \RAM|Mux2~116_combout\ : std_logic;
SIGNAL \RAM|s_memory[86][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[86][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[118][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[84][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[116][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[116][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~117_combout\ : std_logic;
SIGNAL \RAM|Mux2~118_combout\ : std_logic;
SIGNAL \RAM|s_memory[22][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[22][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[54][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[20][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[52][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[52][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~119_combout\ : std_logic;
SIGNAL \RAM|Mux2~120_combout\ : std_logic;
SIGNAL \RAM|Mux2~121_combout\ : std_logic;
SIGNAL \RAM|s_memory[87][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[87][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[117][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[117][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[85][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~122_combout\ : std_logic;
SIGNAL \RAM|s_memory[119][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~123_combout\ : std_logic;
SIGNAL \RAM|Mux2~124_combout\ : std_logic;
SIGNAL \RAM|s_memory[66][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[66][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[98][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[64][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[96][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[96][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~106_combout\ : std_logic;
SIGNAL \RAM|Mux2~107_combout\ : std_logic;
SIGNAL \RAM|s_memory[0][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[32][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[32][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~108_combout\ : std_logic;
SIGNAL \RAM|s_memory[34][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[2][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[2][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~109_combout\ : std_logic;
SIGNAL \RAM|Mux2~110_combout\ : std_logic;
SIGNAL \RAM|s_memory[97][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[97][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[65][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~111_combout\ : std_logic;
SIGNAL \RAM|s_memory[99][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[67][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[67][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~112_combout\ : std_logic;
SIGNAL \RAM|s_memory[3][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[3][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[35][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[33][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[33][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[1][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~104_combout\ : std_logic;
SIGNAL \RAM|Mux2~105_combout\ : std_logic;
SIGNAL \RAM|Mux2~113_combout\ : std_logic;
SIGNAL \RAM|s_memory[51][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[51][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[115][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[49][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[113][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[113][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~101_combout\ : std_logic;
SIGNAL \RAM|Mux2~102_combout\ : std_logic;
SIGNAL \RAM|s_memory[48][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[112][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[112][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~94_combout\ : std_logic;
SIGNAL \RAM|s_memory[114][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[50][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[50][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~95_combout\ : std_logic;
SIGNAL \RAM|s_memory[80][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[80][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[16][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~98_combout\ : std_logic;
SIGNAL \RAM|s_memory[82][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[18][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[18][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~99_combout\ : std_logic;
SIGNAL \RAM|s_memory[17][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[81][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[81][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~96_combout\ : std_logic;
SIGNAL \RAM|s_memory[83][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[19][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[19][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~97_combout\ : std_logic;
SIGNAL \RAM|Mux2~100_combout\ : std_logic;
SIGNAL \RAM|Mux2~103_combout\ : std_logic;
SIGNAL \RAM|Mux2~114_combout\ : std_logic;
SIGNAL \RAM|Mux2~125_combout\ : std_logic;
SIGNAL \RAM|s_memory[74][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[74][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[90][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[72][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[88][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[88][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~46_combout\ : std_logic;
SIGNAL \RAM|Mux2~47_combout\ : std_logic;
SIGNAL \RAM|s_memory[92][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[92][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[76][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~44_combout\ : std_logic;
SIGNAL \RAM|s_memory[94][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[78][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[78][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~45_combout\ : std_logic;
SIGNAL \RAM|Mux2~48_combout\ : std_logic;
SIGNAL \RAM|s_memory[120][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[120][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[104][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~42_combout\ : std_logic;
SIGNAL \RAM|s_memory[122][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[106][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[106][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~43_combout\ : std_logic;
SIGNAL \RAM|s_memory[110][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[110][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[126][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[108][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[124][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[124][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~49_combout\ : std_logic;
SIGNAL \RAM|Mux2~50_combout\ : std_logic;
SIGNAL \RAM|Mux2~51_combout\ : std_logic;
SIGNAL \RAM|s_memory[125][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[125][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[121][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~80_combout\ : std_logic;
SIGNAL \RAM|s_memory[123][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[123][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[127][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~81_combout\ : std_logic;
SIGNAL \RAM|s_memory[91][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[91][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[95][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[89][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[93][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[93][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~73_combout\ : std_logic;
SIGNAL \RAM|Mux2~74_combout\ : std_logic;
SIGNAL \RAM|s_memory[109][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[109][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[105][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~75_combout\ : std_logic;
SIGNAL \RAM|s_memory[111][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[107][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[107][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~76_combout\ : std_logic;
SIGNAL \RAM|s_memory[75][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[75][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[79][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[79][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[77][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[77][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[73][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~77_combout\ : std_logic;
SIGNAL \RAM|Mux2~78_combout\ : std_logic;
SIGNAL \RAM|Mux2~79_combout\ : std_logic;
SIGNAL \RAM|Mux2~82_combout\ : std_logic;
SIGNAL \RAM|s_memory[60][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[60][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[56][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~69_combout\ : std_logic;
SIGNAL \RAM|s_memory[58][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[58][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[62][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~70_combout\ : std_logic;
SIGNAL \RAM|s_memory[26][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[26][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[28][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[28][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[24][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~62_combout\ : std_logic;
SIGNAL \RAM|s_memory[30][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~63_combout\ : std_logic;
SIGNAL \RAM|s_memory[42][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[42][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[44][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[44][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[40][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~64_combout\ : std_logic;
SIGNAL \RAM|s_memory[46][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~65_combout\ : std_logic;
SIGNAL \RAM|s_memory[8][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[12][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[12][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~66_combout\ : std_logic;
SIGNAL \RAM|s_memory[14][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[10][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[10][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~67_combout\ : std_logic;
SIGNAL \RAM|Mux2~68_combout\ : std_logic;
SIGNAL \RAM|Mux2~71_combout\ : std_logic;
SIGNAL \RAM|s_memory[25][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[29][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[29][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~52_combout\ : std_logic;
SIGNAL \RAM|s_memory[27][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[27][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[31][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~53_combout\ : std_logic;
SIGNAL \RAM|s_memory[59][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[59][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[63][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[61][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[61][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[57][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~59_combout\ : std_logic;
SIGNAL \RAM|Mux2~60_combout\ : std_logic;
SIGNAL \RAM|s_memory[43][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[43][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[47][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[45][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[45][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[41][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~54_combout\ : std_logic;
SIGNAL \RAM|Mux2~55_combout\ : std_logic;
SIGNAL \RAM|s_memory[11][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[11][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[13][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[13][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[9][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~56_combout\ : std_logic;
SIGNAL \RAM|s_memory[15][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~57_combout\ : std_logic;
SIGNAL \RAM|Mux2~58_combout\ : std_logic;
SIGNAL \RAM|Mux2~61_combout\ : std_logic;
SIGNAL \RAM|Mux2~72_combout\ : std_logic;
SIGNAL \RAM|Mux2~83_combout\ : std_logic;
SIGNAL \RAM|Mux2~126_combout\ : std_logic;
SIGNAL \RAM|s_memory[181][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[183][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[183][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~38_combout\ : std_logic;
SIGNAL \RAM|s_memory[247][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[245][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[245][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~39_combout\ : std_logic;
SIGNAL \RAM|s_memory[177][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[179][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[179][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~31_combout\ : std_logic;
SIGNAL \RAM|s_memory[241][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[241][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[243][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~32_combout\ : std_logic;
SIGNAL \RAM|s_memory[244][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[244][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[180][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~33_combout\ : std_logic;
SIGNAL \RAM|s_memory[246][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[182][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[182][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~34_combout\ : std_logic;
SIGNAL \RAM|s_memory[240][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[240][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[242][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[176][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[178][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[178][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~35_combout\ : std_logic;
SIGNAL \RAM|Mux2~36_combout\ : std_logic;
SIGNAL \RAM|Mux2~37_combout\ : std_logic;
SIGNAL \RAM|Mux2~40_combout\ : std_logic;
SIGNAL \RAM|s_memory[150][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[150][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[151][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[149][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[149][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[148][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~12_combout\ : std_logic;
SIGNAL \RAM|Mux2~13_combout\ : std_logic;
SIGNAL \RAM|s_memory[146][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[146][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[147][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[144][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[145][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[145][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~14_combout\ : std_logic;
SIGNAL \RAM|Mux2~15_combout\ : std_logic;
SIGNAL \RAM|Mux2~16_combout\ : std_logic;
SIGNAL \RAM|s_memory[208][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[209][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[209][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~10_combout\ : std_logic;
SIGNAL \RAM|s_memory[211][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[210][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[210][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~11_combout\ : std_logic;
SIGNAL \RAM|s_memory[212][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[213][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[213][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~17_combout\ : std_logic;
SIGNAL \RAM|s_memory[215][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[214][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[214][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~18_combout\ : std_logic;
SIGNAL \RAM|Mux2~19_combout\ : std_logic;
SIGNAL \RAM|s_memory[197][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[197][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[196][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~27_combout\ : std_logic;
SIGNAL \RAM|s_memory[199][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[198][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[198][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~28_combout\ : std_logic;
SIGNAL \RAM|s_memory[132][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[133][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[133][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~22_combout\ : std_logic;
SIGNAL \RAM|s_memory[134][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[134][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[135][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~23_combout\ : std_logic;
SIGNAL \RAM|s_memory[130][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[130][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[129][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[129][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[128][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~24_combout\ : std_logic;
SIGNAL \RAM|s_memory[131][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~25_combout\ : std_logic;
SIGNAL \RAM|Mux2~26_combout\ : std_logic;
SIGNAL \RAM|s_memory[192][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[193][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[193][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~20_combout\ : std_logic;
SIGNAL \RAM|s_memory[195][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[194][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[194][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~21_combout\ : std_logic;
SIGNAL \RAM|Mux2~29_combout\ : std_logic;
SIGNAL \RAM|Mux2~30_combout\ : std_logic;
SIGNAL \RAM|s_memory[167][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[167][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[231][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[165][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[229][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[229][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~7_combout\ : std_logic;
SIGNAL \RAM|Mux2~8_combout\ : std_logic;
SIGNAL \RAM|s_memory[160][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[224][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[224][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~4_combout\ : std_logic;
SIGNAL \RAM|s_memory[162][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[162][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[226][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~5_combout\ : std_logic;
SIGNAL \RAM|s_memory[166][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[166][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[164][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[228][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[228][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~2_combout\ : std_logic;
SIGNAL \RAM|s_memory[230][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~3_combout\ : std_logic;
SIGNAL \RAM|Mux2~6_combout\ : std_logic;
SIGNAL \RAM|s_memory[161][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[225][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[225][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~0_combout\ : std_logic;
SIGNAL \RAM|s_memory[227][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[163][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[163][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~1_combout\ : std_logic;
SIGNAL \RAM|Mux2~9_combout\ : std_logic;
SIGNAL \RAM|Mux2~41_combout\ : std_logic;
SIGNAL \RAM|s_memory[248][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[248][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[250][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[232][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[234][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[234][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~127_combout\ : std_logic;
SIGNAL \RAM|Mux2~128_combout\ : std_logic;
SIGNAL \RAM|s_memory[233][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[235][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[235][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~134_combout\ : std_logic;
SIGNAL \RAM|s_memory[251][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[249][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[249][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~135_combout\ : std_logic;
SIGNAL \RAM|s_memory[217][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[217][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[219][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[201][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[203][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[203][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~129_combout\ : std_logic;
SIGNAL \RAM|Mux2~130_combout\ : std_logic;
SIGNAL \RAM|s_memory[200][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[202][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[202][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~131_combout\ : std_logic;
SIGNAL \RAM|s_memory[218][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[216][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[216][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~132_combout\ : std_logic;
SIGNAL \RAM|Mux2~133_combout\ : std_logic;
SIGNAL \RAM|Mux2~136_combout\ : std_logic;
SIGNAL \RAM|s_memory[239][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[239][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[237][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~165_combout\ : std_logic;
SIGNAL \RAM|s_memory[255][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[253][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~166_combout\ : std_logic;
SIGNAL \RAM|s_memory[221][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[221][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[223][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[207][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[207][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[205][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~158_combout\ : std_logic;
SIGNAL \RAM|Mux2~159_combout\ : std_logic;
SIGNAL \RAM|s_memory[252][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[252][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[238][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[238][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[236][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~160_combout\ : std_logic;
SIGNAL \RAM|s_memory[254][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~161_combout\ : std_logic;
SIGNAL \RAM|s_memory[206][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[206][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[204][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~162_combout\ : std_logic;
SIGNAL \RAM|s_memory[222][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[220][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[220][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~163_combout\ : std_logic;
SIGNAL \RAM|Mux2~164_combout\ : std_logic;
SIGNAL \RAM|Mux2~167_combout\ : std_logic;
SIGNAL \RAM|s_memory[139][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[139][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[137][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~149_combout\ : std_logic;
SIGNAL \RAM|s_memory[155][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[153][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[153][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~150_combout\ : std_logic;
SIGNAL \RAM|s_memory[136][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[138][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[138][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~151_combout\ : std_logic;
SIGNAL \RAM|s_memory[154][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[152][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[152][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~152_combout\ : std_logic;
SIGNAL \RAM|Mux2~153_combout\ : std_logic;
SIGNAL \RAM|s_memory[168][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[170][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[170][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~147_combout\ : std_logic;
SIGNAL \RAM|s_memory[186][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[184][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[184][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~148_combout\ : std_logic;
SIGNAL \RAM|s_memory[185][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[185][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[187][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[169][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[171][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[171][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~154_combout\ : std_logic;
SIGNAL \RAM|Mux2~155_combout\ : std_logic;
SIGNAL \RAM|Mux2~156_combout\ : std_logic;
SIGNAL \RAM|s_memory[143][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[143][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[141][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~137_combout\ : std_logic;
SIGNAL \RAM|s_memory[175][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[173][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[173][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~138_combout\ : std_logic;
SIGNAL \RAM|s_memory[140][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[142][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[142][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~141_combout\ : std_logic;
SIGNAL \RAM|s_memory[174][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[172][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[172][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~142_combout\ : std_logic;
SIGNAL \RAM|s_memory[156][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[158][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[158][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~139_combout\ : std_logic;
SIGNAL \RAM|s_memory[190][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[188][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[188][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~140_combout\ : std_logic;
SIGNAL \RAM|Mux2~143_combout\ : std_logic;
SIGNAL \RAM|s_memory[159][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[159][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[157][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~144_combout\ : std_logic;
SIGNAL \RAM|s_memory[191][5]~q\ : std_logic;
SIGNAL \RAM|s_memory[189][5]~feeder_combout\ : std_logic;
SIGNAL \RAM|s_memory[189][5]~q\ : std_logic;
SIGNAL \RAM|Mux2~145_combout\ : std_logic;
SIGNAL \RAM|Mux2~146_combout\ : std_logic;
SIGNAL \RAM|Mux2~157_combout\ : std_logic;
SIGNAL \RAM|Mux2~168_combout\ : std_logic;
SIGNAL \RAM|Mux2~169_combout\ : std_logic;
SIGNAL \d2_RAM|decOut_n[0]~1_combout\ : std_logic;
SIGNAL \d2_RAM|decOut_n[0]~2_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Add0~1_cout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Add0~3\ : std_logic;
SIGNAL \Signed2BCD_RAM|Add0~5\ : std_logic;
SIGNAL \Signed2BCD_RAM|Add0~7\ : std_logic;
SIGNAL \Signed2BCD_RAM|Add0~9\ : std_logic;
SIGNAL \Signed2BCD_RAM|Add0~11\ : std_logic;
SIGNAL \Signed2BCD_RAM|Add0~13\ : std_logic;
SIGNAL \Signed2BCD_RAM|Add0~14_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Add0~16_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Add0~12_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Add0~17_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Add0~10_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Add0~18_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Add0~8_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Add0~19_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Add0~6_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Add0~20_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[54]~17_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[54]~10_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[53]~11_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[53]~18_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[52]~19_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[52]~12_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[51]~13_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[51]~20_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[50]~14_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[50]~21_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Add0~4_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[49]~15_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[49]~16_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[53]~30_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[53]~53_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[52]~49_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[52]~24_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[51]~25_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[51]~50_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[50]~26_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[50]~51_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[49]~27_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[49]~28_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[54]~29_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[54]~52_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~41_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~58_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~57_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~39_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~40_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~56_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[17]~33_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[16]~34_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~59_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[15]~51_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[15]~35_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[18]~32_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[18]~48_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[23]~36_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[23]~52_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[22]~53_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[22]~37_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[21]~38_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[21]~54_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~60_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~43_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[20]~39_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[20]~55_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[27]~41_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[27]~57_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[26]~58_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[26]~42_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~33_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[25]~59_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~34_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[25]~43_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[28]~56_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[28]~40_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[33]~44_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[33]~60_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[32]~45_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[32]~61_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[31]~46_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[31]~62_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Add0~2_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~35_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[48]~37_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[48]~36_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~38_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[30]~47_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[30]~63_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n~3_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[0]~1_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~54_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[0]~0_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[0]~2_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[0]~4_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[6]~5_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[0]~6_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[0]~10_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[0]~11_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[0]~12_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[0]~8_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[0]~7_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[0]~9_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[0]~13_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[0]~18_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[1]~19_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[0]~15_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[6]~16_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n~14_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[1]~17_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[1]~21_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[1]~20_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[1]~22_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[1]~23_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[0]~24_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[2]~25_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[2]~26_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[2]~27_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[2]~28_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[3]~31_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[3]~32_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[3]~29_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[3]~30_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[6]~37_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[6]~38_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[6]~39_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[3]~40_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[3]~35_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[3]~34_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[3]~36_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[3]~33_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[3]~41_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[3]~42_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[4]~43_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[5]~44_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[5]~45_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[5]~46_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[5]~47_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[5]~48_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[6]~52_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[6]~53_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[6]~54_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[6]~55_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[6]~49_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[6]~50_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[6]~51_combout\ : std_logic;
SIGNAL \d1_RAM|decOut_n[6]~56_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[27]~70_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[27]~44_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[26]~45_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[26]~71_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[25]~46_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[25]~72_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[24]~73_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[24]~47_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[36]~74_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[36]~48_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[35]~75_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[35]~49_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[34]~76_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[34]~50_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[33]~77_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[33]~51_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[32]~52_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[32]~78_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[45]~53_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[45]~79_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[44]~54_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[44]~80_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[43]~55_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[43]~81_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[42]~82_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[42]~56_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[41]~57_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[41]~83_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[40]~84_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[40]~58_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[54]~62_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[54]~88_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[53]~63_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[53]~89_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[52]~90_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[52]~64_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[51]~91_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[51]~65_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[50]~85_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[50]~59_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[49]~60_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[49]~86_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[48]~61_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[48]~87_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[56]~48_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[56]~47_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\ : std_logic;
SIGNAL \d0_RAM|decOut_n[0]~0_combout\ : std_logic;
SIGNAL \d0_RAM|decOut_n[1]~1_combout\ : std_logic;
SIGNAL \d0_RAM|decOut_n[2]~2_combout\ : std_logic;
SIGNAL \d0_RAM|decOut_n[3]~3_combout\ : std_logic;
SIGNAL \d0_RAM|decOut_n[4]~4_combout\ : std_logic;
SIGNAL \d0_RAM|decOut_n[5]~5_combout\ : std_logic;
SIGNAL \d0_RAM|decOut_n[6]~6_combout\ : std_logic;
SIGNAL \ROM|Mux0~2_combout\ : std_logic;
SIGNAL \ROM|Mux0~3_combout\ : std_logic;
SIGNAL \ROM|Mux0~4_combout\ : std_logic;
SIGNAL \ROM|Mux0~0_combout\ : std_logic;
SIGNAL \ROM|Mux0~1_combout\ : std_logic;
SIGNAL \ROM|Mux0~5_combout\ : std_logic;
SIGNAL \d2_ROM|decOut_n[0]~3_combout\ : std_logic;
SIGNAL \d2_ROM|decOut_n[0]~4_combout\ : std_logic;
SIGNAL \d2_ROM|decOut_n[0]~0_combout\ : std_logic;
SIGNAL \d2_ROM|decOut_n[0]~2_combout\ : std_logic;
SIGNAL \d2_ROM|decOut_n[0]~5_combout\ : std_logic;
SIGNAL \d2_ROM|decOut_n[0]~1_combout\ : std_logic;
SIGNAL \d2_ROM|decOut_n[0]~6_combout\ : std_logic;
SIGNAL \ROM|Mux2~0_combout\ : std_logic;
SIGNAL \d2_ROM|decOut_n[0]~7_combout\ : std_logic;
SIGNAL \d2_ROM|decOut_n[0]~8_combout\ : std_logic;
SIGNAL \ROM|Mux1~3_combout\ : std_logic;
SIGNAL \ROM|Mux1~4_combout\ : std_logic;
SIGNAL \ROM|Mux1~5_combout\ : std_logic;
SIGNAL \ROM|Mux1~2_combout\ : std_logic;
SIGNAL \ROM|Mux1~6_combout\ : std_logic;
SIGNAL \ROM|Mux1~7_combout\ : std_logic;
SIGNAL \ROM|Mux1~8_combout\ : std_logic;
SIGNAL \ROM|Mux1~9_combout\ : std_logic;
SIGNAL \ROM|Mux1~0_combout\ : std_logic;
SIGNAL \ROM|Mux1~1_combout\ : std_logic;
SIGNAL \ROM|Mux1~10_combout\ : std_logic;
SIGNAL \ROM|Mux2~14_combout\ : std_logic;
SIGNAL \ROM|Mux2~13_combout\ : std_logic;
SIGNAL \ROM|Mux2~15_combout\ : std_logic;
SIGNAL \ROM|Mux2~16_combout\ : std_logic;
SIGNAL \ROM|Mux2~17_combout\ : std_logic;
SIGNAL \ROM|Mux2~1_combout\ : std_logic;
SIGNAL \ROM|Mux2~2_combout\ : std_logic;
SIGNAL \ROM|Mux2~3_combout\ : std_logic;
SIGNAL \ROM|Mux2~4_combout\ : std_logic;
SIGNAL \ROM|Mux2~10_combout\ : std_logic;
SIGNAL \ROM|Mux2~11_combout\ : std_logic;
SIGNAL \ROM|Mux2~5_combout\ : std_logic;
SIGNAL \ROM|Mux2~8_combout\ : std_logic;
SIGNAL \ROM|Mux2~6_combout\ : std_logic;
SIGNAL \ROM|Mux2~7_combout\ : std_logic;
SIGNAL \ROM|Mux2~9_combout\ : std_logic;
SIGNAL \ROM|Mux2~12_combout\ : std_logic;
SIGNAL \ROM|Mux2~18_combout\ : std_logic;
SIGNAL \ROM|Mux3~1_combout\ : std_logic;
SIGNAL \ROM|Mux3~2_combout\ : std_logic;
SIGNAL \ROM|Mux3~4_combout\ : std_logic;
SIGNAL \ROM|Mux3~3_combout\ : std_logic;
SIGNAL \ROM|Mux3~5_combout\ : std_logic;
SIGNAL \ROM|Mux3~6_combout\ : std_logic;
SIGNAL \ROM|Mux3~7_combout\ : std_logic;
SIGNAL \ROM|Mux3~8_combout\ : std_logic;
SIGNAL \ROM|Mux3~9_combout\ : std_logic;
SIGNAL \ROM|Mux3~10_combout\ : std_logic;
SIGNAL \ROM|Mux3~0_combout\ : std_logic;
SIGNAL \ROM|Mux3~11_combout\ : std_logic;
SIGNAL \ROM|Mux4~2_combout\ : std_logic;
SIGNAL \ROM|Mux4~14_combout\ : std_logic;
SIGNAL \ROM|Mux4~5_combout\ : std_logic;
SIGNAL \ROM|Mux4~4_combout\ : std_logic;
SIGNAL \ROM|Mux4~3_combout\ : std_logic;
SIGNAL \ROM|Mux4~7_combout\ : std_logic;
SIGNAL \ROM|Mux4~9_combout\ : std_logic;
SIGNAL \ROM|Mux4~10_combout\ : std_logic;
SIGNAL \ROM|Mux4~8_combout\ : std_logic;
SIGNAL \ROM|Mux4~12_combout\ : std_logic;
SIGNAL \ROM|Mux4~11_combout\ : std_logic;
SIGNAL \ROM|Mux4~6_combout\ : std_logic;
SIGNAL \ROM|Mux4~13_combout\ : std_logic;
SIGNAL \ROM|Mux5~2_combout\ : std_logic;
SIGNAL \ROM|Mux5~1_combout\ : std_logic;
SIGNAL \ROM|Mux5~4_combout\ : std_logic;
SIGNAL \ROM|Mux5~3_combout\ : std_logic;
SIGNAL \ROM|Mux5~0_combout\ : std_logic;
SIGNAL \ROM|Mux5~6_combout\ : std_logic;
SIGNAL \ROM|Mux5~8_combout\ : std_logic;
SIGNAL \ROM|Mux5~5_combout\ : std_logic;
SIGNAL \ROM|Mux5~7_combout\ : std_logic;
SIGNAL \ROM|Mux5~9_combout\ : std_logic;
SIGNAL \ROM|Mux6~0_combout\ : std_logic;
SIGNAL \ROM|Mux6~4_combout\ : std_logic;
SIGNAL \ROM|Mux6~3_combout\ : std_logic;
SIGNAL \ROM|Mux6~5_combout\ : std_logic;
SIGNAL \ROM|Mux6~2_combout\ : std_logic;
SIGNAL \ROM|Mux6~6_combout\ : std_logic;
SIGNAL \ROM|Mux6~7_combout\ : std_logic;
SIGNAL \ROM|Mux6~8_combout\ : std_logic;
SIGNAL \ROM|Mux6~9_combout\ : std_logic;
SIGNAL \ROM|Mux6~1_combout\ : std_logic;
SIGNAL \ROM|Mux6~10_combout\ : std_logic;
SIGNAL \ROM|Mux6~11_combout\ : std_logic;
SIGNAL \ROM|Mux7~7_combout\ : std_logic;
SIGNAL \ROM|Mux7~0_combout\ : std_logic;
SIGNAL \ROM|Mux7~1_combout\ : std_logic;
SIGNAL \ROM|Mux7~4_combout\ : std_logic;
SIGNAL \ROM|Mux7~2_combout\ : std_logic;
SIGNAL \ROM|Mux7~3_combout\ : std_logic;
SIGNAL \ROM|Mux7~6_combout\ : std_logic;
SIGNAL \ROM|Mux7~8_combout\ : std_logic;
SIGNAL \ROM|Mux7~5_combout\ : std_logic;
SIGNAL \ROM|Mux7~9_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Add0~1_cout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Add0~3\ : std_logic;
SIGNAL \Signed2BCD_ROM|Add0~5\ : std_logic;
SIGNAL \Signed2BCD_ROM|Add0~7\ : std_logic;
SIGNAL \Signed2BCD_ROM|Add0~9\ : std_logic;
SIGNAL \Signed2BCD_ROM|Add0~11\ : std_logic;
SIGNAL \Signed2BCD_ROM|Add0~13\ : std_logic;
SIGNAL \Signed2BCD_ROM|Add0~14_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Add0~16_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Add0~12_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Add0~17_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Add0~10_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Add0~18_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Add0~8_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Add0~19_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Add0~6_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Add0~20_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[54]~17_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[54]~10_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[53]~18_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[53]~11_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[52]~19_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[52]~12_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[51]~20_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[51]~13_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[50]~21_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[50]~14_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Add0~4_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[49]~15_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[49]~16_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[50]~26_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[50]~51_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[54]~52_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[54]~29_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[53]~53_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[53]~30_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[52]~24_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[52]~49_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[51]~50_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[51]~25_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[49]~27_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[49]~28_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~36_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~37_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[0]~9_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~54_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~32_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~56_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~33_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~55_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[16]~34_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~57_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[15]~51_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~34_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[15]~35_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[18]~32_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[18]~48_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[17]~33_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[22]~37_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[22]~53_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[21]~54_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[21]~38_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~58_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[20]~55_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~35_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[20]~39_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[23]~36_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[23]~52_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[28]~40_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[28]~56_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[27]~57_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[27]~41_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[26]~58_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[26]~42_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[25]~43_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[25]~59_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[33]~60_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[33]~44_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[32]~61_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[32]~45_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[31]~62_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[31]~46_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Add0~2_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[48]~40_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[48]~39_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~38_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[30]~63_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[30]~47_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n~3_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[0]~10_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[0]~11_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~46_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[2]~12_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[0]~6_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[0]~5_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[0]~7_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[0]~2_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[0]~4_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[0]~8_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[0]~13_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[1]~17_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n~14_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[1]~15_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[1]~16_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[1]~18_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[1]~19_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[1]~20_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[1]~21_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[2]~25_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[2]~22_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[6]~23_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[2]~24_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[2]~26_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[3]~35_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[3]~27_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[6]~29_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[6]~30_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[6]~31_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[6]~32_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[3]~57_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[3]~58_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[3]~28_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[3]~33_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[3]~34_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[3]~38_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[3]~36_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[3]~37_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[3]~39_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[3]~40_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[4]~41_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[5]~47_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[5]~45_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[5]~46_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[0]~42_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[5]~43_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[5]~44_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[5]~48_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[6]~51_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[6]~49_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[6]~50_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[6]~52_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[6]~53_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[6]~54_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[6]~55_combout\ : std_logic;
SIGNAL \d1_ROM|decOut_n[6]~56_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[27]~70_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[27]~44_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[26]~45_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[26]~71_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[25]~72_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[25]~46_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[24]~47_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[24]~73_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[36]~48_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[36]~74_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[35]~49_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[35]~75_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[34]~76_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[34]~50_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[33]~51_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[33]~77_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[32]~78_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[32]~52_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[40]~84_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[40]~58_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[45]~53_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[45]~79_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[44]~54_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[44]~80_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[43]~81_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[43]~55_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[42]~56_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[42]~82_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[41]~57_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[41]~83_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[49]~60_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[54]~88_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[54]~62_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[53]~63_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[53]~89_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[52]~90_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[52]~64_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[51]~91_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[51]~65_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[50]~85_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[50]~59_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[49]~86_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[48]~87_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[48]~61_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[56]~47_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[56]~48_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\ : std_logic;
SIGNAL \d0_ROM|decOut_n[0]~0_combout\ : std_logic;
SIGNAL \d0_ROM|decOut_n[1]~1_combout\ : std_logic;
SIGNAL \d0_ROM|decOut_n[2]~2_combout\ : std_logic;
SIGNAL \d0_ROM|decOut_n[3]~3_combout\ : std_logic;
SIGNAL \d0_ROM|decOut_n[4]~4_combout\ : std_logic;
SIGNAL \d0_ROM|decOut_n[5]~5_combout\ : std_logic;
SIGNAL \d0_ROM|decOut_n[6]~6_combout\ : std_logic;
SIGNAL \Counter|s_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \RegisterBank|s_2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Timer|s_count\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegisterBank|s_1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \RegisterBank|s_0\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \PulseGenerator|s_cnt\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \Signed2BCD_RAM|Div1|auto_generated|divider|divider|ALT_INV_add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \Signed2BCD_ROM|Div1|auto_generated|divider|divider|ALT_INV_add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \RAM|ALT_INV_Mux0~169_combout\ : std_logic;
SIGNAL \ROM|ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \ALT_INV_KEY[2]~input_o\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
HEX7 <= ww_HEX7;
HEX6 <= ww_HEX6;
HEX5 <= ww_HEX5;
HEX4 <= ww_HEX4;
HEX3 <= ww_HEX3;
HEX2 <= ww_HEX2;
HEX1 <= ww_HEX1;
HEX0 <= ww_HEX0;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);
\Signed2BCD_RAM|Div1|auto_generated|divider|divider|ALT_INV_add_sub_7_result_int[8]~12_combout\ <= NOT \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\;
\Signed2BCD_ROM|Div1|auto_generated|divider|divider|ALT_INV_add_sub_7_result_int[8]~12_combout\ <= NOT \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\;
\RAM|ALT_INV_Mux0~169_combout\ <= NOT \RAM|Mux0~169_combout\;
\ROM|ALT_INV_Mux0~5_combout\ <= NOT \ROM|Mux0~5_combout\;
\ALT_INV_KEY[2]~input_o\ <= NOT \KEY[2]~input_o\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X74_Y0_N16
\HEX7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|Mux0~169_combout\,
	devoe => ww_devoe,
	o => \HEX7[0]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\HEX7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|Mux0~169_combout\,
	devoe => ww_devoe,
	o => \HEX7[1]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\HEX7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|Mux0~169_combout\,
	devoe => ww_devoe,
	o => \HEX7[2]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\HEX7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|Mux0~169_combout\,
	devoe => ww_devoe,
	o => \HEX7[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\HEX7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|Mux0~169_combout\,
	devoe => ww_devoe,
	o => \HEX7[4]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\HEX7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|Mux0~169_combout\,
	devoe => ww_devoe,
	o => \HEX7[5]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\HEX7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ALT_INV_Mux0~169_combout\,
	devoe => ww_devoe,
	o => \HEX7[6]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\HEX6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d2_RAM|decOut_n[0]~2_combout\,
	devoe => ww_devoe,
	o => \HEX6[0]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\HEX6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX6[1]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\HEX6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX6[2]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\HEX6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d2_RAM|decOut_n[0]~2_combout\,
	devoe => ww_devoe,
	o => \HEX6[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\HEX6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|ALT_INV_add_sub_7_result_int[8]~12_combout\,
	devoe => ww_devoe,
	o => \HEX6[4]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\HEX6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d2_RAM|decOut_n[0]~2_combout\,
	devoe => ww_devoe,
	o => \HEX6[5]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\HEX6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \HEX6[6]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\HEX5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d1_RAM|decOut_n[0]~13_combout\,
	devoe => ww_devoe,
	o => \HEX5[0]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\HEX5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d1_RAM|decOut_n[1]~23_combout\,
	devoe => ww_devoe,
	o => \HEX5[1]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\HEX5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d1_RAM|decOut_n[2]~28_combout\,
	devoe => ww_devoe,
	o => \HEX5[2]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\HEX5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d1_RAM|decOut_n[3]~42_combout\,
	devoe => ww_devoe,
	o => \HEX5[3]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\HEX5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d1_RAM|decOut_n[4]~43_combout\,
	devoe => ww_devoe,
	o => \HEX5[4]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\HEX5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d1_RAM|decOut_n[5]~48_combout\,
	devoe => ww_devoe,
	o => \HEX5[5]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\HEX5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d1_RAM|decOut_n[6]~56_combout\,
	devoe => ww_devoe,
	o => \HEX5[6]~output_o\);

-- Location: IOOBUF_X98_Y0_N23
\HEX4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d0_RAM|decOut_n[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[0]~output_o\);

-- Location: IOOBUF_X107_Y0_N9
\HEX4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d0_RAM|decOut_n[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX4[1]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\HEX4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d0_RAM|decOut_n[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX4[2]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\HEX4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d0_RAM|decOut_n[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX4[3]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\HEX4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d0_RAM|decOut_n[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX4[4]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\HEX4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d0_RAM|decOut_n[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX4[5]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\HEX4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d0_RAM|decOut_n[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX4[6]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|Mux0~5_combout\,
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|Mux0~5_combout\,
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|Mux0~5_combout\,
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|Mux0~5_combout\,
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|Mux0~5_combout\,
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|Mux0~5_combout\,
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|ALT_INV_Mux0~5_combout\,
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d2_ROM|decOut_n[0]~8_combout\,
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d2_ROM|decOut_n[0]~8_combout\,
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|ALT_INV_add_sub_7_result_int[8]~12_combout\,
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d2_ROM|decOut_n[0]~8_combout\,
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d1_ROM|decOut_n[0]~13_combout\,
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d1_ROM|decOut_n[1]~21_combout\,
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d1_ROM|decOut_n[2]~26_combout\,
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d1_ROM|decOut_n[3]~40_combout\,
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d1_ROM|decOut_n[4]~41_combout\,
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d1_ROM|decOut_n[5]~48_combout\,
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d1_ROM|decOut_n[6]~56_combout\,
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\HEX0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d0_ROM|decOut_n[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\HEX0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d0_ROM|decOut_n[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\HEX0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d0_ROM|decOut_n[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\HEX0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d0_ROM|decOut_n[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\HEX0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d0_ROM|decOut_n[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\HEX0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d0_ROM|decOut_n[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\HEX0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \d0_ROM|decOut_n[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G4
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: LCCOMB_X69_Y24_N4
\Counter|s_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter|s_count[0]~8_combout\ = \Counter|s_count\(0) $ (VCC)
-- \Counter|s_count[0]~9\ = CARRY(\Counter|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter|s_count\(0),
	datad => VCC,
	combout => \Counter|s_count[0]~8_combout\,
	cout => \Counter|s_count[0]~9\);

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: LCCOMB_X62_Y16_N6
\PulseGenerator|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Add0~0_combout\ = \PulseGenerator|s_cnt\(0) $ (VCC)
-- \PulseGenerator|Add0~1\ = CARRY(\PulseGenerator|s_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PulseGenerator|s_cnt\(0),
	datad => VCC,
	combout => \PulseGenerator|Add0~0_combout\,
	cout => \PulseGenerator|Add0~1\);

-- Location: FF_X62_Y16_N7
\PulseGenerator|s_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \PulseGenerator|Add0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PulseGenerator|s_cnt\(0));

-- Location: LCCOMB_X62_Y16_N8
\PulseGenerator|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Add0~2_combout\ = (\PulseGenerator|s_cnt\(1) & (!\PulseGenerator|Add0~1\)) # (!\PulseGenerator|s_cnt\(1) & ((\PulseGenerator|Add0~1\) # (GND)))
-- \PulseGenerator|Add0~3\ = CARRY((!\PulseGenerator|Add0~1\) # (!\PulseGenerator|s_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PulseGenerator|s_cnt\(1),
	datad => VCC,
	cin => \PulseGenerator|Add0~1\,
	combout => \PulseGenerator|Add0~2_combout\,
	cout => \PulseGenerator|Add0~3\);

-- Location: FF_X62_Y16_N9
\PulseGenerator|s_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \PulseGenerator|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PulseGenerator|s_cnt\(1));

-- Location: LCCOMB_X62_Y16_N10
\PulseGenerator|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Add0~4_combout\ = (\PulseGenerator|s_cnt\(2) & (\PulseGenerator|Add0~3\ $ (GND))) # (!\PulseGenerator|s_cnt\(2) & (!\PulseGenerator|Add0~3\ & VCC))
-- \PulseGenerator|Add0~5\ = CARRY((\PulseGenerator|s_cnt\(2) & !\PulseGenerator|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PulseGenerator|s_cnt\(2),
	datad => VCC,
	cin => \PulseGenerator|Add0~3\,
	combout => \PulseGenerator|Add0~4_combout\,
	cout => \PulseGenerator|Add0~5\);

-- Location: FF_X62_Y16_N11
\PulseGenerator|s_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \PulseGenerator|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PulseGenerator|s_cnt\(2));

-- Location: LCCOMB_X62_Y16_N12
\PulseGenerator|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Add0~6_combout\ = (\PulseGenerator|s_cnt\(3) & (!\PulseGenerator|Add0~5\)) # (!\PulseGenerator|s_cnt\(3) & ((\PulseGenerator|Add0~5\) # (GND)))
-- \PulseGenerator|Add0~7\ = CARRY((!\PulseGenerator|Add0~5\) # (!\PulseGenerator|s_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PulseGenerator|s_cnt\(3),
	datad => VCC,
	cin => \PulseGenerator|Add0~5\,
	combout => \PulseGenerator|Add0~6_combout\,
	cout => \PulseGenerator|Add0~7\);

-- Location: FF_X62_Y16_N13
\PulseGenerator|s_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \PulseGenerator|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PulseGenerator|s_cnt\(3));

-- Location: LCCOMB_X62_Y16_N14
\PulseGenerator|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Add0~8_combout\ = (\PulseGenerator|s_cnt\(4) & (\PulseGenerator|Add0~7\ $ (GND))) # (!\PulseGenerator|s_cnt\(4) & (!\PulseGenerator|Add0~7\ & VCC))
-- \PulseGenerator|Add0~9\ = CARRY((\PulseGenerator|s_cnt\(4) & !\PulseGenerator|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PulseGenerator|s_cnt\(4),
	datad => VCC,
	cin => \PulseGenerator|Add0~7\,
	combout => \PulseGenerator|Add0~8_combout\,
	cout => \PulseGenerator|Add0~9\);

-- Location: FF_X62_Y16_N15
\PulseGenerator|s_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \PulseGenerator|Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PulseGenerator|s_cnt\(4));

-- Location: LCCOMB_X62_Y16_N16
\PulseGenerator|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Add0~10_combout\ = (\PulseGenerator|s_cnt\(5) & (!\PulseGenerator|Add0~9\)) # (!\PulseGenerator|s_cnt\(5) & ((\PulseGenerator|Add0~9\) # (GND)))
-- \PulseGenerator|Add0~11\ = CARRY((!\PulseGenerator|Add0~9\) # (!\PulseGenerator|s_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PulseGenerator|s_cnt\(5),
	datad => VCC,
	cin => \PulseGenerator|Add0~9\,
	combout => \PulseGenerator|Add0~10_combout\,
	cout => \PulseGenerator|Add0~11\);

-- Location: FF_X62_Y16_N17
\PulseGenerator|s_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \PulseGenerator|Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PulseGenerator|s_cnt\(5));

-- Location: LCCOMB_X62_Y16_N18
\PulseGenerator|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Add0~12_combout\ = (\PulseGenerator|s_cnt\(6) & (\PulseGenerator|Add0~11\ $ (GND))) # (!\PulseGenerator|s_cnt\(6) & (!\PulseGenerator|Add0~11\ & VCC))
-- \PulseGenerator|Add0~13\ = CARRY((\PulseGenerator|s_cnt\(6) & !\PulseGenerator|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PulseGenerator|s_cnt\(6),
	datad => VCC,
	cin => \PulseGenerator|Add0~11\,
	combout => \PulseGenerator|Add0~12_combout\,
	cout => \PulseGenerator|Add0~13\);

-- Location: FF_X62_Y16_N19
\PulseGenerator|s_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \PulseGenerator|Add0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PulseGenerator|s_cnt\(6));

-- Location: LCCOMB_X62_Y16_N20
\PulseGenerator|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Add0~14_combout\ = (\PulseGenerator|s_cnt\(7) & (!\PulseGenerator|Add0~13\)) # (!\PulseGenerator|s_cnt\(7) & ((\PulseGenerator|Add0~13\) # (GND)))
-- \PulseGenerator|Add0~15\ = CARRY((!\PulseGenerator|Add0~13\) # (!\PulseGenerator|s_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PulseGenerator|s_cnt\(7),
	datad => VCC,
	cin => \PulseGenerator|Add0~13\,
	combout => \PulseGenerator|Add0~14_combout\,
	cout => \PulseGenerator|Add0~15\);

-- Location: FF_X62_Y16_N21
\PulseGenerator|s_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \PulseGenerator|Add0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PulseGenerator|s_cnt\(7));

-- Location: LCCOMB_X62_Y16_N22
\PulseGenerator|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Add0~16_combout\ = (\PulseGenerator|s_cnt\(8) & (\PulseGenerator|Add0~15\ $ (GND))) # (!\PulseGenerator|s_cnt\(8) & (!\PulseGenerator|Add0~15\ & VCC))
-- \PulseGenerator|Add0~17\ = CARRY((\PulseGenerator|s_cnt\(8) & !\PulseGenerator|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PulseGenerator|s_cnt\(8),
	datad => VCC,
	cin => \PulseGenerator|Add0~15\,
	combout => \PulseGenerator|Add0~16_combout\,
	cout => \PulseGenerator|Add0~17\);

-- Location: LCCOMB_X62_Y16_N0
\PulseGenerator|s_cnt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|s_cnt~5_combout\ = (\PulseGenerator|Add0~16_combout\ & !\PulseGenerator|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PulseGenerator|Add0~16_combout\,
	datad => \PulseGenerator|Equal0~8_combout\,
	combout => \PulseGenerator|s_cnt~5_combout\);

-- Location: FF_X62_Y16_N1
\PulseGenerator|s_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \PulseGenerator|s_cnt~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PulseGenerator|s_cnt\(8));

-- Location: LCCOMB_X62_Y16_N24
\PulseGenerator|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Add0~18_combout\ = (\PulseGenerator|s_cnt\(9) & (!\PulseGenerator|Add0~17\)) # (!\PulseGenerator|s_cnt\(9) & ((\PulseGenerator|Add0~17\) # (GND)))
-- \PulseGenerator|Add0~19\ = CARRY((!\PulseGenerator|Add0~17\) # (!\PulseGenerator|s_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PulseGenerator|s_cnt\(9),
	datad => VCC,
	cin => \PulseGenerator|Add0~17\,
	combout => \PulseGenerator|Add0~18_combout\,
	cout => \PulseGenerator|Add0~19\);

-- Location: FF_X62_Y16_N25
\PulseGenerator|s_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \PulseGenerator|Add0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PulseGenerator|s_cnt\(9));

-- Location: LCCOMB_X62_Y16_N26
\PulseGenerator|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Add0~20_combout\ = (\PulseGenerator|s_cnt\(10) & (\PulseGenerator|Add0~19\ $ (GND))) # (!\PulseGenerator|s_cnt\(10) & (!\PulseGenerator|Add0~19\ & VCC))
-- \PulseGenerator|Add0~21\ = CARRY((\PulseGenerator|s_cnt\(10) & !\PulseGenerator|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PulseGenerator|s_cnt\(10),
	datad => VCC,
	cin => \PulseGenerator|Add0~19\,
	combout => \PulseGenerator|Add0~20_combout\,
	cout => \PulseGenerator|Add0~21\);

-- Location: FF_X62_Y16_N27
\PulseGenerator|s_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \PulseGenerator|Add0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PulseGenerator|s_cnt\(10));

-- Location: LCCOMB_X62_Y16_N28
\PulseGenerator|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Add0~22_combout\ = (\PulseGenerator|s_cnt\(11) & (!\PulseGenerator|Add0~21\)) # (!\PulseGenerator|s_cnt\(11) & ((\PulseGenerator|Add0~21\) # (GND)))
-- \PulseGenerator|Add0~23\ = CARRY((!\PulseGenerator|Add0~21\) # (!\PulseGenerator|s_cnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PulseGenerator|s_cnt\(11),
	datad => VCC,
	cin => \PulseGenerator|Add0~21\,
	combout => \PulseGenerator|Add0~22_combout\,
	cout => \PulseGenerator|Add0~23\);

-- Location: FF_X62_Y16_N29
\PulseGenerator|s_cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \PulseGenerator|Add0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PulseGenerator|s_cnt\(11));

-- Location: LCCOMB_X62_Y16_N30
\PulseGenerator|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Add0~24_combout\ = (\PulseGenerator|s_cnt\(12) & (\PulseGenerator|Add0~23\ $ (GND))) # (!\PulseGenerator|s_cnt\(12) & (!\PulseGenerator|Add0~23\ & VCC))
-- \PulseGenerator|Add0~25\ = CARRY((\PulseGenerator|s_cnt\(12) & !\PulseGenerator|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PulseGenerator|s_cnt\(12),
	datad => VCC,
	cin => \PulseGenerator|Add0~23\,
	combout => \PulseGenerator|Add0~24_combout\,
	cout => \PulseGenerator|Add0~25\);

-- Location: FF_X62_Y16_N31
\PulseGenerator|s_cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \PulseGenerator|Add0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PulseGenerator|s_cnt\(12));

-- Location: LCCOMB_X62_Y15_N0
\PulseGenerator|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Add0~26_combout\ = (\PulseGenerator|s_cnt\(13) & (!\PulseGenerator|Add0~25\)) # (!\PulseGenerator|s_cnt\(13) & ((\PulseGenerator|Add0~25\) # (GND)))
-- \PulseGenerator|Add0~27\ = CARRY((!\PulseGenerator|Add0~25\) # (!\PulseGenerator|s_cnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PulseGenerator|s_cnt\(13),
	datad => VCC,
	cin => \PulseGenerator|Add0~25\,
	combout => \PulseGenerator|Add0~26_combout\,
	cout => \PulseGenerator|Add0~27\);

-- Location: LCCOMB_X63_Y15_N24
\PulseGenerator|s_cnt~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|s_cnt~4_combout\ = (!\PulseGenerator|Equal0~8_combout\ & \PulseGenerator|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PulseGenerator|Equal0~8_combout\,
	datac => \PulseGenerator|Add0~26_combout\,
	combout => \PulseGenerator|s_cnt~4_combout\);

-- Location: FF_X63_Y15_N25
\PulseGenerator|s_cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \PulseGenerator|s_cnt~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PulseGenerator|s_cnt\(13));

-- Location: LCCOMB_X62_Y15_N2
\PulseGenerator|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Add0~28_combout\ = (\PulseGenerator|s_cnt\(14) & (\PulseGenerator|Add0~27\ $ (GND))) # (!\PulseGenerator|s_cnt\(14) & (!\PulseGenerator|Add0~27\ & VCC))
-- \PulseGenerator|Add0~29\ = CARRY((\PulseGenerator|s_cnt\(14) & !\PulseGenerator|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PulseGenerator|s_cnt\(14),
	datad => VCC,
	cin => \PulseGenerator|Add0~27\,
	combout => \PulseGenerator|Add0~28_combout\,
	cout => \PulseGenerator|Add0~29\);

-- Location: LCCOMB_X63_Y15_N30
\PulseGenerator|s_cnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|s_cnt~3_combout\ = (!\PulseGenerator|Equal0~8_combout\ & \PulseGenerator|Add0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PulseGenerator|Equal0~8_combout\,
	datad => \PulseGenerator|Add0~28_combout\,
	combout => \PulseGenerator|s_cnt~3_combout\);

-- Location: FF_X63_Y15_N31
\PulseGenerator|s_cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \PulseGenerator|s_cnt~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PulseGenerator|s_cnt\(14));

-- Location: LCCOMB_X63_Y15_N10
\PulseGenerator|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Equal0~1_combout\ = (\PulseGenerator|s_cnt\(14) & (!\PulseGenerator|s_cnt\(12) & (!\PulseGenerator|s_cnt\(11) & \PulseGenerator|s_cnt\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PulseGenerator|s_cnt\(14),
	datab => \PulseGenerator|s_cnt\(12),
	datac => \PulseGenerator|s_cnt\(11),
	datad => \PulseGenerator|s_cnt\(13),
	combout => \PulseGenerator|Equal0~1_combout\);

-- Location: LCCOMB_X62_Y15_N4
\PulseGenerator|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Add0~30_combout\ = (\PulseGenerator|s_cnt\(15) & (!\PulseGenerator|Add0~29\)) # (!\PulseGenerator|s_cnt\(15) & ((\PulseGenerator|Add0~29\) # (GND)))
-- \PulseGenerator|Add0~31\ = CARRY((!\PulseGenerator|Add0~29\) # (!\PulseGenerator|s_cnt\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PulseGenerator|s_cnt\(15),
	datad => VCC,
	cin => \PulseGenerator|Add0~29\,
	combout => \PulseGenerator|Add0~30_combout\,
	cout => \PulseGenerator|Add0~31\);

-- Location: LCCOMB_X63_Y15_N6
\PulseGenerator|s_cnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|s_cnt~2_combout\ = (!\PulseGenerator|Equal0~8_combout\ & \PulseGenerator|Add0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PulseGenerator|Equal0~8_combout\,
	datad => \PulseGenerator|Add0~30_combout\,
	combout => \PulseGenerator|s_cnt~2_combout\);

-- Location: FF_X63_Y15_N7
\PulseGenerator|s_cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \PulseGenerator|s_cnt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PulseGenerator|s_cnt\(15));

-- Location: LCCOMB_X62_Y15_N6
\PulseGenerator|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Add0~32_combout\ = (\PulseGenerator|s_cnt\(16) & (\PulseGenerator|Add0~31\ $ (GND))) # (!\PulseGenerator|s_cnt\(16) & (!\PulseGenerator|Add0~31\ & VCC))
-- \PulseGenerator|Add0~33\ = CARRY((\PulseGenerator|s_cnt\(16) & !\PulseGenerator|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PulseGenerator|s_cnt\(16),
	datad => VCC,
	cin => \PulseGenerator|Add0~31\,
	combout => \PulseGenerator|Add0~32_combout\,
	cout => \PulseGenerator|Add0~33\);

-- Location: LCCOMB_X63_Y15_N4
\PulseGenerator|s_cnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|s_cnt~1_combout\ = (!\PulseGenerator|Equal0~8_combout\ & \PulseGenerator|Add0~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PulseGenerator|Equal0~8_combout\,
	datac => \PulseGenerator|Add0~32_combout\,
	combout => \PulseGenerator|s_cnt~1_combout\);

-- Location: FF_X63_Y15_N5
\PulseGenerator|s_cnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \PulseGenerator|s_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PulseGenerator|s_cnt\(16));

-- Location: LCCOMB_X62_Y15_N8
\PulseGenerator|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Add0~34_combout\ = (\PulseGenerator|s_cnt\(17) & (!\PulseGenerator|Add0~33\)) # (!\PulseGenerator|s_cnt\(17) & ((\PulseGenerator|Add0~33\) # (GND)))
-- \PulseGenerator|Add0~35\ = CARRY((!\PulseGenerator|Add0~33\) # (!\PulseGenerator|s_cnt\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PulseGenerator|s_cnt\(17),
	datad => VCC,
	cin => \PulseGenerator|Add0~33\,
	combout => \PulseGenerator|Add0~34_combout\,
	cout => \PulseGenerator|Add0~35\);

-- Location: FF_X62_Y15_N9
\PulseGenerator|s_cnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \PulseGenerator|Add0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PulseGenerator|s_cnt\(17));

-- Location: LCCOMB_X62_Y15_N10
\PulseGenerator|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Add0~36_combout\ = (\PulseGenerator|s_cnt\(18) & (\PulseGenerator|Add0~35\ $ (GND))) # (!\PulseGenerator|s_cnt\(18) & (!\PulseGenerator|Add0~35\ & VCC))
-- \PulseGenerator|Add0~37\ = CARRY((\PulseGenerator|s_cnt\(18) & !\PulseGenerator|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PulseGenerator|s_cnt\(18),
	datad => VCC,
	cin => \PulseGenerator|Add0~35\,
	combout => \PulseGenerator|Add0~36_combout\,
	cout => \PulseGenerator|Add0~37\);

-- Location: LCCOMB_X63_Y15_N26
\PulseGenerator|s_cnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|s_cnt~0_combout\ = (!\PulseGenerator|Equal0~8_combout\ & \PulseGenerator|Add0~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PulseGenerator|Equal0~8_combout\,
	datad => \PulseGenerator|Add0~36_combout\,
	combout => \PulseGenerator|s_cnt~0_combout\);

-- Location: FF_X63_Y15_N27
\PulseGenerator|s_cnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \PulseGenerator|s_cnt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PulseGenerator|s_cnt\(18));

-- Location: LCCOMB_X63_Y15_N28
\PulseGenerator|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Equal0~0_combout\ = (!\PulseGenerator|s_cnt\(17) & (\PulseGenerator|s_cnt\(16) & (\PulseGenerator|s_cnt\(18) & \PulseGenerator|s_cnt\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PulseGenerator|s_cnt\(17),
	datab => \PulseGenerator|s_cnt\(16),
	datac => \PulseGenerator|s_cnt\(18),
	datad => \PulseGenerator|s_cnt\(15),
	combout => \PulseGenerator|Equal0~0_combout\);

-- Location: LCCOMB_X62_Y16_N2
\PulseGenerator|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Equal0~2_combout\ = (!\PulseGenerator|s_cnt\(9) & (!\PulseGenerator|s_cnt\(8) & (!\PulseGenerator|s_cnt\(10) & \PulseGenerator|s_cnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PulseGenerator|s_cnt\(9),
	datab => \PulseGenerator|s_cnt\(8),
	datac => \PulseGenerator|s_cnt\(10),
	datad => \PulseGenerator|s_cnt\(7),
	combout => \PulseGenerator|Equal0~2_combout\);

-- Location: LCCOMB_X63_Y16_N24
\PulseGenerator|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Equal0~3_combout\ = (\PulseGenerator|s_cnt\(4) & (\PulseGenerator|s_cnt\(6) & (\PulseGenerator|s_cnt\(5) & \PulseGenerator|s_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PulseGenerator|s_cnt\(4),
	datab => \PulseGenerator|s_cnt\(6),
	datac => \PulseGenerator|s_cnt\(5),
	datad => \PulseGenerator|s_cnt\(3),
	combout => \PulseGenerator|Equal0~3_combout\);

-- Location: LCCOMB_X63_Y15_N12
\PulseGenerator|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Equal0~4_combout\ = (\PulseGenerator|Equal0~1_combout\ & (\PulseGenerator|Equal0~0_combout\ & (\PulseGenerator|Equal0~2_combout\ & \PulseGenerator|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PulseGenerator|Equal0~1_combout\,
	datab => \PulseGenerator|Equal0~0_combout\,
	datac => \PulseGenerator|Equal0~2_combout\,
	datad => \PulseGenerator|Equal0~3_combout\,
	combout => \PulseGenerator|Equal0~4_combout\);

-- Location: LCCOMB_X62_Y15_N12
\PulseGenerator|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Add0~38_combout\ = (\PulseGenerator|s_cnt\(19) & (!\PulseGenerator|Add0~37\)) # (!\PulseGenerator|s_cnt\(19) & ((\PulseGenerator|Add0~37\) # (GND)))
-- \PulseGenerator|Add0~39\ = CARRY((!\PulseGenerator|Add0~37\) # (!\PulseGenerator|s_cnt\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PulseGenerator|s_cnt\(19),
	datad => VCC,
	cin => \PulseGenerator|Add0~37\,
	combout => \PulseGenerator|Add0~38_combout\,
	cout => \PulseGenerator|Add0~39\);

-- Location: FF_X62_Y15_N13
\PulseGenerator|s_cnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \PulseGenerator|Add0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PulseGenerator|s_cnt\(19));

-- Location: LCCOMB_X62_Y16_N4
\PulseGenerator|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Equal0~5_combout\ = (\PulseGenerator|s_cnt\(0) & (\PulseGenerator|s_cnt\(1) & (!\PulseGenerator|s_cnt\(19) & \PulseGenerator|s_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PulseGenerator|s_cnt\(0),
	datab => \PulseGenerator|s_cnt\(1),
	datac => \PulseGenerator|s_cnt\(19),
	datad => \PulseGenerator|s_cnt\(2),
	combout => \PulseGenerator|Equal0~5_combout\);

-- Location: LCCOMB_X62_Y15_N14
\PulseGenerator|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Add0~40_combout\ = (\PulseGenerator|s_cnt\(20) & (\PulseGenerator|Add0~39\ $ (GND))) # (!\PulseGenerator|s_cnt\(20) & (!\PulseGenerator|Add0~39\ & VCC))
-- \PulseGenerator|Add0~41\ = CARRY((\PulseGenerator|s_cnt\(20) & !\PulseGenerator|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PulseGenerator|s_cnt\(20),
	datad => VCC,
	cin => \PulseGenerator|Add0~39\,
	combout => \PulseGenerator|Add0~40_combout\,
	cout => \PulseGenerator|Add0~41\);

-- Location: LCCOMB_X63_Y15_N22
\PulseGenerator|s_cnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|s_cnt~6_combout\ = (!\PulseGenerator|Equal0~8_combout\ & \PulseGenerator|Add0~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PulseGenerator|Equal0~8_combout\,
	datad => \PulseGenerator|Add0~40_combout\,
	combout => \PulseGenerator|s_cnt~6_combout\);

-- Location: FF_X63_Y15_N23
\PulseGenerator|s_cnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \PulseGenerator|s_cnt~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PulseGenerator|s_cnt\(20));

-- Location: LCCOMB_X62_Y15_N16
\PulseGenerator|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Add0~42_combout\ = (\PulseGenerator|s_cnt\(21) & (!\PulseGenerator|Add0~41\)) # (!\PulseGenerator|s_cnt\(21) & ((\PulseGenerator|Add0~41\) # (GND)))
-- \PulseGenerator|Add0~43\ = CARRY((!\PulseGenerator|Add0~41\) # (!\PulseGenerator|s_cnt\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PulseGenerator|s_cnt\(21),
	datad => VCC,
	cin => \PulseGenerator|Add0~41\,
	combout => \PulseGenerator|Add0~42_combout\,
	cout => \PulseGenerator|Add0~43\);

-- Location: LCCOMB_X63_Y15_N0
\PulseGenerator|s_cnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|s_cnt~7_combout\ = (!\PulseGenerator|Equal0~8_combout\ & \PulseGenerator|Add0~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PulseGenerator|Equal0~8_combout\,
	datac => \PulseGenerator|Add0~42_combout\,
	combout => \PulseGenerator|s_cnt~7_combout\);

-- Location: FF_X63_Y15_N1
\PulseGenerator|s_cnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \PulseGenerator|s_cnt~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PulseGenerator|s_cnt\(21));

-- Location: LCCOMB_X62_Y15_N18
\PulseGenerator|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Add0~44_combout\ = (\PulseGenerator|s_cnt\(22) & (\PulseGenerator|Add0~43\ $ (GND))) # (!\PulseGenerator|s_cnt\(22) & (!\PulseGenerator|Add0~43\ & VCC))
-- \PulseGenerator|Add0~45\ = CARRY((\PulseGenerator|s_cnt\(22) & !\PulseGenerator|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PulseGenerator|s_cnt\(22),
	datad => VCC,
	cin => \PulseGenerator|Add0~43\,
	combout => \PulseGenerator|Add0~44_combout\,
	cout => \PulseGenerator|Add0~45\);

-- Location: LCCOMB_X63_Y15_N2
\PulseGenerator|s_cnt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|s_cnt~8_combout\ = (!\PulseGenerator|Equal0~8_combout\ & \PulseGenerator|Add0~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PulseGenerator|Equal0~8_combout\,
	datad => \PulseGenerator|Add0~44_combout\,
	combout => \PulseGenerator|s_cnt~8_combout\);

-- Location: FF_X63_Y15_N3
\PulseGenerator|s_cnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \PulseGenerator|s_cnt~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PulseGenerator|s_cnt\(22));

-- Location: LCCOMB_X62_Y15_N20
\PulseGenerator|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Add0~46_combout\ = (\PulseGenerator|s_cnt\(23) & (!\PulseGenerator|Add0~45\)) # (!\PulseGenerator|s_cnt\(23) & ((\PulseGenerator|Add0~45\) # (GND)))
-- \PulseGenerator|Add0~47\ = CARRY((!\PulseGenerator|Add0~45\) # (!\PulseGenerator|s_cnt\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PulseGenerator|s_cnt\(23),
	datad => VCC,
	cin => \PulseGenerator|Add0~45\,
	combout => \PulseGenerator|Add0~46_combout\,
	cout => \PulseGenerator|Add0~47\);

-- Location: LCCOMB_X63_Y15_N20
\PulseGenerator|s_cnt~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|s_cnt~9_combout\ = (!\PulseGenerator|Equal0~8_combout\ & \PulseGenerator|Add0~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PulseGenerator|Equal0~8_combout\,
	datad => \PulseGenerator|Add0~46_combout\,
	combout => \PulseGenerator|s_cnt~9_combout\);

-- Location: FF_X63_Y15_N21
\PulseGenerator|s_cnt[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \PulseGenerator|s_cnt~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PulseGenerator|s_cnt\(23));

-- Location: LCCOMB_X62_Y15_N22
\PulseGenerator|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Add0~48_combout\ = (\PulseGenerator|s_cnt\(24) & (\PulseGenerator|Add0~47\ $ (GND))) # (!\PulseGenerator|s_cnt\(24) & (!\PulseGenerator|Add0~47\ & VCC))
-- \PulseGenerator|Add0~49\ = CARRY((\PulseGenerator|s_cnt\(24) & !\PulseGenerator|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PulseGenerator|s_cnt\(24),
	datad => VCC,
	cin => \PulseGenerator|Add0~47\,
	combout => \PulseGenerator|Add0~48_combout\,
	cout => \PulseGenerator|Add0~49\);

-- Location: LCCOMB_X62_Y15_N28
\PulseGenerator|s_cnt~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|s_cnt~10_combout\ = (!\PulseGenerator|Equal0~8_combout\ & \PulseGenerator|Add0~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PulseGenerator|Equal0~8_combout\,
	datac => \PulseGenerator|Add0~48_combout\,
	combout => \PulseGenerator|s_cnt~10_combout\);

-- Location: FF_X62_Y15_N29
\PulseGenerator|s_cnt[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \PulseGenerator|s_cnt~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PulseGenerator|s_cnt\(24));

-- Location: LCCOMB_X62_Y15_N24
\PulseGenerator|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Add0~50_combout\ = (\PulseGenerator|s_cnt\(25) & (!\PulseGenerator|Add0~49\)) # (!\PulseGenerator|s_cnt\(25) & ((\PulseGenerator|Add0~49\) # (GND)))
-- \PulseGenerator|Add0~51\ = CARRY((!\PulseGenerator|Add0~49\) # (!\PulseGenerator|s_cnt\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PulseGenerator|s_cnt\(25),
	datad => VCC,
	cin => \PulseGenerator|Add0~49\,
	combout => \PulseGenerator|Add0~50_combout\,
	cout => \PulseGenerator|Add0~51\);

-- Location: FF_X62_Y15_N25
\PulseGenerator|s_cnt[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \PulseGenerator|Add0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PulseGenerator|s_cnt\(25));

-- Location: LCCOMB_X62_Y15_N26
\PulseGenerator|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Add0~52_combout\ = \PulseGenerator|s_cnt\(26) $ (!\PulseGenerator|Add0~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PulseGenerator|s_cnt\(26),
	cin => \PulseGenerator|Add0~51\,
	combout => \PulseGenerator|Add0~52_combout\);

-- Location: LCCOMB_X62_Y15_N30
\PulseGenerator|s_cnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|s_cnt~11_combout\ = (!\PulseGenerator|Equal0~8_combout\ & \PulseGenerator|Add0~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PulseGenerator|Equal0~8_combout\,
	datac => \PulseGenerator|Add0~52_combout\,
	combout => \PulseGenerator|s_cnt~11_combout\);

-- Location: FF_X62_Y15_N31
\PulseGenerator|s_cnt[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \PulseGenerator|s_cnt~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PulseGenerator|s_cnt\(26));

-- Location: LCCOMB_X63_Y15_N8
\PulseGenerator|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Equal0~7_combout\ = (\PulseGenerator|s_cnt\(24) & (!\PulseGenerator|s_cnt\(25) & \PulseGenerator|s_cnt\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PulseGenerator|s_cnt\(24),
	datac => \PulseGenerator|s_cnt\(25),
	datad => \PulseGenerator|s_cnt\(26),
	combout => \PulseGenerator|Equal0~7_combout\);

-- Location: LCCOMB_X63_Y15_N18
\PulseGenerator|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Equal0~6_combout\ = (\PulseGenerator|s_cnt\(20) & (\PulseGenerator|s_cnt\(21) & (\PulseGenerator|s_cnt\(23) & \PulseGenerator|s_cnt\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PulseGenerator|s_cnt\(20),
	datab => \PulseGenerator|s_cnt\(21),
	datac => \PulseGenerator|s_cnt\(23),
	datad => \PulseGenerator|s_cnt\(22),
	combout => \PulseGenerator|Equal0~6_combout\);

-- Location: LCCOMB_X63_Y15_N14
\PulseGenerator|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|Equal0~8_combout\ = (\PulseGenerator|Equal0~4_combout\ & (\PulseGenerator|Equal0~5_combout\ & (\PulseGenerator|Equal0~7_combout\ & \PulseGenerator|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PulseGenerator|Equal0~4_combout\,
	datab => \PulseGenerator|Equal0~5_combout\,
	datac => \PulseGenerator|Equal0~7_combout\,
	datad => \PulseGenerator|Equal0~6_combout\,
	combout => \PulseGenerator|Equal0~8_combout\);

-- Location: LCCOMB_X63_Y15_N16
\PulseGenerator|pulseOut~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PulseGenerator|pulseOut~feeder_combout\ = \PulseGenerator|Equal0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PulseGenerator|Equal0~8_combout\,
	combout => \PulseGenerator|pulseOut~feeder_combout\);

-- Location: FF_X63_Y15_N17
\PulseGenerator|pulseOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \PulseGenerator|pulseOut~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PulseGenerator|pulseOut~q\);

-- Location: FF_X69_Y24_N5
\Counter|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Counter|s_count[0]~8_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter|s_count\(0));

-- Location: LCCOMB_X69_Y24_N6
\Counter|s_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter|s_count[1]~10_combout\ = (\Counter|s_count\(1) & (!\Counter|s_count[0]~9\)) # (!\Counter|s_count\(1) & ((\Counter|s_count[0]~9\) # (GND)))
-- \Counter|s_count[1]~11\ = CARRY((!\Counter|s_count[0]~9\) # (!\Counter|s_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datad => VCC,
	cin => \Counter|s_count[0]~9\,
	combout => \Counter|s_count[1]~10_combout\,
	cout => \Counter|s_count[1]~11\);

-- Location: FF_X69_Y24_N7
\Counter|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Counter|s_count[1]~10_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter|s_count\(1));

-- Location: LCCOMB_X69_Y24_N8
\Counter|s_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter|s_count[2]~12_combout\ = (\Counter|s_count\(2) & (\Counter|s_count[1]~11\ $ (GND))) # (!\Counter|s_count\(2) & (!\Counter|s_count[1]~11\ & VCC))
-- \Counter|s_count[2]~13\ = CARRY((\Counter|s_count\(2) & !\Counter|s_count[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter|s_count\(2),
	datad => VCC,
	cin => \Counter|s_count[1]~11\,
	combout => \Counter|s_count[2]~12_combout\,
	cout => \Counter|s_count[2]~13\);

-- Location: FF_X69_Y24_N9
\Counter|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Counter|s_count[2]~12_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter|s_count\(2));

-- Location: LCCOMB_X69_Y24_N10
\Counter|s_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter|s_count[3]~14_combout\ = (\Counter|s_count\(3) & (!\Counter|s_count[2]~13\)) # (!\Counter|s_count\(3) & ((\Counter|s_count[2]~13\) # (GND)))
-- \Counter|s_count[3]~15\ = CARRY((!\Counter|s_count[2]~13\) # (!\Counter|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datad => VCC,
	cin => \Counter|s_count[2]~13\,
	combout => \Counter|s_count[3]~14_combout\,
	cout => \Counter|s_count[3]~15\);

-- Location: FF_X69_Y24_N11
\Counter|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Counter|s_count[3]~14_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter|s_count\(3));

-- Location: LCCOMB_X69_Y24_N12
\Counter|s_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter|s_count[4]~16_combout\ = (\Counter|s_count\(4) & (\Counter|s_count[3]~15\ $ (GND))) # (!\Counter|s_count\(4) & (!\Counter|s_count[3]~15\ & VCC))
-- \Counter|s_count[4]~17\ = CARRY((\Counter|s_count\(4) & !\Counter|s_count[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datad => VCC,
	cin => \Counter|s_count[3]~15\,
	combout => \Counter|s_count[4]~16_combout\,
	cout => \Counter|s_count[4]~17\);

-- Location: FF_X69_Y24_N13
\Counter|s_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Counter|s_count[4]~16_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter|s_count\(4));

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: LCCOMB_X69_Y24_N14
\Counter|s_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter|s_count[5]~18_combout\ = (\Counter|s_count\(5) & (!\Counter|s_count[4]~17\)) # (!\Counter|s_count\(5) & ((\Counter|s_count[4]~17\) # (GND)))
-- \Counter|s_count[5]~19\ = CARRY((!\Counter|s_count[4]~17\) # (!\Counter|s_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter|s_count\(5),
	datad => VCC,
	cin => \Counter|s_count[4]~17\,
	combout => \Counter|s_count[5]~18_combout\,
	cout => \Counter|s_count[5]~19\);

-- Location: FF_X69_Y24_N15
\Counter|s_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Counter|s_count[5]~18_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter|s_count\(5));

-- Location: LCCOMB_X69_Y24_N16
\Counter|s_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter|s_count[6]~20_combout\ = (\Counter|s_count\(6) & (\Counter|s_count[5]~19\ $ (GND))) # (!\Counter|s_count\(6) & (!\Counter|s_count[5]~19\ & VCC))
-- \Counter|s_count[6]~21\ = CARRY((\Counter|s_count\(6) & !\Counter|s_count[5]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter|s_count\(6),
	datad => VCC,
	cin => \Counter|s_count[5]~19\,
	combout => \Counter|s_count[6]~20_combout\,
	cout => \Counter|s_count[6]~21\);

-- Location: FF_X69_Y24_N17
\Counter|s_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Counter|s_count[6]~20_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter|s_count\(6));

-- Location: LCCOMB_X66_Y26_N6
\RegisterBank|s_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterBank|s_0~1_combout\ = (\KEY[2]~input_o\ & \Counter|s_count\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \Counter|s_count\(6),
	combout => \RegisterBank|s_0~1_combout\);

-- Location: FF_X68_Y26_N29
\RegisterBank|s_0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RegisterBank|s_0~1_combout\,
	sload => VCC,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterBank|s_0\(6));

-- Location: LCCOMB_X68_Y26_N0
\RegisterBank|s_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterBank|s_1~0_combout\ = (\KEY[2]~input_o\ & \RegisterBank|s_0\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \RegisterBank|s_0\(6),
	combout => \RegisterBank|s_1~0_combout\);

-- Location: FF_X68_Y26_N1
\RegisterBank|s_1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RegisterBank|s_1~0_combout\,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterBank|s_1\(6));

-- Location: LCCOMB_X69_Y24_N18
\Counter|s_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter|s_count[7]~22_combout\ = \Counter|s_count[6]~21\ $ (\Counter|s_count\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Counter|s_count\(7),
	cin => \Counter|s_count[6]~21\,
	combout => \Counter|s_count[7]~22_combout\);

-- Location: FF_X69_Y24_N19
\Counter|s_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Counter|s_count[7]~22_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter|s_count\(7));

-- Location: LCCOMB_X65_Y26_N20
\RegisterBank|s_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterBank|s_0~0_combout\ = (\Counter|s_count\(7) & \KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter|s_count\(7),
	datad => \KEY[2]~input_o\,
	combout => \RegisterBank|s_0~0_combout\);

-- Location: FF_X65_Y26_N21
\RegisterBank|s_0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RegisterBank|s_0~0_combout\,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterBank|s_0\(7));

-- Location: LCCOMB_X65_Y26_N28
\RegisterBank|s_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterBank|s_1~7_combout\ = (\KEY[2]~input_o\ & \RegisterBank|s_0\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \RegisterBank|s_0\(7),
	combout => \RegisterBank|s_1~7_combout\);

-- Location: FF_X65_Y26_N29
\RegisterBank|s_1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RegisterBank|s_1~7_combout\,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterBank|s_1\(7));

-- Location: LCCOMB_X65_Y26_N14
\RegisterBank|s_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterBank|s_2~0_combout\ = (\KEY[2]~input_o\ & \RegisterBank|s_1\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \RegisterBank|s_1\(7),
	combout => \RegisterBank|s_2~0_combout\);

-- Location: FF_X65_Y26_N15
\RegisterBank|s_2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RegisterBank|s_2~0_combout\,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterBank|s_2\(7));

-- Location: LCCOMB_X65_Y26_N2
\RegisterBank|s_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterBank|s_0~2_combout\ = (\KEY[2]~input_o\ & \Counter|s_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \Counter|s_count\(5),
	combout => \RegisterBank|s_0~2_combout\);

-- Location: FF_X68_Y26_N7
\RegisterBank|s_0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RegisterBank|s_0~2_combout\,
	sload => VCC,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterBank|s_0\(5));

-- Location: LCCOMB_X68_Y26_N10
\RegisterBank|s_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterBank|s_1~1_combout\ = (\KEY[2]~input_o\ & \RegisterBank|s_0\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \RegisterBank|s_0\(5),
	combout => \RegisterBank|s_1~1_combout\);

-- Location: FF_X68_Y26_N11
\RegisterBank|s_1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RegisterBank|s_1~1_combout\,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterBank|s_1\(5));

-- Location: LCCOMB_X68_Y26_N22
\RegisterBank|s_2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterBank|s_2~1_combout\ = (\KEY[2]~input_o\ & \RegisterBank|s_1\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \RegisterBank|s_1\(6),
	combout => \RegisterBank|s_2~1_combout\);

-- Location: FF_X67_Y26_N27
\RegisterBank|s_2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RegisterBank|s_2~1_combout\,
	sload => VCC,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterBank|s_2\(6));

-- Location: LCCOMB_X66_Y26_N10
\RegisterBank|s_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterBank|s_0~3_combout\ = (\Counter|s_count\(4) & \KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter|s_count\(4),
	datad => \KEY[2]~input_o\,
	combout => \RegisterBank|s_0~3_combout\);

-- Location: FF_X68_Y26_N9
\RegisterBank|s_0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RegisterBank|s_0~3_combout\,
	sload => VCC,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterBank|s_0\(4));

-- Location: LCCOMB_X66_Y26_N26
\RegisterBank|s_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterBank|s_1~2_combout\ = (\KEY[2]~input_o\ & \RegisterBank|s_0\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \RegisterBank|s_0\(4),
	combout => \RegisterBank|s_1~2_combout\);

-- Location: FF_X67_Y26_N31
\RegisterBank|s_1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RegisterBank|s_1~2_combout\,
	sload => VCC,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterBank|s_1\(4));

-- Location: LCCOMB_X66_Y26_N0
\RegisterBank|s_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterBank|s_2~2_combout\ = (\KEY[2]~input_o\ & \RegisterBank|s_1\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datac => \RegisterBank|s_1\(5),
	combout => \RegisterBank|s_2~2_combout\);

-- Location: FF_X67_Y26_N17
\RegisterBank|s_2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RegisterBank|s_2~2_combout\,
	sload => VCC,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterBank|s_2\(5));

-- Location: LCCOMB_X65_Y26_N12
\RegisterBank|s_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterBank|s_0~4_combout\ = (\Counter|s_count\(3) & \KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter|s_count\(3),
	datad => \KEY[2]~input_o\,
	combout => \RegisterBank|s_0~4_combout\);

-- Location: FF_X68_Y26_N23
\RegisterBank|s_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RegisterBank|s_0~4_combout\,
	sload => VCC,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterBank|s_0\(3));

-- Location: LCCOMB_X68_Y26_N20
\RegisterBank|s_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterBank|s_1~3_combout\ = (\RegisterBank|s_0\(3) & \KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterBank|s_0\(3),
	datac => \KEY[2]~input_o\,
	combout => \RegisterBank|s_1~3_combout\);

-- Location: FF_X68_Y26_N21
\RegisterBank|s_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RegisterBank|s_1~3_combout\,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterBank|s_1\(3));

-- Location: LCCOMB_X66_Y26_N14
\RegisterBank|s_2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterBank|s_2~3_combout\ = (\KEY[2]~input_o\ & \RegisterBank|s_1\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \RegisterBank|s_1\(4),
	combout => \RegisterBank|s_2~3_combout\);

-- Location: FF_X67_Y26_N19
\RegisterBank|s_2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RegisterBank|s_2~3_combout\,
	sload => VCC,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterBank|s_2\(4));

-- Location: LCCOMB_X68_Y26_N4
\RegisterBank|s_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterBank|s_0~5_combout\ = (\KEY[2]~input_o\ & \Counter|s_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datac => \Counter|s_count\(2),
	combout => \RegisterBank|s_0~5_combout\);

-- Location: FF_X68_Y26_N5
\RegisterBank|s_0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RegisterBank|s_0~5_combout\,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterBank|s_0\(2));

-- Location: LCCOMB_X68_Y26_N6
\RegisterBank|s_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterBank|s_1~4_combout\ = (\KEY[2]~input_o\ & \RegisterBank|s_0\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datab => \RegisterBank|s_0\(2),
	combout => \RegisterBank|s_1~4_combout\);

-- Location: FF_X67_Y26_N21
\RegisterBank|s_1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RegisterBank|s_1~4_combout\,
	sload => VCC,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterBank|s_1\(2));

-- Location: LCCOMB_X68_Y26_N26
\RegisterBank|s_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterBank|s_2~4_combout\ = (\KEY[2]~input_o\ & \RegisterBank|s_1\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \RegisterBank|s_1\(3),
	combout => \RegisterBank|s_2~4_combout\);

-- Location: FF_X67_Y26_N7
\RegisterBank|s_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RegisterBank|s_2~4_combout\,
	sload => VCC,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterBank|s_2\(3));

-- Location: LCCOMB_X66_Y26_N8
\RegisterBank|s_2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterBank|s_2~5_combout\ = (\RegisterBank|s_1\(2) & \KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterBank|s_1\(2),
	datad => \KEY[2]~input_o\,
	combout => \RegisterBank|s_2~5_combout\);

-- Location: FF_X67_Y26_N5
\RegisterBank|s_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RegisterBank|s_2~5_combout\,
	sload => VCC,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterBank|s_2\(2));

-- Location: LCCOMB_X68_Y26_N30
\RegisterBank|s_0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterBank|s_0~6_combout\ = (\KEY[2]~input_o\ & \Counter|s_count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datac => \Counter|s_count\(1),
	combout => \RegisterBank|s_0~6_combout\);

-- Location: FF_X68_Y26_N31
\RegisterBank|s_0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RegisterBank|s_0~6_combout\,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterBank|s_0\(1));

-- Location: LCCOMB_X68_Y26_N14
\RegisterBank|s_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterBank|s_1~5_combout\ = (\KEY[2]~input_o\ & \RegisterBank|s_0\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \RegisterBank|s_0\(1),
	combout => \RegisterBank|s_1~5_combout\);

-- Location: FF_X68_Y26_N15
\RegisterBank|s_1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RegisterBank|s_1~5_combout\,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterBank|s_1\(1));

-- Location: LCCOMB_X68_Y26_N8
\RegisterBank|s_2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterBank|s_2~6_combout\ = (\KEY[2]~input_o\ & \RegisterBank|s_1\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datab => \RegisterBank|s_1\(1),
	combout => \RegisterBank|s_2~6_combout\);

-- Location: FF_X67_Y26_N3
\RegisterBank|s_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RegisterBank|s_2~6_combout\,
	sload => VCC,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterBank|s_2\(1));

-- Location: LCCOMB_X65_Y26_N26
\RegisterBank|s_0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterBank|s_0~7_combout\ = (\Counter|s_count\(0) & \KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter|s_count\(0),
	datad => \KEY[2]~input_o\,
	combout => \RegisterBank|s_0~7_combout\);

-- Location: FF_X68_Y26_N27
\RegisterBank|s_0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RegisterBank|s_0~7_combout\,
	sload => VCC,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterBank|s_0\(0));

-- Location: LCCOMB_X68_Y26_N28
\RegisterBank|s_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterBank|s_1~6_combout\ = (\RegisterBank|s_0\(0) & \KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterBank|s_0\(0),
	datad => \KEY[2]~input_o\,
	combout => \RegisterBank|s_1~6_combout\);

-- Location: FF_X67_Y26_N1
\RegisterBank|s_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RegisterBank|s_1~6_combout\,
	sload => VCC,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterBank|s_1\(0));

-- Location: LCCOMB_X67_Y26_N2
\ArithmeticUnit|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ArithmeticUnit|Add0~0_combout\ = (\RegisterBank|s_2\(1) & ((GND) # (!\RegisterBank|s_1\(0)))) # (!\RegisterBank|s_2\(1) & (\RegisterBank|s_1\(0) $ (GND)))
-- \ArithmeticUnit|Add0~1\ = CARRY((\RegisterBank|s_2\(1)) # (!\RegisterBank|s_1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterBank|s_2\(1),
	datab => \RegisterBank|s_1\(0),
	datad => VCC,
	combout => \ArithmeticUnit|Add0~0_combout\,
	cout => \ArithmeticUnit|Add0~1\);

-- Location: LCCOMB_X67_Y26_N4
\ArithmeticUnit|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ArithmeticUnit|Add0~2_combout\ = (\RegisterBank|s_2\(2) & ((\RegisterBank|s_1\(1) & (!\ArithmeticUnit|Add0~1\)) # (!\RegisterBank|s_1\(1) & (\ArithmeticUnit|Add0~1\ & VCC)))) # (!\RegisterBank|s_2\(2) & ((\RegisterBank|s_1\(1) & 
-- ((\ArithmeticUnit|Add0~1\) # (GND))) # (!\RegisterBank|s_1\(1) & (!\ArithmeticUnit|Add0~1\))))
-- \ArithmeticUnit|Add0~3\ = CARRY((\RegisterBank|s_2\(2) & (\RegisterBank|s_1\(1) & !\ArithmeticUnit|Add0~1\)) # (!\RegisterBank|s_2\(2) & ((\RegisterBank|s_1\(1)) # (!\ArithmeticUnit|Add0~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterBank|s_2\(2),
	datab => \RegisterBank|s_1\(1),
	datad => VCC,
	cin => \ArithmeticUnit|Add0~1\,
	combout => \ArithmeticUnit|Add0~2_combout\,
	cout => \ArithmeticUnit|Add0~3\);

-- Location: LCCOMB_X67_Y26_N6
\ArithmeticUnit|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ArithmeticUnit|Add0~4_combout\ = ((\RegisterBank|s_1\(2) $ (\RegisterBank|s_2\(3) $ (\ArithmeticUnit|Add0~3\)))) # (GND)
-- \ArithmeticUnit|Add0~5\ = CARRY((\RegisterBank|s_1\(2) & (\RegisterBank|s_2\(3) & !\ArithmeticUnit|Add0~3\)) # (!\RegisterBank|s_1\(2) & ((\RegisterBank|s_2\(3)) # (!\ArithmeticUnit|Add0~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterBank|s_1\(2),
	datab => \RegisterBank|s_2\(3),
	datad => VCC,
	cin => \ArithmeticUnit|Add0~3\,
	combout => \ArithmeticUnit|Add0~4_combout\,
	cout => \ArithmeticUnit|Add0~5\);

-- Location: LCCOMB_X67_Y26_N8
\ArithmeticUnit|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ArithmeticUnit|Add0~6_combout\ = (\RegisterBank|s_1\(3) & ((\RegisterBank|s_2\(4) & (!\ArithmeticUnit|Add0~5\)) # (!\RegisterBank|s_2\(4) & ((\ArithmeticUnit|Add0~5\) # (GND))))) # (!\RegisterBank|s_1\(3) & ((\RegisterBank|s_2\(4) & 
-- (\ArithmeticUnit|Add0~5\ & VCC)) # (!\RegisterBank|s_2\(4) & (!\ArithmeticUnit|Add0~5\))))
-- \ArithmeticUnit|Add0~7\ = CARRY((\RegisterBank|s_1\(3) & ((!\ArithmeticUnit|Add0~5\) # (!\RegisterBank|s_2\(4)))) # (!\RegisterBank|s_1\(3) & (!\RegisterBank|s_2\(4) & !\ArithmeticUnit|Add0~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterBank|s_1\(3),
	datab => \RegisterBank|s_2\(4),
	datad => VCC,
	cin => \ArithmeticUnit|Add0~5\,
	combout => \ArithmeticUnit|Add0~6_combout\,
	cout => \ArithmeticUnit|Add0~7\);

-- Location: LCCOMB_X67_Y26_N10
\ArithmeticUnit|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ArithmeticUnit|Add0~8_combout\ = ((\RegisterBank|s_1\(4) $ (\RegisterBank|s_2\(5) $ (\ArithmeticUnit|Add0~7\)))) # (GND)
-- \ArithmeticUnit|Add0~9\ = CARRY((\RegisterBank|s_1\(4) & (\RegisterBank|s_2\(5) & !\ArithmeticUnit|Add0~7\)) # (!\RegisterBank|s_1\(4) & ((\RegisterBank|s_2\(5)) # (!\ArithmeticUnit|Add0~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterBank|s_1\(4),
	datab => \RegisterBank|s_2\(5),
	datad => VCC,
	cin => \ArithmeticUnit|Add0~7\,
	combout => \ArithmeticUnit|Add0~8_combout\,
	cout => \ArithmeticUnit|Add0~9\);

-- Location: LCCOMB_X67_Y26_N12
\ArithmeticUnit|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ArithmeticUnit|Add0~10_combout\ = (\RegisterBank|s_1\(5) & ((\RegisterBank|s_2\(6) & (!\ArithmeticUnit|Add0~9\)) # (!\RegisterBank|s_2\(6) & ((\ArithmeticUnit|Add0~9\) # (GND))))) # (!\RegisterBank|s_1\(5) & ((\RegisterBank|s_2\(6) & 
-- (\ArithmeticUnit|Add0~9\ & VCC)) # (!\RegisterBank|s_2\(6) & (!\ArithmeticUnit|Add0~9\))))
-- \ArithmeticUnit|Add0~11\ = CARRY((\RegisterBank|s_1\(5) & ((!\ArithmeticUnit|Add0~9\) # (!\RegisterBank|s_2\(6)))) # (!\RegisterBank|s_1\(5) & (!\RegisterBank|s_2\(6) & !\ArithmeticUnit|Add0~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterBank|s_1\(5),
	datab => \RegisterBank|s_2\(6),
	datad => VCC,
	cin => \ArithmeticUnit|Add0~9\,
	combout => \ArithmeticUnit|Add0~10_combout\,
	cout => \ArithmeticUnit|Add0~11\);

-- Location: LCCOMB_X67_Y26_N14
\ArithmeticUnit|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ArithmeticUnit|Add0~12_combout\ = \RegisterBank|s_1\(6) $ (\ArithmeticUnit|Add0~11\ $ (\RegisterBank|s_2\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterBank|s_1\(6),
	datad => \RegisterBank|s_2\(7),
	cin => \ArithmeticUnit|Add0~11\,
	combout => \ArithmeticUnit|Add0~12_combout\);

-- Location: LCCOMB_X68_Y26_N16
\RegisterBank|s_2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RegisterBank|s_2~7_combout\ = (\KEY[2]~input_o\ & \RegisterBank|s_1\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \RegisterBank|s_1\(0),
	combout => \RegisterBank|s_2~7_combout\);

-- Location: FF_X68_Y26_N17
\RegisterBank|s_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RegisterBank|s_2~7_combout\,
	ena => \PulseGenerator|pulseOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegisterBank|s_2\(0));

-- Location: LCCOMB_X67_Y26_N16
\ArithmeticUnit|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ArithmeticUnit|Add1~0_combout\ = (\RegisterBank|s_2\(0) & (\RegisterBank|s_0\(0) $ (VCC))) # (!\RegisterBank|s_2\(0) & (\RegisterBank|s_0\(0) & VCC))
-- \ArithmeticUnit|Add1~1\ = CARRY((\RegisterBank|s_2\(0) & \RegisterBank|s_0\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterBank|s_2\(0),
	datab => \RegisterBank|s_0\(0),
	datad => VCC,
	combout => \ArithmeticUnit|Add1~0_combout\,
	cout => \ArithmeticUnit|Add1~1\);

-- Location: LCCOMB_X67_Y26_N18
\ArithmeticUnit|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ArithmeticUnit|Add1~2_combout\ = (\RegisterBank|s_0\(1) & ((\ArithmeticUnit|Add0~0_combout\ & (\ArithmeticUnit|Add1~1\ & VCC)) # (!\ArithmeticUnit|Add0~0_combout\ & (!\ArithmeticUnit|Add1~1\)))) # (!\RegisterBank|s_0\(1) & 
-- ((\ArithmeticUnit|Add0~0_combout\ & (!\ArithmeticUnit|Add1~1\)) # (!\ArithmeticUnit|Add0~0_combout\ & ((\ArithmeticUnit|Add1~1\) # (GND)))))
-- \ArithmeticUnit|Add1~3\ = CARRY((\RegisterBank|s_0\(1) & (!\ArithmeticUnit|Add0~0_combout\ & !\ArithmeticUnit|Add1~1\)) # (!\RegisterBank|s_0\(1) & ((!\ArithmeticUnit|Add1~1\) # (!\ArithmeticUnit|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterBank|s_0\(1),
	datab => \ArithmeticUnit|Add0~0_combout\,
	datad => VCC,
	cin => \ArithmeticUnit|Add1~1\,
	combout => \ArithmeticUnit|Add1~2_combout\,
	cout => \ArithmeticUnit|Add1~3\);

-- Location: LCCOMB_X67_Y26_N20
\ArithmeticUnit|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ArithmeticUnit|Add1~4_combout\ = ((\RegisterBank|s_0\(2) $ (\ArithmeticUnit|Add0~2_combout\ $ (!\ArithmeticUnit|Add1~3\)))) # (GND)
-- \ArithmeticUnit|Add1~5\ = CARRY((\RegisterBank|s_0\(2) & ((\ArithmeticUnit|Add0~2_combout\) # (!\ArithmeticUnit|Add1~3\))) # (!\RegisterBank|s_0\(2) & (\ArithmeticUnit|Add0~2_combout\ & !\ArithmeticUnit|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterBank|s_0\(2),
	datab => \ArithmeticUnit|Add0~2_combout\,
	datad => VCC,
	cin => \ArithmeticUnit|Add1~3\,
	combout => \ArithmeticUnit|Add1~4_combout\,
	cout => \ArithmeticUnit|Add1~5\);

-- Location: LCCOMB_X67_Y26_N22
\ArithmeticUnit|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ArithmeticUnit|Add1~6_combout\ = (\ArithmeticUnit|Add0~4_combout\ & ((\RegisterBank|s_0\(3) & (\ArithmeticUnit|Add1~5\ & VCC)) # (!\RegisterBank|s_0\(3) & (!\ArithmeticUnit|Add1~5\)))) # (!\ArithmeticUnit|Add0~4_combout\ & ((\RegisterBank|s_0\(3) & 
-- (!\ArithmeticUnit|Add1~5\)) # (!\RegisterBank|s_0\(3) & ((\ArithmeticUnit|Add1~5\) # (GND)))))
-- \ArithmeticUnit|Add1~7\ = CARRY((\ArithmeticUnit|Add0~4_combout\ & (!\RegisterBank|s_0\(3) & !\ArithmeticUnit|Add1~5\)) # (!\ArithmeticUnit|Add0~4_combout\ & ((!\ArithmeticUnit|Add1~5\) # (!\RegisterBank|s_0\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ArithmeticUnit|Add0~4_combout\,
	datab => \RegisterBank|s_0\(3),
	datad => VCC,
	cin => \ArithmeticUnit|Add1~5\,
	combout => \ArithmeticUnit|Add1~6_combout\,
	cout => \ArithmeticUnit|Add1~7\);

-- Location: LCCOMB_X67_Y26_N24
\ArithmeticUnit|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ArithmeticUnit|Add1~8_combout\ = ((\RegisterBank|s_0\(4) $ (\ArithmeticUnit|Add0~6_combout\ $ (!\ArithmeticUnit|Add1~7\)))) # (GND)
-- \ArithmeticUnit|Add1~9\ = CARRY((\RegisterBank|s_0\(4) & ((\ArithmeticUnit|Add0~6_combout\) # (!\ArithmeticUnit|Add1~7\))) # (!\RegisterBank|s_0\(4) & (\ArithmeticUnit|Add0~6_combout\ & !\ArithmeticUnit|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RegisterBank|s_0\(4),
	datab => \ArithmeticUnit|Add0~6_combout\,
	datad => VCC,
	cin => \ArithmeticUnit|Add1~7\,
	combout => \ArithmeticUnit|Add1~8_combout\,
	cout => \ArithmeticUnit|Add1~9\);

-- Location: LCCOMB_X67_Y26_N26
\ArithmeticUnit|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ArithmeticUnit|Add1~10_combout\ = (\ArithmeticUnit|Add0~8_combout\ & ((\RegisterBank|s_0\(5) & (\ArithmeticUnit|Add1~9\ & VCC)) # (!\RegisterBank|s_0\(5) & (!\ArithmeticUnit|Add1~9\)))) # (!\ArithmeticUnit|Add0~8_combout\ & ((\RegisterBank|s_0\(5) & 
-- (!\ArithmeticUnit|Add1~9\)) # (!\RegisterBank|s_0\(5) & ((\ArithmeticUnit|Add1~9\) # (GND)))))
-- \ArithmeticUnit|Add1~11\ = CARRY((\ArithmeticUnit|Add0~8_combout\ & (!\RegisterBank|s_0\(5) & !\ArithmeticUnit|Add1~9\)) # (!\ArithmeticUnit|Add0~8_combout\ & ((!\ArithmeticUnit|Add1~9\) # (!\RegisterBank|s_0\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ArithmeticUnit|Add0~8_combout\,
	datab => \RegisterBank|s_0\(5),
	datad => VCC,
	cin => \ArithmeticUnit|Add1~9\,
	combout => \ArithmeticUnit|Add1~10_combout\,
	cout => \ArithmeticUnit|Add1~11\);

-- Location: LCCOMB_X67_Y26_N28
\ArithmeticUnit|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ArithmeticUnit|Add1~12_combout\ = ((\ArithmeticUnit|Add0~10_combout\ $ (\RegisterBank|s_0\(6) $ (!\ArithmeticUnit|Add1~11\)))) # (GND)
-- \ArithmeticUnit|Add1~13\ = CARRY((\ArithmeticUnit|Add0~10_combout\ & ((\RegisterBank|s_0\(6)) # (!\ArithmeticUnit|Add1~11\))) # (!\ArithmeticUnit|Add0~10_combout\ & (\RegisterBank|s_0\(6) & !\ArithmeticUnit|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ArithmeticUnit|Add0~10_combout\,
	datab => \RegisterBank|s_0\(6),
	datad => VCC,
	cin => \ArithmeticUnit|Add1~11\,
	combout => \ArithmeticUnit|Add1~12_combout\,
	cout => \ArithmeticUnit|Add1~13\);

-- Location: LCCOMB_X67_Y26_N30
\ArithmeticUnit|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ArithmeticUnit|Add1~14_combout\ = \ArithmeticUnit|Add0~12_combout\ $ (\ArithmeticUnit|Add1~13\ $ (\RegisterBank|s_0\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ArithmeticUnit|Add0~12_combout\,
	datad => \RegisterBank|s_0\(7),
	cin => \ArithmeticUnit|Add1~13\,
	combout => \ArithmeticUnit|Add1~14_combout\);

-- Location: LCCOMB_X68_Y26_N18
\ArithmeticUnit|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ArithmeticUnit|Add1~16_combout\ = (\KEY[1]~input_o\ & \ArithmeticUnit|Add1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[1]~input_o\,
	datad => \ArithmeticUnit|Add1~14_combout\,
	combout => \ArithmeticUnit|Add1~16_combout\);

-- Location: LCCOMB_X69_Y26_N4
\RAM|Decoder0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~22_combout\ = (!\Counter|s_count\(4) & (\Counter|s_count\(6) & (\Counter|s_count\(3) & \Counter|s_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(6),
	datac => \Counter|s_count\(3),
	datad => \Counter|s_count\(5),
	combout => \RAM|Decoder0~22_combout\);

-- Location: LCCOMB_X69_Y19_N0
\Timer|s_count[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[0]~32_combout\ = \Timer|s_count\(0) $ (VCC)
-- \Timer|s_count[0]~33\ = CARRY(\Timer|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Timer|s_count\(0),
	datad => VCC,
	combout => \Timer|s_count[0]~32_combout\,
	cout => \Timer|s_count[0]~33\);

-- Location: LCCOMB_X69_Y21_N10
\Timer|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|Equal0~2_combout\ = (!\Timer|s_count\(16) & (!\Timer|s_count\(17) & (!\Timer|s_count\(15) & !\Timer|s_count\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|s_count\(16),
	datab => \Timer|s_count\(17),
	datac => \Timer|s_count\(15),
	datad => \Timer|s_count\(14),
	combout => \Timer|Equal0~2_combout\);

-- Location: LCCOMB_X69_Y21_N8
\Timer|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|Equal0~3_combout\ = (!\Timer|s_count\(20) & (!\Timer|s_count\(21) & (!\Timer|s_count\(18) & !\Timer|s_count\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|s_count\(20),
	datab => \Timer|s_count\(21),
	datac => \Timer|s_count\(18),
	datad => \Timer|s_count\(19),
	combout => \Timer|Equal0~3_combout\);

-- Location: LCCOMB_X69_Y21_N4
\Timer|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|Equal0~1_combout\ = (!\Timer|s_count\(13) & (!\Timer|s_count\(10) & (!\Timer|s_count\(12) & !\Timer|s_count\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|s_count\(13),
	datab => \Timer|s_count\(10),
	datac => \Timer|s_count\(12),
	datad => \Timer|s_count\(11),
	combout => \Timer|Equal0~1_combout\);

-- Location: LCCOMB_X70_Y19_N16
\Timer|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|Equal0~0_combout\ = (!\Timer|s_count\(5) & (!\Timer|s_count\(9) & (!\Timer|s_count\(6) & !\Timer|s_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|s_count\(5),
	datab => \Timer|s_count\(9),
	datac => \Timer|s_count\(6),
	datad => \Timer|s_count\(4),
	combout => \Timer|Equal0~0_combout\);

-- Location: LCCOMB_X69_Y21_N14
\Timer|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|Equal0~4_combout\ = (\Timer|Equal0~2_combout\ & (\Timer|Equal0~3_combout\ & (\Timer|Equal0~1_combout\ & \Timer|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|Equal0~2_combout\,
	datab => \Timer|Equal0~3_combout\,
	datac => \Timer|Equal0~1_combout\,
	datad => \Timer|Equal0~0_combout\,
	combout => \Timer|Equal0~4_combout\);

-- Location: LCCOMB_X69_Y18_N18
\Timer|s_count[25]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[25]~83_combout\ = (\Timer|s_count\(25) & (!\Timer|s_count[24]~82\)) # (!\Timer|s_count\(25) & ((\Timer|s_count[24]~82\) # (GND)))
-- \Timer|s_count[25]~84\ = CARRY((!\Timer|s_count[24]~82\) # (!\Timer|s_count\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|s_count\(25),
	datad => VCC,
	cin => \Timer|s_count[24]~82\,
	combout => \Timer|s_count[25]~83_combout\,
	cout => \Timer|s_count[25]~84\);

-- Location: LCCOMB_X69_Y18_N20
\Timer|s_count[26]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[26]~85_combout\ = (\Timer|s_count\(26) & (\Timer|s_count[25]~84\ $ (GND))) # (!\Timer|s_count\(26) & (!\Timer|s_count[25]~84\ & VCC))
-- \Timer|s_count[26]~86\ = CARRY((\Timer|s_count\(26) & !\Timer|s_count[25]~84\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|s_count\(26),
	datad => VCC,
	cin => \Timer|s_count[25]~84\,
	combout => \Timer|s_count[26]~85_combout\,
	cout => \Timer|s_count[26]~86\);

-- Location: FF_X69_Y18_N21
\Timer|s_count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[26]~85_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(26));

-- Location: LCCOMB_X69_Y18_N22
\Timer|s_count[27]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[27]~87_combout\ = (\Timer|s_count\(27) & (!\Timer|s_count[26]~86\)) # (!\Timer|s_count\(27) & ((\Timer|s_count[26]~86\) # (GND)))
-- \Timer|s_count[27]~88\ = CARRY((!\Timer|s_count[26]~86\) # (!\Timer|s_count\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|s_count\(27),
	datad => VCC,
	cin => \Timer|s_count[26]~86\,
	combout => \Timer|s_count[27]~87_combout\,
	cout => \Timer|s_count[27]~88\);

-- Location: FF_X69_Y18_N23
\Timer|s_count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[27]~87_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(27));

-- Location: LCCOMB_X69_Y18_N24
\Timer|s_count[28]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[28]~89_combout\ = (\Timer|s_count\(28) & (\Timer|s_count[27]~88\ $ (GND))) # (!\Timer|s_count\(28) & (!\Timer|s_count[27]~88\ & VCC))
-- \Timer|s_count[28]~90\ = CARRY((\Timer|s_count\(28) & !\Timer|s_count[27]~88\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|s_count\(28),
	datad => VCC,
	cin => \Timer|s_count[27]~88\,
	combout => \Timer|s_count[28]~89_combout\,
	cout => \Timer|s_count[28]~90\);

-- Location: FF_X69_Y18_N25
\Timer|s_count[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[28]~89_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(28));

-- Location: LCCOMB_X69_Y18_N26
\Timer|s_count[29]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[29]~91_combout\ = (\Timer|s_count\(29) & (!\Timer|s_count[28]~90\)) # (!\Timer|s_count\(29) & ((\Timer|s_count[28]~90\) # (GND)))
-- \Timer|s_count[29]~92\ = CARRY((!\Timer|s_count[28]~90\) # (!\Timer|s_count\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|s_count\(29),
	datad => VCC,
	cin => \Timer|s_count[28]~90\,
	combout => \Timer|s_count[29]~91_combout\,
	cout => \Timer|s_count[29]~92\);

-- Location: FF_X69_Y18_N27
\Timer|s_count[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[29]~91_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(29));

-- Location: LCCOMB_X69_Y18_N28
\Timer|s_count[30]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[30]~93_combout\ = (\Timer|s_count\(30) & (\Timer|s_count[29]~92\ $ (GND))) # (!\Timer|s_count\(30) & (!\Timer|s_count[29]~92\ & VCC))
-- \Timer|s_count[30]~94\ = CARRY((\Timer|s_count\(30) & !\Timer|s_count[29]~92\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|s_count\(30),
	datad => VCC,
	cin => \Timer|s_count[29]~92\,
	combout => \Timer|s_count[30]~93_combout\,
	cout => \Timer|s_count[30]~94\);

-- Location: FF_X69_Y18_N29
\Timer|s_count[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[30]~93_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(30));

-- Location: LCCOMB_X69_Y18_N30
\Timer|s_count[31]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[31]~95_combout\ = \Timer|s_count\(31) $ (\Timer|s_count[30]~94\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|s_count\(31),
	cin => \Timer|s_count[30]~94\,
	combout => \Timer|s_count[31]~95_combout\);

-- Location: FF_X69_Y18_N31
\Timer|s_count[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[31]~95_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(31));

-- Location: LCCOMB_X69_Y21_N26
\Timer|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|Equal0~7_combout\ = (!\Timer|s_count\(31) & !\Timer|s_count\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|s_count\(31),
	datac => \Timer|s_count\(30),
	combout => \Timer|Equal0~7_combout\);

-- Location: LCCOMB_X69_Y21_N20
\Timer|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|Equal0~6_combout\ = (!\Timer|s_count\(29) & (!\Timer|s_count\(28) & (!\Timer|s_count\(26) & !\Timer|s_count\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|s_count\(29),
	datab => \Timer|s_count\(28),
	datac => \Timer|s_count\(26),
	datad => \Timer|s_count\(27),
	combout => \Timer|Equal0~6_combout\);

-- Location: LCCOMB_X69_Y21_N16
\Timer|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|Equal0~8_combout\ = (\Timer|Equal0~5_combout\ & (\Timer|Equal0~4_combout\ & (\Timer|Equal0~7_combout\ & \Timer|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|Equal0~5_combout\,
	datab => \Timer|Equal0~4_combout\,
	datac => \Timer|Equal0~7_combout\,
	datad => \Timer|Equal0~6_combout\,
	combout => \Timer|Equal0~8_combout\);

-- Location: LCCOMB_X69_Y21_N2
\Timer|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|Equal0~9_combout\ = (!\Timer|s_count\(1) & (!\Timer|s_count\(3) & (!\Timer|s_count\(2) & !\Timer|s_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|s_count\(1),
	datab => \Timer|s_count\(3),
	datac => \Timer|s_count\(2),
	datad => \Timer|s_count\(0),
	combout => \Timer|Equal0~9_combout\);

-- Location: LCCOMB_X69_Y21_N24
\Timer|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|Equal0~10_combout\ = (!\Timer|s_count\(7) & (!\Timer|s_count\(8) & \Timer|Equal0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|s_count\(7),
	datab => \Timer|s_count\(8),
	datad => \Timer|Equal0~9_combout\,
	combout => \Timer|Equal0~10_combout\);

-- Location: LCCOMB_X69_Y21_N22
\Timer|s_count~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count~42_combout\ = (\Timer|Equal0~8_combout\ & ((\Timer|Equal0~10_combout\ & (!\PulseGenerator|pulseOut~q\)) # (!\Timer|Equal0~10_combout\ & ((\Timer|Equal1~2_combout\))))) # (!\Timer|Equal0~8_combout\ & (((\Timer|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PulseGenerator|pulseOut~q\,
	datab => \Timer|Equal0~8_combout\,
	datac => \Timer|Equal1~2_combout\,
	datad => \Timer|Equal0~10_combout\,
	combout => \Timer|s_count~42_combout\);

-- Location: FF_X69_Y19_N1
\Timer|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[0]~32_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(0));

-- Location: LCCOMB_X69_Y19_N2
\Timer|s_count[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[1]~34_combout\ = (\Timer|s_count\(1) & (!\Timer|s_count[0]~33\)) # (!\Timer|s_count\(1) & ((\Timer|s_count[0]~33\) # (GND)))
-- \Timer|s_count[1]~35\ = CARRY((!\Timer|s_count[0]~33\) # (!\Timer|s_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|s_count\(1),
	datad => VCC,
	cin => \Timer|s_count[0]~33\,
	combout => \Timer|s_count[1]~34_combout\,
	cout => \Timer|s_count[1]~35\);

-- Location: FF_X69_Y19_N3
\Timer|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[1]~34_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(1));

-- Location: LCCOMB_X69_Y19_N4
\Timer|s_count[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[2]~36_combout\ = (\Timer|s_count\(2) & (\Timer|s_count[1]~35\ $ (GND))) # (!\Timer|s_count\(2) & (!\Timer|s_count[1]~35\ & VCC))
-- \Timer|s_count[2]~37\ = CARRY((\Timer|s_count\(2) & !\Timer|s_count[1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|s_count\(2),
	datad => VCC,
	cin => \Timer|s_count[1]~35\,
	combout => \Timer|s_count[2]~36_combout\,
	cout => \Timer|s_count[2]~37\);

-- Location: FF_X69_Y19_N5
\Timer|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[2]~36_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(2));

-- Location: LCCOMB_X69_Y19_N6
\Timer|s_count[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[3]~38_combout\ = (\Timer|s_count\(3) & (!\Timer|s_count[2]~37\)) # (!\Timer|s_count\(3) & ((\Timer|s_count[2]~37\) # (GND)))
-- \Timer|s_count[3]~39\ = CARRY((!\Timer|s_count[2]~37\) # (!\Timer|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|s_count\(3),
	datad => VCC,
	cin => \Timer|s_count[2]~37\,
	combout => \Timer|s_count[3]~38_combout\,
	cout => \Timer|s_count[3]~39\);

-- Location: FF_X69_Y19_N7
\Timer|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[3]~38_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(3));

-- Location: LCCOMB_X69_Y19_N8
\Timer|s_count[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[4]~40_combout\ = (\Timer|s_count\(4) & (\Timer|s_count[3]~39\ $ (GND))) # (!\Timer|s_count\(4) & (!\Timer|s_count[3]~39\ & VCC))
-- \Timer|s_count[4]~41\ = CARRY((\Timer|s_count\(4) & !\Timer|s_count[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|s_count\(4),
	datad => VCC,
	cin => \Timer|s_count[3]~39\,
	combout => \Timer|s_count[4]~40_combout\,
	cout => \Timer|s_count[4]~41\);

-- Location: FF_X69_Y19_N9
\Timer|s_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[4]~40_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(4));

-- Location: LCCOMB_X69_Y19_N10
\Timer|s_count[5]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[5]~43_combout\ = (\Timer|s_count\(5) & (!\Timer|s_count[4]~41\)) # (!\Timer|s_count\(5) & ((\Timer|s_count[4]~41\) # (GND)))
-- \Timer|s_count[5]~44\ = CARRY((!\Timer|s_count[4]~41\) # (!\Timer|s_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|s_count\(5),
	datad => VCC,
	cin => \Timer|s_count[4]~41\,
	combout => \Timer|s_count[5]~43_combout\,
	cout => \Timer|s_count[5]~44\);

-- Location: FF_X69_Y19_N11
\Timer|s_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[5]~43_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(5));

-- Location: LCCOMB_X69_Y19_N12
\Timer|s_count[6]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[6]~45_combout\ = (\Timer|s_count\(6) & (\Timer|s_count[5]~44\ $ (GND))) # (!\Timer|s_count\(6) & (!\Timer|s_count[5]~44\ & VCC))
-- \Timer|s_count[6]~46\ = CARRY((\Timer|s_count\(6) & !\Timer|s_count[5]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|s_count\(6),
	datad => VCC,
	cin => \Timer|s_count[5]~44\,
	combout => \Timer|s_count[6]~45_combout\,
	cout => \Timer|s_count[6]~46\);

-- Location: FF_X69_Y19_N13
\Timer|s_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[6]~45_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(6));

-- Location: LCCOMB_X69_Y19_N14
\Timer|s_count[7]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[7]~47_combout\ = (\Timer|s_count\(7) & (!\Timer|s_count[6]~46\)) # (!\Timer|s_count\(7) & ((\Timer|s_count[6]~46\) # (GND)))
-- \Timer|s_count[7]~48\ = CARRY((!\Timer|s_count[6]~46\) # (!\Timer|s_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|s_count\(7),
	datad => VCC,
	cin => \Timer|s_count[6]~46\,
	combout => \Timer|s_count[7]~47_combout\,
	cout => \Timer|s_count[7]~48\);

-- Location: FF_X69_Y19_N15
\Timer|s_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[7]~47_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(7));

-- Location: LCCOMB_X69_Y19_N16
\Timer|s_count[8]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[8]~49_combout\ = (\Timer|s_count\(8) & (\Timer|s_count[7]~48\ $ (GND))) # (!\Timer|s_count\(8) & (!\Timer|s_count[7]~48\ & VCC))
-- \Timer|s_count[8]~50\ = CARRY((\Timer|s_count\(8) & !\Timer|s_count[7]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|s_count\(8),
	datad => VCC,
	cin => \Timer|s_count[7]~48\,
	combout => \Timer|s_count[8]~49_combout\,
	cout => \Timer|s_count[8]~50\);

-- Location: FF_X69_Y19_N17
\Timer|s_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[8]~49_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(8));

-- Location: LCCOMB_X69_Y19_N18
\Timer|s_count[9]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[9]~51_combout\ = (\Timer|s_count\(9) & (!\Timer|s_count[8]~50\)) # (!\Timer|s_count\(9) & ((\Timer|s_count[8]~50\) # (GND)))
-- \Timer|s_count[9]~52\ = CARRY((!\Timer|s_count[8]~50\) # (!\Timer|s_count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|s_count\(9),
	datad => VCC,
	cin => \Timer|s_count[8]~50\,
	combout => \Timer|s_count[9]~51_combout\,
	cout => \Timer|s_count[9]~52\);

-- Location: FF_X69_Y19_N19
\Timer|s_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[9]~51_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(9));

-- Location: LCCOMB_X69_Y19_N20
\Timer|s_count[10]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[10]~53_combout\ = (\Timer|s_count\(10) & (\Timer|s_count[9]~52\ $ (GND))) # (!\Timer|s_count\(10) & (!\Timer|s_count[9]~52\ & VCC))
-- \Timer|s_count[10]~54\ = CARRY((\Timer|s_count\(10) & !\Timer|s_count[9]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|s_count\(10),
	datad => VCC,
	cin => \Timer|s_count[9]~52\,
	combout => \Timer|s_count[10]~53_combout\,
	cout => \Timer|s_count[10]~54\);

-- Location: FF_X69_Y19_N21
\Timer|s_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[10]~53_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(10));

-- Location: LCCOMB_X69_Y19_N22
\Timer|s_count[11]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[11]~55_combout\ = (\Timer|s_count\(11) & (!\Timer|s_count[10]~54\)) # (!\Timer|s_count\(11) & ((\Timer|s_count[10]~54\) # (GND)))
-- \Timer|s_count[11]~56\ = CARRY((!\Timer|s_count[10]~54\) # (!\Timer|s_count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|s_count\(11),
	datad => VCC,
	cin => \Timer|s_count[10]~54\,
	combout => \Timer|s_count[11]~55_combout\,
	cout => \Timer|s_count[11]~56\);

-- Location: FF_X69_Y19_N23
\Timer|s_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[11]~55_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(11));

-- Location: LCCOMB_X69_Y19_N24
\Timer|s_count[12]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[12]~57_combout\ = (\Timer|s_count\(12) & (\Timer|s_count[11]~56\ $ (GND))) # (!\Timer|s_count\(12) & (!\Timer|s_count[11]~56\ & VCC))
-- \Timer|s_count[12]~58\ = CARRY((\Timer|s_count\(12) & !\Timer|s_count[11]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|s_count\(12),
	datad => VCC,
	cin => \Timer|s_count[11]~56\,
	combout => \Timer|s_count[12]~57_combout\,
	cout => \Timer|s_count[12]~58\);

-- Location: FF_X69_Y19_N25
\Timer|s_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[12]~57_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(12));

-- Location: LCCOMB_X69_Y19_N26
\Timer|s_count[13]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[13]~59_combout\ = (\Timer|s_count\(13) & (!\Timer|s_count[12]~58\)) # (!\Timer|s_count\(13) & ((\Timer|s_count[12]~58\) # (GND)))
-- \Timer|s_count[13]~60\ = CARRY((!\Timer|s_count[12]~58\) # (!\Timer|s_count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|s_count\(13),
	datad => VCC,
	cin => \Timer|s_count[12]~58\,
	combout => \Timer|s_count[13]~59_combout\,
	cout => \Timer|s_count[13]~60\);

-- Location: FF_X69_Y19_N27
\Timer|s_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[13]~59_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(13));

-- Location: LCCOMB_X69_Y19_N28
\Timer|s_count[14]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[14]~61_combout\ = (\Timer|s_count\(14) & (\Timer|s_count[13]~60\ $ (GND))) # (!\Timer|s_count\(14) & (!\Timer|s_count[13]~60\ & VCC))
-- \Timer|s_count[14]~62\ = CARRY((\Timer|s_count\(14) & !\Timer|s_count[13]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|s_count\(14),
	datad => VCC,
	cin => \Timer|s_count[13]~60\,
	combout => \Timer|s_count[14]~61_combout\,
	cout => \Timer|s_count[14]~62\);

-- Location: FF_X69_Y19_N29
\Timer|s_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[14]~61_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(14));

-- Location: LCCOMB_X69_Y19_N30
\Timer|s_count[15]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[15]~63_combout\ = (\Timer|s_count\(15) & (!\Timer|s_count[14]~62\)) # (!\Timer|s_count\(15) & ((\Timer|s_count[14]~62\) # (GND)))
-- \Timer|s_count[15]~64\ = CARRY((!\Timer|s_count[14]~62\) # (!\Timer|s_count\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|s_count\(15),
	datad => VCC,
	cin => \Timer|s_count[14]~62\,
	combout => \Timer|s_count[15]~63_combout\,
	cout => \Timer|s_count[15]~64\);

-- Location: FF_X69_Y19_N31
\Timer|s_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[15]~63_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(15));

-- Location: LCCOMB_X69_Y18_N0
\Timer|s_count[16]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[16]~65_combout\ = (\Timer|s_count\(16) & (\Timer|s_count[15]~64\ $ (GND))) # (!\Timer|s_count\(16) & (!\Timer|s_count[15]~64\ & VCC))
-- \Timer|s_count[16]~66\ = CARRY((\Timer|s_count\(16) & !\Timer|s_count[15]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|s_count\(16),
	datad => VCC,
	cin => \Timer|s_count[15]~64\,
	combout => \Timer|s_count[16]~65_combout\,
	cout => \Timer|s_count[16]~66\);

-- Location: FF_X69_Y18_N1
\Timer|s_count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[16]~65_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(16));

-- Location: LCCOMB_X69_Y18_N2
\Timer|s_count[17]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[17]~67_combout\ = (\Timer|s_count\(17) & (!\Timer|s_count[16]~66\)) # (!\Timer|s_count\(17) & ((\Timer|s_count[16]~66\) # (GND)))
-- \Timer|s_count[17]~68\ = CARRY((!\Timer|s_count[16]~66\) # (!\Timer|s_count\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|s_count\(17),
	datad => VCC,
	cin => \Timer|s_count[16]~66\,
	combout => \Timer|s_count[17]~67_combout\,
	cout => \Timer|s_count[17]~68\);

-- Location: FF_X69_Y18_N3
\Timer|s_count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[17]~67_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(17));

-- Location: LCCOMB_X69_Y18_N4
\Timer|s_count[18]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[18]~69_combout\ = (\Timer|s_count\(18) & (\Timer|s_count[17]~68\ $ (GND))) # (!\Timer|s_count\(18) & (!\Timer|s_count[17]~68\ & VCC))
-- \Timer|s_count[18]~70\ = CARRY((\Timer|s_count\(18) & !\Timer|s_count[17]~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|s_count\(18),
	datad => VCC,
	cin => \Timer|s_count[17]~68\,
	combout => \Timer|s_count[18]~69_combout\,
	cout => \Timer|s_count[18]~70\);

-- Location: FF_X69_Y18_N5
\Timer|s_count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[18]~69_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(18));

-- Location: LCCOMB_X69_Y18_N6
\Timer|s_count[19]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[19]~71_combout\ = (\Timer|s_count\(19) & (!\Timer|s_count[18]~70\)) # (!\Timer|s_count\(19) & ((\Timer|s_count[18]~70\) # (GND)))
-- \Timer|s_count[19]~72\ = CARRY((!\Timer|s_count[18]~70\) # (!\Timer|s_count\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|s_count\(19),
	datad => VCC,
	cin => \Timer|s_count[18]~70\,
	combout => \Timer|s_count[19]~71_combout\,
	cout => \Timer|s_count[19]~72\);

-- Location: FF_X69_Y18_N7
\Timer|s_count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[19]~71_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(19));

-- Location: LCCOMB_X69_Y18_N8
\Timer|s_count[20]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[20]~73_combout\ = (\Timer|s_count\(20) & (\Timer|s_count[19]~72\ $ (GND))) # (!\Timer|s_count\(20) & (!\Timer|s_count[19]~72\ & VCC))
-- \Timer|s_count[20]~74\ = CARRY((\Timer|s_count\(20) & !\Timer|s_count[19]~72\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|s_count\(20),
	datad => VCC,
	cin => \Timer|s_count[19]~72\,
	combout => \Timer|s_count[20]~73_combout\,
	cout => \Timer|s_count[20]~74\);

-- Location: FF_X69_Y18_N9
\Timer|s_count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[20]~73_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(20));

-- Location: LCCOMB_X69_Y18_N10
\Timer|s_count[21]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[21]~75_combout\ = (\Timer|s_count\(21) & (!\Timer|s_count[20]~74\)) # (!\Timer|s_count\(21) & ((\Timer|s_count[20]~74\) # (GND)))
-- \Timer|s_count[21]~76\ = CARRY((!\Timer|s_count[20]~74\) # (!\Timer|s_count\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|s_count\(21),
	datad => VCC,
	cin => \Timer|s_count[20]~74\,
	combout => \Timer|s_count[21]~75_combout\,
	cout => \Timer|s_count[21]~76\);

-- Location: FF_X69_Y18_N11
\Timer|s_count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[21]~75_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(21));

-- Location: LCCOMB_X69_Y18_N12
\Timer|s_count[22]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[22]~77_combout\ = (\Timer|s_count\(22) & (\Timer|s_count[21]~76\ $ (GND))) # (!\Timer|s_count\(22) & (!\Timer|s_count[21]~76\ & VCC))
-- \Timer|s_count[22]~78\ = CARRY((\Timer|s_count\(22) & !\Timer|s_count[21]~76\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|s_count\(22),
	datad => VCC,
	cin => \Timer|s_count[21]~76\,
	combout => \Timer|s_count[22]~77_combout\,
	cout => \Timer|s_count[22]~78\);

-- Location: FF_X69_Y18_N13
\Timer|s_count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[22]~77_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(22));

-- Location: LCCOMB_X69_Y18_N14
\Timer|s_count[23]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[23]~79_combout\ = (\Timer|s_count\(23) & (!\Timer|s_count[22]~78\)) # (!\Timer|s_count\(23) & ((\Timer|s_count[22]~78\) # (GND)))
-- \Timer|s_count[23]~80\ = CARRY((!\Timer|s_count[22]~78\) # (!\Timer|s_count\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|s_count\(23),
	datad => VCC,
	cin => \Timer|s_count[22]~78\,
	combout => \Timer|s_count[23]~79_combout\,
	cout => \Timer|s_count[23]~80\);

-- Location: FF_X69_Y18_N15
\Timer|s_count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[23]~79_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(23));

-- Location: LCCOMB_X69_Y18_N16
\Timer|s_count[24]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|s_count[24]~81_combout\ = (\Timer|s_count\(24) & (\Timer|s_count[23]~80\ $ (GND))) # (!\Timer|s_count\(24) & (!\Timer|s_count[23]~80\ & VCC))
-- \Timer|s_count[24]~82\ = CARRY((\Timer|s_count\(24) & !\Timer|s_count[23]~80\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|s_count\(24),
	datad => VCC,
	cin => \Timer|s_count[23]~80\,
	combout => \Timer|s_count[24]~81_combout\,
	cout => \Timer|s_count[24]~82\);

-- Location: FF_X69_Y18_N17
\Timer|s_count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[24]~81_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(24));

-- Location: FF_X69_Y18_N19
\Timer|s_count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|s_count[25]~83_combout\,
	sclr => \Timer|s_count~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|s_count\(25));

-- Location: LCCOMB_X69_Y21_N12
\Timer|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|Equal0~5_combout\ = (!\Timer|s_count\(25) & (!\Timer|s_count\(22) & (!\Timer|s_count\(24) & !\Timer|s_count\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|s_count\(25),
	datab => \Timer|s_count\(22),
	datac => \Timer|s_count\(24),
	datad => \Timer|s_count\(23),
	combout => \Timer|Equal0~5_combout\);

-- Location: LCCOMB_X69_Y21_N18
\Timer|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|Equal1~0_combout\ = (\Timer|s_count\(1) & (\Timer|s_count\(3) & (\Timer|s_count\(2) & \Timer|s_count\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|s_count\(1),
	datab => \Timer|s_count\(3),
	datac => \Timer|s_count\(2),
	datad => \Timer|s_count\(7),
	combout => \Timer|Equal1~0_combout\);

-- Location: LCCOMB_X69_Y21_N0
\Timer|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|Equal1~1_combout\ = (\Timer|s_count\(0) & (\Timer|Equal0~6_combout\ & (\Timer|Equal0~7_combout\ & \Timer|s_count\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|s_count\(0),
	datab => \Timer|Equal0~6_combout\,
	datac => \Timer|Equal0~7_combout\,
	datad => \Timer|s_count\(8),
	combout => \Timer|Equal1~1_combout\);

-- Location: LCCOMB_X69_Y21_N30
\Timer|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|Equal1~2_combout\ = (\Timer|Equal0~5_combout\ & (\Timer|Equal1~0_combout\ & (\Timer|Equal0~4_combout\ & \Timer|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|Equal0~5_combout\,
	datab => \Timer|Equal1~0_combout\,
	datac => \Timer|Equal0~4_combout\,
	datad => \Timer|Equal1~1_combout\,
	combout => \Timer|Equal1~2_combout\);

-- Location: LCCOMB_X69_Y21_N6
\Timer|delay~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer|delay~feeder_combout\ = \Timer|Equal1~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Timer|Equal1~2_combout\,
	combout => \Timer|delay~feeder_combout\);

-- Location: FF_X69_Y21_N7
\Timer|delay\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer|delay~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|delay~q\);

-- Location: LCCOMB_X69_Y24_N26
\RAM|Decoder0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~13_combout\ = (\Counter|s_count\(1) & (!\Counter|s_count\(0) & (!\Counter|s_count\(2) & \Timer|delay~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(0),
	datac => \Counter|s_count\(2),
	datad => \Timer|delay~q\,
	combout => \RAM|Decoder0~13_combout\);

-- Location: LCCOMB_X68_Y27_N30
\RAM|s_memory[234][1]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[234][1]~206_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~22_combout\ & \RAM|Decoder0~13_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~22_combout\,
	datad => \RAM|Decoder0~13_combout\,
	combout => \RAM|s_memory[234][1]~206_combout\);

-- Location: FF_X68_Y27_N23
\RAM|s_memory[234][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[234][1]~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[234][7]~q\);

-- Location: LCCOMB_X66_Y31_N24
\RAM|s_memory[250][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[250][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[250][7]~feeder_combout\);

-- Location: LCCOMB_X70_Y24_N18
\RAM|Decoder0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~23_combout\ = (\Counter|s_count\(5) & (\Counter|s_count\(4) & (\Counter|s_count\(6) & \Counter|s_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(4),
	datac => \Counter|s_count\(6),
	datad => \Counter|s_count\(3),
	combout => \RAM|Decoder0~23_combout\);

-- Location: LCCOMB_X66_Y31_N2
\RAM|s_memory[250][1]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[250][1]~205_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~13_combout\ & \RAM|Decoder0~23_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \RAM|Decoder0~13_combout\,
	datac => \RAM|Decoder0~23_combout\,
	datad => \KEY[1]~input_o\,
	combout => \RAM|s_memory[250][1]~205_combout\);

-- Location: FF_X66_Y31_N25
\RAM|s_memory[250][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[250][7]~feeder_combout\,
	ena => \RAM|s_memory[250][1]~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[250][7]~q\);

-- Location: LCCOMB_X68_Y27_N22
\RAM|Mux0~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~134_combout\ = (\Counter|s_count\(2) & (\Counter|s_count\(4))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(4) & ((\RAM|s_memory[250][7]~q\))) # (!\Counter|s_count\(4) & (\RAM|s_memory[234][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[234][7]~q\,
	datad => \RAM|s_memory[250][7]~q\,
	combout => \RAM|Mux0~134_combout\);

-- Location: LCCOMB_X61_Y27_N4
\RAM|s_memory[238][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[238][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[238][7]~feeder_combout\);

-- Location: LCCOMB_X69_Y24_N28
\RAM|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~1_combout\ = (\Counter|s_count\(1) & (!\Counter|s_count\(0) & (\Counter|s_count\(2) & \Timer|delay~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(0),
	datac => \Counter|s_count\(2),
	datad => \Timer|delay~q\,
	combout => \RAM|Decoder0~1_combout\);

-- Location: LCCOMB_X61_Y27_N30
\RAM|s_memory[238][4]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[238][4]~204_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~22_combout\ & \RAM|Decoder0~1_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~22_combout\,
	datad => \RAM|Decoder0~1_combout\,
	combout => \RAM|s_memory[238][4]~204_combout\);

-- Location: FF_X61_Y27_N5
\RAM|s_memory[238][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[238][7]~feeder_combout\,
	ena => \RAM|s_memory[238][4]~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[238][7]~q\);

-- Location: LCCOMB_X68_Y24_N16
\RAM|s_memory[254][6]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[254][6]~207_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~23_combout\ & \RAM|Decoder0~1_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~23_combout\,
	datad => \RAM|Decoder0~1_combout\,
	combout => \RAM|s_memory[254][6]~207_combout\);

-- Location: FF_X61_Y27_N11
\RAM|s_memory[254][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[254][6]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[254][7]~q\);

-- Location: LCCOMB_X61_Y27_N10
\RAM|Mux0~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~135_combout\ = (\RAM|Mux0~134_combout\ & (((\RAM|s_memory[254][7]~q\) # (!\Counter|s_count\(2))))) # (!\RAM|Mux0~134_combout\ & (\RAM|s_memory[238][7]~q\ & ((\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~134_combout\,
	datab => \RAM|s_memory[238][7]~q\,
	datac => \RAM|s_memory[254][7]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux0~135_combout\);

-- Location: LCCOMB_X65_Y28_N26
\RAM|Decoder0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~18_combout\ = (!\Counter|s_count\(4) & (!\Counter|s_count\(5) & (\Counter|s_count\(6) & \Counter|s_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(5),
	datac => \Counter|s_count\(6),
	datad => \Counter|s_count\(3),
	combout => \RAM|Decoder0~18_combout\);

-- Location: LCCOMB_X66_Y28_N20
\RAM|s_memory[202][2]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[202][2]~194_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~18_combout\ & \RAM|Decoder0~13_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~18_combout\,
	datad => \RAM|Decoder0~13_combout\,
	combout => \RAM|s_memory[202][2]~194_combout\);

-- Location: FF_X66_Y30_N15
\RAM|s_memory[202][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[202][2]~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[202][7]~q\);

-- Location: LCCOMB_X66_Y30_N12
\RAM|s_memory[218][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[218][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[218][7]~feeder_combout\);

-- Location: LCCOMB_X69_Y28_N22
\RAM|Decoder0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~19_combout\ = (\Counter|s_count\(6) & (!\Counter|s_count\(5) & (\Counter|s_count\(3) & \Counter|s_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(5),
	datac => \Counter|s_count\(3),
	datad => \Counter|s_count\(4),
	combout => \RAM|Decoder0~19_combout\);

-- Location: LCCOMB_X66_Y30_N24
\RAM|s_memory[218][2]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[218][2]~193_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~13_combout\ & \RAM|Decoder0~19_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~13_combout\,
	datad => \RAM|Decoder0~19_combout\,
	combout => \RAM|s_memory[218][2]~193_combout\);

-- Location: FF_X66_Y30_N13
\RAM|s_memory[218][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[218][7]~feeder_combout\,
	ena => \RAM|s_memory[218][2]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[218][7]~q\);

-- Location: LCCOMB_X66_Y30_N14
\RAM|Mux0~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~127_combout\ = (\Counter|s_count\(4) & ((\Counter|s_count\(2)) # ((\RAM|s_memory[218][7]~q\)))) # (!\Counter|s_count\(4) & (!\Counter|s_count\(2) & (\RAM|s_memory[202][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[202][7]~q\,
	datad => \RAM|s_memory[218][7]~q\,
	combout => \RAM|Mux0~127_combout\);

-- Location: LCCOMB_X61_Y30_N20
\RAM|s_memory[222][0]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[222][0]~195_combout\ = ((\RAM|Decoder0~19_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~1_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~19_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~1_combout\,
	combout => \RAM|s_memory[222][0]~195_combout\);

-- Location: FF_X61_Y28_N11
\RAM|s_memory[222][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[222][0]~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[222][7]~q\);

-- Location: LCCOMB_X61_Y28_N28
\RAM|s_memory[206][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[206][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[206][7]~feeder_combout\);

-- Location: LCCOMB_X61_Y28_N20
\RAM|s_memory[206][0]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[206][0]~192_combout\ = ((\RAM|Decoder0~1_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~18_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~1_combout\,
	datab => \Counter|s_count\(7),
	datac => \KEY[1]~input_o\,
	datad => \RAM|Decoder0~18_combout\,
	combout => \RAM|s_memory[206][0]~192_combout\);

-- Location: FF_X61_Y28_N29
\RAM|s_memory[206][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[206][7]~feeder_combout\,
	ena => \RAM|s_memory[206][0]~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[206][7]~q\);

-- Location: LCCOMB_X61_Y28_N10
\RAM|Mux0~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~128_combout\ = (\RAM|Mux0~127_combout\ & (((\RAM|s_memory[222][7]~q\)) # (!\Counter|s_count\(2)))) # (!\RAM|Mux0~127_combout\ & (\Counter|s_count\(2) & ((\RAM|s_memory[206][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~127_combout\,
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[222][7]~q\,
	datad => \RAM|s_memory[206][7]~q\,
	combout => \RAM|Mux0~128_combout\);

-- Location: LCCOMB_X62_Y28_N8
\RAM|s_memory[142][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[142][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[142][7]~feeder_combout\);

-- Location: LCCOMB_X68_Y24_N0
\RAM|Decoder0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~21_combout\ = (!\Counter|s_count\(5) & (!\Counter|s_count\(4) & (\Counter|s_count\(3) & !\Counter|s_count\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(4),
	datac => \Counter|s_count\(3),
	datad => \Counter|s_count\(6),
	combout => \RAM|Decoder0~21_combout\);

-- Location: LCCOMB_X61_Y28_N26
\RAM|s_memory[142][6]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[142][6]~200_combout\ = ((\RAM|Decoder0~1_combout\ & (\RAM|Decoder0~21_combout\ & \Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~1_combout\,
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~21_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[142][6]~200_combout\);

-- Location: FF_X62_Y28_N9
\RAM|s_memory[142][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[142][7]~feeder_combout\,
	ena => \RAM|s_memory[142][6]~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[142][7]~q\);

-- Location: LCCOMB_X66_Y27_N12
\RAM|Decoder0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~20_combout\ = (!\Counter|s_count\(5) & (!\Counter|s_count\(6) & (\Counter|s_count\(4) & \Counter|s_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(6),
	datac => \Counter|s_count\(4),
	datad => \Counter|s_count\(3),
	combout => \RAM|Decoder0~20_combout\);

-- Location: LCCOMB_X62_Y28_N22
\RAM|s_memory[158][7]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[158][7]~203_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~20_combout\ & \RAM|Decoder0~1_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~20_combout\,
	datad => \RAM|Decoder0~1_combout\,
	combout => \RAM|s_memory[158][7]~203_combout\);

-- Location: FF_X62_Y28_N15
\RAM|s_memory[158][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[158][7]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[158][7]~q\);

-- Location: LCCOMB_X61_Y29_N20
\RAM|s_memory[138][0]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[138][0]~202_combout\ = ((\RAM|Decoder0~21_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~13_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~21_combout\,
	datab => \KEY[1]~input_o\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~13_combout\,
	combout => \RAM|s_memory[138][0]~202_combout\);

-- Location: FF_X62_Y30_N19
\RAM|s_memory[138][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[138][0]~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[138][7]~q\);

-- Location: LCCOMB_X62_Y30_N12
\RAM|s_memory[154][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[154][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[154][7]~feeder_combout\);

-- Location: LCCOMB_X62_Y30_N28
\RAM|s_memory[154][3]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[154][3]~201_combout\ = ((\RAM|Decoder0~20_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~13_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~20_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~13_combout\,
	combout => \RAM|s_memory[154][3]~201_combout\);

-- Location: FF_X62_Y30_N13
\RAM|s_memory[154][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[154][7]~feeder_combout\,
	ena => \RAM|s_memory[154][3]~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[154][7]~q\);

-- Location: LCCOMB_X62_Y30_N18
\RAM|Mux0~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~131_combout\ = (\Counter|s_count\(2) & (\Counter|s_count\(4))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(4) & ((\RAM|s_memory[154][7]~q\))) # (!\Counter|s_count\(4) & (\RAM|s_memory[138][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[138][7]~q\,
	datad => \RAM|s_memory[154][7]~q\,
	combout => \RAM|Mux0~131_combout\);

-- Location: LCCOMB_X62_Y28_N14
\RAM|Mux0~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~132_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux0~131_combout\ & ((\RAM|s_memory[158][7]~q\))) # (!\RAM|Mux0~131_combout\ & (\RAM|s_memory[142][7]~q\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux0~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[142][7]~q\,
	datac => \RAM|s_memory[158][7]~q\,
	datad => \RAM|Mux0~131_combout\,
	combout => \RAM|Mux0~132_combout\);

-- Location: LCCOMB_X70_Y24_N20
\RAM|Decoder0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~17_combout\ = (\Counter|s_count\(5) & (!\Counter|s_count\(4) & (!\Counter|s_count\(6) & \Counter|s_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(4),
	datac => \Counter|s_count\(6),
	datad => \Counter|s_count\(3),
	combout => \RAM|Decoder0~17_combout\);

-- Location: LCCOMB_X68_Y27_N8
\RAM|s_memory[170][0]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[170][0]~198_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~17_combout\ & \RAM|Decoder0~13_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~17_combout\,
	datad => \RAM|Decoder0~13_combout\,
	combout => \RAM|s_memory[170][0]~198_combout\);

-- Location: FF_X68_Y27_N5
\RAM|s_memory[170][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[170][0]~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[170][7]~q\);

-- Location: LCCOMB_X60_Y27_N28
\RAM|s_memory[186][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[186][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[186][7]~feeder_combout\);

-- Location: LCCOMB_X66_Y24_N26
\RAM|Decoder0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~16_combout\ = (!\Counter|s_count\(6) & (\Counter|s_count\(5) & (\Counter|s_count\(4) & \Counter|s_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(5),
	datac => \Counter|s_count\(4),
	datad => \Counter|s_count\(3),
	combout => \RAM|Decoder0~16_combout\);

-- Location: LCCOMB_X60_Y27_N4
\RAM|s_memory[186][2]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[186][2]~197_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~16_combout\ & \RAM|Decoder0~13_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~16_combout\,
	datad => \RAM|Decoder0~13_combout\,
	combout => \RAM|s_memory[186][2]~197_combout\);

-- Location: FF_X60_Y27_N29
\RAM|s_memory[186][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[186][7]~feeder_combout\,
	ena => \RAM|s_memory[186][2]~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[186][7]~q\);

-- Location: LCCOMB_X68_Y27_N4
\RAM|Mux0~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~129_combout\ = (\Counter|s_count\(2) & (\Counter|s_count\(4))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(4) & ((\RAM|s_memory[186][7]~q\))) # (!\Counter|s_count\(4) & (\RAM|s_memory[170][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[170][7]~q\,
	datad => \RAM|s_memory[186][7]~q\,
	combout => \RAM|Mux0~129_combout\);

-- Location: LCCOMB_X68_Y24_N6
\RAM|s_memory[190][3]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[190][3]~199_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~16_combout\ & \RAM|Decoder0~1_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~16_combout\,
	datad => \RAM|Decoder0~1_combout\,
	combout => \RAM|s_memory[190][3]~199_combout\);

-- Location: FF_X65_Y24_N27
\RAM|s_memory[190][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[190][3]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[190][7]~q\);

-- Location: LCCOMB_X65_Y24_N16
\RAM|s_memory[174][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[174][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[174][7]~feeder_combout\);

-- Location: LCCOMB_X65_Y24_N14
\RAM|s_memory[174][1]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[174][1]~196_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~17_combout\ & \RAM|Decoder0~1_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~17_combout\,
	datad => \RAM|Decoder0~1_combout\,
	combout => \RAM|s_memory[174][1]~196_combout\);

-- Location: FF_X65_Y24_N17
\RAM|s_memory[174][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[174][7]~feeder_combout\,
	ena => \RAM|s_memory[174][1]~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[174][7]~q\);

-- Location: LCCOMB_X65_Y24_N26
\RAM|Mux0~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~130_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux0~129_combout\ & (\RAM|s_memory[190][7]~q\)) # (!\RAM|Mux0~129_combout\ & ((\RAM|s_memory[174][7]~q\))))) # (!\Counter|s_count\(2) & (\RAM|Mux0~129_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|Mux0~129_combout\,
	datac => \RAM|s_memory[190][7]~q\,
	datad => \RAM|s_memory[174][7]~q\,
	combout => \RAM|Mux0~130_combout\);

-- Location: LCCOMB_X65_Y20_N28
\RAM|Mux0~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~133_combout\ = (\Counter|s_count\(5) & (((\RAM|Mux0~130_combout\) # (\Counter|s_count\(6))))) # (!\Counter|s_count\(5) & (\RAM|Mux0~132_combout\ & ((!\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~132_combout\,
	datab => \RAM|Mux0~130_combout\,
	datac => \Counter|s_count\(5),
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux0~133_combout\);

-- Location: LCCOMB_X65_Y20_N22
\RAM|Mux0~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~136_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux0~133_combout\ & (\RAM|Mux0~135_combout\)) # (!\RAM|Mux0~133_combout\ & ((\RAM|Mux0~128_combout\))))) # (!\Counter|s_count\(6) & (((\RAM|Mux0~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~135_combout\,
	datab => \Counter|s_count\(6),
	datac => \RAM|Mux0~128_combout\,
	datad => \RAM|Mux0~133_combout\,
	combout => \RAM|Mux0~136_combout\);

-- Location: LCCOMB_X67_Y23_N20
\RAM|s_memory[249][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[249][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[249][7]~feeder_combout\);

-- Location: LCCOMB_X69_Y24_N24
\RAM|Decoder0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~11_combout\ = (!\Counter|s_count\(1) & (\Counter|s_count\(0) & (!\Counter|s_count\(2) & \Timer|delay~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(0),
	datac => \Counter|s_count\(2),
	datad => \Timer|delay~q\,
	combout => \RAM|Decoder0~11_combout\);

-- Location: LCCOMB_X68_Y23_N24
\RAM|s_memory[249][3]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[249][3]~221_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~23_combout\ & \RAM|Decoder0~11_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~23_combout\,
	datad => \RAM|Decoder0~11_combout\,
	combout => \RAM|s_memory[249][3]~221_combout\);

-- Location: FF_X67_Y23_N21
\RAM|s_memory[249][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[249][7]~feeder_combout\,
	ena => \RAM|s_memory[249][3]~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[249][7]~q\);

-- Location: LCCOMB_X67_Y23_N10
\RAM|s_memory[233][0]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[233][0]~222_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~22_combout\ & \RAM|Decoder0~11_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~22_combout\,
	datad => \RAM|Decoder0~11_combout\,
	combout => \RAM|s_memory[233][0]~222_combout\);

-- Location: FF_X67_Y23_N31
\RAM|s_memory[233][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[233][0]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[233][7]~q\);

-- Location: LCCOMB_X67_Y23_N30
\RAM|Mux0~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~144_combout\ = (\Counter|s_count\(4) & ((\RAM|s_memory[249][7]~q\) # ((\Counter|s_count\(2))))) # (!\Counter|s_count\(4) & (((\RAM|s_memory[233][7]~q\ & !\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[249][7]~q\,
	datac => \RAM|s_memory[233][7]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux0~144_combout\);

-- Location: LCCOMB_X66_Y23_N16
\RAM|s_memory[237][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[237][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[237][7]~feeder_combout\);

-- Location: LCCOMB_X69_Y24_N22
\RAM|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~2_combout\ = (!\Counter|s_count\(1) & (\Counter|s_count\(0) & (\Counter|s_count\(2) & \Timer|delay~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(0),
	datac => \Counter|s_count\(2),
	datad => \Timer|delay~q\,
	combout => \RAM|Decoder0~2_combout\);

-- Location: LCCOMB_X66_Y23_N8
\RAM|s_memory[237][3]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[237][3]~220_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~22_combout\ & \RAM|Decoder0~2_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~22_combout\,
	datad => \RAM|Decoder0~2_combout\,
	combout => \RAM|s_memory[237][3]~220_combout\);

-- Location: FF_X66_Y23_N17
\RAM|s_memory[237][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[237][7]~feeder_combout\,
	ena => \RAM|s_memory[237][3]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[237][7]~q\);

-- Location: LCCOMB_X66_Y23_N10
\RAM|s_memory[253][1]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[253][1]~223_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~2_combout\ & \RAM|Decoder0~23_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \RAM|Decoder0~2_combout\,
	datac => \KEY[1]~input_o\,
	datad => \RAM|Decoder0~23_combout\,
	combout => \RAM|s_memory[253][1]~223_combout\);

-- Location: FF_X66_Y23_N23
\RAM|s_memory[253][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[253][1]~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[253][7]~q\);

-- Location: LCCOMB_X66_Y23_N22
\RAM|Mux0~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~145_combout\ = (\RAM|Mux0~144_combout\ & (((\RAM|s_memory[253][7]~q\) # (!\Counter|s_count\(2))))) # (!\RAM|Mux0~144_combout\ & (\RAM|s_memory[237][7]~q\ & ((\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~144_combout\,
	datab => \RAM|s_memory[237][7]~q\,
	datac => \RAM|s_memory[253][7]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux0~145_combout\);

-- Location: LCCOMB_X61_Y23_N0
\RAM|s_memory[173][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[173][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[173][7]~feeder_combout\);

-- Location: LCCOMB_X61_Y23_N14
\RAM|s_memory[173][1]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[173][1]~208_combout\ = ((\RAM|Decoder0~2_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~17_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~2_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~17_combout\,
	combout => \RAM|s_memory[173][1]~208_combout\);

-- Location: FF_X61_Y23_N1
\RAM|s_memory[173][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[173][7]~feeder_combout\,
	ena => \RAM|s_memory[173][1]~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[173][7]~q\);

-- Location: LCCOMB_X61_Y24_N30
\RAM|s_memory[189][2]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[189][2]~211_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~16_combout\ & \RAM|Decoder0~2_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~16_combout\,
	datad => \RAM|Decoder0~2_combout\,
	combout => \RAM|s_memory[189][2]~211_combout\);

-- Location: FF_X61_Y23_N27
\RAM|s_memory[189][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[189][2]~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[189][7]~q\);

-- Location: LCCOMB_X68_Y23_N6
\RAM|s_memory[169][1]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[169][1]~210_combout\ = ((\RAM|Decoder0~11_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~17_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~11_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~17_combout\,
	combout => \RAM|s_memory[169][1]~210_combout\);

-- Location: FF_X60_Y23_N3
\RAM|s_memory[169][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[169][1]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[169][7]~q\);

-- Location: LCCOMB_X60_Y23_N28
\RAM|s_memory[185][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[185][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[185][7]~feeder_combout\);

-- Location: LCCOMB_X60_Y23_N30
\RAM|s_memory[185][2]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[185][2]~209_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~16_combout\ & \RAM|Decoder0~11_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~16_combout\,
	datad => \RAM|Decoder0~11_combout\,
	combout => \RAM|s_memory[185][2]~209_combout\);

-- Location: FF_X60_Y23_N29
\RAM|s_memory[185][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[185][7]~feeder_combout\,
	ena => \RAM|s_memory[185][2]~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[185][7]~q\);

-- Location: LCCOMB_X60_Y23_N2
\RAM|Mux0~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~137_combout\ = (\Counter|s_count\(4) & ((\Counter|s_count\(2)) # ((\RAM|s_memory[185][7]~q\)))) # (!\Counter|s_count\(4) & (!\Counter|s_count\(2) & (\RAM|s_memory[169][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[169][7]~q\,
	datad => \RAM|s_memory[185][7]~q\,
	combout => \RAM|Mux0~137_combout\);

-- Location: LCCOMB_X61_Y23_N26
\RAM|Mux0~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~138_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux0~137_combout\ & ((\RAM|s_memory[189][7]~q\))) # (!\RAM|Mux0~137_combout\ & (\RAM|s_memory[173][7]~q\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux0~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[173][7]~q\,
	datac => \RAM|s_memory[189][7]~q\,
	datad => \RAM|Mux0~137_combout\,
	combout => \RAM|Mux0~138_combout\);

-- Location: LCCOMB_X62_Y23_N8
\RAM|s_memory[141][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[141][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[141][7]~feeder_combout\);

-- Location: LCCOMB_X62_Y23_N30
\RAM|s_memory[141][6]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[141][6]~216_combout\ = ((\RAM|Decoder0~21_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~2_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~21_combout\,
	datab => \KEY[1]~input_o\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~2_combout\,
	combout => \RAM|s_memory[141][6]~216_combout\);

-- Location: FF_X62_Y23_N9
\RAM|s_memory[141][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[141][7]~feeder_combout\,
	ena => \RAM|s_memory[141][6]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[141][7]~q\);

-- Location: LCCOMB_X59_Y25_N30
\RAM|s_memory[157][2]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[157][2]~219_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~20_combout\ & \RAM|Decoder0~2_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~20_combout\,
	datad => \RAM|Decoder0~2_combout\,
	combout => \RAM|s_memory[157][2]~219_combout\);

-- Location: FF_X59_Y25_N25
\RAM|s_memory[157][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[157][2]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[157][7]~q\);

-- Location: LCCOMB_X60_Y26_N28
\RAM|s_memory[153][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[153][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[153][7]~feeder_combout\);

-- Location: LCCOMB_X60_Y26_N14
\RAM|s_memory[153][7]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[153][7]~217_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~11_combout\ & \RAM|Decoder0~20_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~11_combout\,
	datad => \RAM|Decoder0~20_combout\,
	combout => \RAM|s_memory[153][7]~217_combout\);

-- Location: FF_X60_Y26_N29
\RAM|s_memory[153][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[153][7]~feeder_combout\,
	ena => \RAM|s_memory[153][7]~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[153][7]~q\);

-- Location: LCCOMB_X60_Y29_N12
\RAM|s_memory[137][5]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[137][5]~218_combout\ = ((\RAM|Decoder0~21_combout\ & (\RAM|Decoder0~11_combout\ & \Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~21_combout\,
	datac => \RAM|Decoder0~11_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[137][5]~218_combout\);

-- Location: FF_X60_Y26_N7
\RAM|s_memory[137][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[137][5]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[137][7]~q\);

-- Location: LCCOMB_X60_Y26_N6
\RAM|Mux0~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~141_combout\ = (\Counter|s_count\(4) & ((\RAM|s_memory[153][7]~q\) # ((\Counter|s_count\(2))))) # (!\Counter|s_count\(4) & (((\RAM|s_memory[137][7]~q\ & !\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[153][7]~q\,
	datac => \RAM|s_memory[137][7]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux0~141_combout\);

-- Location: LCCOMB_X59_Y25_N24
\RAM|Mux0~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~142_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux0~141_combout\ & ((\RAM|s_memory[157][7]~q\))) # (!\RAM|Mux0~141_combout\ & (\RAM|s_memory[141][7]~q\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux0~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[141][7]~q\,
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[157][7]~q\,
	datad => \RAM|Mux0~141_combout\,
	combout => \RAM|Mux0~142_combout\);

-- Location: LCCOMB_X59_Y28_N22
\RAM|s_memory[201][2]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[201][2]~214_combout\ = ((\RAM|Decoder0~18_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~11_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~18_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~11_combout\,
	combout => \RAM|s_memory[201][2]~214_combout\);

-- Location: FF_X59_Y28_N19
\RAM|s_memory[201][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[201][2]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[201][7]~q\);

-- Location: LCCOMB_X59_Y28_N12
\RAM|s_memory[217][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[217][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[217][7]~feeder_combout\);

-- Location: LCCOMB_X59_Y28_N4
\RAM|s_memory[217][2]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[217][2]~213_combout\ = ((\RAM|Decoder0~19_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~11_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~19_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~11_combout\,
	combout => \RAM|s_memory[217][2]~213_combout\);

-- Location: FF_X59_Y28_N13
\RAM|s_memory[217][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[217][7]~feeder_combout\,
	ena => \RAM|s_memory[217][2]~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[217][7]~q\);

-- Location: LCCOMB_X59_Y28_N18
\RAM|Mux0~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~139_combout\ = (\Counter|s_count\(2) & (\Counter|s_count\(4))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(4) & ((\RAM|s_memory[217][7]~q\))) # (!\Counter|s_count\(4) & (\RAM|s_memory[201][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[201][7]~q\,
	datad => \RAM|s_memory[217][7]~q\,
	combout => \RAM|Mux0~139_combout\);

-- Location: LCCOMB_X66_Y28_N10
\RAM|s_memory[221][5]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[221][5]~215_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~2_combout\ & \RAM|Decoder0~19_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~2_combout\,
	datad => \RAM|Decoder0~19_combout\,
	combout => \RAM|s_memory[221][5]~215_combout\);

-- Location: FF_X62_Y24_N7
\RAM|s_memory[221][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[221][5]~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[221][7]~q\);

-- Location: LCCOMB_X62_Y24_N16
\RAM|s_memory[205][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[205][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[205][7]~feeder_combout\);

-- Location: LCCOMB_X62_Y24_N26
\RAM|s_memory[205][5]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[205][5]~212_combout\ = ((\RAM|Decoder0~18_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~2_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~18_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~2_combout\,
	combout => \RAM|s_memory[205][5]~212_combout\);

-- Location: FF_X62_Y24_N17
\RAM|s_memory[205][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[205][7]~feeder_combout\,
	ena => \RAM|s_memory[205][5]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[205][7]~q\);

-- Location: LCCOMB_X62_Y24_N6
\RAM|Mux0~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~140_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux0~139_combout\ & (\RAM|s_memory[221][7]~q\)) # (!\RAM|Mux0~139_combout\ & ((\RAM|s_memory[205][7]~q\))))) # (!\Counter|s_count\(2) & (\RAM|Mux0~139_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|Mux0~139_combout\,
	datac => \RAM|s_memory[221][7]~q\,
	datad => \RAM|s_memory[205][7]~q\,
	combout => \RAM|Mux0~140_combout\);

-- Location: LCCOMB_X63_Y23_N16
\RAM|Mux0~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~143_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(6) & ((\RAM|Mux0~140_combout\))) # (!\Counter|s_count\(6) & (\RAM|Mux0~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux0~142_combout\,
	datac => \RAM|Mux0~140_combout\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux0~143_combout\);

-- Location: LCCOMB_X63_Y23_N26
\RAM|Mux0~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~146_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux0~143_combout\ & (\RAM|Mux0~145_combout\)) # (!\RAM|Mux0~143_combout\ & ((\RAM|Mux0~138_combout\))))) # (!\Counter|s_count\(5) & (((\RAM|Mux0~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux0~145_combout\,
	datac => \RAM|Mux0~138_combout\,
	datad => \RAM|Mux0~143_combout\,
	combout => \RAM|Mux0~146_combout\);

-- Location: LCCOMB_X65_Y27_N0
\RAM|s_memory[236][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[236][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[236][7]~feeder_combout\);

-- Location: LCCOMB_X69_Y24_N0
\RAM|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~3_combout\ = (!\Counter|s_count\(1) & (!\Counter|s_count\(0) & (\Counter|s_count\(2) & \Timer|delay~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(0),
	datac => \Counter|s_count\(2),
	datad => \Timer|delay~q\,
	combout => \RAM|Decoder0~3_combout\);

-- Location: LCCOMB_X69_Y27_N22
\RAM|s_memory[236][6]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[236][6]~236_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~3_combout\ & \RAM|Decoder0~22_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~3_combout\,
	datad => \RAM|Decoder0~22_combout\,
	combout => \RAM|s_memory[236][6]~236_combout\);

-- Location: FF_X65_Y27_N1
\RAM|s_memory[236][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[236][7]~feeder_combout\,
	ena => \RAM|s_memory[236][6]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[236][7]~q\);

-- Location: LCCOMB_X69_Y25_N16
\RAM|Decoder0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~15_combout\ = (!\Counter|s_count\(1) & (\Timer|delay~q\ & (!\Counter|s_count\(2) & !\Counter|s_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Timer|delay~q\,
	datac => \Counter|s_count\(2),
	datad => \Counter|s_count\(0),
	combout => \RAM|Decoder0~15_combout\);

-- Location: LCCOMB_X65_Y26_N0
\RAM|s_memory[232][0]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[232][0]~238_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~22_combout\ & \RAM|Decoder0~15_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~22_combout\,
	datad => \RAM|Decoder0~15_combout\,
	combout => \RAM|s_memory[232][0]~238_combout\);

-- Location: FF_X67_Y27_N27
\RAM|s_memory[232][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[232][0]~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[232][7]~q\);

-- Location: LCCOMB_X67_Y27_N20
\RAM|s_memory[248][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[248][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[248][7]~feeder_combout\);

-- Location: LCCOMB_X67_Y27_N8
\RAM|s_memory[248][0]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[248][0]~237_combout\ = ((\RAM|Decoder0~15_combout\ & (\RAM|Decoder0~23_combout\ & \Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~15_combout\,
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~23_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[248][0]~237_combout\);

-- Location: FF_X67_Y27_N21
\RAM|s_memory[248][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[248][7]~feeder_combout\,
	ena => \RAM|s_memory[248][0]~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[248][7]~q\);

-- Location: LCCOMB_X67_Y27_N26
\RAM|Mux0~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~154_combout\ = (\Counter|s_count\(2) & (\Counter|s_count\(4))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(4) & ((\RAM|s_memory[248][7]~q\))) # (!\Counter|s_count\(4) & (\RAM|s_memory[232][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[232][7]~q\,
	datad => \RAM|s_memory[248][7]~q\,
	combout => \RAM|Mux0~154_combout\);

-- Location: LCCOMB_X69_Y27_N4
\RAM|s_memory[252][4]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[252][4]~239_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~3_combout\ & \RAM|Decoder0~23_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~3_combout\,
	datad => \RAM|Decoder0~23_combout\,
	combout => \RAM|s_memory[252][4]~239_combout\);

-- Location: FF_X69_Y27_N27
\RAM|s_memory[252][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[252][4]~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[252][7]~q\);

-- Location: LCCOMB_X69_Y27_N26
\RAM|Mux0~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~155_combout\ = (\RAM|Mux0~154_combout\ & (((\RAM|s_memory[252][7]~q\) # (!\Counter|s_count\(2))))) # (!\RAM|Mux0~154_combout\ & (\RAM|s_memory[236][7]~q\ & ((\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[236][7]~q\,
	datab => \RAM|Mux0~154_combout\,
	datac => \RAM|s_memory[252][7]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux0~155_combout\);

-- Location: LCCOMB_X66_Y27_N10
\RAM|s_memory[168][1]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[168][1]~226_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~15_combout\ & \RAM|Decoder0~17_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~15_combout\,
	datad => \RAM|Decoder0~17_combout\,
	combout => \RAM|s_memory[168][1]~226_combout\);

-- Location: FF_X63_Y27_N11
\RAM|s_memory[168][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[168][1]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[168][7]~q\);

-- Location: LCCOMB_X63_Y27_N24
\RAM|s_memory[184][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[184][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[184][7]~feeder_combout\);

-- Location: LCCOMB_X63_Y23_N8
\RAM|s_memory[184][2]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[184][2]~225_combout\ = ((\RAM|Decoder0~16_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~15_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~16_combout\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~15_combout\,
	datad => \KEY[1]~input_o\,
	combout => \RAM|s_memory[184][2]~225_combout\);

-- Location: FF_X63_Y27_N25
\RAM|s_memory[184][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[184][7]~feeder_combout\,
	ena => \RAM|s_memory[184][2]~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[184][7]~q\);

-- Location: LCCOMB_X63_Y27_N10
\RAM|Mux0~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~147_combout\ = (\Counter|s_count\(2) & (\Counter|s_count\(4))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(4) & ((\RAM|s_memory[184][7]~q\))) # (!\Counter|s_count\(4) & (\RAM|s_memory[168][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[168][7]~q\,
	datad => \RAM|s_memory[184][7]~q\,
	combout => \RAM|Mux0~147_combout\);

-- Location: LCCOMB_X69_Y27_N24
\RAM|s_memory[188][2]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[188][2]~227_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~3_combout\ & \RAM|Decoder0~16_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~3_combout\,
	datad => \RAM|Decoder0~16_combout\,
	combout => \RAM|s_memory[188][2]~227_combout\);

-- Location: FF_X69_Y27_N9
\RAM|s_memory[188][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[188][2]~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[188][7]~q\);

-- Location: LCCOMB_X66_Y24_N20
\RAM|s_memory[172][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[172][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[172][7]~feeder_combout\);

-- Location: LCCOMB_X66_Y24_N12
\RAM|s_memory[172][7]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[172][7]~224_combout\ = ((\RAM|Decoder0~17_combout\ & (\RAM|Decoder0~3_combout\ & \Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~17_combout\,
	datab => \RAM|Decoder0~3_combout\,
	datac => \Counter|s_count\(7),
	datad => \KEY[1]~input_o\,
	combout => \RAM|s_memory[172][7]~224_combout\);

-- Location: FF_X66_Y24_N21
\RAM|s_memory[172][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[172][7]~feeder_combout\,
	ena => \RAM|s_memory[172][7]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[172][7]~q\);

-- Location: LCCOMB_X69_Y27_N8
\RAM|Mux0~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~148_combout\ = (\RAM|Mux0~147_combout\ & (((\RAM|s_memory[188][7]~q\)) # (!\Counter|s_count\(2)))) # (!\RAM|Mux0~147_combout\ & (\Counter|s_count\(2) & ((\RAM|s_memory[172][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~147_combout\,
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[188][7]~q\,
	datad => \RAM|s_memory[172][7]~q\,
	combout => \RAM|Mux0~148_combout\);

-- Location: LCCOMB_X65_Y30_N26
\RAM|s_memory[200][1]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[200][1]~230_combout\ = ((\RAM|Decoder0~18_combout\ & (\RAM|Decoder0~15_combout\ & \Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~18_combout\,
	datac => \RAM|Decoder0~15_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[200][1]~230_combout\);

-- Location: FF_X65_Y30_N7
\RAM|s_memory[200][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[200][1]~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[200][7]~q\);

-- Location: LCCOMB_X65_Y30_N0
\RAM|s_memory[216][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[216][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[216][7]~feeder_combout\);

-- Location: LCCOMB_X66_Y30_N30
\RAM|s_memory[216][2]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[216][2]~229_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~15_combout\ & \RAM|Decoder0~19_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~15_combout\,
	datad => \RAM|Decoder0~19_combout\,
	combout => \RAM|s_memory[216][2]~229_combout\);

-- Location: FF_X65_Y30_N1
\RAM|s_memory[216][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[216][7]~feeder_combout\,
	ena => \RAM|s_memory[216][2]~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[216][7]~q\);

-- Location: LCCOMB_X65_Y30_N6
\RAM|Mux0~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~149_combout\ = (\Counter|s_count\(4) & ((\Counter|s_count\(2)) # ((\RAM|s_memory[216][7]~q\)))) # (!\Counter|s_count\(4) & (!\Counter|s_count\(2) & (\RAM|s_memory[200][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[200][7]~q\,
	datad => \RAM|s_memory[216][7]~q\,
	combout => \RAM|Mux0~149_combout\);

-- Location: LCCOMB_X60_Y30_N4
\RAM|s_memory[204][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[204][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[204][7]~feeder_combout\);

-- Location: LCCOMB_X60_Y30_N0
\RAM|s_memory[204][7]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[204][7]~228_combout\ = ((\RAM|Decoder0~18_combout\ & (\RAM|Decoder0~3_combout\ & \Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~18_combout\,
	datac => \RAM|Decoder0~3_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[204][7]~228_combout\);

-- Location: FF_X60_Y30_N5
\RAM|s_memory[204][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[204][7]~feeder_combout\,
	ena => \RAM|s_memory[204][7]~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[204][7]~q\);

-- Location: LCCOMB_X66_Y28_N24
\RAM|s_memory[220][2]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[220][2]~231_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~3_combout\ & \RAM|Decoder0~19_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~3_combout\,
	datad => \RAM|Decoder0~19_combout\,
	combout => \RAM|s_memory[220][2]~231_combout\);

-- Location: FF_X60_Y30_N19
\RAM|s_memory[220][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[220][2]~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[220][7]~q\);

-- Location: LCCOMB_X60_Y30_N18
\RAM|Mux0~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~150_combout\ = (\RAM|Mux0~149_combout\ & (((\RAM|s_memory[220][7]~q\) # (!\Counter|s_count\(2))))) # (!\RAM|Mux0~149_combout\ & (\RAM|s_memory[204][7]~q\ & ((\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~149_combout\,
	datab => \RAM|s_memory[204][7]~q\,
	datac => \RAM|s_memory[220][7]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux0~150_combout\);

-- Location: LCCOMB_X60_Y29_N16
\RAM|s_memory[140][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[140][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[140][7]~feeder_combout\);

-- Location: LCCOMB_X60_Y29_N22
\RAM|s_memory[140][6]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[140][6]~232_combout\ = ((\RAM|Decoder0~21_combout\ & (\RAM|Decoder0~3_combout\ & \Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~21_combout\,
	datac => \RAM|Decoder0~3_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[140][6]~232_combout\);

-- Location: FF_X60_Y29_N17
\RAM|s_memory[140][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[140][7]~feeder_combout\,
	ena => \RAM|s_memory[140][6]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[140][7]~q\);

-- Location: LCCOMB_X61_Y32_N20
\RAM|s_memory[156][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[156][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[156][7]~feeder_combout\);

-- Location: LCCOMB_X61_Y32_N18
\RAM|s_memory[156][2]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[156][2]~235_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~3_combout\ & \RAM|Decoder0~20_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~3_combout\,
	datad => \RAM|Decoder0~20_combout\,
	combout => \RAM|s_memory[156][2]~235_combout\);

-- Location: FF_X61_Y32_N21
\RAM|s_memory[156][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[156][7]~feeder_combout\,
	ena => \RAM|s_memory[156][2]~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[156][7]~q\);

-- Location: LCCOMB_X69_Y26_N10
\RAM|s_memory[136][7]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[136][7]~234_combout\ = ((\RAM|Decoder0~21_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~15_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~21_combout\,
	datab => \KEY[1]~input_o\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~15_combout\,
	combout => \RAM|s_memory[136][7]~234_combout\);

-- Location: FF_X63_Y30_N31
\RAM|s_memory[136][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[136][7]~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[136][7]~q\);

-- Location: LCCOMB_X63_Y30_N20
\RAM|s_memory[152][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[152][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[152][7]~feeder_combout\);

-- Location: LCCOMB_X63_Y30_N18
\RAM|s_memory[152][4]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[152][4]~233_combout\ = ((\RAM|Decoder0~20_combout\ & (\RAM|Decoder0~15_combout\ & \Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~20_combout\,
	datac => \RAM|Decoder0~15_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[152][4]~233_combout\);

-- Location: FF_X63_Y30_N21
\RAM|s_memory[152][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[152][7]~feeder_combout\,
	ena => \RAM|s_memory[152][4]~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[152][7]~q\);

-- Location: LCCOMB_X63_Y30_N30
\RAM|Mux0~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~151_combout\ = (\Counter|s_count\(4) & ((\Counter|s_count\(2)) # ((\RAM|s_memory[152][7]~q\)))) # (!\Counter|s_count\(4) & (!\Counter|s_count\(2) & (\RAM|s_memory[136][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[136][7]~q\,
	datad => \RAM|s_memory[152][7]~q\,
	combout => \RAM|Mux0~151_combout\);

-- Location: LCCOMB_X60_Y29_N18
\RAM|Mux0~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~152_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux0~151_combout\ & ((\RAM|s_memory[156][7]~q\))) # (!\RAM|Mux0~151_combout\ & (\RAM|s_memory[140][7]~q\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux0~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[140][7]~q\,
	datac => \RAM|s_memory[156][7]~q\,
	datad => \RAM|Mux0~151_combout\,
	combout => \RAM|Mux0~152_combout\);

-- Location: LCCOMB_X59_Y27_N20
\RAM|Mux0~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~153_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(6) & (\RAM|Mux0~150_combout\)) # (!\Counter|s_count\(6) & ((\RAM|Mux0~152_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux0~150_combout\,
	datac => \RAM|Mux0~152_combout\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux0~153_combout\);

-- Location: LCCOMB_X69_Y27_N28
\RAM|Mux0~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~156_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux0~153_combout\ & (\RAM|Mux0~155_combout\)) # (!\RAM|Mux0~153_combout\ & ((\RAM|Mux0~148_combout\))))) # (!\Counter|s_count\(5) & (((\RAM|Mux0~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~155_combout\,
	datab => \Counter|s_count\(5),
	datac => \RAM|Mux0~148_combout\,
	datad => \RAM|Mux0~153_combout\,
	combout => \RAM|Mux0~156_combout\);

-- Location: LCCOMB_X65_Y20_N16
\RAM|Mux0~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~157_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(0))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(0) & (\RAM|Mux0~146_combout\)) # (!\Counter|s_count\(0) & ((\RAM|Mux0~156_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~146_combout\,
	datab => \Counter|s_count\(1),
	datac => \RAM|Mux0~156_combout\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux0~157_combout\);

-- Location: LCCOMB_X59_Y24_N16
\RAM|s_memory[187][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[187][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[187][7]~feeder_combout\);

-- Location: LCCOMB_X69_Y24_N2
\RAM|Decoder0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~9_combout\ = (\Counter|s_count\(1) & (\Counter|s_count\(0) & (!\Counter|s_count\(2) & \Timer|delay~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(0),
	datac => \Counter|s_count\(2),
	datad => \Timer|delay~q\,
	combout => \RAM|Decoder0~9_combout\);

-- Location: LCCOMB_X66_Y27_N4
\RAM|s_memory[187][2]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[187][2]~241_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~9_combout\ & \RAM|Decoder0~16_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~9_combout\,
	datad => \RAM|Decoder0~16_combout\,
	combout => \RAM|s_memory[187][2]~241_combout\);

-- Location: FF_X59_Y24_N17
\RAM|s_memory[187][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[187][7]~feeder_combout\,
	ena => \RAM|s_memory[187][2]~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[187][7]~q\);

-- Location: LCCOMB_X66_Y27_N22
\RAM|s_memory[155][2]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[155][2]~242_combout\ = ((\RAM|Decoder0~20_combout\ & (\RAM|Decoder0~9_combout\ & \Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~20_combout\,
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~9_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[155][2]~242_combout\);

-- Location: FF_X59_Y24_N11
\RAM|s_memory[155][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[155][2]~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[155][7]~q\);

-- Location: LCCOMB_X59_Y24_N10
\RAM|Mux0~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~158_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(5))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(5) & (\RAM|s_memory[187][7]~q\)) # (!\Counter|s_count\(5) & ((\RAM|s_memory[155][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[187][7]~q\,
	datac => \RAM|s_memory[155][7]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux0~158_combout\);

-- Location: LCCOMB_X69_Y24_N30
\RAM|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~4_combout\ = (\Counter|s_count\(1) & (\Counter|s_count\(0) & (\Counter|s_count\(2) & \Timer|delay~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(0),
	datac => \Counter|s_count\(2),
	datad => \Timer|delay~q\,
	combout => \RAM|Decoder0~4_combout\);

-- Location: LCCOMB_X59_Y26_N4
\RAM|s_memory[191][4]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[191][4]~243_combout\ = ((\RAM|Decoder0~16_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~4_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~16_combout\,
	datab => \KEY[1]~input_o\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~4_combout\,
	combout => \RAM|s_memory[191][4]~243_combout\);

-- Location: FF_X59_Y26_N31
\RAM|s_memory[191][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[191][4]~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[191][7]~q\);

-- Location: LCCOMB_X59_Y26_N0
\RAM|s_memory[159][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[159][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[159][7]~feeder_combout\);

-- Location: LCCOMB_X59_Y26_N6
\RAM|s_memory[159][3]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[159][3]~240_combout\ = ((\RAM|Decoder0~20_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~4_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~20_combout\,
	datab => \KEY[1]~input_o\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~4_combout\,
	combout => \RAM|s_memory[159][3]~240_combout\);

-- Location: FF_X59_Y26_N1
\RAM|s_memory[159][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[159][7]~feeder_combout\,
	ena => \RAM|s_memory[159][3]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[159][7]~q\);

-- Location: LCCOMB_X59_Y26_N30
\RAM|Mux0~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~159_combout\ = (\RAM|Mux0~158_combout\ & (((\RAM|s_memory[191][7]~q\)) # (!\Counter|s_count\(2)))) # (!\RAM|Mux0~158_combout\ & (\Counter|s_count\(2) & ((\RAM|s_memory[159][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~158_combout\,
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[191][7]~q\,
	datad => \RAM|s_memory[159][7]~q\,
	combout => \RAM|Mux0~159_combout\);

-- Location: LCCOMB_X65_Y28_N8
\RAM|s_memory[203][4]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[203][4]~246_combout\ = ((\RAM|Decoder0~9_combout\ & (\RAM|Decoder0~18_combout\ & \Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~9_combout\,
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~18_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[203][4]~246_combout\);

-- Location: FF_X65_Y28_N13
\RAM|s_memory[203][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[203][4]~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[203][7]~q\);

-- Location: LCCOMB_X63_Y24_N24
\RAM|s_memory[235][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[235][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[235][7]~feeder_combout\);

-- Location: LCCOMB_X65_Y26_N10
\RAM|s_memory[235][0]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[235][0]~245_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~22_combout\ & \RAM|Decoder0~9_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~22_combout\,
	datad => \RAM|Decoder0~9_combout\,
	combout => \RAM|s_memory[235][0]~245_combout\);

-- Location: FF_X63_Y24_N25
\RAM|s_memory[235][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[235][7]~feeder_combout\,
	ena => \RAM|s_memory[235][0]~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[235][7]~q\);

-- Location: LCCOMB_X65_Y28_N12
\RAM|Mux0~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~160_combout\ = (\Counter|s_count\(2) & (\Counter|s_count\(5))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(5) & ((\RAM|s_memory[235][7]~q\))) # (!\Counter|s_count\(5) & (\RAM|s_memory[203][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[203][7]~q\,
	datad => \RAM|s_memory[235][7]~q\,
	combout => \RAM|Mux0~160_combout\);

-- Location: LCCOMB_X61_Y24_N8
\RAM|s_memory[207][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[207][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[207][7]~feeder_combout\);

-- Location: LCCOMB_X61_Y24_N4
\RAM|s_memory[207][0]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[207][0]~244_combout\ = ((\RAM|Decoder0~4_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~18_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~4_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~18_combout\,
	combout => \RAM|s_memory[207][0]~244_combout\);

-- Location: FF_X61_Y24_N9
\RAM|s_memory[207][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[207][7]~feeder_combout\,
	ena => \RAM|s_memory[207][0]~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[207][7]~q\);

-- Location: LCCOMB_X63_Y23_N30
\RAM|s_memory[239][6]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[239][6]~247_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~4_combout\ & \RAM|Decoder0~22_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~4_combout\,
	datad => \RAM|Decoder0~22_combout\,
	combout => \RAM|s_memory[239][6]~247_combout\);

-- Location: FF_X61_Y24_N27
\RAM|s_memory[239][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[239][6]~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[239][7]~q\);

-- Location: LCCOMB_X61_Y24_N26
\RAM|Mux0~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~161_combout\ = (\RAM|Mux0~160_combout\ & (((\RAM|s_memory[239][7]~q\) # (!\Counter|s_count\(2))))) # (!\RAM|Mux0~160_combout\ & (\RAM|s_memory[207][7]~q\ & ((\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~160_combout\,
	datab => \RAM|s_memory[207][7]~q\,
	datac => \RAM|s_memory[239][7]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux0~161_combout\);

-- Location: LCCOMB_X60_Y25_N12
\RAM|s_memory[171][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[171][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[171][7]~feeder_combout\);

-- Location: LCCOMB_X60_Y25_N4
\RAM|s_memory[171][4]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[171][4]~249_combout\ = ((\RAM|Decoder0~9_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~17_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~9_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~17_combout\,
	combout => \RAM|s_memory[171][4]~249_combout\);

-- Location: FF_X60_Y25_N13
\RAM|s_memory[171][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[171][7]~feeder_combout\,
	ena => \RAM|s_memory[171][4]~249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[171][7]~q\);

-- Location: LCCOMB_X58_Y25_N30
\RAM|s_memory[139][3]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[139][3]~250_combout\ = ((\RAM|Decoder0~21_combout\ & (\RAM|Decoder0~9_combout\ & \Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~21_combout\,
	datac => \RAM|Decoder0~9_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[139][3]~250_combout\);

-- Location: FF_X60_Y25_N19
\RAM|s_memory[139][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[139][3]~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[139][7]~q\);

-- Location: LCCOMB_X60_Y25_N18
\RAM|Mux0~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~162_combout\ = (\Counter|s_count\(5) & ((\RAM|s_memory[171][7]~q\) # ((\Counter|s_count\(2))))) # (!\Counter|s_count\(5) & (((\RAM|s_memory[139][7]~q\ & !\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[171][7]~q\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[139][7]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux0~162_combout\);

-- Location: LCCOMB_X60_Y27_N2
\RAM|s_memory[175][7]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[175][7]~251_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~4_combout\ & \RAM|Decoder0~17_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~4_combout\,
	datad => \RAM|Decoder0~17_combout\,
	combout => \RAM|s_memory[175][7]~251_combout\);

-- Location: FF_X61_Y26_N7
\RAM|s_memory[175][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[175][7]~251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[175][7]~q\);

-- Location: LCCOMB_X61_Y26_N16
\RAM|s_memory[143][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[143][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[143][7]~feeder_combout\);

-- Location: LCCOMB_X61_Y26_N22
\RAM|s_memory[143][5]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[143][5]~248_combout\ = ((\RAM|Decoder0~21_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~4_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~21_combout\,
	datab => \KEY[1]~input_o\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~4_combout\,
	combout => \RAM|s_memory[143][5]~248_combout\);

-- Location: FF_X61_Y26_N17
\RAM|s_memory[143][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[143][7]~feeder_combout\,
	ena => \RAM|s_memory[143][5]~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[143][7]~q\);

-- Location: LCCOMB_X61_Y26_N6
\RAM|Mux0~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~163_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux0~162_combout\ & (\RAM|s_memory[175][7]~q\)) # (!\RAM|Mux0~162_combout\ & ((\RAM|s_memory[143][7]~q\))))) # (!\Counter|s_count\(2) & (\RAM|Mux0~162_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|Mux0~162_combout\,
	datac => \RAM|s_memory[175][7]~q\,
	datad => \RAM|s_memory[143][7]~q\,
	combout => \RAM|Mux0~163_combout\);

-- Location: LCCOMB_X61_Y24_N28
\RAM|Mux0~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~164_combout\ = (\Counter|s_count\(6) & ((\Counter|s_count\(4)) # ((\RAM|Mux0~161_combout\)))) # (!\Counter|s_count\(6) & (!\Counter|s_count\(4) & ((\RAM|Mux0~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(4),
	datac => \RAM|Mux0~161_combout\,
	datad => \RAM|Mux0~163_combout\,
	combout => \RAM|Mux0~164_combout\);

-- Location: LCCOMB_X66_Y26_N2
\RAM|s_memory[255][4]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[255][4]~255_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~23_combout\ & \RAM|Decoder0~4_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~23_combout\,
	datad => \RAM|Decoder0~4_combout\,
	combout => \RAM|s_memory[255][4]~255_combout\);

-- Location: FF_X68_Y26_N13
\RAM|s_memory[255][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[255][4]~255_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[255][7]~q\);

-- Location: LCCOMB_X63_Y28_N6
\RAM|s_memory[219][2]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[219][2]~254_combout\ = ((\RAM|Decoder0~19_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~9_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~19_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~9_combout\,
	combout => \RAM|s_memory[219][2]~254_combout\);

-- Location: FF_X65_Y28_N3
\RAM|s_memory[219][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[219][2]~254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[219][7]~q\);

-- Location: LCCOMB_X66_Y26_N24
\RAM|s_memory[251][1]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[251][1]~253_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~9_combout\ & \RAM|Decoder0~23_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \RAM|Decoder0~9_combout\,
	datac => \RAM|Decoder0~23_combout\,
	datad => \KEY[1]~input_o\,
	combout => \RAM|s_memory[251][1]~253_combout\);

-- Location: FF_X66_Y26_N9
\RAM|s_memory[251][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[251][1]~253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[251][7]~q\);

-- Location: LCCOMB_X65_Y28_N2
\RAM|Mux0~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~165_combout\ = (\Counter|s_count\(2) & (\Counter|s_count\(5))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(5) & ((\RAM|s_memory[251][7]~q\))) # (!\Counter|s_count\(5) & (\RAM|s_memory[219][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[219][7]~q\,
	datad => \RAM|s_memory[251][7]~q\,
	combout => \RAM|Mux0~165_combout\);

-- Location: LCCOMB_X63_Y28_N4
\RAM|s_memory[223][0]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[223][0]~252_combout\ = ((\RAM|Decoder0~19_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~4_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~19_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~4_combout\,
	combout => \RAM|s_memory[223][0]~252_combout\);

-- Location: FF_X63_Y28_N21
\RAM|s_memory[223][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[223][0]~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[223][7]~q\);

-- Location: LCCOMB_X63_Y28_N20
\RAM|Mux0~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~166_combout\ = (\RAM|Mux0~165_combout\ & ((\RAM|s_memory[255][7]~q\) # ((!\Counter|s_count\(2))))) # (!\RAM|Mux0~165_combout\ & (((\RAM|s_memory[223][7]~q\ & \Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[255][7]~q\,
	datab => \RAM|Mux0~165_combout\,
	datac => \RAM|s_memory[223][7]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux0~166_combout\);

-- Location: LCCOMB_X62_Y20_N16
\RAM|Mux0~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~167_combout\ = (\RAM|Mux0~164_combout\ & (((\RAM|Mux0~166_combout\) # (!\Counter|s_count\(4))))) # (!\RAM|Mux0~164_combout\ & (\RAM|Mux0~159_combout\ & (\Counter|s_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~159_combout\,
	datab => \RAM|Mux0~164_combout\,
	datac => \Counter|s_count\(4),
	datad => \RAM|Mux0~166_combout\,
	combout => \RAM|Mux0~167_combout\);

-- Location: LCCOMB_X65_Y20_N10
\RAM|Mux0~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~168_combout\ = (\RAM|Mux0~157_combout\ & (((\RAM|Mux0~167_combout\) # (!\Counter|s_count\(1))))) # (!\RAM|Mux0~157_combout\ & (\RAM|Mux0~136_combout\ & (\Counter|s_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~136_combout\,
	datab => \RAM|Mux0~157_combout\,
	datac => \Counter|s_count\(1),
	datad => \RAM|Mux0~167_combout\,
	combout => \RAM|Mux0~168_combout\);

-- Location: LCCOMB_X68_Y24_N8
\RAM|Decoder0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~10_combout\ = (\Counter|s_count\(5) & (\Counter|s_count\(4) & (!\Counter|s_count\(3) & !\Counter|s_count\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(4),
	datac => \Counter|s_count\(3),
	datad => \Counter|s_count\(6),
	combout => \RAM|Decoder0~10_combout\);

-- Location: LCCOMB_X59_Y25_N8
\RAM|s_memory[180][2]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[180][2]~50_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~10_combout\ & \RAM|Decoder0~3_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~10_combout\,
	datad => \RAM|Decoder0~3_combout\,
	combout => \RAM|s_memory[180][2]~50_combout\);

-- Location: FF_X65_Y25_N11
\RAM|s_memory[180][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[180][2]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[180][7]~q\);

-- Location: LCCOMB_X65_Y25_N12
\RAM|s_memory[244][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[244][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[244][7]~feeder_combout\);

-- Location: LCCOMB_X69_Y25_N2
\RAM|Decoder0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~14_combout\ = (\Counter|s_count\(4) & (\Counter|s_count\(6) & (\Counter|s_count\(5) & !\Counter|s_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(6),
	datac => \Counter|s_count\(5),
	datad => \Counter|s_count\(3),
	combout => \RAM|Decoder0~14_combout\);

-- Location: LCCOMB_X65_Y25_N22
\RAM|s_memory[244][3]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[244][3]~49_combout\ = ((\RAM|Decoder0~14_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~3_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~14_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~3_combout\,
	combout => \RAM|s_memory[244][3]~49_combout\);

-- Location: FF_X65_Y25_N13
\RAM|s_memory[244][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[244][7]~feeder_combout\,
	ena => \RAM|s_memory[244][3]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[244][7]~q\);

-- Location: LCCOMB_X65_Y25_N10
\RAM|Mux0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~31_combout\ = (\Counter|s_count\(6) & ((\Counter|s_count\(1)) # ((\RAM|s_memory[244][7]~q\)))) # (!\Counter|s_count\(6) & (!\Counter|s_count\(1) & (\RAM|s_memory[180][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[180][7]~q\,
	datad => \RAM|s_memory[244][7]~q\,
	combout => \RAM|Mux0~31_combout\);

-- Location: LCCOMB_X70_Y21_N16
\RAM|s_memory[246][7]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[246][7]~51_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~14_combout\ & \RAM|Decoder0~1_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~14_combout\,
	datad => \RAM|Decoder0~1_combout\,
	combout => \RAM|s_memory[246][7]~51_combout\);

-- Location: FF_X65_Y21_N31
\RAM|s_memory[246][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[246][7]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[246][7]~q\);

-- Location: LCCOMB_X65_Y21_N0
\RAM|s_memory[182][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[182][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[182][7]~feeder_combout\);

-- Location: LCCOMB_X66_Y21_N24
\RAM|s_memory[182][2]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[182][2]~48_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~10_combout\ & \RAM|Decoder0~1_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~10_combout\,
	datad => \RAM|Decoder0~1_combout\,
	combout => \RAM|s_memory[182][2]~48_combout\);

-- Location: FF_X65_Y21_N1
\RAM|s_memory[182][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[182][7]~feeder_combout\,
	ena => \RAM|s_memory[182][2]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[182][7]~q\);

-- Location: LCCOMB_X65_Y21_N30
\RAM|Mux0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~32_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux0~31_combout\ & (\RAM|s_memory[246][7]~q\)) # (!\RAM|Mux0~31_combout\ & ((\RAM|s_memory[182][7]~q\))))) # (!\Counter|s_count\(1) & (\RAM|Mux0~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|Mux0~31_combout\,
	datac => \RAM|s_memory[246][7]~q\,
	datad => \RAM|s_memory[182][7]~q\,
	combout => \RAM|Mux0~32_combout\);

-- Location: LCCOMB_X68_Y21_N12
\RAM|s_memory[183][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[183][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[183][7]~feeder_combout\);

-- Location: LCCOMB_X68_Y21_N28
\RAM|s_memory[183][2]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[183][2]~60_combout\ = ((\RAM|Decoder0~10_combout\ & (\RAM|Decoder0~4_combout\ & \Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~10_combout\,
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~4_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[183][2]~60_combout\);

-- Location: FF_X68_Y21_N13
\RAM|s_memory[183][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[183][7]~feeder_combout\,
	ena => \RAM|s_memory[183][2]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[183][7]~q\);

-- Location: LCCOMB_X68_Y21_N2
\RAM|s_memory[247][2]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[247][2]~63_combout\ = ((\RAM|Decoder0~4_combout\ & (\RAM|Decoder0~14_combout\ & \Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~4_combout\,
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~14_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[247][2]~63_combout\);

-- Location: FF_X68_Y21_N31
\RAM|s_memory[247][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[247][2]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[247][7]~q\);

-- Location: LCCOMB_X66_Y21_N8
\RAM|s_memory[181][2]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[181][2]~62_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~2_combout\ & \RAM|Decoder0~10_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~2_combout\,
	datad => \RAM|Decoder0~10_combout\,
	combout => \RAM|s_memory[181][2]~62_combout\);

-- Location: FF_X67_Y21_N23
\RAM|s_memory[181][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[181][2]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[181][7]~q\);

-- Location: LCCOMB_X67_Y21_N0
\RAM|s_memory[245][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[245][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[245][7]~feeder_combout\);

-- Location: LCCOMB_X66_Y21_N30
\RAM|s_memory[245][5]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[245][5]~61_combout\ = ((\RAM|Decoder0~14_combout\ & (\RAM|Decoder0~2_combout\ & \Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~14_combout\,
	datac => \RAM|Decoder0~2_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[245][5]~61_combout\);

-- Location: FF_X67_Y21_N1
\RAM|s_memory[245][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[245][7]~feeder_combout\,
	ena => \RAM|s_memory[245][5]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[245][7]~q\);

-- Location: LCCOMB_X67_Y21_N22
\RAM|Mux0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~38_combout\ = (\Counter|s_count\(6) & ((\Counter|s_count\(1)) # ((\RAM|s_memory[245][7]~q\)))) # (!\Counter|s_count\(6) & (!\Counter|s_count\(1) & (\RAM|s_memory[181][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[181][7]~q\,
	datad => \RAM|s_memory[245][7]~q\,
	combout => \RAM|Mux0~38_combout\);

-- Location: LCCOMB_X68_Y21_N30
\RAM|Mux0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~39_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux0~38_combout\ & ((\RAM|s_memory[247][7]~q\))) # (!\RAM|Mux0~38_combout\ & (\RAM|s_memory[183][7]~q\)))) # (!\Counter|s_count\(1) & (((\RAM|Mux0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[183][7]~q\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[247][7]~q\,
	datad => \RAM|Mux0~38_combout\,
	combout => \RAM|Mux0~39_combout\);

-- Location: LCCOMB_X67_Y19_N28
\RAM|s_memory[151][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[151][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[151][7]~feeder_combout\);

-- Location: LCCOMB_X68_Y24_N14
\RAM|Decoder0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~8_combout\ = (!\Counter|s_count\(5) & (\Counter|s_count\(4) & (!\Counter|s_count\(3) & !\Counter|s_count\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(4),
	datac => \Counter|s_count\(3),
	datad => \Counter|s_count\(6),
	combout => \RAM|Decoder0~8_combout\);

-- Location: LCCOMB_X61_Y22_N6
\RAM|s_memory[151][4]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[151][4]~52_combout\ = ((\RAM|Decoder0~8_combout\ & (\RAM|Decoder0~4_combout\ & \Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~8_combout\,
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~4_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[151][4]~52_combout\);

-- Location: FF_X67_Y19_N29
\RAM|s_memory[151][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[151][7]~feeder_combout\,
	ena => \RAM|s_memory[151][4]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[151][7]~q\);

-- Location: LCCOMB_X69_Y25_N4
\RAM|Decoder0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~12_combout\ = (\Counter|s_count\(4) & (\Counter|s_count\(6) & (!\Counter|s_count\(5) & !\Counter|s_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(6),
	datac => \Counter|s_count\(5),
	datad => \Counter|s_count\(3),
	combout => \RAM|Decoder0~12_combout\);

-- Location: LCCOMB_X67_Y19_N12
\RAM|s_memory[215][2]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[215][2]~55_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~12_combout\ & \RAM|Decoder0~4_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~12_combout\,
	datad => \RAM|Decoder0~4_combout\,
	combout => \RAM|s_memory[215][2]~55_combout\);

-- Location: FF_X67_Y19_N31
\RAM|s_memory[215][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[215][2]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[215][7]~q\);

-- Location: LCCOMB_X59_Y22_N10
\RAM|s_memory[149][3]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[149][3]~54_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~2_combout\ & \RAM|Decoder0~8_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~2_combout\,
	datad => \RAM|Decoder0~8_combout\,
	combout => \RAM|s_memory[149][3]~54_combout\);

-- Location: FF_X67_Y22_N7
\RAM|s_memory[149][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[149][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[149][7]~q\);

-- Location: LCCOMB_X67_Y22_N0
\RAM|s_memory[213][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[213][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[213][7]~feeder_combout\);

-- Location: LCCOMB_X67_Y22_N28
\RAM|s_memory[213][7]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[213][7]~53_combout\ = ((\RAM|Decoder0~2_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~12_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~2_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~12_combout\,
	combout => \RAM|s_memory[213][7]~53_combout\);

-- Location: FF_X67_Y22_N1
\RAM|s_memory[213][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[213][7]~feeder_combout\,
	ena => \RAM|s_memory[213][7]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[213][7]~q\);

-- Location: LCCOMB_X67_Y22_N6
\RAM|Mux0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~33_combout\ = (\Counter|s_count\(1) & (\Counter|s_count\(6))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(6) & ((\RAM|s_memory[213][7]~q\))) # (!\Counter|s_count\(6) & (\RAM|s_memory[149][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[149][7]~q\,
	datad => \RAM|s_memory[213][7]~q\,
	combout => \RAM|Mux0~33_combout\);

-- Location: LCCOMB_X67_Y19_N30
\RAM|Mux0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~34_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux0~33_combout\ & ((\RAM|s_memory[215][7]~q\))) # (!\RAM|Mux0~33_combout\ & (\RAM|s_memory[151][7]~q\)))) # (!\Counter|s_count\(1) & (((\RAM|Mux0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[151][7]~q\,
	datac => \RAM|s_memory[215][7]~q\,
	datad => \RAM|Mux0~33_combout\,
	combout => \RAM|Mux0~34_combout\);

-- Location: LCCOMB_X65_Y22_N12
\RAM|s_memory[212][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[212][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[212][7]~feeder_combout\);

-- Location: LCCOMB_X65_Y22_N28
\RAM|s_memory[212][5]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[212][5]~57_combout\ = ((\RAM|Decoder0~12_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~3_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~12_combout\,
	datab => \Counter|s_count\(7),
	datac => \KEY[1]~input_o\,
	datad => \RAM|Decoder0~3_combout\,
	combout => \RAM|s_memory[212][5]~57_combout\);

-- Location: FF_X65_Y22_N13
\RAM|s_memory[212][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[212][7]~feeder_combout\,
	ena => \RAM|s_memory[212][5]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[212][7]~q\);

-- Location: LCCOMB_X68_Y24_N30
\RAM|s_memory[148][7]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[148][7]~58_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~3_combout\ & \RAM|Decoder0~8_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~3_combout\,
	datad => \RAM|Decoder0~8_combout\,
	combout => \RAM|s_memory[148][7]~58_combout\);

-- Location: FF_X65_Y22_N7
\RAM|s_memory[148][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[148][7]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[148][7]~q\);

-- Location: LCCOMB_X65_Y22_N6
\RAM|Mux0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~35_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(6) & (\RAM|s_memory[212][7]~q\)) # (!\Counter|s_count\(6) & ((\RAM|s_memory[148][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[212][7]~q\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[148][7]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux0~35_combout\);

-- Location: LCCOMB_X68_Y25_N8
\RAM|s_memory[214][4]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[214][4]~59_combout\ = ((\RAM|Decoder0~1_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~12_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~1_combout\,
	datab => \KEY[1]~input_o\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~12_combout\,
	combout => \RAM|s_memory[214][4]~59_combout\);

-- Location: FF_X68_Y22_N15
\RAM|s_memory[214][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[214][4]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[214][7]~q\);

-- Location: LCCOMB_X68_Y22_N0
\RAM|s_memory[150][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[150][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[150][7]~feeder_combout\);

-- Location: LCCOMB_X67_Y22_N18
\RAM|s_memory[150][4]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[150][4]~56_combout\ = ((\RAM|Decoder0~8_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~1_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~8_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~1_combout\,
	combout => \RAM|s_memory[150][4]~56_combout\);

-- Location: FF_X68_Y22_N1
\RAM|s_memory[150][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[150][7]~feeder_combout\,
	ena => \RAM|s_memory[150][4]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[150][7]~q\);

-- Location: LCCOMB_X68_Y22_N14
\RAM|Mux0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~36_combout\ = (\RAM|Mux0~35_combout\ & (((\RAM|s_memory[214][7]~q\)) # (!\Counter|s_count\(1)))) # (!\RAM|Mux0~35_combout\ & (\Counter|s_count\(1) & ((\RAM|s_memory[150][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~35_combout\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[214][7]~q\,
	datad => \RAM|s_memory[150][7]~q\,
	combout => \RAM|Mux0~36_combout\);

-- Location: LCCOMB_X65_Y20_N2
\RAM|Mux0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~37_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(0))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(0) & (\RAM|Mux0~34_combout\)) # (!\Counter|s_count\(0) & ((\RAM|Mux0~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~34_combout\,
	datab => \RAM|Mux0~36_combout\,
	datac => \Counter|s_count\(5),
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux0~37_combout\);

-- Location: LCCOMB_X65_Y20_N0
\RAM|Mux0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~40_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux0~37_combout\ & ((\RAM|Mux0~39_combout\))) # (!\RAM|Mux0~37_combout\ & (\RAM|Mux0~32_combout\)))) # (!\Counter|s_count\(5) & (((\RAM|Mux0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~32_combout\,
	datab => \RAM|Mux0~39_combout\,
	datac => \Counter|s_count\(5),
	datad => \RAM|Mux0~37_combout\,
	combout => \RAM|Mux0~40_combout\);

-- Location: LCCOMB_X63_Y22_N28
\RAM|s_memory[197][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[197][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[197][7]~feeder_combout\);

-- Location: LCCOMB_X68_Y24_N24
\RAM|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~5_combout\ = (!\Counter|s_count\(5) & (!\Counter|s_count\(4) & (!\Counter|s_count\(3) & \Counter|s_count\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(4),
	datac => \Counter|s_count\(3),
	datad => \Counter|s_count\(6),
	combout => \RAM|Decoder0~5_combout\);

-- Location: LCCOMB_X63_Y22_N2
\RAM|s_memory[197][0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[197][0]~5_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~5_combout\ & \RAM|Decoder0~2_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~5_combout\,
	datad => \RAM|Decoder0~2_combout\,
	combout => \RAM|s_memory[197][0]~5_combout\);

-- Location: FF_X63_Y22_N29
\RAM|s_memory[197][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[197][7]~feeder_combout\,
	ena => \RAM|s_memory[197][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[197][7]~q\);

-- Location: LCCOMB_X61_Y22_N22
\RAM|s_memory[196][6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[196][6]~6_combout\ = ((\RAM|Decoder0~5_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~3_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~5_combout\,
	datab => \Counter|s_count\(7),
	datac => \KEY[1]~input_o\,
	datad => \RAM|Decoder0~3_combout\,
	combout => \RAM|s_memory[196][6]~6_combout\);

-- Location: FF_X63_Y22_N15
\RAM|s_memory[196][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[196][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[196][7]~q\);

-- Location: LCCOMB_X63_Y22_N14
\RAM|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~2_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(0))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(0) & (\RAM|s_memory[197][7]~q\)) # (!\Counter|s_count\(0) & ((\RAM|s_memory[196][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[197][7]~q\,
	datac => \RAM|s_memory[196][7]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux0~2_combout\);

-- Location: LCCOMB_X70_Y22_N2
\RAM|s_memory[199][5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[199][5]~7_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~4_combout\ & \RAM|Decoder0~5_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~4_combout\,
	datad => \RAM|Decoder0~5_combout\,
	combout => \RAM|s_memory[199][5]~7_combout\);

-- Location: FF_X67_Y24_N27
\RAM|s_memory[199][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[199][5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[199][7]~q\);

-- Location: LCCOMB_X67_Y24_N28
\RAM|s_memory[198][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[198][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[198][7]~feeder_combout\);

-- Location: LCCOMB_X70_Y24_N26
\RAM|s_memory[198][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[198][7]~4_combout\ = ((\RAM|Decoder0~5_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~1_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~5_combout\,
	datab => \Counter|s_count\(7),
	datac => \KEY[1]~input_o\,
	datad => \RAM|Decoder0~1_combout\,
	combout => \RAM|s_memory[198][7]~4_combout\);

-- Location: FF_X67_Y24_N29
\RAM|s_memory[198][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[198][7]~feeder_combout\,
	ena => \RAM|s_memory[198][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[198][7]~q\);

-- Location: LCCOMB_X67_Y24_N26
\RAM|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~3_combout\ = (\RAM|Mux0~2_combout\ & (((\RAM|s_memory[199][7]~q\)) # (!\Counter|s_count\(1)))) # (!\RAM|Mux0~2_combout\ & (\Counter|s_count\(1) & ((\RAM|s_memory[198][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~2_combout\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[199][7]~q\,
	datad => \RAM|s_memory[198][7]~q\,
	combout => \RAM|Mux0~3_combout\);

-- Location: LCCOMB_X69_Y24_N20
\RAM|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~6_combout\ = (!\Counter|s_count\(4) & (!\Counter|s_count\(6) & (!\Counter|s_count\(5) & !\Counter|s_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(6),
	datac => \Counter|s_count\(5),
	datad => \Counter|s_count\(3),
	combout => \RAM|Decoder0~6_combout\);

-- Location: LCCOMB_X62_Y22_N8
\RAM|s_memory[132][2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[132][2]~10_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~6_combout\ & \RAM|Decoder0~3_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~6_combout\,
	datad => \RAM|Decoder0~3_combout\,
	combout => \RAM|s_memory[132][2]~10_combout\);

-- Location: FF_X62_Y22_N27
\RAM|s_memory[132][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[132][2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[132][7]~q\);

-- Location: LCCOMB_X62_Y22_N28
\RAM|s_memory[133][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[133][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[133][7]~feeder_combout\);

-- Location: LCCOMB_X66_Y25_N10
\RAM|s_memory[133][0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[133][0]~9_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~6_combout\ & \RAM|Decoder0~2_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~6_combout\,
	datad => \RAM|Decoder0~2_combout\,
	combout => \RAM|s_memory[133][0]~9_combout\);

-- Location: FF_X62_Y22_N29
\RAM|s_memory[133][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[133][7]~feeder_combout\,
	ena => \RAM|s_memory[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[133][7]~q\);

-- Location: LCCOMB_X62_Y22_N26
\RAM|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~4_combout\ = (\Counter|s_count\(1) & (\Counter|s_count\(0))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(0) & ((\RAM|s_memory[133][7]~q\))) # (!\Counter|s_count\(0) & (\RAM|s_memory[132][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[132][7]~q\,
	datad => \RAM|s_memory[133][7]~q\,
	combout => \RAM|Mux0~4_combout\);

-- Location: LCCOMB_X66_Y22_N28
\RAM|s_memory[134][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[134][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[134][7]~feeder_combout\);

-- Location: LCCOMB_X67_Y22_N26
\RAM|s_memory[134][3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[134][3]~8_combout\ = ((\RAM|Decoder0~1_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~6_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~1_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~6_combout\,
	combout => \RAM|s_memory[134][3]~8_combout\);

-- Location: FF_X66_Y22_N29
\RAM|s_memory[134][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[134][7]~feeder_combout\,
	ena => \RAM|s_memory[134][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[134][7]~q\);

-- Location: LCCOMB_X66_Y25_N16
\RAM|s_memory[135][7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[135][7]~11_combout\ = ((\RAM|Decoder0~6_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~4_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~6_combout\,
	datab => \KEY[1]~input_o\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~4_combout\,
	combout => \RAM|s_memory[135][7]~11_combout\);

-- Location: FF_X66_Y22_N23
\RAM|s_memory[135][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[135][7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[135][7]~q\);

-- Location: LCCOMB_X66_Y22_N22
\RAM|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~5_combout\ = (\RAM|Mux0~4_combout\ & (((\RAM|s_memory[135][7]~q\) # (!\Counter|s_count\(1))))) # (!\RAM|Mux0~4_combout\ & (\RAM|s_memory[134][7]~q\ & ((\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~4_combout\,
	datab => \RAM|s_memory[134][7]~q\,
	datac => \RAM|s_memory[135][7]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux0~5_combout\);

-- Location: LCCOMB_X65_Y20_N12
\RAM|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~6_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux0~3_combout\) # ((\Counter|s_count\(5))))) # (!\Counter|s_count\(6) & (((!\Counter|s_count\(5) & \RAM|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~3_combout\,
	datab => \Counter|s_count\(6),
	datac => \Counter|s_count\(5),
	datad => \RAM|Mux0~5_combout\,
	combout => \RAM|Mux0~6_combout\);

-- Location: LCCOMB_X70_Y24_N0
\RAM|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~0_combout\ = (\Counter|s_count\(5) & (!\Counter|s_count\(4) & (!\Counter|s_count\(6) & !\Counter|s_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(4),
	datac => \Counter|s_count\(6),
	datad => \Counter|s_count\(3),
	combout => \RAM|Decoder0~0_combout\);

-- Location: LCCOMB_X68_Y24_N10
\RAM|s_memory[164][2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[164][2]~2_combout\ = ((\RAM|Decoder0~3_combout\ & (\RAM|Decoder0~0_combout\ & \Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~3_combout\,
	datac => \RAM|Decoder0~0_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[164][2]~2_combout\);

-- Location: FF_X67_Y20_N11
\RAM|s_memory[164][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[164][2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[164][7]~q\);

-- Location: LCCOMB_X67_Y20_N20
\RAM|s_memory[165][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[165][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[165][7]~feeder_combout\);

-- Location: LCCOMB_X67_Y20_N8
\RAM|s_memory[165][6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[165][6]~1_combout\ = ((\RAM|Decoder0~2_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~0_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~2_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~0_combout\,
	combout => \RAM|s_memory[165][6]~1_combout\);

-- Location: FF_X67_Y20_N21
\RAM|s_memory[165][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[165][7]~feeder_combout\,
	ena => \RAM|s_memory[165][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[165][7]~q\);

-- Location: LCCOMB_X67_Y20_N10
\RAM|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~0_combout\ = (\Counter|s_count\(0) & ((\Counter|s_count\(1)) # ((\RAM|s_memory[165][7]~q\)))) # (!\Counter|s_count\(0) & (!\Counter|s_count\(1) & (\RAM|s_memory[164][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[164][7]~q\,
	datad => \RAM|s_memory[165][7]~q\,
	combout => \RAM|Mux0~0_combout\);

-- Location: LCCOMB_X68_Y20_N28
\RAM|s_memory[166][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[166][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[166][7]~feeder_combout\);

-- Location: LCCOMB_X68_Y20_N30
\RAM|s_memory[166][4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[166][4]~0_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~0_combout\ & \RAM|Decoder0~1_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~0_combout\,
	datad => \RAM|Decoder0~1_combout\,
	combout => \RAM|s_memory[166][4]~0_combout\);

-- Location: FF_X68_Y20_N29
\RAM|s_memory[166][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[166][7]~feeder_combout\,
	ena => \RAM|s_memory[166][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[166][7]~q\);

-- Location: LCCOMB_X66_Y20_N28
\RAM|s_memory[167][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[167][4]~3_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~0_combout\ & \RAM|Decoder0~4_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~0_combout\,
	datad => \RAM|Decoder0~4_combout\,
	combout => \RAM|s_memory[167][4]~3_combout\);

-- Location: FF_X68_Y20_N7
\RAM|s_memory[167][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[167][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[167][7]~q\);

-- Location: LCCOMB_X68_Y20_N6
\RAM|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~1_combout\ = (\RAM|Mux0~0_combout\ & (((\RAM|s_memory[167][7]~q\) # (!\Counter|s_count\(1))))) # (!\RAM|Mux0~0_combout\ & (\RAM|s_memory[166][7]~q\ & ((\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~0_combout\,
	datab => \RAM|s_memory[166][7]~q\,
	datac => \RAM|s_memory[167][7]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux0~1_combout\);

-- Location: LCCOMB_X65_Y23_N12
\RAM|s_memory[229][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[229][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[229][7]~feeder_combout\);

-- Location: LCCOMB_X69_Y25_N30
\RAM|Decoder0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Decoder0~7_combout\ = (!\Counter|s_count\(4) & (\Counter|s_count\(6) & (\Counter|s_count\(5) & !\Counter|s_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(6),
	datac => \Counter|s_count\(5),
	datad => \Counter|s_count\(3),
	combout => \RAM|Decoder0~7_combout\);

-- Location: LCCOMB_X69_Y22_N6
\RAM|s_memory[229][6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[229][6]~13_combout\ = ((\RAM|Decoder0~2_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~7_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~2_combout\,
	datab => \Counter|s_count\(7),
	datac => \KEY[1]~input_o\,
	datad => \RAM|Decoder0~7_combout\,
	combout => \RAM|s_memory[229][6]~13_combout\);

-- Location: FF_X65_Y23_N13
\RAM|s_memory[229][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[229][7]~feeder_combout\,
	ena => \RAM|s_memory[229][6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[229][7]~q\);

-- Location: LCCOMB_X65_Y23_N26
\RAM|s_memory[228][1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[228][1]~14_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~7_combout\ & \RAM|Decoder0~3_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~7_combout\,
	datad => \RAM|Decoder0~3_combout\,
	combout => \RAM|s_memory[228][1]~14_combout\);

-- Location: FF_X65_Y23_N31
\RAM|s_memory[228][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[228][1]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[228][7]~q\);

-- Location: LCCOMB_X65_Y23_N30
\RAM|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~7_combout\ = (\Counter|s_count\(0) & ((\RAM|s_memory[229][7]~q\) # ((\Counter|s_count\(1))))) # (!\Counter|s_count\(0) & (((\RAM|s_memory[228][7]~q\ & !\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[229][7]~q\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[228][7]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux0~7_combout\);

-- Location: LCCOMB_X62_Y20_N14
\RAM|s_memory[231][0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[231][0]~15_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~4_combout\ & \RAM|Decoder0~7_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~4_combout\,
	datad => \RAM|Decoder0~7_combout\,
	combout => \RAM|s_memory[231][0]~15_combout\);

-- Location: FF_X66_Y20_N7
\RAM|s_memory[231][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[231][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[231][7]~q\);

-- Location: LCCOMB_X66_Y20_N0
\RAM|s_memory[230][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[230][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[230][7]~feeder_combout\);

-- Location: LCCOMB_X66_Y20_N14
\RAM|s_memory[230][2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[230][2]~12_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~1_combout\ & \RAM|Decoder0~7_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~1_combout\,
	datad => \RAM|Decoder0~7_combout\,
	combout => \RAM|s_memory[230][2]~12_combout\);

-- Location: FF_X66_Y20_N1
\RAM|s_memory[230][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[230][7]~feeder_combout\,
	ena => \RAM|s_memory[230][2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[230][7]~q\);

-- Location: LCCOMB_X66_Y20_N6
\RAM|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~8_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux0~7_combout\ & (\RAM|s_memory[231][7]~q\)) # (!\RAM|Mux0~7_combout\ & ((\RAM|s_memory[230][7]~q\))))) # (!\Counter|s_count\(1) & (\RAM|Mux0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|Mux0~7_combout\,
	datac => \RAM|s_memory[231][7]~q\,
	datad => \RAM|s_memory[230][7]~q\,
	combout => \RAM|Mux0~8_combout\);

-- Location: LCCOMB_X65_Y20_N26
\RAM|Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~9_combout\ = (\RAM|Mux0~6_combout\ & (((\RAM|Mux0~8_combout\) # (!\Counter|s_count\(5))))) # (!\RAM|Mux0~6_combout\ & (\RAM|Mux0~1_combout\ & (\Counter|s_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~6_combout\,
	datab => \RAM|Mux0~1_combout\,
	datac => \Counter|s_count\(5),
	datad => \RAM|Mux0~8_combout\,
	combout => \RAM|Mux0~9_combout\);

-- Location: LCCOMB_X65_Y31_N16
\RAM|s_memory[210][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[210][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[210][7]~feeder_combout\);

-- Location: LCCOMB_X65_Y31_N10
\RAM|s_memory[210][1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[210][1]~20_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~12_combout\ & \RAM|Decoder0~13_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~12_combout\,
	datad => \RAM|Decoder0~13_combout\,
	combout => \RAM|s_memory[210][1]~20_combout\);

-- Location: FF_X65_Y31_N17
\RAM|s_memory[210][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[210][7]~feeder_combout\,
	ena => \RAM|s_memory[210][1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[210][7]~q\);

-- Location: LCCOMB_X66_Y25_N26
\RAM|s_memory[242][4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[242][4]~23_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~14_combout\ & \RAM|Decoder0~13_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~14_combout\,
	datad => \RAM|Decoder0~13_combout\,
	combout => \RAM|s_memory[242][4]~23_combout\);

-- Location: FF_X65_Y31_N27
\RAM|s_memory[242][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[242][4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[242][7]~q\);

-- Location: LCCOMB_X65_Y29_N0
\RAM|s_memory[240][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[240][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[240][7]~feeder_combout\);

-- Location: LCCOMB_X65_Y29_N30
\RAM|s_memory[240][3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[240][3]~21_combout\ = ((\RAM|Decoder0~14_combout\ & (\RAM|Decoder0~15_combout\ & \Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~14_combout\,
	datac => \RAM|Decoder0~15_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[240][3]~21_combout\);

-- Location: FF_X65_Y29_N1
\RAM|s_memory[240][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[240][7]~feeder_combout\,
	ena => \RAM|s_memory[240][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[240][7]~q\);

-- Location: LCCOMB_X65_Y25_N20
\RAM|s_memory[208][0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[208][0]~22_combout\ = ((\RAM|Decoder0~12_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~15_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~12_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~15_combout\,
	combout => \RAM|s_memory[208][0]~22_combout\);

-- Location: FF_X65_Y29_N27
\RAM|s_memory[208][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[208][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[208][7]~q\);

-- Location: LCCOMB_X65_Y29_N26
\RAM|Mux0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~12_combout\ = (\Counter|s_count\(5) & ((\RAM|s_memory[240][7]~q\) # ((\Counter|s_count\(1))))) # (!\Counter|s_count\(5) & (((\RAM|s_memory[208][7]~q\ & !\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|s_memory[240][7]~q\,
	datac => \RAM|s_memory[208][7]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux0~12_combout\);

-- Location: LCCOMB_X65_Y31_N26
\RAM|Mux0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~13_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux0~12_combout\ & ((\RAM|s_memory[242][7]~q\))) # (!\RAM|Mux0~12_combout\ & (\RAM|s_memory[210][7]~q\)))) # (!\Counter|s_count\(1) & (((\RAM|Mux0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[210][7]~q\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[242][7]~q\,
	datad => \RAM|Mux0~12_combout\,
	combout => \RAM|Mux0~13_combout\);

-- Location: LCCOMB_X59_Y23_N6
\RAM|s_memory[144][1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[144][1]~26_combout\ = ((\RAM|Decoder0~8_combout\ & (\RAM|Decoder0~15_combout\ & \Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~8_combout\,
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~15_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[144][1]~26_combout\);

-- Location: FF_X58_Y26_N7
\RAM|s_memory[144][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[144][1]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[144][7]~q\);

-- Location: LCCOMB_X58_Y26_N16
\RAM|s_memory[176][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[176][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[176][7]~feeder_combout\);

-- Location: LCCOMB_X58_Y26_N8
\RAM|s_memory[176][0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[176][0]~25_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~10_combout\ & \RAM|Decoder0~15_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~10_combout\,
	datad => \RAM|Decoder0~15_combout\,
	combout => \RAM|s_memory[176][0]~25_combout\);

-- Location: FF_X58_Y26_N17
\RAM|s_memory[176][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[176][7]~feeder_combout\,
	ena => \RAM|s_memory[176][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[176][7]~q\);

-- Location: LCCOMB_X58_Y26_N6
\RAM|Mux0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~14_combout\ = (\Counter|s_count\(1) & (\Counter|s_count\(5))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(5) & ((\RAM|s_memory[176][7]~q\))) # (!\Counter|s_count\(5) & (\RAM|s_memory[144][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[144][7]~q\,
	datad => \RAM|s_memory[176][7]~q\,
	combout => \RAM|Mux0~14_combout\);

-- Location: LCCOMB_X61_Y24_N16
\RAM|s_memory[178][2]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[178][2]~27_combout\ = ((\RAM|Decoder0~10_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~13_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~10_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~13_combout\,
	combout => \RAM|s_memory[178][2]~27_combout\);

-- Location: FF_X62_Y26_N23
\RAM|s_memory[178][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[178][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[178][7]~q\);

-- Location: LCCOMB_X62_Y26_N20
\RAM|s_memory[146][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[146][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[146][7]~feeder_combout\);

-- Location: LCCOMB_X62_Y26_N30
\RAM|s_memory[146][7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[146][7]~24_combout\ = ((\RAM|Decoder0~13_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~8_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~13_combout\,
	datab => \KEY[1]~input_o\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~8_combout\,
	combout => \RAM|s_memory[146][7]~24_combout\);

-- Location: FF_X62_Y26_N21
\RAM|s_memory[146][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[146][7]~feeder_combout\,
	ena => \RAM|s_memory[146][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[146][7]~q\);

-- Location: LCCOMB_X62_Y26_N22
\RAM|Mux0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~15_combout\ = (\RAM|Mux0~14_combout\ & (((\RAM|s_memory[178][7]~q\)) # (!\Counter|s_count\(1)))) # (!\RAM|Mux0~14_combout\ & (\Counter|s_count\(1) & ((\RAM|s_memory[146][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~14_combout\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[178][7]~q\,
	datad => \RAM|s_memory[146][7]~q\,
	combout => \RAM|Mux0~15_combout\);

-- Location: LCCOMB_X61_Y25_N12
\RAM|Mux0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~16_combout\ = (\Counter|s_count\(6) & ((\Counter|s_count\(0)) # ((\RAM|Mux0~13_combout\)))) # (!\Counter|s_count\(6) & (!\Counter|s_count\(0) & ((\RAM|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(0),
	datac => \RAM|Mux0~13_combout\,
	datad => \RAM|Mux0~15_combout\,
	combout => \RAM|Mux0~16_combout\);

-- Location: LCCOMB_X60_Y24_N16
\RAM|s_memory[241][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[241][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[241][7]~feeder_combout\);

-- Location: LCCOMB_X60_Y24_N30
\RAM|s_memory[241][2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[241][2]~29_combout\ = ((\RAM|Decoder0~11_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~14_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~11_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~14_combout\,
	combout => \RAM|s_memory[241][2]~29_combout\);

-- Location: FF_X60_Y24_N17
\RAM|s_memory[241][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[241][7]~feeder_combout\,
	ena => \RAM|s_memory[241][2]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[241][7]~q\);

-- Location: LCCOMB_X68_Y23_N20
\RAM|s_memory[209][3]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[209][3]~30_combout\ = ((\RAM|Decoder0~11_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~12_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~11_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~12_combout\,
	combout => \RAM|s_memory[209][3]~30_combout\);

-- Location: FF_X60_Y24_N15
\RAM|s_memory[209][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[209][3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[209][7]~q\);

-- Location: LCCOMB_X60_Y24_N14
\RAM|Mux0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~17_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(5))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(5) & (\RAM|s_memory[241][7]~q\)) # (!\Counter|s_count\(5) & ((\RAM|s_memory[209][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[241][7]~q\,
	datac => \RAM|s_memory[209][7]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux0~17_combout\);

-- Location: LCCOMB_X62_Y23_N20
\RAM|s_memory[243][1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[243][1]~31_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~14_combout\ & \RAM|Decoder0~9_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~14_combout\,
	datad => \RAM|Decoder0~9_combout\,
	combout => \RAM|s_memory[243][1]~31_combout\);

-- Location: FF_X62_Y27_N15
\RAM|s_memory[243][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[243][1]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[243][7]~q\);

-- Location: LCCOMB_X62_Y27_N12
\RAM|s_memory[211][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[211][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[211][7]~feeder_combout\);

-- Location: LCCOMB_X62_Y27_N4
\RAM|s_memory[211][5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[211][5]~28_combout\ = ((\RAM|Decoder0~12_combout\ & (\RAM|Decoder0~9_combout\ & \Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~12_combout\,
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~9_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[211][5]~28_combout\);

-- Location: FF_X62_Y27_N13
\RAM|s_memory[211][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[211][7]~feeder_combout\,
	ena => \RAM|s_memory[211][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[211][7]~q\);

-- Location: LCCOMB_X62_Y27_N14
\RAM|Mux0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~18_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux0~17_combout\ & (\RAM|s_memory[243][7]~q\)) # (!\RAM|Mux0~17_combout\ & ((\RAM|s_memory[211][7]~q\))))) # (!\Counter|s_count\(1) & (\RAM|Mux0~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|Mux0~17_combout\,
	datac => \RAM|s_memory[243][7]~q\,
	datad => \RAM|s_memory[211][7]~q\,
	combout => \RAM|Mux0~18_combout\);

-- Location: LCCOMB_X59_Y22_N0
\RAM|s_memory[145][3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[145][3]~18_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~11_combout\ & \RAM|Decoder0~8_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~11_combout\,
	datad => \RAM|Decoder0~8_combout\,
	combout => \RAM|s_memory[145][3]~18_combout\);

-- Location: FF_X61_Y22_N11
\RAM|s_memory[145][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[145][3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[145][7]~q\);

-- Location: LCCOMB_X61_Y22_N20
\RAM|s_memory[177][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[177][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[177][7]~feeder_combout\);

-- Location: LCCOMB_X61_Y22_N16
\RAM|s_memory[177][7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[177][7]~17_combout\ = ((\RAM|Decoder0~10_combout\ & (\RAM|Decoder0~11_combout\ & \Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~10_combout\,
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~11_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[177][7]~17_combout\);

-- Location: FF_X61_Y22_N21
\RAM|s_memory[177][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[177][7]~feeder_combout\,
	ena => \RAM|s_memory[177][7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[177][7]~q\);

-- Location: LCCOMB_X61_Y22_N10
\RAM|Mux0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~10_combout\ = (\Counter|s_count\(1) & (\Counter|s_count\(5))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(5) & ((\RAM|s_memory[177][7]~q\))) # (!\Counter|s_count\(5) & (\RAM|s_memory[145][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[145][7]~q\,
	datad => \RAM|s_memory[177][7]~q\,
	combout => \RAM|Mux0~10_combout\);

-- Location: LCCOMB_X61_Y25_N26
\RAM|s_memory[179][2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[179][2]~19_combout\ = ((\RAM|Decoder0~9_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~10_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~9_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~10_combout\,
	combout => \RAM|s_memory[179][2]~19_combout\);

-- Location: FF_X61_Y25_N23
\RAM|s_memory[179][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[179][2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[179][7]~q\);

-- Location: LCCOMB_X61_Y25_N28
\RAM|s_memory[147][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[147][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[147][7]~feeder_combout\);

-- Location: LCCOMB_X61_Y25_N8
\RAM|s_memory[147][3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[147][3]~16_combout\ = ((\RAM|Decoder0~9_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~8_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~9_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~8_combout\,
	combout => \RAM|s_memory[147][3]~16_combout\);

-- Location: FF_X61_Y25_N29
\RAM|s_memory[147][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[147][7]~feeder_combout\,
	ena => \RAM|s_memory[147][3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[147][7]~q\);

-- Location: LCCOMB_X61_Y25_N22
\RAM|Mux0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~11_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux0~10_combout\ & (\RAM|s_memory[179][7]~q\)) # (!\RAM|Mux0~10_combout\ & ((\RAM|s_memory[147][7]~q\))))) # (!\Counter|s_count\(1) & (\RAM|Mux0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|Mux0~10_combout\,
	datac => \RAM|s_memory[179][7]~q\,
	datad => \RAM|s_memory[147][7]~q\,
	combout => \RAM|Mux0~11_combout\);

-- Location: LCCOMB_X61_Y25_N10
\RAM|Mux0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~19_combout\ = (\RAM|Mux0~16_combout\ & ((\RAM|Mux0~18_combout\) # ((!\Counter|s_count\(0))))) # (!\RAM|Mux0~16_combout\ & (((\RAM|Mux0~11_combout\ & \Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~16_combout\,
	datab => \RAM|Mux0~18_combout\,
	datac => \RAM|Mux0~11_combout\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux0~19_combout\);

-- Location: LCCOMB_X61_Y29_N28
\RAM|s_memory[192][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[192][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[192][7]~feeder_combout\);

-- Location: LCCOMB_X61_Y29_N14
\RAM|s_memory[192][6]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[192][6]~41_combout\ = ((\RAM|Decoder0~5_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~15_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~5_combout\,
	datab => \KEY[1]~input_o\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~15_combout\,
	combout => \RAM|s_memory[192][6]~41_combout\);

-- Location: FF_X61_Y29_N29
\RAM|s_memory[192][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[192][7]~feeder_combout\,
	ena => \RAM|s_memory[192][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[192][7]~q\);

-- Location: LCCOMB_X58_Y25_N8
\RAM|s_memory[128][0]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[128][0]~42_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~6_combout\ & \RAM|Decoder0~15_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~6_combout\,
	datad => \RAM|Decoder0~15_combout\,
	combout => \RAM|s_memory[128][0]~42_combout\);

-- Location: FF_X61_Y29_N31
\RAM|s_memory[128][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[128][0]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[128][7]~q\);

-- Location: LCCOMB_X61_Y29_N30
\RAM|Mux0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~24_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(6) & (\RAM|s_memory[192][7]~q\)) # (!\Counter|s_count\(6) & ((\RAM|s_memory[128][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[192][7]~q\,
	datac => \RAM|s_memory[128][7]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux0~24_combout\);

-- Location: LCCOMB_X63_Y29_N10
\RAM|s_memory[194][3]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[194][3]~43_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~5_combout\ & \RAM|Decoder0~13_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~5_combout\,
	datad => \RAM|Decoder0~13_combout\,
	combout => \RAM|s_memory[194][3]~43_combout\);

-- Location: FF_X63_Y29_N7
\RAM|s_memory[194][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[194][3]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[194][7]~q\);

-- Location: LCCOMB_X63_Y29_N20
\RAM|s_memory[130][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[130][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[130][7]~feeder_combout\);

-- Location: LCCOMB_X63_Y28_N10
\RAM|s_memory[130][4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[130][4]~40_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~13_combout\ & \RAM|Decoder0~6_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~13_combout\,
	datad => \RAM|Decoder0~6_combout\,
	combout => \RAM|s_memory[130][4]~40_combout\);

-- Location: FF_X63_Y29_N21
\RAM|s_memory[130][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[130][7]~feeder_combout\,
	ena => \RAM|s_memory[130][4]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[130][7]~q\);

-- Location: LCCOMB_X63_Y29_N6
\RAM|Mux0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~25_combout\ = (\RAM|Mux0~24_combout\ & (((\RAM|s_memory[194][7]~q\)) # (!\Counter|s_count\(1)))) # (!\RAM|Mux0~24_combout\ & (\Counter|s_count\(1) & ((\RAM|s_memory[130][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~24_combout\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[194][7]~q\,
	datad => \RAM|s_memory[130][7]~q\,
	combout => \RAM|Mux0~25_combout\);

-- Location: LCCOMB_X63_Y26_N12
\RAM|s_memory[224][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[224][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[224][7]~feeder_combout\);

-- Location: LCCOMB_X63_Y26_N22
\RAM|s_memory[224][0]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[224][0]~37_combout\ = ((\RAM|Decoder0~15_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~7_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~15_combout\,
	datab => \Counter|s_count\(7),
	datac => \KEY[1]~input_o\,
	datad => \RAM|Decoder0~7_combout\,
	combout => \RAM|s_memory[224][0]~37_combout\);

-- Location: FF_X63_Y26_N13
\RAM|s_memory[224][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[224][7]~feeder_combout\,
	ena => \RAM|s_memory[224][0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[224][7]~q\);

-- Location: LCCOMB_X65_Y26_N22
\RAM|s_memory[160][3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[160][3]~38_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~15_combout\ & \RAM|Decoder0~0_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~15_combout\,
	datad => \RAM|Decoder0~0_combout\,
	combout => \RAM|s_memory[160][3]~38_combout\);

-- Location: FF_X63_Y26_N15
\RAM|s_memory[160][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[160][3]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[160][7]~q\);

-- Location: LCCOMB_X63_Y26_N14
\RAM|Mux0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~22_combout\ = (\Counter|s_count\(6) & ((\RAM|s_memory[224][7]~q\) # ((\Counter|s_count\(1))))) # (!\Counter|s_count\(6) & (((\RAM|s_memory[160][7]~q\ & !\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[224][7]~q\,
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[160][7]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux0~22_combout\);

-- Location: LCCOMB_X66_Y25_N12
\RAM|s_memory[226][3]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[226][3]~39_combout\ = ((\RAM|Decoder0~7_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~13_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~7_combout\,
	datab => \KEY[1]~input_o\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~13_combout\,
	combout => \RAM|s_memory[226][3]~39_combout\);

-- Location: FF_X63_Y25_N27
\RAM|s_memory[226][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[226][3]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[226][7]~q\);

-- Location: LCCOMB_X63_Y25_N0
\RAM|s_memory[162][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[162][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[162][7]~feeder_combout\);

-- Location: LCCOMB_X62_Y25_N26
\RAM|s_memory[162][2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[162][2]~36_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~0_combout\ & \RAM|Decoder0~13_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~0_combout\,
	datad => \RAM|Decoder0~13_combout\,
	combout => \RAM|s_memory[162][2]~36_combout\);

-- Location: FF_X63_Y25_N1
\RAM|s_memory[162][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[162][7]~feeder_combout\,
	ena => \RAM|s_memory[162][2]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[162][7]~q\);

-- Location: LCCOMB_X63_Y25_N26
\RAM|Mux0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~23_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux0~22_combout\ & (\RAM|s_memory[226][7]~q\)) # (!\RAM|Mux0~22_combout\ & ((\RAM|s_memory[162][7]~q\))))) # (!\Counter|s_count\(1) & (\RAM|Mux0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|Mux0~22_combout\,
	datac => \RAM|s_memory[226][7]~q\,
	datad => \RAM|s_memory[162][7]~q\,
	combout => \RAM|Mux0~23_combout\);

-- Location: LCCOMB_X63_Y25_N16
\RAM|Mux0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~26_combout\ = (\Counter|s_count\(5) & (((\RAM|Mux0~23_combout\) # (\Counter|s_count\(0))))) # (!\Counter|s_count\(5) & (\RAM|Mux0~25_combout\ & ((!\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~25_combout\,
	datab => \Counter|s_count\(5),
	datac => \RAM|Mux0~23_combout\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux0~26_combout\);

-- Location: LCCOMB_X58_Y27_N18
\RAM|s_memory[129][2]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[129][2]~34_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~6_combout\ & \RAM|Decoder0~11_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~6_combout\,
	datad => \RAM|Decoder0~11_combout\,
	combout => \RAM|s_memory[129][2]~34_combout\);

-- Location: FF_X58_Y27_N3
\RAM|s_memory[129][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[129][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[129][7]~q\);

-- Location: LCCOMB_X58_Y27_N0
\RAM|s_memory[193][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[193][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[193][7]~feeder_combout\);

-- Location: LCCOMB_X58_Y27_N4
\RAM|s_memory[193][6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[193][6]~33_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~5_combout\ & \RAM|Decoder0~11_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~5_combout\,
	datad => \RAM|Decoder0~11_combout\,
	combout => \RAM|s_memory[193][6]~33_combout\);

-- Location: FF_X58_Y27_N1
\RAM|s_memory[193][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[193][7]~feeder_combout\,
	ena => \RAM|s_memory[193][6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[193][7]~q\);

-- Location: LCCOMB_X58_Y27_N2
\RAM|Mux0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~20_combout\ = (\Counter|s_count\(1) & (\Counter|s_count\(6))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(6) & ((\RAM|s_memory[193][7]~q\))) # (!\Counter|s_count\(6) & (\RAM|s_memory[129][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[129][7]~q\,
	datad => \RAM|s_memory[193][7]~q\,
	combout => \RAM|Mux0~20_combout\);

-- Location: LCCOMB_X66_Y29_N22
\RAM|s_memory[195][5]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[195][5]~35_combout\ = ((\RAM|Decoder0~9_combout\ & (\Counter|s_count\(7) & \RAM|Decoder0~5_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~9_combout\,
	datab => \KEY[1]~input_o\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~5_combout\,
	combout => \RAM|s_memory[195][5]~35_combout\);

-- Location: FF_X62_Y29_N15
\RAM|s_memory[195][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[195][5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[195][7]~q\);

-- Location: LCCOMB_X62_Y29_N20
\RAM|s_memory[131][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[131][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[131][7]~feeder_combout\);

-- Location: LCCOMB_X62_Y29_N26
\RAM|s_memory[131][4]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[131][4]~32_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~6_combout\ & \RAM|Decoder0~9_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~6_combout\,
	datad => \RAM|Decoder0~9_combout\,
	combout => \RAM|s_memory[131][4]~32_combout\);

-- Location: FF_X62_Y29_N21
\RAM|s_memory[131][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[131][7]~feeder_combout\,
	ena => \RAM|s_memory[131][4]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[131][7]~q\);

-- Location: LCCOMB_X62_Y29_N14
\RAM|Mux0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~21_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux0~20_combout\ & (\RAM|s_memory[195][7]~q\)) # (!\RAM|Mux0~20_combout\ & ((\RAM|s_memory[131][7]~q\))))) # (!\Counter|s_count\(1) & (\RAM|Mux0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|Mux0~20_combout\,
	datac => \RAM|s_memory[195][7]~q\,
	datad => \RAM|s_memory[131][7]~q\,
	combout => \RAM|Mux0~21_combout\);

-- Location: LCCOMB_X62_Y20_N10
\RAM|s_memory[161][2]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[161][2]~46_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~0_combout\ & \RAM|Decoder0~11_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~0_combout\,
	datad => \RAM|Decoder0~11_combout\,
	combout => \RAM|s_memory[161][2]~46_combout\);

-- Location: FF_X61_Y20_N23
\RAM|s_memory[161][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[161][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[161][7]~q\);

-- Location: LCCOMB_X61_Y20_N12
\RAM|s_memory[225][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[225][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[225][7]~feeder_combout\);

-- Location: LCCOMB_X62_Y20_N24
\RAM|s_memory[225][6]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[225][6]~45_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~11_combout\ & \RAM|Decoder0~7_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \RAM|Decoder0~11_combout\,
	datac => \KEY[1]~input_o\,
	datad => \RAM|Decoder0~7_combout\,
	combout => \RAM|s_memory[225][6]~45_combout\);

-- Location: FF_X61_Y20_N13
\RAM|s_memory[225][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[225][7]~feeder_combout\,
	ena => \RAM|s_memory[225][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[225][7]~q\);

-- Location: LCCOMB_X61_Y20_N22
\RAM|Mux0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~27_combout\ = (\Counter|s_count\(6) & ((\Counter|s_count\(1)) # ((\RAM|s_memory[225][7]~q\)))) # (!\Counter|s_count\(6) & (!\Counter|s_count\(1) & (\RAM|s_memory[161][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[161][7]~q\,
	datad => \RAM|s_memory[225][7]~q\,
	combout => \RAM|Mux0~27_combout\);

-- Location: LCCOMB_X62_Y25_N2
\RAM|s_memory[227][7]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[227][7]~47_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~7_combout\ & \RAM|Decoder0~9_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~7_combout\,
	datad => \RAM|Decoder0~9_combout\,
	combout => \RAM|s_memory[227][7]~47_combout\);

-- Location: FF_X62_Y25_N19
\RAM|s_memory[227][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[227][7]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[227][7]~q\);

-- Location: LCCOMB_X62_Y25_N0
\RAM|s_memory[163][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[163][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[163][7]~feeder_combout\);

-- Location: LCCOMB_X62_Y25_N8
\RAM|s_memory[163][2]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[163][2]~44_combout\ = ((\Counter|s_count\(7) & (\RAM|Decoder0~0_combout\ & \RAM|Decoder0~9_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~0_combout\,
	datad => \RAM|Decoder0~9_combout\,
	combout => \RAM|s_memory[163][2]~44_combout\);

-- Location: FF_X62_Y25_N1
\RAM|s_memory[163][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[163][7]~feeder_combout\,
	ena => \RAM|s_memory[163][2]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[163][7]~q\);

-- Location: LCCOMB_X62_Y25_N18
\RAM|Mux0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~28_combout\ = (\RAM|Mux0~27_combout\ & (((\RAM|s_memory[227][7]~q\)) # (!\Counter|s_count\(1)))) # (!\RAM|Mux0~27_combout\ & (\Counter|s_count\(1) & ((\RAM|s_memory[163][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~27_combout\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[227][7]~q\,
	datad => \RAM|s_memory[163][7]~q\,
	combout => \RAM|Mux0~28_combout\);

-- Location: LCCOMB_X61_Y25_N24
\RAM|Mux0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~29_combout\ = (\RAM|Mux0~26_combout\ & (((\RAM|Mux0~28_combout\) # (!\Counter|s_count\(0))))) # (!\RAM|Mux0~26_combout\ & (\RAM|Mux0~21_combout\ & ((\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~26_combout\,
	datab => \RAM|Mux0~21_combout\,
	datac => \RAM|Mux0~28_combout\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux0~29_combout\);

-- Location: LCCOMB_X65_Y20_N20
\RAM|Mux0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~30_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(4) & (\RAM|Mux0~19_combout\)) # (!\Counter|s_count\(4) & ((\RAM|Mux0~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|Mux0~19_combout\,
	datac => \RAM|Mux0~29_combout\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux0~30_combout\);

-- Location: LCCOMB_X65_Y20_N14
\RAM|Mux0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~41_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux0~30_combout\ & (\RAM|Mux0~40_combout\)) # (!\RAM|Mux0~30_combout\ & ((\RAM|Mux0~9_combout\))))) # (!\Counter|s_count\(2) & (((\RAM|Mux0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|Mux0~40_combout\,
	datac => \RAM|Mux0~9_combout\,
	datad => \RAM|Mux0~30_combout\,
	combout => \RAM|Mux0~41_combout\);

-- Location: LCCOMB_X67_Y25_N8
\RAM|s_memory[70][5]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[70][5]~178_combout\ = ((\RAM|Decoder0~5_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~1_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~5_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~1_combout\,
	combout => \RAM|s_memory[70][5]~178_combout\);

-- Location: FF_X67_Y25_N3
\RAM|s_memory[70][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[70][5]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[70][7]~q\);

-- Location: LCCOMB_X67_Y25_N20
\RAM|s_memory[71][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[71][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[71][7]~feeder_combout\);

-- Location: LCCOMB_X67_Y25_N30
\RAM|s_memory[71][2]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[71][2]~177_combout\ = ((\RAM|Decoder0~4_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~5_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~4_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~5_combout\,
	combout => \RAM|s_memory[71][2]~177_combout\);

-- Location: FF_X67_Y25_N21
\RAM|s_memory[71][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[71][7]~feeder_combout\,
	ena => \RAM|s_memory[71][2]~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[71][7]~q\);

-- Location: LCCOMB_X67_Y25_N2
\RAM|Mux0~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~115_combout\ = (\Counter|s_count\(4) & (\Counter|s_count\(0))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(0) & ((\RAM|s_memory[71][7]~q\))) # (!\Counter|s_count\(0) & (\RAM|s_memory[70][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[70][7]~q\,
	datad => \RAM|s_memory[71][7]~q\,
	combout => \RAM|Mux0~115_combout\);

-- Location: LCCOMB_X67_Y28_N6
\RAM|s_memory[87][6]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[87][6]~179_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~12_combout\ & \RAM|Decoder0~4_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~12_combout\,
	datad => \RAM|Decoder0~4_combout\,
	combout => \RAM|s_memory[87][6]~179_combout\);

-- Location: FF_X68_Y28_N15
\RAM|s_memory[87][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[87][6]~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[87][7]~q\);

-- Location: LCCOMB_X68_Y25_N12
\RAM|s_memory[86][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[86][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[86][7]~feeder_combout\);

-- Location: LCCOMB_X68_Y25_N30
\RAM|s_memory[86][6]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[86][6]~176_combout\ = ((\RAM|Decoder0~1_combout\ & (\RAM|Decoder0~12_combout\ & !\Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~1_combout\,
	datab => \RAM|Decoder0~12_combout\,
	datac => \Counter|s_count\(7),
	datad => \KEY[1]~input_o\,
	combout => \RAM|s_memory[86][6]~176_combout\);

-- Location: FF_X68_Y25_N13
\RAM|s_memory[86][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[86][7]~feeder_combout\,
	ena => \RAM|s_memory[86][6]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[86][7]~q\);

-- Location: LCCOMB_X68_Y28_N14
\RAM|Mux0~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~116_combout\ = (\RAM|Mux0~115_combout\ & (((\RAM|s_memory[87][7]~q\)) # (!\Counter|s_count\(4)))) # (!\RAM|Mux0~115_combout\ & (\Counter|s_count\(4) & ((\RAM|s_memory[86][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~115_combout\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[87][7]~q\,
	datad => \RAM|s_memory[86][7]~q\,
	combout => \RAM|Mux0~116_combout\);

-- Location: LCCOMB_X70_Y24_N2
\RAM|s_memory[38][5]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[38][5]~182_combout\ = ((\RAM|Decoder0~1_combout\ & (\RAM|Decoder0~0_combout\ & !\Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~1_combout\,
	datac => \RAM|Decoder0~0_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[38][5]~182_combout\);

-- Location: FF_X69_Y20_N19
\RAM|s_memory[38][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[38][5]~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[38][7]~q\);

-- Location: LCCOMB_X69_Y20_N24
\RAM|s_memory[54][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[54][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[54][7]~feeder_combout\);

-- Location: LCCOMB_X70_Y20_N8
\RAM|s_memory[54][7]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[54][7]~181_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~1_combout\ & \RAM|Decoder0~10_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~1_combout\,
	datad => \RAM|Decoder0~10_combout\,
	combout => \RAM|s_memory[54][7]~181_combout\);

-- Location: FF_X69_Y20_N25
\RAM|s_memory[54][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[54][7]~feeder_combout\,
	ena => \RAM|s_memory[54][7]~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[54][7]~q\);

-- Location: LCCOMB_X69_Y20_N18
\RAM|Mux0~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~117_combout\ = (\Counter|s_count\(0) & (\Counter|s_count\(4))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(4) & ((\RAM|s_memory[54][7]~q\))) # (!\Counter|s_count\(4) & (\RAM|s_memory[38][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[38][7]~q\,
	datad => \RAM|s_memory[54][7]~q\,
	combout => \RAM|Mux0~117_combout\);

-- Location: LCCOMB_X69_Y22_N8
\RAM|s_memory[55][7]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[55][7]~183_combout\ = ((\RAM|Decoder0~10_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~4_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~10_combout\,
	datab => \Counter|s_count\(7),
	datac => \KEY[1]~input_o\,
	datad => \RAM|Decoder0~4_combout\,
	combout => \RAM|s_memory[55][7]~183_combout\);

-- Location: FF_X70_Y22_N23
\RAM|s_memory[55][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[55][7]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[55][7]~q\);

-- Location: LCCOMB_X70_Y22_N28
\RAM|s_memory[39][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[39][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[39][7]~feeder_combout\);

-- Location: LCCOMB_X70_Y21_N14
\RAM|s_memory[39][2]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[39][2]~180_combout\ = ((\RAM|Decoder0~4_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~0_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~4_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~0_combout\,
	combout => \RAM|s_memory[39][2]~180_combout\);

-- Location: FF_X70_Y22_N29
\RAM|s_memory[39][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[39][7]~feeder_combout\,
	ena => \RAM|s_memory[39][2]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[39][7]~q\);

-- Location: LCCOMB_X70_Y22_N22
\RAM|Mux0~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~118_combout\ = (\RAM|Mux0~117_combout\ & (((\RAM|s_memory[55][7]~q\)) # (!\Counter|s_count\(0)))) # (!\RAM|Mux0~117_combout\ & (\Counter|s_count\(0) & ((\RAM|s_memory[39][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~117_combout\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[55][7]~q\,
	datad => \RAM|s_memory[39][7]~q\,
	combout => \RAM|Mux0~118_combout\);

-- Location: LCCOMB_X75_Y23_N12
\RAM|s_memory[22][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[22][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[22][7]~feeder_combout\);

-- Location: LCCOMB_X75_Y23_N8
\RAM|s_memory[22][3]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[22][3]~185_combout\ = ((\RAM|Decoder0~8_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~1_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~8_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~1_combout\,
	combout => \RAM|s_memory[22][3]~185_combout\);

-- Location: FF_X75_Y23_N13
\RAM|s_memory[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[22][7]~feeder_combout\,
	ena => \RAM|s_memory[22][3]~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[22][7]~q\);

-- Location: LCCOMB_X75_Y23_N30
\RAM|s_memory[6][7]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[6][7]~186_combout\ = ((\RAM|Decoder0~1_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~6_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~1_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~6_combout\,
	combout => \RAM|s_memory[6][7]~186_combout\);

-- Location: FF_X75_Y23_N23
\RAM|s_memory[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[6][7]~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[6][7]~q\);

-- Location: LCCOMB_X75_Y23_N22
\RAM|Mux0~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~119_combout\ = (\Counter|s_count\(4) & ((\RAM|s_memory[22][7]~q\) # ((\Counter|s_count\(0))))) # (!\Counter|s_count\(4) & (((\RAM|s_memory[6][7]~q\ & !\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[22][7]~q\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[6][7]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux0~119_combout\);

-- Location: LCCOMB_X72_Y22_N22
\RAM|s_memory[23][3]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[23][3]~187_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~4_combout\ & \RAM|Decoder0~8_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~4_combout\,
	datad => \RAM|Decoder0~8_combout\,
	combout => \RAM|s_memory[23][3]~187_combout\);

-- Location: FF_X72_Y22_N11
\RAM|s_memory[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[23][3]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[23][7]~q\);

-- Location: LCCOMB_X72_Y22_N28
\RAM|s_memory[7][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[7][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[7][7]~feeder_combout\);

-- Location: LCCOMB_X69_Y22_N30
\RAM|s_memory[7][5]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[7][5]~184_combout\ = ((\RAM|Decoder0~6_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~4_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~6_combout\,
	datab => \Counter|s_count\(7),
	datac => \KEY[1]~input_o\,
	datad => \RAM|Decoder0~4_combout\,
	combout => \RAM|s_memory[7][5]~184_combout\);

-- Location: FF_X72_Y22_N29
\RAM|s_memory[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[7][7]~feeder_combout\,
	ena => \RAM|s_memory[7][5]~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[7][7]~q\);

-- Location: LCCOMB_X72_Y22_N10
\RAM|Mux0~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~120_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux0~119_combout\ & (\RAM|s_memory[23][7]~q\)) # (!\RAM|Mux0~119_combout\ & ((\RAM|s_memory[7][7]~q\))))) # (!\Counter|s_count\(0) & (\RAM|Mux0~119_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|Mux0~119_combout\,
	datac => \RAM|s_memory[23][7]~q\,
	datad => \RAM|s_memory[7][7]~q\,
	combout => \RAM|Mux0~120_combout\);

-- Location: LCCOMB_X72_Y25_N16
\RAM|Mux0~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~121_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(5))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(5) & (\RAM|Mux0~118_combout\)) # (!\Counter|s_count\(5) & ((\RAM|Mux0~120_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux0~118_combout\,
	datac => \Counter|s_count\(5),
	datad => \RAM|Mux0~120_combout\,
	combout => \RAM|Mux0~121_combout\);

-- Location: LCCOMB_X73_Y25_N26
\RAM|s_memory[102][1]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[102][1]~190_combout\ = ((\RAM|Decoder0~1_combout\ & (\RAM|Decoder0~7_combout\ & !\Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~1_combout\,
	datac => \RAM|Decoder0~7_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[102][1]~190_combout\);

-- Location: FF_X74_Y25_N15
\RAM|s_memory[102][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[102][1]~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[102][7]~q\);

-- Location: LCCOMB_X74_Y25_N16
\RAM|s_memory[103][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[103][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[103][7]~feeder_combout\);

-- Location: LCCOMB_X73_Y25_N0
\RAM|s_memory[103][1]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[103][1]~189_combout\ = ((\RAM|Decoder0~4_combout\ & (\RAM|Decoder0~7_combout\ & !\Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~4_combout\,
	datac => \RAM|Decoder0~7_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[103][1]~189_combout\);

-- Location: FF_X74_Y25_N17
\RAM|s_memory[103][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[103][7]~feeder_combout\,
	ena => \RAM|s_memory[103][1]~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[103][7]~q\);

-- Location: LCCOMB_X74_Y25_N14
\RAM|Mux0~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~122_combout\ = (\Counter|s_count\(0) & ((\Counter|s_count\(4)) # ((\RAM|s_memory[103][7]~q\)))) # (!\Counter|s_count\(0) & (!\Counter|s_count\(4) & (\RAM|s_memory[102][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[102][7]~q\,
	datad => \RAM|s_memory[103][7]~q\,
	combout => \RAM|Mux0~122_combout\);

-- Location: LCCOMB_X68_Y24_N12
\RAM|s_memory[119][6]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[119][6]~191_combout\ = ((\RAM|Decoder0~4_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~14_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~4_combout\,
	datab => \Counter|s_count\(7),
	datac => \KEY[1]~input_o\,
	datad => \RAM|Decoder0~14_combout\,
	combout => \RAM|s_memory[119][6]~191_combout\);

-- Location: FF_X75_Y25_N23
\RAM|s_memory[119][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[119][6]~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[119][7]~q\);

-- Location: LCCOMB_X75_Y25_N16
\RAM|s_memory[118][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[118][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[118][7]~feeder_combout\);

-- Location: LCCOMB_X75_Y25_N4
\RAM|s_memory[118][3]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[118][3]~188_combout\ = ((\RAM|Decoder0~1_combout\ & (\RAM|Decoder0~14_combout\ & !\Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~1_combout\,
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~14_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[118][3]~188_combout\);

-- Location: FF_X75_Y25_N17
\RAM|s_memory[118][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[118][7]~feeder_combout\,
	ena => \RAM|s_memory[118][3]~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[118][7]~q\);

-- Location: LCCOMB_X75_Y25_N22
\RAM|Mux0~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~123_combout\ = (\RAM|Mux0~122_combout\ & (((\RAM|s_memory[119][7]~q\)) # (!\Counter|s_count\(4)))) # (!\RAM|Mux0~122_combout\ & (\Counter|s_count\(4) & ((\RAM|s_memory[118][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~122_combout\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[119][7]~q\,
	datad => \RAM|s_memory[118][7]~q\,
	combout => \RAM|Mux0~123_combout\);

-- Location: LCCOMB_X72_Y25_N22
\RAM|Mux0~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~124_combout\ = (\RAM|Mux0~121_combout\ & (((\RAM|Mux0~123_combout\) # (!\Counter|s_count\(6))))) # (!\RAM|Mux0~121_combout\ & (\RAM|Mux0~116_combout\ & (\Counter|s_count\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~116_combout\,
	datab => \RAM|Mux0~121_combout\,
	datac => \Counter|s_count\(6),
	datad => \RAM|Mux0~123_combout\,
	combout => \RAM|Mux0~124_combout\);

-- Location: LCCOMB_X74_Y28_N0
\RAM|s_memory[99][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[99][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[99][7]~feeder_combout\);

-- Location: LCCOMB_X74_Y28_N22
\RAM|s_memory[99][0]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[99][0]~140_combout\ = ((\RAM|Decoder0~9_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~7_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~9_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~7_combout\,
	combout => \RAM|s_memory[99][0]~140_combout\);

-- Location: FF_X74_Y28_N1
\RAM|s_memory[99][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[99][7]~feeder_combout\,
	ena => \RAM|s_memory[99][0]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[99][7]~q\);

-- Location: LCCOMB_X67_Y28_N20
\RAM|s_memory[115][4]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[115][4]~143_combout\ = ((\RAM|Decoder0~14_combout\ & (\RAM|Decoder0~9_combout\ & !\Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~14_combout\,
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~9_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[115][4]~143_combout\);

-- Location: FF_X74_Y28_N27
\RAM|s_memory[115][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[115][4]~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[115][7]~q\);

-- Location: LCCOMB_X77_Y26_N6
\RAM|s_memory[98][6]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[98][6]~142_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~7_combout\ & \RAM|Decoder0~13_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~7_combout\,
	datad => \RAM|Decoder0~13_combout\,
	combout => \RAM|s_memory[98][6]~142_combout\);

-- Location: FF_X76_Y26_N19
\RAM|s_memory[98][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[98][6]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[98][7]~q\);

-- Location: LCCOMB_X76_Y26_N12
\RAM|s_memory[114][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[114][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[114][7]~feeder_combout\);

-- Location: LCCOMB_X76_Y26_N22
\RAM|s_memory[114][3]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[114][3]~141_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~14_combout\ & \RAM|Decoder0~13_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~14_combout\,
	datad => \RAM|Decoder0~13_combout\,
	combout => \RAM|s_memory[114][3]~141_combout\);

-- Location: FF_X76_Y26_N13
\RAM|s_memory[114][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[114][7]~feeder_combout\,
	ena => \RAM|s_memory[114][3]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[114][7]~q\);

-- Location: LCCOMB_X76_Y26_N18
\RAM|Mux0~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~91_combout\ = (\Counter|s_count\(4) & ((\Counter|s_count\(0)) # ((\RAM|s_memory[114][7]~q\)))) # (!\Counter|s_count\(4) & (!\Counter|s_count\(0) & (\RAM|s_memory[98][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[98][7]~q\,
	datad => \RAM|s_memory[114][7]~q\,
	combout => \RAM|Mux0~91_combout\);

-- Location: LCCOMB_X74_Y28_N26
\RAM|Mux0~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~92_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux0~91_combout\ & ((\RAM|s_memory[115][7]~q\))) # (!\RAM|Mux0~91_combout\ & (\RAM|s_memory[99][7]~q\)))) # (!\Counter|s_count\(0) & (((\RAM|Mux0~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[99][7]~q\,
	datac => \RAM|s_memory[115][7]~q\,
	datad => \RAM|Mux0~91_combout\,
	combout => \RAM|Mux0~92_combout\);

-- Location: LCCOMB_X72_Y28_N8
\RAM|s_memory[67][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[67][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[67][7]~feeder_combout\);

-- Location: LCCOMB_X72_Y28_N22
\RAM|s_memory[67][6]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[67][6]~132_combout\ = ((\RAM|Decoder0~9_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~5_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~9_combout\,
	datab => \Counter|s_count\(7),
	datac => \KEY[1]~input_o\,
	datad => \RAM|Decoder0~5_combout\,
	combout => \RAM|s_memory[67][6]~132_combout\);

-- Location: FF_X72_Y28_N9
\RAM|s_memory[67][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[67][7]~feeder_combout\,
	ena => \RAM|s_memory[67][6]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[67][7]~q\);

-- Location: LCCOMB_X72_Y25_N0
\RAM|s_memory[83][5]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[83][5]~135_combout\ = ((\RAM|Decoder0~12_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~9_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~12_combout\,
	datab => \KEY[1]~input_o\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~9_combout\,
	combout => \RAM|s_memory[83][5]~135_combout\);

-- Location: FF_X72_Y28_N11
\RAM|s_memory[83][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[83][5]~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[83][7]~q\);

-- Location: LCCOMB_X73_Y26_N4
\RAM|s_memory[82][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[82][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[82][7]~feeder_combout\);

-- Location: LCCOMB_X72_Y26_N6
\RAM|s_memory[82][0]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[82][0]~133_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~12_combout\ & \RAM|Decoder0~13_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \RAM|Decoder0~12_combout\,
	datac => \KEY[1]~input_o\,
	datad => \RAM|Decoder0~13_combout\,
	combout => \RAM|s_memory[82][0]~133_combout\);

-- Location: FF_X73_Y26_N5
\RAM|s_memory[82][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[82][7]~feeder_combout\,
	ena => \RAM|s_memory[82][0]~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[82][7]~q\);

-- Location: LCCOMB_X73_Y29_N4
\RAM|s_memory[66][4]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[66][4]~134_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~5_combout\ & \RAM|Decoder0~13_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~5_combout\,
	datad => \RAM|Decoder0~13_combout\,
	combout => \RAM|s_memory[66][4]~134_combout\);

-- Location: FF_X73_Y26_N3
\RAM|s_memory[66][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[66][4]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[66][7]~q\);

-- Location: LCCOMB_X73_Y26_N2
\RAM|Mux0~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~86_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(4) & (\RAM|s_memory[82][7]~q\)) # (!\Counter|s_count\(4) & ((\RAM|s_memory[66][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[82][7]~q\,
	datac => \RAM|s_memory[66][7]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux0~86_combout\);

-- Location: LCCOMB_X72_Y28_N10
\RAM|Mux0~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~87_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux0~86_combout\ & ((\RAM|s_memory[83][7]~q\))) # (!\RAM|Mux0~86_combout\ & (\RAM|s_memory[67][7]~q\)))) # (!\Counter|s_count\(0) & (((\RAM|Mux0~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[67][7]~q\,
	datac => \RAM|s_memory[83][7]~q\,
	datad => \RAM|Mux0~86_combout\,
	combout => \RAM|Mux0~87_combout\);

-- Location: LCCOMB_X73_Y23_N20
\RAM|s_memory[18][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[18][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[18][7]~feeder_combout\);

-- Location: LCCOMB_X73_Y23_N30
\RAM|s_memory[18][7]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[18][7]~136_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~13_combout\ & \RAM|Decoder0~8_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~13_combout\,
	datad => \RAM|Decoder0~8_combout\,
	combout => \RAM|s_memory[18][7]~136_combout\);

-- Location: FF_X73_Y23_N21
\RAM|s_memory[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[18][7]~feeder_combout\,
	ena => \RAM|s_memory[18][7]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[18][7]~q\);

-- Location: LCCOMB_X73_Y22_N6
\RAM|s_memory[19][7]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[19][7]~139_combout\ = ((\RAM|Decoder0~8_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~9_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~8_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~9_combout\,
	combout => \RAM|s_memory[19][7]~139_combout\);

-- Location: FF_X73_Y23_N15
\RAM|s_memory[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[19][7]~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[19][7]~q\);

-- Location: LCCOMB_X73_Y20_N10
\RAM|s_memory[2][7]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[2][7]~138_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~6_combout\ & \RAM|Decoder0~13_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~6_combout\,
	datad => \RAM|Decoder0~13_combout\,
	combout => \RAM|s_memory[2][7]~138_combout\);

-- Location: FF_X73_Y24_N23
\RAM|s_memory[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[2][7]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[2][7]~q\);

-- Location: LCCOMB_X73_Y24_N0
\RAM|s_memory[3][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[3][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[3][7]~feeder_combout\);

-- Location: LCCOMB_X73_Y24_N4
\RAM|s_memory[3][5]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[3][5]~137_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~9_combout\ & \RAM|Decoder0~6_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~9_combout\,
	datad => \RAM|Decoder0~6_combout\,
	combout => \RAM|s_memory[3][5]~137_combout\);

-- Location: FF_X73_Y24_N1
\RAM|s_memory[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[3][7]~feeder_combout\,
	ena => \RAM|s_memory[3][5]~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[3][7]~q\);

-- Location: LCCOMB_X73_Y24_N22
\RAM|Mux0~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~88_combout\ = (\Counter|s_count\(0) & ((\Counter|s_count\(4)) # ((\RAM|s_memory[3][7]~q\)))) # (!\Counter|s_count\(0) & (!\Counter|s_count\(4) & (\RAM|s_memory[2][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[2][7]~q\,
	datad => \RAM|s_memory[3][7]~q\,
	combout => \RAM|Mux0~88_combout\);

-- Location: LCCOMB_X73_Y23_N14
\RAM|Mux0~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~89_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux0~88_combout\ & ((\RAM|s_memory[19][7]~q\))) # (!\RAM|Mux0~88_combout\ & (\RAM|s_memory[18][7]~q\)))) # (!\Counter|s_count\(4) & (((\RAM|Mux0~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[18][7]~q\,
	datac => \RAM|s_memory[19][7]~q\,
	datad => \RAM|Mux0~88_combout\,
	combout => \RAM|Mux0~89_combout\);

-- Location: LCCOMB_X72_Y25_N30
\RAM|Mux0~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~90_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux0~87_combout\) # ((\Counter|s_count\(5))))) # (!\Counter|s_count\(6) & (((!\Counter|s_count\(5) & \RAM|Mux0~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux0~87_combout\,
	datac => \Counter|s_count\(5),
	datad => \RAM|Mux0~89_combout\,
	combout => \RAM|Mux0~90_combout\);

-- Location: LCCOMB_X72_Y25_N6
\RAM|s_memory[50][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[50][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[50][7]~feeder_combout\);

-- Location: LCCOMB_X73_Y20_N2
\RAM|s_memory[50][2]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[50][2]~128_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~10_combout\ & \RAM|Decoder0~13_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~10_combout\,
	datad => \RAM|Decoder0~13_combout\,
	combout => \RAM|s_memory[50][2]~128_combout\);

-- Location: FF_X72_Y25_N7
\RAM|s_memory[50][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[50][7]~feeder_combout\,
	ena => \RAM|s_memory[50][2]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[50][7]~q\);

-- Location: LCCOMB_X73_Y22_N20
\RAM|s_memory[51][7]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[51][7]~131_combout\ = ((\RAM|Decoder0~9_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~10_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~9_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~10_combout\,
	combout => \RAM|s_memory[51][7]~131_combout\);

-- Location: FF_X72_Y25_N29
\RAM|s_memory[51][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[51][7]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[51][7]~q\);

-- Location: LCCOMB_X74_Y22_N12
\RAM|s_memory[35][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[35][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[35][7]~feeder_combout\);

-- Location: LCCOMB_X68_Y24_N26
\RAM|s_memory[35][6]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[35][6]~129_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~0_combout\ & \RAM|Decoder0~9_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~0_combout\,
	datad => \RAM|Decoder0~9_combout\,
	combout => \RAM|s_memory[35][6]~129_combout\);

-- Location: FF_X74_Y22_N13
\RAM|s_memory[35][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[35][7]~feeder_combout\,
	ena => \RAM|s_memory[35][6]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[35][7]~q\);

-- Location: LCCOMB_X73_Y20_N24
\RAM|s_memory[34][6]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[34][6]~130_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~0_combout\ & \RAM|Decoder0~13_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~0_combout\,
	datad => \RAM|Decoder0~13_combout\,
	combout => \RAM|s_memory[34][6]~130_combout\);

-- Location: FF_X74_Y22_N19
\RAM|s_memory[34][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[34][6]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[34][7]~q\);

-- Location: LCCOMB_X74_Y22_N18
\RAM|Mux0~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~84_combout\ = (\Counter|s_count\(4) & (((\Counter|s_count\(0))))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(0) & (\RAM|s_memory[35][7]~q\)) # (!\Counter|s_count\(0) & ((\RAM|s_memory[34][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[35][7]~q\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[34][7]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux0~84_combout\);

-- Location: LCCOMB_X72_Y25_N28
\RAM|Mux0~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~85_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux0~84_combout\ & ((\RAM|s_memory[51][7]~q\))) # (!\RAM|Mux0~84_combout\ & (\RAM|s_memory[50][7]~q\)))) # (!\Counter|s_count\(4) & (((\RAM|Mux0~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[50][7]~q\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[51][7]~q\,
	datad => \RAM|Mux0~84_combout\,
	combout => \RAM|Mux0~85_combout\);

-- Location: LCCOMB_X72_Y25_N4
\RAM|Mux0~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~93_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux0~90_combout\ & (\RAM|Mux0~92_combout\)) # (!\RAM|Mux0~90_combout\ & ((\RAM|Mux0~85_combout\))))) # (!\Counter|s_count\(5) & (((\RAM|Mux0~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~92_combout\,
	datab => \Counter|s_count\(5),
	datac => \RAM|Mux0~90_combout\,
	datad => \RAM|Mux0~85_combout\,
	combout => \RAM|Mux0~93_combout\);

-- Location: LCCOMB_X67_Y29_N4
\RAM|s_memory[85][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[85][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[85][7]~feeder_combout\);

-- Location: LCCOMB_X67_Y29_N22
\RAM|s_memory[85][1]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[85][1]~157_combout\ = ((\RAM|Decoder0~12_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~2_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~12_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~2_combout\,
	combout => \RAM|s_memory[85][1]~157_combout\);

-- Location: FF_X67_Y29_N5
\RAM|s_memory[85][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[85][7]~feeder_combout\,
	ena => \RAM|s_memory[85][1]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[85][7]~q\);

-- Location: LCCOMB_X67_Y29_N12
\RAM|s_memory[21][0]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[21][0]~158_combout\ = ((\RAM|Decoder0~8_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~2_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~8_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~2_combout\,
	combout => \RAM|s_memory[21][0]~158_combout\);

-- Location: FF_X67_Y29_N27
\RAM|s_memory[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[21][0]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[21][7]~q\);

-- Location: LCCOMB_X67_Y29_N26
\RAM|Mux0~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~101_combout\ = (\Counter|s_count\(6) & ((\RAM|s_memory[85][7]~q\) # ((\Counter|s_count\(5))))) # (!\Counter|s_count\(6) & (((\RAM|s_memory[21][7]~q\ & !\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|s_memory[85][7]~q\,
	datac => \RAM|s_memory[21][7]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux0~101_combout\);

-- Location: LCCOMB_X67_Y33_N10
\RAM|s_memory[117][0]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[117][0]~159_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~14_combout\ & \RAM|Decoder0~2_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~14_combout\,
	datad => \RAM|Decoder0~2_combout\,
	combout => \RAM|s_memory[117][0]~159_combout\);

-- Location: FF_X67_Y33_N15
\RAM|s_memory[117][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[117][0]~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[117][7]~q\);

-- Location: LCCOMB_X67_Y33_N12
\RAM|s_memory[53][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[53][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[53][7]~feeder_combout\);

-- Location: LCCOMB_X67_Y33_N8
\RAM|s_memory[53][7]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[53][7]~156_combout\ = ((\RAM|Decoder0~2_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~10_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~2_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~10_combout\,
	combout => \RAM|s_memory[53][7]~156_combout\);

-- Location: FF_X67_Y33_N13
\RAM|s_memory[53][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[53][7]~feeder_combout\,
	ena => \RAM|s_memory[53][7]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[53][7]~q\);

-- Location: LCCOMB_X67_Y33_N14
\RAM|Mux0~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~102_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux0~101_combout\ & (\RAM|s_memory[117][7]~q\)) # (!\RAM|Mux0~101_combout\ & ((\RAM|s_memory[53][7]~q\))))) # (!\Counter|s_count\(5) & (\RAM|Mux0~101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux0~101_combout\,
	datac => \RAM|s_memory[117][7]~q\,
	datad => \RAM|s_memory[53][7]~q\,
	combout => \RAM|Mux0~102_combout\);

-- Location: LCCOMB_X69_Y27_N10
\RAM|s_memory[20][5]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[20][5]~146_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~3_combout\ & \RAM|Decoder0~8_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~3_combout\,
	datad => \RAM|Decoder0~8_combout\,
	combout => \RAM|s_memory[20][5]~146_combout\);

-- Location: FF_X68_Y33_N7
\RAM|s_memory[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[20][5]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[20][7]~q\);

-- Location: LCCOMB_X68_Y33_N20
\RAM|s_memory[52][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[52][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[52][7]~feeder_combout\);

-- Location: LCCOMB_X68_Y33_N4
\RAM|s_memory[52][3]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[52][3]~145_combout\ = ((\RAM|Decoder0~10_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~3_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~10_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~3_combout\,
	combout => \RAM|s_memory[52][3]~145_combout\);

-- Location: FF_X68_Y33_N21
\RAM|s_memory[52][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[52][7]~feeder_combout\,
	ena => \RAM|s_memory[52][3]~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[52][7]~q\);

-- Location: LCCOMB_X68_Y33_N6
\RAM|Mux0~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~94_combout\ = (\Counter|s_count\(5) & ((\Counter|s_count\(6)) # ((\RAM|s_memory[52][7]~q\)))) # (!\Counter|s_count\(5) & (!\Counter|s_count\(6) & (\RAM|s_memory[20][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[20][7]~q\,
	datad => \RAM|s_memory[52][7]~q\,
	combout => \RAM|Mux0~94_combout\);

-- Location: LCCOMB_X68_Y32_N4
\RAM|s_memory[84][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[84][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[84][7]~feeder_combout\);

-- Location: LCCOMB_X68_Y32_N6
\RAM|s_memory[84][1]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[84][1]~144_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~3_combout\ & \RAM|Decoder0~12_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \RAM|Decoder0~3_combout\,
	datac => \KEY[1]~input_o\,
	datad => \RAM|Decoder0~12_combout\,
	combout => \RAM|s_memory[84][1]~144_combout\);

-- Location: FF_X68_Y32_N5
\RAM|s_memory[84][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[84][7]~feeder_combout\,
	ena => \RAM|s_memory[84][1]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[84][7]~q\);

-- Location: LCCOMB_X70_Y29_N12
\RAM|s_memory[116][1]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[116][1]~147_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~14_combout\ & \RAM|Decoder0~3_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~14_combout\,
	datad => \RAM|Decoder0~3_combout\,
	combout => \RAM|s_memory[116][1]~147_combout\);

-- Location: FF_X68_Y32_N31
\RAM|s_memory[116][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[116][1]~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[116][7]~q\);

-- Location: LCCOMB_X68_Y32_N30
\RAM|Mux0~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~95_combout\ = (\RAM|Mux0~94_combout\ & (((\RAM|s_memory[116][7]~q\) # (!\Counter|s_count\(6))))) # (!\RAM|Mux0~94_combout\ & (\RAM|s_memory[84][7]~q\ & ((\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~94_combout\,
	datab => \RAM|s_memory[84][7]~q\,
	datac => \RAM|s_memory[116][7]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux0~95_combout\);

-- Location: LCCOMB_X76_Y28_N16
\RAM|s_memory[69][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[69][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[69][7]~feeder_combout\);

-- Location: LCCOMB_X75_Y28_N6
\RAM|s_memory[69][7]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[69][7]~149_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~5_combout\ & \RAM|Decoder0~2_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~5_combout\,
	datad => \RAM|Decoder0~2_combout\,
	combout => \RAM|s_memory[69][7]~149_combout\);

-- Location: FF_X76_Y28_N17
\RAM|s_memory[69][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[69][7]~feeder_combout\,
	ena => \RAM|s_memory[69][7]~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[69][7]~q\);

-- Location: LCCOMB_X75_Y28_N24
\RAM|s_memory[5][5]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[5][5]~150_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~6_combout\ & \RAM|Decoder0~2_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~6_combout\,
	datad => \RAM|Decoder0~2_combout\,
	combout => \RAM|s_memory[5][5]~150_combout\);

-- Location: FF_X76_Y28_N31
\RAM|s_memory[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[5][5]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[5][7]~q\);

-- Location: LCCOMB_X76_Y28_N30
\RAM|Mux0~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~96_combout\ = (\Counter|s_count\(6) & ((\RAM|s_memory[69][7]~q\) # ((\Counter|s_count\(5))))) # (!\Counter|s_count\(6) & (((\RAM|s_memory[5][7]~q\ & !\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|s_memory[69][7]~q\,
	datac => \RAM|s_memory[5][7]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux0~96_combout\);

-- Location: LCCOMB_X75_Y25_N10
\RAM|s_memory[101][6]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[101][6]~151_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~2_combout\ & \RAM|Decoder0~7_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~2_combout\,
	datad => \RAM|Decoder0~7_combout\,
	combout => \RAM|s_memory[101][6]~151_combout\);

-- Location: FF_X74_Y27_N27
\RAM|s_memory[101][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[101][6]~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[101][7]~q\);

-- Location: LCCOMB_X74_Y27_N16
\RAM|s_memory[37][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[37][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[37][7]~feeder_combout\);

-- Location: LCCOMB_X74_Y27_N22
\RAM|s_memory[37][4]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[37][4]~148_combout\ = ((\RAM|Decoder0~2_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~0_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~2_combout\,
	datab => \KEY[1]~input_o\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~0_combout\,
	combout => \RAM|s_memory[37][4]~148_combout\);

-- Location: FF_X74_Y27_N17
\RAM|s_memory[37][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[37][7]~feeder_combout\,
	ena => \RAM|s_memory[37][4]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[37][7]~q\);

-- Location: LCCOMB_X74_Y27_N26
\RAM|Mux0~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~97_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux0~96_combout\ & (\RAM|s_memory[101][7]~q\)) # (!\RAM|Mux0~96_combout\ & ((\RAM|s_memory[37][7]~q\))))) # (!\Counter|s_count\(5) & (\RAM|Mux0~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux0~96_combout\,
	datac => \RAM|s_memory[101][7]~q\,
	datad => \RAM|s_memory[37][7]~q\,
	combout => \RAM|Mux0~97_combout\);

-- Location: LCCOMB_X75_Y28_N18
\RAM|s_memory[4][1]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[4][1]~154_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~6_combout\ & \RAM|Decoder0~3_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~6_combout\,
	datad => \RAM|Decoder0~3_combout\,
	combout => \RAM|s_memory[4][1]~154_combout\);

-- Location: FF_X74_Y29_N15
\RAM|s_memory[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[4][1]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[4][7]~q\);

-- Location: LCCOMB_X74_Y29_N16
\RAM|s_memory[36][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[36][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[36][7]~feeder_combout\);

-- Location: LCCOMB_X75_Y29_N0
\RAM|s_memory[36][5]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[36][5]~153_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~0_combout\ & \RAM|Decoder0~3_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~0_combout\,
	datad => \RAM|Decoder0~3_combout\,
	combout => \RAM|s_memory[36][5]~153_combout\);

-- Location: FF_X74_Y29_N17
\RAM|s_memory[36][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[36][7]~feeder_combout\,
	ena => \RAM|s_memory[36][5]~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[36][7]~q\);

-- Location: LCCOMB_X74_Y29_N14
\RAM|Mux0~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~98_combout\ = (\Counter|s_count\(6) & (\Counter|s_count\(5))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(5) & ((\RAM|s_memory[36][7]~q\))) # (!\Counter|s_count\(5) & (\RAM|s_memory[4][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[4][7]~q\,
	datad => \RAM|s_memory[36][7]~q\,
	combout => \RAM|Mux0~98_combout\);

-- Location: LCCOMB_X77_Y26_N24
\RAM|s_memory[100][6]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[100][6]~155_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~7_combout\ & \RAM|Decoder0~3_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~7_combout\,
	datad => \RAM|Decoder0~3_combout\,
	combout => \RAM|s_memory[100][6]~155_combout\);

-- Location: FF_X75_Y26_N27
\RAM|s_memory[100][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[100][6]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[100][7]~q\);

-- Location: LCCOMB_X75_Y26_N28
\RAM|s_memory[68][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[68][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[68][7]~feeder_combout\);

-- Location: LCCOMB_X75_Y26_N30
\RAM|s_memory[68][6]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[68][6]~152_combout\ = ((\RAM|Decoder0~5_combout\ & (\RAM|Decoder0~3_combout\ & !\Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~5_combout\,
	datab => \RAM|Decoder0~3_combout\,
	datac => \KEY[1]~input_o\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[68][6]~152_combout\);

-- Location: FF_X75_Y26_N29
\RAM|s_memory[68][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[68][7]~feeder_combout\,
	ena => \RAM|s_memory[68][6]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[68][7]~q\);

-- Location: LCCOMB_X75_Y26_N26
\RAM|Mux0~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~99_combout\ = (\RAM|Mux0~98_combout\ & (((\RAM|s_memory[100][7]~q\)) # (!\Counter|s_count\(6)))) # (!\RAM|Mux0~98_combout\ & (\Counter|s_count\(6) & ((\RAM|s_memory[68][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~98_combout\,
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[100][7]~q\,
	datad => \RAM|s_memory[68][7]~q\,
	combout => \RAM|Mux0~99_combout\);

-- Location: LCCOMB_X73_Y26_N8
\RAM|Mux0~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~100_combout\ = (\Counter|s_count\(4) & (((\Counter|s_count\(0))))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(0) & (\RAM|Mux0~97_combout\)) # (!\Counter|s_count\(0) & ((\RAM|Mux0~99_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|Mux0~97_combout\,
	datac => \Counter|s_count\(0),
	datad => \RAM|Mux0~99_combout\,
	combout => \RAM|Mux0~100_combout\);

-- Location: LCCOMB_X72_Y25_N26
\RAM|Mux0~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~103_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux0~100_combout\ & (\RAM|Mux0~102_combout\)) # (!\RAM|Mux0~100_combout\ & ((\RAM|Mux0~95_combout\))))) # (!\Counter|s_count\(4) & (((\RAM|Mux0~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~102_combout\,
	datab => \RAM|Mux0~95_combout\,
	datac => \Counter|s_count\(4),
	datad => \RAM|Mux0~100_combout\,
	combout => \RAM|Mux0~103_combout\);

-- Location: LCCOMB_X70_Y28_N4
\RAM|s_memory[65][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[65][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[65][7]~feeder_combout\);

-- Location: LCCOMB_X70_Y28_N8
\RAM|s_memory[65][7]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[65][7]~161_combout\ = ((\RAM|Decoder0~11_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~5_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~11_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~5_combout\,
	combout => \RAM|s_memory[65][7]~161_combout\);

-- Location: FF_X70_Y28_N5
\RAM|s_memory[65][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[65][7]~feeder_combout\,
	ena => \RAM|s_memory[65][7]~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[65][7]~q\);

-- Location: LCCOMB_X70_Y29_N26
\RAM|s_memory[1][0]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[1][0]~162_combout\ = ((\RAM|Decoder0~11_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~6_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~11_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~6_combout\,
	combout => \RAM|s_memory[1][0]~162_combout\);

-- Location: FF_X70_Y28_N19
\RAM|s_memory[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[1][0]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[1][7]~q\);

-- Location: LCCOMB_X70_Y28_N18
\RAM|Mux0~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~104_combout\ = (\Counter|s_count\(6) & ((\RAM|s_memory[65][7]~q\) # ((\Counter|s_count\(5))))) # (!\Counter|s_count\(6) & (((\RAM|s_memory[1][7]~q\ & !\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|s_memory[65][7]~q\,
	datac => \RAM|s_memory[1][7]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux0~104_combout\);

-- Location: LCCOMB_X69_Y25_N6
\RAM|s_memory[97][0]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[97][0]~163_combout\ = ((\RAM|Decoder0~7_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~11_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~7_combout\,
	datab => \KEY[1]~input_o\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~11_combout\,
	combout => \RAM|s_memory[97][0]~163_combout\);

-- Location: FF_X73_Y28_N3
\RAM|s_memory[97][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[97][0]~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[97][7]~q\);

-- Location: LCCOMB_X73_Y28_N0
\RAM|s_memory[33][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[33][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[33][7]~feeder_combout\);

-- Location: LCCOMB_X73_Y28_N30
\RAM|s_memory[33][7]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[33][7]~160_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~0_combout\ & \RAM|Decoder0~11_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~0_combout\,
	datad => \RAM|Decoder0~11_combout\,
	combout => \RAM|s_memory[33][7]~160_combout\);

-- Location: FF_X73_Y28_N1
\RAM|s_memory[33][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[33][7]~feeder_combout\,
	ena => \RAM|s_memory[33][7]~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[33][7]~q\);

-- Location: LCCOMB_X73_Y28_N2
\RAM|Mux0~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~105_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux0~104_combout\ & (\RAM|s_memory[97][7]~q\)) # (!\RAM|Mux0~104_combout\ & ((\RAM|s_memory[33][7]~q\))))) # (!\Counter|s_count\(5) & (\RAM|Mux0~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux0~104_combout\,
	datac => \RAM|s_memory[97][7]~q\,
	datad => \RAM|s_memory[33][7]~q\,
	combout => \RAM|Mux0~105_combout\);

-- Location: LCCOMB_X69_Y30_N28
\RAM|s_memory[80][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[80][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[80][7]~feeder_combout\);

-- Location: LCCOMB_X69_Y30_N10
\RAM|s_memory[80][0]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[80][0]~165_combout\ = ((\RAM|Decoder0~15_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~12_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~15_combout\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~12_combout\,
	datad => \KEY[1]~input_o\,
	combout => \RAM|s_memory[80][0]~165_combout\);

-- Location: FF_X69_Y30_N29
\RAM|s_memory[80][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[80][7]~feeder_combout\,
	ena => \RAM|s_memory[80][0]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[80][7]~q\);

-- Location: LCCOMB_X70_Y31_N22
\RAM|s_memory[16][7]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[16][7]~166_combout\ = ((\RAM|Decoder0~8_combout\ & (\RAM|Decoder0~15_combout\ & !\Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~8_combout\,
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~15_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[16][7]~166_combout\);

-- Location: FF_X69_Y30_N7
\RAM|s_memory[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[16][7]~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[16][7]~q\);

-- Location: LCCOMB_X69_Y30_N6
\RAM|Mux0~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~106_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(6) & (\RAM|s_memory[80][7]~q\)) # (!\Counter|s_count\(6) & ((\RAM|s_memory[16][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|s_memory[80][7]~q\,
	datac => \RAM|s_memory[16][7]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux0~106_combout\);

-- Location: LCCOMB_X69_Y33_N22
\RAM|s_memory[112][3]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[112][3]~167_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~15_combout\ & \RAM|Decoder0~14_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~15_combout\,
	datad => \RAM|Decoder0~14_combout\,
	combout => \RAM|s_memory[112][3]~167_combout\);

-- Location: FF_X69_Y33_N31
\RAM|s_memory[112][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[112][3]~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[112][7]~q\);

-- Location: LCCOMB_X69_Y33_N28
\RAM|s_memory[48][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[48][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[48][7]~feeder_combout\);

-- Location: LCCOMB_X69_Y33_N8
\RAM|s_memory[48][5]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[48][5]~164_combout\ = ((\RAM|Decoder0~15_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~10_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~15_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~10_combout\,
	combout => \RAM|s_memory[48][5]~164_combout\);

-- Location: FF_X69_Y33_N29
\RAM|s_memory[48][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[48][7]~feeder_combout\,
	ena => \RAM|s_memory[48][5]~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[48][7]~q\);

-- Location: LCCOMB_X69_Y33_N30
\RAM|Mux0~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~107_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux0~106_combout\ & (\RAM|s_memory[112][7]~q\)) # (!\RAM|Mux0~106_combout\ & ((\RAM|s_memory[48][7]~q\))))) # (!\Counter|s_count\(5) & (\RAM|Mux0~106_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux0~106_combout\,
	datac => \RAM|s_memory[112][7]~q\,
	datad => \RAM|s_memory[48][7]~q\,
	combout => \RAM|Mux0~107_combout\);

-- Location: LCCOMB_X74_Y30_N16
\RAM|s_memory[32][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[32][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[32][7]~feeder_combout\);

-- Location: LCCOMB_X74_Y30_N24
\RAM|s_memory[32][5]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[32][5]~168_combout\ = ((\RAM|Decoder0~15_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~0_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~15_combout\,
	datab => \Counter|s_count\(7),
	datac => \KEY[1]~input_o\,
	datad => \RAM|Decoder0~0_combout\,
	combout => \RAM|s_memory[32][5]~168_combout\);

-- Location: FF_X74_Y30_N17
\RAM|s_memory[32][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[32][7]~feeder_combout\,
	ena => \RAM|s_memory[32][5]~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[32][7]~q\);

-- Location: LCCOMB_X74_Y30_N10
\RAM|s_memory[96][1]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[96][1]~171_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~7_combout\ & \RAM|Decoder0~15_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~7_combout\,
	datad => \RAM|Decoder0~15_combout\,
	combout => \RAM|s_memory[96][1]~171_combout\);

-- Location: FF_X74_Y30_N3
\RAM|s_memory[96][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[96][1]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[96][7]~q\);

-- Location: LCCOMB_X75_Y30_N8
\RAM|s_memory[64][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[64][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[64][7]~feeder_combout\);

-- Location: LCCOMB_X75_Y30_N12
\RAM|s_memory[64][1]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[64][1]~169_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~5_combout\ & \RAM|Decoder0~15_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~5_combout\,
	datad => \RAM|Decoder0~15_combout\,
	combout => \RAM|s_memory[64][1]~169_combout\);

-- Location: FF_X75_Y30_N9
\RAM|s_memory[64][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[64][7]~feeder_combout\,
	ena => \RAM|s_memory[64][1]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[64][7]~q\);

-- Location: LCCOMB_X75_Y30_N2
\RAM|s_memory[0][3]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[0][3]~170_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~6_combout\ & \RAM|Decoder0~15_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~6_combout\,
	datad => \RAM|Decoder0~15_combout\,
	combout => \RAM|s_memory[0][3]~170_combout\);

-- Location: FF_X75_Y30_N27
\RAM|s_memory[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[0][3]~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[0][7]~q\);

-- Location: LCCOMB_X75_Y30_N26
\RAM|Mux0~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~108_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(6) & (\RAM|s_memory[64][7]~q\)) # (!\Counter|s_count\(6) & ((\RAM|s_memory[0][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|s_memory[64][7]~q\,
	datac => \RAM|s_memory[0][7]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux0~108_combout\);

-- Location: LCCOMB_X74_Y30_N2
\RAM|Mux0~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~109_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux0~108_combout\ & ((\RAM|s_memory[96][7]~q\))) # (!\RAM|Mux0~108_combout\ & (\RAM|s_memory[32][7]~q\)))) # (!\Counter|s_count\(5) & (((\RAM|Mux0~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|s_memory[32][7]~q\,
	datac => \RAM|s_memory[96][7]~q\,
	datad => \RAM|Mux0~108_combout\,
	combout => \RAM|Mux0~109_combout\);

-- Location: LCCOMB_X68_Y28_N4
\RAM|Mux0~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~110_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux0~107_combout\) # ((\Counter|s_count\(0))))) # (!\Counter|s_count\(4) & (((!\Counter|s_count\(0) & \RAM|Mux0~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~107_combout\,
	datab => \Counter|s_count\(4),
	datac => \Counter|s_count\(0),
	datad => \RAM|Mux0~109_combout\,
	combout => \RAM|Mux0~110_combout\);

-- Location: LCCOMB_X68_Y32_N16
\RAM|s_memory[17][7]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[17][7]~174_combout\ = ((\RAM|Decoder0~8_combout\ & (\RAM|Decoder0~11_combout\ & !\Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~8_combout\,
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~11_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[17][7]~174_combout\);

-- Location: FF_X67_Y32_N3
\RAM|s_memory[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[17][7]~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[17][7]~q\);

-- Location: LCCOMB_X67_Y32_N12
\RAM|s_memory[49][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[49][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[49][7]~feeder_combout\);

-- Location: LCCOMB_X66_Y32_N28
\RAM|s_memory[49][0]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[49][0]~173_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~10_combout\ & \RAM|Decoder0~11_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \RAM|Decoder0~10_combout\,
	datac => \RAM|Decoder0~11_combout\,
	datad => \KEY[1]~input_o\,
	combout => \RAM|s_memory[49][0]~173_combout\);

-- Location: FF_X67_Y32_N13
\RAM|s_memory[49][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[49][7]~feeder_combout\,
	ena => \RAM|s_memory[49][0]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[49][7]~q\);

-- Location: LCCOMB_X67_Y32_N2
\RAM|Mux0~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~111_combout\ = (\Counter|s_count\(5) & ((\Counter|s_count\(6)) # ((\RAM|s_memory[49][7]~q\)))) # (!\Counter|s_count\(5) & (!\Counter|s_count\(6) & (\RAM|s_memory[17][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[17][7]~q\,
	datad => \RAM|s_memory[49][7]~q\,
	combout => \RAM|Mux0~111_combout\);

-- Location: LCCOMB_X66_Y32_N0
\RAM|s_memory[81][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[81][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[81][7]~feeder_combout\);

-- Location: LCCOMB_X65_Y32_N12
\RAM|s_memory[81][5]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[81][5]~172_combout\ = ((\RAM|Decoder0~12_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~11_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~12_combout\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~11_combout\,
	datad => \KEY[1]~input_o\,
	combout => \RAM|s_memory[81][5]~172_combout\);

-- Location: FF_X66_Y32_N1
\RAM|s_memory[81][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[81][7]~feeder_combout\,
	ena => \RAM|s_memory[81][5]~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[81][7]~q\);

-- Location: LCCOMB_X66_Y32_N26
\RAM|s_memory[113][4]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[113][4]~175_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~11_combout\ & \RAM|Decoder0~14_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~11_combout\,
	datad => \RAM|Decoder0~14_combout\,
	combout => \RAM|s_memory[113][4]~175_combout\);

-- Location: FF_X66_Y32_N11
\RAM|s_memory[113][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[113][4]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[113][7]~q\);

-- Location: LCCOMB_X66_Y32_N10
\RAM|Mux0~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~112_combout\ = (\RAM|Mux0~111_combout\ & (((\RAM|s_memory[113][7]~q\) # (!\Counter|s_count\(6))))) # (!\RAM|Mux0~111_combout\ & (\RAM|s_memory[81][7]~q\ & ((\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~111_combout\,
	datab => \RAM|s_memory[81][7]~q\,
	datac => \RAM|s_memory[113][7]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux0~112_combout\);

-- Location: LCCOMB_X72_Y25_N20
\RAM|Mux0~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~113_combout\ = (\RAM|Mux0~110_combout\ & (((\RAM|Mux0~112_combout\) # (!\Counter|s_count\(0))))) # (!\RAM|Mux0~110_combout\ & (\RAM|Mux0~105_combout\ & (\Counter|s_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~105_combout\,
	datab => \RAM|Mux0~110_combout\,
	datac => \Counter|s_count\(0),
	datad => \RAM|Mux0~112_combout\,
	combout => \RAM|Mux0~113_combout\);

-- Location: LCCOMB_X72_Y25_N10
\RAM|Mux0~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~114_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(2))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(2) & (\RAM|Mux0~103_combout\)) # (!\Counter|s_count\(2) & ((\RAM|Mux0~113_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~103_combout\,
	datab => \Counter|s_count\(1),
	datac => \Counter|s_count\(2),
	datad => \RAM|Mux0~113_combout\,
	combout => \RAM|Mux0~114_combout\);

-- Location: LCCOMB_X72_Y25_N8
\RAM|Mux0~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~125_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux0~114_combout\ & (\RAM|Mux0~124_combout\)) # (!\RAM|Mux0~114_combout\ & ((\RAM|Mux0~93_combout\))))) # (!\Counter|s_count\(1) & (((\RAM|Mux0~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~124_combout\,
	datab => \RAM|Mux0~93_combout\,
	datac => \Counter|s_count\(1),
	datad => \RAM|Mux0~114_combout\,
	combout => \RAM|Mux0~125_combout\);

-- Location: LCCOMB_X74_Y23_N26
\RAM|s_memory[42][2]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[42][2]~66_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~17_combout\ & \RAM|Decoder0~13_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~17_combout\,
	datad => \RAM|Decoder0~13_combout\,
	combout => \RAM|s_memory[42][2]~66_combout\);

-- Location: FF_X76_Y23_N15
\RAM|s_memory[42][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[42][2]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[42][7]~q\);

-- Location: LCCOMB_X76_Y23_N12
\RAM|s_memory[43][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[43][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[43][7]~feeder_combout\);

-- Location: LCCOMB_X76_Y23_N8
\RAM|s_memory[43][2]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[43][2]~65_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~9_combout\ & \RAM|Decoder0~17_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~9_combout\,
	datad => \RAM|Decoder0~17_combout\,
	combout => \RAM|s_memory[43][2]~65_combout\);

-- Location: FF_X76_Y23_N13
\RAM|s_memory[43][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[43][7]~feeder_combout\,
	ena => \RAM|s_memory[43][2]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[43][7]~q\);

-- Location: LCCOMB_X76_Y23_N14
\RAM|Mux0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~42_combout\ = (\Counter|s_count\(4) & (\Counter|s_count\(0))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(0) & ((\RAM|s_memory[43][7]~q\))) # (!\Counter|s_count\(0) & (\RAM|s_memory[42][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[42][7]~q\,
	datad => \RAM|s_memory[43][7]~q\,
	combout => \RAM|Mux0~42_combout\);

-- Location: LCCOMB_X72_Y23_N2
\RAM|s_memory[59][7]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[59][7]~67_combout\ = ((\RAM|Decoder0~9_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~16_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~9_combout\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~16_combout\,
	datad => \KEY[1]~input_o\,
	combout => \RAM|s_memory[59][7]~67_combout\);

-- Location: FF_X72_Y23_N7
\RAM|s_memory[59][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[59][7]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[59][7]~q\);

-- Location: LCCOMB_X72_Y23_N28
\RAM|s_memory[58][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[58][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[58][7]~feeder_combout\);

-- Location: LCCOMB_X72_Y21_N2
\RAM|s_memory[58][7]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[58][7]~64_combout\ = ((\RAM|Decoder0~13_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~16_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~13_combout\,
	datab => \KEY[1]~input_o\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~16_combout\,
	combout => \RAM|s_memory[58][7]~64_combout\);

-- Location: FF_X72_Y23_N29
\RAM|s_memory[58][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[58][7]~feeder_combout\,
	ena => \RAM|s_memory[58][7]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[58][7]~q\);

-- Location: LCCOMB_X72_Y23_N6
\RAM|Mux0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~43_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux0~42_combout\ & (\RAM|s_memory[59][7]~q\)) # (!\RAM|Mux0~42_combout\ & ((\RAM|s_memory[58][7]~q\))))) # (!\Counter|s_count\(4) & (\RAM|Mux0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|Mux0~42_combout\,
	datac => \RAM|s_memory[59][7]~q\,
	datad => \RAM|s_memory[58][7]~q\,
	combout => \RAM|Mux0~43_combout\);

-- Location: LCCOMB_X77_Y26_N16
\RAM|s_memory[122][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[122][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[122][7]~feeder_combout\);

-- Location: LCCOMB_X77_Y26_N4
\RAM|s_memory[122][0]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[122][0]~77_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~23_combout\ & \RAM|Decoder0~13_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~23_combout\,
	datad => \RAM|Decoder0~13_combout\,
	combout => \RAM|s_memory[122][0]~77_combout\);

-- Location: FF_X77_Y26_N17
\RAM|s_memory[122][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[122][7]~feeder_combout\,
	ena => \RAM|s_memory[122][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[122][7]~q\);

-- Location: LCCOMB_X76_Y27_N30
\RAM|s_memory[106][1]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[106][1]~78_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~22_combout\ & \RAM|Decoder0~13_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~22_combout\,
	datad => \RAM|Decoder0~13_combout\,
	combout => \RAM|s_memory[106][1]~78_combout\);

-- Location: FF_X77_Y26_N27
\RAM|s_memory[106][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[106][1]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[106][7]~q\);

-- Location: LCCOMB_X77_Y26_N26
\RAM|Mux0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~49_combout\ = (\Counter|s_count\(4) & ((\RAM|s_memory[122][7]~q\) # ((\Counter|s_count\(0))))) # (!\Counter|s_count\(4) & (((\RAM|s_memory[106][7]~q\ & !\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[122][7]~q\,
	datac => \RAM|s_memory[106][7]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux0~49_combout\);

-- Location: LCCOMB_X73_Y32_N16
\RAM|s_memory[123][1]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[123][1]~79_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~9_combout\ & \RAM|Decoder0~23_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~9_combout\,
	datad => \RAM|Decoder0~23_combout\,
	combout => \RAM|s_memory[123][1]~79_combout\);

-- Location: FF_X76_Y24_N31
\RAM|s_memory[123][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[123][1]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[123][7]~q\);

-- Location: LCCOMB_X76_Y24_N0
\RAM|s_memory[107][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[107][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[107][7]~feeder_combout\);

-- Location: LCCOMB_X76_Y24_N8
\RAM|s_memory[107][7]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[107][7]~76_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~22_combout\ & \RAM|Decoder0~9_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~22_combout\,
	datad => \RAM|Decoder0~9_combout\,
	combout => \RAM|s_memory[107][7]~76_combout\);

-- Location: FF_X76_Y24_N1
\RAM|s_memory[107][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[107][7]~feeder_combout\,
	ena => \RAM|s_memory[107][7]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[107][7]~q\);

-- Location: LCCOMB_X76_Y24_N30
\RAM|Mux0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~50_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux0~49_combout\ & (\RAM|s_memory[123][7]~q\)) # (!\RAM|Mux0~49_combout\ & ((\RAM|s_memory[107][7]~q\))))) # (!\Counter|s_count\(0) & (\RAM|Mux0~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|Mux0~49_combout\,
	datac => \RAM|s_memory[123][7]~q\,
	datad => \RAM|s_memory[107][7]~q\,
	combout => \RAM|Mux0~50_combout\);

-- Location: LCCOMB_X69_Y28_N12
\RAM|s_memory[75][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[75][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[75][7]~feeder_combout\);

-- Location: LCCOMB_X66_Y28_N22
\RAM|s_memory[75][0]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[75][0]~68_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~18_combout\ & \RAM|Decoder0~9_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~18_combout\,
	datad => \RAM|Decoder0~9_combout\,
	combout => \RAM|s_memory[75][0]~68_combout\);

-- Location: FF_X69_Y28_N13
\RAM|s_memory[75][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[75][7]~feeder_combout\,
	ena => \RAM|s_memory[75][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[75][7]~q\);

-- Location: LCCOMB_X67_Y28_N8
\RAM|s_memory[91][6]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[91][6]~71_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~9_combout\ & \RAM|Decoder0~19_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~9_combout\,
	datad => \RAM|Decoder0~19_combout\,
	combout => \RAM|s_memory[91][6]~71_combout\);

-- Location: FF_X69_Y28_N31
\RAM|s_memory[91][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[91][6]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[91][7]~q\);

-- Location: LCCOMB_X73_Y27_N16
\RAM|s_memory[90][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[90][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[90][7]~feeder_combout\);

-- Location: LCCOMB_X73_Y27_N4
\RAM|s_memory[90][1]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[90][1]~69_combout\ = ((\RAM|Decoder0~19_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~13_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~19_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~13_combout\,
	combout => \RAM|s_memory[90][1]~69_combout\);

-- Location: FF_X73_Y27_N17
\RAM|s_memory[90][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[90][7]~feeder_combout\,
	ena => \RAM|s_memory[90][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[90][7]~q\);

-- Location: LCCOMB_X73_Y29_N24
\RAM|s_memory[74][1]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[74][1]~70_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~18_combout\ & \RAM|Decoder0~13_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~18_combout\,
	datad => \RAM|Decoder0~13_combout\,
	combout => \RAM|s_memory[74][1]~70_combout\);

-- Location: FF_X73_Y27_N23
\RAM|s_memory[74][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[74][1]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[74][7]~q\);

-- Location: LCCOMB_X73_Y27_N22
\RAM|Mux0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~44_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(4) & (\RAM|s_memory[90][7]~q\)) # (!\Counter|s_count\(4) & ((\RAM|s_memory[74][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[90][7]~q\,
	datac => \RAM|s_memory[74][7]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux0~44_combout\);

-- Location: LCCOMB_X69_Y28_N30
\RAM|Mux0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~45_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux0~44_combout\ & ((\RAM|s_memory[91][7]~q\))) # (!\RAM|Mux0~44_combout\ & (\RAM|s_memory[75][7]~q\)))) # (!\Counter|s_count\(0) & (((\RAM|Mux0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[75][7]~q\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[91][7]~q\,
	datad => \RAM|Mux0~44_combout\,
	combout => \RAM|Mux0~45_combout\);

-- Location: LCCOMB_X72_Y24_N28
\RAM|s_memory[11][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[11][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[11][7]~feeder_combout\);

-- Location: LCCOMB_X72_Y24_N16
\RAM|s_memory[11][2]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[11][2]~73_combout\ = ((\RAM|Decoder0~9_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~21_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~9_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~21_combout\,
	combout => \RAM|s_memory[11][2]~73_combout\);

-- Location: FF_X72_Y24_N29
\RAM|s_memory[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[11][7]~feeder_combout\,
	ena => \RAM|s_memory[11][2]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[11][7]~q\);

-- Location: LCCOMB_X73_Y23_N4
\RAM|s_memory[10][3]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[10][3]~74_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~13_combout\ & \RAM|Decoder0~21_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~13_combout\,
	datad => \RAM|Decoder0~21_combout\,
	combout => \RAM|s_memory[10][3]~74_combout\);

-- Location: FF_X72_Y24_N27
\RAM|s_memory[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[10][3]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[10][7]~q\);

-- Location: LCCOMB_X72_Y24_N26
\RAM|Mux0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~46_combout\ = (\Counter|s_count\(4) & (((\Counter|s_count\(0))))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(0) & (\RAM|s_memory[11][7]~q\)) # (!\Counter|s_count\(0) & ((\RAM|s_memory[10][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[11][7]~q\,
	datac => \RAM|s_memory[10][7]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux0~46_combout\);

-- Location: LCCOMB_X70_Y27_N12
\RAM|s_memory[27][5]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[27][5]~75_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~9_combout\ & \RAM|Decoder0~20_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \RAM|Decoder0~9_combout\,
	datac => \KEY[1]~input_o\,
	datad => \RAM|Decoder0~20_combout\,
	combout => \RAM|s_memory[27][5]~75_combout\);

-- Location: FF_X72_Y27_N11
\RAM|s_memory[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[27][5]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[27][7]~q\);

-- Location: LCCOMB_X72_Y27_N16
\RAM|s_memory[26][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[26][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[26][7]~feeder_combout\);

-- Location: LCCOMB_X72_Y27_N4
\RAM|s_memory[26][6]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[26][6]~72_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~20_combout\ & \RAM|Decoder0~13_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \RAM|Decoder0~20_combout\,
	datac => \RAM|Decoder0~13_combout\,
	datad => \KEY[1]~input_o\,
	combout => \RAM|s_memory[26][6]~72_combout\);

-- Location: FF_X72_Y27_N17
\RAM|s_memory[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[26][7]~feeder_combout\,
	ena => \RAM|s_memory[26][6]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[26][7]~q\);

-- Location: LCCOMB_X72_Y27_N10
\RAM|Mux0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~47_combout\ = (\RAM|Mux0~46_combout\ & (((\RAM|s_memory[27][7]~q\)) # (!\Counter|s_count\(4)))) # (!\RAM|Mux0~46_combout\ & (\Counter|s_count\(4) & ((\RAM|s_memory[26][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~46_combout\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[27][7]~q\,
	datad => \RAM|s_memory[26][7]~q\,
	combout => \RAM|Mux0~47_combout\);

-- Location: LCCOMB_X70_Y23_N20
\RAM|Mux0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~48_combout\ = (\Counter|s_count\(6) & ((\Counter|s_count\(5)) # ((\RAM|Mux0~45_combout\)))) # (!\Counter|s_count\(6) & (!\Counter|s_count\(5) & ((\RAM|Mux0~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(5),
	datac => \RAM|Mux0~45_combout\,
	datad => \RAM|Mux0~47_combout\,
	combout => \RAM|Mux0~48_combout\);

-- Location: LCCOMB_X70_Y23_N22
\RAM|Mux0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~51_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux0~48_combout\ & ((\RAM|Mux0~50_combout\))) # (!\RAM|Mux0~48_combout\ & (\RAM|Mux0~43_combout\)))) # (!\Counter|s_count\(5) & (((\RAM|Mux0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~43_combout\,
	datab => \Counter|s_count\(5),
	datac => \RAM|Mux0~50_combout\,
	datad => \RAM|Mux0~48_combout\,
	combout => \RAM|Mux0~51_combout\);

-- Location: LCCOMB_X73_Y25_N12
\RAM|s_memory[126][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[126][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[126][7]~feeder_combout\);

-- Location: LCCOMB_X73_Y25_N4
\RAM|s_memory[126][1]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[126][1]~124_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~1_combout\ & \RAM|Decoder0~23_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \RAM|Decoder0~1_combout\,
	datac => \RAM|Decoder0~23_combout\,
	datad => \KEY[1]~input_o\,
	combout => \RAM|s_memory[126][1]~124_combout\);

-- Location: FF_X73_Y25_N13
\RAM|s_memory[126][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[126][7]~feeder_combout\,
	ena => \RAM|s_memory[126][1]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[126][7]~q\);

-- Location: LCCOMB_X73_Y25_N22
\RAM|s_memory[127][1]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[127][1]~127_combout\ = ((\RAM|Decoder0~4_combout\ & (\RAM|Decoder0~23_combout\ & !\Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~4_combout\,
	datac => \RAM|Decoder0~23_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[127][1]~127_combout\);

-- Location: FF_X73_Y25_N31
\RAM|s_memory[127][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[127][1]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[127][7]~q\);

-- Location: LCCOMB_X74_Y24_N24
\RAM|s_memory[111][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[111][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[111][7]~feeder_combout\);

-- Location: LCCOMB_X73_Y26_N22
\RAM|s_memory[111][5]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[111][5]~125_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~22_combout\ & \RAM|Decoder0~4_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \RAM|Decoder0~22_combout\,
	datac => \RAM|Decoder0~4_combout\,
	datad => \KEY[1]~input_o\,
	combout => \RAM|s_memory[111][5]~125_combout\);

-- Location: FF_X74_Y24_N25
\RAM|s_memory[111][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[111][7]~feeder_combout\,
	ena => \RAM|s_memory[111][5]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[111][7]~q\);

-- Location: LCCOMB_X75_Y28_N16
\RAM|s_memory[110][3]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[110][3]~126_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~1_combout\ & \RAM|Decoder0~22_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~1_combout\,
	datad => \RAM|Decoder0~22_combout\,
	combout => \RAM|s_memory[110][3]~126_combout\);

-- Location: FF_X74_Y24_N3
\RAM|s_memory[110][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[110][3]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[110][7]~q\);

-- Location: LCCOMB_X74_Y24_N2
\RAM|Mux0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~80_combout\ = (\Counter|s_count\(4) & (((\Counter|s_count\(0))))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(0) & (\RAM|s_memory[111][7]~q\)) # (!\Counter|s_count\(0) & ((\RAM|s_memory[110][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[111][7]~q\,
	datac => \RAM|s_memory[110][7]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux0~80_combout\);

-- Location: LCCOMB_X73_Y25_N30
\RAM|Mux0~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~81_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux0~80_combout\ & ((\RAM|s_memory[127][7]~q\))) # (!\RAM|Mux0~80_combout\ & (\RAM|s_memory[126][7]~q\)))) # (!\Counter|s_count\(4) & (((\RAM|Mux0~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[126][7]~q\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[127][7]~q\,
	datad => \RAM|Mux0~80_combout\,
	combout => \RAM|Mux0~81_combout\);

-- Location: LCCOMB_X66_Y29_N12
\RAM|s_memory[79][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[79][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[79][7]~feeder_combout\);

-- Location: LCCOMB_X66_Y29_N8
\RAM|s_memory[79][1]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[79][1]~113_combout\ = ((\RAM|Decoder0~18_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~4_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~18_combout\,
	datab => \Counter|s_count\(7),
	datac => \KEY[1]~input_o\,
	datad => \RAM|Decoder0~4_combout\,
	combout => \RAM|s_memory[79][1]~113_combout\);

-- Location: FF_X66_Y29_N13
\RAM|s_memory[79][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[79][7]~feeder_combout\,
	ena => \RAM|s_memory[79][1]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[79][7]~q\);

-- Location: LCCOMB_X66_Y25_N30
\RAM|s_memory[78][4]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[78][4]~114_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~1_combout\ & \RAM|Decoder0~18_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \RAM|Decoder0~1_combout\,
	datac => \KEY[1]~input_o\,
	datad => \RAM|Decoder0~18_combout\,
	combout => \RAM|s_memory[78][4]~114_combout\);

-- Location: FF_X66_Y29_N19
\RAM|s_memory[78][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[78][4]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[78][7]~q\);

-- Location: LCCOMB_X66_Y29_N18
\RAM|Mux0~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~73_combout\ = (\Counter|s_count\(0) & ((\RAM|s_memory[79][7]~q\) # ((\Counter|s_count\(4))))) # (!\Counter|s_count\(0) & (((\RAM|s_memory[78][7]~q\ & !\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[79][7]~q\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[78][7]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux0~73_combout\);

-- Location: LCCOMB_X69_Y29_N16
\RAM|s_memory[94][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[94][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[94][7]~feeder_combout\);

-- Location: LCCOMB_X69_Y29_N4
\RAM|s_memory[94][3]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[94][3]~112_combout\ = ((\RAM|Decoder0~1_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~19_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~1_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~19_combout\,
	combout => \RAM|s_memory[94][3]~112_combout\);

-- Location: FF_X69_Y29_N17
\RAM|s_memory[94][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[94][7]~feeder_combout\,
	ena => \RAM|s_memory[94][3]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[94][7]~q\);

-- Location: LCCOMB_X69_Y29_N22
\RAM|s_memory[95][5]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[95][5]~115_combout\ = ((\RAM|Decoder0~4_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~19_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~4_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~19_combout\,
	combout => \RAM|s_memory[95][5]~115_combout\);

-- Location: FF_X69_Y29_N11
\RAM|s_memory[95][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[95][5]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[95][7]~q\);

-- Location: LCCOMB_X69_Y29_N10
\RAM|Mux0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~74_combout\ = (\RAM|Mux0~73_combout\ & (((\RAM|s_memory[95][7]~q\) # (!\Counter|s_count\(4))))) # (!\RAM|Mux0~73_combout\ & (\RAM|s_memory[94][7]~q\ & ((\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~73_combout\,
	datab => \RAM|s_memory[94][7]~q\,
	datac => \RAM|s_memory[95][7]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux0~74_combout\);

-- Location: LCCOMB_X70_Y27_N8
\RAM|s_memory[46][4]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[46][4]~118_combout\ = ((\RAM|Decoder0~1_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~17_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~1_combout\,
	datab => \KEY[1]~input_o\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~17_combout\,
	combout => \RAM|s_memory[46][4]~118_combout\);

-- Location: FF_X70_Y27_N29
\RAM|s_memory[46][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[46][4]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[46][7]~q\);

-- Location: LCCOMB_X69_Y23_N4
\RAM|s_memory[62][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[62][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[62][7]~feeder_combout\);

-- Location: LCCOMB_X69_Y23_N26
\RAM|s_memory[62][6]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[62][6]~117_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~16_combout\ & \RAM|Decoder0~1_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \RAM|Decoder0~16_combout\,
	datac => \KEY[1]~input_o\,
	datad => \RAM|Decoder0~1_combout\,
	combout => \RAM|s_memory[62][6]~117_combout\);

-- Location: FF_X69_Y23_N5
\RAM|s_memory[62][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[62][7]~feeder_combout\,
	ena => \RAM|s_memory[62][6]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[62][7]~q\);

-- Location: LCCOMB_X70_Y27_N28
\RAM|Mux0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~75_combout\ = (\Counter|s_count\(4) & ((\Counter|s_count\(0)) # ((\RAM|s_memory[62][7]~q\)))) # (!\Counter|s_count\(4) & (!\Counter|s_count\(0) & (\RAM|s_memory[46][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[46][7]~q\,
	datad => \RAM|s_memory[62][7]~q\,
	combout => \RAM|Mux0~75_combout\);

-- Location: LCCOMB_X70_Y23_N18
\RAM|s_memory[47][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[47][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[47][7]~feeder_combout\);

-- Location: LCCOMB_X70_Y24_N8
\RAM|s_memory[47][3]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[47][3]~116_combout\ = ((\RAM|Decoder0~17_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~4_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~17_combout\,
	datab => \Counter|s_count\(7),
	datac => \KEY[1]~input_o\,
	datad => \RAM|Decoder0~4_combout\,
	combout => \RAM|s_memory[47][3]~116_combout\);

-- Location: FF_X70_Y23_N19
\RAM|s_memory[47][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[47][7]~feeder_combout\,
	ena => \RAM|s_memory[47][3]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[47][7]~q\);

-- Location: LCCOMB_X69_Y23_N28
\RAM|s_memory[63][5]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[63][5]~119_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~4_combout\ & \RAM|Decoder0~16_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~4_combout\,
	datad => \RAM|Decoder0~16_combout\,
	combout => \RAM|s_memory[63][5]~119_combout\);

-- Location: FF_X70_Y23_N9
\RAM|s_memory[63][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[63][5]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[63][7]~q\);

-- Location: LCCOMB_X70_Y23_N8
\RAM|Mux0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~76_combout\ = (\RAM|Mux0~75_combout\ & (((\RAM|s_memory[63][7]~q\) # (!\Counter|s_count\(0))))) # (!\RAM|Mux0~75_combout\ & (\RAM|s_memory[47][7]~q\ & ((\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~75_combout\,
	datab => \RAM|s_memory[47][7]~q\,
	datac => \RAM|s_memory[63][7]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux0~76_combout\);

-- Location: LCCOMB_X73_Y21_N10
\RAM|s_memory[14][1]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[14][1]~122_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~1_combout\ & \RAM|Decoder0~21_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~1_combout\,
	datad => \RAM|Decoder0~21_combout\,
	combout => \RAM|s_memory[14][1]~122_combout\);

-- Location: FF_X72_Y26_N15
\RAM|s_memory[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[14][1]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[14][7]~q\);

-- Location: LCCOMB_X72_Y26_N28
\RAM|s_memory[30][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[30][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[30][7]~feeder_combout\);

-- Location: LCCOMB_X72_Y26_N8
\RAM|s_memory[30][0]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[30][0]~121_combout\ = ((\RAM|Decoder0~1_combout\ & (\RAM|Decoder0~20_combout\ & !\Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~1_combout\,
	datac => \RAM|Decoder0~20_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[30][0]~121_combout\);

-- Location: FF_X72_Y26_N29
\RAM|s_memory[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[30][7]~feeder_combout\,
	ena => \RAM|s_memory[30][0]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[30][7]~q\);

-- Location: LCCOMB_X72_Y26_N14
\RAM|Mux0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~77_combout\ = (\Counter|s_count\(0) & (\Counter|s_count\(4))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(4) & ((\RAM|s_memory[30][7]~q\))) # (!\Counter|s_count\(4) & (\RAM|s_memory[14][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[14][7]~q\,
	datad => \RAM|s_memory[30][7]~q\,
	combout => \RAM|Mux0~77_combout\);

-- Location: LCCOMB_X67_Y28_N10
\RAM|s_memory[31][5]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[31][5]~123_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~20_combout\ & \RAM|Decoder0~4_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~20_combout\,
	datad => \RAM|Decoder0~4_combout\,
	combout => \RAM|s_memory[31][5]~123_combout\);

-- Location: FF_X70_Y26_N27
\RAM|s_memory[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[31][5]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[31][7]~q\);

-- Location: LCCOMB_X70_Y26_N16
\RAM|s_memory[15][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[15][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[15][7]~feeder_combout\);

-- Location: LCCOMB_X69_Y26_N16
\RAM|s_memory[15][2]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[15][2]~120_combout\ = ((\RAM|Decoder0~21_combout\ & (\RAM|Decoder0~4_combout\ & !\Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~21_combout\,
	datab => \RAM|Decoder0~4_combout\,
	datac => \Counter|s_count\(7),
	datad => \KEY[1]~input_o\,
	combout => \RAM|s_memory[15][2]~120_combout\);

-- Location: FF_X70_Y26_N17
\RAM|s_memory[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[15][7]~feeder_combout\,
	ena => \RAM|s_memory[15][2]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[15][7]~q\);

-- Location: LCCOMB_X70_Y26_N26
\RAM|Mux0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~78_combout\ = (\RAM|Mux0~77_combout\ & (((\RAM|s_memory[31][7]~q\)) # (!\Counter|s_count\(0)))) # (!\RAM|Mux0~77_combout\ & (\Counter|s_count\(0) & ((\RAM|s_memory[15][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~77_combout\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[31][7]~q\,
	datad => \RAM|s_memory[15][7]~q\,
	combout => \RAM|Mux0~78_combout\);

-- Location: LCCOMB_X70_Y23_N10
\RAM|Mux0~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~79_combout\ = (\Counter|s_count\(6) & (\Counter|s_count\(5))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(5) & (\RAM|Mux0~76_combout\)) # (!\Counter|s_count\(5) & ((\RAM|Mux0~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(5),
	datac => \RAM|Mux0~76_combout\,
	datad => \RAM|Mux0~78_combout\,
	combout => \RAM|Mux0~79_combout\);

-- Location: LCCOMB_X70_Y23_N16
\RAM|Mux0~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~82_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux0~79_combout\ & (\RAM|Mux0~81_combout\)) # (!\RAM|Mux0~79_combout\ & ((\RAM|Mux0~74_combout\))))) # (!\Counter|s_count\(6) & (((\RAM|Mux0~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux0~81_combout\,
	datac => \RAM|Mux0~74_combout\,
	datad => \RAM|Mux0~79_combout\,
	combout => \RAM|Mux0~82_combout\);

-- Location: LCCOMB_X69_Y31_N28
\RAM|s_memory[57][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[57][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[57][7]~feeder_combout\);

-- Location: LCCOMB_X69_Y31_N12
\RAM|s_memory[57][7]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[57][7]~109_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~16_combout\ & \RAM|Decoder0~11_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~16_combout\,
	datad => \RAM|Decoder0~11_combout\,
	combout => \RAM|s_memory[57][7]~109_combout\);

-- Location: FF_X69_Y31_N29
\RAM|s_memory[57][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[57][7]~feeder_combout\,
	ena => \RAM|s_memory[57][7]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[57][7]~q\);

-- Location: LCCOMB_X69_Y31_N10
\RAM|s_memory[25][0]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[25][0]~110_combout\ = ((\RAM|Decoder0~20_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~11_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~20_combout\,
	datab => \KEY[1]~input_o\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~11_combout\,
	combout => \RAM|s_memory[25][0]~110_combout\);

-- Location: FF_X69_Y31_N23
\RAM|s_memory[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[25][0]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[25][7]~q\);

-- Location: LCCOMB_X69_Y31_N22
\RAM|Mux0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~69_combout\ = (\Counter|s_count\(5) & ((\RAM|s_memory[57][7]~q\) # ((\Counter|s_count\(6))))) # (!\Counter|s_count\(5) & (((\RAM|s_memory[25][7]~q\ & !\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|s_memory[57][7]~q\,
	datac => \RAM|s_memory[25][7]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux0~69_combout\);

-- Location: LCCOMB_X70_Y29_N14
\RAM|s_memory[121][6]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[121][6]~111_combout\ = ((\RAM|Decoder0~11_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~23_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~11_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~23_combout\,
	combout => \RAM|s_memory[121][6]~111_combout\);

-- Location: FF_X69_Y32_N15
\RAM|s_memory[121][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[121][6]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[121][7]~q\);

-- Location: LCCOMB_X69_Y32_N24
\RAM|s_memory[89][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[89][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[89][7]~feeder_combout\);

-- Location: LCCOMB_X68_Y32_N28
\RAM|s_memory[89][1]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[89][1]~108_combout\ = ((\RAM|Decoder0~11_combout\ & (\RAM|Decoder0~19_combout\ & !\Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~11_combout\,
	datab => \RAM|Decoder0~19_combout\,
	datac => \KEY[1]~input_o\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[89][1]~108_combout\);

-- Location: FF_X69_Y32_N25
\RAM|s_memory[89][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[89][7]~feeder_combout\,
	ena => \RAM|s_memory[89][1]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[89][7]~q\);

-- Location: LCCOMB_X69_Y32_N14
\RAM|Mux0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~70_combout\ = (\RAM|Mux0~69_combout\ & (((\RAM|s_memory[121][7]~q\)) # (!\Counter|s_count\(6)))) # (!\RAM|Mux0~69_combout\ & (\Counter|s_count\(6) & ((\RAM|s_memory[89][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~69_combout\,
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[121][7]~q\,
	datad => \RAM|s_memory[89][7]~q\,
	combout => \RAM|Mux0~70_combout\);

-- Location: LCCOMB_X69_Y26_N14
\RAM|s_memory[9][7]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[9][7]~98_combout\ = ((\RAM|Decoder0~21_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~11_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~21_combout\,
	datab => \KEY[1]~input_o\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~11_combout\,
	combout => \RAM|s_memory[9][7]~98_combout\);

-- Location: FF_X73_Y30_N27
\RAM|s_memory[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[9][7]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[9][7]~q\);

-- Location: LCCOMB_X73_Y30_N24
\RAM|s_memory[41][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[41][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[41][7]~feeder_combout\);

-- Location: LCCOMB_X73_Y30_N6
\RAM|s_memory[41][2]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[41][2]~97_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~11_combout\ & \RAM|Decoder0~17_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~11_combout\,
	datad => \RAM|Decoder0~17_combout\,
	combout => \RAM|s_memory[41][2]~97_combout\);

-- Location: FF_X73_Y30_N25
\RAM|s_memory[41][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[41][7]~feeder_combout\,
	ena => \RAM|s_memory[41][2]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[41][7]~q\);

-- Location: LCCOMB_X73_Y30_N26
\RAM|Mux0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~62_combout\ = (\Counter|s_count\(5) & ((\Counter|s_count\(6)) # ((\RAM|s_memory[41][7]~q\)))) # (!\Counter|s_count\(5) & (!\Counter|s_count\(6) & (\RAM|s_memory[9][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[9][7]~q\,
	datad => \RAM|s_memory[41][7]~q\,
	combout => \RAM|Mux0~62_combout\);

-- Location: LCCOMB_X75_Y28_N26
\RAM|s_memory[105][1]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[105][1]~99_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~11_combout\ & \RAM|Decoder0~22_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~11_combout\,
	datad => \RAM|Decoder0~22_combout\,
	combout => \RAM|s_memory[105][1]~99_combout\);

-- Location: FF_X70_Y30_N23
\RAM|s_memory[105][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[105][1]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[105][7]~q\);

-- Location: LCCOMB_X70_Y30_N28
\RAM|s_memory[73][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[73][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[73][7]~feeder_combout\);

-- Location: LCCOMB_X70_Y30_N24
\RAM|s_memory[73][0]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[73][0]~96_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~18_combout\ & \RAM|Decoder0~11_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~18_combout\,
	datad => \RAM|Decoder0~11_combout\,
	combout => \RAM|s_memory[73][0]~96_combout\);

-- Location: FF_X70_Y30_N29
\RAM|s_memory[73][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[73][7]~feeder_combout\,
	ena => \RAM|s_memory[73][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[73][7]~q\);

-- Location: LCCOMB_X70_Y30_N22
\RAM|Mux0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~63_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux0~62_combout\ & (\RAM|s_memory[105][7]~q\)) # (!\RAM|Mux0~62_combout\ & ((\RAM|s_memory[73][7]~q\))))) # (!\Counter|s_count\(6) & (\RAM|Mux0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux0~62_combout\,
	datac => \RAM|s_memory[105][7]~q\,
	datad => \RAM|s_memory[73][7]~q\,
	combout => \RAM|Mux0~63_combout\);

-- Location: LCCOMB_X68_Y30_N20
\RAM|s_memory[56][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[56][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[56][7]~feeder_combout\);

-- Location: LCCOMB_X68_Y30_N2
\RAM|s_memory[56][7]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[56][7]~100_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~16_combout\ & \RAM|Decoder0~15_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~16_combout\,
	datad => \RAM|Decoder0~15_combout\,
	combout => \RAM|s_memory[56][7]~100_combout\);

-- Location: FF_X68_Y30_N21
\RAM|s_memory[56][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[56][7]~feeder_combout\,
	ena => \RAM|s_memory[56][7]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[56][7]~q\);

-- Location: LCCOMB_X70_Y29_N0
\RAM|s_memory[120][6]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[120][6]~103_combout\ = ((\RAM|Decoder0~15_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~23_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~15_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~23_combout\,
	combout => \RAM|s_memory[120][6]~103_combout\);

-- Location: FF_X68_Y30_N19
\RAM|s_memory[120][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[120][6]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[120][7]~q\);

-- Location: LCCOMB_X70_Y27_N26
\RAM|s_memory[24][6]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[24][6]~102_combout\ = ((\RAM|Decoder0~20_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~15_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~20_combout\,
	datab => \KEY[1]~input_o\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~15_combout\,
	combout => \RAM|s_memory[24][6]~102_combout\);

-- Location: FF_X72_Y30_N31
\RAM|s_memory[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[24][6]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[24][7]~q\);

-- Location: LCCOMB_X72_Y30_N12
\RAM|s_memory[88][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[88][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[88][7]~feeder_combout\);

-- Location: LCCOMB_X72_Y30_N10
\RAM|s_memory[88][0]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[88][0]~101_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~15_combout\ & \RAM|Decoder0~19_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \RAM|Decoder0~15_combout\,
	datac => \KEY[1]~input_o\,
	datad => \RAM|Decoder0~19_combout\,
	combout => \RAM|s_memory[88][0]~101_combout\);

-- Location: FF_X72_Y30_N13
\RAM|s_memory[88][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[88][7]~feeder_combout\,
	ena => \RAM|s_memory[88][0]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[88][7]~q\);

-- Location: LCCOMB_X72_Y30_N30
\RAM|Mux0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~64_combout\ = (\Counter|s_count\(6) & ((\Counter|s_count\(5)) # ((\RAM|s_memory[88][7]~q\)))) # (!\Counter|s_count\(6) & (!\Counter|s_count\(5) & (\RAM|s_memory[24][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[24][7]~q\,
	datad => \RAM|s_memory[88][7]~q\,
	combout => \RAM|Mux0~64_combout\);

-- Location: LCCOMB_X68_Y30_N18
\RAM|Mux0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~65_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux0~64_combout\ & ((\RAM|s_memory[120][7]~q\))) # (!\RAM|Mux0~64_combout\ & (\RAM|s_memory[56][7]~q\)))) # (!\Counter|s_count\(5) & (((\RAM|Mux0~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|s_memory[56][7]~q\,
	datac => \RAM|s_memory[120][7]~q\,
	datad => \RAM|Mux0~64_combout\,
	combout => \RAM|Mux0~65_combout\);

-- Location: LCCOMB_X75_Y27_N4
\RAM|s_memory[40][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[40][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[40][7]~feeder_combout\);

-- Location: LCCOMB_X75_Y27_N30
\RAM|s_memory[40][4]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[40][4]~104_combout\ = ((\RAM|Decoder0~17_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~15_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~17_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~15_combout\,
	combout => \RAM|s_memory[40][4]~104_combout\);

-- Location: FF_X75_Y27_N5
\RAM|s_memory[40][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[40][7]~feeder_combout\,
	ena => \RAM|s_memory[40][4]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[40][7]~q\);

-- Location: LCCOMB_X76_Y29_N0
\RAM|s_memory[104][6]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[104][6]~107_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~15_combout\ & \RAM|Decoder0~22_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~15_combout\,
	datad => \RAM|Decoder0~22_combout\,
	combout => \RAM|s_memory[104][6]~107_combout\);

-- Location: FF_X75_Y27_N3
\RAM|s_memory[104][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[104][6]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[104][7]~q\);

-- Location: LCCOMB_X76_Y29_N10
\RAM|s_memory[8][6]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[8][6]~106_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~15_combout\ & \RAM|Decoder0~21_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~15_combout\,
	datad => \RAM|Decoder0~21_combout\,
	combout => \RAM|s_memory[8][6]~106_combout\);

-- Location: FF_X76_Y30_N23
\RAM|s_memory[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[8][6]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[8][7]~q\);

-- Location: LCCOMB_X76_Y30_N28
\RAM|s_memory[72][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[72][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[72][7]~feeder_combout\);

-- Location: LCCOMB_X76_Y30_N10
\RAM|s_memory[72][6]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[72][6]~105_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~18_combout\ & \RAM|Decoder0~15_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~18_combout\,
	datad => \RAM|Decoder0~15_combout\,
	combout => \RAM|s_memory[72][6]~105_combout\);

-- Location: FF_X76_Y30_N29
\RAM|s_memory[72][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[72][7]~feeder_combout\,
	ena => \RAM|s_memory[72][6]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[72][7]~q\);

-- Location: LCCOMB_X76_Y30_N22
\RAM|Mux0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~66_combout\ = (\Counter|s_count\(5) & (\Counter|s_count\(6))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(6) & ((\RAM|s_memory[72][7]~q\))) # (!\Counter|s_count\(6) & (\RAM|s_memory[8][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[8][7]~q\,
	datad => \RAM|s_memory[72][7]~q\,
	combout => \RAM|Mux0~66_combout\);

-- Location: LCCOMB_X75_Y27_N2
\RAM|Mux0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~67_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux0~66_combout\ & ((\RAM|s_memory[104][7]~q\))) # (!\RAM|Mux0~66_combout\ & (\RAM|s_memory[40][7]~q\)))) # (!\Counter|s_count\(5) & (((\RAM|Mux0~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|s_memory[40][7]~q\,
	datac => \RAM|s_memory[104][7]~q\,
	datad => \RAM|Mux0~66_combout\,
	combout => \RAM|Mux0~67_combout\);

-- Location: LCCOMB_X70_Y23_N0
\RAM|Mux0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~68_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(4) & (\RAM|Mux0~65_combout\)) # (!\Counter|s_count\(4) & ((\RAM|Mux0~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|Mux0~65_combout\,
	datac => \Counter|s_count\(4),
	datad => \RAM|Mux0~67_combout\,
	combout => \RAM|Mux0~68_combout\);

-- Location: LCCOMB_X70_Y24_N4
\RAM|Mux0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~71_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux0~68_combout\ & (\RAM|Mux0~70_combout\)) # (!\RAM|Mux0~68_combout\ & ((\RAM|Mux0~63_combout\))))) # (!\Counter|s_count\(0) & (((\RAM|Mux0~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~70_combout\,
	datab => \RAM|Mux0~63_combout\,
	datac => \Counter|s_count\(0),
	datad => \RAM|Mux0~68_combout\,
	combout => \RAM|Mux0~71_combout\);

-- Location: LCCOMB_X68_Y29_N8
\RAM|s_memory[92][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[92][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[92][7]~feeder_combout\);

-- Location: LCCOMB_X69_Y29_N14
\RAM|s_memory[92][0]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[92][0]~80_combout\ = ((\RAM|Decoder0~19_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~3_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~19_combout\,
	datab => \Counter|s_count\(7),
	datac => \KEY[1]~input_o\,
	datad => \RAM|Decoder0~3_combout\,
	combout => \RAM|s_memory[92][0]~80_combout\);

-- Location: FF_X68_Y29_N9
\RAM|s_memory[92][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[92][7]~feeder_combout\,
	ena => \RAM|s_memory[92][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[92][7]~q\);

-- Location: LCCOMB_X73_Y29_N14
\RAM|s_memory[124][1]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[124][1]~83_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~23_combout\ & \RAM|Decoder0~3_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~23_combout\,
	datad => \RAM|Decoder0~3_combout\,
	combout => \RAM|s_memory[124][1]~83_combout\);

-- Location: FF_X68_Y29_N11
\RAM|s_memory[124][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[124][1]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[124][7]~q\);

-- Location: LCCOMB_X66_Y27_N14
\RAM|s_memory[28][3]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[28][3]~82_combout\ = ((\RAM|Decoder0~20_combout\ & (\RAM|Decoder0~3_combout\ & !\Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~20_combout\,
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~3_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[28][3]~82_combout\);

-- Location: FF_X68_Y31_N15
\RAM|s_memory[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[28][3]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[28][7]~q\);

-- Location: LCCOMB_X68_Y31_N16
\RAM|s_memory[60][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[60][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[60][7]~feeder_combout\);

-- Location: LCCOMB_X68_Y31_N2
\RAM|s_memory[60][7]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[60][7]~81_combout\ = ((\RAM|Decoder0~16_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~3_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~16_combout\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~3_combout\,
	datad => \KEY[1]~input_o\,
	combout => \RAM|s_memory[60][7]~81_combout\);

-- Location: FF_X68_Y31_N17
\RAM|s_memory[60][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[60][7]~feeder_combout\,
	ena => \RAM|s_memory[60][7]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[60][7]~q\);

-- Location: LCCOMB_X68_Y31_N14
\RAM|Mux0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~52_combout\ = (\Counter|s_count\(5) & ((\Counter|s_count\(6)) # ((\RAM|s_memory[60][7]~q\)))) # (!\Counter|s_count\(5) & (!\Counter|s_count\(6) & (\RAM|s_memory[28][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[28][7]~q\,
	datad => \RAM|s_memory[60][7]~q\,
	combout => \RAM|Mux0~52_combout\);

-- Location: LCCOMB_X68_Y29_N10
\RAM|Mux0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~53_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux0~52_combout\ & ((\RAM|s_memory[124][7]~q\))) # (!\RAM|Mux0~52_combout\ & (\RAM|s_memory[92][7]~q\)))) # (!\Counter|s_count\(6) & (((\RAM|Mux0~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|s_memory[92][7]~q\,
	datac => \RAM|s_memory[124][7]~q\,
	datad => \RAM|Mux0~52_combout\,
	combout => \RAM|Mux0~53_combout\);

-- Location: LCCOMB_X67_Y30_N20
\RAM|s_memory[93][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[93][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[93][7]~feeder_combout\);

-- Location: LCCOMB_X67_Y30_N18
\RAM|s_memory[93][0]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[93][0]~93_combout\ = ((\RAM|Decoder0~2_combout\ & (\RAM|Decoder0~19_combout\ & !\Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~2_combout\,
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~19_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[93][0]~93_combout\);

-- Location: FF_X67_Y30_N21
\RAM|s_memory[93][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[93][7]~feeder_combout\,
	ena => \RAM|s_memory[93][0]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[93][7]~q\);

-- Location: LCCOMB_X66_Y27_N24
\RAM|s_memory[29][0]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[29][0]~94_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~2_combout\ & \RAM|Decoder0~20_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~2_combout\,
	datad => \RAM|Decoder0~20_combout\,
	combout => \RAM|s_memory[29][0]~94_combout\);

-- Location: FF_X67_Y30_N7
\RAM|s_memory[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[29][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[29][7]~q\);

-- Location: LCCOMB_X67_Y30_N6
\RAM|Mux0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~59_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(6) & (\RAM|s_memory[93][7]~q\)) # (!\Counter|s_count\(6) & ((\RAM|s_memory[29][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|s_memory[93][7]~q\,
	datac => \RAM|s_memory[29][7]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux0~59_combout\);

-- Location: LCCOMB_X70_Y29_N22
\RAM|s_memory[125][1]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[125][1]~95_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~2_combout\ & \RAM|Decoder0~23_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~2_combout\,
	datad => \RAM|Decoder0~23_combout\,
	combout => \RAM|s_memory[125][1]~95_combout\);

-- Location: FF_X67_Y31_N7
\RAM|s_memory[125][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[125][1]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[125][7]~q\);

-- Location: LCCOMB_X67_Y31_N28
\RAM|s_memory[61][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[61][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[61][7]~feeder_combout\);

-- Location: LCCOMB_X67_Y31_N10
\RAM|s_memory[61][5]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[61][5]~92_combout\ = ((\RAM|Decoder0~16_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~2_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~16_combout\,
	datab => \Counter|s_count\(7),
	datac => \KEY[1]~input_o\,
	datad => \RAM|Decoder0~2_combout\,
	combout => \RAM|s_memory[61][5]~92_combout\);

-- Location: FF_X67_Y31_N29
\RAM|s_memory[61][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[61][7]~feeder_combout\,
	ena => \RAM|s_memory[61][5]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[61][7]~q\);

-- Location: LCCOMB_X67_Y31_N6
\RAM|Mux0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~60_combout\ = (\RAM|Mux0~59_combout\ & (((\RAM|s_memory[125][7]~q\)) # (!\Counter|s_count\(5)))) # (!\RAM|Mux0~59_combout\ & (\Counter|s_count\(5) & ((\RAM|s_memory[61][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~59_combout\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[125][7]~q\,
	datad => \RAM|s_memory[61][7]~q\,
	combout => \RAM|Mux0~60_combout\);

-- Location: LCCOMB_X70_Y25_N14
\RAM|s_memory[13][2]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[13][2]~86_combout\ = ((\RAM|Decoder0~2_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~21_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~2_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~21_combout\,
	combout => \RAM|s_memory[13][2]~86_combout\);

-- Location: FF_X75_Y29_N19
\RAM|s_memory[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[13][2]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[13][7]~q\);

-- Location: LCCOMB_X75_Y29_N28
\RAM|s_memory[77][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[77][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[77][7]~feeder_combout\);

-- Location: LCCOMB_X75_Y29_N22
\RAM|s_memory[77][1]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[77][1]~85_combout\ = ((\RAM|Decoder0~2_combout\ & (\RAM|Decoder0~18_combout\ & !\Counter|s_count\(7)))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~2_combout\,
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~18_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|s_memory[77][1]~85_combout\);

-- Location: FF_X75_Y29_N29
\RAM|s_memory[77][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[77][7]~feeder_combout\,
	ena => \RAM|s_memory[77][1]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[77][7]~q\);

-- Location: LCCOMB_X75_Y29_N18
\RAM|Mux0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~54_combout\ = (\Counter|s_count\(6) & ((\Counter|s_count\(5)) # ((\RAM|s_memory[77][7]~q\)))) # (!\Counter|s_count\(6) & (!\Counter|s_count\(5) & (\RAM|s_memory[13][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[13][7]~q\,
	datad => \RAM|s_memory[77][7]~q\,
	combout => \RAM|Mux0~54_combout\);

-- Location: LCCOMB_X74_Y26_N22
\RAM|s_memory[109][0]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[109][0]~87_combout\ = ((\RAM|Decoder0~2_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~22_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Decoder0~2_combout\,
	datab => \KEY[1]~input_o\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~22_combout\,
	combout => \RAM|s_memory[109][0]~87_combout\);

-- Location: FF_X74_Y26_N19
\RAM|s_memory[109][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[109][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[109][7]~q\);

-- Location: LCCOMB_X74_Y26_N12
\RAM|s_memory[45][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[45][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[45][7]~feeder_combout\);

-- Location: LCCOMB_X74_Y26_N8
\RAM|s_memory[45][2]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[45][2]~84_combout\ = ((\RAM|Decoder0~17_combout\ & (!\Counter|s_count\(7) & \RAM|Decoder0~2_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \RAM|Decoder0~17_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Decoder0~2_combout\,
	combout => \RAM|s_memory[45][2]~84_combout\);

-- Location: FF_X74_Y26_N13
\RAM|s_memory[45][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[45][7]~feeder_combout\,
	ena => \RAM|s_memory[45][2]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[45][7]~q\);

-- Location: LCCOMB_X74_Y26_N18
\RAM|Mux0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~55_combout\ = (\RAM|Mux0~54_combout\ & (((\RAM|s_memory[109][7]~q\)) # (!\Counter|s_count\(5)))) # (!\RAM|Mux0~54_combout\ & (\Counter|s_count\(5) & ((\RAM|s_memory[45][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~54_combout\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[109][7]~q\,
	datad => \RAM|s_memory[45][7]~q\,
	combout => \RAM|Mux0~55_combout\);

-- Location: LCCOMB_X75_Y25_N8
\RAM|s_memory[12][2]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[12][2]~90_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~21_combout\ & \RAM|Decoder0~3_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~21_combout\,
	datad => \RAM|Decoder0~3_combout\,
	combout => \RAM|s_memory[12][2]~90_combout\);

-- Location: FF_X76_Y25_N7
\RAM|s_memory[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[12][2]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[12][7]~q\);

-- Location: LCCOMB_X76_Y25_N20
\RAM|s_memory[44][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[44][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[44][7]~feeder_combout\);

-- Location: LCCOMB_X76_Y25_N14
\RAM|s_memory[44][2]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[44][2]~89_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~17_combout\ & \RAM|Decoder0~3_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~17_combout\,
	datad => \RAM|Decoder0~3_combout\,
	combout => \RAM|s_memory[44][2]~89_combout\);

-- Location: FF_X76_Y25_N21
\RAM|s_memory[44][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[44][7]~feeder_combout\,
	ena => \RAM|s_memory[44][2]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[44][7]~q\);

-- Location: LCCOMB_X76_Y25_N6
\RAM|Mux0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~56_combout\ = (\Counter|s_count\(6) & (\Counter|s_count\(5))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(5) & ((\RAM|s_memory[44][7]~q\))) # (!\Counter|s_count\(5) & (\RAM|s_memory[12][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[12][7]~q\,
	datad => \RAM|s_memory[44][7]~q\,
	combout => \RAM|Mux0~56_combout\);

-- Location: LCCOMB_X76_Y29_N16
\RAM|s_memory[108][1]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[108][1]~91_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~3_combout\ & \RAM|Decoder0~22_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Decoder0~3_combout\,
	datad => \RAM|Decoder0~22_combout\,
	combout => \RAM|s_memory[108][1]~91_combout\);

-- Location: FF_X72_Y29_N15
\RAM|s_memory[108][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~16_combout\,
	sload => VCC,
	ena => \RAM|s_memory[108][1]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[108][7]~q\);

-- Location: LCCOMB_X72_Y29_N28
\RAM|s_memory[76][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[76][7]~feeder_combout\ = \ArithmeticUnit|Add1~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~16_combout\,
	combout => \RAM|s_memory[76][7]~feeder_combout\);

-- Location: LCCOMB_X72_Y29_N22
\RAM|s_memory[76][0]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[76][0]~88_combout\ = ((!\Counter|s_count\(7) & (\RAM|Decoder0~3_combout\ & \RAM|Decoder0~18_combout\))) # (!\KEY[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \KEY[1]~input_o\,
	datac => \RAM|Decoder0~3_combout\,
	datad => \RAM|Decoder0~18_combout\,
	combout => \RAM|s_memory[76][0]~88_combout\);

-- Location: FF_X72_Y29_N29
\RAM|s_memory[76][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[76][7]~feeder_combout\,
	ena => \RAM|s_memory[76][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[76][7]~q\);

-- Location: LCCOMB_X72_Y29_N14
\RAM|Mux0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~57_combout\ = (\RAM|Mux0~56_combout\ & (((\RAM|s_memory[108][7]~q\)) # (!\Counter|s_count\(6)))) # (!\RAM|Mux0~56_combout\ & (\Counter|s_count\(6) & ((\RAM|s_memory[76][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~56_combout\,
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[108][7]~q\,
	datad => \RAM|s_memory[76][7]~q\,
	combout => \RAM|Mux0~57_combout\);

-- Location: LCCOMB_X72_Y25_N12
\RAM|Mux0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~58_combout\ = (\Counter|s_count\(0) & ((\Counter|s_count\(4)) # ((\RAM|Mux0~55_combout\)))) # (!\Counter|s_count\(0) & (!\Counter|s_count\(4) & ((\RAM|Mux0~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \Counter|s_count\(4),
	datac => \RAM|Mux0~55_combout\,
	datad => \RAM|Mux0~57_combout\,
	combout => \RAM|Mux0~58_combout\);

-- Location: LCCOMB_X70_Y29_N8
\RAM|Mux0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~61_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux0~58_combout\ & ((\RAM|Mux0~60_combout\))) # (!\RAM|Mux0~58_combout\ & (\RAM|Mux0~53_combout\)))) # (!\Counter|s_count\(4) & (((\RAM|Mux0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~53_combout\,
	datab => \RAM|Mux0~60_combout\,
	datac => \Counter|s_count\(4),
	datad => \RAM|Mux0~58_combout\,
	combout => \RAM|Mux0~61_combout\);

-- Location: LCCOMB_X70_Y24_N30
\RAM|Mux0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~72_combout\ = (\Counter|s_count\(2) & ((\Counter|s_count\(1)) # ((\RAM|Mux0~61_combout\)))) # (!\Counter|s_count\(2) & (!\Counter|s_count\(1) & (\RAM|Mux0~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(1),
	datac => \RAM|Mux0~71_combout\,
	datad => \RAM|Mux0~61_combout\,
	combout => \RAM|Mux0~72_combout\);

-- Location: LCCOMB_X70_Y23_N30
\RAM|Mux0~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~83_combout\ = (\RAM|Mux0~72_combout\ & (((\RAM|Mux0~82_combout\) # (!\Counter|s_count\(1))))) # (!\RAM|Mux0~72_combout\ & (\RAM|Mux0~51_combout\ & ((\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~51_combout\,
	datab => \RAM|Mux0~82_combout\,
	datac => \RAM|Mux0~72_combout\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux0~83_combout\);

-- Location: LCCOMB_X70_Y23_N28
\RAM|Mux0~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~126_combout\ = (\Counter|s_count\(3) & (((\RAM|Mux0~83_combout\) # (\Counter|s_count\(7))))) # (!\Counter|s_count\(3) & (\RAM|Mux0~125_combout\ & ((!\Counter|s_count\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|Mux0~125_combout\,
	datac => \RAM|Mux0~83_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|Mux0~126_combout\);

-- Location: LCCOMB_X65_Y20_N4
\RAM|Mux0~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux0~169_combout\ = (\Counter|s_count\(7) & ((\RAM|Mux0~126_combout\ & (\RAM|Mux0~168_combout\)) # (!\RAM|Mux0~126_combout\ & ((\RAM|Mux0~41_combout\))))) # (!\Counter|s_count\(7) & (((\RAM|Mux0~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~168_combout\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Mux0~41_combout\,
	datad => \RAM|Mux0~126_combout\,
	combout => \RAM|Mux0~169_combout\);

-- Location: LCCOMB_X66_Y26_N16
\ArithmeticUnit|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ArithmeticUnit|Add1~17_combout\ = (\KEY[1]~input_o\ & \ArithmeticUnit|Add1~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[1]~input_o\,
	datad => \ArithmeticUnit|Add1~12_combout\,
	combout => \ArithmeticUnit|Add1~17_combout\);

-- Location: LCCOMB_X65_Y27_N20
\RAM|s_memory[252][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[252][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[252][6]~feeder_combout\);

-- Location: FF_X65_Y27_N21
\RAM|s_memory[252][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[252][6]~feeder_combout\,
	ena => \RAM|s_memory[252][4]~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[252][6]~q\);

-- Location: FF_X65_Y25_N1
\RAM|s_memory[244][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[244][3]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[244][6]~q\);

-- Location: LCCOMB_X65_Y25_N0
\RAM|Mux1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~38_combout\ = (\Counter|s_count\(3) & ((\RAM|s_memory[252][6]~q\) # ((\Counter|s_count\(0))))) # (!\Counter|s_count\(3) & (((\RAM|s_memory[244][6]~q\ & !\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[252][6]~q\,
	datac => \RAM|s_memory[244][6]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux1~38_combout\);

-- Location: FF_X66_Y23_N27
\RAM|s_memory[253][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[253][1]~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[253][6]~q\);

-- Location: LCCOMB_X67_Y21_N30
\RAM|s_memory[245][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[245][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[245][6]~feeder_combout\);

-- Location: FF_X67_Y21_N31
\RAM|s_memory[245][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[245][6]~feeder_combout\,
	ena => \RAM|s_memory[245][5]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[245][6]~q\);

-- Location: LCCOMB_X66_Y23_N26
\RAM|Mux1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~39_combout\ = (\RAM|Mux1~38_combout\ & (((\RAM|s_memory[253][6]~q\)) # (!\Counter|s_count\(0)))) # (!\RAM|Mux1~38_combout\ & (\Counter|s_count\(0) & ((\RAM|s_memory[245][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~38_combout\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[253][6]~q\,
	datad => \RAM|s_memory[245][6]~q\,
	combout => \RAM|Mux1~39_combout\);

-- Location: LCCOMB_X65_Y23_N16
\RAM|s_memory[229][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[229][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[229][6]~feeder_combout\);

-- Location: FF_X65_Y23_N17
\RAM|s_memory[229][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[229][6]~feeder_combout\,
	ena => \RAM|s_memory[229][6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[229][6]~q\);

-- Location: FF_X66_Y23_N25
\RAM|s_memory[237][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[237][3]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[237][6]~q\);

-- Location: LCCOMB_X65_Y27_N6
\RAM|s_memory[236][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[236][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[236][6]~feeder_combout\);

-- Location: FF_X65_Y27_N7
\RAM|s_memory[236][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[236][6]~feeder_combout\,
	ena => \RAM|s_memory[236][6]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[236][6]~q\);

-- Location: FF_X65_Y23_N23
\RAM|s_memory[228][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[228][1]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[228][6]~q\);

-- Location: LCCOMB_X65_Y23_N22
\RAM|Mux1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~31_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(3) & (\RAM|s_memory[236][6]~q\)) # (!\Counter|s_count\(3) & ((\RAM|s_memory[228][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[236][6]~q\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[228][6]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux1~31_combout\);

-- Location: LCCOMB_X66_Y23_N24
\RAM|Mux1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~32_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux1~31_combout\ & ((\RAM|s_memory[237][6]~q\))) # (!\RAM|Mux1~31_combout\ & (\RAM|s_memory[229][6]~q\)))) # (!\Counter|s_count\(0) & (((\RAM|Mux1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[229][6]~q\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[237][6]~q\,
	datad => \RAM|Mux1~31_combout\,
	combout => \RAM|Mux1~32_combout\);

-- Location: LCCOMB_X63_Y22_N0
\RAM|s_memory[197][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[197][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[197][6]~feeder_combout\);

-- Location: FF_X63_Y22_N1
\RAM|s_memory[197][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[197][6]~feeder_combout\,
	ena => \RAM|s_memory[197][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[197][6]~q\);

-- Location: FF_X62_Y24_N31
\RAM|s_memory[205][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[205][5]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[205][6]~q\);

-- Location: FF_X63_Y22_N23
\RAM|s_memory[196][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[196][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[196][6]~q\);

-- Location: LCCOMB_X60_Y30_N8
\RAM|s_memory[204][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[204][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[204][6]~feeder_combout\);

-- Location: FF_X60_Y30_N9
\RAM|s_memory[204][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[204][6]~feeder_combout\,
	ena => \RAM|s_memory[204][7]~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[204][6]~q\);

-- Location: LCCOMB_X63_Y22_N22
\RAM|Mux1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~35_combout\ = (\Counter|s_count\(0) & (\Counter|s_count\(3))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(3) & ((\RAM|s_memory[204][6]~q\))) # (!\Counter|s_count\(3) & (\RAM|s_memory[196][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[196][6]~q\,
	datad => \RAM|s_memory[204][6]~q\,
	combout => \RAM|Mux1~35_combout\);

-- Location: LCCOMB_X62_Y24_N30
\RAM|Mux1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~36_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux1~35_combout\ & ((\RAM|s_memory[205][6]~q\))) # (!\RAM|Mux1~35_combout\ & (\RAM|s_memory[197][6]~q\)))) # (!\Counter|s_count\(0) & (((\RAM|Mux1~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[197][6]~q\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[205][6]~q\,
	datad => \RAM|Mux1~35_combout\,
	combout => \RAM|Mux1~36_combout\);

-- Location: LCCOMB_X67_Y22_N12
\RAM|s_memory[213][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[213][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[213][6]~feeder_combout\);

-- Location: FF_X67_Y22_N13
\RAM|s_memory[213][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[213][6]~feeder_combout\,
	ena => \RAM|s_memory[213][7]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[213][6]~q\);

-- Location: FF_X62_Y24_N1
\RAM|s_memory[221][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[221][5]~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[221][6]~q\);

-- Location: LCCOMB_X66_Y21_N28
\RAM|s_memory[220][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[220][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[220][6]~feeder_combout\);

-- Location: FF_X66_Y21_N29
\RAM|s_memory[220][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[220][6]~feeder_combout\,
	ena => \RAM|s_memory[220][2]~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[220][6]~q\);

-- Location: FF_X65_Y22_N11
\RAM|s_memory[212][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[212][5]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[212][6]~q\);

-- Location: LCCOMB_X65_Y22_N10
\RAM|Mux1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~33_combout\ = (\Counter|s_count\(3) & ((\RAM|s_memory[220][6]~q\) # ((\Counter|s_count\(0))))) # (!\Counter|s_count\(3) & (((\RAM|s_memory[212][6]~q\ & !\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[220][6]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[212][6]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux1~33_combout\);

-- Location: LCCOMB_X62_Y24_N0
\RAM|Mux1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~34_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux1~33_combout\ & ((\RAM|s_memory[221][6]~q\))) # (!\RAM|Mux1~33_combout\ & (\RAM|s_memory[213][6]~q\)))) # (!\Counter|s_count\(0) & (((\RAM|Mux1~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[213][6]~q\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[221][6]~q\,
	datad => \RAM|Mux1~33_combout\,
	combout => \RAM|Mux1~34_combout\);

-- Location: LCCOMB_X62_Y24_N24
\RAM|Mux1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~37_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(4) & ((\RAM|Mux1~34_combout\))) # (!\Counter|s_count\(4) & (\RAM|Mux1~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~36_combout\,
	datab => \RAM|Mux1~34_combout\,
	datac => \Counter|s_count\(5),
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux1~37_combout\);

-- Location: LCCOMB_X66_Y23_N0
\RAM|Mux1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~40_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux1~37_combout\ & (\RAM|Mux1~39_combout\)) # (!\RAM|Mux1~37_combout\ & ((\RAM|Mux1~32_combout\))))) # (!\Counter|s_count\(5) & (((\RAM|Mux1~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~39_combout\,
	datab => \RAM|Mux1~32_combout\,
	datac => \Counter|s_count\(5),
	datad => \RAM|Mux1~37_combout\,
	combout => \RAM|Mux1~40_combout\);

-- Location: LCCOMB_X61_Y22_N4
\RAM|s_memory[177][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[177][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[177][6]~feeder_combout\);

-- Location: FF_X61_Y22_N5
\RAM|s_memory[177][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[177][6]~feeder_combout\,
	ena => \RAM|s_memory[177][7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[177][6]~q\);

-- Location: FF_X61_Y20_N5
\RAM|s_memory[161][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[161][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[161][6]~q\);

-- Location: LCCOMB_X61_Y20_N4
\RAM|Mux1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~27_combout\ = (\Counter|s_count\(4) & ((\RAM|s_memory[177][6]~q\) # ((\Counter|s_count\(3))))) # (!\Counter|s_count\(4) & (((\RAM|s_memory[161][6]~q\ & !\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[177][6]~q\,
	datac => \RAM|s_memory[161][6]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux1~27_combout\);

-- Location: LCCOMB_X60_Y23_N0
\RAM|s_memory[169][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[169][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[169][6]~feeder_combout\);

-- Location: FF_X60_Y23_N1
\RAM|s_memory[169][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[169][6]~feeder_combout\,
	ena => \RAM|s_memory[169][1]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[169][6]~q\);

-- Location: FF_X60_Y23_N11
\RAM|s_memory[185][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[185][2]~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[185][6]~q\);

-- Location: LCCOMB_X60_Y23_N10
\RAM|Mux1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~28_combout\ = (\RAM|Mux1~27_combout\ & (((\RAM|s_memory[185][6]~q\) # (!\Counter|s_count\(3))))) # (!\RAM|Mux1~27_combout\ & (\RAM|s_memory[169][6]~q\ & ((\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~27_combout\,
	datab => \RAM|s_memory[169][6]~q\,
	datac => \RAM|s_memory[185][6]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux1~28_combout\);

-- Location: LCCOMB_X58_Y26_N18
\RAM|s_memory[144][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[144][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[144][6]~feeder_combout\);

-- Location: FF_X58_Y26_N19
\RAM|s_memory[144][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[144][6]~feeder_combout\,
	ena => \RAM|s_memory[144][1]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[144][6]~q\);

-- Location: FF_X63_Y30_N11
\RAM|s_memory[152][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[152][4]~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[152][6]~q\);

-- Location: LCCOMB_X63_Y30_N0
\RAM|s_memory[136][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[136][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[136][6]~feeder_combout\);

-- Location: FF_X63_Y30_N1
\RAM|s_memory[136][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[136][6]~feeder_combout\,
	ena => \RAM|s_memory[136][7]~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[136][6]~q\);

-- Location: FF_X61_Y29_N23
\RAM|s_memory[128][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[128][0]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[128][6]~q\);

-- Location: LCCOMB_X61_Y29_N22
\RAM|Mux1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~24_combout\ = (\Counter|s_count\(4) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(3) & (\RAM|s_memory[136][6]~q\)) # (!\Counter|s_count\(3) & ((\RAM|s_memory[128][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[136][6]~q\,
	datac => \RAM|s_memory[128][6]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux1~24_combout\);

-- Location: LCCOMB_X63_Y30_N10
\RAM|Mux1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~25_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux1~24_combout\ & ((\RAM|s_memory[152][6]~q\))) # (!\RAM|Mux1~24_combout\ & (\RAM|s_memory[144][6]~q\)))) # (!\Counter|s_count\(4) & (((\RAM|Mux1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[144][6]~q\,
	datac => \RAM|s_memory[152][6]~q\,
	datad => \RAM|Mux1~24_combout\,
	combout => \RAM|Mux1~25_combout\);

-- Location: FF_X63_Y26_N27
\RAM|s_memory[160][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[160][3]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[160][6]~q\);

-- Location: LCCOMB_X63_Y27_N28
\RAM|s_memory[168][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[168][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[168][6]~feeder_combout\);

-- Location: FF_X63_Y27_N29
\RAM|s_memory[168][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[168][6]~feeder_combout\,
	ena => \RAM|s_memory[168][1]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[168][6]~q\);

-- Location: LCCOMB_X63_Y26_N26
\RAM|Mux1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~22_combout\ = (\Counter|s_count\(3) & ((\Counter|s_count\(4)) # ((\RAM|s_memory[168][6]~q\)))) # (!\Counter|s_count\(3) & (!\Counter|s_count\(4) & (\RAM|s_memory[160][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[160][6]~q\,
	datad => \RAM|s_memory[168][6]~q\,
	combout => \RAM|Mux1~22_combout\);

-- Location: FF_X63_Y27_N3
\RAM|s_memory[184][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[184][2]~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[184][6]~q\);

-- Location: LCCOMB_X58_Y26_N24
\RAM|s_memory[176][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[176][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[176][6]~feeder_combout\);

-- Location: FF_X58_Y26_N25
\RAM|s_memory[176][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[176][6]~feeder_combout\,
	ena => \RAM|s_memory[176][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[176][6]~q\);

-- Location: LCCOMB_X63_Y27_N2
\RAM|Mux1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~23_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux1~22_combout\ & (\RAM|s_memory[184][6]~q\)) # (!\RAM|Mux1~22_combout\ & ((\RAM|s_memory[176][6]~q\))))) # (!\Counter|s_count\(4) & (\RAM|Mux1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|Mux1~22_combout\,
	datac => \RAM|s_memory[184][6]~q\,
	datad => \RAM|s_memory[176][6]~q\,
	combout => \RAM|Mux1~23_combout\);

-- Location: LCCOMB_X59_Y27_N14
\RAM|Mux1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~26_combout\ = (\Counter|s_count\(5) & (((\RAM|Mux1~23_combout\) # (\Counter|s_count\(0))))) # (!\Counter|s_count\(5) & (\RAM|Mux1~25_combout\ & ((!\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux1~25_combout\,
	datac => \RAM|Mux1~23_combout\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux1~26_combout\);

-- Location: FF_X58_Y27_N31
\RAM|s_memory[129][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[129][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[129][6]~q\);

-- Location: LCCOMB_X60_Y26_N0
\RAM|s_memory[137][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[137][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[137][6]~feeder_combout\);

-- Location: FF_X60_Y26_N1
\RAM|s_memory[137][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[137][6]~feeder_combout\,
	ena => \RAM|s_memory[137][5]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[137][6]~q\);

-- Location: LCCOMB_X58_Y27_N30
\RAM|Mux1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~20_combout\ = (\Counter|s_count\(3) & ((\Counter|s_count\(4)) # ((\RAM|s_memory[137][6]~q\)))) # (!\Counter|s_count\(3) & (!\Counter|s_count\(4) & (\RAM|s_memory[129][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[129][6]~q\,
	datad => \RAM|s_memory[137][6]~q\,
	combout => \RAM|Mux1~20_combout\);

-- Location: FF_X60_Y26_N19
\RAM|s_memory[153][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[153][7]~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[153][6]~q\);

-- Location: LCCOMB_X59_Y22_N22
\RAM|s_memory[145][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[145][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[145][6]~feeder_combout\);

-- Location: FF_X59_Y22_N23
\RAM|s_memory[145][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[145][6]~feeder_combout\,
	ena => \RAM|s_memory[145][3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[145][6]~q\);

-- Location: LCCOMB_X60_Y26_N18
\RAM|Mux1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~21_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux1~20_combout\ & (\RAM|s_memory[153][6]~q\)) # (!\RAM|Mux1~20_combout\ & ((\RAM|s_memory[145][6]~q\))))) # (!\Counter|s_count\(4) & (\RAM|Mux1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|Mux1~20_combout\,
	datac => \RAM|s_memory[153][6]~q\,
	datad => \RAM|s_memory[145][6]~q\,
	combout => \RAM|Mux1~21_combout\);

-- Location: LCCOMB_X59_Y27_N28
\RAM|Mux1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~29_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux1~26_combout\ & (\RAM|Mux1~28_combout\)) # (!\RAM|Mux1~26_combout\ & ((\RAM|Mux1~21_combout\))))) # (!\Counter|s_count\(0) & (((\RAM|Mux1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~28_combout\,
	datab => \Counter|s_count\(0),
	datac => \RAM|Mux1~26_combout\,
	datad => \RAM|Mux1~21_combout\,
	combout => \RAM|Mux1~29_combout\);

-- Location: FF_X67_Y20_N27
\RAM|s_memory[165][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[165][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[165][6]~q\);

-- Location: LCCOMB_X67_Y21_N20
\RAM|s_memory[181][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[181][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[181][6]~feeder_combout\);

-- Location: FF_X67_Y21_N21
\RAM|s_memory[181][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[181][6]~feeder_combout\,
	ena => \RAM|s_memory[181][2]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[181][6]~q\);

-- Location: LCCOMB_X67_Y20_N26
\RAM|Mux1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~17_combout\ = (\Counter|s_count\(4) & ((\Counter|s_count\(3)) # ((\RAM|s_memory[181][6]~q\)))) # (!\Counter|s_count\(4) & (!\Counter|s_count\(3) & (\RAM|s_memory[165][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[165][6]~q\,
	datad => \RAM|s_memory[181][6]~q\,
	combout => \RAM|Mux1~17_combout\);

-- Location: FF_X59_Y27_N27
\RAM|s_memory[189][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[189][2]~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[189][6]~q\);

-- Location: LCCOMB_X59_Y27_N12
\RAM|s_memory[173][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[173][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[173][6]~feeder_combout\);

-- Location: FF_X59_Y27_N13
\RAM|s_memory[173][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[173][6]~feeder_combout\,
	ena => \RAM|s_memory[173][1]~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[173][6]~q\);

-- Location: LCCOMB_X59_Y27_N26
\RAM|Mux1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~18_combout\ = (\RAM|Mux1~17_combout\ & (((\RAM|s_memory[189][6]~q\)) # (!\Counter|s_count\(3)))) # (!\RAM|Mux1~17_combout\ & (\Counter|s_count\(3) & ((\RAM|s_memory[173][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~17_combout\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[189][6]~q\,
	datad => \RAM|s_memory[173][6]~q\,
	combout => \RAM|Mux1~18_combout\);

-- Location: FF_X67_Y20_N25
\RAM|s_memory[164][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[164][2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[164][6]~q\);

-- Location: LCCOMB_X66_Y24_N14
\RAM|s_memory[172][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[172][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[172][6]~feeder_combout\);

-- Location: FF_X66_Y24_N15
\RAM|s_memory[172][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[172][6]~feeder_combout\,
	ena => \RAM|s_memory[172][7]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[172][6]~q\);

-- Location: LCCOMB_X67_Y20_N24
\RAM|Mux1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~12_combout\ = (\Counter|s_count\(4) & (\Counter|s_count\(3))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(3) & ((\RAM|s_memory[172][6]~q\))) # (!\Counter|s_count\(3) & (\RAM|s_memory[164][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[164][6]~q\,
	datad => \RAM|s_memory[172][6]~q\,
	combout => \RAM|Mux1~12_combout\);

-- Location: FF_X66_Y24_N25
\RAM|s_memory[188][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[188][2]~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[188][6]~q\);

-- Location: LCCOMB_X58_Y28_N20
\RAM|s_memory[180][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[180][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[180][6]~feeder_combout\);

-- Location: FF_X58_Y28_N21
\RAM|s_memory[180][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[180][6]~feeder_combout\,
	ena => \RAM|s_memory[180][2]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[180][6]~q\);

-- Location: LCCOMB_X66_Y24_N24
\RAM|Mux1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~13_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux1~12_combout\ & (\RAM|s_memory[188][6]~q\)) # (!\RAM|Mux1~12_combout\ & ((\RAM|s_memory[180][6]~q\))))) # (!\Counter|s_count\(4) & (\RAM|Mux1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|Mux1~12_combout\,
	datac => \RAM|s_memory[188][6]~q\,
	datad => \RAM|s_memory[180][6]~q\,
	combout => \RAM|Mux1~13_combout\);

-- Location: LCCOMB_X60_Y29_N24
\RAM|s_memory[140][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[140][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[140][6]~feeder_combout\);

-- Location: FF_X60_Y29_N25
\RAM|s_memory[140][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[140][6]~feeder_combout\,
	ena => \RAM|s_memory[140][6]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[140][6]~q\);

-- Location: FF_X59_Y29_N17
\RAM|s_memory[132][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[132][2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[132][6]~q\);

-- Location: LCCOMB_X59_Y29_N16
\RAM|Mux1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~14_combout\ = (\Counter|s_count\(4) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(3) & (\RAM|s_memory[140][6]~q\)) # (!\Counter|s_count\(3) & ((\RAM|s_memory[132][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[140][6]~q\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[132][6]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux1~14_combout\);

-- Location: FF_X60_Y29_N27
\RAM|s_memory[156][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[156][2]~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[156][6]~q\);

-- Location: LCCOMB_X65_Y22_N4
\RAM|s_memory[148][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[148][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[148][6]~feeder_combout\);

-- Location: FF_X65_Y22_N5
\RAM|s_memory[148][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[148][6]~feeder_combout\,
	ena => \RAM|s_memory[148][7]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[148][6]~q\);

-- Location: LCCOMB_X60_Y29_N26
\RAM|Mux1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~15_combout\ = (\RAM|Mux1~14_combout\ & (((\RAM|s_memory[156][6]~q\)) # (!\Counter|s_count\(4)))) # (!\RAM|Mux1~14_combout\ & (\Counter|s_count\(4) & ((\RAM|s_memory[148][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~14_combout\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[156][6]~q\,
	datad => \RAM|s_memory[148][6]~q\,
	combout => \RAM|Mux1~15_combout\);

-- Location: LCCOMB_X59_Y27_N18
\RAM|Mux1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~16_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux1~13_combout\) # ((\Counter|s_count\(0))))) # (!\Counter|s_count\(5) & (((\RAM|Mux1~15_combout\ & !\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux1~13_combout\,
	datac => \RAM|Mux1~15_combout\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux1~16_combout\);

-- Location: LCCOMB_X59_Y25_N22
\RAM|s_memory[157][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[157][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[157][6]~feeder_combout\);

-- Location: FF_X59_Y25_N23
\RAM|s_memory[157][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[157][6]~feeder_combout\,
	ena => \RAM|s_memory[157][2]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[157][6]~q\);

-- Location: FF_X62_Y22_N1
\RAM|s_memory[133][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[133][6]~q\);

-- Location: LCCOMB_X59_Y22_N4
\RAM|s_memory[149][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[149][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[149][6]~feeder_combout\);

-- Location: FF_X59_Y22_N5
\RAM|s_memory[149][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[149][6]~feeder_combout\,
	ena => \RAM|s_memory[149][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[149][6]~q\);

-- Location: LCCOMB_X62_Y22_N0
\RAM|Mux1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~10_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(4))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(4) & ((\RAM|s_memory[149][6]~q\))) # (!\Counter|s_count\(4) & (\RAM|s_memory[133][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[133][6]~q\,
	datad => \RAM|s_memory[149][6]~q\,
	combout => \RAM|Mux1~10_combout\);

-- Location: FF_X62_Y23_N23
\RAM|s_memory[141][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[141][6]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[141][6]~q\);

-- Location: LCCOMB_X62_Y23_N22
\RAM|Mux1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~11_combout\ = (\RAM|Mux1~10_combout\ & ((\RAM|s_memory[157][6]~q\) # ((!\Counter|s_count\(3))))) # (!\RAM|Mux1~10_combout\ & (((\RAM|s_memory[141][6]~q\ & \Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[157][6]~q\,
	datab => \RAM|Mux1~10_combout\,
	datac => \RAM|s_memory[141][6]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux1~11_combout\);

-- Location: LCCOMB_X59_Y27_N4
\RAM|Mux1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~19_combout\ = (\RAM|Mux1~16_combout\ & ((\RAM|Mux1~18_combout\) # ((!\Counter|s_count\(0))))) # (!\RAM|Mux1~16_combout\ & (((\RAM|Mux1~11_combout\ & \Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~18_combout\,
	datab => \RAM|Mux1~16_combout\,
	datac => \RAM|Mux1~11_combout\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux1~19_combout\);

-- Location: LCCOMB_X59_Y27_N22
\RAM|Mux1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~30_combout\ = (\Counter|s_count\(2) & (((\RAM|Mux1~19_combout\) # (\Counter|s_count\(6))))) # (!\Counter|s_count\(2) & (\RAM|Mux1~29_combout\ & ((!\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|Mux1~29_combout\,
	datac => \RAM|Mux1~19_combout\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux1~30_combout\);

-- Location: FF_X63_Y26_N1
\RAM|s_memory[224][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[224][0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[224][6]~q\);

-- Location: LCCOMB_X65_Y26_N16
\RAM|s_memory[232][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[232][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[232][6]~feeder_combout\);

-- Location: FF_X65_Y26_N17
\RAM|s_memory[232][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[232][6]~feeder_combout\,
	ena => \RAM|s_memory[232][0]~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[232][6]~q\);

-- Location: LCCOMB_X63_Y26_N0
\RAM|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~2_combout\ = (\Counter|s_count\(3) & ((\Counter|s_count\(4)) # ((\RAM|s_memory[232][6]~q\)))) # (!\Counter|s_count\(3) & (!\Counter|s_count\(4) & (\RAM|s_memory[224][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[224][6]~q\,
	datad => \RAM|s_memory[232][6]~q\,
	combout => \RAM|Mux1~2_combout\);

-- Location: FF_X67_Y27_N25
\RAM|s_memory[248][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[248][0]~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[248][6]~q\);

-- Location: LCCOMB_X65_Y29_N8
\RAM|s_memory[240][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[240][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[240][6]~feeder_combout\);

-- Location: FF_X65_Y29_N9
\RAM|s_memory[240][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[240][6]~feeder_combout\,
	ena => \RAM|s_memory[240][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[240][6]~q\);

-- Location: LCCOMB_X67_Y27_N24
\RAM|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~3_combout\ = (\RAM|Mux1~2_combout\ & (((\RAM|s_memory[248][6]~q\)) # (!\Counter|s_count\(4)))) # (!\RAM|Mux1~2_combout\ & (\Counter|s_count\(4) & ((\RAM|s_memory[240][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~2_combout\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[248][6]~q\,
	datad => \RAM|s_memory[240][6]~q\,
	combout => \RAM|Mux1~3_combout\);

-- Location: FF_X61_Y29_N1
\RAM|s_memory[192][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[192][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[192][6]~q\);

-- Location: LCCOMB_X65_Y30_N20
\RAM|s_memory[200][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[200][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[200][6]~feeder_combout\);

-- Location: FF_X65_Y30_N21
\RAM|s_memory[200][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[200][6]~feeder_combout\,
	ena => \RAM|s_memory[200][1]~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[200][6]~q\);

-- Location: LCCOMB_X61_Y29_N0
\RAM|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~4_combout\ = (\Counter|s_count\(4) & (\Counter|s_count\(3))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(3) & ((\RAM|s_memory[200][6]~q\))) # (!\Counter|s_count\(3) & (\RAM|s_memory[192][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[192][6]~q\,
	datad => \RAM|s_memory[200][6]~q\,
	combout => \RAM|Mux1~4_combout\);

-- Location: FF_X65_Y30_N11
\RAM|s_memory[216][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[216][2]~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[216][6]~q\);

-- Location: LCCOMB_X65_Y29_N10
\RAM|s_memory[208][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[208][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[208][6]~feeder_combout\);

-- Location: FF_X65_Y29_N11
\RAM|s_memory[208][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[208][6]~feeder_combout\,
	ena => \RAM|s_memory[208][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[208][6]~q\);

-- Location: LCCOMB_X65_Y30_N10
\RAM|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~5_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux1~4_combout\ & (\RAM|s_memory[216][6]~q\)) # (!\RAM|Mux1~4_combout\ & ((\RAM|s_memory[208][6]~q\))))) # (!\Counter|s_count\(4) & (\RAM|Mux1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|Mux1~4_combout\,
	datac => \RAM|s_memory[216][6]~q\,
	datad => \RAM|s_memory[208][6]~q\,
	combout => \RAM|Mux1~5_combout\);

-- Location: LCCOMB_X59_Y27_N30
\RAM|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~6_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux1~3_combout\) # ((\Counter|s_count\(0))))) # (!\Counter|s_count\(5) & (((\RAM|Mux1~5_combout\ & !\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux1~3_combout\,
	datac => \RAM|Mux1~5_combout\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux1~6_combout\);

-- Location: FF_X58_Y27_N29
\RAM|s_memory[193][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[193][6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[193][6]~q\);

-- Location: LCCOMB_X60_Y24_N8
\RAM|s_memory[209][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[209][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[209][6]~feeder_combout\);

-- Location: FF_X60_Y24_N9
\RAM|s_memory[209][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[209][6]~feeder_combout\,
	ena => \RAM|s_memory[209][3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[209][6]~q\);

-- Location: LCCOMB_X58_Y27_N28
\RAM|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~0_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(4))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(4) & ((\RAM|s_memory[209][6]~q\))) # (!\Counter|s_count\(4) & (\RAM|s_memory[193][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[193][6]~q\,
	datad => \RAM|s_memory[209][6]~q\,
	combout => \RAM|Mux1~0_combout\);

-- Location: LCCOMB_X59_Y28_N24
\RAM|s_memory[201][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[201][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[201][6]~feeder_combout\);

-- Location: FF_X59_Y28_N25
\RAM|s_memory[201][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[201][6]~feeder_combout\,
	ena => \RAM|s_memory[201][2]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[201][6]~q\);

-- Location: FF_X59_Y28_N31
\RAM|s_memory[217][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[217][2]~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[217][6]~q\);

-- Location: LCCOMB_X59_Y28_N30
\RAM|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~1_combout\ = (\RAM|Mux1~0_combout\ & (((\RAM|s_memory[217][6]~q\) # (!\Counter|s_count\(3))))) # (!\RAM|Mux1~0_combout\ & (\RAM|s_memory[201][6]~q\ & ((\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~0_combout\,
	datab => \RAM|s_memory[201][6]~q\,
	datac => \RAM|s_memory[217][6]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux1~1_combout\);

-- Location: LCCOMB_X60_Y24_N26
\RAM|s_memory[241][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[241][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[241][6]~feeder_combout\);

-- Location: FF_X60_Y24_N27
\RAM|s_memory[241][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[241][6]~feeder_combout\,
	ena => \RAM|s_memory[241][2]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[241][6]~q\);

-- Location: FF_X65_Y20_N7
\RAM|s_memory[225][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[225][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[225][6]~q\);

-- Location: LCCOMB_X65_Y20_N6
\RAM|Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~7_combout\ = (\Counter|s_count\(4) & ((\RAM|s_memory[241][6]~q\) # ((\Counter|s_count\(3))))) # (!\Counter|s_count\(4) & (((\RAM|s_memory[225][6]~q\ & !\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[241][6]~q\,
	datac => \RAM|s_memory[225][6]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux1~7_combout\);

-- Location: FF_X67_Y23_N23
\RAM|s_memory[249][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[249][3]~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[249][6]~q\);

-- Location: LCCOMB_X67_Y23_N12
\RAM|s_memory[233][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[233][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[233][6]~feeder_combout\);

-- Location: FF_X67_Y23_N13
\RAM|s_memory[233][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[233][6]~feeder_combout\,
	ena => \RAM|s_memory[233][0]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[233][6]~q\);

-- Location: LCCOMB_X67_Y23_N22
\RAM|Mux1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~8_combout\ = (\RAM|Mux1~7_combout\ & (((\RAM|s_memory[249][6]~q\)) # (!\Counter|s_count\(3)))) # (!\RAM|Mux1~7_combout\ & (\Counter|s_count\(3) & ((\RAM|s_memory[233][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~7_combout\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[249][6]~q\,
	datad => \RAM|s_memory[233][6]~q\,
	combout => \RAM|Mux1~8_combout\);

-- Location: LCCOMB_X59_Y27_N24
\RAM|Mux1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~9_combout\ = (\RAM|Mux1~6_combout\ & (((\RAM|Mux1~8_combout\)) # (!\Counter|s_count\(0)))) # (!\RAM|Mux1~6_combout\ & (\Counter|s_count\(0) & (\RAM|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~6_combout\,
	datab => \Counter|s_count\(0),
	datac => \RAM|Mux1~1_combout\,
	datad => \RAM|Mux1~8_combout\,
	combout => \RAM|Mux1~9_combout\);

-- Location: LCCOMB_X59_Y27_N0
\RAM|Mux1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~41_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux1~30_combout\ & (\RAM|Mux1~40_combout\)) # (!\RAM|Mux1~30_combout\ & ((\RAM|Mux1~9_combout\))))) # (!\Counter|s_count\(6) & (((\RAM|Mux1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux1~40_combout\,
	datac => \RAM|Mux1~30_combout\,
	datad => \RAM|Mux1~9_combout\,
	combout => \RAM|Mux1~41_combout\);

-- Location: FF_X74_Y29_N29
\RAM|s_memory[36][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[36][5]~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[36][6]~q\);

-- Location: LCCOMB_X74_Y27_N8
\RAM|s_memory[37][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[37][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[37][6]~feeder_combout\);

-- Location: FF_X74_Y27_N9
\RAM|s_memory[37][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[37][6]~feeder_combout\,
	ena => \RAM|s_memory[37][4]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[37][6]~q\);

-- Location: LCCOMB_X74_Y29_N28
\RAM|Mux1~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~86_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(0))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(0) & ((\RAM|s_memory[37][6]~q\))) # (!\Counter|s_count\(0) & (\RAM|s_memory[36][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[36][6]~q\,
	datad => \RAM|s_memory[37][6]~q\,
	combout => \RAM|Mux1~86_combout\);

-- Location: FF_X74_Y26_N5
\RAM|s_memory[45][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[45][2]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[45][6]~q\);

-- Location: LCCOMB_X77_Y25_N0
\RAM|s_memory[44][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[44][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[44][6]~feeder_combout\);

-- Location: FF_X77_Y25_N1
\RAM|s_memory[44][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[44][6]~feeder_combout\,
	ena => \RAM|s_memory[44][2]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[44][6]~q\);

-- Location: LCCOMB_X74_Y26_N4
\RAM|Mux1~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~87_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux1~86_combout\ & (\RAM|s_memory[45][6]~q\)) # (!\RAM|Mux1~86_combout\ & ((\RAM|s_memory[44][6]~q\))))) # (!\Counter|s_count\(3) & (\RAM|Mux1~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|Mux1~86_combout\,
	datac => \RAM|s_memory[45][6]~q\,
	datad => \RAM|s_memory[44][6]~q\,
	combout => \RAM|Mux1~87_combout\);

-- Location: LCCOMB_X76_Y25_N12
\RAM|s_memory[12][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[12][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[12][6]~feeder_combout\);

-- Location: FF_X76_Y25_N13
\RAM|s_memory[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[12][6]~feeder_combout\,
	ena => \RAM|s_memory[12][2]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[12][6]~q\);

-- Location: FF_X70_Y25_N27
\RAM|s_memory[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[13][2]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[13][6]~q\);

-- Location: FF_X74_Y29_N11
\RAM|s_memory[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[4][1]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[4][6]~q\);

-- Location: LCCOMB_X76_Y28_N2
\RAM|s_memory[5][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[5][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[5][6]~feeder_combout\);

-- Location: FF_X76_Y28_N3
\RAM|s_memory[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[5][6]~feeder_combout\,
	ena => \RAM|s_memory[5][5]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[5][6]~q\);

-- Location: LCCOMB_X74_Y29_N10
\RAM|Mux1~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~88_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(0))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(0) & ((\RAM|s_memory[5][6]~q\))) # (!\Counter|s_count\(0) & (\RAM|s_memory[4][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[4][6]~q\,
	datad => \RAM|s_memory[5][6]~q\,
	combout => \RAM|Mux1~88_combout\);

-- Location: LCCOMB_X70_Y25_N26
\RAM|Mux1~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~89_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux1~88_combout\ & ((\RAM|s_memory[13][6]~q\))) # (!\RAM|Mux1~88_combout\ & (\RAM|s_memory[12][6]~q\)))) # (!\Counter|s_count\(3) & (((\RAM|Mux1~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[12][6]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[13][6]~q\,
	datad => \RAM|Mux1~88_combout\,
	combout => \RAM|Mux1~89_combout\);

-- Location: LCCOMB_X72_Y25_N2
\RAM|Mux1~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~90_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(5))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(5) & (\RAM|Mux1~87_combout\)) # (!\Counter|s_count\(5) & ((\RAM|Mux1~89_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux1~87_combout\,
	datac => \Counter|s_count\(5),
	datad => \RAM|Mux1~89_combout\,
	combout => \RAM|Mux1~90_combout\);

-- Location: LCCOMB_X76_Y28_N8
\RAM|s_memory[69][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[69][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[69][6]~feeder_combout\);

-- Location: FF_X76_Y28_N9
\RAM|s_memory[69][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[69][6]~feeder_combout\,
	ena => \RAM|s_memory[69][7]~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[69][6]~q\);

-- Location: FF_X75_Y26_N13
\RAM|s_memory[68][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[68][6]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[68][6]~q\);

-- Location: LCCOMB_X75_Y26_N12
\RAM|Mux1~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~84_combout\ = (\Counter|s_count\(3) & (((\Counter|s_count\(0))))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(0) & (\RAM|s_memory[69][6]~q\)) # (!\Counter|s_count\(0) & ((\RAM|s_memory[68][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[69][6]~q\,
	datac => \RAM|s_memory[68][6]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux1~84_combout\);

-- Location: FF_X75_Y29_N9
\RAM|s_memory[77][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[77][1]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[77][6]~q\);

-- Location: LCCOMB_X72_Y29_N20
\RAM|s_memory[76][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[76][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[76][6]~feeder_combout\);

-- Location: FF_X72_Y29_N21
\RAM|s_memory[76][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[76][6]~feeder_combout\,
	ena => \RAM|s_memory[76][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[76][6]~q\);

-- Location: LCCOMB_X75_Y29_N8
\RAM|Mux1~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~85_combout\ = (\RAM|Mux1~84_combout\ & (((\RAM|s_memory[77][6]~q\)) # (!\Counter|s_count\(3)))) # (!\RAM|Mux1~84_combout\ & (\Counter|s_count\(3) & ((\RAM|s_memory[76][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~84_combout\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[77][6]~q\,
	datad => \RAM|s_memory[76][6]~q\,
	combout => \RAM|Mux1~85_combout\);

-- Location: LCCOMB_X76_Y29_N24
\RAM|s_memory[108][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[108][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[108][6]~feeder_combout\);

-- Location: FF_X76_Y29_N25
\RAM|s_memory[108][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[108][6]~feeder_combout\,
	ena => \RAM|s_memory[108][1]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[108][6]~q\);

-- Location: FF_X74_Y26_N31
\RAM|s_memory[109][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[109][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[109][6]~q\);

-- Location: LCCOMB_X74_Y27_N14
\RAM|s_memory[101][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[101][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[101][6]~feeder_combout\);

-- Location: FF_X74_Y27_N15
\RAM|s_memory[101][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[101][6]~feeder_combout\,
	ena => \RAM|s_memory[101][6]~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[101][6]~q\);

-- Location: FF_X75_Y26_N3
\RAM|s_memory[100][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[100][6]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[100][6]~q\);

-- Location: LCCOMB_X75_Y26_N2
\RAM|Mux1~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~91_combout\ = (\Counter|s_count\(0) & ((\RAM|s_memory[101][6]~q\) # ((\Counter|s_count\(3))))) # (!\Counter|s_count\(0) & (((\RAM|s_memory[100][6]~q\ & !\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[101][6]~q\,
	datac => \RAM|s_memory[100][6]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux1~91_combout\);

-- Location: LCCOMB_X74_Y26_N30
\RAM|Mux1~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~92_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux1~91_combout\ & ((\RAM|s_memory[109][6]~q\))) # (!\RAM|Mux1~91_combout\ & (\RAM|s_memory[108][6]~q\)))) # (!\Counter|s_count\(3) & (((\RAM|Mux1~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[108][6]~q\,
	datac => \RAM|s_memory[109][6]~q\,
	datad => \RAM|Mux1~91_combout\,
	combout => \RAM|Mux1~92_combout\);

-- Location: LCCOMB_X76_Y27_N24
\RAM|Mux1~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~93_combout\ = (\RAM|Mux1~90_combout\ & (((\RAM|Mux1~92_combout\) # (!\Counter|s_count\(6))))) # (!\RAM|Mux1~90_combout\ & (\RAM|Mux1~85_combout\ & (\Counter|s_count\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~90_combout\,
	datab => \RAM|Mux1~85_combout\,
	datac => \Counter|s_count\(6),
	datad => \RAM|Mux1~92_combout\,
	combout => \RAM|Mux1~93_combout\);

-- Location: LCCOMB_X75_Y27_N26
\RAM|s_memory[104][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[104][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[104][6]~feeder_combout\);

-- Location: FF_X75_Y27_N27
\RAM|s_memory[104][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[104][6]~feeder_combout\,
	ena => \RAM|s_memory[104][6]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[104][6]~q\);

-- Location: FF_X75_Y28_N9
\RAM|s_memory[105][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[105][1]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[105][6]~q\);

-- Location: FF_X74_Y30_N27
\RAM|s_memory[96][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[96][1]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[96][6]~q\);

-- Location: LCCOMB_X73_Y28_N22
\RAM|s_memory[97][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[97][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[97][6]~feeder_combout\);

-- Location: FF_X73_Y28_N23
\RAM|s_memory[97][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[97][6]~feeder_combout\,
	ena => \RAM|s_memory[97][0]~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[97][6]~q\);

-- Location: LCCOMB_X74_Y30_N26
\RAM|Mux1~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~111_combout\ = (\Counter|s_count\(0) & ((\Counter|s_count\(3)) # ((\RAM|s_memory[97][6]~q\)))) # (!\Counter|s_count\(0) & (!\Counter|s_count\(3) & (\RAM|s_memory[96][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[96][6]~q\,
	datad => \RAM|s_memory[97][6]~q\,
	combout => \RAM|Mux1~111_combout\);

-- Location: LCCOMB_X75_Y28_N8
\RAM|Mux1~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~112_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux1~111_combout\ & ((\RAM|s_memory[105][6]~q\))) # (!\RAM|Mux1~111_combout\ & (\RAM|s_memory[104][6]~q\)))) # (!\Counter|s_count\(3) & (((\RAM|Mux1~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[104][6]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[105][6]~q\,
	datad => \RAM|Mux1~111_combout\,
	combout => \RAM|Mux1~112_combout\);

-- Location: LCCOMB_X76_Y30_N26
\RAM|s_memory[8][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[8][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[8][6]~feeder_combout\);

-- Location: FF_X76_Y30_N27
\RAM|s_memory[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[8][6]~feeder_combout\,
	ena => \RAM|s_memory[8][6]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[8][6]~q\);

-- Location: FF_X66_Y33_N5
\RAM|s_memory[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[0][3]~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[0][6]~q\);

-- Location: LCCOMB_X65_Y33_N24
\RAM|s_memory[1][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[1][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[1][6]~feeder_combout\);

-- Location: FF_X65_Y33_N25
\RAM|s_memory[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[1][6]~feeder_combout\,
	ena => \RAM|s_memory[1][0]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[1][6]~q\);

-- Location: LCCOMB_X66_Y33_N4
\RAM|Mux1~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~108_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(0))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(0) & ((\RAM|s_memory[1][6]~q\))) # (!\Counter|s_count\(0) & (\RAM|s_memory[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[0][6]~q\,
	datad => \RAM|s_memory[1][6]~q\,
	combout => \RAM|Mux1~108_combout\);

-- Location: FF_X73_Y30_N23
\RAM|s_memory[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[9][7]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[9][6]~q\);

-- Location: LCCOMB_X73_Y30_N22
\RAM|Mux1~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~109_combout\ = (\RAM|Mux1~108_combout\ & (((\RAM|s_memory[9][6]~q\) # (!\Counter|s_count\(3))))) # (!\RAM|Mux1~108_combout\ & (\RAM|s_memory[8][6]~q\ & ((\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[8][6]~q\,
	datab => \RAM|Mux1~108_combout\,
	datac => \RAM|s_memory[9][6]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux1~109_combout\);

-- Location: LCCOMB_X75_Y27_N20
\RAM|s_memory[40][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[40][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[40][6]~feeder_combout\);

-- Location: FF_X75_Y27_N21
\RAM|s_memory[40][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[40][6]~feeder_combout\,
	ena => \RAM|s_memory[40][4]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[40][6]~q\);

-- Location: FF_X74_Y30_N9
\RAM|s_memory[32][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[32][5]~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[32][6]~q\);

-- Location: LCCOMB_X73_Y28_N28
\RAM|s_memory[33][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[33][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[33][6]~feeder_combout\);

-- Location: FF_X73_Y28_N29
\RAM|s_memory[33][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[33][6]~feeder_combout\,
	ena => \RAM|s_memory[33][7]~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[33][6]~q\);

-- Location: LCCOMB_X74_Y30_N8
\RAM|Mux1~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~106_combout\ = (\Counter|s_count\(0) & ((\Counter|s_count\(3)) # ((\RAM|s_memory[33][6]~q\)))) # (!\Counter|s_count\(0) & (!\Counter|s_count\(3) & (\RAM|s_memory[32][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[32][6]~q\,
	datad => \RAM|s_memory[33][6]~q\,
	combout => \RAM|Mux1~106_combout\);

-- Location: FF_X73_Y30_N9
\RAM|s_memory[41][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[41][2]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[41][6]~q\);

-- Location: LCCOMB_X73_Y30_N8
\RAM|Mux1~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~107_combout\ = (\RAM|Mux1~106_combout\ & (((\RAM|s_memory[41][6]~q\) # (!\Counter|s_count\(3))))) # (!\RAM|Mux1~106_combout\ & (\RAM|s_memory[40][6]~q\ & ((\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[40][6]~q\,
	datab => \RAM|Mux1~106_combout\,
	datac => \RAM|s_memory[41][6]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux1~107_combout\);

-- Location: LCCOMB_X72_Y29_N26
\RAM|Mux1~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~110_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(5))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(5) & ((\RAM|Mux1~107_combout\))) # (!\Counter|s_count\(5) & (\RAM|Mux1~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~109_combout\,
	datab => \Counter|s_count\(6),
	datac => \Counter|s_count\(5),
	datad => \RAM|Mux1~107_combout\,
	combout => \RAM|Mux1~110_combout\);

-- Location: LCCOMB_X76_Y30_N24
\RAM|s_memory[72][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[72][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[72][6]~feeder_combout\);

-- Location: FF_X76_Y30_N25
\RAM|s_memory[72][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[72][6]~feeder_combout\,
	ena => \RAM|s_memory[72][6]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[72][6]~q\);

-- Location: FF_X70_Y30_N13
\RAM|s_memory[73][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[73][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[73][6]~q\);

-- Location: LCCOMB_X70_Y28_N16
\RAM|s_memory[65][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[65][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[65][6]~feeder_combout\);

-- Location: FF_X70_Y28_N17
\RAM|s_memory[65][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[65][6]~feeder_combout\,
	ena => \RAM|s_memory[65][7]~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[65][6]~q\);

-- Location: FF_X75_Y30_N5
\RAM|s_memory[64][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[64][1]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[64][6]~q\);

-- Location: LCCOMB_X75_Y30_N4
\RAM|Mux1~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~104_combout\ = (\Counter|s_count\(0) & ((\RAM|s_memory[65][6]~q\) # ((\Counter|s_count\(3))))) # (!\Counter|s_count\(0) & (((\RAM|s_memory[64][6]~q\ & !\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[65][6]~q\,
	datac => \RAM|s_memory[64][6]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux1~104_combout\);

-- Location: LCCOMB_X70_Y30_N12
\RAM|Mux1~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~105_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux1~104_combout\ & ((\RAM|s_memory[73][6]~q\))) # (!\RAM|Mux1~104_combout\ & (\RAM|s_memory[72][6]~q\)))) # (!\Counter|s_count\(3) & (((\RAM|Mux1~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[72][6]~q\,
	datac => \RAM|s_memory[73][6]~q\,
	datad => \RAM|Mux1~104_combout\,
	combout => \RAM|Mux1~105_combout\);

-- Location: LCCOMB_X70_Y30_N14
\RAM|Mux1~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~113_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux1~110_combout\ & (\RAM|Mux1~112_combout\)) # (!\RAM|Mux1~110_combout\ & ((\RAM|Mux1~105_combout\))))) # (!\Counter|s_count\(6) & (((\RAM|Mux1~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux1~112_combout\,
	datac => \RAM|Mux1~110_combout\,
	datad => \RAM|Mux1~105_combout\,
	combout => \RAM|Mux1~113_combout\);

-- Location: FF_X67_Y32_N29
\RAM|s_memory[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[17][7]~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[17][6]~q\);

-- Location: LCCOMB_X66_Y32_N12
\RAM|s_memory[81][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[81][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[81][6]~feeder_combout\);

-- Location: FF_X66_Y32_N13
\RAM|s_memory[81][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[81][6]~feeder_combout\,
	ena => \RAM|s_memory[81][5]~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[81][6]~q\);

-- Location: LCCOMB_X67_Y32_N28
\RAM|Mux1~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~94_combout\ = (\Counter|s_count\(6) & ((\Counter|s_count\(3)) # ((\RAM|s_memory[81][6]~q\)))) # (!\Counter|s_count\(6) & (!\Counter|s_count\(3) & (\RAM|s_memory[17][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[17][6]~q\,
	datad => \RAM|s_memory[81][6]~q\,
	combout => \RAM|Mux1~94_combout\);

-- Location: FF_X69_Y32_N1
\RAM|s_memory[89][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[89][1]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[89][6]~q\);

-- Location: LCCOMB_X69_Y31_N24
\RAM|s_memory[25][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[25][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[25][6]~feeder_combout\);

-- Location: FF_X69_Y31_N25
\RAM|s_memory[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[25][6]~feeder_combout\,
	ena => \RAM|s_memory[25][0]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[25][6]~q\);

-- Location: LCCOMB_X69_Y32_N0
\RAM|Mux1~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~95_combout\ = (\RAM|Mux1~94_combout\ & (((\RAM|s_memory[89][6]~q\)) # (!\Counter|s_count\(3)))) # (!\RAM|Mux1~94_combout\ & (\Counter|s_count\(3) & ((\RAM|s_memory[25][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~94_combout\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[89][6]~q\,
	datad => \RAM|s_memory[25][6]~q\,
	combout => \RAM|Mux1~95_combout\);

-- Location: FF_X67_Y32_N15
\RAM|s_memory[49][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[49][0]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[49][6]~q\);

-- Location: LCCOMB_X66_Y32_N14
\RAM|s_memory[113][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[113][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[113][6]~feeder_combout\);

-- Location: FF_X66_Y32_N15
\RAM|s_memory[113][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[113][6]~feeder_combout\,
	ena => \RAM|s_memory[113][4]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[113][6]~q\);

-- Location: LCCOMB_X67_Y32_N14
\RAM|Mux1~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~101_combout\ = (\Counter|s_count\(6) & ((\Counter|s_count\(3)) # ((\RAM|s_memory[113][6]~q\)))) # (!\Counter|s_count\(6) & (!\Counter|s_count\(3) & (\RAM|s_memory[49][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[49][6]~q\,
	datad => \RAM|s_memory[113][6]~q\,
	combout => \RAM|Mux1~101_combout\);

-- Location: FF_X70_Y29_N11
\RAM|s_memory[121][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[121][6]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[121][6]~q\);

-- Location: LCCOMB_X69_Y31_N18
\RAM|s_memory[57][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[57][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[57][6]~feeder_combout\);

-- Location: FF_X69_Y31_N19
\RAM|s_memory[57][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[57][6]~feeder_combout\,
	ena => \RAM|s_memory[57][7]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[57][6]~q\);

-- Location: LCCOMB_X70_Y29_N10
\RAM|Mux1~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~102_combout\ = (\RAM|Mux1~101_combout\ & (((\RAM|s_memory[121][6]~q\)) # (!\Counter|s_count\(3)))) # (!\RAM|Mux1~101_combout\ & (\Counter|s_count\(3) & ((\RAM|s_memory[57][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~101_combout\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[121][6]~q\,
	datad => \RAM|s_memory[57][6]~q\,
	combout => \RAM|Mux1~102_combout\);

-- Location: LCCOMB_X68_Y30_N24
\RAM|s_memory[56][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[56][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[56][6]~feeder_combout\);

-- Location: FF_X68_Y30_N25
\RAM|s_memory[56][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[56][6]~feeder_combout\,
	ena => \RAM|s_memory[56][7]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[56][6]~q\);

-- Location: FF_X68_Y30_N7
\RAM|s_memory[120][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[120][6]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[120][6]~q\);

-- Location: FF_X69_Y33_N19
\RAM|s_memory[48][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[48][5]~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[48][6]~q\);

-- Location: LCCOMB_X69_Y33_N24
\RAM|s_memory[112][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[112][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[112][6]~feeder_combout\);

-- Location: FF_X69_Y33_N25
\RAM|s_memory[112][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[112][6]~feeder_combout\,
	ena => \RAM|s_memory[112][3]~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[112][6]~q\);

-- Location: LCCOMB_X69_Y33_N18
\RAM|Mux1~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~96_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(6))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(6) & ((\RAM|s_memory[112][6]~q\))) # (!\Counter|s_count\(6) & (\RAM|s_memory[48][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[48][6]~q\,
	datad => \RAM|s_memory[112][6]~q\,
	combout => \RAM|Mux1~96_combout\);

-- Location: LCCOMB_X68_Y30_N6
\RAM|Mux1~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~97_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux1~96_combout\ & ((\RAM|s_memory[120][6]~q\))) # (!\RAM|Mux1~96_combout\ & (\RAM|s_memory[56][6]~q\)))) # (!\Counter|s_count\(3) & (((\RAM|Mux1~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[56][6]~q\,
	datac => \RAM|s_memory[120][6]~q\,
	datad => \RAM|Mux1~96_combout\,
	combout => \RAM|Mux1~97_combout\);

-- Location: FF_X69_Y30_N27
\RAM|s_memory[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[16][7]~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[16][6]~q\);

-- Location: LCCOMB_X69_Y30_N0
\RAM|s_memory[80][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[80][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[80][6]~feeder_combout\);

-- Location: FF_X69_Y30_N1
\RAM|s_memory[80][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[80][6]~feeder_combout\,
	ena => \RAM|s_memory[80][0]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[80][6]~q\);

-- Location: LCCOMB_X69_Y30_N26
\RAM|Mux1~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~98_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(6))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(6) & ((\RAM|s_memory[80][6]~q\))) # (!\Counter|s_count\(6) & (\RAM|s_memory[16][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[16][6]~q\,
	datad => \RAM|s_memory[80][6]~q\,
	combout => \RAM|Mux1~98_combout\);

-- Location: FF_X72_Y30_N15
\RAM|s_memory[88][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[88][0]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[88][6]~q\);

-- Location: LCCOMB_X72_Y30_N28
\RAM|s_memory[24][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[24][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[24][6]~feeder_combout\);

-- Location: FF_X72_Y30_N29
\RAM|s_memory[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[24][6]~feeder_combout\,
	ena => \RAM|s_memory[24][6]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[24][6]~q\);

-- Location: LCCOMB_X72_Y30_N14
\RAM|Mux1~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~99_combout\ = (\RAM|Mux1~98_combout\ & (((\RAM|s_memory[88][6]~q\)) # (!\Counter|s_count\(3)))) # (!\RAM|Mux1~98_combout\ & (\Counter|s_count\(3) & ((\RAM|s_memory[24][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~98_combout\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[88][6]~q\,
	datad => \RAM|s_memory[24][6]~q\,
	combout => \RAM|Mux1~99_combout\);

-- Location: LCCOMB_X70_Y30_N20
\RAM|Mux1~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~100_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(5))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(5) & (\RAM|Mux1~97_combout\)) # (!\Counter|s_count\(5) & ((\RAM|Mux1~99_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|Mux1~97_combout\,
	datac => \Counter|s_count\(5),
	datad => \RAM|Mux1~99_combout\,
	combout => \RAM|Mux1~100_combout\);

-- Location: LCCOMB_X70_Y30_N6
\RAM|Mux1~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~103_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux1~100_combout\ & ((\RAM|Mux1~102_combout\))) # (!\RAM|Mux1~100_combout\ & (\RAM|Mux1~95_combout\)))) # (!\Counter|s_count\(0) & (((\RAM|Mux1~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|Mux1~95_combout\,
	datac => \RAM|Mux1~102_combout\,
	datad => \RAM|Mux1~100_combout\,
	combout => \RAM|Mux1~103_combout\);

-- Location: LCCOMB_X70_Y30_N0
\RAM|Mux1~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~114_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(4) & ((\RAM|Mux1~103_combout\))) # (!\Counter|s_count\(4) & (\RAM|Mux1~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|Mux1~113_combout\,
	datac => \Counter|s_count\(4),
	datad => \RAM|Mux1~103_combout\,
	combout => \RAM|Mux1~114_combout\);

-- Location: LCCOMB_X65_Y33_N30
\RAM|s_memory[117][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[117][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[117][6]~feeder_combout\);

-- Location: FF_X65_Y33_N31
\RAM|s_memory[117][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[117][6]~feeder_combout\,
	ena => \RAM|s_memory[117][0]~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[117][6]~q\);

-- Location: FF_X68_Y32_N11
\RAM|s_memory[116][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[116][1]~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[116][6]~q\);

-- Location: LCCOMB_X68_Y32_N10
\RAM|Mux1~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~122_combout\ = (\Counter|s_count\(3) & (((\Counter|s_count\(0))))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(0) & (\RAM|s_memory[117][6]~q\)) # (!\Counter|s_count\(0) & ((\RAM|s_memory[116][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[117][6]~q\,
	datac => \RAM|s_memory[116][6]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux1~122_combout\);

-- Location: FF_X70_Y29_N5
\RAM|s_memory[125][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[125][1]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[125][6]~q\);

-- Location: LCCOMB_X73_Y29_N16
\RAM|s_memory[124][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[124][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[124][6]~feeder_combout\);

-- Location: FF_X73_Y29_N17
\RAM|s_memory[124][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[124][6]~feeder_combout\,
	ena => \RAM|s_memory[124][1]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[124][6]~q\);

-- Location: LCCOMB_X70_Y29_N4
\RAM|Mux1~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~123_combout\ = (\RAM|Mux1~122_combout\ & (((\RAM|s_memory[125][6]~q\)) # (!\Counter|s_count\(3)))) # (!\RAM|Mux1~122_combout\ & (\Counter|s_count\(3) & ((\RAM|s_memory[124][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~122_combout\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[125][6]~q\,
	datad => \RAM|s_memory[124][6]~q\,
	combout => \RAM|Mux1~123_combout\);

-- Location: LCCOMB_X67_Y29_N8
\RAM|s_memory[85][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[85][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[85][6]~feeder_combout\);

-- Location: FF_X67_Y29_N9
\RAM|s_memory[85][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[85][6]~feeder_combout\,
	ena => \RAM|s_memory[85][1]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[85][6]~q\);

-- Location: FF_X68_Y32_N13
\RAM|s_memory[84][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[84][1]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[84][6]~q\);

-- Location: LCCOMB_X68_Y32_N12
\RAM|Mux1~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~117_combout\ = (\Counter|s_count\(0) & ((\RAM|s_memory[85][6]~q\) # ((\Counter|s_count\(3))))) # (!\Counter|s_count\(0) & (((\RAM|s_memory[84][6]~q\ & !\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[85][6]~q\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[84][6]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux1~117_combout\);

-- Location: FF_X67_Y30_N1
\RAM|s_memory[93][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[93][0]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[93][6]~q\);

-- Location: LCCOMB_X68_Y29_N0
\RAM|s_memory[92][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[92][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[92][6]~feeder_combout\);

-- Location: FF_X68_Y29_N1
\RAM|s_memory[92][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[92][6]~feeder_combout\,
	ena => \RAM|s_memory[92][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[92][6]~q\);

-- Location: LCCOMB_X67_Y30_N0
\RAM|Mux1~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~118_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux1~117_combout\ & (\RAM|s_memory[93][6]~q\)) # (!\RAM|Mux1~117_combout\ & ((\RAM|s_memory[92][6]~q\))))) # (!\Counter|s_count\(3) & (\RAM|Mux1~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|Mux1~117_combout\,
	datac => \RAM|s_memory[93][6]~q\,
	datad => \RAM|s_memory[92][6]~q\,
	combout => \RAM|Mux1~118_combout\);

-- Location: FF_X68_Y33_N19
\RAM|s_memory[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[20][5]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[20][6]~q\);

-- Location: LCCOMB_X67_Y29_N18
\RAM|s_memory[21][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[21][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[21][6]~feeder_combout\);

-- Location: FF_X67_Y29_N19
\RAM|s_memory[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[21][6]~feeder_combout\,
	ena => \RAM|s_memory[21][0]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[21][6]~q\);

-- Location: LCCOMB_X68_Y33_N18
\RAM|Mux1~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~119_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(0))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(0) & ((\RAM|s_memory[21][6]~q\))) # (!\Counter|s_count\(0) & (\RAM|s_memory[20][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[20][6]~q\,
	datad => \RAM|s_memory[21][6]~q\,
	combout => \RAM|Mux1~119_combout\);

-- Location: LCCOMB_X68_Y31_N10
\RAM|s_memory[28][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[28][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[28][6]~feeder_combout\);

-- Location: FF_X68_Y31_N11
\RAM|s_memory[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[28][6]~feeder_combout\,
	ena => \RAM|s_memory[28][3]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[28][6]~q\);

-- Location: FF_X67_Y30_N15
\RAM|s_memory[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[29][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[29][6]~q\);

-- Location: LCCOMB_X67_Y30_N14
\RAM|Mux1~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~120_combout\ = (\RAM|Mux1~119_combout\ & (((\RAM|s_memory[29][6]~q\) # (!\Counter|s_count\(3))))) # (!\RAM|Mux1~119_combout\ & (\RAM|s_memory[28][6]~q\ & ((\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~119_combout\,
	datab => \RAM|s_memory[28][6]~q\,
	datac => \RAM|s_memory[29][6]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux1~120_combout\);

-- Location: LCCOMB_X70_Y31_N28
\RAM|Mux1~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~121_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux1~118_combout\) # ((\Counter|s_count\(5))))) # (!\Counter|s_count\(6) & (((\RAM|Mux1~120_combout\ & !\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux1~118_combout\,
	datac => \RAM|Mux1~120_combout\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux1~121_combout\);

-- Location: FF_X68_Y33_N25
\RAM|s_memory[52][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[52][3]~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[52][6]~q\);

-- Location: LCCOMB_X67_Y33_N28
\RAM|s_memory[53][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[53][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[53][6]~feeder_combout\);

-- Location: FF_X67_Y33_N29
\RAM|s_memory[53][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[53][6]~feeder_combout\,
	ena => \RAM|s_memory[53][7]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[53][6]~q\);

-- Location: LCCOMB_X68_Y33_N24
\RAM|Mux1~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~115_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(0))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(0) & ((\RAM|s_memory[53][6]~q\))) # (!\Counter|s_count\(0) & (\RAM|s_memory[52][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[52][6]~q\,
	datad => \RAM|s_memory[53][6]~q\,
	combout => \RAM|Mux1~115_combout\);

-- Location: LCCOMB_X68_Y31_N28
\RAM|s_memory[60][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[60][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[60][6]~feeder_combout\);

-- Location: FF_X68_Y31_N29
\RAM|s_memory[60][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[60][6]~feeder_combout\,
	ena => \RAM|s_memory[60][7]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[60][6]~q\);

-- Location: FF_X67_Y31_N25
\RAM|s_memory[61][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[61][5]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[61][6]~q\);

-- Location: LCCOMB_X67_Y31_N24
\RAM|Mux1~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~116_combout\ = (\RAM|Mux1~115_combout\ & (((\RAM|s_memory[61][6]~q\) # (!\Counter|s_count\(3))))) # (!\RAM|Mux1~115_combout\ & (\RAM|s_memory[60][6]~q\ & ((\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~115_combout\,
	datab => \RAM|s_memory[60][6]~q\,
	datac => \RAM|s_memory[61][6]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux1~116_combout\);

-- Location: LCCOMB_X70_Y31_N18
\RAM|Mux1~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~124_combout\ = (\RAM|Mux1~121_combout\ & ((\RAM|Mux1~123_combout\) # ((!\Counter|s_count\(5))))) # (!\RAM|Mux1~121_combout\ & (((\RAM|Mux1~116_combout\ & \Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~123_combout\,
	datab => \RAM|Mux1~121_combout\,
	datac => \RAM|Mux1~116_combout\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux1~124_combout\);

-- Location: LCCOMB_X70_Y31_N4
\RAM|Mux1~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~125_combout\ = (\RAM|Mux1~114_combout\ & (((\RAM|Mux1~124_combout\) # (!\Counter|s_count\(2))))) # (!\RAM|Mux1~114_combout\ & (\RAM|Mux1~93_combout\ & (\Counter|s_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~93_combout\,
	datab => \RAM|Mux1~114_combout\,
	datac => \Counter|s_count\(2),
	datad => \RAM|Mux1~124_combout\,
	combout => \RAM|Mux1~125_combout\);

-- Location: LCCOMB_X72_Y23_N14
\RAM|s_memory[59][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[59][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[59][6]~feeder_combout\);

-- Location: FF_X72_Y23_N15
\RAM|s_memory[59][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[59][6]~feeder_combout\,
	ena => \RAM|s_memory[59][7]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[59][6]~q\);

-- Location: FF_X73_Y22_N1
\RAM|s_memory[51][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[51][7]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[51][6]~q\);

-- Location: LCCOMB_X70_Y22_N20
\RAM|s_memory[55][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[55][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[55][6]~feeder_combout\);

-- Location: FF_X70_Y22_N21
\RAM|s_memory[55][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[55][6]~feeder_combout\,
	ena => \RAM|s_memory[55][7]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[55][6]~q\);

-- Location: LCCOMB_X73_Y22_N0
\RAM|Mux1~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~73_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(2))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(2) & ((\RAM|s_memory[55][6]~q\))) # (!\Counter|s_count\(2) & (\RAM|s_memory[51][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[51][6]~q\,
	datad => \RAM|s_memory[55][6]~q\,
	combout => \RAM|Mux1~73_combout\);

-- Location: FF_X70_Y23_N25
\RAM|s_memory[63][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[63][5]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[63][6]~q\);

-- Location: LCCOMB_X70_Y23_N24
\RAM|Mux1~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~74_combout\ = (\RAM|Mux1~73_combout\ & (((\RAM|s_memory[63][6]~q\) # (!\Counter|s_count\(3))))) # (!\RAM|Mux1~73_combout\ & (\RAM|s_memory[59][6]~q\ & ((\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[59][6]~q\,
	datab => \RAM|Mux1~73_combout\,
	datac => \RAM|s_memory[63][6]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux1~74_combout\);

-- Location: FF_X74_Y28_N3
\RAM|s_memory[115][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[115][4]~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[115][6]~q\);

-- Location: LCCOMB_X75_Y25_N6
\RAM|s_memory[119][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[119][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[119][6]~feeder_combout\);

-- Location: FF_X75_Y25_N7
\RAM|s_memory[119][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[119][6]~feeder_combout\,
	ena => \RAM|s_memory[119][6]~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[119][6]~q\);

-- Location: LCCOMB_X74_Y28_N2
\RAM|Mux1~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~80_combout\ = (\Counter|s_count\(2) & ((\Counter|s_count\(3)) # ((\RAM|s_memory[119][6]~q\)))) # (!\Counter|s_count\(2) & (!\Counter|s_count\(3) & (\RAM|s_memory[115][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[115][6]~q\,
	datad => \RAM|s_memory[119][6]~q\,
	combout => \RAM|Mux1~80_combout\);

-- Location: FF_X73_Y32_N19
\RAM|s_memory[127][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[127][1]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[127][6]~q\);

-- Location: LCCOMB_X73_Y32_N24
\RAM|s_memory[123][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[123][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[123][6]~feeder_combout\);

-- Location: FF_X73_Y32_N25
\RAM|s_memory[123][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[123][6]~feeder_combout\,
	ena => \RAM|s_memory[123][1]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[123][6]~q\);

-- Location: LCCOMB_X73_Y32_N18
\RAM|Mux1~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~81_combout\ = (\RAM|Mux1~80_combout\ & (((\RAM|s_memory[127][6]~q\)) # (!\Counter|s_count\(3)))) # (!\RAM|Mux1~80_combout\ & (\Counter|s_count\(3) & ((\RAM|s_memory[123][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~80_combout\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[127][6]~q\,
	datad => \RAM|s_memory[123][6]~q\,
	combout => \RAM|Mux1~81_combout\);

-- Location: LCCOMB_X72_Y27_N18
\RAM|s_memory[27][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[27][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[27][6]~feeder_combout\);

-- Location: FF_X72_Y27_N19
\RAM|s_memory[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[27][6]~feeder_combout\,
	ena => \RAM|s_memory[27][5]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[27][6]~q\);

-- Location: FF_X67_Y28_N19
\RAM|s_memory[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[31][5]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[31][6]~q\);

-- Location: FF_X73_Y22_N3
\RAM|s_memory[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[19][7]~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[19][6]~q\);

-- Location: LCCOMB_X72_Y22_N2
\RAM|s_memory[23][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[23][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[23][6]~feeder_combout\);

-- Location: FF_X72_Y22_N3
\RAM|s_memory[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[23][6]~feeder_combout\,
	ena => \RAM|s_memory[23][3]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[23][6]~q\);

-- Location: LCCOMB_X73_Y22_N2
\RAM|Mux1~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~77_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(2))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(2) & ((\RAM|s_memory[23][6]~q\))) # (!\Counter|s_count\(2) & (\RAM|s_memory[19][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[19][6]~q\,
	datad => \RAM|s_memory[23][6]~q\,
	combout => \RAM|Mux1~77_combout\);

-- Location: LCCOMB_X67_Y28_N18
\RAM|Mux1~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~78_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux1~77_combout\ & ((\RAM|s_memory[31][6]~q\))) # (!\RAM|Mux1~77_combout\ & (\RAM|s_memory[27][6]~q\)))) # (!\Counter|s_count\(3) & (((\RAM|Mux1~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[27][6]~q\,
	datac => \RAM|s_memory[31][6]~q\,
	datad => \RAM|Mux1~77_combout\,
	combout => \RAM|Mux1~78_combout\);

-- Location: LCCOMB_X67_Y28_N0
\RAM|s_memory[91][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[91][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[91][6]~feeder_combout\);

-- Location: FF_X67_Y28_N1
\RAM|s_memory[91][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[91][6]~feeder_combout\,
	ena => \RAM|s_memory[91][6]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[91][6]~q\);

-- Location: FF_X72_Y28_N19
\RAM|s_memory[83][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[83][5]~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[83][6]~q\);

-- Location: LCCOMB_X68_Y28_N8
\RAM|s_memory[87][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[87][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[87][6]~feeder_combout\);

-- Location: FF_X68_Y28_N9
\RAM|s_memory[87][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[87][6]~feeder_combout\,
	ena => \RAM|s_memory[87][6]~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[87][6]~q\);

-- Location: LCCOMB_X72_Y28_N18
\RAM|Mux1~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~75_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(2))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(2) & ((\RAM|s_memory[87][6]~q\))) # (!\Counter|s_count\(2) & (\RAM|s_memory[83][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[83][6]~q\,
	datad => \RAM|s_memory[87][6]~q\,
	combout => \RAM|Mux1~75_combout\);

-- Location: FF_X69_Y29_N7
\RAM|s_memory[95][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[95][5]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[95][6]~q\);

-- Location: LCCOMB_X69_Y29_N6
\RAM|Mux1~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~76_combout\ = (\RAM|Mux1~75_combout\ & (((\RAM|s_memory[95][6]~q\) # (!\Counter|s_count\(3))))) # (!\RAM|Mux1~75_combout\ & (\RAM|s_memory[91][6]~q\ & ((\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[91][6]~q\,
	datab => \RAM|Mux1~75_combout\,
	datac => \RAM|s_memory[95][6]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux1~76_combout\);

-- Location: LCCOMB_X70_Y27_N0
\RAM|Mux1~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~79_combout\ = (\Counter|s_count\(5) & (\Counter|s_count\(6))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(6) & ((\RAM|Mux1~76_combout\))) # (!\Counter|s_count\(6) & (\RAM|Mux1~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(6),
	datac => \RAM|Mux1~78_combout\,
	datad => \RAM|Mux1~76_combout\,
	combout => \RAM|Mux1~79_combout\);

-- Location: LCCOMB_X70_Y27_N10
\RAM|Mux1~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~82_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux1~79_combout\ & ((\RAM|Mux1~81_combout\))) # (!\RAM|Mux1~79_combout\ & (\RAM|Mux1~74_combout\)))) # (!\Counter|s_count\(5) & (((\RAM|Mux1~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux1~74_combout\,
	datac => \RAM|Mux1~81_combout\,
	datad => \RAM|Mux1~79_combout\,
	combout => \RAM|Mux1~82_combout\);

-- Location: LCCOMB_X68_Y25_N14
\RAM|s_memory[86][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[86][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[86][6]~feeder_combout\);

-- Location: FF_X68_Y25_N15
\RAM|s_memory[86][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[86][6]~feeder_combout\,
	ena => \RAM|s_memory[86][6]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[86][6]~q\);

-- Location: FF_X73_Y26_N31
\RAM|s_memory[82][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[82][0]~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[82][6]~q\);

-- Location: LCCOMB_X73_Y26_N30
\RAM|Mux1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~52_combout\ = (\Counter|s_count\(2) & ((\RAM|s_memory[86][6]~q\) # ((\Counter|s_count\(3))))) # (!\Counter|s_count\(2) & (((\RAM|s_memory[82][6]~q\ & !\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[86][6]~q\,
	datac => \RAM|s_memory[82][6]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux1~52_combout\);

-- Location: FF_X69_Y29_N1
\RAM|s_memory[94][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[94][3]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[94][6]~q\);

-- Location: LCCOMB_X73_Y27_N8
\RAM|s_memory[90][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[90][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[90][6]~feeder_combout\);

-- Location: FF_X73_Y27_N9
\RAM|s_memory[90][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[90][6]~feeder_combout\,
	ena => \RAM|s_memory[90][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[90][6]~q\);

-- Location: LCCOMB_X69_Y29_N0
\RAM|Mux1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~53_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux1~52_combout\ & (\RAM|s_memory[94][6]~q\)) # (!\RAM|Mux1~52_combout\ & ((\RAM|s_memory[90][6]~q\))))) # (!\Counter|s_count\(3) & (\RAM|Mux1~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|Mux1~52_combout\,
	datac => \RAM|s_memory[94][6]~q\,
	datad => \RAM|s_memory[90][6]~q\,
	combout => \RAM|Mux1~53_combout\);

-- Location: LCCOMB_X77_Y26_N8
\RAM|s_memory[122][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[122][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[122][6]~feeder_combout\);

-- Location: FF_X77_Y26_N9
\RAM|s_memory[122][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[122][6]~feeder_combout\,
	ena => \RAM|s_memory[122][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[122][6]~q\);

-- Location: FF_X73_Y25_N29
\RAM|s_memory[126][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[126][1]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[126][6]~q\);

-- Location: LCCOMB_X75_Y25_N0
\RAM|s_memory[118][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[118][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[118][6]~feeder_combout\);

-- Location: FF_X75_Y25_N1
\RAM|s_memory[118][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[118][6]~feeder_combout\,
	ena => \RAM|s_memory[118][3]~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[118][6]~q\);

-- Location: FF_X76_Y26_N25
\RAM|s_memory[114][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[114][3]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[114][6]~q\);

-- Location: LCCOMB_X76_Y26_N24
\RAM|Mux1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~59_combout\ = (\Counter|s_count\(3) & (((\Counter|s_count\(2))))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(2) & (\RAM|s_memory[118][6]~q\)) # (!\Counter|s_count\(2) & ((\RAM|s_memory[114][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[118][6]~q\,
	datac => \RAM|s_memory[114][6]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux1~59_combout\);

-- Location: LCCOMB_X73_Y25_N28
\RAM|Mux1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~60_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux1~59_combout\ & ((\RAM|s_memory[126][6]~q\))) # (!\RAM|Mux1~59_combout\ & (\RAM|s_memory[122][6]~q\)))) # (!\Counter|s_count\(3) & (((\RAM|Mux1~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[122][6]~q\,
	datac => \RAM|s_memory[126][6]~q\,
	datad => \RAM|Mux1~59_combout\,
	combout => \RAM|Mux1~60_combout\);

-- Location: LCCOMB_X72_Y27_N12
\RAM|s_memory[26][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[26][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[26][6]~feeder_combout\);

-- Location: FF_X72_Y27_N13
\RAM|s_memory[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[26][6]~feeder_combout\,
	ena => \RAM|s_memory[26][6]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[26][6]~q\);

-- Location: FF_X73_Y23_N9
\RAM|s_memory[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[18][7]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[18][6]~q\);

-- Location: LCCOMB_X75_Y23_N28
\RAM|s_memory[22][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[22][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[22][6]~feeder_combout\);

-- Location: FF_X75_Y23_N29
\RAM|s_memory[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[22][6]~feeder_combout\,
	ena => \RAM|s_memory[22][3]~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[22][6]~q\);

-- Location: LCCOMB_X73_Y23_N8
\RAM|Mux1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~56_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(2))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(2) & ((\RAM|s_memory[22][6]~q\))) # (!\Counter|s_count\(2) & (\RAM|s_memory[18][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[18][6]~q\,
	datad => \RAM|s_memory[22][6]~q\,
	combout => \RAM|Mux1~56_combout\);

-- Location: FF_X72_Y26_N13
\RAM|s_memory[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[30][0]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[30][6]~q\);

-- Location: LCCOMB_X72_Y26_N12
\RAM|Mux1~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~57_combout\ = (\RAM|Mux1~56_combout\ & (((\RAM|s_memory[30][6]~q\) # (!\Counter|s_count\(3))))) # (!\RAM|Mux1~56_combout\ & (\RAM|s_memory[26][6]~q\ & ((\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[26][6]~q\,
	datab => \RAM|Mux1~56_combout\,
	datac => \RAM|s_memory[30][6]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux1~57_combout\);

-- Location: LCCOMB_X72_Y23_N12
\RAM|s_memory[58][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[58][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[58][6]~feeder_combout\);

-- Location: FF_X72_Y23_N13
\RAM|s_memory[58][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[58][6]~feeder_combout\,
	ena => \RAM|s_memory[58][7]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[58][6]~q\);

-- Location: FF_X69_Y23_N19
\RAM|s_memory[62][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[62][6]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[62][6]~q\);

-- Location: LCCOMB_X69_Y20_N0
\RAM|s_memory[54][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[54][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[54][6]~feeder_combout\);

-- Location: FF_X69_Y20_N1
\RAM|s_memory[54][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[54][6]~feeder_combout\,
	ena => \RAM|s_memory[54][7]~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[54][6]~q\);

-- Location: FF_X73_Y20_N13
\RAM|s_memory[50][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[50][2]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[50][6]~q\);

-- Location: LCCOMB_X73_Y20_N12
\RAM|Mux1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~54_combout\ = (\Counter|s_count\(3) & (((\Counter|s_count\(2))))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(2) & (\RAM|s_memory[54][6]~q\)) # (!\Counter|s_count\(2) & ((\RAM|s_memory[50][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[54][6]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[50][6]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux1~54_combout\);

-- Location: LCCOMB_X69_Y23_N18
\RAM|Mux1~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~55_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux1~54_combout\ & ((\RAM|s_memory[62][6]~q\))) # (!\RAM|Mux1~54_combout\ & (\RAM|s_memory[58][6]~q\)))) # (!\Counter|s_count\(3) & (((\RAM|Mux1~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[58][6]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[62][6]~q\,
	datad => \RAM|Mux1~54_combout\,
	combout => \RAM|Mux1~55_combout\);

-- Location: LCCOMB_X70_Y27_N6
\RAM|Mux1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~58_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(5))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(5) & ((\RAM|Mux1~55_combout\))) # (!\Counter|s_count\(5) & (\RAM|Mux1~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~57_combout\,
	datab => \RAM|Mux1~55_combout\,
	datac => \Counter|s_count\(6),
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux1~58_combout\);

-- Location: LCCOMB_X70_Y27_N4
\RAM|Mux1~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~61_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux1~58_combout\ & ((\RAM|Mux1~60_combout\))) # (!\RAM|Mux1~58_combout\ & (\RAM|Mux1~53_combout\)))) # (!\Counter|s_count\(6) & (((\RAM|Mux1~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~53_combout\,
	datab => \Counter|s_count\(6),
	datac => \RAM|Mux1~60_combout\,
	datad => \RAM|Mux1~58_combout\,
	combout => \RAM|Mux1~61_combout\);

-- Location: LCCOMB_X74_Y25_N26
\RAM|s_memory[102][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[102][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[102][6]~feeder_combout\);

-- Location: FF_X74_Y25_N27
\RAM|s_memory[102][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[102][6]~feeder_combout\,
	ena => \RAM|s_memory[102][1]~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[102][6]~q\);

-- Location: FF_X76_Y26_N3
\RAM|s_memory[98][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[98][6]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[98][6]~q\);

-- Location: LCCOMB_X76_Y26_N2
\RAM|Mux1~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~69_combout\ = (\Counter|s_count\(3) & (((\Counter|s_count\(2))))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(2) & (\RAM|s_memory[102][6]~q\)) # (!\Counter|s_count\(2) & ((\RAM|s_memory[98][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[102][6]~q\,
	datac => \RAM|s_memory[98][6]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux1~69_combout\);

-- Location: FF_X76_Y27_N23
\RAM|s_memory[110][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[110][3]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[110][6]~q\);

-- Location: LCCOMB_X76_Y27_N28
\RAM|s_memory[106][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[106][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[106][6]~feeder_combout\);

-- Location: FF_X76_Y27_N29
\RAM|s_memory[106][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[106][6]~feeder_combout\,
	ena => \RAM|s_memory[106][1]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[106][6]~q\);

-- Location: LCCOMB_X76_Y27_N22
\RAM|Mux1~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~70_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux1~69_combout\ & (\RAM|s_memory[110][6]~q\)) # (!\RAM|Mux1~69_combout\ & ((\RAM|s_memory[106][6]~q\))))) # (!\Counter|s_count\(3) & (\RAM|Mux1~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|Mux1~69_combout\,
	datac => \RAM|s_memory[110][6]~q\,
	datad => \RAM|s_memory[106][6]~q\,
	combout => \RAM|Mux1~70_combout\);

-- Location: LCCOMB_X69_Y20_N30
\RAM|s_memory[38][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[38][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[38][6]~feeder_combout\);

-- Location: FF_X69_Y20_N31
\RAM|s_memory[38][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[38][6]~feeder_combout\,
	ena => \RAM|s_memory[38][5]~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[38][6]~q\);

-- Location: FF_X73_Y20_N19
\RAM|s_memory[34][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[34][6]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[34][6]~q\);

-- Location: LCCOMB_X73_Y20_N18
\RAM|Mux1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~62_combout\ = (\Counter|s_count\(3) & (((\Counter|s_count\(2))))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(2) & (\RAM|s_memory[38][6]~q\)) # (!\Counter|s_count\(2) & ((\RAM|s_memory[34][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[38][6]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[34][6]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux1~62_combout\);

-- Location: FF_X74_Y23_N23
\RAM|s_memory[46][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[46][4]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[46][6]~q\);

-- Location: LCCOMB_X74_Y23_N28
\RAM|s_memory[42][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[42][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[42][6]~feeder_combout\);

-- Location: FF_X74_Y23_N29
\RAM|s_memory[42][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[42][6]~feeder_combout\,
	ena => \RAM|s_memory[42][2]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[42][6]~q\);

-- Location: LCCOMB_X74_Y23_N22
\RAM|Mux1~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~63_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux1~62_combout\ & (\RAM|s_memory[46][6]~q\)) # (!\RAM|Mux1~62_combout\ & ((\RAM|s_memory[42][6]~q\))))) # (!\Counter|s_count\(3) & (\RAM|Mux1~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|Mux1~62_combout\,
	datac => \RAM|s_memory[46][6]~q\,
	datad => \RAM|s_memory[42][6]~q\,
	combout => \RAM|Mux1~63_combout\);

-- Location: FF_X73_Y24_N15
\RAM|s_memory[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[2][7]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[2][6]~q\);

-- Location: LCCOMB_X75_Y23_N18
\RAM|s_memory[6][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[6][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[6][6]~feeder_combout\);

-- Location: FF_X75_Y23_N19
\RAM|s_memory[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[6][6]~feeder_combout\,
	ena => \RAM|s_memory[6][7]~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[6][6]~q\);

-- Location: LCCOMB_X73_Y24_N14
\RAM|Mux1~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~66_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(2))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(2) & ((\RAM|s_memory[6][6]~q\))) # (!\Counter|s_count\(2) & (\RAM|s_memory[2][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[2][6]~q\,
	datad => \RAM|s_memory[6][6]~q\,
	combout => \RAM|Mux1~66_combout\);

-- Location: LCCOMB_X77_Y23_N28
\RAM|s_memory[10][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[10][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[10][6]~feeder_combout\);

-- Location: FF_X77_Y23_N29
\RAM|s_memory[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[10][6]~feeder_combout\,
	ena => \RAM|s_memory[10][3]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[10][6]~q\);

-- Location: FF_X72_Y26_N31
\RAM|s_memory[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[14][1]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[14][6]~q\);

-- Location: LCCOMB_X72_Y26_N30
\RAM|Mux1~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~67_combout\ = (\RAM|Mux1~66_combout\ & (((\RAM|s_memory[14][6]~q\) # (!\Counter|s_count\(3))))) # (!\RAM|Mux1~66_combout\ & (\RAM|s_memory[10][6]~q\ & ((\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~66_combout\,
	datab => \RAM|s_memory[10][6]~q\,
	datac => \RAM|s_memory[14][6]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux1~67_combout\);

-- Location: FF_X73_Y26_N13
\RAM|s_memory[66][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[66][4]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[66][6]~q\);

-- Location: LCCOMB_X67_Y25_N26
\RAM|s_memory[70][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[70][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[70][6]~feeder_combout\);

-- Location: FF_X67_Y25_N27
\RAM|s_memory[70][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[70][6]~feeder_combout\,
	ena => \RAM|s_memory[70][5]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[70][6]~q\);

-- Location: LCCOMB_X73_Y26_N12
\RAM|Mux1~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~64_combout\ = (\Counter|s_count\(2) & ((\Counter|s_count\(3)) # ((\RAM|s_memory[70][6]~q\)))) # (!\Counter|s_count\(2) & (!\Counter|s_count\(3) & (\RAM|s_memory[66][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[66][6]~q\,
	datad => \RAM|s_memory[70][6]~q\,
	combout => \RAM|Mux1~64_combout\);

-- Location: LCCOMB_X73_Y27_N14
\RAM|s_memory[74][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[74][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[74][6]~feeder_combout\);

-- Location: FF_X73_Y27_N15
\RAM|s_memory[74][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[74][6]~feeder_combout\,
	ena => \RAM|s_memory[74][1]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[74][6]~q\);

-- Location: FF_X69_Y25_N29
\RAM|s_memory[78][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[78][4]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[78][6]~q\);

-- Location: LCCOMB_X69_Y25_N28
\RAM|Mux1~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~65_combout\ = (\RAM|Mux1~64_combout\ & (((\RAM|s_memory[78][6]~q\) # (!\Counter|s_count\(3))))) # (!\RAM|Mux1~64_combout\ & (\RAM|s_memory[74][6]~q\ & ((\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~64_combout\,
	datab => \RAM|s_memory[74][6]~q\,
	datac => \RAM|s_memory[78][6]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux1~65_combout\);

-- Location: LCCOMB_X69_Y25_N14
\RAM|Mux1~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~68_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(6) & ((\RAM|Mux1~65_combout\))) # (!\Counter|s_count\(6) & (\RAM|Mux1~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~67_combout\,
	datab => \RAM|Mux1~65_combout\,
	datac => \Counter|s_count\(5),
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux1~68_combout\);

-- Location: LCCOMB_X70_Y25_N4
\RAM|Mux1~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~71_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux1~68_combout\ & (\RAM|Mux1~70_combout\)) # (!\RAM|Mux1~68_combout\ & ((\RAM|Mux1~63_combout\))))) # (!\Counter|s_count\(5) & (((\RAM|Mux1~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux1~70_combout\,
	datac => \RAM|Mux1~63_combout\,
	datad => \RAM|Mux1~68_combout\,
	combout => \RAM|Mux1~71_combout\);

-- Location: LCCOMB_X70_Y27_N14
\RAM|Mux1~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~72_combout\ = (\Counter|s_count\(0) & (\Counter|s_count\(4))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(4) & (\RAM|Mux1~61_combout\)) # (!\Counter|s_count\(4) & ((\RAM|Mux1~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \Counter|s_count\(4),
	datac => \RAM|Mux1~61_combout\,
	datad => \RAM|Mux1~71_combout\,
	combout => \RAM|Mux1~72_combout\);

-- Location: LCCOMB_X76_Y23_N4
\RAM|s_memory[43][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[43][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[43][6]~feeder_combout\);

-- Location: FF_X76_Y23_N5
\RAM|s_memory[43][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[43][6]~feeder_combout\,
	ena => \RAM|s_memory[43][2]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[43][6]~q\);

-- Location: FF_X68_Y24_N23
\RAM|s_memory[35][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[35][6]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[35][6]~q\);

-- Location: LCCOMB_X68_Y24_N28
\RAM|s_memory[39][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[39][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[39][6]~feeder_combout\);

-- Location: FF_X68_Y24_N29
\RAM|s_memory[39][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[39][6]~feeder_combout\,
	ena => \RAM|s_memory[39][2]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[39][6]~q\);

-- Location: LCCOMB_X68_Y24_N22
\RAM|Mux1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~42_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(2))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(2) & ((\RAM|s_memory[39][6]~q\))) # (!\Counter|s_count\(2) & (\RAM|s_memory[35][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[35][6]~q\,
	datad => \RAM|s_memory[39][6]~q\,
	combout => \RAM|Mux1~42_combout\);

-- Location: FF_X70_Y23_N27
\RAM|s_memory[47][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[47][3]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[47][6]~q\);

-- Location: LCCOMB_X70_Y23_N26
\RAM|Mux1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~43_combout\ = (\RAM|Mux1~42_combout\ & (((\RAM|s_memory[47][6]~q\) # (!\Counter|s_count\(3))))) # (!\RAM|Mux1~42_combout\ & (\RAM|s_memory[43][6]~q\ & ((\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[43][6]~q\,
	datab => \RAM|Mux1~42_combout\,
	datac => \RAM|s_memory[47][6]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux1~43_combout\);

-- Location: LCCOMB_X76_Y24_N12
\RAM|s_memory[107][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[107][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[107][6]~feeder_combout\);

-- Location: FF_X76_Y24_N13
\RAM|s_memory[107][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[107][6]~feeder_combout\,
	ena => \RAM|s_memory[107][7]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[107][6]~q\);

-- Location: FF_X74_Y24_N1
\RAM|s_memory[111][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[111][5]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[111][6]~q\);

-- Location: FF_X74_Y28_N25
\RAM|s_memory[99][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[99][0]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[99][6]~q\);

-- Location: LCCOMB_X74_Y25_N24
\RAM|s_memory[103][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[103][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[103][6]~feeder_combout\);

-- Location: FF_X74_Y25_N25
\RAM|s_memory[103][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[103][6]~feeder_combout\,
	ena => \RAM|s_memory[103][1]~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[103][6]~q\);

-- Location: LCCOMB_X74_Y28_N24
\RAM|Mux1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~49_combout\ = (\Counter|s_count\(2) & ((\Counter|s_count\(3)) # ((\RAM|s_memory[103][6]~q\)))) # (!\Counter|s_count\(2) & (!\Counter|s_count\(3) & (\RAM|s_memory[99][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[99][6]~q\,
	datad => \RAM|s_memory[103][6]~q\,
	combout => \RAM|Mux1~49_combout\);

-- Location: LCCOMB_X74_Y24_N0
\RAM|Mux1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~50_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux1~49_combout\ & ((\RAM|s_memory[111][6]~q\))) # (!\RAM|Mux1~49_combout\ & (\RAM|s_memory[107][6]~q\)))) # (!\Counter|s_count\(3) & (((\RAM|Mux1~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[107][6]~q\,
	datac => \RAM|s_memory[111][6]~q\,
	datad => \RAM|Mux1~49_combout\,
	combout => \RAM|Mux1~50_combout\);

-- Location: LCCOMB_X69_Y28_N20
\RAM|s_memory[75][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[75][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[75][6]~feeder_combout\);

-- Location: FF_X69_Y28_N21
\RAM|s_memory[75][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[75][6]~feeder_combout\,
	ena => \RAM|s_memory[75][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[75][6]~q\);

-- Location: FF_X66_Y29_N17
\RAM|s_memory[79][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[79][1]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[79][6]~q\);

-- Location: LCCOMB_X67_Y25_N16
\RAM|s_memory[71][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[71][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[71][6]~feeder_combout\);

-- Location: FF_X67_Y25_N17
\RAM|s_memory[71][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[71][6]~feeder_combout\,
	ena => \RAM|s_memory[71][2]~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[71][6]~q\);

-- Location: FF_X72_Y28_N1
\RAM|s_memory[67][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[67][6]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[67][6]~q\);

-- Location: LCCOMB_X72_Y28_N0
\RAM|Mux1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~44_combout\ = (\Counter|s_count\(3) & (((\Counter|s_count\(2))))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(2) & (\RAM|s_memory[71][6]~q\)) # (!\Counter|s_count\(2) & ((\RAM|s_memory[67][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[71][6]~q\,
	datac => \RAM|s_memory[67][6]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux1~44_combout\);

-- Location: LCCOMB_X66_Y29_N16
\RAM|Mux1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~45_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux1~44_combout\ & ((\RAM|s_memory[79][6]~q\))) # (!\RAM|Mux1~44_combout\ & (\RAM|s_memory[75][6]~q\)))) # (!\Counter|s_count\(3) & (((\RAM|Mux1~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[75][6]~q\,
	datac => \RAM|s_memory[79][6]~q\,
	datad => \RAM|Mux1~44_combout\,
	combout => \RAM|Mux1~45_combout\);

-- Location: LCCOMB_X72_Y24_N4
\RAM|s_memory[11][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[11][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[11][6]~feeder_combout\);

-- Location: FF_X72_Y24_N5
\RAM|s_memory[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[11][6]~feeder_combout\,
	ena => \RAM|s_memory[11][2]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[11][6]~q\);

-- Location: FF_X70_Y26_N1
\RAM|s_memory[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[15][2]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[15][6]~q\);

-- Location: FF_X73_Y24_N13
\RAM|s_memory[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[3][5]~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[3][6]~q\);

-- Location: LCCOMB_X72_Y22_N4
\RAM|s_memory[7][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[7][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[7][6]~feeder_combout\);

-- Location: FF_X72_Y22_N5
\RAM|s_memory[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[7][6]~feeder_combout\,
	ena => \RAM|s_memory[7][5]~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[7][6]~q\);

-- Location: LCCOMB_X73_Y24_N12
\RAM|Mux1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~46_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(2))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(2) & ((\RAM|s_memory[7][6]~q\))) # (!\Counter|s_count\(2) & (\RAM|s_memory[3][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[3][6]~q\,
	datad => \RAM|s_memory[7][6]~q\,
	combout => \RAM|Mux1~46_combout\);

-- Location: LCCOMB_X70_Y26_N0
\RAM|Mux1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~47_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux1~46_combout\ & ((\RAM|s_memory[15][6]~q\))) # (!\RAM|Mux1~46_combout\ & (\RAM|s_memory[11][6]~q\)))) # (!\Counter|s_count\(3) & (((\RAM|Mux1~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[11][6]~q\,
	datac => \RAM|s_memory[15][6]~q\,
	datad => \RAM|Mux1~46_combout\,
	combout => \RAM|Mux1~47_combout\);

-- Location: LCCOMB_X70_Y27_N18
\RAM|Mux1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~48_combout\ = (\Counter|s_count\(5) & (\Counter|s_count\(6))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(6) & (\RAM|Mux1~45_combout\)) # (!\Counter|s_count\(6) & ((\RAM|Mux1~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(6),
	datac => \RAM|Mux1~45_combout\,
	datad => \RAM|Mux1~47_combout\,
	combout => \RAM|Mux1~48_combout\);

-- Location: LCCOMB_X70_Y27_N20
\RAM|Mux1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~51_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux1~48_combout\ & ((\RAM|Mux1~50_combout\))) # (!\RAM|Mux1~48_combout\ & (\RAM|Mux1~43_combout\)))) # (!\Counter|s_count\(5) & (((\RAM|Mux1~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux1~43_combout\,
	datac => \RAM|Mux1~50_combout\,
	datad => \RAM|Mux1~48_combout\,
	combout => \RAM|Mux1~51_combout\);

-- Location: LCCOMB_X70_Y27_N24
\RAM|Mux1~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~83_combout\ = (\RAM|Mux1~72_combout\ & ((\RAM|Mux1~82_combout\) # ((!\Counter|s_count\(0))))) # (!\RAM|Mux1~72_combout\ & (((\Counter|s_count\(0) & \RAM|Mux1~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~82_combout\,
	datab => \RAM|Mux1~72_combout\,
	datac => \Counter|s_count\(0),
	datad => \RAM|Mux1~51_combout\,
	combout => \RAM|Mux1~83_combout\);

-- Location: LCCOMB_X70_Y31_N26
\RAM|Mux1~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~126_combout\ = (\Counter|s_count\(1) & ((\Counter|s_count\(7)) # ((\RAM|Mux1~83_combout\)))) # (!\Counter|s_count\(1) & (!\Counter|s_count\(7) & (\RAM|Mux1~125_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(7),
	datac => \RAM|Mux1~125_combout\,
	datad => \RAM|Mux1~83_combout\,
	combout => \RAM|Mux1~126_combout\);

-- Location: LCCOMB_X65_Y28_N0
\RAM|s_memory[203][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[203][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[203][6]~feeder_combout\);

-- Location: FF_X65_Y28_N1
\RAM|s_memory[203][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[203][6]~feeder_combout\,
	ena => \RAM|s_memory[203][4]~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[203][6]~q\);

-- Location: FF_X62_Y29_N25
\RAM|s_memory[195][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[195][5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[195][6]~q\);

-- Location: LCCOMB_X62_Y29_N24
\RAM|Mux1~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~127_combout\ = (\Counter|s_count\(3) & ((\RAM|s_memory[203][6]~q\) # ((\Counter|s_count\(2))))) # (!\Counter|s_count\(3) & (((\RAM|s_memory[195][6]~q\ & !\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[203][6]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[195][6]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux1~127_combout\);

-- Location: LCCOMB_X67_Y24_N12
\RAM|s_memory[199][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[199][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[199][6]~feeder_combout\);

-- Location: FF_X67_Y24_N13
\RAM|s_memory[199][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[199][6]~feeder_combout\,
	ena => \RAM|s_memory[199][5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[199][6]~q\);

-- Location: FF_X61_Y24_N3
\RAM|s_memory[207][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[207][0]~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[207][6]~q\);

-- Location: LCCOMB_X61_Y24_N2
\RAM|Mux1~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~128_combout\ = (\RAM|Mux1~127_combout\ & (((\RAM|s_memory[207][6]~q\) # (!\Counter|s_count\(2))))) # (!\RAM|Mux1~127_combout\ & (\RAM|s_memory[199][6]~q\ & ((\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~127_combout\,
	datab => \RAM|s_memory[199][6]~q\,
	datac => \RAM|s_memory[207][6]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux1~128_combout\);

-- Location: LCCOMB_X67_Y19_N0
\RAM|s_memory[215][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[215][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[215][6]~feeder_combout\);

-- Location: FF_X67_Y19_N1
\RAM|s_memory[215][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[215][6]~feeder_combout\,
	ena => \RAM|s_memory[215][2]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[215][6]~q\);

-- Location: LCCOMB_X63_Y28_N30
\RAM|s_memory[219][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[219][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[219][6]~feeder_combout\);

-- Location: FF_X63_Y28_N31
\RAM|s_memory[219][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[219][6]~feeder_combout\,
	ena => \RAM|s_memory[219][2]~254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[219][6]~q\);

-- Location: FF_X62_Y27_N1
\RAM|s_memory[211][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[211][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[211][6]~q\);

-- Location: LCCOMB_X62_Y27_N0
\RAM|Mux1~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~134_combout\ = (\Counter|s_count\(3) & ((\RAM|s_memory[219][6]~q\) # ((\Counter|s_count\(2))))) # (!\Counter|s_count\(3) & (((\RAM|s_memory[211][6]~q\ & !\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[219][6]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[211][6]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux1~134_combout\);

-- Location: FF_X63_Y28_N13
\RAM|s_memory[223][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[223][0]~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[223][6]~q\);

-- Location: LCCOMB_X63_Y28_N12
\RAM|Mux1~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~135_combout\ = (\RAM|Mux1~134_combout\ & (((\RAM|s_memory[223][6]~q\) # (!\Counter|s_count\(2))))) # (!\RAM|Mux1~134_combout\ & (\RAM|s_memory[215][6]~q\ & ((\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[215][6]~q\,
	datab => \RAM|Mux1~134_combout\,
	datac => \RAM|s_memory[223][6]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux1~135_combout\);

-- Location: FF_X59_Y29_N15
\RAM|s_memory[147][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[147][3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[147][6]~q\);

-- Location: LCCOMB_X59_Y24_N0
\RAM|s_memory[155][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[155][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[155][6]~feeder_combout\);

-- Location: FF_X59_Y24_N1
\RAM|s_memory[155][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[155][6]~feeder_combout\,
	ena => \RAM|s_memory[155][2]~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[155][6]~q\);

-- Location: LCCOMB_X59_Y29_N14
\RAM|Mux1~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~129_combout\ = (\Counter|s_count\(2) & (\Counter|s_count\(3))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(3) & ((\RAM|s_memory[155][6]~q\))) # (!\Counter|s_count\(3) & (\RAM|s_memory[147][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[147][6]~q\,
	datad => \RAM|s_memory[155][6]~q\,
	combout => \RAM|Mux1~129_combout\);

-- Location: FF_X59_Y26_N17
\RAM|s_memory[159][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[159][3]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[159][6]~q\);

-- Location: LCCOMB_X60_Y22_N4
\RAM|s_memory[151][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[151][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[151][6]~feeder_combout\);

-- Location: FF_X60_Y22_N5
\RAM|s_memory[151][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[151][6]~feeder_combout\,
	ena => \RAM|s_memory[151][4]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[151][6]~q\);

-- Location: LCCOMB_X59_Y26_N16
\RAM|Mux1~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~130_combout\ = (\RAM|Mux1~129_combout\ & (((\RAM|s_memory[159][6]~q\)) # (!\Counter|s_count\(2)))) # (!\RAM|Mux1~129_combout\ & (\Counter|s_count\(2) & ((\RAM|s_memory[151][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~129_combout\,
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[159][6]~q\,
	datad => \RAM|s_memory[151][6]~q\,
	combout => \RAM|Mux1~130_combout\);

-- Location: LCCOMB_X60_Y25_N20
\RAM|s_memory[139][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[139][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[139][6]~feeder_combout\);

-- Location: FF_X60_Y25_N21
\RAM|s_memory[139][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[139][6]~feeder_combout\,
	ena => \RAM|s_memory[139][3]~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[139][6]~q\);

-- Location: FF_X62_Y29_N19
\RAM|s_memory[131][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[131][4]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[131][6]~q\);

-- Location: LCCOMB_X62_Y29_N18
\RAM|Mux1~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~131_combout\ = (\Counter|s_count\(3) & ((\RAM|s_memory[139][6]~q\) # ((\Counter|s_count\(2))))) # (!\Counter|s_count\(3) & (((\RAM|s_memory[131][6]~q\ & !\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[139][6]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[131][6]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux1~131_combout\);

-- Location: FF_X61_Y26_N25
\RAM|s_memory[143][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[143][5]~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[143][6]~q\);

-- Location: LCCOMB_X66_Y22_N16
\RAM|s_memory[135][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[135][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[135][6]~feeder_combout\);

-- Location: FF_X66_Y22_N17
\RAM|s_memory[135][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[135][6]~feeder_combout\,
	ena => \RAM|s_memory[135][7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[135][6]~q\);

-- Location: LCCOMB_X61_Y26_N24
\RAM|Mux1~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~132_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux1~131_combout\ & (\RAM|s_memory[143][6]~q\)) # (!\RAM|Mux1~131_combout\ & ((\RAM|s_memory[135][6]~q\))))) # (!\Counter|s_count\(2) & (\RAM|Mux1~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|Mux1~131_combout\,
	datac => \RAM|s_memory[143][6]~q\,
	datad => \RAM|s_memory[135][6]~q\,
	combout => \RAM|Mux1~132_combout\);

-- Location: LCCOMB_X60_Y28_N12
\RAM|Mux1~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~133_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(4) & (\RAM|Mux1~130_combout\)) # (!\Counter|s_count\(4) & ((\RAM|Mux1~132_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~130_combout\,
	datab => \RAM|Mux1~132_combout\,
	datac => \Counter|s_count\(6),
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux1~133_combout\);

-- Location: LCCOMB_X61_Y28_N4
\RAM|Mux1~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~136_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux1~133_combout\ & ((\RAM|Mux1~135_combout\))) # (!\RAM|Mux1~133_combout\ & (\RAM|Mux1~128_combout\)))) # (!\Counter|s_count\(6) & (((\RAM|Mux1~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux1~128_combout\,
	datac => \RAM|Mux1~135_combout\,
	datad => \RAM|Mux1~133_combout\,
	combout => \RAM|Mux1~136_combout\);

-- Location: FF_X66_Y26_N17
\RAM|s_memory[255][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ArithmeticUnit|Add1~17_combout\,
	ena => \RAM|s_memory[255][4]~255_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[255][6]~q\);

-- Location: FF_X70_Y21_N13
\RAM|s_memory[247][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[247][2]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[247][6]~q\);

-- Location: FF_X66_Y26_N7
\RAM|s_memory[251][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[251][1]~253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[251][6]~q\);

-- Location: FF_X62_Y27_N27
\RAM|s_memory[243][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[243][1]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[243][6]~q\);

-- Location: LCCOMB_X62_Y27_N26
\RAM|Mux1~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~165_combout\ = (\Counter|s_count\(3) & ((\RAM|s_memory[251][6]~q\) # ((\Counter|s_count\(2))))) # (!\Counter|s_count\(3) & (((\RAM|s_memory[243][6]~q\ & !\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[251][6]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[243][6]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux1~165_combout\);

-- Location: LCCOMB_X70_Y21_N12
\RAM|Mux1~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~166_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux1~165_combout\ & (\RAM|s_memory[255][6]~q\)) # (!\RAM|Mux1~165_combout\ & ((\RAM|s_memory[247][6]~q\))))) # (!\Counter|s_count\(2) & (((\RAM|Mux1~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[255][6]~q\,
	datac => \RAM|s_memory[247][6]~q\,
	datad => \RAM|Mux1~165_combout\,
	combout => \RAM|Mux1~166_combout\);

-- Location: LCCOMB_X62_Y20_N18
\RAM|s_memory[231][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[231][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[231][6]~feeder_combout\);

-- Location: FF_X62_Y20_N19
\RAM|s_memory[231][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[231][6]~feeder_combout\,
	ena => \RAM|s_memory[231][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[231][6]~q\);

-- Location: FF_X63_Y23_N1
\RAM|s_memory[239][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[239][6]~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[239][6]~q\);

-- Location: LCCOMB_X63_Y24_N18
\RAM|s_memory[235][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[235][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[235][6]~feeder_combout\);

-- Location: FF_X63_Y24_N19
\RAM|s_memory[235][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[235][6]~feeder_combout\,
	ena => \RAM|s_memory[235][0]~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[235][6]~q\);

-- Location: FF_X62_Y25_N29
\RAM|s_memory[227][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[227][7]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[227][6]~q\);

-- Location: LCCOMB_X62_Y25_N28
\RAM|Mux1~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~158_combout\ = (\Counter|s_count\(3) & ((\RAM|s_memory[235][6]~q\) # ((\Counter|s_count\(2))))) # (!\Counter|s_count\(3) & (((\RAM|s_memory[227][6]~q\ & !\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[235][6]~q\,
	datac => \RAM|s_memory[227][6]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux1~158_combout\);

-- Location: LCCOMB_X63_Y23_N0
\RAM|Mux1~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~159_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux1~158_combout\ & ((\RAM|s_memory[239][6]~q\))) # (!\RAM|Mux1~158_combout\ & (\RAM|s_memory[231][6]~q\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux1~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[231][6]~q\,
	datac => \RAM|s_memory[239][6]~q\,
	datad => \RAM|Mux1~158_combout\,
	combout => \RAM|Mux1~159_combout\);

-- Location: FF_X61_Y25_N31
\RAM|s_memory[179][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[179][2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[179][6]~q\);

-- Location: LCCOMB_X66_Y27_N0
\RAM|s_memory[187][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[187][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[187][6]~feeder_combout\);

-- Location: FF_X66_Y27_N1
\RAM|s_memory[187][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[187][6]~feeder_combout\,
	ena => \RAM|s_memory[187][2]~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[187][6]~q\);

-- Location: LCCOMB_X61_Y25_N30
\RAM|Mux1~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~160_combout\ = (\Counter|s_count\(3) & ((\Counter|s_count\(2)) # ((\RAM|s_memory[187][6]~q\)))) # (!\Counter|s_count\(3) & (!\Counter|s_count\(2) & (\RAM|s_memory[179][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[179][6]~q\,
	datad => \RAM|s_memory[187][6]~q\,
	combout => \RAM|Mux1~160_combout\);

-- Location: FF_X59_Y26_N27
\RAM|s_memory[191][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[191][4]~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[191][6]~q\);

-- Location: LCCOMB_X68_Y21_N0
\RAM|s_memory[183][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[183][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[183][6]~feeder_combout\);

-- Location: FF_X68_Y21_N1
\RAM|s_memory[183][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[183][6]~feeder_combout\,
	ena => \RAM|s_memory[183][2]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[183][6]~q\);

-- Location: LCCOMB_X59_Y26_N26
\RAM|Mux1~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~161_combout\ = (\RAM|Mux1~160_combout\ & (((\RAM|s_memory[191][6]~q\)) # (!\Counter|s_count\(2)))) # (!\RAM|Mux1~160_combout\ & (\Counter|s_count\(2) & ((\RAM|s_memory[183][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~160_combout\,
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[191][6]~q\,
	datad => \RAM|s_memory[183][6]~q\,
	combout => \RAM|Mux1~161_combout\);

-- Location: LCCOMB_X60_Y25_N10
\RAM|s_memory[171][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[171][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[171][6]~feeder_combout\);

-- Location: FF_X60_Y25_N11
\RAM|s_memory[171][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[171][6]~feeder_combout\,
	ena => \RAM|s_memory[171][4]~249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[171][6]~q\);

-- Location: FF_X62_Y25_N23
\RAM|s_memory[163][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[163][2]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[163][6]~q\);

-- Location: LCCOMB_X62_Y25_N22
\RAM|Mux1~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~162_combout\ = (\Counter|s_count\(3) & ((\RAM|s_memory[171][6]~q\) # ((\Counter|s_count\(2))))) # (!\Counter|s_count\(3) & (((\RAM|s_memory[163][6]~q\ & !\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[171][6]~q\,
	datac => \RAM|s_memory[163][6]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux1~162_combout\);

-- Location: FF_X61_Y26_N3
\RAM|s_memory[175][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[175][7]~251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[175][6]~q\);

-- Location: LCCOMB_X68_Y20_N26
\RAM|s_memory[167][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[167][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[167][6]~feeder_combout\);

-- Location: FF_X68_Y20_N27
\RAM|s_memory[167][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[167][6]~feeder_combout\,
	ena => \RAM|s_memory[167][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[167][6]~q\);

-- Location: LCCOMB_X61_Y26_N2
\RAM|Mux1~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~163_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux1~162_combout\ & (\RAM|s_memory[175][6]~q\)) # (!\RAM|Mux1~162_combout\ & ((\RAM|s_memory[167][6]~q\))))) # (!\Counter|s_count\(2) & (\RAM|Mux1~162_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|Mux1~162_combout\,
	datac => \RAM|s_memory[175][6]~q\,
	datad => \RAM|s_memory[167][6]~q\,
	combout => \RAM|Mux1~163_combout\);

-- Location: LCCOMB_X60_Y28_N14
\RAM|Mux1~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~164_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(4) & (\RAM|Mux1~161_combout\)) # (!\Counter|s_count\(4) & ((\RAM|Mux1~163_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~161_combout\,
	datab => \RAM|Mux1~163_combout\,
	datac => \Counter|s_count\(6),
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux1~164_combout\);

-- Location: LCCOMB_X61_Y28_N22
\RAM|Mux1~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~167_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux1~164_combout\ & (\RAM|Mux1~166_combout\)) # (!\RAM|Mux1~164_combout\ & ((\RAM|Mux1~159_combout\))))) # (!\Counter|s_count\(6) & (((\RAM|Mux1~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~166_combout\,
	datab => \RAM|Mux1~159_combout\,
	datac => \Counter|s_count\(6),
	datad => \RAM|Mux1~164_combout\,
	combout => \RAM|Mux1~167_combout\);

-- Location: LCCOMB_X65_Y21_N2
\RAM|s_memory[246][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[246][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[246][6]~feeder_combout\);

-- Location: FF_X65_Y21_N3
\RAM|s_memory[246][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[246][6]~feeder_combout\,
	ena => \RAM|s_memory[246][7]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[246][6]~q\);

-- Location: LCCOMB_X66_Y31_N26
\RAM|s_memory[250][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[250][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[250][6]~feeder_combout\);

-- Location: FF_X66_Y31_N27
\RAM|s_memory[250][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[250][6]~feeder_combout\,
	ena => \RAM|s_memory[250][1]~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[250][6]~q\);

-- Location: FF_X65_Y31_N13
\RAM|s_memory[242][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[242][4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[242][6]~q\);

-- Location: LCCOMB_X65_Y31_N12
\RAM|Mux1~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~144_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(3) & (\RAM|s_memory[250][6]~q\)) # (!\Counter|s_count\(3) & ((\RAM|s_memory[242][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[250][6]~q\,
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[242][6]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux1~144_combout\);

-- Location: FF_X61_Y27_N15
\RAM|s_memory[254][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[254][6]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[254][6]~q\);

-- Location: LCCOMB_X61_Y27_N14
\RAM|Mux1~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~145_combout\ = (\RAM|Mux1~144_combout\ & (((\RAM|s_memory[254][6]~q\) # (!\Counter|s_count\(2))))) # (!\RAM|Mux1~144_combout\ & (\RAM|s_memory[246][6]~q\ & ((\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[246][6]~q\,
	datab => \RAM|Mux1~144_combout\,
	datac => \RAM|s_memory[254][6]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux1~145_combout\);

-- Location: LCCOMB_X66_Y20_N8
\RAM|s_memory[230][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[230][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[230][6]~feeder_combout\);

-- Location: FF_X66_Y20_N9
\RAM|s_memory[230][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[230][6]~feeder_combout\,
	ena => \RAM|s_memory[230][2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[230][6]~q\);

-- Location: FF_X66_Y25_N9
\RAM|s_memory[226][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[226][3]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[226][6]~q\);

-- Location: LCCOMB_X68_Y27_N16
\RAM|s_memory[234][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[234][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[234][6]~feeder_combout\);

-- Location: FF_X68_Y27_N17
\RAM|s_memory[234][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[234][6]~feeder_combout\,
	ena => \RAM|s_memory[234][1]~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[234][6]~q\);

-- Location: LCCOMB_X66_Y25_N8
\RAM|Mux1~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~137_combout\ = (\Counter|s_count\(3) & ((\Counter|s_count\(2)) # ((\RAM|s_memory[234][6]~q\)))) # (!\Counter|s_count\(3) & (!\Counter|s_count\(2) & (\RAM|s_memory[226][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[226][6]~q\,
	datad => \RAM|s_memory[234][6]~q\,
	combout => \RAM|Mux1~137_combout\);

-- Location: FF_X61_Y27_N25
\RAM|s_memory[238][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[238][4]~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[238][6]~q\);

-- Location: LCCOMB_X61_Y27_N24
\RAM|Mux1~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~138_combout\ = (\RAM|Mux1~137_combout\ & (((\RAM|s_memory[238][6]~q\) # (!\Counter|s_count\(2))))) # (!\RAM|Mux1~137_combout\ & (\RAM|s_memory[230][6]~q\ & ((\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[230][6]~q\,
	datab => \RAM|Mux1~137_combout\,
	datac => \RAM|s_memory[238][6]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux1~138_combout\);

-- Location: LCCOMB_X65_Y21_N28
\RAM|s_memory[182][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[182][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[182][6]~feeder_combout\);

-- Location: FF_X65_Y21_N29
\RAM|s_memory[182][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[182][6]~feeder_combout\,
	ena => \RAM|s_memory[182][2]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[182][6]~q\);

-- Location: FF_X62_Y26_N9
\RAM|s_memory[178][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[178][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[178][6]~q\);

-- Location: LCCOMB_X60_Y27_N22
\RAM|s_memory[186][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[186][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[186][6]~feeder_combout\);

-- Location: FF_X60_Y27_N23
\RAM|s_memory[186][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[186][6]~feeder_combout\,
	ena => \RAM|s_memory[186][2]~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[186][6]~q\);

-- Location: LCCOMB_X62_Y26_N8
\RAM|Mux1~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~139_combout\ = (\Counter|s_count\(2) & (\Counter|s_count\(3))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(3) & ((\RAM|s_memory[186][6]~q\))) # (!\Counter|s_count\(3) & (\RAM|s_memory[178][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[178][6]~q\,
	datad => \RAM|s_memory[186][6]~q\,
	combout => \RAM|Mux1~139_combout\);

-- Location: FF_X65_Y24_N9
\RAM|s_memory[190][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[190][3]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[190][6]~q\);

-- Location: LCCOMB_X65_Y24_N8
\RAM|Mux1~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~140_combout\ = (\RAM|Mux1~139_combout\ & (((\RAM|s_memory[190][6]~q\) # (!\Counter|s_count\(2))))) # (!\RAM|Mux1~139_combout\ & (\RAM|s_memory[182][6]~q\ & ((\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[182][6]~q\,
	datab => \RAM|Mux1~139_combout\,
	datac => \RAM|s_memory[190][6]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux1~140_combout\);

-- Location: LCCOMB_X68_Y20_N24
\RAM|s_memory[166][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[166][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[166][6]~feeder_combout\);

-- Location: FF_X68_Y20_N25
\RAM|s_memory[166][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[166][6]~feeder_combout\,
	ena => \RAM|s_memory[166][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[166][6]~q\);

-- Location: FF_X65_Y24_N7
\RAM|s_memory[174][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[174][1]~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[174][6]~q\);

-- Location: LCCOMB_X68_Y27_N14
\RAM|s_memory[170][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[170][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[170][6]~feeder_combout\);

-- Location: FF_X68_Y27_N15
\RAM|s_memory[170][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[170][6]~feeder_combout\,
	ena => \RAM|s_memory[170][0]~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[170][6]~q\);

-- Location: FF_X63_Y25_N31
\RAM|s_memory[162][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[162][2]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[162][6]~q\);

-- Location: LCCOMB_X63_Y25_N30
\RAM|Mux1~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~141_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(3) & (\RAM|s_memory[170][6]~q\)) # (!\Counter|s_count\(3) & ((\RAM|s_memory[162][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[170][6]~q\,
	datac => \RAM|s_memory[162][6]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux1~141_combout\);

-- Location: LCCOMB_X65_Y24_N6
\RAM|Mux1~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~142_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux1~141_combout\ & ((\RAM|s_memory[174][6]~q\))) # (!\RAM|Mux1~141_combout\ & (\RAM|s_memory[166][6]~q\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux1~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[166][6]~q\,
	datac => \RAM|s_memory[174][6]~q\,
	datad => \RAM|Mux1~141_combout\,
	combout => \RAM|Mux1~142_combout\);

-- Location: LCCOMB_X61_Y28_N18
\RAM|Mux1~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~143_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux1~140_combout\) # ((\Counter|s_count\(6))))) # (!\Counter|s_count\(4) & (((!\Counter|s_count\(6) & \RAM|Mux1~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|Mux1~140_combout\,
	datac => \Counter|s_count\(6),
	datad => \RAM|Mux1~142_combout\,
	combout => \RAM|Mux1~143_combout\);

-- Location: LCCOMB_X61_Y28_N8
\RAM|Mux1~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~146_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux1~143_combout\ & (\RAM|Mux1~145_combout\)) # (!\RAM|Mux1~143_combout\ & ((\RAM|Mux1~138_combout\))))) # (!\Counter|s_count\(6) & (((\RAM|Mux1~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~145_combout\,
	datab => \RAM|Mux1~138_combout\,
	datac => \Counter|s_count\(6),
	datad => \RAM|Mux1~143_combout\,
	combout => \RAM|Mux1~146_combout\);

-- Location: LCCOMB_X67_Y24_N10
\RAM|s_memory[198][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[198][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[198][6]~feeder_combout\);

-- Location: FF_X67_Y24_N11
\RAM|s_memory[198][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[198][6]~feeder_combout\,
	ena => \RAM|s_memory[198][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[198][6]~q\);

-- Location: LCCOMB_X66_Y30_N4
\RAM|s_memory[202][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[202][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[202][6]~feeder_combout\);

-- Location: FF_X66_Y30_N5
\RAM|s_memory[202][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[202][6]~feeder_combout\,
	ena => \RAM|s_memory[202][2]~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[202][6]~q\);

-- Location: FF_X63_Y29_N17
\RAM|s_memory[194][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[194][3]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[194][6]~q\);

-- Location: LCCOMB_X63_Y29_N16
\RAM|Mux1~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~147_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(3) & (\RAM|s_memory[202][6]~q\)) # (!\Counter|s_count\(3) & ((\RAM|s_memory[194][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[202][6]~q\,
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[194][6]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux1~147_combout\);

-- Location: FF_X61_Y28_N31
\RAM|s_memory[206][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[206][0]~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[206][6]~q\);

-- Location: LCCOMB_X61_Y28_N30
\RAM|Mux1~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~148_combout\ = (\RAM|Mux1~147_combout\ & (((\RAM|s_memory[206][6]~q\) # (!\Counter|s_count\(2))))) # (!\RAM|Mux1~147_combout\ & (\RAM|s_memory[198][6]~q\ & ((\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[198][6]~q\,
	datab => \RAM|Mux1~147_combout\,
	datac => \RAM|s_memory[206][6]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux1~148_combout\);

-- Location: LCCOMB_X68_Y22_N6
\RAM|s_memory[214][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[214][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[214][6]~feeder_combout\);

-- Location: FF_X68_Y22_N7
\RAM|s_memory[214][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[214][6]~feeder_combout\,
	ena => \RAM|s_memory[214][4]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[214][6]~q\);

-- Location: FF_X61_Y28_N17
\RAM|s_memory[222][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[222][0]~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[222][6]~q\);

-- Location: FF_X65_Y31_N23
\RAM|s_memory[210][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[210][1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[210][6]~q\);

-- Location: LCCOMB_X66_Y30_N10
\RAM|s_memory[218][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[218][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[218][6]~feeder_combout\);

-- Location: FF_X66_Y30_N11
\RAM|s_memory[218][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[218][6]~feeder_combout\,
	ena => \RAM|s_memory[218][2]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[218][6]~q\);

-- Location: LCCOMB_X65_Y31_N22
\RAM|Mux1~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~154_combout\ = (\Counter|s_count\(3) & ((\Counter|s_count\(2)) # ((\RAM|s_memory[218][6]~q\)))) # (!\Counter|s_count\(3) & (!\Counter|s_count\(2) & (\RAM|s_memory[210][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[210][6]~q\,
	datad => \RAM|s_memory[218][6]~q\,
	combout => \RAM|Mux1~154_combout\);

-- Location: LCCOMB_X61_Y28_N16
\RAM|Mux1~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~155_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux1~154_combout\ & ((\RAM|s_memory[222][6]~q\))) # (!\RAM|Mux1~154_combout\ & (\RAM|s_memory[214][6]~q\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux1~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[214][6]~q\,
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[222][6]~q\,
	datad => \RAM|Mux1~154_combout\,
	combout => \RAM|Mux1~155_combout\);

-- Location: LCCOMB_X66_Y28_N16
\RAM|s_memory[134][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[134][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[134][6]~feeder_combout\);

-- Location: FF_X66_Y28_N17
\RAM|s_memory[134][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[134][6]~feeder_combout\,
	ena => \RAM|s_memory[134][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[134][6]~q\);

-- Location: FF_X62_Y28_N31
\RAM|s_memory[142][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[142][6]~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[142][6]~q\);

-- Location: LCCOMB_X62_Y30_N6
\RAM|s_memory[138][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[138][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[138][6]~feeder_combout\);

-- Location: FF_X62_Y30_N7
\RAM|s_memory[138][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[138][6]~feeder_combout\,
	ena => \RAM|s_memory[138][0]~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[138][6]~q\);

-- Location: FF_X63_Y29_N23
\RAM|s_memory[130][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[130][4]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[130][6]~q\);

-- Location: LCCOMB_X63_Y29_N22
\RAM|Mux1~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~151_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(3) & (\RAM|s_memory[138][6]~q\)) # (!\Counter|s_count\(3) & ((\RAM|s_memory[130][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[138][6]~q\,
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[130][6]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux1~151_combout\);

-- Location: LCCOMB_X62_Y28_N30
\RAM|Mux1~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~152_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux1~151_combout\ & ((\RAM|s_memory[142][6]~q\))) # (!\RAM|Mux1~151_combout\ & (\RAM|s_memory[134][6]~q\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux1~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[134][6]~q\,
	datac => \RAM|s_memory[142][6]~q\,
	datad => \RAM|Mux1~151_combout\,
	combout => \RAM|Mux1~152_combout\);

-- Location: LCCOMB_X68_Y22_N20
\RAM|s_memory[150][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[150][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[150][6]~feeder_combout\);

-- Location: FF_X68_Y22_N21
\RAM|s_memory[150][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[150][6]~feeder_combout\,
	ena => \RAM|s_memory[150][4]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[150][6]~q\);

-- Location: FF_X62_Y28_N17
\RAM|s_memory[158][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[158][7]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[158][6]~q\);

-- Location: FF_X62_Y26_N19
\RAM|s_memory[146][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~17_combout\,
	sload => VCC,
	ena => \RAM|s_memory[146][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[146][6]~q\);

-- Location: LCCOMB_X62_Y30_N16
\RAM|s_memory[154][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[154][6]~feeder_combout\ = \ArithmeticUnit|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~17_combout\,
	combout => \RAM|s_memory[154][6]~feeder_combout\);

-- Location: FF_X62_Y30_N17
\RAM|s_memory[154][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[154][6]~feeder_combout\,
	ena => \RAM|s_memory[154][3]~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[154][6]~q\);

-- Location: LCCOMB_X62_Y26_N18
\RAM|Mux1~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~149_combout\ = (\Counter|s_count\(2) & (\Counter|s_count\(3))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(3) & ((\RAM|s_memory[154][6]~q\))) # (!\Counter|s_count\(3) & (\RAM|s_memory[146][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[146][6]~q\,
	datad => \RAM|s_memory[154][6]~q\,
	combout => \RAM|Mux1~149_combout\);

-- Location: LCCOMB_X62_Y28_N16
\RAM|Mux1~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~150_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux1~149_combout\ & ((\RAM|s_memory[158][6]~q\))) # (!\RAM|Mux1~149_combout\ & (\RAM|s_memory[150][6]~q\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux1~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[150][6]~q\,
	datac => \RAM|s_memory[158][6]~q\,
	datad => \RAM|Mux1~149_combout\,
	combout => \RAM|Mux1~150_combout\);

-- Location: LCCOMB_X62_Y28_N24
\RAM|Mux1~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~153_combout\ = (\Counter|s_count\(6) & (\Counter|s_count\(4))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(4) & ((\RAM|Mux1~150_combout\))) # (!\Counter|s_count\(4) & (\RAM|Mux1~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(4),
	datac => \RAM|Mux1~152_combout\,
	datad => \RAM|Mux1~150_combout\,
	combout => \RAM|Mux1~153_combout\);

-- Location: LCCOMB_X61_Y28_N6
\RAM|Mux1~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~156_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux1~153_combout\ & ((\RAM|Mux1~155_combout\))) # (!\RAM|Mux1~153_combout\ & (\RAM|Mux1~148_combout\)))) # (!\Counter|s_count\(6) & (((\RAM|Mux1~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~148_combout\,
	datab => \RAM|Mux1~155_combout\,
	datac => \Counter|s_count\(6),
	datad => \RAM|Mux1~153_combout\,
	combout => \RAM|Mux1~156_combout\);

-- Location: LCCOMB_X61_Y28_N0
\RAM|Mux1~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~157_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux1~146_combout\) # ((\Counter|s_count\(0))))) # (!\Counter|s_count\(5) & (((\RAM|Mux1~156_combout\ & !\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux1~146_combout\,
	datac => \RAM|Mux1~156_combout\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux1~157_combout\);

-- Location: LCCOMB_X61_Y28_N12
\RAM|Mux1~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~168_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux1~157_combout\ & ((\RAM|Mux1~167_combout\))) # (!\RAM|Mux1~157_combout\ & (\RAM|Mux1~136_combout\)))) # (!\Counter|s_count\(0) & (((\RAM|Mux1~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|Mux1~136_combout\,
	datac => \RAM|Mux1~167_combout\,
	datad => \RAM|Mux1~157_combout\,
	combout => \RAM|Mux1~168_combout\);

-- Location: LCCOMB_X60_Y28_N28
\RAM|Mux1~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux1~169_combout\ = (\RAM|Mux1~126_combout\ & (((\RAM|Mux1~168_combout\) # (!\Counter|s_count\(7))))) # (!\RAM|Mux1~126_combout\ & (\RAM|Mux1~41_combout\ & ((\Counter|s_count\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux1~41_combout\,
	datab => \RAM|Mux1~126_combout\,
	datac => \RAM|Mux1~168_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|Mux1~169_combout\);

-- Location: LCCOMB_X68_Y26_N12
\ArithmeticUnit|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ArithmeticUnit|Add1~20_combout\ = (\KEY[1]~input_o\ & \ArithmeticUnit|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[1]~input_o\,
	datad => \ArithmeticUnit|Add1~6_combout\,
	combout => \ArithmeticUnit|Add1~20_combout\);

-- Location: LCCOMB_X68_Y22_N12
\RAM|s_memory[214][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[214][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[214][3]~feeder_combout\);

-- Location: FF_X68_Y22_N13
\RAM|s_memory[214][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[214][3]~feeder_combout\,
	ena => \RAM|s_memory[214][4]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[214][3]~q\);

-- Location: FF_X65_Y22_N3
\RAM|s_memory[212][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[212][5]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[212][3]~q\);

-- Location: LCCOMB_X65_Y22_N2
\RAM|Mux4~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~31_combout\ = (\Counter|s_count\(1) & ((\RAM|s_memory[214][3]~q\) # ((\Counter|s_count\(5))))) # (!\Counter|s_count\(1) & (((\RAM|s_memory[212][3]~q\ & !\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[214][3]~q\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[212][3]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux4~31_combout\);

-- Location: FF_X65_Y21_N5
\RAM|s_memory[246][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[246][7]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[246][3]~q\);

-- Location: LCCOMB_X65_Y25_N28
\RAM|s_memory[244][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[244][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[244][3]~feeder_combout\);

-- Location: FF_X65_Y25_N29
\RAM|s_memory[244][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[244][3]~feeder_combout\,
	ena => \RAM|s_memory[244][3]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[244][3]~q\);

-- Location: LCCOMB_X65_Y21_N4
\RAM|Mux4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~32_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux4~31_combout\ & (\RAM|s_memory[246][3]~q\)) # (!\RAM|Mux4~31_combout\ & ((\RAM|s_memory[244][3]~q\))))) # (!\Counter|s_count\(5) & (\RAM|Mux4~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux4~31_combout\,
	datac => \RAM|s_memory[246][3]~q\,
	datad => \RAM|s_memory[244][3]~q\,
	combout => \RAM|Mux4~32_combout\);

-- Location: LCCOMB_X58_Y28_N28
\RAM|s_memory[180][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[180][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[180][3]~feeder_combout\);

-- Location: FF_X58_Y28_N29
\RAM|s_memory[180][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[180][3]~feeder_combout\,
	ena => \RAM|s_memory[180][2]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[180][3]~q\);

-- Location: FF_X65_Y21_N23
\RAM|s_memory[182][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[182][2]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[182][3]~q\);

-- Location: LCCOMB_X68_Y22_N26
\RAM|s_memory[150][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[150][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[150][3]~feeder_combout\);

-- Location: FF_X68_Y22_N27
\RAM|s_memory[150][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[150][3]~feeder_combout\,
	ena => \RAM|s_memory[150][4]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[150][3]~q\);

-- Location: FF_X69_Y22_N13
\RAM|s_memory[148][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[148][7]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[148][3]~q\);

-- Location: LCCOMB_X69_Y22_N12
\RAM|Mux4~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~35_combout\ = (\Counter|s_count\(1) & ((\RAM|s_memory[150][3]~q\) # ((\Counter|s_count\(5))))) # (!\Counter|s_count\(1) & (((\RAM|s_memory[148][3]~q\ & !\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[150][3]~q\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[148][3]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux4~35_combout\);

-- Location: LCCOMB_X65_Y21_N22
\RAM|Mux4~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~36_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux4~35_combout\ & ((\RAM|s_memory[182][3]~q\))) # (!\RAM|Mux4~35_combout\ & (\RAM|s_memory[180][3]~q\)))) # (!\Counter|s_count\(5) & (((\RAM|Mux4~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|s_memory[180][3]~q\,
	datac => \RAM|s_memory[182][3]~q\,
	datad => \RAM|Mux4~35_combout\,
	combout => \RAM|Mux4~36_combout\);

-- Location: LCCOMB_X67_Y19_N14
\RAM|s_memory[151][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[151][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[151][3]~feeder_combout\);

-- Location: FF_X67_Y19_N15
\RAM|s_memory[151][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[151][3]~feeder_combout\,
	ena => \RAM|s_memory[151][4]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[151][3]~q\);

-- Location: FF_X59_Y22_N31
\RAM|s_memory[149][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[149][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[149][3]~q\);

-- Location: LCCOMB_X59_Y22_N30
\RAM|Mux4~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~33_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(1) & (\RAM|s_memory[151][3]~q\)) # (!\Counter|s_count\(1) & ((\RAM|s_memory[149][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|s_memory[151][3]~q\,
	datac => \RAM|s_memory[149][3]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux4~33_combout\);

-- Location: FF_X68_Y21_N15
\RAM|s_memory[183][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[183][2]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[183][3]~q\);

-- Location: LCCOMB_X67_Y21_N14
\RAM|s_memory[181][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[181][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[181][3]~feeder_combout\);

-- Location: FF_X67_Y21_N15
\RAM|s_memory[181][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[181][3]~feeder_combout\,
	ena => \RAM|s_memory[181][2]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[181][3]~q\);

-- Location: LCCOMB_X68_Y21_N14
\RAM|Mux4~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~34_combout\ = (\RAM|Mux4~33_combout\ & (((\RAM|s_memory[183][3]~q\)) # (!\Counter|s_count\(5)))) # (!\RAM|Mux4~33_combout\ & (\Counter|s_count\(5) & ((\RAM|s_memory[181][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~33_combout\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[183][3]~q\,
	datad => \RAM|s_memory[181][3]~q\,
	combout => \RAM|Mux4~34_combout\);

-- Location: LCCOMB_X65_Y21_N8
\RAM|Mux4~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~37_combout\ = (\Counter|s_count\(6) & (\Counter|s_count\(0))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(0) & ((\RAM|Mux4~34_combout\))) # (!\Counter|s_count\(0) & (\RAM|Mux4~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(0),
	datac => \RAM|Mux4~36_combout\,
	datad => \RAM|Mux4~34_combout\,
	combout => \RAM|Mux4~37_combout\);

-- Location: LCCOMB_X67_Y21_N16
\RAM|s_memory[245][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[245][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[245][3]~feeder_combout\);

-- Location: FF_X67_Y21_N17
\RAM|s_memory[245][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[245][3]~feeder_combout\,
	ena => \RAM|s_memory[245][5]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[245][3]~q\);

-- Location: FF_X68_Y21_N21
\RAM|s_memory[247][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[247][2]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[247][3]~q\);

-- Location: LCCOMB_X67_Y19_N8
\RAM|s_memory[215][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[215][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[215][3]~feeder_combout\);

-- Location: FF_X67_Y19_N9
\RAM|s_memory[215][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[215][3]~feeder_combout\,
	ena => \RAM|s_memory[215][2]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[215][3]~q\);

-- Location: FF_X67_Y22_N15
\RAM|s_memory[213][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[213][7]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[213][3]~q\);

-- Location: LCCOMB_X67_Y22_N14
\RAM|Mux4~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~38_combout\ = (\Counter|s_count\(1) & ((\RAM|s_memory[215][3]~q\) # ((\Counter|s_count\(5))))) # (!\Counter|s_count\(1) & (((\RAM|s_memory[213][3]~q\ & !\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[215][3]~q\,
	datac => \RAM|s_memory[213][3]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux4~38_combout\);

-- Location: LCCOMB_X68_Y21_N20
\RAM|Mux4~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~39_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux4~38_combout\ & ((\RAM|s_memory[247][3]~q\))) # (!\RAM|Mux4~38_combout\ & (\RAM|s_memory[245][3]~q\)))) # (!\Counter|s_count\(5) & (((\RAM|Mux4~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[245][3]~q\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[247][3]~q\,
	datad => \RAM|Mux4~38_combout\,
	combout => \RAM|Mux4~39_combout\);

-- Location: LCCOMB_X65_Y21_N10
\RAM|Mux4~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~40_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux4~37_combout\ & ((\RAM|Mux4~39_combout\))) # (!\RAM|Mux4~37_combout\ & (\RAM|Mux4~32_combout\)))) # (!\Counter|s_count\(6) & (((\RAM|Mux4~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux4~32_combout\,
	datac => \RAM|Mux4~37_combout\,
	datad => \RAM|Mux4~39_combout\,
	combout => \RAM|Mux4~40_combout\);

-- Location: FF_X62_Y22_N13
\RAM|s_memory[132][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[132][2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[132][3]~q\);

-- Location: LCCOMB_X66_Y22_N0
\RAM|s_memory[134][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[134][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[134][3]~feeder_combout\);

-- Location: FF_X66_Y22_N1
\RAM|s_memory[134][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[134][3]~feeder_combout\,
	ena => \RAM|s_memory[134][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[134][3]~q\);

-- Location: LCCOMB_X62_Y22_N12
\RAM|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~4_combout\ = (\Counter|s_count\(1) & ((\Counter|s_count\(5)) # ((\RAM|s_memory[134][3]~q\)))) # (!\Counter|s_count\(1) & (!\Counter|s_count\(5) & (\RAM|s_memory[132][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[132][3]~q\,
	datad => \RAM|s_memory[134][3]~q\,
	combout => \RAM|Mux4~4_combout\);

-- Location: FF_X68_Y20_N1
\RAM|s_memory[166][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[166][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[166][3]~q\);

-- Location: LCCOMB_X67_Y20_N14
\RAM|s_memory[164][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[164][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[164][3]~feeder_combout\);

-- Location: FF_X67_Y20_N15
\RAM|s_memory[164][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[164][3]~feeder_combout\,
	ena => \RAM|s_memory[164][2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[164][3]~q\);

-- Location: LCCOMB_X68_Y20_N0
\RAM|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~5_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux4~4_combout\ & (\RAM|s_memory[166][3]~q\)) # (!\RAM|Mux4~4_combout\ & ((\RAM|s_memory[164][3]~q\))))) # (!\Counter|s_count\(5) & (\RAM|Mux4~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux4~4_combout\,
	datac => \RAM|s_memory[166][3]~q\,
	datad => \RAM|s_memory[164][3]~q\,
	combout => \RAM|Mux4~5_combout\);

-- Location: FF_X63_Y22_N13
\RAM|s_memory[196][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[196][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[196][3]~q\);

-- Location: LCCOMB_X67_Y24_N0
\RAM|s_memory[198][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[198][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[198][3]~feeder_combout\);

-- Location: FF_X67_Y24_N1
\RAM|s_memory[198][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[198][3]~feeder_combout\,
	ena => \RAM|s_memory[198][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[198][3]~q\);

-- Location: LCCOMB_X63_Y22_N12
\RAM|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~2_combout\ = (\Counter|s_count\(1) & ((\Counter|s_count\(5)) # ((\RAM|s_memory[198][3]~q\)))) # (!\Counter|s_count\(1) & (!\Counter|s_count\(5) & (\RAM|s_memory[196][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[196][3]~q\,
	datad => \RAM|s_memory[198][3]~q\,
	combout => \RAM|Mux4~2_combout\);

-- Location: FF_X66_Y20_N21
\RAM|s_memory[230][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[230][2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[230][3]~q\);

-- Location: LCCOMB_X65_Y23_N28
\RAM|s_memory[228][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[228][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[228][3]~feeder_combout\);

-- Location: FF_X65_Y23_N29
\RAM|s_memory[228][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[228][3]~feeder_combout\,
	ena => \RAM|s_memory[228][1]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[228][3]~q\);

-- Location: LCCOMB_X66_Y20_N20
\RAM|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~3_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux4~2_combout\ & (\RAM|s_memory[230][3]~q\)) # (!\RAM|Mux4~2_combout\ & ((\RAM|s_memory[228][3]~q\))))) # (!\Counter|s_count\(5) & (\RAM|Mux4~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux4~2_combout\,
	datac => \RAM|s_memory[230][3]~q\,
	datad => \RAM|s_memory[228][3]~q\,
	combout => \RAM|Mux4~3_combout\);

-- Location: LCCOMB_X68_Y20_N2
\RAM|Mux4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~6_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(6) & ((\RAM|Mux4~3_combout\))) # (!\Counter|s_count\(6) & (\RAM|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|Mux4~5_combout\,
	datac => \RAM|Mux4~3_combout\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux4~6_combout\);

-- Location: FF_X62_Y22_N23
\RAM|s_memory[133][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[133][3]~q\);

-- Location: LCCOMB_X66_Y22_N10
\RAM|s_memory[135][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[135][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[135][3]~feeder_combout\);

-- Location: FF_X66_Y22_N11
\RAM|s_memory[135][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[135][3]~feeder_combout\,
	ena => \RAM|s_memory[135][7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[135][3]~q\);

-- Location: LCCOMB_X62_Y22_N22
\RAM|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~0_combout\ = (\Counter|s_count\(1) & ((\Counter|s_count\(5)) # ((\RAM|s_memory[135][3]~q\)))) # (!\Counter|s_count\(1) & (!\Counter|s_count\(5) & (\RAM|s_memory[133][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[133][3]~q\,
	datad => \RAM|s_memory[135][3]~q\,
	combout => \RAM|Mux4~0_combout\);

-- Location: FF_X68_Y20_N19
\RAM|s_memory[167][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[167][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[167][3]~q\);

-- Location: LCCOMB_X67_Y20_N28
\RAM|s_memory[165][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[165][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[165][3]~feeder_combout\);

-- Location: FF_X67_Y20_N29
\RAM|s_memory[165][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[165][3]~feeder_combout\,
	ena => \RAM|s_memory[165][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[165][3]~q\);

-- Location: LCCOMB_X68_Y20_N18
\RAM|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~1_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux4~0_combout\ & (\RAM|s_memory[167][3]~q\)) # (!\RAM|Mux4~0_combout\ & ((\RAM|s_memory[165][3]~q\))))) # (!\Counter|s_count\(5) & (\RAM|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux4~0_combout\,
	datac => \RAM|s_memory[167][3]~q\,
	datad => \RAM|s_memory[165][3]~q\,
	combout => \RAM|Mux4~1_combout\);

-- Location: LCCOMB_X65_Y23_N10
\RAM|s_memory[229][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[229][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[229][3]~feeder_combout\);

-- Location: FF_X65_Y23_N11
\RAM|s_memory[229][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[229][3]~feeder_combout\,
	ena => \RAM|s_memory[229][6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[229][3]~q\);

-- Location: FF_X62_Y20_N9
\RAM|s_memory[231][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[231][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[231][3]~q\);

-- Location: FF_X63_Y22_N19
\RAM|s_memory[197][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[197][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[197][3]~q\);

-- Location: LCCOMB_X67_Y24_N30
\RAM|s_memory[199][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[199][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[199][3]~feeder_combout\);

-- Location: FF_X67_Y24_N31
\RAM|s_memory[199][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[199][3]~feeder_combout\,
	ena => \RAM|s_memory[199][5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[199][3]~q\);

-- Location: LCCOMB_X63_Y22_N18
\RAM|Mux4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~7_combout\ = (\Counter|s_count\(1) & ((\Counter|s_count\(5)) # ((\RAM|s_memory[199][3]~q\)))) # (!\Counter|s_count\(1) & (!\Counter|s_count\(5) & (\RAM|s_memory[197][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[197][3]~q\,
	datad => \RAM|s_memory[199][3]~q\,
	combout => \RAM|Mux4~7_combout\);

-- Location: LCCOMB_X62_Y20_N8
\RAM|Mux4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~8_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux4~7_combout\ & ((\RAM|s_memory[231][3]~q\))) # (!\RAM|Mux4~7_combout\ & (\RAM|s_memory[229][3]~q\)))) # (!\Counter|s_count\(5) & (((\RAM|Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[229][3]~q\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[231][3]~q\,
	datad => \RAM|Mux4~7_combout\,
	combout => \RAM|Mux4~8_combout\);

-- Location: LCCOMB_X69_Y20_N14
\RAM|Mux4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~9_combout\ = (\RAM|Mux4~6_combout\ & (((\RAM|Mux4~8_combout\) # (!\Counter|s_count\(0))))) # (!\RAM|Mux4~6_combout\ & (\RAM|Mux4~1_combout\ & ((\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~6_combout\,
	datab => \RAM|Mux4~1_combout\,
	datac => \RAM|Mux4~8_combout\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux4~9_combout\);

-- Location: LCCOMB_X62_Y26_N6
\RAM|s_memory[178][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[178][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[178][3]~feeder_combout\);

-- Location: FF_X62_Y26_N7
\RAM|s_memory[178][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[178][3]~feeder_combout\,
	ena => \RAM|s_memory[178][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[178][3]~q\);

-- Location: FF_X58_Y26_N29
\RAM|s_memory[176][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[176][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[176][3]~q\);

-- Location: LCCOMB_X58_Y26_N28
\RAM|Mux4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~12_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(1) & (\RAM|s_memory[178][3]~q\)) # (!\Counter|s_count\(1) & ((\RAM|s_memory[176][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[178][3]~q\,
	datac => \RAM|s_memory[176][3]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux4~12_combout\);

-- Location: FF_X61_Y25_N3
\RAM|s_memory[179][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[179][2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[179][3]~q\);

-- Location: LCCOMB_X61_Y22_N2
\RAM|s_memory[177][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[177][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[177][3]~feeder_combout\);

-- Location: FF_X61_Y22_N3
\RAM|s_memory[177][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[177][3]~feeder_combout\,
	ena => \RAM|s_memory[177][7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[177][3]~q\);

-- Location: LCCOMB_X61_Y25_N2
\RAM|Mux4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~13_combout\ = (\RAM|Mux4~12_combout\ & (((\RAM|s_memory[179][3]~q\)) # (!\Counter|s_count\(0)))) # (!\RAM|Mux4~12_combout\ & (\Counter|s_count\(0) & ((\RAM|s_memory[177][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~12_combout\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[179][3]~q\,
	datad => \RAM|s_memory[177][3]~q\,
	combout => \RAM|Mux4~13_combout\);

-- Location: LCCOMB_X59_Y22_N8
\RAM|s_memory[145][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[145][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[145][3]~feeder_combout\);

-- Location: FF_X59_Y22_N9
\RAM|s_memory[145][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[145][3]~feeder_combout\,
	ena => \RAM|s_memory[145][3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[145][3]~q\);

-- Location: LCCOMB_X62_Y26_N16
\RAM|s_memory[146][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[146][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[146][3]~feeder_combout\);

-- Location: FF_X62_Y26_N17
\RAM|s_memory[146][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[146][3]~feeder_combout\,
	ena => \RAM|s_memory[146][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[146][3]~q\);

-- Location: FF_X58_Y26_N31
\RAM|s_memory[144][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[144][1]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[144][3]~q\);

-- Location: LCCOMB_X58_Y26_N30
\RAM|Mux4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~14_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(1) & (\RAM|s_memory[146][3]~q\)) # (!\Counter|s_count\(1) & ((\RAM|s_memory[144][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[146][3]~q\,
	datac => \RAM|s_memory[144][3]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux4~14_combout\);

-- Location: FF_X61_Y25_N5
\RAM|s_memory[147][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[147][3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[147][3]~q\);

-- Location: LCCOMB_X61_Y25_N4
\RAM|Mux4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~15_combout\ = (\RAM|Mux4~14_combout\ & (((\RAM|s_memory[147][3]~q\) # (!\Counter|s_count\(0))))) # (!\RAM|Mux4~14_combout\ & (\RAM|s_memory[145][3]~q\ & ((\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[145][3]~q\,
	datab => \RAM|Mux4~14_combout\,
	datac => \RAM|s_memory[147][3]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux4~15_combout\);

-- Location: LCCOMB_X61_Y25_N14
\RAM|Mux4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~16_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(5))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(5) & (\RAM|Mux4~13_combout\)) # (!\Counter|s_count\(5) & ((\RAM|Mux4~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux4~13_combout\,
	datac => \RAM|Mux4~15_combout\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux4~16_combout\);

-- Location: LCCOMB_X60_Y24_N6
\RAM|s_memory[241][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[241][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[241][3]~feeder_combout\);

-- Location: FF_X60_Y24_N7
\RAM|s_memory[241][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[241][3]~feeder_combout\,
	ena => \RAM|s_memory[241][2]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[241][3]~q\);

-- Location: FF_X62_Y21_N19
\RAM|s_memory[243][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[243][1]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[243][3]~q\);

-- Location: LCCOMB_X65_Y31_N24
\RAM|s_memory[242][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[242][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[242][3]~feeder_combout\);

-- Location: FF_X65_Y31_N25
\RAM|s_memory[242][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[242][3]~feeder_combout\,
	ena => \RAM|s_memory[242][4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[242][3]~q\);

-- Location: FF_X65_Y29_N23
\RAM|s_memory[240][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[240][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[240][3]~q\);

-- Location: LCCOMB_X65_Y29_N22
\RAM|Mux4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~17_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(1) & (\RAM|s_memory[242][3]~q\)) # (!\Counter|s_count\(1) & ((\RAM|s_memory[240][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[242][3]~q\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[240][3]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux4~17_combout\);

-- Location: LCCOMB_X62_Y21_N18
\RAM|Mux4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~18_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux4~17_combout\ & ((\RAM|s_memory[243][3]~q\))) # (!\RAM|Mux4~17_combout\ & (\RAM|s_memory[241][3]~q\)))) # (!\Counter|s_count\(0) & (((\RAM|Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[241][3]~q\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[243][3]~q\,
	datad => \RAM|Mux4~17_combout\,
	combout => \RAM|Mux4~18_combout\);

-- Location: LCCOMB_X65_Y32_N30
\RAM|s_memory[209][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[209][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[209][3]~feeder_combout\);

-- Location: FF_X65_Y32_N31
\RAM|s_memory[209][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[209][3]~feeder_combout\,
	ena => \RAM|s_memory[209][3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[209][3]~q\);

-- Location: FF_X62_Y27_N21
\RAM|s_memory[211][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[211][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[211][3]~q\);

-- Location: FF_X65_Y29_N5
\RAM|s_memory[208][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[208][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[208][3]~q\);

-- Location: LCCOMB_X65_Y31_N18
\RAM|s_memory[210][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[210][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[210][3]~feeder_combout\);

-- Location: FF_X65_Y31_N19
\RAM|s_memory[210][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[210][3]~feeder_combout\,
	ena => \RAM|s_memory[210][1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[210][3]~q\);

-- Location: LCCOMB_X65_Y29_N4
\RAM|Mux4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~10_combout\ = (\Counter|s_count\(1) & ((\Counter|s_count\(0)) # ((\RAM|s_memory[210][3]~q\)))) # (!\Counter|s_count\(1) & (!\Counter|s_count\(0) & (\RAM|s_memory[208][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[208][3]~q\,
	datad => \RAM|s_memory[210][3]~q\,
	combout => \RAM|Mux4~10_combout\);

-- Location: LCCOMB_X62_Y27_N20
\RAM|Mux4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~11_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux4~10_combout\ & ((\RAM|s_memory[211][3]~q\))) # (!\RAM|Mux4~10_combout\ & (\RAM|s_memory[209][3]~q\)))) # (!\Counter|s_count\(0) & (((\RAM|Mux4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[209][3]~q\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[211][3]~q\,
	datad => \RAM|Mux4~10_combout\,
	combout => \RAM|Mux4~11_combout\);

-- Location: LCCOMB_X62_Y21_N24
\RAM|Mux4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~19_combout\ = (\RAM|Mux4~16_combout\ & ((\RAM|Mux4~18_combout\) # ((!\Counter|s_count\(6))))) # (!\RAM|Mux4~16_combout\ & (((\RAM|Mux4~11_combout\ & \Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~16_combout\,
	datab => \RAM|Mux4~18_combout\,
	datac => \RAM|Mux4~11_combout\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux4~19_combout\);

-- Location: LCCOMB_X62_Y29_N16
\RAM|s_memory[195][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[195][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[195][3]~feeder_combout\);

-- Location: FF_X62_Y29_N17
\RAM|s_memory[195][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[195][3]~feeder_combout\,
	ena => \RAM|s_memory[195][5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[195][3]~q\);

-- Location: FF_X58_Y27_N11
\RAM|s_memory[193][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[193][6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[193][3]~q\);

-- Location: LCCOMB_X58_Y27_N10
\RAM|Mux4~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~27_combout\ = (\Counter|s_count\(1) & ((\RAM|s_memory[195][3]~q\) # ((\Counter|s_count\(5))))) # (!\Counter|s_count\(1) & (((\RAM|s_memory[193][3]~q\ & !\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[195][3]~q\,
	datac => \RAM|s_memory[193][3]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux4~27_combout\);

-- Location: FF_X62_Y25_N7
\RAM|s_memory[227][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[227][7]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[227][3]~q\);

-- Location: LCCOMB_X62_Y20_N6
\RAM|s_memory[225][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[225][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[225][3]~feeder_combout\);

-- Location: FF_X62_Y20_N7
\RAM|s_memory[225][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[225][3]~feeder_combout\,
	ena => \RAM|s_memory[225][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[225][3]~q\);

-- Location: LCCOMB_X62_Y25_N6
\RAM|Mux4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~28_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux4~27_combout\ & (\RAM|s_memory[227][3]~q\)) # (!\RAM|Mux4~27_combout\ & ((\RAM|s_memory[225][3]~q\))))) # (!\Counter|s_count\(5) & (\RAM|Mux4~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux4~27_combout\,
	datac => \RAM|s_memory[227][3]~q\,
	datad => \RAM|s_memory[225][3]~q\,
	combout => \RAM|Mux4~28_combout\);

-- Location: FF_X58_Y25_N17
\RAM|s_memory[129][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[129][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[129][3]~q\);

-- Location: LCCOMB_X58_Y29_N16
\RAM|s_memory[131][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[131][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[131][3]~feeder_combout\);

-- Location: FF_X58_Y29_N17
\RAM|s_memory[131][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[131][3]~feeder_combout\,
	ena => \RAM|s_memory[131][4]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[131][3]~q\);

-- Location: LCCOMB_X58_Y25_N16
\RAM|Mux4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~20_combout\ = (\Counter|s_count\(1) & ((\Counter|s_count\(5)) # ((\RAM|s_memory[131][3]~q\)))) # (!\Counter|s_count\(1) & (!\Counter|s_count\(5) & (\RAM|s_memory[129][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[129][3]~q\,
	datad => \RAM|s_memory[131][3]~q\,
	combout => \RAM|Mux4~20_combout\);

-- Location: FF_X62_Y25_N5
\RAM|s_memory[163][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[163][2]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[163][3]~q\);

-- Location: LCCOMB_X61_Y20_N20
\RAM|s_memory[161][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[161][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[161][3]~feeder_combout\);

-- Location: FF_X61_Y20_N21
\RAM|s_memory[161][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[161][3]~feeder_combout\,
	ena => \RAM|s_memory[161][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[161][3]~q\);

-- Location: LCCOMB_X62_Y25_N4
\RAM|Mux4~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~21_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux4~20_combout\ & (\RAM|s_memory[163][3]~q\)) # (!\RAM|Mux4~20_combout\ & ((\RAM|s_memory[161][3]~q\))))) # (!\Counter|s_count\(5) & (\RAM|Mux4~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux4~20_combout\,
	datac => \RAM|s_memory[163][3]~q\,
	datad => \RAM|s_memory[161][3]~q\,
	combout => \RAM|Mux4~21_combout\);

-- Location: LCCOMB_X63_Y29_N28
\RAM|s_memory[194][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[194][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[194][3]~feeder_combout\);

-- Location: FF_X63_Y29_N29
\RAM|s_memory[194][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[194][3]~feeder_combout\,
	ena => \RAM|s_memory[194][3]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[194][3]~q\);

-- Location: FF_X61_Y29_N27
\RAM|s_memory[192][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[192][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[192][3]~q\);

-- Location: LCCOMB_X61_Y29_N26
\RAM|Mux4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~22_combout\ = (\Counter|s_count\(1) & ((\RAM|s_memory[194][3]~q\) # ((\Counter|s_count\(5))))) # (!\Counter|s_count\(1) & (((\RAM|s_memory[192][3]~q\ & !\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[194][3]~q\,
	datac => \RAM|s_memory[192][3]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux4~22_combout\);

-- Location: FF_X63_Y25_N13
\RAM|s_memory[226][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[226][3]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[226][3]~q\);

-- Location: LCCOMB_X63_Y26_N16
\RAM|s_memory[224][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[224][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[224][3]~feeder_combout\);

-- Location: FF_X63_Y26_N17
\RAM|s_memory[224][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[224][3]~feeder_combout\,
	ena => \RAM|s_memory[224][0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[224][3]~q\);

-- Location: LCCOMB_X63_Y25_N12
\RAM|Mux4~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~23_combout\ = (\RAM|Mux4~22_combout\ & (((\RAM|s_memory[226][3]~q\)) # (!\Counter|s_count\(5)))) # (!\RAM|Mux4~22_combout\ & (\Counter|s_count\(5) & ((\RAM|s_memory[224][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~22_combout\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[226][3]~q\,
	datad => \RAM|s_memory[224][3]~q\,
	combout => \RAM|Mux4~23_combout\);

-- Location: LCCOMB_X63_Y26_N6
\RAM|s_memory[160][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[160][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[160][3]~feeder_combout\);

-- Location: FF_X63_Y26_N7
\RAM|s_memory[160][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[160][3]~feeder_combout\,
	ena => \RAM|s_memory[160][3]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[160][3]~q\);

-- Location: FF_X63_Y25_N19
\RAM|s_memory[162][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[162][2]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[162][3]~q\);

-- Location: FF_X58_Y25_N23
\RAM|s_memory[128][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[128][0]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[128][3]~q\);

-- Location: LCCOMB_X63_Y29_N18
\RAM|s_memory[130][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[130][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[130][3]~feeder_combout\);

-- Location: FF_X63_Y29_N19
\RAM|s_memory[130][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[130][3]~feeder_combout\,
	ena => \RAM|s_memory[130][4]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[130][3]~q\);

-- Location: LCCOMB_X58_Y25_N22
\RAM|Mux4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~24_combout\ = (\Counter|s_count\(1) & ((\Counter|s_count\(5)) # ((\RAM|s_memory[130][3]~q\)))) # (!\Counter|s_count\(1) & (!\Counter|s_count\(5) & (\RAM|s_memory[128][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[128][3]~q\,
	datad => \RAM|s_memory[130][3]~q\,
	combout => \RAM|Mux4~24_combout\);

-- Location: LCCOMB_X63_Y25_N18
\RAM|Mux4~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~25_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux4~24_combout\ & ((\RAM|s_memory[162][3]~q\))) # (!\RAM|Mux4~24_combout\ & (\RAM|s_memory[160][3]~q\)))) # (!\Counter|s_count\(5) & (((\RAM|Mux4~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[160][3]~q\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[162][3]~q\,
	datad => \RAM|Mux4~24_combout\,
	combout => \RAM|Mux4~25_combout\);

-- Location: LCCOMB_X63_Y25_N4
\RAM|Mux4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~26_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(6) & (\RAM|Mux4~23_combout\)) # (!\Counter|s_count\(6) & ((\RAM|Mux4~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~23_combout\,
	datab => \Counter|s_count\(0),
	datac => \Counter|s_count\(6),
	datad => \RAM|Mux4~25_combout\,
	combout => \RAM|Mux4~26_combout\);

-- Location: LCCOMB_X62_Y25_N12
\RAM|Mux4~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~29_combout\ = (\RAM|Mux4~26_combout\ & ((\RAM|Mux4~28_combout\) # ((!\Counter|s_count\(0))))) # (!\RAM|Mux4~26_combout\ & (((\RAM|Mux4~21_combout\ & \Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~28_combout\,
	datab => \RAM|Mux4~21_combout\,
	datac => \RAM|Mux4~26_combout\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux4~29_combout\);

-- Location: LCCOMB_X63_Y21_N8
\RAM|Mux4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~30_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(4) & (\RAM|Mux4~19_combout\)) # (!\Counter|s_count\(4) & ((\RAM|Mux4~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|Mux4~19_combout\,
	datac => \Counter|s_count\(4),
	datad => \RAM|Mux4~29_combout\,
	combout => \RAM|Mux4~30_combout\);

-- Location: LCCOMB_X63_Y21_N22
\RAM|Mux4~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~41_combout\ = (\RAM|Mux4~30_combout\ & ((\RAM|Mux4~40_combout\) # ((!\Counter|s_count\(2))))) # (!\RAM|Mux4~30_combout\ & (((\RAM|Mux4~9_combout\ & \Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~40_combout\,
	datab => \RAM|Mux4~9_combout\,
	datac => \RAM|Mux4~30_combout\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux4~41_combout\);

-- Location: LCCOMB_X68_Y31_N18
\RAM|s_memory[60][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[60][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[60][3]~feeder_combout\);

-- Location: FF_X68_Y31_N19
\RAM|s_memory[60][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[60][3]~feeder_combout\,
	ena => \RAM|s_memory[60][7]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[60][3]~q\);

-- Location: FF_X68_Y30_N9
\RAM|s_memory[56][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[56][7]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[56][3]~q\);

-- Location: LCCOMB_X68_Y30_N8
\RAM|Mux4~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~52_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(2))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(2) & (\RAM|s_memory[60][3]~q\)) # (!\Counter|s_count\(2) & ((\RAM|s_memory[56][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[60][3]~q\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[56][3]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux4~52_combout\);

-- Location: FF_X69_Y23_N9
\RAM|s_memory[62][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[62][6]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[62][3]~q\);

-- Location: LCCOMB_X72_Y23_N30
\RAM|s_memory[58][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[58][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[58][3]~feeder_combout\);

-- Location: FF_X72_Y23_N31
\RAM|s_memory[58][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[58][3]~feeder_combout\,
	ena => \RAM|s_memory[58][7]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[58][3]~q\);

-- Location: LCCOMB_X69_Y23_N8
\RAM|Mux4~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~53_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux4~52_combout\ & (\RAM|s_memory[62][3]~q\)) # (!\RAM|Mux4~52_combout\ & ((\RAM|s_memory[58][3]~q\))))) # (!\Counter|s_count\(1) & (\RAM|Mux4~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|Mux4~52_combout\,
	datac => \RAM|s_memory[62][3]~q\,
	datad => \RAM|s_memory[58][3]~q\,
	combout => \RAM|Mux4~53_combout\);

-- Location: LCCOMB_X77_Y26_N14
\RAM|s_memory[122][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[122][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[122][3]~feeder_combout\);

-- Location: FF_X77_Y26_N15
\RAM|s_memory[122][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[122][3]~feeder_combout\,
	ena => \RAM|s_memory[122][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[122][3]~q\);

-- Location: FF_X68_Y30_N15
\RAM|s_memory[120][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[120][6]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[120][3]~q\);

-- Location: LCCOMB_X68_Y30_N14
\RAM|Mux4~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~59_combout\ = (\Counter|s_count\(1) & ((\RAM|s_memory[122][3]~q\) # ((\Counter|s_count\(2))))) # (!\Counter|s_count\(1) & (((\RAM|s_memory[120][3]~q\ & !\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[122][3]~q\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[120][3]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux4~59_combout\);

-- Location: FF_X73_Y25_N9
\RAM|s_memory[126][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[126][1]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[126][3]~q\);

-- Location: LCCOMB_X73_Y29_N20
\RAM|s_memory[124][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[124][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[124][3]~feeder_combout\);

-- Location: FF_X73_Y29_N21
\RAM|s_memory[124][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[124][3]~feeder_combout\,
	ena => \RAM|s_memory[124][1]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[124][3]~q\);

-- Location: LCCOMB_X73_Y25_N8
\RAM|Mux4~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~60_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux4~59_combout\ & (\RAM|s_memory[126][3]~q\)) # (!\RAM|Mux4~59_combout\ & ((\RAM|s_memory[124][3]~q\))))) # (!\Counter|s_count\(2) & (\RAM|Mux4~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|Mux4~59_combout\,
	datac => \RAM|s_memory[126][3]~q\,
	datad => \RAM|s_memory[124][3]~q\,
	combout => \RAM|Mux4~60_combout\);

-- Location: LCCOMB_X76_Y25_N18
\RAM|s_memory[44][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[44][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[44][3]~feeder_combout\);

-- Location: FF_X76_Y25_N19
\RAM|s_memory[44][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[44][3]~feeder_combout\,
	ena => \RAM|s_memory[44][2]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[44][3]~q\);

-- Location: FF_X75_Y27_N7
\RAM|s_memory[40][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[40][4]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[40][3]~q\);

-- Location: LCCOMB_X75_Y27_N6
\RAM|Mux4~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~56_combout\ = (\Counter|s_count\(2) & ((\RAM|s_memory[44][3]~q\) # ((\Counter|s_count\(1))))) # (!\Counter|s_count\(2) & (((\RAM|s_memory[40][3]~q\ & !\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[44][3]~q\,
	datac => \RAM|s_memory[40][3]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux4~56_combout\);

-- Location: LCCOMB_X74_Y23_N4
\RAM|s_memory[42][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[42][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[42][3]~feeder_combout\);

-- Location: FF_X74_Y23_N5
\RAM|s_memory[42][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[42][3]~feeder_combout\,
	ena => \RAM|s_memory[42][2]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[42][3]~q\);

-- Location: FF_X74_Y23_N3
\RAM|s_memory[46][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[46][4]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[46][3]~q\);

-- Location: LCCOMB_X74_Y23_N2
\RAM|Mux4~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~57_combout\ = (\RAM|Mux4~56_combout\ & (((\RAM|s_memory[46][3]~q\) # (!\Counter|s_count\(1))))) # (!\RAM|Mux4~56_combout\ & (\RAM|s_memory[42][3]~q\ & ((\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~56_combout\,
	datab => \RAM|s_memory[42][3]~q\,
	datac => \RAM|s_memory[46][3]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux4~57_combout\);

-- Location: LCCOMB_X72_Y29_N12
\RAM|s_memory[108][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[108][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[108][3]~feeder_combout\);

-- Location: FF_X72_Y29_N13
\RAM|s_memory[108][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[108][3]~feeder_combout\,
	ena => \RAM|s_memory[108][1]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[108][3]~q\);

-- Location: LCCOMB_X76_Y27_N26
\RAM|s_memory[106][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[106][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[106][3]~feeder_combout\);

-- Location: FF_X76_Y27_N27
\RAM|s_memory[106][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[106][3]~feeder_combout\,
	ena => \RAM|s_memory[106][1]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[106][3]~q\);

-- Location: FF_X75_Y27_N17
\RAM|s_memory[104][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[104][6]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[104][3]~q\);

-- Location: LCCOMB_X75_Y27_N16
\RAM|Mux4~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~54_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(1) & (\RAM|s_memory[106][3]~q\)) # (!\Counter|s_count\(1) & ((\RAM|s_memory[104][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[106][3]~q\,
	datac => \RAM|s_memory[104][3]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux4~54_combout\);

-- Location: FF_X74_Y24_N31
\RAM|s_memory[110][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[110][3]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[110][3]~q\);

-- Location: LCCOMB_X74_Y24_N30
\RAM|Mux4~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~55_combout\ = (\RAM|Mux4~54_combout\ & (((\RAM|s_memory[110][3]~q\) # (!\Counter|s_count\(2))))) # (!\RAM|Mux4~54_combout\ & (\RAM|s_memory[108][3]~q\ & ((\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[108][3]~q\,
	datab => \RAM|Mux4~54_combout\,
	datac => \RAM|s_memory[110][3]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux4~55_combout\);

-- Location: LCCOMB_X73_Y25_N14
\RAM|Mux4~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~58_combout\ = (\Counter|s_count\(6) & ((\Counter|s_count\(4)) # ((\RAM|Mux4~55_combout\)))) # (!\Counter|s_count\(6) & (!\Counter|s_count\(4) & (\RAM|Mux4~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(4),
	datac => \RAM|Mux4~57_combout\,
	datad => \RAM|Mux4~55_combout\,
	combout => \RAM|Mux4~58_combout\);

-- Location: LCCOMB_X73_Y25_N6
\RAM|Mux4~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~61_combout\ = (\RAM|Mux4~58_combout\ & (((\RAM|Mux4~60_combout\) # (!\Counter|s_count\(4))))) # (!\RAM|Mux4~58_combout\ & (\RAM|Mux4~53_combout\ & ((\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~53_combout\,
	datab => \RAM|Mux4~60_combout\,
	datac => \RAM|Mux4~58_combout\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux4~61_combout\);

-- Location: LCCOMB_X72_Y27_N24
\RAM|s_memory[26][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[26][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[26][3]~feeder_combout\);

-- Location: FF_X72_Y27_N25
\RAM|s_memory[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[26][3]~feeder_combout\,
	ena => \RAM|s_memory[26][6]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[26][3]~q\);

-- Location: FF_X72_Y30_N7
\RAM|s_memory[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[24][6]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[24][3]~q\);

-- Location: LCCOMB_X72_Y30_N6
\RAM|Mux4~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~62_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(1) & (\RAM|s_memory[26][3]~q\)) # (!\Counter|s_count\(1) & ((\RAM|s_memory[24][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|s_memory[26][3]~q\,
	datac => \RAM|s_memory[24][3]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux4~62_combout\);

-- Location: FF_X73_Y27_N29
\RAM|s_memory[90][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[90][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[90][3]~q\);

-- Location: LCCOMB_X72_Y30_N16
\RAM|s_memory[88][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[88][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[88][3]~feeder_combout\);

-- Location: FF_X72_Y30_N17
\RAM|s_memory[88][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[88][3]~feeder_combout\,
	ena => \RAM|s_memory[88][0]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[88][3]~q\);

-- Location: LCCOMB_X73_Y27_N28
\RAM|Mux4~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~63_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux4~62_combout\ & (\RAM|s_memory[90][3]~q\)) # (!\RAM|Mux4~62_combout\ & ((\RAM|s_memory[88][3]~q\))))) # (!\Counter|s_count\(6) & (\RAM|Mux4~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux4~62_combout\,
	datac => \RAM|s_memory[90][3]~q\,
	datad => \RAM|s_memory[88][3]~q\,
	combout => \RAM|Mux4~63_combout\);

-- Location: LCCOMB_X72_Y26_N26
\RAM|s_memory[30][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[30][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[30][3]~feeder_combout\);

-- Location: FF_X72_Y26_N27
\RAM|s_memory[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[30][3]~feeder_combout\,
	ena => \RAM|s_memory[30][0]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[30][3]~q\);

-- Location: FF_X68_Y31_N21
\RAM|s_memory[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[28][3]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[28][3]~q\);

-- Location: LCCOMB_X68_Y31_N20
\RAM|Mux4~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~69_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(1) & (\RAM|s_memory[30][3]~q\)) # (!\Counter|s_count\(1) & ((\RAM|s_memory[28][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|s_memory[30][3]~q\,
	datac => \RAM|s_memory[28][3]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux4~69_combout\);

-- Location: LCCOMB_X68_Y29_N6
\RAM|s_memory[92][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[92][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[92][3]~feeder_combout\);

-- Location: FF_X68_Y29_N7
\RAM|s_memory[92][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[92][3]~feeder_combout\,
	ena => \RAM|s_memory[92][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[92][3]~q\);

-- Location: FF_X69_Y29_N13
\RAM|s_memory[94][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[94][3]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[94][3]~q\);

-- Location: LCCOMB_X69_Y29_N12
\RAM|Mux4~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~70_combout\ = (\RAM|Mux4~69_combout\ & (((\RAM|s_memory[94][3]~q\) # (!\Counter|s_count\(6))))) # (!\RAM|Mux4~69_combout\ & (\RAM|s_memory[92][3]~q\ & ((\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~69_combout\,
	datab => \RAM|s_memory[92][3]~q\,
	datac => \RAM|s_memory[94][3]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux4~70_combout\);

-- Location: LCCOMB_X77_Y23_N26
\RAM|s_memory[10][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[10][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[10][3]~feeder_combout\);

-- Location: FF_X77_Y23_N27
\RAM|s_memory[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[10][3]~feeder_combout\,
	ena => \RAM|s_memory[10][3]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[10][3]~q\);

-- Location: LCCOMB_X76_Y29_N26
\RAM|s_memory[8][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[8][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[8][3]~feeder_combout\);

-- Location: FF_X76_Y29_N27
\RAM|s_memory[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[8][3]~feeder_combout\,
	ena => \RAM|s_memory[8][6]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[8][3]~q\);

-- Location: LCCOMB_X77_Y23_N8
\RAM|Mux4~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~66_combout\ = (\Counter|s_count\(1) & ((\RAM|s_memory[10][3]~q\) # ((\Counter|s_count\(6))))) # (!\Counter|s_count\(1) & (((!\Counter|s_count\(6) & \RAM|s_memory[8][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[10][3]~q\,
	datab => \Counter|s_count\(1),
	datac => \Counter|s_count\(6),
	datad => \RAM|s_memory[8][3]~q\,
	combout => \RAM|Mux4~66_combout\);

-- Location: FF_X73_Y27_N19
\RAM|s_memory[74][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[74][1]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[74][3]~q\);

-- Location: LCCOMB_X76_Y30_N30
\RAM|s_memory[72][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[72][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[72][3]~feeder_combout\);

-- Location: FF_X76_Y30_N31
\RAM|s_memory[72][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[72][3]~feeder_combout\,
	ena => \RAM|s_memory[72][6]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[72][3]~q\);

-- Location: LCCOMB_X73_Y27_N18
\RAM|Mux4~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~67_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux4~66_combout\ & (\RAM|s_memory[74][3]~q\)) # (!\RAM|Mux4~66_combout\ & ((\RAM|s_memory[72][3]~q\))))) # (!\Counter|s_count\(6) & (\RAM|Mux4~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux4~66_combout\,
	datac => \RAM|s_memory[74][3]~q\,
	datad => \RAM|s_memory[72][3]~q\,
	combout => \RAM|Mux4~67_combout\);

-- Location: LCCOMB_X72_Y29_N2
\RAM|s_memory[76][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[76][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[76][3]~feeder_combout\);

-- Location: FF_X72_Y29_N3
\RAM|s_memory[76][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[76][3]~feeder_combout\,
	ena => \RAM|s_memory[76][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[76][3]~q\);

-- Location: FF_X69_Y25_N9
\RAM|s_memory[78][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[78][4]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[78][3]~q\);

-- Location: LCCOMB_X73_Y21_N24
\RAM|s_memory[14][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[14][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[14][3]~feeder_combout\);

-- Location: FF_X73_Y21_N25
\RAM|s_memory[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[14][3]~feeder_combout\,
	ena => \RAM|s_memory[14][1]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[14][3]~q\);

-- Location: FF_X76_Y25_N25
\RAM|s_memory[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[12][2]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[12][3]~q\);

-- Location: LCCOMB_X76_Y25_N24
\RAM|Mux4~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~64_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(1) & (\RAM|s_memory[14][3]~q\)) # (!\Counter|s_count\(1) & ((\RAM|s_memory[12][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|s_memory[14][3]~q\,
	datac => \RAM|s_memory[12][3]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux4~64_combout\);

-- Location: LCCOMB_X69_Y25_N8
\RAM|Mux4~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~65_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux4~64_combout\ & ((\RAM|s_memory[78][3]~q\))) # (!\RAM|Mux4~64_combout\ & (\RAM|s_memory[76][3]~q\)))) # (!\Counter|s_count\(6) & (((\RAM|Mux4~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|s_memory[76][3]~q\,
	datac => \RAM|s_memory[78][3]~q\,
	datad => \RAM|Mux4~64_combout\,
	combout => \RAM|Mux4~65_combout\);

-- Location: LCCOMB_X72_Y25_N14
\RAM|Mux4~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~68_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(4)) # (\RAM|Mux4~65_combout\)))) # (!\Counter|s_count\(2) & (\RAM|Mux4~67_combout\ & (!\Counter|s_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~67_combout\,
	datab => \Counter|s_count\(2),
	datac => \Counter|s_count\(4),
	datad => \RAM|Mux4~65_combout\,
	combout => \RAM|Mux4~68_combout\);

-- Location: LCCOMB_X73_Y25_N16
\RAM|Mux4~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~71_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux4~68_combout\ & ((\RAM|Mux4~70_combout\))) # (!\RAM|Mux4~68_combout\ & (\RAM|Mux4~63_combout\)))) # (!\Counter|s_count\(4) & (((\RAM|Mux4~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~63_combout\,
	datab => \Counter|s_count\(4),
	datac => \RAM|Mux4~70_combout\,
	datad => \RAM|Mux4~68_combout\,
	combout => \RAM|Mux4~71_combout\);

-- Location: LCCOMB_X73_Y21_N22
\RAM|Mux4~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~72_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux4~61_combout\) # ((\Counter|s_count\(0))))) # (!\Counter|s_count\(5) & (((\RAM|Mux4~71_combout\ & !\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~61_combout\,
	datab => \RAM|Mux4~71_combout\,
	datac => \Counter|s_count\(5),
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux4~72_combout\);

-- Location: LCCOMB_X67_Y31_N8
\RAM|s_memory[61][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[61][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[61][3]~feeder_combout\);

-- Location: FF_X67_Y31_N9
\RAM|s_memory[61][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[61][3]~feeder_combout\,
	ena => \RAM|s_memory[61][5]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[61][3]~q\);

-- Location: FF_X69_Y22_N27
\RAM|s_memory[63][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[63][5]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[63][3]~q\);

-- Location: LCCOMB_X72_Y21_N26
\RAM|s_memory[59][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[59][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[59][3]~feeder_combout\);

-- Location: FF_X72_Y21_N27
\RAM|s_memory[59][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[59][3]~feeder_combout\,
	ena => \RAM|s_memory[59][7]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[59][3]~q\);

-- Location: FF_X69_Y31_N7
\RAM|s_memory[57][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[57][7]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[57][3]~q\);

-- Location: LCCOMB_X69_Y31_N6
\RAM|Mux4~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~73_combout\ = (\Counter|s_count\(1) & ((\RAM|s_memory[59][3]~q\) # ((\Counter|s_count\(2))))) # (!\Counter|s_count\(1) & (((\RAM|s_memory[57][3]~q\ & !\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[59][3]~q\,
	datac => \RAM|s_memory[57][3]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux4~73_combout\);

-- Location: LCCOMB_X69_Y22_N26
\RAM|Mux4~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~74_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux4~73_combout\ & ((\RAM|s_memory[63][3]~q\))) # (!\RAM|Mux4~73_combout\ & (\RAM|s_memory[61][3]~q\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux4~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[61][3]~q\,
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[63][3]~q\,
	datad => \RAM|Mux4~73_combout\,
	combout => \RAM|Mux4~74_combout\);

-- Location: LCCOMB_X74_Y26_N26
\RAM|s_memory[109][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[109][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[109][3]~feeder_combout\);

-- Location: FF_X74_Y26_N27
\RAM|s_memory[109][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[109][3]~feeder_combout\,
	ena => \RAM|s_memory[109][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[109][3]~q\);

-- Location: LCCOMB_X76_Y24_N2
\RAM|s_memory[107][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[107][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[107][3]~feeder_combout\);

-- Location: FF_X76_Y24_N3
\RAM|s_memory[107][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[107][3]~feeder_combout\,
	ena => \RAM|s_memory[107][7]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[107][3]~q\);

-- Location: FF_X75_Y28_N29
\RAM|s_memory[105][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[105][1]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[105][3]~q\);

-- Location: LCCOMB_X75_Y28_N28
\RAM|Mux4~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~75_combout\ = (\Counter|s_count\(1) & ((\RAM|s_memory[107][3]~q\) # ((\Counter|s_count\(2))))) # (!\Counter|s_count\(1) & (((\RAM|s_memory[105][3]~q\ & !\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[107][3]~q\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[105][3]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux4~75_combout\);

-- Location: FF_X74_Y24_N17
\RAM|s_memory[111][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[111][5]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[111][3]~q\);

-- Location: LCCOMB_X74_Y24_N16
\RAM|Mux4~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~76_combout\ = (\RAM|Mux4~75_combout\ & (((\RAM|s_memory[111][3]~q\) # (!\Counter|s_count\(2))))) # (!\RAM|Mux4~75_combout\ & (\RAM|s_memory[109][3]~q\ & ((\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[109][3]~q\,
	datab => \RAM|Mux4~75_combout\,
	datac => \RAM|s_memory[111][3]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux4~76_combout\);

-- Location: LCCOMB_X76_Y23_N18
\RAM|s_memory[43][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[43][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[43][3]~feeder_combout\);

-- Location: FF_X76_Y23_N19
\RAM|s_memory[43][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[43][3]~feeder_combout\,
	ena => \RAM|s_memory[43][2]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[43][3]~q\);

-- Location: FF_X73_Y30_N17
\RAM|s_memory[41][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[41][2]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[41][3]~q\);

-- Location: LCCOMB_X73_Y30_N16
\RAM|Mux4~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~77_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(1) & (\RAM|s_memory[43][3]~q\)) # (!\Counter|s_count\(1) & ((\RAM|s_memory[41][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[43][3]~q\,
	datac => \RAM|s_memory[41][3]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux4~77_combout\);

-- Location: FF_X70_Y24_N29
\RAM|s_memory[47][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[47][3]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[47][3]~q\);

-- Location: LCCOMB_X74_Y26_N20
\RAM|s_memory[45][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[45][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[45][3]~feeder_combout\);

-- Location: FF_X74_Y26_N21
\RAM|s_memory[45][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[45][3]~feeder_combout\,
	ena => \RAM|s_memory[45][2]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[45][3]~q\);

-- Location: LCCOMB_X70_Y24_N28
\RAM|Mux4~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~78_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux4~77_combout\ & (\RAM|s_memory[47][3]~q\)) # (!\RAM|Mux4~77_combout\ & ((\RAM|s_memory[45][3]~q\))))) # (!\Counter|s_count\(2) & (\RAM|Mux4~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|Mux4~77_combout\,
	datac => \RAM|s_memory[47][3]~q\,
	datad => \RAM|s_memory[45][3]~q\,
	combout => \RAM|Mux4~78_combout\);

-- Location: LCCOMB_X70_Y24_N10
\RAM|Mux4~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~79_combout\ = (\Counter|s_count\(4) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(6) & (\RAM|Mux4~76_combout\)) # (!\Counter|s_count\(6) & ((\RAM|Mux4~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|Mux4~76_combout\,
	datac => \Counter|s_count\(6),
	datad => \RAM|Mux4~78_combout\,
	combout => \RAM|Mux4~79_combout\);

-- Location: LCCOMB_X73_Y32_N10
\RAM|s_memory[123][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[123][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[123][3]~feeder_combout\);

-- Location: FF_X73_Y32_N11
\RAM|s_memory[123][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[123][3]~feeder_combout\,
	ena => \RAM|s_memory[123][1]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[123][3]~q\);

-- Location: FF_X73_Y32_N5
\RAM|s_memory[127][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[127][1]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[127][3]~q\);

-- Location: FF_X70_Y29_N21
\RAM|s_memory[121][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[121][6]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[121][3]~q\);

-- Location: LCCOMB_X70_Y29_N2
\RAM|s_memory[125][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[125][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[125][3]~feeder_combout\);

-- Location: FF_X70_Y29_N3
\RAM|s_memory[125][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[125][3]~feeder_combout\,
	ena => \RAM|s_memory[125][1]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[125][3]~q\);

-- Location: LCCOMB_X70_Y29_N20
\RAM|Mux4~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~80_combout\ = (\Counter|s_count\(2) & ((\Counter|s_count\(1)) # ((\RAM|s_memory[125][3]~q\)))) # (!\Counter|s_count\(2) & (!\Counter|s_count\(1) & (\RAM|s_memory[121][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[121][3]~q\,
	datad => \RAM|s_memory[125][3]~q\,
	combout => \RAM|Mux4~80_combout\);

-- Location: LCCOMB_X73_Y32_N4
\RAM|Mux4~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~81_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux4~80_combout\ & ((\RAM|s_memory[127][3]~q\))) # (!\RAM|Mux4~80_combout\ & (\RAM|s_memory[123][3]~q\)))) # (!\Counter|s_count\(1) & (((\RAM|Mux4~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[123][3]~q\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[127][3]~q\,
	datad => \RAM|Mux4~80_combout\,
	combout => \RAM|Mux4~81_combout\);

-- Location: LCCOMB_X70_Y21_N18
\RAM|Mux4~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~82_combout\ = (\RAM|Mux4~79_combout\ & (((\RAM|Mux4~81_combout\) # (!\Counter|s_count\(4))))) # (!\RAM|Mux4~79_combout\ & (\RAM|Mux4~74_combout\ & ((\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~74_combout\,
	datab => \RAM|Mux4~79_combout\,
	datac => \RAM|Mux4~81_combout\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux4~82_combout\);

-- Location: LCCOMB_X75_Y29_N14
\RAM|s_memory[77][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[77][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[77][3]~feeder_combout\);

-- Location: FF_X75_Y29_N15
\RAM|s_memory[77][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[77][3]~feeder_combout\,
	ena => \RAM|s_memory[77][1]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[77][3]~q\);

-- Location: FF_X66_Y29_N29
\RAM|s_memory[79][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[79][1]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[79][3]~q\);

-- Location: LCCOMB_X70_Y26_N12
\RAM|s_memory[15][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[15][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[15][3]~feeder_combout\);

-- Location: FF_X70_Y26_N13
\RAM|s_memory[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[15][3]~feeder_combout\,
	ena => \RAM|s_memory[15][2]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[15][3]~q\);

-- Location: FF_X70_Y25_N29
\RAM|s_memory[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[13][2]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[13][3]~q\);

-- Location: LCCOMB_X70_Y25_N28
\RAM|Mux4~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~44_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(1) & (\RAM|s_memory[15][3]~q\)) # (!\Counter|s_count\(1) & ((\RAM|s_memory[13][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[15][3]~q\,
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[13][3]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux4~44_combout\);

-- Location: LCCOMB_X66_Y29_N28
\RAM|Mux4~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~45_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux4~44_combout\ & ((\RAM|s_memory[79][3]~q\))) # (!\RAM|Mux4~44_combout\ & (\RAM|s_memory[77][3]~q\)))) # (!\Counter|s_count\(6) & (((\RAM|Mux4~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[77][3]~q\,
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[79][3]~q\,
	datad => \RAM|Mux4~44_combout\,
	combout => \RAM|Mux4~45_combout\);

-- Location: LCCOMB_X72_Y24_N10
\RAM|s_memory[11][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[11][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[11][3]~feeder_combout\);

-- Location: FF_X72_Y24_N11
\RAM|s_memory[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[11][3]~feeder_combout\,
	ena => \RAM|s_memory[11][2]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[11][3]~q\);

-- Location: FF_X70_Y25_N7
\RAM|s_memory[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[9][7]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[9][3]~q\);

-- Location: LCCOMB_X70_Y25_N6
\RAM|Mux4~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~46_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(1) & (\RAM|s_memory[11][3]~q\)) # (!\Counter|s_count\(1) & ((\RAM|s_memory[9][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|s_memory[11][3]~q\,
	datac => \RAM|s_memory[9][3]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux4~46_combout\);

-- Location: FF_X69_Y28_N5
\RAM|s_memory[75][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[75][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[75][3]~q\);

-- Location: LCCOMB_X70_Y30_N26
\RAM|s_memory[73][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[73][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[73][3]~feeder_combout\);

-- Location: FF_X70_Y30_N27
\RAM|s_memory[73][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[73][3]~feeder_combout\,
	ena => \RAM|s_memory[73][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[73][3]~q\);

-- Location: LCCOMB_X69_Y28_N4
\RAM|Mux4~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~47_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux4~46_combout\ & (\RAM|s_memory[75][3]~q\)) # (!\RAM|Mux4~46_combout\ & ((\RAM|s_memory[73][3]~q\))))) # (!\Counter|s_count\(6) & (\RAM|Mux4~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux4~46_combout\,
	datac => \RAM|s_memory[75][3]~q\,
	datad => \RAM|s_memory[73][3]~q\,
	combout => \RAM|Mux4~47_combout\);

-- Location: LCCOMB_X66_Y28_N14
\RAM|Mux4~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~48_combout\ = (\Counter|s_count\(4) & (((\Counter|s_count\(2))))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(2) & (\RAM|Mux4~45_combout\)) # (!\Counter|s_count\(2) & ((\RAM|Mux4~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~45_combout\,
	datab => \Counter|s_count\(4),
	datac => \RAM|Mux4~47_combout\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux4~48_combout\);

-- Location: LCCOMB_X72_Y27_N22
\RAM|s_memory[27][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[27][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[27][3]~feeder_combout\);

-- Location: FF_X72_Y27_N23
\RAM|s_memory[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[27][3]~feeder_combout\,
	ena => \RAM|s_memory[27][5]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[27][3]~q\);

-- Location: FF_X69_Y31_N21
\RAM|s_memory[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[25][0]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[25][3]~q\);

-- Location: LCCOMB_X69_Y31_N20
\RAM|Mux4~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~42_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(1) & (\RAM|s_memory[27][3]~q\)) # (!\Counter|s_count\(1) & ((\RAM|s_memory[25][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|s_memory[27][3]~q\,
	datac => \RAM|s_memory[25][3]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux4~42_combout\);

-- Location: FF_X69_Y28_N15
\RAM|s_memory[91][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[91][6]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[91][3]~q\);

-- Location: LCCOMB_X69_Y32_N26
\RAM|s_memory[89][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[89][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[89][3]~feeder_combout\);

-- Location: FF_X69_Y32_N27
\RAM|s_memory[89][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[89][3]~feeder_combout\,
	ena => \RAM|s_memory[89][1]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[89][3]~q\);

-- Location: LCCOMB_X69_Y28_N14
\RAM|Mux4~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~43_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux4~42_combout\ & (\RAM|s_memory[91][3]~q\)) # (!\RAM|Mux4~42_combout\ & ((\RAM|s_memory[89][3]~q\))))) # (!\Counter|s_count\(6) & (\RAM|Mux4~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux4~42_combout\,
	datac => \RAM|s_memory[91][3]~q\,
	datad => \RAM|s_memory[89][3]~q\,
	combout => \RAM|Mux4~43_combout\);

-- Location: LCCOMB_X67_Y28_N22
\RAM|s_memory[31][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[31][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[31][3]~feeder_combout\);

-- Location: FF_X67_Y28_N23
\RAM|s_memory[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[31][3]~feeder_combout\,
	ena => \RAM|s_memory[31][5]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[31][3]~q\);

-- Location: FF_X67_Y30_N31
\RAM|s_memory[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[29][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[29][3]~q\);

-- Location: LCCOMB_X67_Y30_N30
\RAM|Mux4~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~49_combout\ = (\Counter|s_count\(1) & ((\RAM|s_memory[31][3]~q\) # ((\Counter|s_count\(6))))) # (!\Counter|s_count\(1) & (((\RAM|s_memory[29][3]~q\ & !\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[31][3]~q\,
	datac => \RAM|s_memory[29][3]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux4~49_combout\);

-- Location: LCCOMB_X67_Y30_N4
\RAM|s_memory[93][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[93][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[93][3]~feeder_combout\);

-- Location: FF_X67_Y30_N5
\RAM|s_memory[93][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[93][3]~feeder_combout\,
	ena => \RAM|s_memory[93][0]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[93][3]~q\);

-- Location: FF_X69_Y29_N27
\RAM|s_memory[95][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[95][5]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[95][3]~q\);

-- Location: LCCOMB_X69_Y29_N26
\RAM|Mux4~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~50_combout\ = (\RAM|Mux4~49_combout\ & (((\RAM|s_memory[95][3]~q\) # (!\Counter|s_count\(6))))) # (!\RAM|Mux4~49_combout\ & (\RAM|s_memory[93][3]~q\ & ((\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~49_combout\,
	datab => \RAM|s_memory[93][3]~q\,
	datac => \RAM|s_memory[95][3]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux4~50_combout\);

-- Location: LCCOMB_X69_Y28_N18
\RAM|Mux4~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~51_combout\ = (\RAM|Mux4~48_combout\ & (((\RAM|Mux4~50_combout\) # (!\Counter|s_count\(4))))) # (!\RAM|Mux4~48_combout\ & (\RAM|Mux4~43_combout\ & ((\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~48_combout\,
	datab => \RAM|Mux4~43_combout\,
	datac => \RAM|Mux4~50_combout\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux4~51_combout\);

-- Location: LCCOMB_X70_Y21_N28
\RAM|Mux4~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~83_combout\ = (\RAM|Mux4~72_combout\ & ((\RAM|Mux4~82_combout\) # ((!\Counter|s_count\(0))))) # (!\RAM|Mux4~72_combout\ & (((\RAM|Mux4~51_combout\ & \Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~72_combout\,
	datab => \RAM|Mux4~82_combout\,
	datac => \RAM|Mux4~51_combout\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux4~83_combout\);

-- Location: FF_X75_Y26_N15
\RAM|s_memory[68][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[68][6]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[68][3]~q\);

-- Location: LCCOMB_X75_Y26_N20
\RAM|s_memory[100][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[100][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[100][3]~feeder_combout\);

-- Location: FF_X75_Y26_N21
\RAM|s_memory[100][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[100][3]~feeder_combout\,
	ena => \RAM|s_memory[100][6]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[100][3]~q\);

-- Location: LCCOMB_X75_Y26_N14
\RAM|Mux4~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~119_combout\ = (\Counter|s_count\(1) & (\Counter|s_count\(5))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(5) & ((\RAM|s_memory[100][3]~q\))) # (!\Counter|s_count\(5) & (\RAM|s_memory[68][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[68][3]~q\,
	datad => \RAM|s_memory[100][3]~q\,
	combout => \RAM|Mux4~119_combout\);

-- Location: LCCOMB_X69_Y25_N22
\RAM|s_memory[70][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[70][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[70][3]~feeder_combout\);

-- Location: FF_X69_Y25_N23
\RAM|s_memory[70][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[70][3]~feeder_combout\,
	ena => \RAM|s_memory[70][5]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[70][3]~q\);

-- Location: FF_X74_Y25_N19
\RAM|s_memory[102][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[102][1]~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[102][3]~q\);

-- Location: LCCOMB_X74_Y25_N18
\RAM|Mux4~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~120_combout\ = (\RAM|Mux4~119_combout\ & (((\RAM|s_memory[102][3]~q\) # (!\Counter|s_count\(1))))) # (!\RAM|Mux4~119_combout\ & (\RAM|s_memory[70][3]~q\ & ((\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~119_combout\,
	datab => \RAM|s_memory[70][3]~q\,
	datac => \RAM|s_memory[102][3]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux4~120_combout\);

-- Location: LCCOMB_X67_Y25_N10
\RAM|s_memory[71][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[71][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[71][3]~feeder_combout\);

-- Location: FF_X67_Y25_N11
\RAM|s_memory[71][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[71][3]~feeder_combout\,
	ena => \RAM|s_memory[71][2]~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[71][3]~q\);

-- Location: LCCOMB_X74_Y27_N0
\RAM|s_memory[101][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[101][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[101][3]~feeder_combout\);

-- Location: FF_X74_Y27_N1
\RAM|s_memory[101][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[101][3]~feeder_combout\,
	ena => \RAM|s_memory[101][6]~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[101][3]~q\);

-- Location: FF_X76_Y28_N23
\RAM|s_memory[69][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[69][7]~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[69][3]~q\);

-- Location: LCCOMB_X76_Y28_N22
\RAM|Mux4~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~117_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(5))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(5) & (\RAM|s_memory[101][3]~q\)) # (!\Counter|s_count\(5) & ((\RAM|s_memory[69][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[101][3]~q\,
	datac => \RAM|s_memory[69][3]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux4~117_combout\);

-- Location: FF_X74_Y25_N1
\RAM|s_memory[103][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[103][1]~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[103][3]~q\);

-- Location: LCCOMB_X74_Y25_N0
\RAM|Mux4~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~118_combout\ = (\RAM|Mux4~117_combout\ & (((\RAM|s_memory[103][3]~q\) # (!\Counter|s_count\(1))))) # (!\RAM|Mux4~117_combout\ & (\RAM|s_memory[71][3]~q\ & ((\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[71][3]~q\,
	datab => \RAM|Mux4~117_combout\,
	datac => \RAM|s_memory[103][3]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux4~118_combout\);

-- Location: LCCOMB_X74_Y25_N12
\RAM|Mux4~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~121_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(4)) # (\RAM|Mux4~118_combout\)))) # (!\Counter|s_count\(0) & (\RAM|Mux4~120_combout\ & (!\Counter|s_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|Mux4~120_combout\,
	datac => \Counter|s_count\(4),
	datad => \RAM|Mux4~118_combout\,
	combout => \RAM|Mux4~121_combout\);

-- Location: FF_X67_Y29_N21
\RAM|s_memory[85][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[85][1]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[85][3]~q\);

-- Location: LCCOMB_X68_Y28_N2
\RAM|s_memory[87][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[87][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[87][3]~feeder_combout\);

-- Location: FF_X68_Y28_N3
\RAM|s_memory[87][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[87][3]~feeder_combout\,
	ena => \RAM|s_memory[87][6]~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[87][3]~q\);

-- Location: LCCOMB_X67_Y29_N20
\RAM|Mux4~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~122_combout\ = (\Counter|s_count\(1) & ((\Counter|s_count\(5)) # ((\RAM|s_memory[87][3]~q\)))) # (!\Counter|s_count\(1) & (!\Counter|s_count\(5) & (\RAM|s_memory[85][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[85][3]~q\,
	datad => \RAM|s_memory[87][3]~q\,
	combout => \RAM|Mux4~122_combout\);

-- Location: LCCOMB_X67_Y33_N26
\RAM|s_memory[117][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[117][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[117][3]~feeder_combout\);

-- Location: FF_X67_Y33_N27
\RAM|s_memory[117][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[117][3]~feeder_combout\,
	ena => \RAM|s_memory[117][0]~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[117][3]~q\);

-- Location: FF_X68_Y28_N1
\RAM|s_memory[119][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[119][6]~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[119][3]~q\);

-- Location: LCCOMB_X68_Y28_N0
\RAM|Mux4~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~123_combout\ = (\RAM|Mux4~122_combout\ & (((\RAM|s_memory[119][3]~q\) # (!\Counter|s_count\(5))))) # (!\RAM|Mux4~122_combout\ & (\RAM|s_memory[117][3]~q\ & ((\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~122_combout\,
	datab => \RAM|s_memory[117][3]~q\,
	datac => \RAM|s_memory[119][3]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux4~123_combout\);

-- Location: LCCOMB_X68_Y32_N26
\RAM|s_memory[116][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[116][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[116][3]~feeder_combout\);

-- Location: FF_X68_Y32_N27
\RAM|s_memory[116][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[116][3]~feeder_combout\,
	ena => \RAM|s_memory[116][1]~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[116][3]~q\);

-- Location: FF_X68_Y32_N21
\RAM|s_memory[84][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[84][1]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[84][3]~q\);

-- Location: LCCOMB_X68_Y32_N20
\RAM|Mux4~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~115_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(5))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(5) & (\RAM|s_memory[116][3]~q\)) # (!\Counter|s_count\(5) & ((\RAM|s_memory[84][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[116][3]~q\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[84][3]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux4~115_combout\);

-- Location: FF_X75_Y25_N29
\RAM|s_memory[118][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[118][3]~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[118][3]~q\);

-- Location: LCCOMB_X68_Y25_N20
\RAM|s_memory[86][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[86][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[86][3]~feeder_combout\);

-- Location: FF_X68_Y25_N21
\RAM|s_memory[86][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[86][3]~feeder_combout\,
	ena => \RAM|s_memory[86][6]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[86][3]~q\);

-- Location: LCCOMB_X75_Y25_N28
\RAM|Mux4~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~116_combout\ = (\RAM|Mux4~115_combout\ & (((\RAM|s_memory[118][3]~q\)) # (!\Counter|s_count\(1)))) # (!\RAM|Mux4~115_combout\ & (\Counter|s_count\(1) & ((\RAM|s_memory[86][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~115_combout\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[118][3]~q\,
	datad => \RAM|s_memory[86][3]~q\,
	combout => \RAM|Mux4~116_combout\);

-- Location: LCCOMB_X75_Y25_N26
\RAM|Mux4~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~124_combout\ = (\RAM|Mux4~121_combout\ & (((\RAM|Mux4~123_combout\)) # (!\Counter|s_count\(4)))) # (!\RAM|Mux4~121_combout\ & (\Counter|s_count\(4) & ((\RAM|Mux4~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~121_combout\,
	datab => \Counter|s_count\(4),
	datac => \RAM|Mux4~123_combout\,
	datad => \RAM|Mux4~116_combout\,
	combout => \RAM|Mux4~124_combout\);

-- Location: LCCOMB_X68_Y33_N28
\RAM|s_memory[52][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[52][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[52][3]~feeder_combout\);

-- Location: FF_X68_Y33_N29
\RAM|s_memory[52][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[52][3]~feeder_combout\,
	ena => \RAM|s_memory[52][3]~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[52][3]~q\);

-- Location: FF_X74_Y29_N7
\RAM|s_memory[36][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[36][5]~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[36][3]~q\);

-- Location: LCCOMB_X74_Y29_N6
\RAM|Mux4~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~84_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(4) & (\RAM|s_memory[52][3]~q\)) # (!\Counter|s_count\(4) & ((\RAM|s_memory[36][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[52][3]~q\,
	datac => \RAM|s_memory[36][3]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux4~84_combout\);

-- Location: FF_X69_Y20_N27
\RAM|s_memory[54][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[54][7]~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[54][3]~q\);

-- Location: LCCOMB_X69_Y20_N28
\RAM|s_memory[38][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[38][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[38][3]~feeder_combout\);

-- Location: FF_X69_Y20_N29
\RAM|s_memory[38][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[38][3]~feeder_combout\,
	ena => \RAM|s_memory[38][5]~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[38][3]~q\);

-- Location: LCCOMB_X69_Y20_N26
\RAM|Mux4~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~85_combout\ = (\RAM|Mux4~84_combout\ & (((\RAM|s_memory[54][3]~q\)) # (!\Counter|s_count\(1)))) # (!\RAM|Mux4~84_combout\ & (\Counter|s_count\(1) & ((\RAM|s_memory[38][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~84_combout\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[54][3]~q\,
	datad => \RAM|s_memory[38][3]~q\,
	combout => \RAM|Mux4~85_combout\);

-- Location: LCCOMB_X77_Y27_N28
\RAM|s_memory[20][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[20][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[20][3]~feeder_combout\);

-- Location: FF_X77_Y27_N29
\RAM|s_memory[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[20][3]~feeder_combout\,
	ena => \RAM|s_memory[20][5]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[20][3]~q\);

-- Location: FF_X74_Y29_N5
\RAM|s_memory[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[4][1]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[4][3]~q\);

-- Location: LCCOMB_X74_Y29_N4
\RAM|Mux4~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~88_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(4) & (\RAM|s_memory[20][3]~q\)) # (!\Counter|s_count\(4) & ((\RAM|s_memory[4][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[20][3]~q\,
	datac => \RAM|s_memory[4][3]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux4~88_combout\);

-- Location: LCCOMB_X75_Y23_N2
\RAM|s_memory[6][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[6][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[6][3]~feeder_combout\);

-- Location: FF_X75_Y23_N3
\RAM|s_memory[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[6][3]~feeder_combout\,
	ena => \RAM|s_memory[6][7]~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[6][3]~q\);

-- Location: FF_X75_Y23_N1
\RAM|s_memory[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[22][3]~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[22][3]~q\);

-- Location: LCCOMB_X75_Y23_N0
\RAM|Mux4~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~89_combout\ = (\RAM|Mux4~88_combout\ & (((\RAM|s_memory[22][3]~q\) # (!\Counter|s_count\(1))))) # (!\RAM|Mux4~88_combout\ & (\RAM|s_memory[6][3]~q\ & ((\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~88_combout\,
	datab => \RAM|s_memory[6][3]~q\,
	datac => \RAM|s_memory[22][3]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux4~89_combout\);

-- Location: LCCOMB_X77_Y28_N18
\RAM|s_memory[21][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[21][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[21][3]~feeder_combout\);

-- Location: FF_X77_Y28_N19
\RAM|s_memory[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[21][3]~feeder_combout\,
	ena => \RAM|s_memory[21][0]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[21][3]~q\);

-- Location: FF_X76_Y28_N5
\RAM|s_memory[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[5][5]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[5][3]~q\);

-- Location: LCCOMB_X76_Y28_N4
\RAM|Mux4~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~86_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(4) & (\RAM|s_memory[21][3]~q\)) # (!\Counter|s_count\(4) & ((\RAM|s_memory[5][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[21][3]~q\,
	datac => \RAM|s_memory[5][3]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux4~86_combout\);

-- Location: FF_X72_Y22_N31
\RAM|s_memory[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[23][3]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[23][3]~q\);

-- Location: LCCOMB_X72_Y22_N20
\RAM|s_memory[7][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[7][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[7][3]~feeder_combout\);

-- Location: FF_X72_Y22_N21
\RAM|s_memory[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[7][3]~feeder_combout\,
	ena => \RAM|s_memory[7][5]~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[7][3]~q\);

-- Location: LCCOMB_X72_Y22_N30
\RAM|Mux4~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~87_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux4~86_combout\ & (\RAM|s_memory[23][3]~q\)) # (!\RAM|Mux4~86_combout\ & ((\RAM|s_memory[7][3]~q\))))) # (!\Counter|s_count\(1) & (\RAM|Mux4~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|Mux4~86_combout\,
	datac => \RAM|s_memory[23][3]~q\,
	datad => \RAM|s_memory[7][3]~q\,
	combout => \RAM|Mux4~87_combout\);

-- Location: LCCOMB_X73_Y21_N16
\RAM|Mux4~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~90_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(0))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(0) & ((\RAM|Mux4~87_combout\))) # (!\Counter|s_count\(0) & (\RAM|Mux4~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~89_combout\,
	datab => \RAM|Mux4~87_combout\,
	datac => \Counter|s_count\(5),
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux4~90_combout\);

-- Location: LCCOMB_X67_Y33_N4
\RAM|s_memory[53][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[53][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[53][3]~feeder_combout\);

-- Location: FF_X67_Y33_N5
\RAM|s_memory[53][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[53][3]~feeder_combout\,
	ena => \RAM|s_memory[53][7]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[53][3]~q\);

-- Location: FF_X74_Y27_N7
\RAM|s_memory[37][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[37][4]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[37][3]~q\);

-- Location: LCCOMB_X74_Y27_N6
\RAM|Mux4~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~91_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(4) & (\RAM|s_memory[53][3]~q\)) # (!\Counter|s_count\(4) & ((\RAM|s_memory[37][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[53][3]~q\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[37][3]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux4~91_combout\);

-- Location: FF_X70_Y22_N9
\RAM|s_memory[55][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[55][7]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[55][3]~q\);

-- Location: LCCOMB_X70_Y22_N18
\RAM|s_memory[39][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[39][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[39][3]~feeder_combout\);

-- Location: FF_X70_Y22_N19
\RAM|s_memory[39][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[39][3]~feeder_combout\,
	ena => \RAM|s_memory[39][2]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[39][3]~q\);

-- Location: LCCOMB_X70_Y22_N8
\RAM|Mux4~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~92_combout\ = (\RAM|Mux4~91_combout\ & (((\RAM|s_memory[55][3]~q\)) # (!\Counter|s_count\(1)))) # (!\RAM|Mux4~91_combout\ & (\Counter|s_count\(1) & ((\RAM|s_memory[39][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~91_combout\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[55][3]~q\,
	datad => \RAM|s_memory[39][3]~q\,
	combout => \RAM|Mux4~92_combout\);

-- Location: LCCOMB_X70_Y21_N26
\RAM|Mux4~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~93_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux4~90_combout\ & ((\RAM|Mux4~92_combout\))) # (!\RAM|Mux4~90_combout\ & (\RAM|Mux4~85_combout\)))) # (!\Counter|s_count\(5) & (((\RAM|Mux4~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux4~85_combout\,
	datac => \RAM|Mux4~90_combout\,
	datad => \RAM|Mux4~92_combout\,
	combout => \RAM|Mux4~93_combout\);

-- Location: LCCOMB_X65_Y32_N0
\RAM|s_memory[113][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[113][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[113][3]~feeder_combout\);

-- Location: FF_X65_Y32_N1
\RAM|s_memory[113][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[113][3]~feeder_combout\,
	ena => \RAM|s_memory[113][4]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[113][3]~q\);

-- Location: FF_X66_Y32_N5
\RAM|s_memory[81][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[81][5]~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[81][3]~q\);

-- Location: LCCOMB_X66_Y32_N4
\RAM|Mux4~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~101_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(5))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(5) & (\RAM|s_memory[113][3]~q\)) # (!\Counter|s_count\(5) & ((\RAM|s_memory[81][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[113][3]~q\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[81][3]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux4~101_combout\);

-- Location: FF_X74_Y28_N13
\RAM|s_memory[115][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[115][4]~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[115][3]~q\);

-- Location: LCCOMB_X72_Y28_N24
\RAM|s_memory[83][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[83][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[83][3]~feeder_combout\);

-- Location: FF_X72_Y28_N25
\RAM|s_memory[83][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[83][3]~feeder_combout\,
	ena => \RAM|s_memory[83][5]~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[83][3]~q\);

-- Location: LCCOMB_X74_Y28_N12
\RAM|Mux4~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~102_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux4~101_combout\ & (\RAM|s_memory[115][3]~q\)) # (!\RAM|Mux4~101_combout\ & ((\RAM|s_memory[83][3]~q\))))) # (!\Counter|s_count\(1) & (\RAM|Mux4~101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|Mux4~101_combout\,
	datac => \RAM|s_memory[115][3]~q\,
	datad => \RAM|s_memory[83][3]~q\,
	combout => \RAM|Mux4~102_combout\);

-- Location: LCCOMB_X73_Y26_N6
\RAM|s_memory[82][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[82][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[82][3]~feeder_combout\);

-- Location: FF_X73_Y26_N7
\RAM|s_memory[82][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[82][3]~feeder_combout\,
	ena => \RAM|s_memory[82][0]~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[82][3]~q\);

-- Location: FF_X76_Y26_N27
\RAM|s_memory[114][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[114][3]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[114][3]~q\);

-- Location: LCCOMB_X69_Y33_N20
\RAM|s_memory[112][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[112][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[112][3]~feeder_combout\);

-- Location: FF_X69_Y33_N21
\RAM|s_memory[112][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[112][3]~feeder_combout\,
	ena => \RAM|s_memory[112][3]~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[112][3]~q\);

-- Location: FF_X69_Y30_N13
\RAM|s_memory[80][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[80][0]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[80][3]~q\);

-- Location: LCCOMB_X69_Y30_N12
\RAM|Mux4~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~94_combout\ = (\Counter|s_count\(5) & ((\RAM|s_memory[112][3]~q\) # ((\Counter|s_count\(1))))) # (!\Counter|s_count\(5) & (((\RAM|s_memory[80][3]~q\ & !\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|s_memory[112][3]~q\,
	datac => \RAM|s_memory[80][3]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux4~94_combout\);

-- Location: LCCOMB_X76_Y26_N26
\RAM|Mux4~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~95_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux4~94_combout\ & ((\RAM|s_memory[114][3]~q\))) # (!\RAM|Mux4~94_combout\ & (\RAM|s_memory[82][3]~q\)))) # (!\Counter|s_count\(1) & (((\RAM|Mux4~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[82][3]~q\,
	datac => \RAM|s_memory[114][3]~q\,
	datad => \RAM|Mux4~94_combout\,
	combout => \RAM|Mux4~95_combout\);

-- Location: FF_X75_Y30_N19
\RAM|s_memory[64][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[64][1]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[64][3]~q\);

-- Location: LCCOMB_X74_Y30_N14
\RAM|s_memory[96][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[96][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[96][3]~feeder_combout\);

-- Location: FF_X74_Y30_N15
\RAM|s_memory[96][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[96][3]~feeder_combout\,
	ena => \RAM|s_memory[96][1]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[96][3]~q\);

-- Location: LCCOMB_X75_Y30_N18
\RAM|Mux4~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~98_combout\ = (\Counter|s_count\(5) & ((\Counter|s_count\(1)) # ((\RAM|s_memory[96][3]~q\)))) # (!\Counter|s_count\(5) & (!\Counter|s_count\(1) & (\RAM|s_memory[64][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[64][3]~q\,
	datad => \RAM|s_memory[96][3]~q\,
	combout => \RAM|Mux4~98_combout\);

-- Location: FF_X76_Y26_N5
\RAM|s_memory[98][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[98][6]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[98][3]~q\);

-- Location: LCCOMB_X73_Y26_N20
\RAM|s_memory[66][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[66][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[66][3]~feeder_combout\);

-- Location: FF_X73_Y26_N21
\RAM|s_memory[66][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[66][3]~feeder_combout\,
	ena => \RAM|s_memory[66][4]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[66][3]~q\);

-- Location: LCCOMB_X76_Y26_N4
\RAM|Mux4~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~99_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux4~98_combout\ & (\RAM|s_memory[98][3]~q\)) # (!\RAM|Mux4~98_combout\ & ((\RAM|s_memory[66][3]~q\))))) # (!\Counter|s_count\(1) & (\RAM|Mux4~98_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|Mux4~98_combout\,
	datac => \RAM|s_memory[98][3]~q\,
	datad => \RAM|s_memory[66][3]~q\,
	combout => \RAM|Mux4~99_combout\);

-- Location: LCCOMB_X72_Y28_N26
\RAM|s_memory[67][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[67][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[67][3]~feeder_combout\);

-- Location: FF_X72_Y28_N27
\RAM|s_memory[67][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[67][3]~feeder_combout\,
	ena => \RAM|s_memory[67][6]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[67][3]~q\);

-- Location: FF_X74_Y28_N31
\RAM|s_memory[99][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[99][0]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[99][3]~q\);

-- Location: LCCOMB_X73_Y28_N8
\RAM|s_memory[97][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[97][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[97][3]~feeder_combout\);

-- Location: FF_X73_Y28_N9
\RAM|s_memory[97][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[97][3]~feeder_combout\,
	ena => \RAM|s_memory[97][0]~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[97][3]~q\);

-- Location: FF_X70_Y28_N23
\RAM|s_memory[65][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[65][7]~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[65][3]~q\);

-- Location: LCCOMB_X70_Y28_N22
\RAM|Mux4~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~96_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(5))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(5) & (\RAM|s_memory[97][3]~q\)) # (!\Counter|s_count\(5) & ((\RAM|s_memory[65][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[97][3]~q\,
	datac => \RAM|s_memory[65][3]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux4~96_combout\);

-- Location: LCCOMB_X74_Y28_N30
\RAM|Mux4~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~97_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux4~96_combout\ & ((\RAM|s_memory[99][3]~q\))) # (!\RAM|Mux4~96_combout\ & (\RAM|s_memory[67][3]~q\)))) # (!\Counter|s_count\(1) & (((\RAM|Mux4~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[67][3]~q\,
	datac => \RAM|s_memory[99][3]~q\,
	datad => \RAM|Mux4~96_combout\,
	combout => \RAM|Mux4~97_combout\);

-- Location: LCCOMB_X73_Y23_N2
\RAM|Mux4~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~100_combout\ = (\Counter|s_count\(4) & (\Counter|s_count\(0))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(0) & ((\RAM|Mux4~97_combout\))) # (!\Counter|s_count\(0) & (\RAM|Mux4~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(0),
	datac => \RAM|Mux4~99_combout\,
	datad => \RAM|Mux4~97_combout\,
	combout => \RAM|Mux4~100_combout\);

-- Location: LCCOMB_X73_Y23_N12
\RAM|Mux4~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~103_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux4~100_combout\ & (\RAM|Mux4~102_combout\)) # (!\RAM|Mux4~100_combout\ & ((\RAM|Mux4~95_combout\))))) # (!\Counter|s_count\(4) & (((\RAM|Mux4~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|Mux4~102_combout\,
	datac => \RAM|Mux4~95_combout\,
	datad => \RAM|Mux4~100_combout\,
	combout => \RAM|Mux4~103_combout\);

-- Location: FF_X70_Y28_N13
\RAM|s_memory[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[1][0]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[1][3]~q\);

-- Location: LCCOMB_X67_Y32_N8
\RAM|s_memory[17][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[17][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[17][3]~feeder_combout\);

-- Location: FF_X67_Y32_N9
\RAM|s_memory[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[17][3]~feeder_combout\,
	ena => \RAM|s_memory[17][7]~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[17][3]~q\);

-- Location: LCCOMB_X70_Y28_N12
\RAM|Mux4~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~106_combout\ = (\Counter|s_count\(1) & (\Counter|s_count\(4))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(4) & ((\RAM|s_memory[17][3]~q\))) # (!\Counter|s_count\(4) & (\RAM|s_memory[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[1][3]~q\,
	datad => \RAM|s_memory[17][3]~q\,
	combout => \RAM|Mux4~106_combout\);

-- Location: FF_X73_Y23_N11
\RAM|s_memory[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[19][7]~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[19][3]~q\);

-- Location: LCCOMB_X73_Y24_N30
\RAM|s_memory[3][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[3][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[3][3]~feeder_combout\);

-- Location: FF_X73_Y24_N31
\RAM|s_memory[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[3][3]~feeder_combout\,
	ena => \RAM|s_memory[3][5]~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[3][3]~q\);

-- Location: LCCOMB_X73_Y23_N10
\RAM|Mux4~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~107_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux4~106_combout\ & (\RAM|s_memory[19][3]~q\)) # (!\RAM|Mux4~106_combout\ & ((\RAM|s_memory[3][3]~q\))))) # (!\Counter|s_count\(1) & (\RAM|Mux4~106_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|Mux4~106_combout\,
	datac => \RAM|s_memory[19][3]~q\,
	datad => \RAM|s_memory[3][3]~q\,
	combout => \RAM|Mux4~107_combout\);

-- Location: FF_X75_Y30_N29
\RAM|s_memory[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[0][3]~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[0][3]~q\);

-- Location: LCCOMB_X69_Y30_N2
\RAM|s_memory[16][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[16][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[16][3]~feeder_combout\);

-- Location: FF_X69_Y30_N3
\RAM|s_memory[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[16][3]~feeder_combout\,
	ena => \RAM|s_memory[16][7]~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[16][3]~q\);

-- Location: LCCOMB_X75_Y30_N28
\RAM|Mux4~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~108_combout\ = (\Counter|s_count\(4) & ((\Counter|s_count\(1)) # ((\RAM|s_memory[16][3]~q\)))) # (!\Counter|s_count\(4) & (!\Counter|s_count\(1) & (\RAM|s_memory[0][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[0][3]~q\,
	datad => \RAM|s_memory[16][3]~q\,
	combout => \RAM|Mux4~108_combout\);

-- Location: FF_X73_Y23_N25
\RAM|s_memory[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[18][7]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[18][3]~q\);

-- Location: LCCOMB_X73_Y24_N28
\RAM|s_memory[2][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[2][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[2][3]~feeder_combout\);

-- Location: FF_X73_Y24_N29
\RAM|s_memory[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[2][3]~feeder_combout\,
	ena => \RAM|s_memory[2][7]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[2][3]~q\);

-- Location: LCCOMB_X73_Y23_N24
\RAM|Mux4~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~109_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux4~108_combout\ & (\RAM|s_memory[18][3]~q\)) # (!\RAM|Mux4~108_combout\ & ((\RAM|s_memory[2][3]~q\))))) # (!\Counter|s_count\(1) & (\RAM|Mux4~108_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|Mux4~108_combout\,
	datac => \RAM|s_memory[18][3]~q\,
	datad => \RAM|s_memory[2][3]~q\,
	combout => \RAM|Mux4~109_combout\);

-- Location: LCCOMB_X73_Y23_N22
\RAM|Mux4~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~110_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(0))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(0) & (\RAM|Mux4~107_combout\)) # (!\Counter|s_count\(0) & ((\RAM|Mux4~109_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~107_combout\,
	datab => \Counter|s_count\(5),
	datac => \Counter|s_count\(0),
	datad => \RAM|Mux4~109_combout\,
	combout => \RAM|Mux4~110_combout\);

-- Location: LCCOMB_X67_Y32_N6
\RAM|s_memory[49][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[49][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[49][3]~feeder_combout\);

-- Location: FF_X67_Y32_N7
\RAM|s_memory[49][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[49][3]~feeder_combout\,
	ena => \RAM|s_memory[49][0]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[49][3]~q\);

-- Location: FF_X73_Y28_N11
\RAM|s_memory[33][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[33][7]~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[33][3]~q\);

-- Location: LCCOMB_X73_Y28_N10
\RAM|Mux4~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~111_combout\ = (\Counter|s_count\(4) & ((\RAM|s_memory[49][3]~q\) # ((\Counter|s_count\(1))))) # (!\Counter|s_count\(4) & (((\RAM|s_memory[33][3]~q\ & !\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[49][3]~q\,
	datac => \RAM|s_memory[33][3]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux4~111_combout\);

-- Location: FF_X73_Y22_N23
\RAM|s_memory[51][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[51][7]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[51][3]~q\);

-- Location: LCCOMB_X74_Y22_N22
\RAM|s_memory[35][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[35][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[35][3]~feeder_combout\);

-- Location: FF_X74_Y22_N23
\RAM|s_memory[35][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[35][3]~feeder_combout\,
	ena => \RAM|s_memory[35][6]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[35][3]~q\);

-- Location: LCCOMB_X73_Y22_N22
\RAM|Mux4~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~112_combout\ = (\RAM|Mux4~111_combout\ & (((\RAM|s_memory[51][3]~q\)) # (!\Counter|s_count\(1)))) # (!\RAM|Mux4~111_combout\ & (\Counter|s_count\(1) & ((\RAM|s_memory[35][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~111_combout\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[51][3]~q\,
	datad => \RAM|s_memory[35][3]~q\,
	combout => \RAM|Mux4~112_combout\);

-- Location: LCCOMB_X73_Y20_N22
\RAM|s_memory[34][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[34][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[34][3]~feeder_combout\);

-- Location: FF_X73_Y20_N23
\RAM|s_memory[34][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[34][3]~feeder_combout\,
	ena => \RAM|s_memory[34][6]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[34][3]~q\);

-- Location: FF_X74_Y30_N1
\RAM|s_memory[32][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[32][5]~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[32][3]~q\);

-- Location: LCCOMB_X69_Y33_N10
\RAM|s_memory[48][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[48][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[48][3]~feeder_combout\);

-- Location: FF_X69_Y33_N11
\RAM|s_memory[48][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[48][3]~feeder_combout\,
	ena => \RAM|s_memory[48][5]~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[48][3]~q\);

-- Location: LCCOMB_X74_Y30_N0
\RAM|Mux4~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~104_combout\ = (\Counter|s_count\(4) & ((\Counter|s_count\(1)) # ((\RAM|s_memory[48][3]~q\)))) # (!\Counter|s_count\(4) & (!\Counter|s_count\(1) & (\RAM|s_memory[32][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[32][3]~q\,
	datad => \RAM|s_memory[48][3]~q\,
	combout => \RAM|Mux4~104_combout\);

-- Location: FF_X73_Y20_N17
\RAM|s_memory[50][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[50][2]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[50][3]~q\);

-- Location: LCCOMB_X73_Y20_N16
\RAM|Mux4~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~105_combout\ = (\RAM|Mux4~104_combout\ & (((\RAM|s_memory[50][3]~q\) # (!\Counter|s_count\(1))))) # (!\RAM|Mux4~104_combout\ & (\RAM|s_memory[34][3]~q\ & ((\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[34][3]~q\,
	datab => \RAM|Mux4~104_combout\,
	datac => \RAM|s_memory[50][3]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux4~105_combout\);

-- Location: LCCOMB_X74_Y23_N20
\RAM|Mux4~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~113_combout\ = (\RAM|Mux4~110_combout\ & ((\RAM|Mux4~112_combout\) # ((!\Counter|s_count\(5))))) # (!\RAM|Mux4~110_combout\ & (((\RAM|Mux4~105_combout\ & \Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~110_combout\,
	datab => \RAM|Mux4~112_combout\,
	datac => \RAM|Mux4~105_combout\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux4~113_combout\);

-- Location: LCCOMB_X73_Y23_N16
\RAM|Mux4~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~114_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(6) & (\RAM|Mux4~103_combout\)) # (!\Counter|s_count\(6) & ((\RAM|Mux4~113_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~103_combout\,
	datab => \Counter|s_count\(2),
	datac => \RAM|Mux4~113_combout\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux4~114_combout\);

-- Location: LCCOMB_X68_Y23_N16
\RAM|Mux4~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~125_combout\ = (\RAM|Mux4~114_combout\ & ((\RAM|Mux4~124_combout\) # ((!\Counter|s_count\(2))))) # (!\RAM|Mux4~114_combout\ & (((\RAM|Mux4~93_combout\ & \Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~124_combout\,
	datab => \RAM|Mux4~93_combout\,
	datac => \RAM|Mux4~114_combout\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux4~125_combout\);

-- Location: LCCOMB_X68_Y23_N22
\RAM|Mux4~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~126_combout\ = (\Counter|s_count\(3) & ((\Counter|s_count\(7)) # ((\RAM|Mux4~83_combout\)))) # (!\Counter|s_count\(3) & (!\Counter|s_count\(7) & ((\RAM|Mux4~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(7),
	datac => \RAM|Mux4~83_combout\,
	datad => \RAM|Mux4~125_combout\,
	combout => \RAM|Mux4~126_combout\);

-- Location: LCCOMB_X61_Y32_N14
\RAM|s_memory[156][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[156][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[156][3]~feeder_combout\);

-- Location: FF_X61_Y32_N15
\RAM|s_memory[156][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[156][3]~feeder_combout\,
	ena => \RAM|s_memory[156][2]~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[156][3]~q\);

-- Location: LCCOMB_X62_Y28_N18
\RAM|s_memory[142][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[142][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[142][3]~feeder_combout\);

-- Location: FF_X62_Y28_N19
\RAM|s_memory[142][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[142][3]~feeder_combout\,
	ena => \RAM|s_memory[142][6]~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[142][3]~q\);

-- Location: FF_X60_Y29_N1
\RAM|s_memory[140][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[140][6]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[140][3]~q\);

-- Location: LCCOMB_X60_Y29_N0
\RAM|Mux4~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~147_combout\ = (\Counter|s_count\(4) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(1) & (\RAM|s_memory[142][3]~q\)) # (!\Counter|s_count\(1) & ((\RAM|s_memory[140][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[142][3]~q\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[140][3]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux4~147_combout\);

-- Location: FF_X62_Y28_N29
\RAM|s_memory[158][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[158][7]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[158][3]~q\);

-- Location: LCCOMB_X62_Y28_N28
\RAM|Mux4~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~148_combout\ = (\RAM|Mux4~147_combout\ & (((\RAM|s_memory[158][3]~q\) # (!\Counter|s_count\(4))))) # (!\RAM|Mux4~147_combout\ & (\RAM|s_memory[156][3]~q\ & ((\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[156][3]~q\,
	datab => \RAM|Mux4~147_combout\,
	datac => \RAM|s_memory[158][3]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux4~148_combout\);

-- Location: FF_X66_Y24_N11
\RAM|s_memory[172][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[172][7]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[172][3]~q\);

-- Location: LCCOMB_X65_Y24_N2
\RAM|s_memory[174][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[174][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[174][3]~feeder_combout\);

-- Location: FF_X65_Y24_N3
\RAM|s_memory[174][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[174][3]~feeder_combout\,
	ena => \RAM|s_memory[174][1]~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[174][3]~q\);

-- Location: LCCOMB_X66_Y24_N10
\RAM|Mux4~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~154_combout\ = (\Counter|s_count\(4) & (\Counter|s_count\(1))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(1) & ((\RAM|s_memory[174][3]~q\))) # (!\Counter|s_count\(1) & (\RAM|s_memory[172][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[172][3]~q\,
	datad => \RAM|s_memory[174][3]~q\,
	combout => \RAM|Mux4~154_combout\);

-- Location: FF_X65_Y24_N5
\RAM|s_memory[190][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[190][3]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[190][3]~q\);

-- Location: LCCOMB_X66_Y24_N16
\RAM|s_memory[188][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[188][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[188][3]~feeder_combout\);

-- Location: FF_X66_Y24_N17
\RAM|s_memory[188][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[188][3]~feeder_combout\,
	ena => \RAM|s_memory[188][2]~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[188][3]~q\);

-- Location: LCCOMB_X65_Y24_N4
\RAM|Mux4~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~155_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux4~154_combout\ & (\RAM|s_memory[190][3]~q\)) # (!\RAM|Mux4~154_combout\ & ((\RAM|s_memory[188][3]~q\))))) # (!\Counter|s_count\(4) & (\RAM|Mux4~154_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|Mux4~154_combout\,
	datac => \RAM|s_memory[190][3]~q\,
	datad => \RAM|s_memory[188][3]~q\,
	combout => \RAM|Mux4~155_combout\);

-- Location: LCCOMB_X60_Y28_N4
\RAM|s_memory[138][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[138][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[138][3]~feeder_combout\);

-- Location: FF_X60_Y28_N5
\RAM|s_memory[138][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[138][3]~feeder_combout\,
	ena => \RAM|s_memory[138][0]~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[138][3]~q\);

-- Location: FF_X63_Y30_N3
\RAM|s_memory[136][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[136][7]~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[136][3]~q\);

-- Location: LCCOMB_X63_Y30_N2
\RAM|Mux4~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~151_combout\ = (\Counter|s_count\(1) & ((\RAM|s_memory[138][3]~q\) # ((\Counter|s_count\(4))))) # (!\Counter|s_count\(1) & (((\RAM|s_memory[136][3]~q\ & !\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[138][3]~q\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[136][3]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux4~151_combout\);

-- Location: FF_X62_Y30_N27
\RAM|s_memory[154][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[154][3]~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[154][3]~q\);

-- Location: LCCOMB_X63_Y30_N28
\RAM|s_memory[152][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[152][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[152][3]~feeder_combout\);

-- Location: FF_X63_Y30_N29
\RAM|s_memory[152][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[152][3]~feeder_combout\,
	ena => \RAM|s_memory[152][4]~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[152][3]~q\);

-- Location: LCCOMB_X62_Y30_N26
\RAM|Mux4~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~152_combout\ = (\RAM|Mux4~151_combout\ & (((\RAM|s_memory[154][3]~q\)) # (!\Counter|s_count\(4)))) # (!\RAM|Mux4~151_combout\ & (\Counter|s_count\(4) & ((\RAM|s_memory[152][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~151_combout\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[154][3]~q\,
	datad => \RAM|s_memory[152][3]~q\,
	combout => \RAM|Mux4~152_combout\);

-- Location: LCCOMB_X63_Y27_N8
\RAM|s_memory[184][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[184][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[184][3]~feeder_combout\);

-- Location: FF_X63_Y27_N9
\RAM|s_memory[184][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[184][3]~feeder_combout\,
	ena => \RAM|s_memory[184][2]~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[184][3]~q\);

-- Location: FF_X60_Y27_N17
\RAM|s_memory[186][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[186][2]~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[186][3]~q\);

-- Location: FF_X63_Y27_N19
\RAM|s_memory[168][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[168][1]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[168][3]~q\);

-- Location: LCCOMB_X68_Y27_N26
\RAM|s_memory[170][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[170][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[170][3]~feeder_combout\);

-- Location: FF_X68_Y27_N27
\RAM|s_memory[170][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[170][3]~feeder_combout\,
	ena => \RAM|s_memory[170][0]~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[170][3]~q\);

-- Location: LCCOMB_X63_Y27_N18
\RAM|Mux4~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~149_combout\ = (\Counter|s_count\(4) & (\Counter|s_count\(1))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(1) & ((\RAM|s_memory[170][3]~q\))) # (!\Counter|s_count\(1) & (\RAM|s_memory[168][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[168][3]~q\,
	datad => \RAM|s_memory[170][3]~q\,
	combout => \RAM|Mux4~149_combout\);

-- Location: LCCOMB_X60_Y27_N16
\RAM|Mux4~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~150_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux4~149_combout\ & ((\RAM|s_memory[186][3]~q\))) # (!\RAM|Mux4~149_combout\ & (\RAM|s_memory[184][3]~q\)))) # (!\Counter|s_count\(4) & (((\RAM|Mux4~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[184][3]~q\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[186][3]~q\,
	datad => \RAM|Mux4~149_combout\,
	combout => \RAM|Mux4~150_combout\);

-- Location: LCCOMB_X59_Y27_N10
\RAM|Mux4~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~153_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(2)) # (\RAM|Mux4~150_combout\)))) # (!\Counter|s_count\(5) & (\RAM|Mux4~152_combout\ & (!\Counter|s_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux4~152_combout\,
	datac => \Counter|s_count\(2),
	datad => \RAM|Mux4~150_combout\,
	combout => \RAM|Mux4~153_combout\);

-- Location: LCCOMB_X60_Y27_N26
\RAM|Mux4~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~156_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux4~153_combout\ & ((\RAM|Mux4~155_combout\))) # (!\RAM|Mux4~153_combout\ & (\RAM|Mux4~148_combout\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux4~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~148_combout\,
	datab => \RAM|Mux4~155_combout\,
	datac => \Counter|s_count\(2),
	datad => \RAM|Mux4~153_combout\,
	combout => \RAM|Mux4~156_combout\);

-- Location: LCCOMB_X66_Y27_N28
\RAM|s_memory[155][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[155][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[155][3]~feeder_combout\);

-- Location: FF_X66_Y27_N29
\RAM|s_memory[155][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[155][3]~feeder_combout\,
	ena => \RAM|s_memory[155][2]~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[155][3]~q\);

-- Location: FF_X60_Y26_N13
\RAM|s_memory[153][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[153][7]~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[153][3]~q\);

-- Location: LCCOMB_X60_Y26_N12
\RAM|Mux4~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~137_combout\ = (\Counter|s_count\(1) & ((\RAM|s_memory[155][3]~q\) # ((\Counter|s_count\(2))))) # (!\Counter|s_count\(1) & (((\RAM|s_memory[153][3]~q\ & !\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[155][3]~q\,
	datac => \RAM|s_memory[153][3]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux4~137_combout\);

-- Location: FF_X59_Y26_N3
\RAM|s_memory[159][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[159][3]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[159][3]~q\);

-- Location: LCCOMB_X59_Y25_N0
\RAM|s_memory[157][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[157][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[157][3]~feeder_combout\);

-- Location: FF_X59_Y25_N1
\RAM|s_memory[157][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[157][3]~feeder_combout\,
	ena => \RAM|s_memory[157][2]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[157][3]~q\);

-- Location: LCCOMB_X59_Y26_N2
\RAM|Mux4~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~138_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux4~137_combout\ & (\RAM|s_memory[159][3]~q\)) # (!\RAM|Mux4~137_combout\ & ((\RAM|s_memory[157][3]~q\))))) # (!\Counter|s_count\(2) & (\RAM|Mux4~137_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|Mux4~137_combout\,
	datac => \RAM|s_memory[159][3]~q\,
	datad => \RAM|s_memory[157][3]~q\,
	combout => \RAM|Mux4~138_combout\);

-- Location: LCCOMB_X66_Y27_N2
\RAM|s_memory[187][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[187][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[187][3]~feeder_combout\);

-- Location: FF_X66_Y27_N3
\RAM|s_memory[187][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[187][3]~feeder_combout\,
	ena => \RAM|s_memory[187][2]~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[187][3]~q\);

-- Location: FF_X60_Y23_N15
\RAM|s_memory[185][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[185][2]~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[185][3]~q\);

-- Location: LCCOMB_X60_Y23_N14
\RAM|Mux4~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~144_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(1) & (\RAM|s_memory[187][3]~q\)) # (!\Counter|s_count\(1) & ((\RAM|s_memory[185][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[187][3]~q\,
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[185][3]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux4~144_combout\);

-- Location: LCCOMB_X61_Y23_N6
\RAM|s_memory[189][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[189][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[189][3]~feeder_combout\);

-- Location: FF_X61_Y23_N7
\RAM|s_memory[189][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[189][3]~feeder_combout\,
	ena => \RAM|s_memory[189][2]~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[189][3]~q\);

-- Location: FF_X59_Y23_N3
\RAM|s_memory[191][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[191][4]~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[191][3]~q\);

-- Location: LCCOMB_X59_Y23_N2
\RAM|Mux4~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~145_combout\ = (\RAM|Mux4~144_combout\ & (((\RAM|s_memory[191][3]~q\) # (!\Counter|s_count\(2))))) # (!\RAM|Mux4~144_combout\ & (\RAM|s_memory[189][3]~q\ & ((\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~144_combout\,
	datab => \RAM|s_memory[189][3]~q\,
	datac => \RAM|s_memory[191][3]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux4~145_combout\);

-- Location: LCCOMB_X61_Y23_N4
\RAM|s_memory[173][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[173][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[173][3]~feeder_combout\);

-- Location: FF_X61_Y23_N5
\RAM|s_memory[173][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[173][3]~feeder_combout\,
	ena => \RAM|s_memory[173][1]~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[173][3]~q\);

-- Location: FF_X61_Y26_N11
\RAM|s_memory[175][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[175][7]~251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[175][3]~q\);

-- Location: LCCOMB_X60_Y25_N8
\RAM|s_memory[171][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[171][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[171][3]~feeder_combout\);

-- Location: FF_X60_Y25_N9
\RAM|s_memory[171][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[171][3]~feeder_combout\,
	ena => \RAM|s_memory[171][4]~249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[171][3]~q\);

-- Location: FF_X60_Y23_N21
\RAM|s_memory[169][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[169][1]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[169][3]~q\);

-- Location: LCCOMB_X60_Y23_N20
\RAM|Mux4~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~139_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(1) & (\RAM|s_memory[171][3]~q\)) # (!\Counter|s_count\(1) & ((\RAM|s_memory[169][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[171][3]~q\,
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[169][3]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux4~139_combout\);

-- Location: LCCOMB_X61_Y26_N10
\RAM|Mux4~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~140_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux4~139_combout\ & ((\RAM|s_memory[175][3]~q\))) # (!\RAM|Mux4~139_combout\ & (\RAM|s_memory[173][3]~q\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux4~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[173][3]~q\,
	datac => \RAM|s_memory[175][3]~q\,
	datad => \RAM|Mux4~139_combout\,
	combout => \RAM|Mux4~140_combout\);

-- Location: LCCOMB_X62_Y23_N12
\RAM|s_memory[141][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[141][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[141][3]~feeder_combout\);

-- Location: FF_X62_Y23_N13
\RAM|s_memory[141][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[141][3]~feeder_combout\,
	ena => \RAM|s_memory[141][6]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[141][3]~q\);

-- Location: FF_X61_Y26_N9
\RAM|s_memory[143][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[143][5]~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[143][3]~q\);

-- Location: LCCOMB_X58_Y24_N2
\RAM|s_memory[139][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[139][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[139][3]~feeder_combout\);

-- Location: FF_X58_Y24_N3
\RAM|s_memory[139][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[139][3]~feeder_combout\,
	ena => \RAM|s_memory[139][3]~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[139][3]~q\);

-- Location: FF_X60_Y26_N11
\RAM|s_memory[137][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[137][5]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[137][3]~q\);

-- Location: LCCOMB_X60_Y26_N10
\RAM|Mux4~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~141_combout\ = (\Counter|s_count\(1) & ((\RAM|s_memory[139][3]~q\) # ((\Counter|s_count\(2))))) # (!\Counter|s_count\(1) & (((\RAM|s_memory[137][3]~q\ & !\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[139][3]~q\,
	datac => \RAM|s_memory[137][3]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux4~141_combout\);

-- Location: LCCOMB_X61_Y26_N8
\RAM|Mux4~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~142_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux4~141_combout\ & ((\RAM|s_memory[143][3]~q\))) # (!\RAM|Mux4~141_combout\ & (\RAM|s_memory[141][3]~q\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux4~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[141][3]~q\,
	datac => \RAM|s_memory[143][3]~q\,
	datad => \RAM|Mux4~141_combout\,
	combout => \RAM|Mux4~142_combout\);

-- Location: LCCOMB_X60_Y27_N12
\RAM|Mux4~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~143_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux4~140_combout\) # ((\Counter|s_count\(4))))) # (!\Counter|s_count\(5) & (((\RAM|Mux4~142_combout\ & !\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~140_combout\,
	datab => \RAM|Mux4~142_combout\,
	datac => \Counter|s_count\(5),
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux4~143_combout\);

-- Location: LCCOMB_X60_Y27_N6
\RAM|Mux4~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~146_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux4~143_combout\ & ((\RAM|Mux4~145_combout\))) # (!\RAM|Mux4~143_combout\ & (\RAM|Mux4~138_combout\)))) # (!\Counter|s_count\(4) & (((\RAM|Mux4~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~138_combout\,
	datab => \Counter|s_count\(4),
	datac => \RAM|Mux4~145_combout\,
	datad => \RAM|Mux4~143_combout\,
	combout => \RAM|Mux4~146_combout\);

-- Location: LCCOMB_X60_Y27_N8
\RAM|Mux4~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~157_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(6)) # (\RAM|Mux4~146_combout\)))) # (!\Counter|s_count\(0) & (\RAM|Mux4~156_combout\ & (!\Counter|s_count\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~156_combout\,
	datab => \Counter|s_count\(0),
	datac => \Counter|s_count\(6),
	datad => \RAM|Mux4~146_combout\,
	combout => \RAM|Mux4~157_combout\);

-- Location: LCCOMB_X63_Y28_N22
\RAM|s_memory[219][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[219][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[219][3]~feeder_combout\);

-- Location: FF_X63_Y28_N23
\RAM|s_memory[219][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[219][3]~feeder_combout\,
	ena => \RAM|s_memory[219][2]~254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[219][3]~q\);

-- Location: FF_X63_Y28_N29
\RAM|s_memory[223][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[223][0]~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[223][3]~q\);

-- Location: FF_X65_Y28_N25
\RAM|s_memory[203][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[203][4]~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[203][3]~q\);

-- Location: LCCOMB_X61_Y24_N18
\RAM|s_memory[207][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[207][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[207][3]~feeder_combout\);

-- Location: FF_X61_Y24_N19
\RAM|s_memory[207][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[207][3]~feeder_combout\,
	ena => \RAM|s_memory[207][0]~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[207][3]~q\);

-- Location: LCCOMB_X65_Y28_N24
\RAM|Mux4~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~160_combout\ = (\Counter|s_count\(2) & ((\Counter|s_count\(4)) # ((\RAM|s_memory[207][3]~q\)))) # (!\Counter|s_count\(2) & (!\Counter|s_count\(4) & (\RAM|s_memory[203][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[203][3]~q\,
	datad => \RAM|s_memory[207][3]~q\,
	combout => \RAM|Mux4~160_combout\);

-- Location: LCCOMB_X63_Y28_N28
\RAM|Mux4~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~161_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux4~160_combout\ & ((\RAM|s_memory[223][3]~q\))) # (!\RAM|Mux4~160_combout\ & (\RAM|s_memory[219][3]~q\)))) # (!\Counter|s_count\(4) & (((\RAM|Mux4~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[219][3]~q\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[223][3]~q\,
	datad => \RAM|Mux4~160_combout\,
	combout => \RAM|Mux4~161_combout\);

-- Location: LCCOMB_X59_Y28_N8
\RAM|s_memory[217][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[217][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[217][3]~feeder_combout\);

-- Location: FF_X59_Y28_N9
\RAM|s_memory[217][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[217][3]~feeder_combout\,
	ena => \RAM|s_memory[217][2]~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[217][3]~q\);

-- Location: FF_X66_Y28_N13
\RAM|s_memory[221][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[221][5]~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[221][3]~q\);

-- Location: LCCOMB_X62_Y24_N2
\RAM|s_memory[205][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[205][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[205][3]~feeder_combout\);

-- Location: FF_X62_Y24_N3
\RAM|s_memory[205][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[205][3]~feeder_combout\,
	ena => \RAM|s_memory[205][5]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[205][3]~q\);

-- Location: FF_X59_Y28_N15
\RAM|s_memory[201][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[201][2]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[201][3]~q\);

-- Location: LCCOMB_X59_Y28_N14
\RAM|Mux4~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~162_combout\ = (\Counter|s_count\(4) & (((\Counter|s_count\(2))))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(2) & (\RAM|s_memory[205][3]~q\)) # (!\Counter|s_count\(2) & ((\RAM|s_memory[201][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[205][3]~q\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[201][3]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux4~162_combout\);

-- Location: LCCOMB_X66_Y28_N12
\RAM|Mux4~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~163_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux4~162_combout\ & ((\RAM|s_memory[221][3]~q\))) # (!\RAM|Mux4~162_combout\ & (\RAM|s_memory[217][3]~q\)))) # (!\Counter|s_count\(4) & (((\RAM|Mux4~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[217][3]~q\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[221][3]~q\,
	datad => \RAM|Mux4~162_combout\,
	combout => \RAM|Mux4~163_combout\);

-- Location: LCCOMB_X66_Y28_N30
\RAM|Mux4~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~164_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(1) & (\RAM|Mux4~161_combout\)) # (!\Counter|s_count\(1) & ((\RAM|Mux4~163_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux4~161_combout\,
	datac => \Counter|s_count\(1),
	datad => \RAM|Mux4~163_combout\,
	combout => \RAM|Mux4~164_combout\);

-- Location: LCCOMB_X67_Y23_N8
\RAM|s_memory[249][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[249][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[249][3]~feeder_combout\);

-- Location: FF_X67_Y23_N9
\RAM|s_memory[249][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[249][3]~feeder_combout\,
	ena => \RAM|s_memory[249][3]~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[249][3]~q\);

-- Location: LCCOMB_X66_Y23_N28
\RAM|s_memory[237][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[237][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[237][3]~feeder_combout\);

-- Location: FF_X66_Y23_N29
\RAM|s_memory[237][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[237][3]~feeder_combout\,
	ena => \RAM|s_memory[237][3]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[237][3]~q\);

-- Location: FF_X67_Y23_N7
\RAM|s_memory[233][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[233][0]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[233][3]~q\);

-- Location: LCCOMB_X67_Y23_N6
\RAM|Mux4~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~158_combout\ = (\Counter|s_count\(4) & (((\Counter|s_count\(2))))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(2) & (\RAM|s_memory[237][3]~q\)) # (!\Counter|s_count\(2) & ((\RAM|s_memory[233][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[237][3]~q\,
	datac => \RAM|s_memory[233][3]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux4~158_combout\);

-- Location: FF_X68_Y23_N1
\RAM|s_memory[253][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[253][1]~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[253][3]~q\);

-- Location: LCCOMB_X68_Y23_N0
\RAM|Mux4~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~159_combout\ = (\RAM|Mux4~158_combout\ & (((\RAM|s_memory[253][3]~q\) # (!\Counter|s_count\(4))))) # (!\RAM|Mux4~158_combout\ & (\RAM|s_memory[249][3]~q\ & ((\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[249][3]~q\,
	datab => \RAM|Mux4~158_combout\,
	datac => \RAM|s_memory[253][3]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux4~159_combout\);

-- Location: FF_X66_Y26_N27
\RAM|s_memory[255][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[255][4]~255_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[255][3]~q\);

-- Location: FF_X66_Y26_N29
\RAM|s_memory[251][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[251][1]~253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[251][3]~q\);

-- Location: LCCOMB_X63_Y24_N26
\RAM|s_memory[239][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[239][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[239][3]~feeder_combout\);

-- Location: FF_X63_Y24_N27
\RAM|s_memory[239][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[239][3]~feeder_combout\,
	ena => \RAM|s_memory[239][6]~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[239][3]~q\);

-- Location: FF_X63_Y24_N29
\RAM|s_memory[235][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[235][0]~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[235][3]~q\);

-- Location: LCCOMB_X63_Y24_N28
\RAM|Mux4~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~165_combout\ = (\Counter|s_count\(4) & (((\Counter|s_count\(2))))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(2) & (\RAM|s_memory[239][3]~q\)) # (!\Counter|s_count\(2) & ((\RAM|s_memory[235][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[239][3]~q\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[235][3]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux4~165_combout\);

-- Location: LCCOMB_X66_Y26_N28
\RAM|Mux4~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~166_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux4~165_combout\ & (\RAM|s_memory[255][3]~q\)) # (!\RAM|Mux4~165_combout\ & ((\RAM|s_memory[251][3]~q\))))) # (!\Counter|s_count\(4) & (((\RAM|Mux4~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[255][3]~q\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[251][3]~q\,
	datad => \RAM|Mux4~165_combout\,
	combout => \RAM|Mux4~166_combout\);

-- Location: LCCOMB_X68_Y23_N18
\RAM|Mux4~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~167_combout\ = (\RAM|Mux4~164_combout\ & (((\RAM|Mux4~166_combout\) # (!\Counter|s_count\(5))))) # (!\RAM|Mux4~164_combout\ & (\RAM|Mux4~159_combout\ & (\Counter|s_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~164_combout\,
	datab => \RAM|Mux4~159_combout\,
	datac => \Counter|s_count\(5),
	datad => \RAM|Mux4~166_combout\,
	combout => \RAM|Mux4~167_combout\);

-- Location: LCCOMB_X68_Y27_N20
\RAM|s_memory[234][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[234][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[234][3]~feeder_combout\);

-- Location: FF_X68_Y27_N21
\RAM|s_memory[234][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[234][3]~feeder_combout\,
	ena => \RAM|s_memory[234][1]~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[234][3]~q\);

-- Location: FF_X67_Y27_N1
\RAM|s_memory[232][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[232][0]~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[232][3]~q\);

-- Location: LCCOMB_X67_Y27_N0
\RAM|Mux4~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~127_combout\ = (\Counter|s_count\(4) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(1) & (\RAM|s_memory[234][3]~q\)) # (!\Counter|s_count\(1) & ((\RAM|s_memory[232][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[234][3]~q\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[232][3]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux4~127_combout\);

-- Location: FF_X66_Y31_N11
\RAM|s_memory[250][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[250][1]~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[250][3]~q\);

-- Location: LCCOMB_X67_Y27_N6
\RAM|s_memory[248][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[248][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[248][3]~feeder_combout\);

-- Location: FF_X67_Y27_N7
\RAM|s_memory[248][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[248][3]~feeder_combout\,
	ena => \RAM|s_memory[248][0]~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[248][3]~q\);

-- Location: LCCOMB_X66_Y31_N10
\RAM|Mux4~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~128_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux4~127_combout\ & (\RAM|s_memory[250][3]~q\)) # (!\RAM|Mux4~127_combout\ & ((\RAM|s_memory[248][3]~q\))))) # (!\Counter|s_count\(4) & (\RAM|Mux4~127_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|Mux4~127_combout\,
	datac => \RAM|s_memory[250][3]~q\,
	datad => \RAM|s_memory[248][3]~q\,
	combout => \RAM|Mux4~128_combout\);

-- Location: LCCOMB_X65_Y30_N8
\RAM|s_memory[216][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[216][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[216][3]~feeder_combout\);

-- Location: FF_X65_Y30_N9
\RAM|s_memory[216][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[216][3]~feeder_combout\,
	ena => \RAM|s_memory[216][2]~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[216][3]~q\);

-- Location: FF_X66_Y30_N3
\RAM|s_memory[218][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[218][2]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[218][3]~q\);

-- Location: FF_X65_Y30_N19
\RAM|s_memory[200][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[200][1]~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[200][3]~q\);

-- Location: LCCOMB_X58_Y28_N14
\RAM|s_memory[202][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[202][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[202][3]~feeder_combout\);

-- Location: FF_X58_Y28_N15
\RAM|s_memory[202][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[202][3]~feeder_combout\,
	ena => \RAM|s_memory[202][2]~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[202][3]~q\);

-- Location: LCCOMB_X65_Y30_N18
\RAM|Mux4~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~131_combout\ = (\Counter|s_count\(4) & (\Counter|s_count\(1))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(1) & ((\RAM|s_memory[202][3]~q\))) # (!\Counter|s_count\(1) & (\RAM|s_memory[200][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[200][3]~q\,
	datad => \RAM|s_memory[202][3]~q\,
	combout => \RAM|Mux4~131_combout\);

-- Location: LCCOMB_X66_Y30_N2
\RAM|Mux4~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~132_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux4~131_combout\ & ((\RAM|s_memory[218][3]~q\))) # (!\RAM|Mux4~131_combout\ & (\RAM|s_memory[216][3]~q\)))) # (!\Counter|s_count\(4) & (((\RAM|Mux4~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[216][3]~q\,
	datac => \RAM|s_memory[218][3]~q\,
	datad => \RAM|Mux4~131_combout\,
	combout => \RAM|Mux4~132_combout\);

-- Location: LCCOMB_X60_Y30_N14
\RAM|s_memory[220][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[220][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[220][3]~feeder_combout\);

-- Location: FF_X60_Y30_N15
\RAM|s_memory[220][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[220][3]~feeder_combout\,
	ena => \RAM|s_memory[220][2]~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[220][3]~q\);

-- Location: FF_X61_Y30_N11
\RAM|s_memory[222][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[222][0]~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[222][3]~q\);

-- Location: LCCOMB_X60_Y28_N18
\RAM|s_memory[206][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[206][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[206][3]~feeder_combout\);

-- Location: FF_X60_Y28_N19
\RAM|s_memory[206][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[206][3]~feeder_combout\,
	ena => \RAM|s_memory[206][0]~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[206][3]~q\);

-- Location: FF_X60_Y30_N21
\RAM|s_memory[204][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[204][7]~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[204][3]~q\);

-- Location: LCCOMB_X60_Y30_N20
\RAM|Mux4~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~129_combout\ = (\Counter|s_count\(4) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(1) & (\RAM|s_memory[206][3]~q\)) # (!\Counter|s_count\(1) & ((\RAM|s_memory[204][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[206][3]~q\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[204][3]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux4~129_combout\);

-- Location: LCCOMB_X61_Y30_N10
\RAM|Mux4~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~130_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux4~129_combout\ & ((\RAM|s_memory[222][3]~q\))) # (!\RAM|Mux4~129_combout\ & (\RAM|s_memory[220][3]~q\)))) # (!\Counter|s_count\(4) & (((\RAM|Mux4~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[220][3]~q\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[222][3]~q\,
	datad => \RAM|Mux4~129_combout\,
	combout => \RAM|Mux4~130_combout\);

-- Location: LCCOMB_X66_Y31_N16
\RAM|Mux4~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~133_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(2))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(2) & ((\RAM|Mux4~130_combout\))) # (!\Counter|s_count\(2) & (\RAM|Mux4~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~132_combout\,
	datab => \Counter|s_count\(5),
	datac => \RAM|Mux4~130_combout\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux4~133_combout\);

-- Location: LCCOMB_X65_Y27_N2
\RAM|s_memory[252][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[252][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[252][3]~feeder_combout\);

-- Location: FF_X65_Y27_N3
\RAM|s_memory[252][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[252][3]~feeder_combout\,
	ena => \RAM|s_memory[252][4]~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[252][3]~q\);

-- Location: LCCOMB_X61_Y27_N20
\RAM|s_memory[238][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[238][3]~feeder_combout\ = \ArithmeticUnit|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~20_combout\,
	combout => \RAM|s_memory[238][3]~feeder_combout\);

-- Location: FF_X61_Y27_N21
\RAM|s_memory[238][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[238][3]~feeder_combout\,
	ena => \RAM|s_memory[238][4]~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[238][3]~q\);

-- Location: FF_X65_Y27_N9
\RAM|s_memory[236][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[236][6]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[236][3]~q\);

-- Location: LCCOMB_X65_Y27_N8
\RAM|Mux4~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~134_combout\ = (\Counter|s_count\(1) & ((\RAM|s_memory[238][3]~q\) # ((\Counter|s_count\(4))))) # (!\Counter|s_count\(1) & (((\RAM|s_memory[236][3]~q\ & !\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[238][3]~q\,
	datac => \RAM|s_memory[236][3]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux4~134_combout\);

-- Location: FF_X61_Y27_N19
\RAM|s_memory[254][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~20_combout\,
	sload => VCC,
	ena => \RAM|s_memory[254][6]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[254][3]~q\);

-- Location: LCCOMB_X61_Y27_N18
\RAM|Mux4~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~135_combout\ = (\RAM|Mux4~134_combout\ & (((\RAM|s_memory[254][3]~q\) # (!\Counter|s_count\(4))))) # (!\RAM|Mux4~134_combout\ & (\RAM|s_memory[252][3]~q\ & ((\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[252][3]~q\,
	datab => \RAM|Mux4~134_combout\,
	datac => \RAM|s_memory[254][3]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux4~135_combout\);

-- Location: LCCOMB_X66_Y31_N6
\RAM|Mux4~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~136_combout\ = (\RAM|Mux4~133_combout\ & (((\RAM|Mux4~135_combout\) # (!\Counter|s_count\(5))))) # (!\RAM|Mux4~133_combout\ & (\RAM|Mux4~128_combout\ & ((\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~128_combout\,
	datab => \RAM|Mux4~133_combout\,
	datac => \RAM|Mux4~135_combout\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux4~136_combout\);

-- Location: LCCOMB_X68_Y23_N28
\RAM|Mux4~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~168_combout\ = (\RAM|Mux4~157_combout\ & ((\RAM|Mux4~167_combout\) # ((!\Counter|s_count\(6))))) # (!\RAM|Mux4~157_combout\ & (((\RAM|Mux4~136_combout\ & \Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~157_combout\,
	datab => \RAM|Mux4~167_combout\,
	datac => \RAM|Mux4~136_combout\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux4~168_combout\);

-- Location: LCCOMB_X68_Y23_N10
\RAM|Mux4~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux4~169_combout\ = (\Counter|s_count\(7) & ((\RAM|Mux4~126_combout\ & ((\RAM|Mux4~168_combout\))) # (!\RAM|Mux4~126_combout\ & (\RAM|Mux4~41_combout\)))) # (!\Counter|s_count\(7) & (((\RAM|Mux4~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~41_combout\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Mux4~126_combout\,
	datad => \RAM|Mux4~168_combout\,
	combout => \RAM|Mux4~169_combout\);

-- Location: LCCOMB_X67_Y26_N0
\ArithmeticUnit|Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ArithmeticUnit|Add1~19_combout\ = (\KEY[1]~input_o\ & \ArithmeticUnit|Add1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[1]~input_o\,
	datad => \ArithmeticUnit|Add1~8_combout\,
	combout => \ArithmeticUnit|Add1~19_combout\);

-- Location: LCCOMB_X74_Y25_N8
\RAM|s_memory[103][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[103][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[103][4]~feeder_combout\);

-- Location: FF_X74_Y25_N9
\RAM|s_memory[103][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[103][4]~feeder_combout\,
	ena => \RAM|s_memory[103][1]~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[103][4]~q\);

-- Location: LCCOMB_X74_Y24_N18
\RAM|s_memory[110][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[110][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[110][4]~feeder_combout\);

-- Location: FF_X74_Y24_N19
\RAM|s_memory[110][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[110][4]~feeder_combout\,
	ena => \RAM|s_memory[110][3]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[110][4]~q\);

-- Location: FF_X74_Y25_N31
\RAM|s_memory[102][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[102][1]~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[102][4]~q\);

-- Location: LCCOMB_X74_Y25_N30
\RAM|Mux3~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~49_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(3) & (\RAM|s_memory[110][4]~q\)) # (!\Counter|s_count\(3) & ((\RAM|s_memory[102][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[110][4]~q\,
	datac => \RAM|s_memory[102][4]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux3~49_combout\);

-- Location: FF_X74_Y24_N13
\RAM|s_memory[111][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[111][5]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[111][4]~q\);

-- Location: LCCOMB_X74_Y24_N12
\RAM|Mux3~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~50_combout\ = (\RAM|Mux3~49_combout\ & (((\RAM|s_memory[111][4]~q\) # (!\Counter|s_count\(0))))) # (!\RAM|Mux3~49_combout\ & (\RAM|s_memory[103][4]~q\ & ((\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[103][4]~q\,
	datab => \RAM|Mux3~49_combout\,
	datac => \RAM|s_memory[111][4]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux3~50_combout\);

-- Location: LCCOMB_X70_Y22_N10
\RAM|s_memory[39][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[39][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[39][4]~feeder_combout\);

-- Location: FF_X70_Y22_N11
\RAM|s_memory[39][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[39][4]~feeder_combout\,
	ena => \RAM|s_memory[39][2]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[39][4]~q\);

-- Location: FF_X70_Y24_N23
\RAM|s_memory[47][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[47][3]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[47][4]~q\);

-- Location: FF_X70_Y24_N25
\RAM|s_memory[38][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[38][5]~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[38][4]~q\);

-- Location: LCCOMB_X74_Y23_N0
\RAM|s_memory[46][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[46][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[46][4]~feeder_combout\);

-- Location: FF_X74_Y23_N1
\RAM|s_memory[46][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[46][4]~feeder_combout\,
	ena => \RAM|s_memory[46][4]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[46][4]~q\);

-- Location: LCCOMB_X70_Y24_N24
\RAM|Mux3~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~42_combout\ = (\Counter|s_count\(3) & ((\Counter|s_count\(0)) # ((\RAM|s_memory[46][4]~q\)))) # (!\Counter|s_count\(3) & (!\Counter|s_count\(0) & (\RAM|s_memory[38][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[38][4]~q\,
	datad => \RAM|s_memory[46][4]~q\,
	combout => \RAM|Mux3~42_combout\);

-- Location: LCCOMB_X70_Y24_N22
\RAM|Mux3~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~43_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux3~42_combout\ & ((\RAM|s_memory[47][4]~q\))) # (!\RAM|Mux3~42_combout\ & (\RAM|s_memory[39][4]~q\)))) # (!\Counter|s_count\(0) & (((\RAM|Mux3~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[39][4]~q\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[47][4]~q\,
	datad => \RAM|Mux3~42_combout\,
	combout => \RAM|Mux3~43_combout\);

-- Location: FF_X75_Y23_N7
\RAM|s_memory[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[6][7]~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[6][4]~q\);

-- Location: LCCOMB_X73_Y21_N4
\RAM|s_memory[14][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[14][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[14][4]~feeder_combout\);

-- Location: FF_X73_Y21_N5
\RAM|s_memory[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[14][4]~feeder_combout\,
	ena => \RAM|s_memory[14][1]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[14][4]~q\);

-- Location: LCCOMB_X75_Y23_N6
\RAM|Mux3~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~46_combout\ = (\Counter|s_count\(3) & ((\Counter|s_count\(0)) # ((\RAM|s_memory[14][4]~q\)))) # (!\Counter|s_count\(3) & (!\Counter|s_count\(0) & (\RAM|s_memory[6][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[6][4]~q\,
	datad => \RAM|s_memory[14][4]~q\,
	combout => \RAM|Mux3~46_combout\);

-- Location: FF_X70_Y26_N15
\RAM|s_memory[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[15][2]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[15][4]~q\);

-- Location: LCCOMB_X62_Y21_N2
\RAM|s_memory[7][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[7][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[7][4]~feeder_combout\);

-- Location: FF_X62_Y21_N3
\RAM|s_memory[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[7][4]~feeder_combout\,
	ena => \RAM|s_memory[7][5]~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[7][4]~q\);

-- Location: LCCOMB_X70_Y26_N14
\RAM|Mux3~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~47_combout\ = (\RAM|Mux3~46_combout\ & (((\RAM|s_memory[15][4]~q\)) # (!\Counter|s_count\(0)))) # (!\RAM|Mux3~46_combout\ & (\Counter|s_count\(0) & ((\RAM|s_memory[7][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~46_combout\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[15][4]~q\,
	datad => \RAM|s_memory[7][4]~q\,
	combout => \RAM|Mux3~47_combout\);

-- Location: FF_X69_Y25_N11
\RAM|s_memory[70][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[70][5]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[70][4]~q\);

-- Location: LCCOMB_X69_Y25_N0
\RAM|s_memory[78][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[78][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[78][4]~feeder_combout\);

-- Location: FF_X69_Y25_N1
\RAM|s_memory[78][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[78][4]~feeder_combout\,
	ena => \RAM|s_memory[78][4]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[78][4]~q\);

-- Location: LCCOMB_X69_Y25_N10
\RAM|Mux3~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~44_combout\ = (\Counter|s_count\(3) & ((\Counter|s_count\(0)) # ((\RAM|s_memory[78][4]~q\)))) # (!\Counter|s_count\(3) & (!\Counter|s_count\(0) & (\RAM|s_memory[70][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[70][4]~q\,
	datad => \RAM|s_memory[78][4]~q\,
	combout => \RAM|Mux3~44_combout\);

-- Location: FF_X66_Y29_N31
\RAM|s_memory[79][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[79][1]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[79][4]~q\);

-- Location: LCCOMB_X67_Y25_N4
\RAM|s_memory[71][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[71][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[71][4]~feeder_combout\);

-- Location: FF_X67_Y25_N5
\RAM|s_memory[71][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[71][4]~feeder_combout\,
	ena => \RAM|s_memory[71][2]~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[71][4]~q\);

-- Location: LCCOMB_X66_Y29_N30
\RAM|Mux3~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~45_combout\ = (\RAM|Mux3~44_combout\ & (((\RAM|s_memory[79][4]~q\)) # (!\Counter|s_count\(0)))) # (!\RAM|Mux3~44_combout\ & (\Counter|s_count\(0) & ((\RAM|s_memory[71][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~44_combout\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[79][4]~q\,
	datad => \RAM|s_memory[71][4]~q\,
	combout => \RAM|Mux3~45_combout\);

-- Location: LCCOMB_X74_Y26_N6
\RAM|Mux3~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~48_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(6) & ((\RAM|Mux3~45_combout\))) # (!\Counter|s_count\(6) & (\RAM|Mux3~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~47_combout\,
	datab => \Counter|s_count\(5),
	datac => \Counter|s_count\(6),
	datad => \RAM|Mux3~45_combout\,
	combout => \RAM|Mux3~48_combout\);

-- Location: LCCOMB_X75_Y24_N12
\RAM|Mux3~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~51_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux3~48_combout\ & (\RAM|Mux3~50_combout\)) # (!\RAM|Mux3~48_combout\ & ((\RAM|Mux3~43_combout\))))) # (!\Counter|s_count\(5) & (((\RAM|Mux3~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~50_combout\,
	datab => \RAM|Mux3~43_combout\,
	datac => \Counter|s_count\(5),
	datad => \RAM|Mux3~48_combout\,
	combout => \RAM|Mux3~51_combout\);

-- Location: LCCOMB_X72_Y21_N16
\RAM|s_memory[59][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[59][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[59][4]~feeder_combout\);

-- Location: FF_X72_Y21_N17
\RAM|s_memory[59][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[59][4]~feeder_combout\,
	ena => \RAM|s_memory[59][7]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[59][4]~q\);

-- Location: FF_X73_Y22_N29
\RAM|s_memory[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[19][7]~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[19][4]~q\);

-- Location: LCCOMB_X72_Y27_N14
\RAM|s_memory[27][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[27][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[27][4]~feeder_combout\);

-- Location: FF_X72_Y27_N15
\RAM|s_memory[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[27][4]~feeder_combout\,
	ena => \RAM|s_memory[27][5]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[27][4]~q\);

-- Location: LCCOMB_X73_Y22_N28
\RAM|Mux3~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~52_combout\ = (\Counter|s_count\(3) & ((\Counter|s_count\(5)) # ((\RAM|s_memory[27][4]~q\)))) # (!\Counter|s_count\(3) & (!\Counter|s_count\(5) & (\RAM|s_memory[19][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[19][4]~q\,
	datad => \RAM|s_memory[27][4]~q\,
	combout => \RAM|Mux3~52_combout\);

-- Location: LCCOMB_X73_Y22_N18
\RAM|s_memory[51][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[51][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[51][4]~feeder_combout\);

-- Location: FF_X73_Y22_N19
\RAM|s_memory[51][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[51][4]~feeder_combout\,
	ena => \RAM|s_memory[51][7]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[51][4]~q\);

-- Location: LCCOMB_X73_Y21_N2
\RAM|Mux3~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~53_combout\ = (\RAM|Mux3~52_combout\ & ((\RAM|s_memory[59][4]~q\) # ((!\Counter|s_count\(5))))) # (!\RAM|Mux3~52_combout\ & (((\Counter|s_count\(5) & \RAM|s_memory[51][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[59][4]~q\,
	datab => \RAM|Mux3~52_combout\,
	datac => \Counter|s_count\(5),
	datad => \RAM|s_memory[51][4]~q\,
	combout => \RAM|Mux3~53_combout\);

-- Location: LCCOMB_X67_Y28_N30
\RAM|s_memory[91][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[91][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[91][4]~feeder_combout\);

-- Location: FF_X67_Y28_N31
\RAM|s_memory[91][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[91][4]~feeder_combout\,
	ena => \RAM|s_memory[91][6]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[91][4]~q\);

-- Location: FF_X72_Y28_N15
\RAM|s_memory[83][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[83][5]~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[83][4]~q\);

-- Location: LCCOMB_X72_Y28_N14
\RAM|Mux3~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~59_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(3) & (\RAM|s_memory[91][4]~q\)) # (!\Counter|s_count\(3) & ((\RAM|s_memory[83][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|s_memory[91][4]~q\,
	datac => \RAM|s_memory[83][4]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux3~59_combout\);

-- Location: FF_X73_Y32_N13
\RAM|s_memory[123][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[123][1]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[123][4]~q\);

-- Location: LCCOMB_X74_Y28_N4
\RAM|s_memory[115][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[115][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[115][4]~feeder_combout\);

-- Location: FF_X74_Y28_N5
\RAM|s_memory[115][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[115][4]~feeder_combout\,
	ena => \RAM|s_memory[115][4]~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[115][4]~q\);

-- Location: LCCOMB_X73_Y32_N12
\RAM|Mux3~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~60_combout\ = (\RAM|Mux3~59_combout\ & (((\RAM|s_memory[123][4]~q\)) # (!\Counter|s_count\(5)))) # (!\RAM|Mux3~59_combout\ & (\Counter|s_count\(5) & ((\RAM|s_memory[115][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~59_combout\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[123][4]~q\,
	datad => \RAM|s_memory[115][4]~q\,
	combout => \RAM|Mux3~60_combout\);

-- Location: LCCOMB_X73_Y20_N30
\RAM|s_memory[50][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[50][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[50][4]~feeder_combout\);

-- Location: FF_X73_Y20_N31
\RAM|s_memory[50][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[50][4]~feeder_combout\,
	ena => \RAM|s_memory[50][2]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[50][4]~q\);

-- Location: FF_X72_Y23_N17
\RAM|s_memory[58][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[58][7]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[58][4]~q\);

-- Location: FF_X73_Y23_N29
\RAM|s_memory[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[18][7]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[18][4]~q\);

-- Location: LCCOMB_X72_Y27_N28
\RAM|s_memory[26][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[26][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[26][4]~feeder_combout\);

-- Location: FF_X72_Y27_N29
\RAM|s_memory[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[26][4]~feeder_combout\,
	ena => \RAM|s_memory[26][6]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[26][4]~q\);

-- Location: LCCOMB_X73_Y23_N28
\RAM|Mux3~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~56_combout\ = (\Counter|s_count\(3) & ((\Counter|s_count\(5)) # ((\RAM|s_memory[26][4]~q\)))) # (!\Counter|s_count\(3) & (!\Counter|s_count\(5) & (\RAM|s_memory[18][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[18][4]~q\,
	datad => \RAM|s_memory[26][4]~q\,
	combout => \RAM|Mux3~56_combout\);

-- Location: LCCOMB_X72_Y23_N16
\RAM|Mux3~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~57_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux3~56_combout\ & ((\RAM|s_memory[58][4]~q\))) # (!\RAM|Mux3~56_combout\ & (\RAM|s_memory[50][4]~q\)))) # (!\Counter|s_count\(5) & (((\RAM|Mux3~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[50][4]~q\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[58][4]~q\,
	datad => \RAM|Mux3~56_combout\,
	combout => \RAM|Mux3~57_combout\);

-- Location: FF_X73_Y26_N15
\RAM|s_memory[82][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[82][0]~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[82][4]~q\);

-- Location: LCCOMB_X73_Y27_N12
\RAM|s_memory[90][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[90][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[90][4]~feeder_combout\);

-- Location: FF_X73_Y27_N13
\RAM|s_memory[90][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[90][4]~feeder_combout\,
	ena => \RAM|s_memory[90][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[90][4]~q\);

-- Location: LCCOMB_X73_Y26_N14
\RAM|Mux3~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~54_combout\ = (\Counter|s_count\(5) & (\Counter|s_count\(3))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(3) & ((\RAM|s_memory[90][4]~q\))) # (!\Counter|s_count\(3) & (\RAM|s_memory[82][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[82][4]~q\,
	datad => \RAM|s_memory[90][4]~q\,
	combout => \RAM|Mux3~54_combout\);

-- Location: FF_X77_Y26_N23
\RAM|s_memory[122][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[122][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[122][4]~q\);

-- Location: LCCOMB_X76_Y26_N10
\RAM|s_memory[114][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[114][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[114][4]~feeder_combout\);

-- Location: FF_X76_Y26_N11
\RAM|s_memory[114][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[114][4]~feeder_combout\,
	ena => \RAM|s_memory[114][3]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[114][4]~q\);

-- Location: LCCOMB_X77_Y26_N22
\RAM|Mux3~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~55_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux3~54_combout\ & (\RAM|s_memory[122][4]~q\)) # (!\RAM|Mux3~54_combout\ & ((\RAM|s_memory[114][4]~q\))))) # (!\Counter|s_count\(5) & (\RAM|Mux3~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux3~54_combout\,
	datac => \RAM|s_memory[122][4]~q\,
	datad => \RAM|s_memory[114][4]~q\,
	combout => \RAM|Mux3~55_combout\);

-- Location: LCCOMB_X76_Y23_N16
\RAM|Mux3~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~58_combout\ = (\Counter|s_count\(6) & ((\Counter|s_count\(0)) # ((\RAM|Mux3~55_combout\)))) # (!\Counter|s_count\(6) & (!\Counter|s_count\(0) & (\RAM|Mux3~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(0),
	datac => \RAM|Mux3~57_combout\,
	datad => \RAM|Mux3~55_combout\,
	combout => \RAM|Mux3~58_combout\);

-- Location: LCCOMB_X76_Y23_N22
\RAM|Mux3~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~61_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux3~58_combout\ & ((\RAM|Mux3~60_combout\))) # (!\RAM|Mux3~58_combout\ & (\RAM|Mux3~53_combout\)))) # (!\Counter|s_count\(0) & (((\RAM|Mux3~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~53_combout\,
	datab => \Counter|s_count\(0),
	datac => \RAM|Mux3~60_combout\,
	datad => \RAM|Mux3~58_combout\,
	combout => \RAM|Mux3~61_combout\);

-- Location: FF_X73_Y24_N21
\RAM|s_memory[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[2][7]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[2][4]~q\);

-- Location: LCCOMB_X72_Y24_N20
\RAM|s_memory[10][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[10][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[10][4]~feeder_combout\);

-- Location: FF_X72_Y24_N21
\RAM|s_memory[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[10][4]~feeder_combout\,
	ena => \RAM|s_memory[10][3]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[10][4]~q\);

-- Location: LCCOMB_X73_Y24_N20
\RAM|Mux3~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~66_combout\ = (\Counter|s_count\(3) & ((\Counter|s_count\(5)) # ((\RAM|s_memory[10][4]~q\)))) # (!\Counter|s_count\(3) & (!\Counter|s_count\(5) & (\RAM|s_memory[2][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[2][4]~q\,
	datad => \RAM|s_memory[10][4]~q\,
	combout => \RAM|Mux3~66_combout\);

-- Location: LCCOMB_X73_Y20_N0
\RAM|s_memory[34][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[34][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[34][4]~feeder_combout\);

-- Location: FF_X73_Y20_N1
\RAM|s_memory[34][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[34][4]~feeder_combout\,
	ena => \RAM|s_memory[34][6]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[34][4]~q\);

-- Location: FF_X74_Y23_N31
\RAM|s_memory[42][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[42][2]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[42][4]~q\);

-- Location: LCCOMB_X74_Y23_N30
\RAM|Mux3~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~67_combout\ = (\RAM|Mux3~66_combout\ & (((\RAM|s_memory[42][4]~q\) # (!\Counter|s_count\(5))))) # (!\RAM|Mux3~66_combout\ & (\RAM|s_memory[34][4]~q\ & ((\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~66_combout\,
	datab => \RAM|s_memory[34][4]~q\,
	datac => \RAM|s_memory[42][4]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux3~67_combout\);

-- Location: FF_X73_Y26_N17
\RAM|s_memory[66][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[66][4]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[66][4]~q\);

-- Location: LCCOMB_X73_Y27_N30
\RAM|s_memory[74][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[74][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[74][4]~feeder_combout\);

-- Location: FF_X73_Y27_N31
\RAM|s_memory[74][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[74][4]~feeder_combout\,
	ena => \RAM|s_memory[74][1]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[74][4]~q\);

-- Location: LCCOMB_X73_Y26_N16
\RAM|Mux3~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~64_combout\ = (\Counter|s_count\(5) & (\Counter|s_count\(3))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(3) & ((\RAM|s_memory[74][4]~q\))) # (!\Counter|s_count\(3) & (\RAM|s_memory[66][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[66][4]~q\,
	datad => \RAM|s_memory[74][4]~q\,
	combout => \RAM|Mux3~64_combout\);

-- Location: FF_X77_Y26_N21
\RAM|s_memory[106][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[106][1]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[106][4]~q\);

-- Location: LCCOMB_X76_Y26_N16
\RAM|s_memory[98][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[98][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[98][4]~feeder_combout\);

-- Location: FF_X76_Y26_N17
\RAM|s_memory[98][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[98][4]~feeder_combout\,
	ena => \RAM|s_memory[98][6]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[98][4]~q\);

-- Location: LCCOMB_X77_Y26_N20
\RAM|Mux3~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~65_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux3~64_combout\ & (\RAM|s_memory[106][4]~q\)) # (!\RAM|Mux3~64_combout\ & ((\RAM|s_memory[98][4]~q\))))) # (!\Counter|s_count\(5) & (\RAM|Mux3~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux3~64_combout\,
	datac => \RAM|s_memory[106][4]~q\,
	datad => \RAM|s_memory[98][4]~q\,
	combout => \RAM|Mux3~65_combout\);

-- Location: LCCOMB_X77_Y23_N20
\RAM|Mux3~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~68_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(6) & ((\RAM|Mux3~65_combout\))) # (!\Counter|s_count\(6) & (\RAM|Mux3~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|Mux3~67_combout\,
	datac => \Counter|s_count\(6),
	datad => \RAM|Mux3~65_combout\,
	combout => \RAM|Mux3~68_combout\);

-- Location: LCCOMB_X69_Y28_N0
\RAM|s_memory[75][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[75][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[75][4]~feeder_combout\);

-- Location: FF_X69_Y28_N1
\RAM|s_memory[75][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[75][4]~feeder_combout\,
	ena => \RAM|s_memory[75][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[75][4]~q\);

-- Location: FF_X72_Y28_N29
\RAM|s_memory[67][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[67][6]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[67][4]~q\);

-- Location: LCCOMB_X72_Y28_N28
\RAM|Mux3~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~69_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(3) & (\RAM|s_memory[75][4]~q\)) # (!\Counter|s_count\(3) & ((\RAM|s_memory[67][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|s_memory[75][4]~q\,
	datac => \RAM|s_memory[67][4]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux3~69_combout\);

-- Location: LCCOMB_X77_Y28_N20
\RAM|s_memory[99][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[99][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[99][4]~feeder_combout\);

-- Location: FF_X77_Y28_N21
\RAM|s_memory[99][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[99][4]~feeder_combout\,
	ena => \RAM|s_memory[99][0]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[99][4]~q\);

-- Location: FF_X76_Y24_N21
\RAM|s_memory[107][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[107][7]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[107][4]~q\);

-- Location: LCCOMB_X76_Y24_N20
\RAM|Mux3~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~70_combout\ = (\RAM|Mux3~69_combout\ & (((\RAM|s_memory[107][4]~q\) # (!\Counter|s_count\(5))))) # (!\RAM|Mux3~69_combout\ & (\RAM|s_memory[99][4]~q\ & ((\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~69_combout\,
	datab => \RAM|s_memory[99][4]~q\,
	datac => \RAM|s_memory[107][4]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux3~70_combout\);

-- Location: LCCOMB_X68_Y24_N4
\RAM|s_memory[35][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[35][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[35][4]~feeder_combout\);

-- Location: FF_X68_Y24_N5
\RAM|s_memory[35][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[35][4]~feeder_combout\,
	ena => \RAM|s_memory[35][6]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[35][4]~q\);

-- Location: FF_X76_Y23_N29
\RAM|s_memory[43][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[43][2]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[43][4]~q\);

-- Location: FF_X73_Y24_N27
\RAM|s_memory[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[3][5]~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[3][4]~q\);

-- Location: LCCOMB_X72_Y24_N14
\RAM|s_memory[11][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[11][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[11][4]~feeder_combout\);

-- Location: FF_X72_Y24_N15
\RAM|s_memory[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[11][4]~feeder_combout\,
	ena => \RAM|s_memory[11][2]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[11][4]~q\);

-- Location: LCCOMB_X73_Y24_N26
\RAM|Mux3~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~62_combout\ = (\Counter|s_count\(3) & ((\Counter|s_count\(5)) # ((\RAM|s_memory[11][4]~q\)))) # (!\Counter|s_count\(3) & (!\Counter|s_count\(5) & (\RAM|s_memory[3][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[3][4]~q\,
	datad => \RAM|s_memory[11][4]~q\,
	combout => \RAM|Mux3~62_combout\);

-- Location: LCCOMB_X76_Y23_N28
\RAM|Mux3~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~63_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux3~62_combout\ & ((\RAM|s_memory[43][4]~q\))) # (!\RAM|Mux3~62_combout\ & (\RAM|s_memory[35][4]~q\)))) # (!\Counter|s_count\(5) & (((\RAM|Mux3~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[35][4]~q\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[43][4]~q\,
	datad => \RAM|Mux3~62_combout\,
	combout => \RAM|Mux3~63_combout\);

-- Location: LCCOMB_X76_Y23_N6
\RAM|Mux3~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~71_combout\ = (\RAM|Mux3~68_combout\ & ((\RAM|Mux3~70_combout\) # ((!\Counter|s_count\(0))))) # (!\RAM|Mux3~68_combout\ & (((\Counter|s_count\(0) & \RAM|Mux3~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~68_combout\,
	datab => \RAM|Mux3~70_combout\,
	datac => \Counter|s_count\(0),
	datad => \RAM|Mux3~63_combout\,
	combout => \RAM|Mux3~71_combout\);

-- Location: LCCOMB_X76_Y23_N0
\RAM|Mux3~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~72_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(4) & (\RAM|Mux3~61_combout\)) # (!\Counter|s_count\(4) & ((\RAM|Mux3~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~61_combout\,
	datab => \Counter|s_count\(2),
	datac => \Counter|s_count\(4),
	datad => \RAM|Mux3~71_combout\,
	combout => \RAM|Mux3~72_combout\);

-- Location: FF_X75_Y23_N17
\RAM|s_memory[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[22][3]~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[22][4]~q\);

-- Location: LCCOMB_X72_Y26_N20
\RAM|s_memory[30][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[30][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[30][4]~feeder_combout\);

-- Location: FF_X72_Y26_N21
\RAM|s_memory[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[30][4]~feeder_combout\,
	ena => \RAM|s_memory[30][0]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[30][4]~q\);

-- Location: LCCOMB_X75_Y23_N16
\RAM|Mux3~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~77_combout\ = (\Counter|s_count\(3) & ((\Counter|s_count\(0)) # ((\RAM|s_memory[30][4]~q\)))) # (!\Counter|s_count\(3) & (!\Counter|s_count\(0) & (\RAM|s_memory[22][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[22][4]~q\,
	datad => \RAM|s_memory[30][4]~q\,
	combout => \RAM|Mux3~77_combout\);

-- Location: FF_X67_Y28_N13
\RAM|s_memory[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[31][5]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[31][4]~q\);

-- Location: FF_X67_Y26_N29
\RAM|s_memory[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[23][3]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[23][4]~q\);

-- Location: LCCOMB_X67_Y28_N12
\RAM|Mux3~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~78_combout\ = (\RAM|Mux3~77_combout\ & (((\RAM|s_memory[31][4]~q\)) # (!\Counter|s_count\(0)))) # (!\RAM|Mux3~77_combout\ & (\Counter|s_count\(0) & ((\RAM|s_memory[23][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~77_combout\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[31][4]~q\,
	datad => \RAM|s_memory[23][4]~q\,
	combout => \RAM|Mux3~78_combout\);

-- Location: LCCOMB_X69_Y23_N14
\RAM|s_memory[62][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[62][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[62][4]~feeder_combout\);

-- Location: FF_X69_Y23_N15
\RAM|s_memory[62][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[62][4]~feeder_combout\,
	ena => \RAM|s_memory[62][6]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[62][4]~q\);

-- Location: FF_X69_Y20_N5
\RAM|s_memory[54][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[54][7]~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[54][4]~q\);

-- Location: LCCOMB_X69_Y20_N4
\RAM|Mux3~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~75_combout\ = (\Counter|s_count\(3) & ((\RAM|s_memory[62][4]~q\) # ((\Counter|s_count\(0))))) # (!\Counter|s_count\(3) & (((\RAM|s_memory[54][4]~q\ & !\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[62][4]~q\,
	datac => \RAM|s_memory[54][4]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux3~75_combout\);

-- Location: LCCOMB_X70_Y22_N24
\RAM|s_memory[55][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[55][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[55][4]~feeder_combout\);

-- Location: FF_X70_Y22_N25
\RAM|s_memory[55][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[55][4]~feeder_combout\,
	ena => \RAM|s_memory[55][7]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[55][4]~q\);

-- Location: FF_X69_Y22_N15
\RAM|s_memory[63][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[63][5]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[63][4]~q\);

-- Location: LCCOMB_X69_Y22_N14
\RAM|Mux3~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~76_combout\ = (\RAM|Mux3~75_combout\ & (((\RAM|s_memory[63][4]~q\) # (!\Counter|s_count\(0))))) # (!\RAM|Mux3~75_combout\ & (\RAM|s_memory[55][4]~q\ & ((\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~75_combout\,
	datab => \RAM|s_memory[55][4]~q\,
	datac => \RAM|s_memory[63][4]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux3~76_combout\);

-- Location: LCCOMB_X75_Y24_N2
\RAM|Mux3~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~79_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(5))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(5) & ((\RAM|Mux3~76_combout\))) # (!\Counter|s_count\(5) & (\RAM|Mux3~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux3~78_combout\,
	datac => \Counter|s_count\(5),
	datad => \RAM|Mux3~76_combout\,
	combout => \RAM|Mux3~79_combout\);

-- Location: LCCOMB_X69_Y29_N30
\RAM|s_memory[94][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[94][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[94][4]~feeder_combout\);

-- Location: FF_X69_Y29_N31
\RAM|s_memory[94][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[94][4]~feeder_combout\,
	ena => \RAM|s_memory[94][3]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[94][4]~q\);

-- Location: FF_X68_Y25_N7
\RAM|s_memory[86][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[86][6]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[86][4]~q\);

-- Location: LCCOMB_X68_Y25_N6
\RAM|Mux3~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~73_combout\ = (\Counter|s_count\(3) & ((\RAM|s_memory[94][4]~q\) # ((\Counter|s_count\(0))))) # (!\Counter|s_count\(3) & (((\RAM|s_memory[86][4]~q\ & !\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[94][4]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[86][4]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux3~73_combout\);

-- Location: FF_X69_Y29_N25
\RAM|s_memory[95][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[95][5]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[95][4]~q\);

-- Location: LCCOMB_X68_Y28_N18
\RAM|s_memory[87][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[87][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[87][4]~feeder_combout\);

-- Location: FF_X68_Y28_N19
\RAM|s_memory[87][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[87][4]~feeder_combout\,
	ena => \RAM|s_memory[87][6]~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[87][4]~q\);

-- Location: LCCOMB_X69_Y29_N24
\RAM|Mux3~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~74_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux3~73_combout\ & (\RAM|s_memory[95][4]~q\)) # (!\RAM|Mux3~73_combout\ & ((\RAM|s_memory[87][4]~q\))))) # (!\Counter|s_count\(0) & (\RAM|Mux3~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|Mux3~73_combout\,
	datac => \RAM|s_memory[95][4]~q\,
	datad => \RAM|s_memory[87][4]~q\,
	combout => \RAM|Mux3~74_combout\);

-- Location: LCCOMB_X73_Y25_N24
\RAM|s_memory[126][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[126][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[126][4]~feeder_combout\);

-- Location: FF_X73_Y25_N25
\RAM|s_memory[126][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[126][4]~feeder_combout\,
	ena => \RAM|s_memory[126][1]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[126][4]~q\);

-- Location: FF_X75_Y25_N31
\RAM|s_memory[118][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[118][3]~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[118][4]~q\);

-- Location: LCCOMB_X75_Y25_N30
\RAM|Mux3~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~80_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(3) & (\RAM|s_memory[126][4]~q\)) # (!\Counter|s_count\(3) & ((\RAM|s_memory[118][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[126][4]~q\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[118][4]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux3~80_combout\);

-- Location: LCCOMB_X68_Y28_N12
\RAM|s_memory[119][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[119][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[119][4]~feeder_combout\);

-- Location: FF_X68_Y28_N13
\RAM|s_memory[119][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[119][4]~feeder_combout\,
	ena => \RAM|s_memory[119][6]~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[119][4]~q\);

-- Location: FF_X75_Y24_N25
\RAM|s_memory[127][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[127][1]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[127][4]~q\);

-- Location: LCCOMB_X75_Y24_N24
\RAM|Mux3~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~81_combout\ = (\RAM|Mux3~80_combout\ & (((\RAM|s_memory[127][4]~q\) # (!\Counter|s_count\(0))))) # (!\RAM|Mux3~80_combout\ & (\RAM|s_memory[119][4]~q\ & ((\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~80_combout\,
	datab => \RAM|s_memory[119][4]~q\,
	datac => \RAM|s_memory[127][4]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux3~81_combout\);

-- Location: LCCOMB_X75_Y24_N18
\RAM|Mux3~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~82_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux3~79_combout\ & ((\RAM|Mux3~81_combout\))) # (!\RAM|Mux3~79_combout\ & (\RAM|Mux3~74_combout\)))) # (!\Counter|s_count\(6) & (\RAM|Mux3~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux3~79_combout\,
	datac => \RAM|Mux3~74_combout\,
	datad => \RAM|Mux3~81_combout\,
	combout => \RAM|Mux3~82_combout\);

-- Location: LCCOMB_X75_Y24_N4
\RAM|Mux3~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~83_combout\ = (\RAM|Mux3~72_combout\ & (((\RAM|Mux3~82_combout\) # (!\Counter|s_count\(2))))) # (!\RAM|Mux3~72_combout\ & (\RAM|Mux3~51_combout\ & (\Counter|s_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~51_combout\,
	datab => \RAM|Mux3~72_combout\,
	datac => \Counter|s_count\(2),
	datad => \RAM|Mux3~82_combout\,
	combout => \RAM|Mux3~83_combout\);

-- Location: LCCOMB_X76_Y25_N28
\RAM|s_memory[12][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[12][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[12][4]~feeder_combout\);

-- Location: FF_X76_Y25_N29
\RAM|s_memory[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[12][4]~feeder_combout\,
	ena => \RAM|s_memory[12][2]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[12][4]~q\);

-- Location: FF_X74_Y29_N9
\RAM|s_memory[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[4][1]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[4][4]~q\);

-- Location: LCCOMB_X75_Y26_N22
\RAM|s_memory[68][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[68][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[68][4]~feeder_combout\);

-- Location: FF_X75_Y26_N23
\RAM|s_memory[68][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[68][4]~feeder_combout\,
	ena => \RAM|s_memory[68][6]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[68][4]~q\);

-- Location: LCCOMB_X74_Y29_N8
\RAM|Mux3~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~104_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(6))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(6) & ((\RAM|s_memory[68][4]~q\))) # (!\Counter|s_count\(6) & (\RAM|s_memory[4][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[4][4]~q\,
	datad => \RAM|s_memory[68][4]~q\,
	combout => \RAM|Mux3~104_combout\);

-- Location: FF_X72_Y29_N19
\RAM|s_memory[76][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[76][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[76][4]~q\);

-- Location: LCCOMB_X72_Y29_N18
\RAM|Mux3~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~105_combout\ = (\RAM|Mux3~104_combout\ & (((\RAM|s_memory[76][4]~q\) # (!\Counter|s_count\(3))))) # (!\RAM|Mux3~104_combout\ & (\RAM|s_memory[12][4]~q\ & ((\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[12][4]~q\,
	datab => \RAM|Mux3~104_combout\,
	datac => \RAM|s_memory[76][4]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux3~105_combout\);

-- Location: LCCOMB_X68_Y31_N4
\RAM|s_memory[28][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[28][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[28][4]~feeder_combout\);

-- Location: FF_X68_Y31_N5
\RAM|s_memory[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[28][4]~feeder_combout\,
	ena => \RAM|s_memory[28][3]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[28][4]~q\);

-- Location: FF_X68_Y33_N11
\RAM|s_memory[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[20][5]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[20][4]~q\);

-- Location: LCCOMB_X68_Y32_N0
\RAM|s_memory[84][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[84][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[84][4]~feeder_combout\);

-- Location: FF_X68_Y32_N1
\RAM|s_memory[84][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[84][4]~feeder_combout\,
	ena => \RAM|s_memory[84][1]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[84][4]~q\);

-- Location: LCCOMB_X68_Y33_N10
\RAM|Mux3~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~111_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(6))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(6) & ((\RAM|s_memory[84][4]~q\))) # (!\Counter|s_count\(6) & (\RAM|s_memory[20][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[20][4]~q\,
	datad => \RAM|s_memory[84][4]~q\,
	combout => \RAM|Mux3~111_combout\);

-- Location: FF_X68_Y29_N25
\RAM|s_memory[92][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[92][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[92][4]~q\);

-- Location: LCCOMB_X68_Y29_N24
\RAM|Mux3~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~112_combout\ = (\RAM|Mux3~111_combout\ & (((\RAM|s_memory[92][4]~q\) # (!\Counter|s_count\(3))))) # (!\RAM|Mux3~111_combout\ & (\RAM|s_memory[28][4]~q\ & ((\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[28][4]~q\,
	datab => \RAM|Mux3~111_combout\,
	datac => \RAM|s_memory[92][4]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux3~112_combout\);

-- Location: LCCOMB_X75_Y30_N30
\RAM|s_memory[64][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[64][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[64][4]~feeder_combout\);

-- Location: FF_X75_Y30_N31
\RAM|s_memory[64][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[64][4]~feeder_combout\,
	ena => \RAM|s_memory[64][1]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[64][4]~q\);

-- Location: FF_X75_Y30_N17
\RAM|s_memory[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[0][3]~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[0][4]~q\);

-- Location: LCCOMB_X75_Y30_N16
\RAM|Mux3~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~108_combout\ = (\Counter|s_count\(3) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(6) & (\RAM|s_memory[64][4]~q\)) # (!\Counter|s_count\(6) & ((\RAM|s_memory[0][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[64][4]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[0][4]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux3~108_combout\);

-- Location: FF_X76_Y30_N5
\RAM|s_memory[72][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[72][6]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[72][4]~q\);

-- Location: LCCOMB_X76_Y30_N2
\RAM|s_memory[8][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[8][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[8][4]~feeder_combout\);

-- Location: FF_X76_Y30_N3
\RAM|s_memory[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[8][4]~feeder_combout\,
	ena => \RAM|s_memory[8][6]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[8][4]~q\);

-- Location: LCCOMB_X76_Y30_N4
\RAM|Mux3~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~109_combout\ = (\RAM|Mux3~108_combout\ & (((\RAM|s_memory[72][4]~q\)) # (!\Counter|s_count\(3)))) # (!\RAM|Mux3~108_combout\ & (\Counter|s_count\(3) & ((\RAM|s_memory[8][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~108_combout\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[72][4]~q\,
	datad => \RAM|s_memory[8][4]~q\,
	combout => \RAM|Mux3~109_combout\);

-- Location: LCCOMB_X69_Y30_N20
\RAM|s_memory[80][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[80][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[80][4]~feeder_combout\);

-- Location: FF_X69_Y30_N21
\RAM|s_memory[80][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[80][4]~feeder_combout\,
	ena => \RAM|s_memory[80][0]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[80][4]~q\);

-- Location: FF_X69_Y30_N15
\RAM|s_memory[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[16][7]~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[16][4]~q\);

-- Location: LCCOMB_X69_Y30_N14
\RAM|Mux3~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~106_combout\ = (\Counter|s_count\(6) & ((\RAM|s_memory[80][4]~q\) # ((\Counter|s_count\(3))))) # (!\Counter|s_count\(6) & (((\RAM|s_memory[16][4]~q\ & !\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|s_memory[80][4]~q\,
	datac => \RAM|s_memory[16][4]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux3~106_combout\);

-- Location: FF_X72_Y30_N3
\RAM|s_memory[88][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[88][0]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[88][4]~q\);

-- Location: LCCOMB_X72_Y30_N20
\RAM|s_memory[24][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[24][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[24][4]~feeder_combout\);

-- Location: FF_X72_Y30_N21
\RAM|s_memory[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[24][4]~feeder_combout\,
	ena => \RAM|s_memory[24][6]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[24][4]~q\);

-- Location: LCCOMB_X72_Y30_N2
\RAM|Mux3~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~107_combout\ = (\RAM|Mux3~106_combout\ & (((\RAM|s_memory[88][4]~q\)) # (!\Counter|s_count\(3)))) # (!\RAM|Mux3~106_combout\ & (\Counter|s_count\(3) & ((\RAM|s_memory[24][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~106_combout\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[88][4]~q\,
	datad => \RAM|s_memory[24][4]~q\,
	combout => \RAM|Mux3~107_combout\);

-- Location: LCCOMB_X68_Y29_N2
\RAM|Mux3~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~110_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(4) & ((\RAM|Mux3~107_combout\))) # (!\Counter|s_count\(4) & (\RAM|Mux3~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|Mux3~109_combout\,
	datac => \Counter|s_count\(4),
	datad => \RAM|Mux3~107_combout\,
	combout => \RAM|Mux3~110_combout\);

-- Location: LCCOMB_X68_Y29_N30
\RAM|Mux3~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~113_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux3~110_combout\ & ((\RAM|Mux3~112_combout\))) # (!\RAM|Mux3~110_combout\ & (\RAM|Mux3~105_combout\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux3~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~105_combout\,
	datab => \RAM|Mux3~112_combout\,
	datac => \Counter|s_count\(2),
	datad => \RAM|Mux3~110_combout\,
	combout => \RAM|Mux3~113_combout\);

-- Location: LCCOMB_X68_Y30_N12
\RAM|s_memory[56][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[56][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[56][4]~feeder_combout\);

-- Location: FF_X68_Y30_N13
\RAM|s_memory[56][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[56][4]~feeder_combout\,
	ena => \RAM|s_memory[56][7]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[56][4]~q\);

-- Location: FF_X68_Y31_N31
\RAM|s_memory[60][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[60][7]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[60][4]~q\);

-- Location: FF_X69_Y33_N5
\RAM|s_memory[48][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[48][5]~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[48][4]~q\);

-- Location: LCCOMB_X68_Y33_N12
\RAM|s_memory[52][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[52][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[52][4]~feeder_combout\);

-- Location: FF_X68_Y33_N13
\RAM|s_memory[52][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[52][4]~feeder_combout\,
	ena => \RAM|s_memory[52][3]~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[52][4]~q\);

-- Location: LCCOMB_X69_Y33_N4
\RAM|Mux3~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~96_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(2))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(2) & ((\RAM|s_memory[52][4]~q\))) # (!\Counter|s_count\(2) & (\RAM|s_memory[48][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[48][4]~q\,
	datad => \RAM|s_memory[52][4]~q\,
	combout => \RAM|Mux3~96_combout\);

-- Location: LCCOMB_X68_Y31_N30
\RAM|Mux3~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~97_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux3~96_combout\ & ((\RAM|s_memory[60][4]~q\))) # (!\RAM|Mux3~96_combout\ & (\RAM|s_memory[56][4]~q\)))) # (!\Counter|s_count\(3) & (((\RAM|Mux3~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[56][4]~q\,
	datac => \RAM|s_memory[60][4]~q\,
	datad => \RAM|Mux3~96_combout\,
	combout => \RAM|Mux3~97_combout\);

-- Location: LCCOMB_X75_Y27_N10
\RAM|s_memory[40][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[40][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[40][4]~feeder_combout\);

-- Location: FF_X75_Y27_N11
\RAM|s_memory[40][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[40][4]~feeder_combout\,
	ena => \RAM|s_memory[40][4]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[40][4]~q\);

-- Location: LCCOMB_X74_Y29_N18
\RAM|s_memory[36][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[36][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[36][4]~feeder_combout\);

-- Location: FF_X74_Y29_N19
\RAM|s_memory[36][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[36][4]~feeder_combout\,
	ena => \RAM|s_memory[36][5]~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[36][4]~q\);

-- Location: FF_X74_Y30_N5
\RAM|s_memory[32][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[32][5]~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[32][4]~q\);

-- Location: LCCOMB_X74_Y30_N4
\RAM|Mux3~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~98_combout\ = (\Counter|s_count\(3) & (((\Counter|s_count\(2))))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(2) & (\RAM|s_memory[36][4]~q\)) # (!\Counter|s_count\(2) & ((\RAM|s_memory[32][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[36][4]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[32][4]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux3~98_combout\);

-- Location: FF_X76_Y25_N23
\RAM|s_memory[44][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[44][2]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[44][4]~q\);

-- Location: LCCOMB_X76_Y25_N22
\RAM|Mux3~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~99_combout\ = (\RAM|Mux3~98_combout\ & (((\RAM|s_memory[44][4]~q\) # (!\Counter|s_count\(3))))) # (!\RAM|Mux3~98_combout\ & (\RAM|s_memory[40][4]~q\ & ((\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[40][4]~q\,
	datab => \RAM|Mux3~98_combout\,
	datac => \RAM|s_memory[44][4]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux3~99_combout\);

-- Location: LCCOMB_X68_Y29_N12
\RAM|Mux3~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~100_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(4) & (\RAM|Mux3~97_combout\)) # (!\Counter|s_count\(4) & ((\RAM|Mux3~99_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~97_combout\,
	datab => \Counter|s_count\(6),
	datac => \Counter|s_count\(4),
	datad => \RAM|Mux3~99_combout\,
	combout => \RAM|Mux3~100_combout\);

-- Location: LCCOMB_X68_Y30_N30
\RAM|s_memory[120][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[120][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[120][4]~feeder_combout\);

-- Location: FF_X68_Y30_N31
\RAM|s_memory[120][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[120][4]~feeder_combout\,
	ena => \RAM|s_memory[120][6]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[120][4]~q\);

-- Location: FF_X69_Y33_N3
\RAM|s_memory[112][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[112][3]~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[112][4]~q\);

-- Location: LCCOMB_X70_Y33_N24
\RAM|s_memory[116][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[116][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[116][4]~feeder_combout\);

-- Location: FF_X70_Y33_N25
\RAM|s_memory[116][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[116][4]~feeder_combout\,
	ena => \RAM|s_memory[116][1]~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[116][4]~q\);

-- Location: LCCOMB_X69_Y33_N2
\RAM|Mux3~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~101_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(2))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(2) & ((\RAM|s_memory[116][4]~q\))) # (!\Counter|s_count\(2) & (\RAM|s_memory[112][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[112][4]~q\,
	datad => \RAM|s_memory[116][4]~q\,
	combout => \RAM|Mux3~101_combout\);

-- Location: FF_X68_Y29_N23
\RAM|s_memory[124][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[124][1]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[124][4]~q\);

-- Location: LCCOMB_X68_Y29_N22
\RAM|Mux3~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~102_combout\ = (\RAM|Mux3~101_combout\ & (((\RAM|s_memory[124][4]~q\) # (!\Counter|s_count\(3))))) # (!\RAM|Mux3~101_combout\ & (\RAM|s_memory[120][4]~q\ & ((\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[120][4]~q\,
	datab => \RAM|Mux3~101_combout\,
	datac => \RAM|s_memory[124][4]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux3~102_combout\);

-- Location: LCCOMB_X75_Y27_N0
\RAM|s_memory[104][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[104][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[104][4]~feeder_combout\);

-- Location: FF_X75_Y27_N1
\RAM|s_memory[104][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[104][4]~feeder_combout\,
	ena => \RAM|s_memory[104][6]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[104][4]~q\);

-- Location: FF_X72_Y29_N25
\RAM|s_memory[108][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[108][1]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[108][4]~q\);

-- Location: FF_X74_Y30_N31
\RAM|s_memory[96][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[96][1]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[96][4]~q\);

-- Location: LCCOMB_X75_Y26_N16
\RAM|s_memory[100][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[100][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[100][4]~feeder_combout\);

-- Location: FF_X75_Y26_N17
\RAM|s_memory[100][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[100][4]~feeder_combout\,
	ena => \RAM|s_memory[100][6]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[100][4]~q\);

-- Location: LCCOMB_X74_Y30_N30
\RAM|Mux3~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~94_combout\ = (\Counter|s_count\(2) & ((\Counter|s_count\(3)) # ((\RAM|s_memory[100][4]~q\)))) # (!\Counter|s_count\(2) & (!\Counter|s_count\(3) & (\RAM|s_memory[96][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[96][4]~q\,
	datad => \RAM|s_memory[100][4]~q\,
	combout => \RAM|Mux3~94_combout\);

-- Location: LCCOMB_X72_Y29_N24
\RAM|Mux3~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~95_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux3~94_combout\ & ((\RAM|s_memory[108][4]~q\))) # (!\RAM|Mux3~94_combout\ & (\RAM|s_memory[104][4]~q\)))) # (!\Counter|s_count\(3) & (((\RAM|Mux3~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[104][4]~q\,
	datac => \RAM|s_memory[108][4]~q\,
	datad => \RAM|Mux3~94_combout\,
	combout => \RAM|Mux3~95_combout\);

-- Location: LCCOMB_X68_Y29_N4
\RAM|Mux3~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~103_combout\ = (\RAM|Mux3~100_combout\ & (((\RAM|Mux3~102_combout\)) # (!\Counter|s_count\(6)))) # (!\RAM|Mux3~100_combout\ & (\Counter|s_count\(6) & ((\RAM|Mux3~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~100_combout\,
	datab => \Counter|s_count\(6),
	datac => \RAM|Mux3~102_combout\,
	datad => \RAM|Mux3~95_combout\,
	combout => \RAM|Mux3~103_combout\);

-- Location: LCCOMB_X68_Y29_N20
\RAM|Mux3~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~114_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(5))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(5) & ((\RAM|Mux3~103_combout\))) # (!\Counter|s_count\(5) & (\RAM|Mux3~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|Mux3~113_combout\,
	datac => \RAM|Mux3~103_combout\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux3~114_combout\);

-- Location: LCCOMB_X70_Y25_N16
\RAM|s_memory[13][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[13][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[13][4]~feeder_combout\);

-- Location: FF_X70_Y25_N17
\RAM|s_memory[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[13][4]~feeder_combout\,
	ena => \RAM|s_memory[13][2]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[13][4]~q\);

-- Location: FF_X76_Y28_N11
\RAM|s_memory[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[5][5]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[5][4]~q\);

-- Location: LCCOMB_X76_Y28_N10
\RAM|Mux3~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~84_combout\ = (\Counter|s_count\(3) & ((\RAM|s_memory[13][4]~q\) # ((\Counter|s_count\(6))))) # (!\Counter|s_count\(3) & (((\RAM|s_memory[5][4]~q\ & !\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[13][4]~q\,
	datac => \RAM|s_memory[5][4]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux3~84_combout\);

-- Location: FF_X75_Y29_N5
\RAM|s_memory[77][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[77][1]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[77][4]~q\);

-- Location: LCCOMB_X76_Y28_N28
\RAM|s_memory[69][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[69][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[69][4]~feeder_combout\);

-- Location: FF_X76_Y28_N29
\RAM|s_memory[69][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[69][4]~feeder_combout\,
	ena => \RAM|s_memory[69][7]~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[69][4]~q\);

-- Location: LCCOMB_X75_Y29_N4
\RAM|Mux3~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~85_combout\ = (\RAM|Mux3~84_combout\ & (((\RAM|s_memory[77][4]~q\)) # (!\Counter|s_count\(6)))) # (!\RAM|Mux3~84_combout\ & (\Counter|s_count\(6) & ((\RAM|s_memory[69][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~84_combout\,
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[77][4]~q\,
	datad => \RAM|s_memory[69][4]~q\,
	combout => \RAM|Mux3~85_combout\);

-- Location: FF_X67_Y29_N7
\RAM|s_memory[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[21][0]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[21][4]~q\);

-- Location: LCCOMB_X67_Y29_N16
\RAM|s_memory[85][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[85][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[85][4]~feeder_combout\);

-- Location: FF_X67_Y29_N17
\RAM|s_memory[85][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[85][4]~feeder_combout\,
	ena => \RAM|s_memory[85][1]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[85][4]~q\);

-- Location: LCCOMB_X67_Y29_N6
\RAM|Mux3~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~91_combout\ = (\Counter|s_count\(6) & ((\Counter|s_count\(3)) # ((\RAM|s_memory[85][4]~q\)))) # (!\Counter|s_count\(6) & (!\Counter|s_count\(3) & (\RAM|s_memory[21][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[21][4]~q\,
	datad => \RAM|s_memory[85][4]~q\,
	combout => \RAM|Mux3~91_combout\);

-- Location: FF_X67_Y30_N23
\RAM|s_memory[93][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[93][0]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[93][4]~q\);

-- Location: LCCOMB_X67_Y30_N24
\RAM|s_memory[29][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[29][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[29][4]~feeder_combout\);

-- Location: FF_X67_Y30_N25
\RAM|s_memory[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[29][4]~feeder_combout\,
	ena => \RAM|s_memory[29][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[29][4]~q\);

-- Location: LCCOMB_X67_Y30_N22
\RAM|Mux3~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~92_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux3~91_combout\ & (\RAM|s_memory[93][4]~q\)) # (!\RAM|Mux3~91_combout\ & ((\RAM|s_memory[29][4]~q\))))) # (!\Counter|s_count\(3) & (\RAM|Mux3~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|Mux3~91_combout\,
	datac => \RAM|s_memory[93][4]~q\,
	datad => \RAM|s_memory[29][4]~q\,
	combout => \RAM|Mux3~92_combout\);

-- Location: LCCOMB_X66_Y32_N8
\RAM|s_memory[81][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[81][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[81][4]~feeder_combout\);

-- Location: FF_X66_Y32_N9
\RAM|s_memory[81][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[81][4]~feeder_combout\,
	ena => \RAM|s_memory[81][5]~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[81][4]~q\);

-- Location: FF_X67_Y32_N5
\RAM|s_memory[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[17][7]~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[17][4]~q\);

-- Location: LCCOMB_X69_Y31_N0
\RAM|s_memory[25][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[25][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[25][4]~feeder_combout\);

-- Location: FF_X69_Y31_N1
\RAM|s_memory[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[25][4]~feeder_combout\,
	ena => \RAM|s_memory[25][0]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[25][4]~q\);

-- Location: LCCOMB_X67_Y32_N4
\RAM|Mux3~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~86_combout\ = (\Counter|s_count\(6) & (\Counter|s_count\(3))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(3) & ((\RAM|s_memory[25][4]~q\))) # (!\Counter|s_count\(3) & (\RAM|s_memory[17][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[17][4]~q\,
	datad => \RAM|s_memory[25][4]~q\,
	combout => \RAM|Mux3~86_combout\);

-- Location: FF_X69_Y32_N17
\RAM|s_memory[89][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[89][1]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[89][4]~q\);

-- Location: LCCOMB_X69_Y32_N16
\RAM|Mux3~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~87_combout\ = (\RAM|Mux3~86_combout\ & (((\RAM|s_memory[89][4]~q\) # (!\Counter|s_count\(6))))) # (!\RAM|Mux3~86_combout\ & (\RAM|s_memory[81][4]~q\ & ((\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[81][4]~q\,
	datab => \RAM|Mux3~86_combout\,
	datac => \RAM|s_memory[89][4]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux3~87_combout\);

-- Location: FF_X70_Y28_N1
\RAM|s_memory[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[1][0]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[1][4]~q\);

-- Location: LCCOMB_X70_Y25_N22
\RAM|s_memory[9][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[9][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[9][4]~feeder_combout\);

-- Location: FF_X70_Y25_N23
\RAM|s_memory[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[9][4]~feeder_combout\,
	ena => \RAM|s_memory[9][7]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[9][4]~q\);

-- Location: LCCOMB_X70_Y28_N0
\RAM|Mux3~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~88_combout\ = (\Counter|s_count\(6) & (\Counter|s_count\(3))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(3) & ((\RAM|s_memory[9][4]~q\))) # (!\Counter|s_count\(3) & (\RAM|s_memory[1][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[1][4]~q\,
	datad => \RAM|s_memory[9][4]~q\,
	combout => \RAM|Mux3~88_combout\);

-- Location: FF_X70_Y30_N9
\RAM|s_memory[73][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[73][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[73][4]~q\);

-- Location: LCCOMB_X70_Y28_N14
\RAM|s_memory[65][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[65][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[65][4]~feeder_combout\);

-- Location: FF_X70_Y28_N15
\RAM|s_memory[65][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[65][4]~feeder_combout\,
	ena => \RAM|s_memory[65][7]~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[65][4]~q\);

-- Location: LCCOMB_X70_Y30_N8
\RAM|Mux3~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~89_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux3~88_combout\ & (\RAM|s_memory[73][4]~q\)) # (!\RAM|Mux3~88_combout\ & ((\RAM|s_memory[65][4]~q\))))) # (!\Counter|s_count\(6) & (\RAM|Mux3~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux3~88_combout\,
	datac => \RAM|s_memory[73][4]~q\,
	datad => \RAM|s_memory[65][4]~q\,
	combout => \RAM|Mux3~89_combout\);

-- Location: LCCOMB_X69_Y32_N22
\RAM|Mux3~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~90_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux3~87_combout\) # ((\Counter|s_count\(2))))) # (!\Counter|s_count\(4) & (((!\Counter|s_count\(2) & \RAM|Mux3~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|Mux3~87_combout\,
	datac => \Counter|s_count\(2),
	datad => \RAM|Mux3~89_combout\,
	combout => \RAM|Mux3~90_combout\);

-- Location: LCCOMB_X75_Y24_N14
\RAM|Mux3~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~93_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux3~90_combout\ & ((\RAM|Mux3~92_combout\))) # (!\RAM|Mux3~90_combout\ & (\RAM|Mux3~85_combout\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux3~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~85_combout\,
	datab => \RAM|Mux3~92_combout\,
	datac => \Counter|s_count\(2),
	datad => \RAM|Mux3~90_combout\,
	combout => \RAM|Mux3~93_combout\);

-- Location: LCCOMB_X67_Y33_N16
\RAM|s_memory[53][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[53][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[53][4]~feeder_combout\);

-- Location: FF_X67_Y33_N17
\RAM|s_memory[53][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[53][4]~feeder_combout\,
	ena => \RAM|s_memory[53][7]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[53][4]~q\);

-- Location: FF_X67_Y32_N31
\RAM|s_memory[49][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[49][0]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[49][4]~q\);

-- Location: LCCOMB_X67_Y32_N30
\RAM|Mux3~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~117_combout\ = (\Counter|s_count\(3) & (((\Counter|s_count\(2))))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(2) & (\RAM|s_memory[53][4]~q\)) # (!\Counter|s_count\(2) & ((\RAM|s_memory[49][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[53][4]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[49][4]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux3~117_combout\);

-- Location: LCCOMB_X69_Y31_N30
\RAM|s_memory[57][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[57][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[57][4]~feeder_combout\);

-- Location: FF_X69_Y31_N31
\RAM|s_memory[57][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[57][4]~feeder_combout\,
	ena => \RAM|s_memory[57][7]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[57][4]~q\);

-- Location: FF_X67_Y31_N13
\RAM|s_memory[61][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[61][5]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[61][4]~q\);

-- Location: LCCOMB_X67_Y31_N12
\RAM|Mux3~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~118_combout\ = (\RAM|Mux3~117_combout\ & (((\RAM|s_memory[61][4]~q\) # (!\Counter|s_count\(3))))) # (!\RAM|Mux3~117_combout\ & (\RAM|s_memory[57][4]~q\ & ((\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~117_combout\,
	datab => \RAM|s_memory[57][4]~q\,
	datac => \RAM|s_memory[61][4]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux3~118_combout\);

-- Location: LCCOMB_X73_Y30_N18
\RAM|s_memory[41][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[41][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[41][4]~feeder_combout\);

-- Location: FF_X73_Y30_N19
\RAM|s_memory[41][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[41][4]~feeder_combout\,
	ena => \RAM|s_memory[41][2]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[41][4]~q\);

-- Location: FF_X74_Y26_N25
\RAM|s_memory[45][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[45][2]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[45][4]~q\);

-- Location: FF_X73_Y28_N19
\RAM|s_memory[33][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[33][7]~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[33][4]~q\);

-- Location: LCCOMB_X74_Y27_N24
\RAM|s_memory[37][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[37][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[37][4]~feeder_combout\);

-- Location: FF_X74_Y27_N25
\RAM|s_memory[37][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[37][4]~feeder_combout\,
	ena => \RAM|s_memory[37][4]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[37][4]~q\);

-- Location: LCCOMB_X73_Y28_N18
\RAM|Mux3~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~119_combout\ = (\Counter|s_count\(2) & ((\Counter|s_count\(3)) # ((\RAM|s_memory[37][4]~q\)))) # (!\Counter|s_count\(2) & (!\Counter|s_count\(3) & (\RAM|s_memory[33][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[33][4]~q\,
	datad => \RAM|s_memory[37][4]~q\,
	combout => \RAM|Mux3~119_combout\);

-- Location: LCCOMB_X74_Y26_N24
\RAM|Mux3~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~120_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux3~119_combout\ & ((\RAM|s_memory[45][4]~q\))) # (!\RAM|Mux3~119_combout\ & (\RAM|s_memory[41][4]~q\)))) # (!\Counter|s_count\(3) & (((\RAM|Mux3~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[41][4]~q\,
	datac => \RAM|s_memory[45][4]~q\,
	datad => \RAM|Mux3~119_combout\,
	combout => \RAM|Mux3~120_combout\);

-- Location: LCCOMB_X70_Y27_N16
\RAM|Mux3~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~121_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux3~118_combout\) # ((\Counter|s_count\(6))))) # (!\Counter|s_count\(4) & (((\RAM|Mux3~120_combout\ & !\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~118_combout\,
	datab => \RAM|Mux3~120_combout\,
	datac => \Counter|s_count\(4),
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux3~121_combout\);

-- Location: LCCOMB_X75_Y28_N10
\RAM|s_memory[105][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[105][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[105][4]~feeder_combout\);

-- Location: FF_X75_Y28_N11
\RAM|s_memory[105][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[105][4]~feeder_combout\,
	ena => \RAM|s_memory[105][1]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[105][4]~q\);

-- Location: FF_X75_Y28_N5
\RAM|s_memory[109][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[109][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[109][4]~q\);

-- Location: FF_X73_Y28_N21
\RAM|s_memory[97][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[97][0]~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[97][4]~q\);

-- Location: LCCOMB_X74_Y27_N2
\RAM|s_memory[101][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[101][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[101][4]~feeder_combout\);

-- Location: FF_X74_Y27_N3
\RAM|s_memory[101][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[101][4]~feeder_combout\,
	ena => \RAM|s_memory[101][6]~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[101][4]~q\);

-- Location: LCCOMB_X73_Y28_N20
\RAM|Mux3~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~115_combout\ = (\Counter|s_count\(2) & ((\Counter|s_count\(3)) # ((\RAM|s_memory[101][4]~q\)))) # (!\Counter|s_count\(2) & (!\Counter|s_count\(3) & (\RAM|s_memory[97][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[97][4]~q\,
	datad => \RAM|s_memory[101][4]~q\,
	combout => \RAM|Mux3~115_combout\);

-- Location: LCCOMB_X75_Y28_N4
\RAM|Mux3~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~116_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux3~115_combout\ & ((\RAM|s_memory[109][4]~q\))) # (!\RAM|Mux3~115_combout\ & (\RAM|s_memory[105][4]~q\)))) # (!\Counter|s_count\(3) & (((\RAM|Mux3~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[105][4]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[109][4]~q\,
	datad => \RAM|Mux3~115_combout\,
	combout => \RAM|Mux3~116_combout\);

-- Location: FF_X66_Y32_N23
\RAM|s_memory[113][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[113][4]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[113][4]~q\);

-- Location: LCCOMB_X69_Y32_N28
\RAM|s_memory[121][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[121][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[121][4]~feeder_combout\);

-- Location: FF_X69_Y32_N29
\RAM|s_memory[121][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[121][4]~feeder_combout\,
	ena => \RAM|s_memory[121][6]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[121][4]~q\);

-- Location: LCCOMB_X66_Y32_N22
\RAM|Mux3~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~122_combout\ = (\Counter|s_count\(2) & (\Counter|s_count\(3))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(3) & ((\RAM|s_memory[121][4]~q\))) # (!\Counter|s_count\(3) & (\RAM|s_memory[113][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[113][4]~q\,
	datad => \RAM|s_memory[121][4]~q\,
	combout => \RAM|Mux3~122_combout\);

-- Location: FF_X67_Y31_N23
\RAM|s_memory[125][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[125][1]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[125][4]~q\);

-- Location: LCCOMB_X67_Y33_N18
\RAM|s_memory[117][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[117][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[117][4]~feeder_combout\);

-- Location: FF_X67_Y33_N19
\RAM|s_memory[117][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[117][4]~feeder_combout\,
	ena => \RAM|s_memory[117][0]~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[117][4]~q\);

-- Location: LCCOMB_X67_Y31_N22
\RAM|Mux3~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~123_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux3~122_combout\ & (\RAM|s_memory[125][4]~q\)) # (!\RAM|Mux3~122_combout\ & ((\RAM|s_memory[117][4]~q\))))) # (!\Counter|s_count\(2) & (\RAM|Mux3~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|Mux3~122_combout\,
	datac => \RAM|s_memory[125][4]~q\,
	datad => \RAM|s_memory[117][4]~q\,
	combout => \RAM|Mux3~123_combout\);

-- Location: LCCOMB_X75_Y28_N14
\RAM|Mux3~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~124_combout\ = (\RAM|Mux3~121_combout\ & (((\RAM|Mux3~123_combout\)) # (!\Counter|s_count\(6)))) # (!\RAM|Mux3~121_combout\ & (\Counter|s_count\(6) & (\RAM|Mux3~116_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~121_combout\,
	datab => \Counter|s_count\(6),
	datac => \RAM|Mux3~116_combout\,
	datad => \RAM|Mux3~123_combout\,
	combout => \RAM|Mux3~124_combout\);

-- Location: LCCOMB_X75_Y24_N16
\RAM|Mux3~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~125_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux3~114_combout\ & ((\RAM|Mux3~124_combout\))) # (!\RAM|Mux3~114_combout\ & (\RAM|Mux3~93_combout\)))) # (!\Counter|s_count\(0) & (\RAM|Mux3~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|Mux3~114_combout\,
	datac => \RAM|Mux3~93_combout\,
	datad => \RAM|Mux3~124_combout\,
	combout => \RAM|Mux3~125_combout\);

-- Location: LCCOMB_X75_Y24_N10
\RAM|Mux3~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~126_combout\ = (\Counter|s_count\(7) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(7) & ((\Counter|s_count\(1) & (\RAM|Mux3~83_combout\)) # (!\Counter|s_count\(1) & ((\RAM|Mux3~125_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~83_combout\,
	datab => \Counter|s_count\(7),
	datac => \Counter|s_count\(1),
	datad => \RAM|Mux3~125_combout\,
	combout => \RAM|Mux3~126_combout\);

-- Location: LCCOMB_X61_Y30_N28
\RAM|s_memory[222][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[222][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[222][4]~feeder_combout\);

-- Location: FF_X61_Y30_N29
\RAM|s_memory[222][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[222][4]~feeder_combout\,
	ena => \RAM|s_memory[222][0]~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[222][4]~q\);

-- Location: FF_X62_Y28_N27
\RAM|s_memory[158][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[158][7]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[158][4]~q\);

-- Location: LCCOMB_X62_Y28_N26
\RAM|Mux3~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~144_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(6) & (\RAM|s_memory[222][4]~q\)) # (!\Counter|s_count\(6) & ((\RAM|s_memory[158][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[222][4]~q\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[158][4]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux3~144_combout\);

-- Location: LCCOMB_X59_Y26_N28
\RAM|s_memory[159][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[159][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[159][4]~feeder_combout\);

-- Location: FF_X59_Y26_N29
\RAM|s_memory[159][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[159][4]~feeder_combout\,
	ena => \RAM|s_memory[159][3]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[159][4]~q\);

-- Location: FF_X63_Y28_N9
\RAM|s_memory[223][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[223][0]~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[223][4]~q\);

-- Location: LCCOMB_X63_Y28_N8
\RAM|Mux3~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~145_combout\ = (\RAM|Mux3~144_combout\ & (((\RAM|s_memory[223][4]~q\) # (!\Counter|s_count\(0))))) # (!\RAM|Mux3~144_combout\ & (\RAM|s_memory[159][4]~q\ & ((\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~144_combout\,
	datab => \RAM|s_memory[159][4]~q\,
	datac => \RAM|s_memory[223][4]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux3~145_combout\);

-- Location: LCCOMB_X66_Y31_N22
\RAM|s_memory[210][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[210][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[210][4]~feeder_combout\);

-- Location: FF_X66_Y31_N23
\RAM|s_memory[210][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[210][4]~feeder_combout\,
	ena => \RAM|s_memory[210][1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[210][4]~q\);

-- Location: FF_X62_Y27_N3
\RAM|s_memory[211][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[211][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[211][4]~q\);

-- Location: LCCOMB_X61_Y25_N6
\RAM|s_memory[147][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[147][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[147][4]~feeder_combout\);

-- Location: FF_X61_Y25_N7
\RAM|s_memory[147][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[147][4]~feeder_combout\,
	ena => \RAM|s_memory[147][3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[147][4]~q\);

-- Location: FF_X62_Y26_N3
\RAM|s_memory[146][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[146][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[146][4]~q\);

-- Location: LCCOMB_X62_Y26_N2
\RAM|Mux3~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~141_combout\ = (\Counter|s_count\(0) & ((\RAM|s_memory[147][4]~q\) # ((\Counter|s_count\(6))))) # (!\Counter|s_count\(0) & (((\RAM|s_memory[146][4]~q\ & !\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[147][4]~q\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[146][4]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux3~141_combout\);

-- Location: LCCOMB_X62_Y27_N2
\RAM|Mux3~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~142_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux3~141_combout\ & ((\RAM|s_memory[211][4]~q\))) # (!\RAM|Mux3~141_combout\ & (\RAM|s_memory[210][4]~q\)))) # (!\Counter|s_count\(6) & (((\RAM|Mux3~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|s_memory[210][4]~q\,
	datac => \RAM|s_memory[211][4]~q\,
	datad => \RAM|Mux3~141_combout\,
	combout => \RAM|Mux3~142_combout\);

-- Location: LCCOMB_X59_Y24_N22
\RAM|s_memory[155][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[155][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[155][4]~feeder_combout\);

-- Location: FF_X59_Y24_N23
\RAM|s_memory[155][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[155][4]~feeder_combout\,
	ena => \RAM|s_memory[155][2]~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[155][4]~q\);

-- Location: FF_X63_Y28_N15
\RAM|s_memory[219][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[219][2]~254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[219][4]~q\);

-- Location: FF_X62_Y30_N11
\RAM|s_memory[154][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[154][3]~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[154][4]~q\);

-- Location: LCCOMB_X66_Y30_N26
\RAM|s_memory[218][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[218][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[218][4]~feeder_combout\);

-- Location: FF_X66_Y30_N27
\RAM|s_memory[218][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[218][4]~feeder_combout\,
	ena => \RAM|s_memory[218][2]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[218][4]~q\);

-- Location: LCCOMB_X62_Y30_N10
\RAM|Mux3~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~139_combout\ = (\Counter|s_count\(0) & (\Counter|s_count\(6))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(6) & ((\RAM|s_memory[218][4]~q\))) # (!\Counter|s_count\(6) & (\RAM|s_memory[154][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[154][4]~q\,
	datad => \RAM|s_memory[218][4]~q\,
	combout => \RAM|Mux3~139_combout\);

-- Location: LCCOMB_X63_Y28_N14
\RAM|Mux3~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~140_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux3~139_combout\ & ((\RAM|s_memory[219][4]~q\))) # (!\RAM|Mux3~139_combout\ & (\RAM|s_memory[155][4]~q\)))) # (!\Counter|s_count\(0) & (((\RAM|Mux3~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[155][4]~q\,
	datac => \RAM|s_memory[219][4]~q\,
	datad => \RAM|Mux3~139_combout\,
	combout => \RAM|Mux3~140_combout\);

-- Location: LCCOMB_X63_Y24_N0
\RAM|Mux3~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~143_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(3) & ((\RAM|Mux3~140_combout\))) # (!\Counter|s_count\(3) & (\RAM|Mux3~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~142_combout\,
	datab => \Counter|s_count\(2),
	datac => \RAM|Mux3~140_combout\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux3~143_combout\);

-- Location: LCCOMB_X68_Y22_N24
\RAM|s_memory[214][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[214][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[214][4]~feeder_combout\);

-- Location: FF_X68_Y22_N25
\RAM|s_memory[214][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[214][4]~feeder_combout\,
	ena => \RAM|s_memory[214][4]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[214][4]~q\);

-- Location: FF_X68_Y22_N19
\RAM|s_memory[150][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[150][4]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[150][4]~q\);

-- Location: LCCOMB_X67_Y19_N22
\RAM|s_memory[151][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[151][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[151][4]~feeder_combout\);

-- Location: FF_X67_Y19_N23
\RAM|s_memory[151][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[151][4]~feeder_combout\,
	ena => \RAM|s_memory[151][4]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[151][4]~q\);

-- Location: LCCOMB_X68_Y22_N18
\RAM|Mux3~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~137_combout\ = (\Counter|s_count\(0) & ((\Counter|s_count\(6)) # ((\RAM|s_memory[151][4]~q\)))) # (!\Counter|s_count\(0) & (!\Counter|s_count\(6) & (\RAM|s_memory[150][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[150][4]~q\,
	datad => \RAM|s_memory[151][4]~q\,
	combout => \RAM|Mux3~137_combout\);

-- Location: FF_X67_Y19_N21
\RAM|s_memory[215][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[215][2]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[215][4]~q\);

-- Location: LCCOMB_X67_Y19_N20
\RAM|Mux3~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~138_combout\ = (\RAM|Mux3~137_combout\ & (((\RAM|s_memory[215][4]~q\) # (!\Counter|s_count\(6))))) # (!\RAM|Mux3~137_combout\ & (\RAM|s_memory[214][4]~q\ & ((\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[214][4]~q\,
	datab => \RAM|Mux3~137_combout\,
	datac => \RAM|s_memory[215][4]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux3~138_combout\);

-- Location: LCCOMB_X63_Y24_N10
\RAM|Mux3~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~146_combout\ = (\RAM|Mux3~143_combout\ & ((\RAM|Mux3~145_combout\) # ((!\Counter|s_count\(2))))) # (!\RAM|Mux3~143_combout\ & (((\RAM|Mux3~138_combout\ & \Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~145_combout\,
	datab => \RAM|Mux3~143_combout\,
	datac => \RAM|Mux3~138_combout\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux3~146_combout\);

-- Location: FF_X62_Y30_N5
\RAM|s_memory[138][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[138][0]~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[138][4]~q\);

-- Location: LCCOMB_X60_Y25_N30
\RAM|s_memory[139][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[139][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[139][4]~feeder_combout\);

-- Location: FF_X60_Y25_N31
\RAM|s_memory[139][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[139][4]~feeder_combout\,
	ena => \RAM|s_memory[139][3]~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[139][4]~q\);

-- Location: LCCOMB_X62_Y30_N4
\RAM|Mux3~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~149_combout\ = (\Counter|s_count\(0) & ((\Counter|s_count\(6)) # ((\RAM|s_memory[139][4]~q\)))) # (!\Counter|s_count\(0) & (!\Counter|s_count\(6) & (\RAM|s_memory[138][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[138][4]~q\,
	datad => \RAM|s_memory[139][4]~q\,
	combout => \RAM|Mux3~149_combout\);

-- Location: FF_X65_Y28_N17
\RAM|s_memory[203][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[203][4]~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[203][4]~q\);

-- Location: LCCOMB_X66_Y30_N20
\RAM|s_memory[202][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[202][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[202][4]~feeder_combout\);

-- Location: FF_X66_Y30_N21
\RAM|s_memory[202][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[202][4]~feeder_combout\,
	ena => \RAM|s_memory[202][2]~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[202][4]~q\);

-- Location: LCCOMB_X65_Y28_N16
\RAM|Mux3~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~150_combout\ = (\RAM|Mux3~149_combout\ & (((\RAM|s_memory[203][4]~q\)) # (!\Counter|s_count\(6)))) # (!\RAM|Mux3~149_combout\ & (\Counter|s_count\(6) & ((\RAM|s_memory[202][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~149_combout\,
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[203][4]~q\,
	datad => \RAM|s_memory[202][4]~q\,
	combout => \RAM|Mux3~150_combout\);

-- Location: LCCOMB_X63_Y29_N4
\RAM|s_memory[194][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[194][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[194][4]~feeder_combout\);

-- Location: FF_X63_Y29_N5
\RAM|s_memory[194][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[194][4]~feeder_combout\,
	ena => \RAM|s_memory[194][3]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[194][4]~q\);

-- Location: FF_X63_Y29_N15
\RAM|s_memory[130][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[130][4]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[130][4]~q\);

-- Location: LCCOMB_X62_Y29_N4
\RAM|s_memory[131][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[131][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[131][4]~feeder_combout\);

-- Location: FF_X62_Y29_N5
\RAM|s_memory[131][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[131][4]~feeder_combout\,
	ena => \RAM|s_memory[131][4]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[131][4]~q\);

-- Location: LCCOMB_X63_Y29_N14
\RAM|Mux3~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~151_combout\ = (\Counter|s_count\(6) & (\Counter|s_count\(0))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(0) & ((\RAM|s_memory[131][4]~q\))) # (!\Counter|s_count\(0) & (\RAM|s_memory[130][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[130][4]~q\,
	datad => \RAM|s_memory[131][4]~q\,
	combout => \RAM|Mux3~151_combout\);

-- Location: FF_X62_Y29_N3
\RAM|s_memory[195][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[195][5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[195][4]~q\);

-- Location: LCCOMB_X62_Y29_N2
\RAM|Mux3~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~152_combout\ = (\RAM|Mux3~151_combout\ & (((\RAM|s_memory[195][4]~q\) # (!\Counter|s_count\(6))))) # (!\RAM|Mux3~151_combout\ & (\RAM|s_memory[194][4]~q\ & ((\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[194][4]~q\,
	datab => \RAM|Mux3~151_combout\,
	datac => \RAM|s_memory[195][4]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux3~152_combout\);

-- Location: LCCOMB_X65_Y28_N14
\RAM|Mux3~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~153_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux3~150_combout\) # ((\Counter|s_count\(2))))) # (!\Counter|s_count\(3) & (((!\Counter|s_count\(2) & \RAM|Mux3~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|Mux3~150_combout\,
	datac => \Counter|s_count\(2),
	datad => \RAM|Mux3~152_combout\,
	combout => \RAM|Mux3~153_combout\);

-- Location: FF_X66_Y22_N5
\RAM|s_memory[134][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[134][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[134][4]~q\);

-- Location: LCCOMB_X66_Y22_N6
\RAM|s_memory[135][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[135][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[135][4]~feeder_combout\);

-- Location: FF_X66_Y22_N7
\RAM|s_memory[135][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[135][4]~feeder_combout\,
	ena => \RAM|s_memory[135][7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[135][4]~q\);

-- Location: LCCOMB_X66_Y22_N4
\RAM|Mux3~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~147_combout\ = (\Counter|s_count\(6) & (\Counter|s_count\(0))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(0) & ((\RAM|s_memory[135][4]~q\))) # (!\Counter|s_count\(0) & (\RAM|s_memory[134][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[134][4]~q\,
	datad => \RAM|s_memory[135][4]~q\,
	combout => \RAM|Mux3~147_combout\);

-- Location: FF_X67_Y24_N3
\RAM|s_memory[199][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[199][5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[199][4]~q\);

-- Location: LCCOMB_X67_Y24_N16
\RAM|s_memory[198][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[198][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[198][4]~feeder_combout\);

-- Location: FF_X67_Y24_N17
\RAM|s_memory[198][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[198][4]~feeder_combout\,
	ena => \RAM|s_memory[198][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[198][4]~q\);

-- Location: LCCOMB_X67_Y24_N2
\RAM|Mux3~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~148_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux3~147_combout\ & (\RAM|s_memory[199][4]~q\)) # (!\RAM|Mux3~147_combout\ & ((\RAM|s_memory[198][4]~q\))))) # (!\Counter|s_count\(6) & (\RAM|Mux3~147_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux3~147_combout\,
	datac => \RAM|s_memory[199][4]~q\,
	datad => \RAM|s_memory[198][4]~q\,
	combout => \RAM|Mux3~148_combout\);

-- Location: LCCOMB_X61_Y26_N4
\RAM|s_memory[143][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[143][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[143][4]~feeder_combout\);

-- Location: FF_X61_Y26_N5
\RAM|s_memory[143][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[143][4]~feeder_combout\,
	ena => \RAM|s_memory[143][5]~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[143][4]~q\);

-- Location: FF_X61_Y24_N23
\RAM|s_memory[207][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[207][0]~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[207][4]~q\);

-- Location: LCCOMB_X61_Y28_N2
\RAM|s_memory[206][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[206][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[206][4]~feeder_combout\);

-- Location: FF_X61_Y28_N3
\RAM|s_memory[206][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[206][4]~feeder_combout\,
	ena => \RAM|s_memory[206][0]~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[206][4]~q\);

-- Location: FF_X62_Y28_N21
\RAM|s_memory[142][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[142][6]~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[142][4]~q\);

-- Location: LCCOMB_X62_Y28_N20
\RAM|Mux3~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~154_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(6) & (\RAM|s_memory[206][4]~q\)) # (!\Counter|s_count\(6) & ((\RAM|s_memory[142][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[206][4]~q\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[142][4]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux3~154_combout\);

-- Location: LCCOMB_X61_Y24_N22
\RAM|Mux3~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~155_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux3~154_combout\ & ((\RAM|s_memory[207][4]~q\))) # (!\RAM|Mux3~154_combout\ & (\RAM|s_memory[143][4]~q\)))) # (!\Counter|s_count\(0) & (((\RAM|Mux3~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[143][4]~q\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[207][4]~q\,
	datad => \RAM|Mux3~154_combout\,
	combout => \RAM|Mux3~155_combout\);

-- Location: LCCOMB_X61_Y24_N24
\RAM|Mux3~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~156_combout\ = (\RAM|Mux3~153_combout\ & (((\RAM|Mux3~155_combout\) # (!\Counter|s_count\(2))))) # (!\RAM|Mux3~153_combout\ & (\RAM|Mux3~148_combout\ & ((\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~153_combout\,
	datab => \RAM|Mux3~148_combout\,
	datac => \RAM|Mux3~155_combout\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux3~156_combout\);

-- Location: LCCOMB_X63_Y24_N12
\RAM|Mux3~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~157_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux3~146_combout\) # ((\Counter|s_count\(5))))) # (!\Counter|s_count\(4) & (((\RAM|Mux3~156_combout\ & !\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~146_combout\,
	datab => \Counter|s_count\(4),
	datac => \RAM|Mux3~156_combout\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux3~157_combout\);

-- Location: LCCOMB_X62_Y21_N0
\RAM|s_memory[243][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[243][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[243][4]~feeder_combout\);

-- Location: FF_X62_Y21_N1
\RAM|s_memory[243][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[243][4]~feeder_combout\,
	ena => \RAM|s_memory[243][1]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[243][4]~q\);

-- Location: FF_X66_Y26_N19
\RAM|s_memory[251][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[251][1]~253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[251][4]~q\);

-- Location: FF_X66_Y25_N1
\RAM|s_memory[242][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[242][4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[242][4]~q\);

-- Location: LCCOMB_X66_Y31_N0
\RAM|s_memory[250][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[250][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[250][4]~feeder_combout\);

-- Location: FF_X66_Y31_N1
\RAM|s_memory[250][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[250][4]~feeder_combout\,
	ena => \RAM|s_memory[250][1]~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[250][4]~q\);

-- Location: LCCOMB_X66_Y25_N0
\RAM|Mux3~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~158_combout\ = (\Counter|s_count\(3) & ((\Counter|s_count\(0)) # ((\RAM|s_memory[250][4]~q\)))) # (!\Counter|s_count\(3) & (!\Counter|s_count\(0) & (\RAM|s_memory[242][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[242][4]~q\,
	datad => \RAM|s_memory[250][4]~q\,
	combout => \RAM|Mux3~158_combout\);

-- Location: LCCOMB_X66_Y26_N18
\RAM|Mux3~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~159_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux3~158_combout\ & ((\RAM|s_memory[251][4]~q\))) # (!\RAM|Mux3~158_combout\ & (\RAM|s_memory[243][4]~q\)))) # (!\Counter|s_count\(0) & (((\RAM|Mux3~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[243][4]~q\,
	datac => \RAM|s_memory[251][4]~q\,
	datad => \RAM|Mux3~158_combout\,
	combout => \RAM|Mux3~159_combout\);

-- Location: LCCOMB_X65_Y24_N12
\RAM|s_memory[190][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[190][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[190][4]~feeder_combout\);

-- Location: FF_X65_Y24_N13
\RAM|s_memory[190][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[190][4]~feeder_combout\,
	ena => \RAM|s_memory[190][3]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[190][4]~q\);

-- Location: FF_X65_Y21_N21
\RAM|s_memory[182][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[182][2]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[182][4]~q\);

-- Location: LCCOMB_X65_Y21_N20
\RAM|Mux3~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~160_combout\ = (\Counter|s_count\(3) & ((\RAM|s_memory[190][4]~q\) # ((\Counter|s_count\(0))))) # (!\Counter|s_count\(3) & (((\RAM|s_memory[182][4]~q\ & !\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[190][4]~q\,
	datac => \RAM|s_memory[182][4]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux3~160_combout\);

-- Location: FF_X59_Y23_N1
\RAM|s_memory[191][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[191][4]~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[191][4]~q\);

-- Location: LCCOMB_X68_Y21_N22
\RAM|s_memory[183][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[183][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[183][4]~feeder_combout\);

-- Location: FF_X68_Y21_N23
\RAM|s_memory[183][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[183][4]~feeder_combout\,
	ena => \RAM|s_memory[183][2]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[183][4]~q\);

-- Location: LCCOMB_X59_Y23_N0
\RAM|Mux3~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~161_combout\ = (\RAM|Mux3~160_combout\ & (((\RAM|s_memory[191][4]~q\)) # (!\Counter|s_count\(0)))) # (!\RAM|Mux3~160_combout\ & (\Counter|s_count\(0) & ((\RAM|s_memory[183][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~160_combout\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[191][4]~q\,
	datad => \RAM|s_memory[183][4]~q\,
	combout => \RAM|Mux3~161_combout\);

-- Location: LCCOMB_X61_Y25_N16
\RAM|s_memory[179][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[179][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[179][4]~feeder_combout\);

-- Location: FF_X61_Y25_N17
\RAM|s_memory[179][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[179][4]~feeder_combout\,
	ena => \RAM|s_memory[179][2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[179][4]~q\);

-- Location: FF_X59_Y24_N9
\RAM|s_memory[187][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[187][2]~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[187][4]~q\);

-- Location: LCCOMB_X60_Y27_N10
\RAM|s_memory[186][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[186][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[186][4]~feeder_combout\);

-- Location: FF_X60_Y27_N11
\RAM|s_memory[186][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[186][4]~feeder_combout\,
	ena => \RAM|s_memory[186][2]~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[186][4]~q\);

-- Location: FF_X62_Y26_N5
\RAM|s_memory[178][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[178][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[178][4]~q\);

-- Location: LCCOMB_X62_Y26_N4
\RAM|Mux3~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~162_combout\ = (\Counter|s_count\(3) & ((\RAM|s_memory[186][4]~q\) # ((\Counter|s_count\(0))))) # (!\Counter|s_count\(3) & (((\RAM|s_memory[178][4]~q\ & !\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[186][4]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[178][4]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux3~162_combout\);

-- Location: LCCOMB_X59_Y24_N8
\RAM|Mux3~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~163_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux3~162_combout\ & ((\RAM|s_memory[187][4]~q\))) # (!\RAM|Mux3~162_combout\ & (\RAM|s_memory[179][4]~q\)))) # (!\Counter|s_count\(0) & (((\RAM|Mux3~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[179][4]~q\,
	datac => \RAM|s_memory[187][4]~q\,
	datad => \RAM|Mux3~162_combout\,
	combout => \RAM|Mux3~163_combout\);

-- Location: LCCOMB_X59_Y24_N6
\RAM|Mux3~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~164_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux3~161_combout\) # ((\Counter|s_count\(6))))) # (!\Counter|s_count\(2) & (((\RAM|Mux3~163_combout\ & !\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|Mux3~161_combout\,
	datac => \RAM|Mux3~163_combout\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux3~164_combout\);

-- Location: FF_X65_Y21_N19
\RAM|s_memory[246][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[246][7]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[246][4]~q\);

-- Location: LCCOMB_X61_Y27_N22
\RAM|s_memory[254][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[254][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[254][4]~feeder_combout\);

-- Location: FF_X61_Y27_N23
\RAM|s_memory[254][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[254][4]~feeder_combout\,
	ena => \RAM|s_memory[254][6]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[254][4]~q\);

-- Location: LCCOMB_X65_Y21_N18
\RAM|Mux3~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~165_combout\ = (\Counter|s_count\(3) & ((\Counter|s_count\(0)) # ((\RAM|s_memory[254][4]~q\)))) # (!\Counter|s_count\(3) & (!\Counter|s_count\(0) & (\RAM|s_memory[246][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[246][4]~q\,
	datad => \RAM|s_memory[254][4]~q\,
	combout => \RAM|Mux3~165_combout\);

-- Location: FF_X68_Y21_N5
\RAM|s_memory[247][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[247][2]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[247][4]~q\);

-- Location: FF_X68_Y26_N19
\RAM|s_memory[255][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[255][4]~255_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[255][4]~q\);

-- Location: LCCOMB_X68_Y21_N4
\RAM|Mux3~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~166_combout\ = (\RAM|Mux3~165_combout\ & (((\RAM|s_memory[255][4]~q\)) # (!\Counter|s_count\(0)))) # (!\RAM|Mux3~165_combout\ & (\Counter|s_count\(0) & (\RAM|s_memory[247][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~165_combout\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[247][4]~q\,
	datad => \RAM|s_memory[255][4]~q\,
	combout => \RAM|Mux3~166_combout\);

-- Location: LCCOMB_X63_Y24_N2
\RAM|Mux3~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~167_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux3~164_combout\ & ((\RAM|Mux3~166_combout\))) # (!\RAM|Mux3~164_combout\ & (\RAM|Mux3~159_combout\)))) # (!\Counter|s_count\(6) & (((\RAM|Mux3~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux3~159_combout\,
	datac => \RAM|Mux3~164_combout\,
	datad => \RAM|Mux3~166_combout\,
	combout => \RAM|Mux3~167_combout\);

-- Location: FF_X65_Y24_N23
\RAM|s_memory[174][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[174][1]~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[174][4]~q\);

-- Location: LCCOMB_X61_Y27_N12
\RAM|s_memory[238][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[238][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[238][4]~feeder_combout\);

-- Location: FF_X61_Y27_N13
\RAM|s_memory[238][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[238][4]~feeder_combout\,
	ena => \RAM|s_memory[238][4]~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[238][4]~q\);

-- Location: LCCOMB_X65_Y24_N22
\RAM|Mux3~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~134_combout\ = (\Counter|s_count\(6) & ((\Counter|s_count\(0)) # ((\RAM|s_memory[238][4]~q\)))) # (!\Counter|s_count\(6) & (!\Counter|s_count\(0) & (\RAM|s_memory[174][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[174][4]~q\,
	datad => \RAM|s_memory[238][4]~q\,
	combout => \RAM|Mux3~134_combout\);

-- Location: FF_X63_Y23_N7
\RAM|s_memory[239][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[239][6]~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[239][4]~q\);

-- Location: LCCOMB_X59_Y30_N12
\RAM|s_memory[175][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[175][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[175][4]~feeder_combout\);

-- Location: FF_X59_Y30_N13
\RAM|s_memory[175][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[175][4]~feeder_combout\,
	ena => \RAM|s_memory[175][7]~251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[175][4]~q\);

-- Location: LCCOMB_X63_Y23_N6
\RAM|Mux3~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~135_combout\ = (\RAM|Mux3~134_combout\ & (((\RAM|s_memory[239][4]~q\)) # (!\Counter|s_count\(0)))) # (!\RAM|Mux3~134_combout\ & (\Counter|s_count\(0) & ((\RAM|s_memory[175][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~134_combout\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[239][4]~q\,
	datad => \RAM|s_memory[175][4]~q\,
	combout => \RAM|Mux3~135_combout\);

-- Location: LCCOMB_X60_Y25_N24
\RAM|s_memory[171][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[171][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[171][4]~feeder_combout\);

-- Location: FF_X60_Y25_N25
\RAM|s_memory[171][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[171][4]~feeder_combout\,
	ena => \RAM|s_memory[171][4]~249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[171][4]~q\);

-- Location: LCCOMB_X68_Y27_N0
\RAM|s_memory[234][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[234][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[234][4]~feeder_combout\);

-- Location: FF_X68_Y27_N1
\RAM|s_memory[234][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[234][4]~feeder_combout\,
	ena => \RAM|s_memory[234][1]~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[234][4]~q\);

-- Location: FF_X68_Y27_N7
\RAM|s_memory[170][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[170][0]~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[170][4]~q\);

-- Location: LCCOMB_X68_Y27_N6
\RAM|Mux3~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~129_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(6) & (\RAM|s_memory[234][4]~q\)) # (!\Counter|s_count\(6) & ((\RAM|s_memory[170][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[234][4]~q\,
	datac => \RAM|s_memory[170][4]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux3~129_combout\);

-- Location: FF_X63_Y24_N23
\RAM|s_memory[235][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[235][0]~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[235][4]~q\);

-- Location: LCCOMB_X63_Y24_N22
\RAM|Mux3~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~130_combout\ = (\RAM|Mux3~129_combout\ & (((\RAM|s_memory[235][4]~q\) # (!\Counter|s_count\(0))))) # (!\RAM|Mux3~129_combout\ & (\RAM|s_memory[171][4]~q\ & ((\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[171][4]~q\,
	datab => \RAM|Mux3~129_combout\,
	datac => \RAM|s_memory[235][4]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux3~130_combout\);

-- Location: LCCOMB_X62_Y25_N16
\RAM|s_memory[163][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[163][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[163][4]~feeder_combout\);

-- Location: FF_X62_Y25_N17
\RAM|s_memory[163][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[163][4]~feeder_combout\,
	ena => \RAM|s_memory[163][2]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[163][4]~q\);

-- Location: FF_X63_Y25_N11
\RAM|s_memory[162][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[162][2]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[162][4]~q\);

-- Location: LCCOMB_X63_Y25_N10
\RAM|Mux3~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~131_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(0))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(0) & (\RAM|s_memory[163][4]~q\)) # (!\Counter|s_count\(0) & ((\RAM|s_memory[162][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[163][4]~q\,
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[162][4]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux3~131_combout\);

-- Location: FF_X62_Y25_N31
\RAM|s_memory[227][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[227][7]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[227][4]~q\);

-- Location: LCCOMB_X63_Y25_N24
\RAM|s_memory[226][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[226][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[226][4]~feeder_combout\);

-- Location: FF_X63_Y25_N25
\RAM|s_memory[226][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[226][4]~feeder_combout\,
	ena => \RAM|s_memory[226][3]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[226][4]~q\);

-- Location: LCCOMB_X62_Y25_N30
\RAM|Mux3~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~132_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux3~131_combout\ & (\RAM|s_memory[227][4]~q\)) # (!\RAM|Mux3~131_combout\ & ((\RAM|s_memory[226][4]~q\))))) # (!\Counter|s_count\(6) & (\RAM|Mux3~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux3~131_combout\,
	datac => \RAM|s_memory[227][4]~q\,
	datad => \RAM|s_memory[226][4]~q\,
	combout => \RAM|Mux3~132_combout\);

-- Location: LCCOMB_X63_Y24_N20
\RAM|Mux3~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~133_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(3) & (\RAM|Mux3~130_combout\)) # (!\Counter|s_count\(3) & ((\RAM|Mux3~132_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~130_combout\,
	datab => \Counter|s_count\(2),
	datac => \RAM|Mux3~132_combout\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux3~133_combout\);

-- Location: LCCOMB_X66_Y20_N16
\RAM|s_memory[230][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[230][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[230][4]~feeder_combout\);

-- Location: FF_X66_Y20_N17
\RAM|s_memory[230][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[230][4]~feeder_combout\,
	ena => \RAM|s_memory[230][2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[230][4]~q\);

-- Location: FF_X66_Y20_N27
\RAM|s_memory[231][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[231][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[231][4]~q\);

-- Location: LCCOMB_X68_Y20_N14
\RAM|s_memory[167][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[167][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[167][4]~feeder_combout\);

-- Location: FF_X68_Y20_N15
\RAM|s_memory[167][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[167][4]~feeder_combout\,
	ena => \RAM|s_memory[167][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[167][4]~q\);

-- Location: FF_X68_Y20_N21
\RAM|s_memory[166][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[166][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[166][4]~q\);

-- Location: LCCOMB_X68_Y20_N20
\RAM|Mux3~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~127_combout\ = (\Counter|s_count\(0) & ((\RAM|s_memory[167][4]~q\) # ((\Counter|s_count\(6))))) # (!\Counter|s_count\(0) & (((\RAM|s_memory[166][4]~q\ & !\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[167][4]~q\,
	datac => \RAM|s_memory[166][4]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux3~127_combout\);

-- Location: LCCOMB_X66_Y20_N26
\RAM|Mux3~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~128_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux3~127_combout\ & ((\RAM|s_memory[231][4]~q\))) # (!\RAM|Mux3~127_combout\ & (\RAM|s_memory[230][4]~q\)))) # (!\Counter|s_count\(6) & (((\RAM|Mux3~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|s_memory[230][4]~q\,
	datac => \RAM|s_memory[231][4]~q\,
	datad => \RAM|Mux3~127_combout\,
	combout => \RAM|Mux3~128_combout\);

-- Location: LCCOMB_X63_Y24_N14
\RAM|Mux3~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~136_combout\ = (\RAM|Mux3~133_combout\ & ((\RAM|Mux3~135_combout\) # ((!\Counter|s_count\(2))))) # (!\RAM|Mux3~133_combout\ & (((\RAM|Mux3~128_combout\ & \Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~135_combout\,
	datab => \RAM|Mux3~133_combout\,
	datac => \RAM|Mux3~128_combout\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux3~136_combout\);

-- Location: LCCOMB_X63_Y24_N4
\RAM|Mux3~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~168_combout\ = (\RAM|Mux3~157_combout\ & ((\RAM|Mux3~167_combout\) # ((!\Counter|s_count\(5))))) # (!\RAM|Mux3~157_combout\ & (((\RAM|Mux3~136_combout\ & \Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~157_combout\,
	datab => \RAM|Mux3~167_combout\,
	datac => \RAM|Mux3~136_combout\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux3~168_combout\);

-- Location: FF_X60_Y30_N13
\RAM|s_memory[204][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[204][7]~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[204][4]~q\);

-- Location: LCCOMB_X60_Y30_N6
\RAM|s_memory[220][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[220][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[220][4]~feeder_combout\);

-- Location: FF_X60_Y30_N7
\RAM|s_memory[220][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[220][4]~feeder_combout\,
	ena => \RAM|s_memory[220][2]~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[220][4]~q\);

-- Location: LCCOMB_X60_Y30_N12
\RAM|Mux3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~7_combout\ = (\Counter|s_count\(5) & (\Counter|s_count\(4))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(4) & ((\RAM|s_memory[220][4]~q\))) # (!\Counter|s_count\(4) & (\RAM|s_memory[204][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[204][4]~q\,
	datad => \RAM|s_memory[220][4]~q\,
	combout => \RAM|Mux3~7_combout\);

-- Location: FF_X65_Y27_N13
\RAM|s_memory[252][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[252][4]~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[252][4]~q\);

-- Location: LCCOMB_X65_Y27_N10
\RAM|s_memory[236][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[236][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[236][4]~feeder_combout\);

-- Location: FF_X65_Y27_N11
\RAM|s_memory[236][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[236][4]~feeder_combout\,
	ena => \RAM|s_memory[236][6]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[236][4]~q\);

-- Location: LCCOMB_X65_Y27_N12
\RAM|Mux3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~8_combout\ = (\RAM|Mux3~7_combout\ & (((\RAM|s_memory[252][4]~q\)) # (!\Counter|s_count\(5)))) # (!\RAM|Mux3~7_combout\ & (\Counter|s_count\(5) & ((\RAM|s_memory[236][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~7_combout\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[252][4]~q\,
	datad => \RAM|s_memory[236][4]~q\,
	combout => \RAM|Mux3~8_combout\);

-- Location: FF_X63_Y22_N21
\RAM|s_memory[196][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[196][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[196][4]~q\);

-- Location: LCCOMB_X65_Y23_N24
\RAM|s_memory[228][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[228][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[228][4]~feeder_combout\);

-- Location: FF_X65_Y23_N25
\RAM|s_memory[228][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[228][4]~feeder_combout\,
	ena => \RAM|s_memory[228][1]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[228][4]~q\);

-- Location: LCCOMB_X63_Y22_N20
\RAM|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~0_combout\ = (\Counter|s_count\(4) & (\Counter|s_count\(5))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(5) & ((\RAM|s_memory[228][4]~q\))) # (!\Counter|s_count\(5) & (\RAM|s_memory[196][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[196][4]~q\,
	datad => \RAM|s_memory[228][4]~q\,
	combout => \RAM|Mux3~0_combout\);

-- Location: LCCOMB_X65_Y22_N18
\RAM|s_memory[212][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[212][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[212][4]~feeder_combout\);

-- Location: FF_X65_Y22_N19
\RAM|s_memory[212][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[212][4]~feeder_combout\,
	ena => \RAM|s_memory[212][5]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[212][4]~q\);

-- Location: FF_X65_Y25_N19
\RAM|s_memory[244][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[244][3]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[244][4]~q\);

-- Location: LCCOMB_X65_Y25_N18
\RAM|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~1_combout\ = (\RAM|Mux3~0_combout\ & (((\RAM|s_memory[244][4]~q\) # (!\Counter|s_count\(4))))) # (!\RAM|Mux3~0_combout\ & (\RAM|s_memory[212][4]~q\ & ((\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~0_combout\,
	datab => \RAM|s_memory[212][4]~q\,
	datac => \RAM|s_memory[244][4]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux3~1_combout\);

-- Location: LCCOMB_X65_Y29_N28
\RAM|s_memory[208][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[208][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[208][4]~feeder_combout\);

-- Location: FF_X65_Y29_N29
\RAM|s_memory[208][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[208][4]~feeder_combout\,
	ena => \RAM|s_memory[208][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[208][4]~q\);

-- Location: FF_X65_Y29_N15
\RAM|s_memory[240][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[240][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[240][4]~q\);

-- Location: LCCOMB_X63_Y26_N4
\RAM|s_memory[224][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[224][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[224][4]~feeder_combout\);

-- Location: FF_X63_Y26_N5
\RAM|s_memory[224][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[224][4]~feeder_combout\,
	ena => \RAM|s_memory[224][0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[224][4]~q\);

-- Location: FF_X61_Y29_N7
\RAM|s_memory[192][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[192][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[192][4]~q\);

-- Location: LCCOMB_X61_Y29_N6
\RAM|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~4_combout\ = (\Counter|s_count\(4) & (((\Counter|s_count\(5))))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(5) & (\RAM|s_memory[224][4]~q\)) # (!\Counter|s_count\(5) & ((\RAM|s_memory[192][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[224][4]~q\,
	datac => \RAM|s_memory[192][4]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux3~4_combout\);

-- Location: LCCOMB_X65_Y29_N14
\RAM|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~5_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux3~4_combout\ & ((\RAM|s_memory[240][4]~q\))) # (!\RAM|Mux3~4_combout\ & (\RAM|s_memory[208][4]~q\)))) # (!\Counter|s_count\(4) & (((\RAM|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[208][4]~q\,
	datac => \RAM|s_memory[240][4]~q\,
	datad => \RAM|Mux3~4_combout\,
	combout => \RAM|Mux3~5_combout\);

-- Location: LCCOMB_X65_Y30_N4
\RAM|s_memory[216][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[216][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[216][4]~feeder_combout\);

-- Location: FF_X65_Y30_N5
\RAM|s_memory[216][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[216][4]~feeder_combout\,
	ena => \RAM|s_memory[216][2]~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[216][4]~q\);

-- Location: FF_X65_Y30_N3
\RAM|s_memory[200][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[200][1]~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[200][4]~q\);

-- Location: LCCOMB_X65_Y30_N2
\RAM|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~2_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(4) & (\RAM|s_memory[216][4]~q\)) # (!\Counter|s_count\(4) & ((\RAM|s_memory[200][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|s_memory[216][4]~q\,
	datac => \RAM|s_memory[200][4]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux3~2_combout\);

-- Location: FF_X67_Y27_N17
\RAM|s_memory[248][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[248][0]~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[248][4]~q\);

-- Location: LCCOMB_X67_Y27_N18
\RAM|s_memory[232][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[232][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[232][4]~feeder_combout\);

-- Location: FF_X67_Y27_N19
\RAM|s_memory[232][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[232][4]~feeder_combout\,
	ena => \RAM|s_memory[232][0]~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[232][4]~q\);

-- Location: LCCOMB_X67_Y27_N16
\RAM|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~3_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux3~2_combout\ & (\RAM|s_memory[248][4]~q\)) # (!\RAM|Mux3~2_combout\ & ((\RAM|s_memory[232][4]~q\))))) # (!\Counter|s_count\(5) & (\RAM|Mux3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux3~2_combout\,
	datac => \RAM|s_memory[248][4]~q\,
	datad => \RAM|s_memory[232][4]~q\,
	combout => \RAM|Mux3~3_combout\);

-- Location: LCCOMB_X66_Y25_N24
\RAM|Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~6_combout\ = (\Counter|s_count\(3) & ((\Counter|s_count\(2)) # ((\RAM|Mux3~3_combout\)))) # (!\Counter|s_count\(3) & (!\Counter|s_count\(2) & (\RAM|Mux3~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(2),
	datac => \RAM|Mux3~5_combout\,
	datad => \RAM|Mux3~3_combout\,
	combout => \RAM|Mux3~6_combout\);

-- Location: LCCOMB_X66_Y25_N2
\RAM|Mux3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~9_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux3~6_combout\ & (\RAM|Mux3~8_combout\)) # (!\RAM|Mux3~6_combout\ & ((\RAM|Mux3~1_combout\))))) # (!\Counter|s_count\(2) & (((\RAM|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~8_combout\,
	datab => \RAM|Mux3~1_combout\,
	datac => \Counter|s_count\(2),
	datad => \RAM|Mux3~6_combout\,
	combout => \RAM|Mux3~9_combout\);

-- Location: LCCOMB_X67_Y23_N4
\RAM|s_memory[233][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[233][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[233][4]~feeder_combout\);

-- Location: FF_X67_Y23_N5
\RAM|s_memory[233][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[233][4]~feeder_combout\,
	ena => \RAM|s_memory[233][0]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[233][4]~q\);

-- Location: FF_X65_Y20_N19
\RAM|s_memory[225][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[225][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[225][4]~q\);

-- Location: LCCOMB_X65_Y20_N18
\RAM|Mux3~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~33_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(3) & (\RAM|s_memory[233][4]~q\)) # (!\Counter|s_count\(3) & ((\RAM|s_memory[225][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[233][4]~q\,
	datac => \RAM|s_memory[225][4]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux3~33_combout\);

-- Location: FF_X66_Y23_N31
\RAM|s_memory[237][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[237][3]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[237][4]~q\);

-- Location: LCCOMB_X65_Y23_N14
\RAM|s_memory[229][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[229][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[229][4]~feeder_combout\);

-- Location: FF_X65_Y23_N15
\RAM|s_memory[229][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[229][4]~feeder_combout\,
	ena => \RAM|s_memory[229][6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[229][4]~q\);

-- Location: LCCOMB_X66_Y23_N30
\RAM|Mux3~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~34_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux3~33_combout\ & (\RAM|s_memory[237][4]~q\)) # (!\RAM|Mux3~33_combout\ & ((\RAM|s_memory[229][4]~q\))))) # (!\Counter|s_count\(2) & (\RAM|Mux3~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|Mux3~33_combout\,
	datac => \RAM|s_memory[237][4]~q\,
	datad => \RAM|s_memory[229][4]~q\,
	combout => \RAM|Mux3~34_combout\);

-- Location: FF_X58_Y27_N17
\RAM|s_memory[193][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[193][6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[193][4]~q\);

-- Location: LCCOMB_X59_Y28_N26
\RAM|s_memory[201][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[201][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[201][4]~feeder_combout\);

-- Location: FF_X59_Y28_N27
\RAM|s_memory[201][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[201][4]~feeder_combout\,
	ena => \RAM|s_memory[201][2]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[201][4]~q\);

-- Location: LCCOMB_X58_Y27_N16
\RAM|Mux3~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~35_combout\ = (\Counter|s_count\(3) & ((\Counter|s_count\(2)) # ((\RAM|s_memory[201][4]~q\)))) # (!\Counter|s_count\(3) & (!\Counter|s_count\(2) & (\RAM|s_memory[193][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[193][4]~q\,
	datad => \RAM|s_memory[201][4]~q\,
	combout => \RAM|Mux3~35_combout\);

-- Location: FF_X62_Y24_N9
\RAM|s_memory[205][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[205][5]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[205][4]~q\);

-- Location: LCCOMB_X63_Y22_N10
\RAM|s_memory[197][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[197][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[197][4]~feeder_combout\);

-- Location: FF_X63_Y22_N11
\RAM|s_memory[197][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[197][4]~feeder_combout\,
	ena => \RAM|s_memory[197][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[197][4]~q\);

-- Location: LCCOMB_X62_Y24_N8
\RAM|Mux3~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~36_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux3~35_combout\ & (\RAM|s_memory[205][4]~q\)) # (!\RAM|Mux3~35_combout\ & ((\RAM|s_memory[197][4]~q\))))) # (!\Counter|s_count\(2) & (\RAM|Mux3~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|Mux3~35_combout\,
	datac => \RAM|s_memory[205][4]~q\,
	datad => \RAM|s_memory[197][4]~q\,
	combout => \RAM|Mux3~36_combout\);

-- Location: LCCOMB_X62_Y24_N10
\RAM|Mux3~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~37_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux3~34_combout\) # ((\Counter|s_count\(4))))) # (!\Counter|s_count\(5) & (((\RAM|Mux3~36_combout\ & !\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~34_combout\,
	datab => \RAM|Mux3~36_combout\,
	datac => \Counter|s_count\(5),
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux3~37_combout\);

-- Location: LCCOMB_X67_Y21_N12
\RAM|s_memory[245][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[245][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[245][4]~feeder_combout\);

-- Location: FF_X67_Y21_N13
\RAM|s_memory[245][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[245][4]~feeder_combout\,
	ena => \RAM|s_memory[245][5]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[245][4]~q\);

-- Location: FF_X63_Y23_N25
\RAM|s_memory[253][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[253][1]~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[253][4]~q\);

-- Location: LCCOMB_X67_Y23_N2
\RAM|s_memory[249][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[249][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[249][4]~feeder_combout\);

-- Location: FF_X67_Y23_N3
\RAM|s_memory[249][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[249][4]~feeder_combout\,
	ena => \RAM|s_memory[249][3]~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[249][4]~q\);

-- Location: FF_X60_Y24_N1
\RAM|s_memory[241][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[241][2]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[241][4]~q\);

-- Location: LCCOMB_X60_Y24_N0
\RAM|Mux3~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~38_combout\ = (\Counter|s_count\(3) & ((\RAM|s_memory[249][4]~q\) # ((\Counter|s_count\(2))))) # (!\Counter|s_count\(3) & (((\RAM|s_memory[241][4]~q\ & !\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[249][4]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[241][4]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux3~38_combout\);

-- Location: LCCOMB_X63_Y23_N24
\RAM|Mux3~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~39_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux3~38_combout\ & ((\RAM|s_memory[253][4]~q\))) # (!\RAM|Mux3~38_combout\ & (\RAM|s_memory[245][4]~q\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux3~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[245][4]~q\,
	datac => \RAM|s_memory[253][4]~q\,
	datad => \RAM|Mux3~38_combout\,
	combout => \RAM|Mux3~39_combout\);

-- Location: LCCOMB_X67_Y22_N16
\RAM|s_memory[213][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[213][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[213][4]~feeder_combout\);

-- Location: FF_X67_Y22_N17
\RAM|s_memory[213][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[213][4]~feeder_combout\,
	ena => \RAM|s_memory[213][7]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[213][4]~q\);

-- Location: FF_X62_Y24_N15
\RAM|s_memory[221][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[221][5]~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[221][4]~q\);

-- Location: FF_X60_Y24_N19
\RAM|s_memory[209][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[209][3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[209][4]~q\);

-- Location: LCCOMB_X59_Y28_N20
\RAM|s_memory[217][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[217][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[217][4]~feeder_combout\);

-- Location: FF_X59_Y28_N21
\RAM|s_memory[217][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[217][4]~feeder_combout\,
	ena => \RAM|s_memory[217][2]~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[217][4]~q\);

-- Location: LCCOMB_X60_Y24_N18
\RAM|Mux3~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~31_combout\ = (\Counter|s_count\(2) & (\Counter|s_count\(3))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(3) & ((\RAM|s_memory[217][4]~q\))) # (!\Counter|s_count\(3) & (\RAM|s_memory[209][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[209][4]~q\,
	datad => \RAM|s_memory[217][4]~q\,
	combout => \RAM|Mux3~31_combout\);

-- Location: LCCOMB_X62_Y24_N14
\RAM|Mux3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~32_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux3~31_combout\ & ((\RAM|s_memory[221][4]~q\))) # (!\RAM|Mux3~31_combout\ & (\RAM|s_memory[213][4]~q\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux3~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[213][4]~q\,
	datac => \RAM|s_memory[221][4]~q\,
	datad => \RAM|Mux3~31_combout\,
	combout => \RAM|Mux3~32_combout\);

-- Location: LCCOMB_X62_Y24_N12
\RAM|Mux3~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~40_combout\ = (\RAM|Mux3~37_combout\ & ((\RAM|Mux3~39_combout\) # ((!\Counter|s_count\(4))))) # (!\RAM|Mux3~37_combout\ & (((\RAM|Mux3~32_combout\ & \Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~37_combout\,
	datab => \RAM|Mux3~39_combout\,
	datac => \RAM|Mux3~32_combout\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux3~40_combout\);

-- Location: LCCOMB_X67_Y20_N4
\RAM|s_memory[165][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[165][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[165][4]~feeder_combout\);

-- Location: FF_X67_Y20_N5
\RAM|s_memory[165][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[165][4]~feeder_combout\,
	ena => \RAM|s_memory[165][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[165][4]~q\);

-- Location: FF_X61_Y23_N9
\RAM|s_memory[173][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[173][1]~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[173][4]~q\);

-- Location: LCCOMB_X60_Y23_N12
\RAM|s_memory[169][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[169][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[169][4]~feeder_combout\);

-- Location: FF_X60_Y23_N13
\RAM|s_memory[169][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[169][4]~feeder_combout\,
	ena => \RAM|s_memory[169][1]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[169][4]~q\);

-- Location: FF_X61_Y20_N27
\RAM|s_memory[161][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[161][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[161][4]~q\);

-- Location: LCCOMB_X61_Y20_N26
\RAM|Mux3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~10_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(3) & (\RAM|s_memory[169][4]~q\)) # (!\Counter|s_count\(3) & ((\RAM|s_memory[161][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[169][4]~q\,
	datac => \RAM|s_memory[161][4]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux3~10_combout\);

-- Location: LCCOMB_X61_Y23_N8
\RAM|Mux3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~11_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux3~10_combout\ & ((\RAM|s_memory[173][4]~q\))) # (!\RAM|Mux3~10_combout\ & (\RAM|s_memory[165][4]~q\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[165][4]~q\,
	datac => \RAM|s_memory[173][4]~q\,
	datad => \RAM|Mux3~10_combout\,
	combout => \RAM|Mux3~11_combout\);

-- Location: LCCOMB_X60_Y26_N30
\RAM|s_memory[137][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[137][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[137][4]~feeder_combout\);

-- Location: FF_X60_Y26_N31
\RAM|s_memory[137][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[137][4]~feeder_combout\,
	ena => \RAM|s_memory[137][5]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[137][4]~q\);

-- Location: FF_X58_Y27_N15
\RAM|s_memory[129][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[129][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[129][4]~q\);

-- Location: LCCOMB_X58_Y27_N14
\RAM|Mux3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~14_combout\ = (\Counter|s_count\(3) & ((\RAM|s_memory[137][4]~q\) # ((\Counter|s_count\(2))))) # (!\Counter|s_count\(3) & (((\RAM|s_memory[129][4]~q\ & !\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[137][4]~q\,
	datac => \RAM|s_memory[129][4]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux3~14_combout\);

-- Location: FF_X62_Y23_N19
\RAM|s_memory[141][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[141][6]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[141][4]~q\);

-- Location: LCCOMB_X62_Y22_N18
\RAM|s_memory[133][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[133][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[133][4]~feeder_combout\);

-- Location: FF_X62_Y22_N19
\RAM|s_memory[133][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[133][4]~feeder_combout\,
	ena => \RAM|s_memory[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[133][4]~q\);

-- Location: LCCOMB_X62_Y23_N18
\RAM|Mux3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~15_combout\ = (\RAM|Mux3~14_combout\ & (((\RAM|s_memory[141][4]~q\)) # (!\Counter|s_count\(2)))) # (!\RAM|Mux3~14_combout\ & (\Counter|s_count\(2) & ((\RAM|s_memory[133][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~14_combout\,
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[141][4]~q\,
	datad => \RAM|s_memory[133][4]~q\,
	combout => \RAM|Mux3~15_combout\);

-- Location: LCCOMB_X59_Y22_N28
\RAM|s_memory[149][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[149][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[149][4]~feeder_combout\);

-- Location: FF_X59_Y22_N29
\RAM|s_memory[149][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[149][4]~feeder_combout\,
	ena => \RAM|s_memory[149][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[149][4]~q\);

-- Location: FF_X59_Y25_N27
\RAM|s_memory[157][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[157][2]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[157][4]~q\);

-- Location: FF_X59_Y22_N7
\RAM|s_memory[145][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[145][3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[145][4]~q\);

-- Location: LCCOMB_X60_Y26_N16
\RAM|s_memory[153][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[153][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[153][4]~feeder_combout\);

-- Location: FF_X60_Y26_N17
\RAM|s_memory[153][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[153][4]~feeder_combout\,
	ena => \RAM|s_memory[153][7]~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[153][4]~q\);

-- Location: LCCOMB_X59_Y22_N6
\RAM|Mux3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~12_combout\ = (\Counter|s_count\(2) & (\Counter|s_count\(3))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(3) & ((\RAM|s_memory[153][4]~q\))) # (!\Counter|s_count\(3) & (\RAM|s_memory[145][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[145][4]~q\,
	datad => \RAM|s_memory[153][4]~q\,
	combout => \RAM|Mux3~12_combout\);

-- Location: LCCOMB_X59_Y25_N26
\RAM|Mux3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~13_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux3~12_combout\ & ((\RAM|s_memory[157][4]~q\))) # (!\RAM|Mux3~12_combout\ & (\RAM|s_memory[149][4]~q\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[149][4]~q\,
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[157][4]~q\,
	datad => \RAM|Mux3~12_combout\,
	combout => \RAM|Mux3~13_combout\);

-- Location: LCCOMB_X62_Y23_N16
\RAM|Mux3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~16_combout\ = (\Counter|s_count\(4) & (((\Counter|s_count\(5)) # (\RAM|Mux3~13_combout\)))) # (!\Counter|s_count\(4) & (\RAM|Mux3~15_combout\ & (!\Counter|s_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|Mux3~15_combout\,
	datac => \Counter|s_count\(5),
	datad => \RAM|Mux3~13_combout\,
	combout => \RAM|Mux3~16_combout\);

-- Location: LCCOMB_X66_Y21_N18
\RAM|s_memory[181][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[181][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[181][4]~feeder_combout\);

-- Location: FF_X66_Y21_N19
\RAM|s_memory[181][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[181][4]~feeder_combout\,
	ena => \RAM|s_memory[181][2]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[181][4]~q\);

-- Location: FF_X61_Y23_N31
\RAM|s_memory[189][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[189][2]~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[189][4]~q\);

-- Location: LCCOMB_X60_Y23_N26
\RAM|s_memory[185][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[185][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[185][4]~feeder_combout\);

-- Location: FF_X60_Y23_N27
\RAM|s_memory[185][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[185][4]~feeder_combout\,
	ena => \RAM|s_memory[185][2]~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[185][4]~q\);

-- Location: FF_X61_Y22_N1
\RAM|s_memory[177][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[177][7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[177][4]~q\);

-- Location: LCCOMB_X61_Y22_N0
\RAM|Mux3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~17_combout\ = (\Counter|s_count\(3) & ((\RAM|s_memory[185][4]~q\) # ((\Counter|s_count\(2))))) # (!\Counter|s_count\(3) & (((\RAM|s_memory[177][4]~q\ & !\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[185][4]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[177][4]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux3~17_combout\);

-- Location: LCCOMB_X61_Y23_N30
\RAM|Mux3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~18_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux3~17_combout\ & ((\RAM|s_memory[189][4]~q\))) # (!\RAM|Mux3~17_combout\ & (\RAM|s_memory[181][4]~q\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux3~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[181][4]~q\,
	datac => \RAM|s_memory[189][4]~q\,
	datad => \RAM|Mux3~17_combout\,
	combout => \RAM|Mux3~18_combout\);

-- Location: LCCOMB_X62_Y23_N10
\RAM|Mux3~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~19_combout\ = (\RAM|Mux3~16_combout\ & (((\RAM|Mux3~18_combout\) # (!\Counter|s_count\(5))))) # (!\RAM|Mux3~16_combout\ & (\RAM|Mux3~11_combout\ & (\Counter|s_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~11_combout\,
	datab => \RAM|Mux3~16_combout\,
	datac => \Counter|s_count\(5),
	datad => \RAM|Mux3~18_combout\,
	combout => \RAM|Mux3~19_combout\);

-- Location: LCCOMB_X63_Y27_N20
\RAM|s_memory[184][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[184][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[184][4]~feeder_combout\);

-- Location: FF_X63_Y27_N21
\RAM|s_memory[184][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[184][4]~feeder_combout\,
	ena => \RAM|s_memory[184][2]~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[184][4]~q\);

-- Location: FF_X63_Y27_N31
\RAM|s_memory[168][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[168][1]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[168][4]~q\);

-- Location: LCCOMB_X66_Y24_N18
\RAM|s_memory[172][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[172][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[172][4]~feeder_combout\);

-- Location: FF_X66_Y24_N19
\RAM|s_memory[172][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[172][4]~feeder_combout\,
	ena => \RAM|s_memory[172][7]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[172][4]~q\);

-- Location: LCCOMB_X63_Y27_N30
\RAM|Mux3~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~27_combout\ = (\Counter|s_count\(2) & ((\Counter|s_count\(4)) # ((\RAM|s_memory[172][4]~q\)))) # (!\Counter|s_count\(2) & (!\Counter|s_count\(4) & (\RAM|s_memory[168][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[168][4]~q\,
	datad => \RAM|s_memory[172][4]~q\,
	combout => \RAM|Mux3~27_combout\);

-- Location: FF_X69_Y26_N3
\RAM|s_memory[188][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[188][2]~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[188][4]~q\);

-- Location: LCCOMB_X69_Y26_N2
\RAM|Mux3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~28_combout\ = (\RAM|Mux3~27_combout\ & (((\RAM|s_memory[188][4]~q\) # (!\Counter|s_count\(4))))) # (!\RAM|Mux3~27_combout\ & (\RAM|s_memory[184][4]~q\ & ((\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[184][4]~q\,
	datab => \RAM|Mux3~27_combout\,
	datac => \RAM|s_memory[188][4]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux3~28_combout\);

-- Location: FF_X63_Y26_N11
\RAM|s_memory[160][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[160][3]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[160][4]~q\);

-- Location: LCCOMB_X67_Y20_N18
\RAM|s_memory[164][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[164][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[164][4]~feeder_combout\);

-- Location: FF_X67_Y20_N19
\RAM|s_memory[164][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[164][4]~feeder_combout\,
	ena => \RAM|s_memory[164][2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[164][4]~q\);

-- Location: LCCOMB_X63_Y26_N10
\RAM|Mux3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~20_combout\ = (\Counter|s_count\(2) & ((\Counter|s_count\(4)) # ((\RAM|s_memory[164][4]~q\)))) # (!\Counter|s_count\(2) & (!\Counter|s_count\(4) & (\RAM|s_memory[160][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[160][4]~q\,
	datad => \RAM|s_memory[164][4]~q\,
	combout => \RAM|Mux3~20_combout\);

-- Location: FF_X58_Y28_N23
\RAM|s_memory[180][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[180][2]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[180][4]~q\);

-- Location: LCCOMB_X58_Y26_N22
\RAM|s_memory[176][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[176][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[176][4]~feeder_combout\);

-- Location: FF_X58_Y26_N23
\RAM|s_memory[176][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[176][4]~feeder_combout\,
	ena => \RAM|s_memory[176][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[176][4]~q\);

-- Location: LCCOMB_X58_Y28_N22
\RAM|Mux3~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~21_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux3~20_combout\ & (\RAM|s_memory[180][4]~q\)) # (!\RAM|Mux3~20_combout\ & ((\RAM|s_memory[176][4]~q\))))) # (!\Counter|s_count\(4) & (\RAM|Mux3~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|Mux3~20_combout\,
	datac => \RAM|s_memory[180][4]~q\,
	datad => \RAM|s_memory[176][4]~q\,
	combout => \RAM|Mux3~21_combout\);

-- Location: FF_X61_Y29_N13
\RAM|s_memory[128][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[128][0]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[128][4]~q\);

-- Location: LCCOMB_X62_Y22_N20
\RAM|s_memory[132][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[132][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[132][4]~feeder_combout\);

-- Location: FF_X62_Y22_N21
\RAM|s_memory[132][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[132][4]~feeder_combout\,
	ena => \RAM|s_memory[132][2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[132][4]~q\);

-- Location: LCCOMB_X61_Y29_N12
\RAM|Mux3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~24_combout\ = (\Counter|s_count\(4) & (\Counter|s_count\(2))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(2) & ((\RAM|s_memory[132][4]~q\))) # (!\Counter|s_count\(2) & (\RAM|s_memory[128][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[128][4]~q\,
	datad => \RAM|s_memory[132][4]~q\,
	combout => \RAM|Mux3~24_combout\);

-- Location: LCCOMB_X59_Y23_N14
\RAM|s_memory[144][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[144][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[144][4]~feeder_combout\);

-- Location: FF_X59_Y23_N15
\RAM|s_memory[144][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[144][4]~feeder_combout\,
	ena => \RAM|s_memory[144][1]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[144][4]~q\);

-- Location: FF_X65_Y22_N25
\RAM|s_memory[148][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[148][7]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[148][4]~q\);

-- Location: LCCOMB_X65_Y22_N24
\RAM|Mux3~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~25_combout\ = (\RAM|Mux3~24_combout\ & (((\RAM|s_memory[148][4]~q\) # (!\Counter|s_count\(4))))) # (!\RAM|Mux3~24_combout\ & (\RAM|s_memory[144][4]~q\ & ((\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~24_combout\,
	datab => \RAM|s_memory[144][4]~q\,
	datac => \RAM|s_memory[148][4]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux3~25_combout\);

-- Location: LCCOMB_X60_Y29_N2
\RAM|s_memory[140][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[140][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[140][4]~feeder_combout\);

-- Location: FF_X60_Y29_N3
\RAM|s_memory[140][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[140][4]~feeder_combout\,
	ena => \RAM|s_memory[140][6]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[140][4]~q\);

-- Location: FF_X63_Y30_N23
\RAM|s_memory[136][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[136][7]~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[136][4]~q\);

-- Location: LCCOMB_X63_Y30_N22
\RAM|Mux3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~22_combout\ = (\Counter|s_count\(4) & (((\Counter|s_count\(2))))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(2) & (\RAM|s_memory[140][4]~q\)) # (!\Counter|s_count\(2) & ((\RAM|s_memory[136][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[140][4]~q\,
	datac => \RAM|s_memory[136][4]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux3~22_combout\);

-- Location: LCCOMB_X63_Y30_N16
\RAM|s_memory[152][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[152][4]~feeder_combout\ = \ArithmeticUnit|Add1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~19_combout\,
	combout => \RAM|s_memory[152][4]~feeder_combout\);

-- Location: FF_X63_Y30_N17
\RAM|s_memory[152][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[152][4]~feeder_combout\,
	ena => \RAM|s_memory[152][4]~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[152][4]~q\);

-- Location: FF_X61_Y32_N9
\RAM|s_memory[156][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~19_combout\,
	sload => VCC,
	ena => \RAM|s_memory[156][2]~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[156][4]~q\);

-- Location: LCCOMB_X61_Y32_N8
\RAM|Mux3~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~23_combout\ = (\RAM|Mux3~22_combout\ & (((\RAM|s_memory[156][4]~q\) # (!\Counter|s_count\(4))))) # (!\RAM|Mux3~22_combout\ & (\RAM|s_memory[152][4]~q\ & ((\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~22_combout\,
	datab => \RAM|s_memory[152][4]~q\,
	datac => \RAM|s_memory[156][4]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux3~23_combout\);

-- Location: LCCOMB_X69_Y26_N0
\RAM|Mux3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~26_combout\ = (\Counter|s_count\(3) & (((\RAM|Mux3~23_combout\) # (\Counter|s_count\(5))))) # (!\Counter|s_count\(3) & (\RAM|Mux3~25_combout\ & ((!\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|Mux3~25_combout\,
	datac => \RAM|Mux3~23_combout\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux3~26_combout\);

-- Location: LCCOMB_X69_Y26_N12
\RAM|Mux3~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~29_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux3~26_combout\ & (\RAM|Mux3~28_combout\)) # (!\RAM|Mux3~26_combout\ & ((\RAM|Mux3~21_combout\))))) # (!\Counter|s_count\(5) & (((\RAM|Mux3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux3~28_combout\,
	datac => \RAM|Mux3~21_combout\,
	datad => \RAM|Mux3~26_combout\,
	combout => \RAM|Mux3~29_combout\);

-- Location: LCCOMB_X69_Y26_N6
\RAM|Mux3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~30_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(0))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(0) & (\RAM|Mux3~19_combout\)) # (!\Counter|s_count\(0) & ((\RAM|Mux3~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux3~19_combout\,
	datac => \Counter|s_count\(0),
	datad => \RAM|Mux3~29_combout\,
	combout => \RAM|Mux3~30_combout\);

-- Location: LCCOMB_X69_Y26_N24
\RAM|Mux3~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~41_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux3~30_combout\ & ((\RAM|Mux3~40_combout\))) # (!\RAM|Mux3~30_combout\ & (\RAM|Mux3~9_combout\)))) # (!\Counter|s_count\(6) & (((\RAM|Mux3~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux3~9_combout\,
	datac => \RAM|Mux3~40_combout\,
	datad => \RAM|Mux3~30_combout\,
	combout => \RAM|Mux3~41_combout\);

-- Location: LCCOMB_X75_Y24_N28
\RAM|Mux3~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux3~169_combout\ = (\RAM|Mux3~126_combout\ & ((\RAM|Mux3~168_combout\) # ((!\Counter|s_count\(7))))) # (!\RAM|Mux3~126_combout\ & (((\Counter|s_count\(7) & \RAM|Mux3~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux3~126_combout\,
	datab => \RAM|Mux3~168_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Mux3~41_combout\,
	combout => \RAM|Mux3~169_combout\);

-- Location: LCCOMB_X66_Y26_N12
\ArithmeticUnit|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ArithmeticUnit|Add1~22_combout\ = (\KEY[1]~input_o\ & \ArithmeticUnit|Add1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[1]~input_o\,
	datad => \ArithmeticUnit|Add1~0_combout\,
	combout => \ArithmeticUnit|Add1~22_combout\);

-- Location: LCCOMB_X72_Y21_N10
\RAM|s_memory[59][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[59][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[59][0]~feeder_combout\);

-- Location: FF_X72_Y21_N11
\RAM|s_memory[59][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[59][0]~feeder_combout\,
	ena => \RAM|s_memory[59][7]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[59][0]~q\);

-- Location: FF_X69_Y22_N17
\RAM|s_memory[63][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[63][5]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[63][0]~q\);

-- Location: FF_X73_Y22_N15
\RAM|s_memory[51][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[51][7]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[51][0]~q\);

-- Location: LCCOMB_X76_Y22_N8
\RAM|s_memory[55][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[55][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[55][0]~feeder_combout\);

-- Location: FF_X76_Y22_N9
\RAM|s_memory[55][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[55][0]~feeder_combout\,
	ena => \RAM|s_memory[55][7]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[55][0]~q\);

-- Location: LCCOMB_X73_Y22_N14
\RAM|Mux7~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~59_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(2))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(2) & ((\RAM|s_memory[55][0]~q\))) # (!\Counter|s_count\(2) & (\RAM|s_memory[51][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[51][0]~q\,
	datad => \RAM|s_memory[55][0]~q\,
	combout => \RAM|Mux7~59_combout\);

-- Location: LCCOMB_X69_Y22_N16
\RAM|Mux7~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~60_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux7~59_combout\ & ((\RAM|s_memory[63][0]~q\))) # (!\RAM|Mux7~59_combout\ & (\RAM|s_memory[59][0]~q\)))) # (!\Counter|s_count\(3) & (((\RAM|Mux7~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[59][0]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[63][0]~q\,
	datad => \RAM|Mux7~59_combout\,
	combout => \RAM|Mux7~60_combout\);

-- Location: FF_X68_Y24_N21
\RAM|s_memory[35][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[35][6]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[35][0]~q\);

-- Location: LCCOMB_X76_Y23_N20
\RAM|s_memory[43][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[43][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[43][0]~feeder_combout\);

-- Location: FF_X76_Y23_N21
\RAM|s_memory[43][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[43][0]~feeder_combout\,
	ena => \RAM|s_memory[43][2]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[43][0]~q\);

-- Location: LCCOMB_X68_Y24_N20
\RAM|Mux7~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~54_combout\ = (\Counter|s_count\(3) & ((\Counter|s_count\(2)) # ((\RAM|s_memory[43][0]~q\)))) # (!\Counter|s_count\(3) & (!\Counter|s_count\(2) & (\RAM|s_memory[35][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[35][0]~q\,
	datad => \RAM|s_memory[43][0]~q\,
	combout => \RAM|Mux7~54_combout\);

-- Location: LCCOMB_X70_Y22_N26
\RAM|s_memory[39][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[39][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[39][0]~feeder_combout\);

-- Location: FF_X70_Y22_N27
\RAM|s_memory[39][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[39][0]~feeder_combout\,
	ena => \RAM|s_memory[39][2]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[39][0]~q\);

-- Location: FF_X70_Y24_N17
\RAM|s_memory[47][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[47][3]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[47][0]~q\);

-- Location: LCCOMB_X70_Y24_N16
\RAM|Mux7~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~55_combout\ = (\RAM|Mux7~54_combout\ & (((\RAM|s_memory[47][0]~q\) # (!\Counter|s_count\(2))))) # (!\RAM|Mux7~54_combout\ & (\RAM|s_memory[39][0]~q\ & ((\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~54_combout\,
	datab => \RAM|s_memory[39][0]~q\,
	datac => \RAM|s_memory[47][0]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux7~55_combout\);

-- Location: LCCOMB_X72_Y24_N8
\RAM|s_memory[11][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[11][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[11][0]~feeder_combout\);

-- Location: FF_X72_Y24_N9
\RAM|s_memory[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[11][0]~feeder_combout\,
	ena => \RAM|s_memory[11][2]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[11][0]~q\);

-- Location: FF_X70_Y26_N11
\RAM|s_memory[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[15][2]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[15][0]~q\);

-- Location: FF_X73_Y24_N17
\RAM|s_memory[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[3][5]~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[3][0]~q\);

-- Location: LCCOMB_X72_Y22_N14
\RAM|s_memory[7][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[7][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[7][0]~feeder_combout\);

-- Location: FF_X72_Y22_N15
\RAM|s_memory[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[7][0]~feeder_combout\,
	ena => \RAM|s_memory[7][5]~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[7][0]~q\);

-- Location: LCCOMB_X73_Y24_N16
\RAM|Mux7~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~56_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(2))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(2) & ((\RAM|s_memory[7][0]~q\))) # (!\Counter|s_count\(2) & (\RAM|s_memory[3][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[3][0]~q\,
	datad => \RAM|s_memory[7][0]~q\,
	combout => \RAM|Mux7~56_combout\);

-- Location: LCCOMB_X70_Y26_N10
\RAM|Mux7~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~57_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux7~56_combout\ & ((\RAM|s_memory[15][0]~q\))) # (!\RAM|Mux7~56_combout\ & (\RAM|s_memory[11][0]~q\)))) # (!\Counter|s_count\(3) & (((\RAM|Mux7~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[11][0]~q\,
	datac => \RAM|s_memory[15][0]~q\,
	datad => \RAM|Mux7~56_combout\,
	combout => \RAM|Mux7~57_combout\);

-- Location: LCCOMB_X70_Y26_N28
\RAM|Mux7~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~58_combout\ = (\Counter|s_count\(5) & ((\Counter|s_count\(4)) # ((\RAM|Mux7~55_combout\)))) # (!\Counter|s_count\(5) & (!\Counter|s_count\(4) & ((\RAM|Mux7~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(4),
	datac => \RAM|Mux7~55_combout\,
	datad => \RAM|Mux7~57_combout\,
	combout => \RAM|Mux7~58_combout\);

-- Location: LCCOMB_X72_Y27_N8
\RAM|s_memory[27][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[27][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[27][0]~feeder_combout\);

-- Location: FF_X72_Y27_N9
\RAM|s_memory[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[27][0]~feeder_combout\,
	ena => \RAM|s_memory[27][5]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[27][0]~q\);

-- Location: FF_X70_Y26_N21
\RAM|s_memory[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[31][5]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[31][0]~q\);

-- Location: FF_X73_Y22_N9
\RAM|s_memory[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[19][7]~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[19][0]~q\);

-- Location: LCCOMB_X72_Y22_N24
\RAM|s_memory[23][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[23][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[23][0]~feeder_combout\);

-- Location: FF_X72_Y22_N25
\RAM|s_memory[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[23][0]~feeder_combout\,
	ena => \RAM|s_memory[23][3]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[23][0]~q\);

-- Location: LCCOMB_X73_Y22_N8
\RAM|Mux7~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~52_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(2))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(2) & ((\RAM|s_memory[23][0]~q\))) # (!\Counter|s_count\(2) & (\RAM|s_memory[19][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[19][0]~q\,
	datad => \RAM|s_memory[23][0]~q\,
	combout => \RAM|Mux7~52_combout\);

-- Location: LCCOMB_X70_Y26_N20
\RAM|Mux7~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~53_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux7~52_combout\ & ((\RAM|s_memory[31][0]~q\))) # (!\RAM|Mux7~52_combout\ & (\RAM|s_memory[27][0]~q\)))) # (!\Counter|s_count\(3) & (((\RAM|Mux7~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[27][0]~q\,
	datac => \RAM|s_memory[31][0]~q\,
	datad => \RAM|Mux7~52_combout\,
	combout => \RAM|Mux7~53_combout\);

-- Location: LCCOMB_X70_Y26_N2
\RAM|Mux7~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~61_combout\ = (\RAM|Mux7~58_combout\ & ((\RAM|Mux7~60_combout\) # ((!\Counter|s_count\(4))))) # (!\RAM|Mux7~58_combout\ & (((\Counter|s_count\(4) & \RAM|Mux7~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~60_combout\,
	datab => \RAM|Mux7~58_combout\,
	datac => \Counter|s_count\(4),
	datad => \RAM|Mux7~53_combout\,
	combout => \RAM|Mux7~61_combout\);

-- Location: FF_X69_Y20_N9
\RAM|s_memory[38][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[38][5]~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[38][0]~q\);

-- Location: LCCOMB_X69_Y20_N2
\RAM|s_memory[54][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[54][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[54][0]~feeder_combout\);

-- Location: FF_X69_Y20_N3
\RAM|s_memory[54][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[54][0]~feeder_combout\,
	ena => \RAM|s_memory[54][7]~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[54][0]~q\);

-- Location: LCCOMB_X69_Y20_N8
\RAM|Mux7~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~69_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(4))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(4) & ((\RAM|s_memory[54][0]~q\))) # (!\Counter|s_count\(4) & (\RAM|s_memory[38][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[38][0]~q\,
	datad => \RAM|s_memory[54][0]~q\,
	combout => \RAM|Mux7~69_combout\);

-- Location: FF_X69_Y23_N11
\RAM|s_memory[62][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[62][6]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[62][0]~q\);

-- Location: LCCOMB_X74_Y23_N24
\RAM|s_memory[46][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[46][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[46][0]~feeder_combout\);

-- Location: FF_X74_Y23_N25
\RAM|s_memory[46][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[46][0]~feeder_combout\,
	ena => \RAM|s_memory[46][4]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[46][0]~q\);

-- Location: LCCOMB_X69_Y23_N10
\RAM|Mux7~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~70_combout\ = (\RAM|Mux7~69_combout\ & (((\RAM|s_memory[62][0]~q\)) # (!\Counter|s_count\(3)))) # (!\RAM|Mux7~69_combout\ & (\Counter|s_count\(3) & ((\RAM|s_memory[46][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~69_combout\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[62][0]~q\,
	datad => \RAM|s_memory[46][0]~q\,
	combout => \RAM|Mux7~70_combout\);

-- Location: LCCOMB_X72_Y26_N10
\RAM|s_memory[14][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[14][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[14][0]~feeder_combout\);

-- Location: FF_X72_Y26_N11
\RAM|s_memory[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[14][0]~feeder_combout\,
	ena => \RAM|s_memory[14][1]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[14][0]~q\);

-- Location: FF_X75_Y23_N5
\RAM|s_memory[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[22][3]~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[22][0]~q\);

-- Location: LCCOMB_X75_Y23_N10
\RAM|s_memory[6][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[6][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[6][0]~feeder_combout\);

-- Location: FF_X75_Y23_N11
\RAM|s_memory[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[6][0]~feeder_combout\,
	ena => \RAM|s_memory[6][7]~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[6][0]~q\);

-- Location: LCCOMB_X75_Y23_N4
\RAM|Mux7~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~62_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(4))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(4) & (\RAM|s_memory[22][0]~q\)) # (!\Counter|s_count\(4) & ((\RAM|s_memory[6][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[22][0]~q\,
	datad => \RAM|s_memory[6][0]~q\,
	combout => \RAM|Mux7~62_combout\);

-- Location: FF_X72_Y26_N1
\RAM|s_memory[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[30][0]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[30][0]~q\);

-- Location: LCCOMB_X72_Y26_N0
\RAM|Mux7~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~63_combout\ = (\RAM|Mux7~62_combout\ & (((\RAM|s_memory[30][0]~q\) # (!\Counter|s_count\(3))))) # (!\RAM|Mux7~62_combout\ & (\RAM|s_memory[14][0]~q\ & ((\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[14][0]~q\,
	datab => \RAM|Mux7~62_combout\,
	datac => \RAM|s_memory[30][0]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux7~63_combout\);

-- Location: LCCOMB_X74_Y23_N6
\RAM|s_memory[42][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[42][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[42][0]~feeder_combout\);

-- Location: FF_X74_Y23_N7
\RAM|s_memory[42][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[42][0]~feeder_combout\,
	ena => \RAM|s_memory[42][2]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[42][0]~q\);

-- Location: FF_X73_Y20_N21
\RAM|s_memory[34][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[34][6]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[34][0]~q\);

-- Location: LCCOMB_X73_Y20_N20
\RAM|Mux7~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~64_combout\ = (\Counter|s_count\(3) & ((\RAM|s_memory[42][0]~q\) # ((\Counter|s_count\(4))))) # (!\Counter|s_count\(3) & (((\RAM|s_memory[34][0]~q\ & !\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[42][0]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[34][0]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux7~64_combout\);

-- Location: LCCOMB_X73_Y20_N14
\RAM|s_memory[50][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[50][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[50][0]~feeder_combout\);

-- Location: FF_X73_Y20_N15
\RAM|s_memory[50][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[50][0]~feeder_combout\,
	ena => \RAM|s_memory[50][2]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[50][0]~q\);

-- Location: FF_X72_Y23_N11
\RAM|s_memory[58][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[58][7]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[58][0]~q\);

-- Location: LCCOMB_X72_Y23_N10
\RAM|Mux7~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~65_combout\ = (\RAM|Mux7~64_combout\ & (((\RAM|s_memory[58][0]~q\) # (!\Counter|s_count\(4))))) # (!\RAM|Mux7~64_combout\ & (\RAM|s_memory[50][0]~q\ & ((\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~64_combout\,
	datab => \RAM|s_memory[50][0]~q\,
	datac => \RAM|s_memory[58][0]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux7~65_combout\);

-- Location: FF_X73_Y24_N3
\RAM|s_memory[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[2][7]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[2][0]~q\);

-- Location: LCCOMB_X73_Y23_N0
\RAM|s_memory[18][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[18][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[18][0]~feeder_combout\);

-- Location: FF_X73_Y23_N1
\RAM|s_memory[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[18][0]~feeder_combout\,
	ena => \RAM|s_memory[18][7]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[18][0]~q\);

-- Location: LCCOMB_X73_Y24_N2
\RAM|Mux7~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~66_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(4))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(4) & ((\RAM|s_memory[18][0]~q\))) # (!\Counter|s_count\(4) & (\RAM|s_memory[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[2][0]~q\,
	datad => \RAM|s_memory[18][0]~q\,
	combout => \RAM|Mux7~66_combout\);

-- Location: LCCOMB_X72_Y24_N6
\RAM|s_memory[10][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[10][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[10][0]~feeder_combout\);

-- Location: FF_X72_Y24_N7
\RAM|s_memory[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[10][0]~feeder_combout\,
	ena => \RAM|s_memory[10][3]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[10][0]~q\);

-- Location: FF_X72_Y27_N27
\RAM|s_memory[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[26][6]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[26][0]~q\);

-- Location: LCCOMB_X72_Y27_N26
\RAM|Mux7~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~67_combout\ = (\RAM|Mux7~66_combout\ & (((\RAM|s_memory[26][0]~q\) # (!\Counter|s_count\(3))))) # (!\RAM|Mux7~66_combout\ & (\RAM|s_memory[10][0]~q\ & ((\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~66_combout\,
	datab => \RAM|s_memory[10][0]~q\,
	datac => \RAM|s_memory[26][0]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux7~67_combout\);

-- Location: LCCOMB_X72_Y23_N24
\RAM|Mux7~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~68_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(5))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(5) & (\RAM|Mux7~65_combout\)) # (!\Counter|s_count\(5) & ((\RAM|Mux7~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~65_combout\,
	datab => \Counter|s_count\(2),
	datac => \Counter|s_count\(5),
	datad => \RAM|Mux7~67_combout\,
	combout => \RAM|Mux7~68_combout\);

-- Location: LCCOMB_X69_Y23_N24
\RAM|Mux7~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~71_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux7~68_combout\ & (\RAM|Mux7~70_combout\)) # (!\RAM|Mux7~68_combout\ & ((\RAM|Mux7~63_combout\))))) # (!\Counter|s_count\(2) & (((\RAM|Mux7~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~70_combout\,
	datab => \Counter|s_count\(2),
	datac => \RAM|Mux7~63_combout\,
	datad => \RAM|Mux7~68_combout\,
	combout => \RAM|Mux7~71_combout\);

-- Location: LCCOMB_X70_Y26_N8
\RAM|Mux7~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~72_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(0))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(0) & (\RAM|Mux7~61_combout\)) # (!\Counter|s_count\(0) & ((\RAM|Mux7~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux7~61_combout\,
	datac => \RAM|Mux7~71_combout\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux7~72_combout\);

-- Location: LCCOMB_X74_Y24_N8
\RAM|s_memory[110][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[110][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[110][0]~feeder_combout\);

-- Location: FF_X74_Y24_N9
\RAM|s_memory[110][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[110][0]~feeder_combout\,
	ena => \RAM|s_memory[110][3]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[110][0]~q\);

-- Location: FF_X74_Y25_N21
\RAM|s_memory[102][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[102][1]~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[102][0]~q\);

-- Location: LCCOMB_X74_Y25_N20
\RAM|Mux7~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~49_combout\ = (\Counter|s_count\(4) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(3) & (\RAM|s_memory[110][0]~q\)) # (!\Counter|s_count\(3) & ((\RAM|s_memory[102][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[110][0]~q\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[102][0]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux7~49_combout\);

-- Location: FF_X73_Y25_N21
\RAM|s_memory[126][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[126][1]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[126][0]~q\);

-- Location: LCCOMB_X75_Y25_N18
\RAM|s_memory[118][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[118][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[118][0]~feeder_combout\);

-- Location: FF_X75_Y25_N19
\RAM|s_memory[118][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[118][0]~feeder_combout\,
	ena => \RAM|s_memory[118][3]~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[118][0]~q\);

-- Location: LCCOMB_X73_Y25_N20
\RAM|Mux7~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~50_combout\ = (\RAM|Mux7~49_combout\ & (((\RAM|s_memory[126][0]~q\)) # (!\Counter|s_count\(4)))) # (!\RAM|Mux7~49_combout\ & (\Counter|s_count\(4) & ((\RAM|s_memory[118][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~49_combout\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[126][0]~q\,
	datad => \RAM|s_memory[118][0]~q\,
	combout => \RAM|Mux7~50_combout\);

-- Location: FF_X76_Y26_N29
\RAM|s_memory[98][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[98][6]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[98][0]~q\);

-- Location: LCCOMB_X76_Y27_N8
\RAM|s_memory[106][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[106][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[106][0]~feeder_combout\);

-- Location: FF_X76_Y27_N9
\RAM|s_memory[106][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[106][0]~feeder_combout\,
	ena => \RAM|s_memory[106][1]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[106][0]~q\);

-- Location: LCCOMB_X76_Y26_N28
\RAM|Mux7~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~42_combout\ = (\Counter|s_count\(3) & ((\Counter|s_count\(4)) # ((\RAM|s_memory[106][0]~q\)))) # (!\Counter|s_count\(3) & (!\Counter|s_count\(4) & (\RAM|s_memory[98][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[98][0]~q\,
	datad => \RAM|s_memory[106][0]~q\,
	combout => \RAM|Mux7~42_combout\);

-- Location: FF_X77_Y26_N1
\RAM|s_memory[122][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[122][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[122][0]~q\);

-- Location: LCCOMB_X76_Y26_N30
\RAM|s_memory[114][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[114][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[114][0]~feeder_combout\);

-- Location: FF_X76_Y26_N31
\RAM|s_memory[114][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[114][0]~feeder_combout\,
	ena => \RAM|s_memory[114][3]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[114][0]~q\);

-- Location: LCCOMB_X77_Y26_N0
\RAM|Mux7~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~43_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux7~42_combout\ & (\RAM|s_memory[122][0]~q\)) # (!\RAM|Mux7~42_combout\ & ((\RAM|s_memory[114][0]~q\))))) # (!\Counter|s_count\(4) & (\RAM|Mux7~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|Mux7~42_combout\,
	datac => \RAM|s_memory[122][0]~q\,
	datad => \RAM|s_memory[114][0]~q\,
	combout => \RAM|Mux7~43_combout\);

-- Location: LCCOMB_X73_Y27_N26
\RAM|s_memory[74][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[74][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[74][0]~feeder_combout\);

-- Location: FF_X73_Y27_N27
\RAM|s_memory[74][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[74][0]~feeder_combout\,
	ena => \RAM|s_memory[74][1]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[74][0]~q\);

-- Location: FF_X73_Y26_N11
\RAM|s_memory[66][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[66][4]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[66][0]~q\);

-- Location: LCCOMB_X73_Y26_N10
\RAM|Mux7~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~46_combout\ = (\Counter|s_count\(4) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(3) & (\RAM|s_memory[74][0]~q\)) # (!\Counter|s_count\(3) & ((\RAM|s_memory[66][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[74][0]~q\,
	datac => \RAM|s_memory[66][0]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux7~46_combout\);

-- Location: FF_X73_Y27_N21
\RAM|s_memory[90][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[90][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[90][0]~q\);

-- Location: LCCOMB_X73_Y26_N0
\RAM|s_memory[82][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[82][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[82][0]~feeder_combout\);

-- Location: FF_X73_Y26_N1
\RAM|s_memory[82][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[82][0]~feeder_combout\,
	ena => \RAM|s_memory[82][0]~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[82][0]~q\);

-- Location: LCCOMB_X73_Y27_N20
\RAM|Mux7~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~47_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux7~46_combout\ & (\RAM|s_memory[90][0]~q\)) # (!\RAM|Mux7~46_combout\ & ((\RAM|s_memory[82][0]~q\))))) # (!\Counter|s_count\(4) & (\RAM|Mux7~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|Mux7~46_combout\,
	datac => \RAM|s_memory[90][0]~q\,
	datad => \RAM|s_memory[82][0]~q\,
	combout => \RAM|Mux7~47_combout\);

-- Location: LCCOMB_X68_Y25_N16
\RAM|s_memory[86][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[86][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[86][0]~feeder_combout\);

-- Location: FF_X68_Y25_N17
\RAM|s_memory[86][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[86][0]~feeder_combout\,
	ena => \RAM|s_memory[86][6]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[86][0]~q\);

-- Location: LCCOMB_X69_Y25_N18
\RAM|s_memory[78][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[78][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[78][0]~feeder_combout\);

-- Location: FF_X69_Y25_N19
\RAM|s_memory[78][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[78][0]~feeder_combout\,
	ena => \RAM|s_memory[78][4]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[78][0]~q\);

-- Location: FF_X69_Y25_N21
\RAM|s_memory[70][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[70][5]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[70][0]~q\);

-- Location: LCCOMB_X69_Y25_N20
\RAM|Mux7~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~44_combout\ = (\Counter|s_count\(4) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(3) & (\RAM|s_memory[78][0]~q\)) # (!\Counter|s_count\(3) & ((\RAM|s_memory[70][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[78][0]~q\,
	datac => \RAM|s_memory[70][0]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux7~44_combout\);

-- Location: FF_X69_Y29_N21
\RAM|s_memory[94][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[94][3]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[94][0]~q\);

-- Location: LCCOMB_X69_Y29_N20
\RAM|Mux7~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~45_combout\ = (\RAM|Mux7~44_combout\ & (((\RAM|s_memory[94][0]~q\) # (!\Counter|s_count\(4))))) # (!\RAM|Mux7~44_combout\ & (\RAM|s_memory[86][0]~q\ & ((\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[86][0]~q\,
	datab => \RAM|Mux7~44_combout\,
	datac => \RAM|s_memory[94][0]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux7~45_combout\);

-- Location: LCCOMB_X76_Y27_N14
\RAM|Mux7~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~48_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(2))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(2) & ((\RAM|Mux7~45_combout\))) # (!\Counter|s_count\(2) & (\RAM|Mux7~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux7~47_combout\,
	datac => \Counter|s_count\(2),
	datad => \RAM|Mux7~45_combout\,
	combout => \RAM|Mux7~48_combout\);

-- Location: LCCOMB_X77_Y27_N0
\RAM|Mux7~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~51_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux7~48_combout\ & (\RAM|Mux7~50_combout\)) # (!\RAM|Mux7~48_combout\ & ((\RAM|Mux7~43_combout\))))) # (!\Counter|s_count\(5) & (((\RAM|Mux7~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~50_combout\,
	datab => \RAM|Mux7~43_combout\,
	datac => \Counter|s_count\(5),
	datad => \RAM|Mux7~48_combout\,
	combout => \RAM|Mux7~51_combout\);

-- Location: LCCOMB_X68_Y28_N10
\RAM|s_memory[87][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[87][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[87][0]~feeder_combout\);

-- Location: FF_X68_Y28_N11
\RAM|s_memory[87][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[87][0]~feeder_combout\,
	ena => \RAM|s_memory[87][6]~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[87][0]~q\);

-- Location: FF_X70_Y32_N23
\RAM|s_memory[95][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[95][5]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[95][0]~q\);

-- Location: LCCOMB_X69_Y28_N28
\RAM|s_memory[91][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[91][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[91][0]~feeder_combout\);

-- Location: FF_X69_Y28_N29
\RAM|s_memory[91][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[91][0]~feeder_combout\,
	ena => \RAM|s_memory[91][6]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[91][0]~q\);

-- Location: FF_X72_Y28_N7
\RAM|s_memory[83][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[83][5]~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[83][0]~q\);

-- Location: LCCOMB_X72_Y28_N6
\RAM|Mux7~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~75_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(3) & (\RAM|s_memory[91][0]~q\)) # (!\Counter|s_count\(3) & ((\RAM|s_memory[83][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[91][0]~q\,
	datac => \RAM|s_memory[83][0]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux7~75_combout\);

-- Location: LCCOMB_X70_Y32_N22
\RAM|Mux7~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~76_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux7~75_combout\ & ((\RAM|s_memory[95][0]~q\))) # (!\RAM|Mux7~75_combout\ & (\RAM|s_memory[87][0]~q\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux7~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[87][0]~q\,
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[95][0]~q\,
	datad => \RAM|Mux7~75_combout\,
	combout => \RAM|Mux7~76_combout\);

-- Location: LCCOMB_X69_Y28_N6
\RAM|s_memory[75][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[75][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[75][0]~feeder_combout\);

-- Location: FF_X69_Y28_N7
\RAM|s_memory[75][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[75][0]~feeder_combout\,
	ena => \RAM|s_memory[75][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[75][0]~q\);

-- Location: FF_X72_Y28_N5
\RAM|s_memory[67][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[67][6]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[67][0]~q\);

-- Location: LCCOMB_X72_Y28_N4
\RAM|Mux7~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~77_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(3) & (\RAM|s_memory[75][0]~q\)) # (!\Counter|s_count\(3) & ((\RAM|s_memory[67][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[75][0]~q\,
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[67][0]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux7~77_combout\);

-- Location: LCCOMB_X67_Y25_N22
\RAM|s_memory[71][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[71][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[71][0]~feeder_combout\);

-- Location: FF_X67_Y25_N23
\RAM|s_memory[71][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[71][0]~feeder_combout\,
	ena => \RAM|s_memory[71][2]~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[71][0]~q\);

-- Location: FF_X66_Y29_N7
\RAM|s_memory[79][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[79][1]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[79][0]~q\);

-- Location: LCCOMB_X66_Y29_N6
\RAM|Mux7~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~78_combout\ = (\RAM|Mux7~77_combout\ & (((\RAM|s_memory[79][0]~q\) # (!\Counter|s_count\(2))))) # (!\RAM|Mux7~77_combout\ & (\RAM|s_memory[71][0]~q\ & ((\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~77_combout\,
	datab => \RAM|s_memory[71][0]~q\,
	datac => \RAM|s_memory[79][0]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux7~78_combout\);

-- Location: LCCOMB_X70_Y32_N12
\RAM|Mux7~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~79_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(4) & (\RAM|Mux7~76_combout\)) # (!\Counter|s_count\(4) & ((\RAM|Mux7~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~76_combout\,
	datab => \Counter|s_count\(5),
	datac => \Counter|s_count\(4),
	datad => \RAM|Mux7~78_combout\,
	combout => \RAM|Mux7~79_combout\);

-- Location: LCCOMB_X68_Y28_N28
\RAM|s_memory[119][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[119][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[119][0]~feeder_combout\);

-- Location: FF_X68_Y28_N29
\RAM|s_memory[119][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[119][0]~feeder_combout\,
	ena => \RAM|s_memory[119][6]~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[119][0]~q\);

-- Location: FF_X73_Y32_N23
\RAM|s_memory[127][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[127][1]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[127][0]~q\);

-- Location: FF_X74_Y28_N17
\RAM|s_memory[115][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[115][4]~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[115][0]~q\);

-- Location: LCCOMB_X73_Y32_N28
\RAM|s_memory[123][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[123][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[123][0]~feeder_combout\);

-- Location: FF_X73_Y32_N29
\RAM|s_memory[123][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[123][0]~feeder_combout\,
	ena => \RAM|s_memory[123][1]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[123][0]~q\);

-- Location: LCCOMB_X74_Y28_N16
\RAM|Mux7~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~80_combout\ = (\Counter|s_count\(2) & (\Counter|s_count\(3))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(3) & ((\RAM|s_memory[123][0]~q\))) # (!\Counter|s_count\(3) & (\RAM|s_memory[115][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[115][0]~q\,
	datad => \RAM|s_memory[123][0]~q\,
	combout => \RAM|Mux7~80_combout\);

-- Location: LCCOMB_X73_Y32_N22
\RAM|Mux7~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~81_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux7~80_combout\ & ((\RAM|s_memory[127][0]~q\))) # (!\RAM|Mux7~80_combout\ & (\RAM|s_memory[119][0]~q\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux7~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[119][0]~q\,
	datac => \RAM|s_memory[127][0]~q\,
	datad => \RAM|Mux7~80_combout\,
	combout => \RAM|Mux7~81_combout\);

-- Location: LCCOMB_X74_Y25_N22
\RAM|s_memory[103][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[103][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[103][0]~feeder_combout\);

-- Location: FF_X74_Y25_N23
\RAM|s_memory[103][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[103][0]~feeder_combout\,
	ena => \RAM|s_memory[103][1]~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[103][0]~q\);

-- Location: FF_X74_Y24_N27
\RAM|s_memory[111][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[111][5]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[111][0]~q\);

-- Location: LCCOMB_X76_Y24_N22
\RAM|s_memory[107][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[107][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[107][0]~feeder_combout\);

-- Location: FF_X76_Y24_N23
\RAM|s_memory[107][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[107][0]~feeder_combout\,
	ena => \RAM|s_memory[107][7]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[107][0]~q\);

-- Location: FF_X74_Y28_N19
\RAM|s_memory[99][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[99][0]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[99][0]~q\);

-- Location: LCCOMB_X74_Y28_N18
\RAM|Mux7~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~73_combout\ = (\Counter|s_count\(3) & ((\RAM|s_memory[107][0]~q\) # ((\Counter|s_count\(2))))) # (!\Counter|s_count\(3) & (((\RAM|s_memory[99][0]~q\ & !\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[107][0]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[99][0]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux7~73_combout\);

-- Location: LCCOMB_X74_Y24_N26
\RAM|Mux7~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~74_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux7~73_combout\ & ((\RAM|s_memory[111][0]~q\))) # (!\RAM|Mux7~73_combout\ & (\RAM|s_memory[103][0]~q\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux7~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[103][0]~q\,
	datac => \RAM|s_memory[111][0]~q\,
	datad => \RAM|Mux7~73_combout\,
	combout => \RAM|Mux7~74_combout\);

-- Location: LCCOMB_X73_Y32_N20
\RAM|Mux7~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~82_combout\ = (\RAM|Mux7~79_combout\ & (((\RAM|Mux7~81_combout\)) # (!\Counter|s_count\(5)))) # (!\RAM|Mux7~79_combout\ & (\Counter|s_count\(5) & ((\RAM|Mux7~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~79_combout\,
	datab => \Counter|s_count\(5),
	datac => \RAM|Mux7~81_combout\,
	datad => \RAM|Mux7~74_combout\,
	combout => \RAM|Mux7~82_combout\);

-- Location: LCCOMB_X73_Y32_N6
\RAM|Mux7~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~83_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux7~72_combout\ & ((\RAM|Mux7~82_combout\))) # (!\RAM|Mux7~72_combout\ & (\RAM|Mux7~51_combout\)))) # (!\Counter|s_count\(6) & (\RAM|Mux7~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux7~72_combout\,
	datac => \RAM|Mux7~51_combout\,
	datad => \RAM|Mux7~82_combout\,
	combout => \RAM|Mux7~83_combout\);

-- Location: LCCOMB_X76_Y28_N24
\RAM|s_memory[69][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[69][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[69][0]~feeder_combout\);

-- Location: FF_X76_Y28_N25
\RAM|s_memory[69][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[69][0]~feeder_combout\,
	ena => \RAM|s_memory[69][7]~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[69][0]~q\);

-- Location: FF_X75_Y26_N11
\RAM|s_memory[68][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[68][6]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[68][0]~q\);

-- Location: LCCOMB_X75_Y26_N10
\RAM|Mux7~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~86_combout\ = (\Counter|s_count\(3) & (((\Counter|s_count\(0))))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(0) & (\RAM|s_memory[69][0]~q\)) # (!\Counter|s_count\(0) & ((\RAM|s_memory[68][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[69][0]~q\,
	datac => \RAM|s_memory[68][0]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux7~86_combout\);

-- Location: FF_X75_Y29_N31
\RAM|s_memory[77][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[77][1]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[77][0]~q\);

-- Location: LCCOMB_X72_Y29_N6
\RAM|s_memory[76][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[76][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[76][0]~feeder_combout\);

-- Location: FF_X72_Y29_N7
\RAM|s_memory[76][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[76][0]~feeder_combout\,
	ena => \RAM|s_memory[76][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[76][0]~q\);

-- Location: LCCOMB_X75_Y29_N30
\RAM|Mux7~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~87_combout\ = (\RAM|Mux7~86_combout\ & (((\RAM|s_memory[77][0]~q\)) # (!\Counter|s_count\(3)))) # (!\RAM|Mux7~86_combout\ & (\Counter|s_count\(3) & ((\RAM|s_memory[76][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~86_combout\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[77][0]~q\,
	datad => \RAM|s_memory[76][0]~q\,
	combout => \RAM|Mux7~87_combout\);

-- Location: FF_X74_Y29_N13
\RAM|s_memory[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[4][1]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[4][0]~q\);

-- Location: LCCOMB_X76_Y28_N14
\RAM|s_memory[5][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[5][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[5][0]~feeder_combout\);

-- Location: FF_X76_Y28_N15
\RAM|s_memory[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[5][0]~feeder_combout\,
	ena => \RAM|s_memory[5][5]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[5][0]~q\);

-- Location: LCCOMB_X74_Y29_N12
\RAM|Mux7~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~88_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(0))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(0) & ((\RAM|s_memory[5][0]~q\))) # (!\Counter|s_count\(0) & (\RAM|s_memory[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[4][0]~q\,
	datad => \RAM|s_memory[5][0]~q\,
	combout => \RAM|Mux7~88_combout\);

-- Location: FF_X75_Y29_N21
\RAM|s_memory[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[13][2]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[13][0]~q\);

-- Location: LCCOMB_X76_Y25_N4
\RAM|s_memory[12][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[12][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[12][0]~feeder_combout\);

-- Location: FF_X76_Y25_N5
\RAM|s_memory[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[12][0]~feeder_combout\,
	ena => \RAM|s_memory[12][2]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[12][0]~q\);

-- Location: LCCOMB_X75_Y29_N20
\RAM|Mux7~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~89_combout\ = (\RAM|Mux7~88_combout\ & (((\RAM|s_memory[13][0]~q\)) # (!\Counter|s_count\(3)))) # (!\RAM|Mux7~88_combout\ & (\Counter|s_count\(3) & ((\RAM|s_memory[12][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~88_combout\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[13][0]~q\,
	datad => \RAM|s_memory[12][0]~q\,
	combout => \RAM|Mux7~89_combout\);

-- Location: LCCOMB_X75_Y29_N26
\RAM|Mux7~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~90_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(6) & (\RAM|Mux7~87_combout\)) # (!\Counter|s_count\(6) & ((\RAM|Mux7~89_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~87_combout\,
	datab => \Counter|s_count\(5),
	datac => \Counter|s_count\(6),
	datad => \RAM|Mux7~89_combout\,
	combout => \RAM|Mux7~90_combout\);

-- Location: LCCOMB_X74_Y27_N4
\RAM|s_memory[101][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[101][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[101][0]~feeder_combout\);

-- Location: FF_X74_Y27_N5
\RAM|s_memory[101][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[101][0]~feeder_combout\,
	ena => \RAM|s_memory[101][6]~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[101][0]~q\);

-- Location: FF_X75_Y26_N9
\RAM|s_memory[100][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[100][6]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[100][0]~q\);

-- Location: LCCOMB_X75_Y26_N8
\RAM|Mux7~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~91_combout\ = (\Counter|s_count\(3) & (((\Counter|s_count\(0))))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(0) & (\RAM|s_memory[101][0]~q\)) # (!\Counter|s_count\(0) & ((\RAM|s_memory[100][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[101][0]~q\,
	datac => \RAM|s_memory[100][0]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux7~91_combout\);

-- Location: FF_X74_Y26_N3
\RAM|s_memory[109][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[109][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[109][0]~q\);

-- Location: LCCOMB_X76_Y29_N12
\RAM|s_memory[108][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[108][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[108][0]~feeder_combout\);

-- Location: FF_X76_Y29_N13
\RAM|s_memory[108][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[108][0]~feeder_combout\,
	ena => \RAM|s_memory[108][1]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[108][0]~q\);

-- Location: LCCOMB_X74_Y26_N2
\RAM|Mux7~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~92_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux7~91_combout\ & (\RAM|s_memory[109][0]~q\)) # (!\RAM|Mux7~91_combout\ & ((\RAM|s_memory[108][0]~q\))))) # (!\Counter|s_count\(3) & (\RAM|Mux7~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|Mux7~91_combout\,
	datac => \RAM|s_memory[109][0]~q\,
	datad => \RAM|s_memory[108][0]~q\,
	combout => \RAM|Mux7~92_combout\);

-- Location: FF_X74_Y29_N31
\RAM|s_memory[36][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[36][5]~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[36][0]~q\);

-- Location: LCCOMB_X74_Y27_N30
\RAM|s_memory[37][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[37][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[37][0]~feeder_combout\);

-- Location: FF_X74_Y27_N31
\RAM|s_memory[37][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[37][0]~feeder_combout\,
	ena => \RAM|s_memory[37][4]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[37][0]~q\);

-- Location: LCCOMB_X74_Y29_N30
\RAM|Mux7~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~84_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(0))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(0) & ((\RAM|s_memory[37][0]~q\))) # (!\Counter|s_count\(0) & (\RAM|s_memory[36][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[36][0]~q\,
	datad => \RAM|s_memory[37][0]~q\,
	combout => \RAM|Mux7~84_combout\);

-- Location: FF_X74_Y26_N17
\RAM|s_memory[45][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[45][2]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[45][0]~q\);

-- Location: LCCOMB_X76_Y25_N2
\RAM|s_memory[44][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[44][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[44][0]~feeder_combout\);

-- Location: FF_X76_Y25_N3
\RAM|s_memory[44][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[44][0]~feeder_combout\,
	ena => \RAM|s_memory[44][2]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[44][0]~q\);

-- Location: LCCOMB_X74_Y26_N16
\RAM|Mux7~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~85_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux7~84_combout\ & (\RAM|s_memory[45][0]~q\)) # (!\RAM|Mux7~84_combout\ & ((\RAM|s_memory[44][0]~q\))))) # (!\Counter|s_count\(3) & (\RAM|Mux7~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|Mux7~84_combout\,
	datac => \RAM|s_memory[45][0]~q\,
	datad => \RAM|s_memory[44][0]~q\,
	combout => \RAM|Mux7~85_combout\);

-- Location: LCCOMB_X75_Y29_N16
\RAM|Mux7~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~93_combout\ = (\RAM|Mux7~90_combout\ & (((\RAM|Mux7~92_combout\)) # (!\Counter|s_count\(5)))) # (!\RAM|Mux7~90_combout\ & (\Counter|s_count\(5) & ((\RAM|Mux7~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~90_combout\,
	datab => \Counter|s_count\(5),
	datac => \RAM|Mux7~92_combout\,
	datad => \RAM|Mux7~85_combout\,
	combout => \RAM|Mux7~93_combout\);

-- Location: LCCOMB_X76_Y29_N18
\RAM|s_memory[8][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[8][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[8][0]~feeder_combout\);

-- Location: FF_X76_Y29_N19
\RAM|s_memory[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[8][0]~feeder_combout\,
	ena => \RAM|s_memory[8][6]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[8][0]~q\);

-- Location: FF_X75_Y27_N9
\RAM|s_memory[40][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[40][4]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[40][0]~q\);

-- Location: LCCOMB_X74_Y30_N18
\RAM|s_memory[32][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[32][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[32][0]~feeder_combout\);

-- Location: FF_X74_Y30_N19
\RAM|s_memory[32][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[32][0]~feeder_combout\,
	ena => \RAM|s_memory[32][5]~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[32][0]~q\);

-- Location: FF_X75_Y30_N25
\RAM|s_memory[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[0][3]~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[0][0]~q\);

-- Location: LCCOMB_X75_Y30_N24
\RAM|Mux7~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~108_combout\ = (\Counter|s_count\(5) & ((\RAM|s_memory[32][0]~q\) # ((\Counter|s_count\(3))))) # (!\Counter|s_count\(5) & (((\RAM|s_memory[0][0]~q\ & !\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|s_memory[32][0]~q\,
	datac => \RAM|s_memory[0][0]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux7~108_combout\);

-- Location: LCCOMB_X75_Y27_N8
\RAM|Mux7~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~109_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux7~108_combout\ & ((\RAM|s_memory[40][0]~q\))) # (!\RAM|Mux7~108_combout\ & (\RAM|s_memory[8][0]~q\)))) # (!\Counter|s_count\(3) & (((\RAM|Mux7~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[8][0]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[40][0]~q\,
	datad => \RAM|Mux7~108_combout\,
	combout => \RAM|Mux7~109_combout\);

-- Location: LCCOMB_X76_Y30_N14
\RAM|s_memory[72][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[72][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[72][0]~feeder_combout\);

-- Location: FF_X76_Y30_N15
\RAM|s_memory[72][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[72][0]~feeder_combout\,
	ena => \RAM|s_memory[72][6]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[72][0]~q\);

-- Location: FF_X75_Y31_N27
\RAM|s_memory[104][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[104][6]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[104][0]~q\);

-- Location: LCCOMB_X75_Y30_N6
\RAM|s_memory[64][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[64][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[64][0]~feeder_combout\);

-- Location: FF_X75_Y30_N7
\RAM|s_memory[64][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[64][0]~feeder_combout\,
	ena => \RAM|s_memory[64][1]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[64][0]~q\);

-- Location: LCCOMB_X74_Y31_N24
\RAM|s_memory[96][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[96][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[96][0]~feeder_combout\);

-- Location: FF_X74_Y31_N25
\RAM|s_memory[96][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[96][0]~feeder_combout\,
	ena => \RAM|s_memory[96][1]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[96][0]~q\);

-- Location: LCCOMB_X75_Y31_N28
\RAM|Mux7~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~106_combout\ = (\Counter|s_count\(5) & (((\RAM|s_memory[96][0]~q\) # (\Counter|s_count\(3))))) # (!\Counter|s_count\(5) & (\RAM|s_memory[64][0]~q\ & ((!\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[64][0]~q\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[96][0]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux7~106_combout\);

-- Location: LCCOMB_X75_Y31_N26
\RAM|Mux7~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~107_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux7~106_combout\ & ((\RAM|s_memory[104][0]~q\))) # (!\RAM|Mux7~106_combout\ & (\RAM|s_memory[72][0]~q\)))) # (!\Counter|s_count\(3) & (((\RAM|Mux7~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[72][0]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[104][0]~q\,
	datad => \RAM|Mux7~106_combout\,
	combout => \RAM|Mux7~107_combout\);

-- Location: LCCOMB_X74_Y31_N6
\RAM|Mux7~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~110_combout\ = (\Counter|s_count\(6) & ((\Counter|s_count\(0)) # ((\RAM|Mux7~107_combout\)))) # (!\Counter|s_count\(6) & (!\Counter|s_count\(0) & (\RAM|Mux7~109_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(0),
	datac => \RAM|Mux7~109_combout\,
	datad => \RAM|Mux7~107_combout\,
	combout => \RAM|Mux7~110_combout\);

-- Location: LCCOMB_X59_Y25_N20
\RAM|s_memory[97][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[97][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[97][0]~feeder_combout\);

-- Location: FF_X59_Y25_N21
\RAM|s_memory[97][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[97][0]~feeder_combout\,
	ena => \RAM|s_memory[97][0]~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[97][0]~q\);

-- Location: FF_X70_Y28_N25
\RAM|s_memory[65][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[65][7]~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[65][0]~q\);

-- Location: LCCOMB_X70_Y28_N24
\RAM|Mux7~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~111_combout\ = (\Counter|s_count\(3) & (((\Counter|s_count\(5))))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(5) & (\RAM|s_memory[97][0]~q\)) # (!\Counter|s_count\(5) & ((\RAM|s_memory[65][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[97][0]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[65][0]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux7~111_combout\);

-- Location: LCCOMB_X70_Y30_N18
\RAM|s_memory[73][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[73][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[73][0]~feeder_combout\);

-- Location: FF_X70_Y30_N19
\RAM|s_memory[73][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[73][0]~feeder_combout\,
	ena => \RAM|s_memory[73][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[73][0]~q\);

-- Location: FF_X70_Y30_N5
\RAM|s_memory[105][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[105][1]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[105][0]~q\);

-- Location: LCCOMB_X70_Y30_N4
\RAM|Mux7~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~112_combout\ = (\RAM|Mux7~111_combout\ & (((\RAM|s_memory[105][0]~q\) # (!\Counter|s_count\(3))))) # (!\RAM|Mux7~111_combout\ & (\RAM|s_memory[73][0]~q\ & ((\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~111_combout\,
	datab => \RAM|s_memory[73][0]~q\,
	datac => \RAM|s_memory[105][0]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux7~112_combout\);

-- Location: FF_X70_Y28_N3
\RAM|s_memory[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[1][0]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[1][0]~q\);

-- Location: LCCOMB_X73_Y28_N24
\RAM|s_memory[33][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[33][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[33][0]~feeder_combout\);

-- Location: FF_X73_Y28_N25
\RAM|s_memory[33][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[33][0]~feeder_combout\,
	ena => \RAM|s_memory[33][7]~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[33][0]~q\);

-- Location: LCCOMB_X70_Y28_N2
\RAM|Mux7~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~104_combout\ = (\Counter|s_count\(5) & ((\Counter|s_count\(3)) # ((\RAM|s_memory[33][0]~q\)))) # (!\Counter|s_count\(5) & (!\Counter|s_count\(3) & (\RAM|s_memory[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[1][0]~q\,
	datad => \RAM|s_memory[33][0]~q\,
	combout => \RAM|Mux7~104_combout\);

-- Location: FF_X73_Y30_N3
\RAM|s_memory[41][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[41][2]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[41][0]~q\);

-- Location: LCCOMB_X73_Y30_N28
\RAM|s_memory[9][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[9][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[9][0]~feeder_combout\);

-- Location: FF_X73_Y30_N29
\RAM|s_memory[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[9][0]~feeder_combout\,
	ena => \RAM|s_memory[9][7]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[9][0]~q\);

-- Location: LCCOMB_X73_Y30_N2
\RAM|Mux7~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~105_combout\ = (\RAM|Mux7~104_combout\ & (((\RAM|s_memory[41][0]~q\)) # (!\Counter|s_count\(3)))) # (!\RAM|Mux7~104_combout\ & (\Counter|s_count\(3) & ((\RAM|s_memory[9][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~104_combout\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[41][0]~q\,
	datad => \RAM|s_memory[9][0]~q\,
	combout => \RAM|Mux7~105_combout\);

-- Location: LCCOMB_X73_Y30_N20
\RAM|Mux7~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~113_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux7~110_combout\ & (\RAM|Mux7~112_combout\)) # (!\RAM|Mux7~110_combout\ & ((\RAM|Mux7~105_combout\))))) # (!\Counter|s_count\(0) & (\RAM|Mux7~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|Mux7~110_combout\,
	datac => \RAM|Mux7~112_combout\,
	datad => \RAM|Mux7~105_combout\,
	combout => \RAM|Mux7~113_combout\);

-- Location: LCCOMB_X69_Y32_N12
\RAM|s_memory[89][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[89][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[89][0]~feeder_combout\);

-- Location: FF_X69_Y32_N13
\RAM|s_memory[89][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[89][0]~feeder_combout\,
	ena => \RAM|s_memory[89][1]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[89][0]~q\);

-- Location: FF_X69_Y32_N7
\RAM|s_memory[121][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[121][6]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[121][0]~q\);

-- Location: LCCOMB_X65_Y32_N14
\RAM|s_memory[113][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[113][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[113][0]~feeder_combout\);

-- Location: FF_X65_Y32_N15
\RAM|s_memory[113][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[113][0]~feeder_combout\,
	ena => \RAM|s_memory[113][4]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[113][0]~q\);

-- Location: FF_X66_Y32_N19
\RAM|s_memory[81][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[81][5]~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[81][0]~q\);

-- Location: LCCOMB_X66_Y32_N18
\RAM|Mux7~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~101_combout\ = (\Counter|s_count\(3) & (((\Counter|s_count\(5))))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(5) & (\RAM|s_memory[113][0]~q\)) # (!\Counter|s_count\(5) & ((\RAM|s_memory[81][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[113][0]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[81][0]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux7~101_combout\);

-- Location: LCCOMB_X69_Y32_N6
\RAM|Mux7~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~102_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux7~101_combout\ & ((\RAM|s_memory[121][0]~q\))) # (!\RAM|Mux7~101_combout\ & (\RAM|s_memory[89][0]~q\)))) # (!\Counter|s_count\(3) & (((\RAM|Mux7~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[89][0]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[121][0]~q\,
	datad => \RAM|Mux7~101_combout\,
	combout => \RAM|Mux7~102_combout\);

-- Location: FF_X67_Y32_N23
\RAM|s_memory[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[17][7]~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[17][0]~q\);

-- Location: LCCOMB_X67_Y32_N0
\RAM|s_memory[49][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[49][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[49][0]~feeder_combout\);

-- Location: FF_X67_Y32_N1
\RAM|s_memory[49][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[49][0]~feeder_combout\,
	ena => \RAM|s_memory[49][0]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[49][0]~q\);

-- Location: LCCOMB_X67_Y32_N22
\RAM|Mux7~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~94_combout\ = (\Counter|s_count\(5) & ((\Counter|s_count\(3)) # ((\RAM|s_memory[49][0]~q\)))) # (!\Counter|s_count\(5) & (!\Counter|s_count\(3) & (\RAM|s_memory[17][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[17][0]~q\,
	datad => \RAM|s_memory[49][0]~q\,
	combout => \RAM|Mux7~94_combout\);

-- Location: FF_X69_Y31_N9
\RAM|s_memory[57][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[57][7]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[57][0]~q\);

-- Location: LCCOMB_X70_Y31_N24
\RAM|s_memory[25][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[25][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[25][0]~feeder_combout\);

-- Location: FF_X70_Y31_N25
\RAM|s_memory[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[25][0]~feeder_combout\,
	ena => \RAM|s_memory[25][0]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[25][0]~q\);

-- Location: LCCOMB_X69_Y31_N8
\RAM|Mux7~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~95_combout\ = (\RAM|Mux7~94_combout\ & (((\RAM|s_memory[57][0]~q\)) # (!\Counter|s_count\(3)))) # (!\RAM|Mux7~94_combout\ & (\Counter|s_count\(3) & ((\RAM|s_memory[25][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~94_combout\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[57][0]~q\,
	datad => \RAM|s_memory[25][0]~q\,
	combout => \RAM|Mux7~95_combout\);

-- Location: LCCOMB_X69_Y33_N26
\RAM|s_memory[48][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[48][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[48][0]~feeder_combout\);

-- Location: FF_X69_Y33_N27
\RAM|s_memory[48][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[48][0]~feeder_combout\,
	ena => \RAM|s_memory[48][5]~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[48][0]~q\);

-- Location: FF_X69_Y30_N23
\RAM|s_memory[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[16][7]~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[16][0]~q\);

-- Location: LCCOMB_X69_Y30_N22
\RAM|Mux7~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~98_combout\ = (\Counter|s_count\(5) & ((\RAM|s_memory[48][0]~q\) # ((\Counter|s_count\(3))))) # (!\Counter|s_count\(5) & (((\RAM|s_memory[16][0]~q\ & !\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|s_memory[48][0]~q\,
	datac => \RAM|s_memory[16][0]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux7~98_combout\);

-- Location: FF_X68_Y30_N11
\RAM|s_memory[56][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[56][7]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[56][0]~q\);

-- Location: LCCOMB_X72_Y30_N26
\RAM|s_memory[24][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[24][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[24][0]~feeder_combout\);

-- Location: FF_X72_Y30_N27
\RAM|s_memory[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[24][0]~feeder_combout\,
	ena => \RAM|s_memory[24][6]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[24][0]~q\);

-- Location: LCCOMB_X68_Y30_N10
\RAM|Mux7~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~99_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux7~98_combout\ & (\RAM|s_memory[56][0]~q\)) # (!\RAM|Mux7~98_combout\ & ((\RAM|s_memory[24][0]~q\))))) # (!\Counter|s_count\(3) & (\RAM|Mux7~98_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|Mux7~98_combout\,
	datac => \RAM|s_memory[56][0]~q\,
	datad => \RAM|s_memory[24][0]~q\,
	combout => \RAM|Mux7~99_combout\);

-- Location: LCCOMB_X72_Y30_N4
\RAM|s_memory[88][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[88][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[88][0]~feeder_combout\);

-- Location: FF_X72_Y30_N5
\RAM|s_memory[88][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[88][0]~feeder_combout\,
	ena => \RAM|s_memory[88][0]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[88][0]~q\);

-- Location: LCCOMB_X70_Y33_N28
\RAM|s_memory[112][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[112][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[112][0]~feeder_combout\);

-- Location: FF_X70_Y33_N29
\RAM|s_memory[112][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[112][0]~feeder_combout\,
	ena => \RAM|s_memory[112][3]~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[112][0]~q\);

-- Location: FF_X69_Y30_N25
\RAM|s_memory[80][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[80][0]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[80][0]~q\);

-- Location: LCCOMB_X69_Y30_N24
\RAM|Mux7~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~96_combout\ = (\Counter|s_count\(5) & ((\RAM|s_memory[112][0]~q\) # ((\Counter|s_count\(3))))) # (!\Counter|s_count\(5) & (((\RAM|s_memory[80][0]~q\ & !\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|s_memory[112][0]~q\,
	datac => \RAM|s_memory[80][0]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux7~96_combout\);

-- Location: FF_X68_Y30_N17
\RAM|s_memory[120][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[120][6]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[120][0]~q\);

-- Location: LCCOMB_X68_Y30_N16
\RAM|Mux7~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~97_combout\ = (\RAM|Mux7~96_combout\ & (((\RAM|s_memory[120][0]~q\) # (!\Counter|s_count\(3))))) # (!\RAM|Mux7~96_combout\ & (\RAM|s_memory[88][0]~q\ & ((\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[88][0]~q\,
	datab => \RAM|Mux7~96_combout\,
	datac => \RAM|s_memory[120][0]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux7~97_combout\);

-- Location: LCCOMB_X73_Y30_N0
\RAM|Mux7~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~100_combout\ = (\Counter|s_count\(6) & (((\RAM|Mux7~97_combout\) # (\Counter|s_count\(0))))) # (!\Counter|s_count\(6) & (\RAM|Mux7~99_combout\ & ((!\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~99_combout\,
	datab => \Counter|s_count\(6),
	datac => \RAM|Mux7~97_combout\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux7~100_combout\);

-- Location: LCCOMB_X73_Y30_N10
\RAM|Mux7~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~103_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux7~100_combout\ & (\RAM|Mux7~102_combout\)) # (!\RAM|Mux7~100_combout\ & ((\RAM|Mux7~95_combout\))))) # (!\Counter|s_count\(0) & (((\RAM|Mux7~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|Mux7~102_combout\,
	datac => \RAM|Mux7~95_combout\,
	datad => \RAM|Mux7~100_combout\,
	combout => \RAM|Mux7~103_combout\);

-- Location: LCCOMB_X73_Y30_N30
\RAM|Mux7~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~114_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(4) & ((\RAM|Mux7~103_combout\))) # (!\Counter|s_count\(4) & (\RAM|Mux7~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|Mux7~113_combout\,
	datac => \Counter|s_count\(4),
	datad => \RAM|Mux7~103_combout\,
	combout => \RAM|Mux7~114_combout\);

-- Location: LCCOMB_X68_Y29_N14
\RAM|s_memory[92][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[92][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[92][0]~feeder_combout\);

-- Location: FF_X68_Y29_N15
\RAM|s_memory[92][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[92][0]~feeder_combout\,
	ena => \RAM|s_memory[92][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[92][0]~q\);

-- Location: FF_X68_Y32_N25
\RAM|s_memory[84][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[84][1]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[84][0]~q\);

-- Location: LCCOMB_X67_Y29_N28
\RAM|s_memory[85][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[85][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[85][0]~feeder_combout\);

-- Location: FF_X67_Y29_N29
\RAM|s_memory[85][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[85][0]~feeder_combout\,
	ena => \RAM|s_memory[85][1]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[85][0]~q\);

-- Location: LCCOMB_X68_Y32_N24
\RAM|Mux7~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~117_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(0))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(0) & ((\RAM|s_memory[85][0]~q\))) # (!\Counter|s_count\(0) & (\RAM|s_memory[84][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[84][0]~q\,
	datad => \RAM|s_memory[85][0]~q\,
	combout => \RAM|Mux7~117_combout\);

-- Location: FF_X67_Y30_N3
\RAM|s_memory[93][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[93][0]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[93][0]~q\);

-- Location: LCCOMB_X67_Y30_N2
\RAM|Mux7~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~118_combout\ = (\RAM|Mux7~117_combout\ & (((\RAM|s_memory[93][0]~q\) # (!\Counter|s_count\(3))))) # (!\RAM|Mux7~117_combout\ & (\RAM|s_memory[92][0]~q\ & ((\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[92][0]~q\,
	datab => \RAM|Mux7~117_combout\,
	datac => \RAM|s_memory[93][0]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux7~118_combout\);

-- Location: LCCOMB_X68_Y31_N24
\RAM|s_memory[28][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[28][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[28][0]~feeder_combout\);

-- Location: FF_X68_Y31_N25
\RAM|s_memory[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[28][0]~feeder_combout\,
	ena => \RAM|s_memory[28][3]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[28][0]~q\);

-- Location: FF_X68_Y33_N1
\RAM|s_memory[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[20][5]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[20][0]~q\);

-- Location: LCCOMB_X67_Y29_N14
\RAM|s_memory[21][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[21][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[21][0]~feeder_combout\);

-- Location: FF_X67_Y29_N15
\RAM|s_memory[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[21][0]~feeder_combout\,
	ena => \RAM|s_memory[21][0]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[21][0]~q\);

-- Location: LCCOMB_X68_Y33_N0
\RAM|Mux7~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~119_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(0))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(0) & ((\RAM|s_memory[21][0]~q\))) # (!\Counter|s_count\(0) & (\RAM|s_memory[20][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[20][0]~q\,
	datad => \RAM|s_memory[21][0]~q\,
	combout => \RAM|Mux7~119_combout\);

-- Location: FF_X67_Y30_N9
\RAM|s_memory[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[29][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[29][0]~q\);

-- Location: LCCOMB_X67_Y30_N8
\RAM|Mux7~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~120_combout\ = (\RAM|Mux7~119_combout\ & (((\RAM|s_memory[29][0]~q\) # (!\Counter|s_count\(3))))) # (!\RAM|Mux7~119_combout\ & (\RAM|s_memory[28][0]~q\ & ((\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[28][0]~q\,
	datab => \RAM|Mux7~119_combout\,
	datac => \RAM|s_memory[29][0]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux7~120_combout\);

-- Location: LCCOMB_X67_Y30_N26
\RAM|Mux7~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~121_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(6) & (\RAM|Mux7~118_combout\)) # (!\Counter|s_count\(6) & ((\RAM|Mux7~120_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux7~118_combout\,
	datac => \RAM|Mux7~120_combout\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux7~121_combout\);

-- Location: FF_X68_Y33_N23
\RAM|s_memory[52][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[52][3]~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[52][0]~q\);

-- Location: LCCOMB_X67_Y33_N24
\RAM|s_memory[53][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[53][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[53][0]~feeder_combout\);

-- Location: FF_X67_Y33_N25
\RAM|s_memory[53][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[53][0]~feeder_combout\,
	ena => \RAM|s_memory[53][7]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[53][0]~q\);

-- Location: LCCOMB_X68_Y33_N22
\RAM|Mux7~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~115_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(0))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(0) & ((\RAM|s_memory[53][0]~q\))) # (!\Counter|s_count\(0) & (\RAM|s_memory[52][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[52][0]~q\,
	datad => \RAM|s_memory[53][0]~q\,
	combout => \RAM|Mux7~115_combout\);

-- Location: FF_X67_Y31_N19
\RAM|s_memory[61][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[61][5]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[61][0]~q\);

-- Location: LCCOMB_X68_Y31_N22
\RAM|s_memory[60][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[60][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[60][0]~feeder_combout\);

-- Location: FF_X68_Y31_N23
\RAM|s_memory[60][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[60][0]~feeder_combout\,
	ena => \RAM|s_memory[60][7]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[60][0]~q\);

-- Location: LCCOMB_X67_Y31_N18
\RAM|Mux7~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~116_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux7~115_combout\ & (\RAM|s_memory[61][0]~q\)) # (!\RAM|Mux7~115_combout\ & ((\RAM|s_memory[60][0]~q\))))) # (!\Counter|s_count\(3) & (\RAM|Mux7~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|Mux7~115_combout\,
	datac => \RAM|s_memory[61][0]~q\,
	datad => \RAM|s_memory[60][0]~q\,
	combout => \RAM|Mux7~116_combout\);

-- Location: LCCOMB_X73_Y29_N28
\RAM|s_memory[124][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[124][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[124][0]~feeder_combout\);

-- Location: FF_X73_Y29_N29
\RAM|s_memory[124][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[124][0]~feeder_combout\,
	ena => \RAM|s_memory[124][1]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[124][0]~q\);

-- Location: FF_X70_Y29_N7
\RAM|s_memory[125][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[125][1]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[125][0]~q\);

-- Location: FF_X70_Y33_N7
\RAM|s_memory[116][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[116][1]~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[116][0]~q\);

-- Location: LCCOMB_X67_Y33_N2
\RAM|s_memory[117][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[117][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[117][0]~feeder_combout\);

-- Location: FF_X67_Y33_N3
\RAM|s_memory[117][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[117][0]~feeder_combout\,
	ena => \RAM|s_memory[117][0]~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[117][0]~q\);

-- Location: LCCOMB_X70_Y33_N6
\RAM|Mux7~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~122_combout\ = (\Counter|s_count\(0) & ((\Counter|s_count\(3)) # ((\RAM|s_memory[117][0]~q\)))) # (!\Counter|s_count\(0) & (!\Counter|s_count\(3) & (\RAM|s_memory[116][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[116][0]~q\,
	datad => \RAM|s_memory[117][0]~q\,
	combout => \RAM|Mux7~122_combout\);

-- Location: LCCOMB_X70_Y29_N6
\RAM|Mux7~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~123_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux7~122_combout\ & ((\RAM|s_memory[125][0]~q\))) # (!\RAM|Mux7~122_combout\ & (\RAM|s_memory[124][0]~q\)))) # (!\Counter|s_count\(3) & (((\RAM|Mux7~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[124][0]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[125][0]~q\,
	datad => \RAM|Mux7~122_combout\,
	combout => \RAM|Mux7~123_combout\);

-- Location: LCCOMB_X67_Y31_N16
\RAM|Mux7~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~124_combout\ = (\RAM|Mux7~121_combout\ & (((\RAM|Mux7~123_combout\) # (!\Counter|s_count\(5))))) # (!\RAM|Mux7~121_combout\ & (\RAM|Mux7~116_combout\ & ((\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~121_combout\,
	datab => \RAM|Mux7~116_combout\,
	datac => \RAM|Mux7~123_combout\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux7~124_combout\);

-- Location: LCCOMB_X70_Y29_N28
\RAM|Mux7~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~125_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux7~114_combout\ & ((\RAM|Mux7~124_combout\))) # (!\RAM|Mux7~114_combout\ & (\RAM|Mux7~93_combout\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux7~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|Mux7~93_combout\,
	datac => \RAM|Mux7~114_combout\,
	datad => \RAM|Mux7~124_combout\,
	combout => \RAM|Mux7~125_combout\);

-- Location: LCCOMB_X73_Y32_N0
\RAM|Mux7~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~126_combout\ = (\Counter|s_count\(7) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(7) & ((\Counter|s_count\(1) & (\RAM|Mux7~83_combout\)) # (!\Counter|s_count\(1) & ((\RAM|Mux7~125_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~83_combout\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Mux7~125_combout\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux7~126_combout\);

-- Location: LCCOMB_X60_Y24_N28
\RAM|s_memory[241][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[241][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[241][0]~feeder_combout\);

-- Location: FF_X60_Y24_N29
\RAM|s_memory[241][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[241][0]~feeder_combout\,
	ena => \RAM|s_memory[241][2]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[241][0]~q\);

-- Location: FF_X61_Y21_N19
\RAM|s_memory[245][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[245][5]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[245][0]~q\);

-- Location: LCCOMB_X66_Y21_N14
\RAM|s_memory[181][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[181][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[181][0]~feeder_combout\);

-- Location: FF_X66_Y21_N15
\RAM|s_memory[181][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[181][0]~feeder_combout\,
	ena => \RAM|s_memory[181][2]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[181][0]~q\);

-- Location: FF_X61_Y21_N29
\RAM|s_memory[177][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[177][7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[177][0]~q\);

-- Location: LCCOMB_X61_Y21_N28
\RAM|Mux7~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~31_combout\ = (\Counter|s_count\(2) & ((\RAM|s_memory[181][0]~q\) # ((\Counter|s_count\(6))))) # (!\Counter|s_count\(2) & (((\RAM|s_memory[177][0]~q\ & !\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[181][0]~q\,
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[177][0]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux7~31_combout\);

-- Location: LCCOMB_X61_Y21_N18
\RAM|Mux7~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~32_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux7~31_combout\ & ((\RAM|s_memory[245][0]~q\))) # (!\RAM|Mux7~31_combout\ & (\RAM|s_memory[241][0]~q\)))) # (!\Counter|s_count\(6) & (((\RAM|Mux7~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|s_memory[241][0]~q\,
	datac => \RAM|s_memory[245][0]~q\,
	datad => \RAM|Mux7~31_combout\,
	combout => \RAM|Mux7~32_combout\);

-- Location: LCCOMB_X70_Y20_N4
\RAM|s_memory[249][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[249][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[249][0]~feeder_combout\);

-- Location: FF_X70_Y20_N5
\RAM|s_memory[249][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[249][0]~feeder_combout\,
	ena => \RAM|s_memory[249][3]~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[249][0]~q\);

-- Location: FF_X60_Y23_N23
\RAM|s_memory[185][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[185][2]~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[185][0]~q\);

-- Location: LCCOMB_X59_Y27_N8
\RAM|s_memory[189][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[189][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[189][0]~feeder_combout\);

-- Location: FF_X59_Y27_N9
\RAM|s_memory[189][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[189][0]~feeder_combout\,
	ena => \RAM|s_memory[189][2]~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[189][0]~q\);

-- Location: LCCOMB_X60_Y23_N22
\RAM|Mux7~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~38_combout\ = (\Counter|s_count\(6) & (\Counter|s_count\(2))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(2) & ((\RAM|s_memory[189][0]~q\))) # (!\Counter|s_count\(2) & (\RAM|s_memory[185][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[185][0]~q\,
	datad => \RAM|s_memory[189][0]~q\,
	combout => \RAM|Mux7~38_combout\);

-- Location: FF_X68_Y23_N13
\RAM|s_memory[253][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[253][1]~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[253][0]~q\);

-- Location: LCCOMB_X68_Y23_N12
\RAM|Mux7~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~39_combout\ = (\RAM|Mux7~38_combout\ & (((\RAM|s_memory[253][0]~q\) # (!\Counter|s_count\(6))))) # (!\RAM|Mux7~38_combout\ & (\RAM|s_memory[249][0]~q\ & ((\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[249][0]~q\,
	datab => \RAM|Mux7~38_combout\,
	datac => \RAM|s_memory[253][0]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux7~39_combout\);

-- Location: FF_X58_Y26_N13
\RAM|s_memory[176][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[176][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[176][0]~q\);

-- Location: LCCOMB_X58_Y28_N12
\RAM|s_memory[180][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[180][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[180][0]~feeder_combout\);

-- Location: FF_X58_Y28_N13
\RAM|s_memory[180][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[180][0]~feeder_combout\,
	ena => \RAM|s_memory[180][2]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[180][0]~q\);

-- Location: LCCOMB_X58_Y26_N12
\RAM|Mux7~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~35_combout\ = (\Counter|s_count\(2) & ((\Counter|s_count\(6)) # ((\RAM|s_memory[180][0]~q\)))) # (!\Counter|s_count\(2) & (!\Counter|s_count\(6) & (\RAM|s_memory[176][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[176][0]~q\,
	datad => \RAM|s_memory[180][0]~q\,
	combout => \RAM|Mux7~35_combout\);

-- Location: FF_X65_Y25_N17
\RAM|s_memory[244][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[244][3]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[244][0]~q\);

-- Location: LCCOMB_X65_Y29_N18
\RAM|s_memory[240][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[240][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[240][0]~feeder_combout\);

-- Location: FF_X65_Y29_N19
\RAM|s_memory[240][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[240][0]~feeder_combout\,
	ena => \RAM|s_memory[240][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[240][0]~q\);

-- Location: LCCOMB_X65_Y25_N16
\RAM|Mux7~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~36_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux7~35_combout\ & (\RAM|s_memory[244][0]~q\)) # (!\RAM|Mux7~35_combout\ & ((\RAM|s_memory[240][0]~q\))))) # (!\Counter|s_count\(6) & (\RAM|Mux7~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux7~35_combout\,
	datac => \RAM|s_memory[244][0]~q\,
	datad => \RAM|s_memory[240][0]~q\,
	combout => \RAM|Mux7~36_combout\);

-- Location: FF_X63_Y27_N23
\RAM|s_memory[184][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[184][2]~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[184][0]~q\);

-- Location: LCCOMB_X69_Y27_N18
\RAM|s_memory[188][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[188][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[188][0]~feeder_combout\);

-- Location: FF_X69_Y27_N19
\RAM|s_memory[188][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[188][0]~feeder_combout\,
	ena => \RAM|s_memory[188][2]~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[188][0]~q\);

-- Location: LCCOMB_X63_Y27_N22
\RAM|Mux7~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~33_combout\ = (\Counter|s_count\(2) & ((\Counter|s_count\(6)) # ((\RAM|s_memory[188][0]~q\)))) # (!\Counter|s_count\(2) & (!\Counter|s_count\(6) & (\RAM|s_memory[184][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[184][0]~q\,
	datad => \RAM|s_memory[188][0]~q\,
	combout => \RAM|Mux7~33_combout\);

-- Location: FF_X65_Y27_N19
\RAM|s_memory[252][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[252][4]~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[252][0]~q\);

-- Location: LCCOMB_X67_Y27_N28
\RAM|s_memory[248][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[248][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[248][0]~feeder_combout\);

-- Location: FF_X67_Y27_N29
\RAM|s_memory[248][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[248][0]~feeder_combout\,
	ena => \RAM|s_memory[248][0]~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[248][0]~q\);

-- Location: LCCOMB_X65_Y27_N18
\RAM|Mux7~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~34_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux7~33_combout\ & (\RAM|s_memory[252][0]~q\)) # (!\RAM|Mux7~33_combout\ & ((\RAM|s_memory[248][0]~q\))))) # (!\Counter|s_count\(6) & (\RAM|Mux7~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux7~33_combout\,
	datac => \RAM|s_memory[252][0]~q\,
	datad => \RAM|s_memory[248][0]~q\,
	combout => \RAM|Mux7~34_combout\);

-- Location: LCCOMB_X65_Y25_N2
\RAM|Mux7~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~37_combout\ = (\Counter|s_count\(3) & (((\RAM|Mux7~34_combout\) # (\Counter|s_count\(0))))) # (!\Counter|s_count\(3) & (\RAM|Mux7~36_combout\ & ((!\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|Mux7~36_combout\,
	datac => \RAM|Mux7~34_combout\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux7~37_combout\);

-- Location: LCCOMB_X65_Y25_N8
\RAM|Mux7~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~40_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux7~37_combout\ & ((\RAM|Mux7~39_combout\))) # (!\RAM|Mux7~37_combout\ & (\RAM|Mux7~32_combout\)))) # (!\Counter|s_count\(0) & (((\RAM|Mux7~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|Mux7~32_combout\,
	datac => \RAM|Mux7~39_combout\,
	datad => \RAM|Mux7~37_combout\,
	combout => \RAM|Mux7~40_combout\);

-- Location: LCCOMB_X62_Y22_N2
\RAM|s_memory[133][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[133][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[133][0]~feeder_combout\);

-- Location: FF_X62_Y22_N3
\RAM|s_memory[133][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[133][0]~feeder_combout\,
	ena => \RAM|s_memory[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[133][0]~q\);

-- Location: FF_X62_Y22_N25
\RAM|s_memory[132][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[132][2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[132][0]~q\);

-- Location: LCCOMB_X63_Y22_N24
\RAM|s_memory[196][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[196][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[196][0]~feeder_combout\);

-- Location: FF_X63_Y22_N25
\RAM|s_memory[196][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[196][0]~feeder_combout\,
	ena => \RAM|s_memory[196][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[196][0]~q\);

-- Location: LCCOMB_X62_Y22_N24
\RAM|Mux7~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~22_combout\ = (\Counter|s_count\(6) & ((\Counter|s_count\(0)) # ((\RAM|s_memory[196][0]~q\)))) # (!\Counter|s_count\(6) & (!\Counter|s_count\(0) & (\RAM|s_memory[132][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[132][0]~q\,
	datad => \RAM|s_memory[196][0]~q\,
	combout => \RAM|Mux7~22_combout\);

-- Location: FF_X63_Y22_N27
\RAM|s_memory[197][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[197][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[197][0]~q\);

-- Location: LCCOMB_X63_Y22_N26
\RAM|Mux7~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~23_combout\ = (\RAM|Mux7~22_combout\ & (((\RAM|s_memory[197][0]~q\) # (!\Counter|s_count\(0))))) # (!\RAM|Mux7~22_combout\ & (\RAM|s_memory[133][0]~q\ & ((\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[133][0]~q\,
	datab => \RAM|Mux7~22_combout\,
	datac => \RAM|s_memory[197][0]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux7~23_combout\);

-- Location: LCCOMB_X58_Y27_N6
\RAM|s_memory[129][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[129][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[129][0]~feeder_combout\);

-- Location: FF_X58_Y27_N7
\RAM|s_memory[129][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[129][0]~feeder_combout\,
	ena => \RAM|s_memory[129][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[129][0]~q\);

-- Location: FF_X58_Y27_N21
\RAM|s_memory[193][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[193][6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[193][0]~q\);

-- Location: LCCOMB_X61_Y29_N2
\RAM|s_memory[192][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[192][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[192][0]~feeder_combout\);

-- Location: FF_X61_Y29_N3
\RAM|s_memory[192][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[192][0]~feeder_combout\,
	ena => \RAM|s_memory[192][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[192][0]~q\);

-- Location: FF_X58_Y25_N29
\RAM|s_memory[128][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[128][0]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[128][0]~q\);

-- Location: LCCOMB_X58_Y25_N28
\RAM|Mux7~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~24_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(6) & (\RAM|s_memory[192][0]~q\)) # (!\Counter|s_count\(6) & ((\RAM|s_memory[128][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[192][0]~q\,
	datac => \RAM|s_memory[128][0]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux7~24_combout\);

-- Location: LCCOMB_X58_Y27_N20
\RAM|Mux7~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~25_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux7~24_combout\ & ((\RAM|s_memory[193][0]~q\))) # (!\RAM|Mux7~24_combout\ & (\RAM|s_memory[129][0]~q\)))) # (!\Counter|s_count\(0) & (((\RAM|Mux7~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[129][0]~q\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[193][0]~q\,
	datad => \RAM|Mux7~24_combout\,
	combout => \RAM|Mux7~25_combout\);

-- Location: LCCOMB_X58_Y27_N22
\RAM|Mux7~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~26_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux7~23_combout\) # ((\Counter|s_count\(3))))) # (!\Counter|s_count\(2) & (((!\Counter|s_count\(3) & \RAM|Mux7~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~23_combout\,
	datab => \Counter|s_count\(2),
	datac => \Counter|s_count\(3),
	datad => \RAM|Mux7~25_combout\,
	combout => \RAM|Mux7~26_combout\);

-- Location: LCCOMB_X60_Y32_N28
\RAM|s_memory[137][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[137][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[137][0]~feeder_combout\);

-- Location: FF_X60_Y32_N29
\RAM|s_memory[137][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[137][0]~feeder_combout\,
	ena => \RAM|s_memory[137][5]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[137][0]~q\);

-- Location: FF_X60_Y32_N15
\RAM|s_memory[201][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[201][2]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[201][0]~q\);

-- Location: LCCOMB_X65_Y30_N28
\RAM|s_memory[200][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[200][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[200][0]~feeder_combout\);

-- Location: FF_X65_Y30_N29
\RAM|s_memory[200][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[200][0]~feeder_combout\,
	ena => \RAM|s_memory[200][1]~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[200][0]~q\);

-- Location: FF_X63_Y30_N27
\RAM|s_memory[136][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[136][7]~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[136][0]~q\);

-- Location: LCCOMB_X63_Y30_N26
\RAM|Mux7~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~20_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(6) & (\RAM|s_memory[200][0]~q\)) # (!\Counter|s_count\(6) & ((\RAM|s_memory[136][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[200][0]~q\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[136][0]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux7~20_combout\);

-- Location: LCCOMB_X60_Y32_N14
\RAM|Mux7~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~21_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux7~20_combout\ & ((\RAM|s_memory[201][0]~q\))) # (!\RAM|Mux7~20_combout\ & (\RAM|s_memory[137][0]~q\)))) # (!\Counter|s_count\(0) & (((\RAM|Mux7~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[137][0]~q\,
	datac => \RAM|s_memory[201][0]~q\,
	datad => \RAM|Mux7~20_combout\,
	combout => \RAM|Mux7~21_combout\);

-- Location: LCCOMB_X60_Y30_N2
\RAM|s_memory[204][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[204][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[204][0]~feeder_combout\);

-- Location: FF_X60_Y30_N3
\RAM|s_memory[204][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[204][0]~feeder_combout\,
	ena => \RAM|s_memory[204][7]~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[204][0]~q\);

-- Location: FF_X60_Y29_N21
\RAM|s_memory[140][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[140][6]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[140][0]~q\);

-- Location: LCCOMB_X60_Y29_N20
\RAM|Mux7~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~27_combout\ = (\Counter|s_count\(6) & ((\RAM|s_memory[204][0]~q\) # ((\Counter|s_count\(0))))) # (!\Counter|s_count\(6) & (((\RAM|s_memory[140][0]~q\ & !\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[204][0]~q\,
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[140][0]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux7~27_combout\);

-- Location: FF_X62_Y24_N19
\RAM|s_memory[205][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[205][5]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[205][0]~q\);

-- Location: LCCOMB_X62_Y23_N14
\RAM|s_memory[141][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[141][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[141][0]~feeder_combout\);

-- Location: FF_X62_Y23_N15
\RAM|s_memory[141][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[141][0]~feeder_combout\,
	ena => \RAM|s_memory[141][6]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[141][0]~q\);

-- Location: LCCOMB_X62_Y24_N18
\RAM|Mux7~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~28_combout\ = (\RAM|Mux7~27_combout\ & (((\RAM|s_memory[205][0]~q\)) # (!\Counter|s_count\(0)))) # (!\RAM|Mux7~27_combout\ & (\Counter|s_count\(0) & ((\RAM|s_memory[141][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~27_combout\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[205][0]~q\,
	datad => \RAM|s_memory[141][0]~q\,
	combout => \RAM|Mux7~28_combout\);

-- Location: LCCOMB_X61_Y30_N8
\RAM|Mux7~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~29_combout\ = (\RAM|Mux7~26_combout\ & (((\RAM|Mux7~28_combout\) # (!\Counter|s_count\(3))))) # (!\RAM|Mux7~26_combout\ & (\RAM|Mux7~21_combout\ & (\Counter|s_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~26_combout\,
	datab => \RAM|Mux7~21_combout\,
	datac => \Counter|s_count\(3),
	datad => \RAM|Mux7~28_combout\,
	combout => \RAM|Mux7~29_combout\);

-- Location: FF_X66_Y24_N31
\RAM|s_memory[172][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[172][7]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[172][0]~q\);

-- Location: LCCOMB_X65_Y27_N4
\RAM|s_memory[236][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[236][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[236][0]~feeder_combout\);

-- Location: FF_X65_Y27_N5
\RAM|s_memory[236][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[236][0]~feeder_combout\,
	ena => \RAM|s_memory[236][6]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[236][0]~q\);

-- Location: LCCOMB_X66_Y24_N30
\RAM|Mux7~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~17_combout\ = (\Counter|s_count\(6) & ((\Counter|s_count\(0)) # ((\RAM|s_memory[236][0]~q\)))) # (!\Counter|s_count\(6) & (!\Counter|s_count\(0) & (\RAM|s_memory[172][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[172][0]~q\,
	datad => \RAM|s_memory[236][0]~q\,
	combout => \RAM|Mux7~17_combout\);

-- Location: FF_X66_Y23_N21
\RAM|s_memory[237][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[237][3]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[237][0]~q\);

-- Location: LCCOMB_X61_Y23_N16
\RAM|s_memory[173][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[173][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[173][0]~feeder_combout\);

-- Location: FF_X61_Y23_N17
\RAM|s_memory[173][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[173][0]~feeder_combout\,
	ena => \RAM|s_memory[173][1]~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[173][0]~q\);

-- Location: LCCOMB_X66_Y23_N20
\RAM|Mux7~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~18_combout\ = (\RAM|Mux7~17_combout\ & (((\RAM|s_memory[237][0]~q\)) # (!\Counter|s_count\(0)))) # (!\RAM|Mux7~17_combout\ & (\Counter|s_count\(0) & ((\RAM|s_memory[173][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~17_combout\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[237][0]~q\,
	datad => \RAM|s_memory[173][0]~q\,
	combout => \RAM|Mux7~18_combout\);

-- Location: FF_X72_Y20_N15
\RAM|s_memory[160][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[160][3]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[160][0]~q\);

-- Location: LCCOMB_X72_Y20_N28
\RAM|s_memory[161][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[161][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[161][0]~feeder_combout\);

-- Location: FF_X72_Y20_N29
\RAM|s_memory[161][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[161][0]~feeder_combout\,
	ena => \RAM|s_memory[161][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[161][0]~q\);

-- Location: LCCOMB_X72_Y20_N14
\RAM|Mux7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~14_combout\ = (\Counter|s_count\(0) & ((\Counter|s_count\(6)) # ((\RAM|s_memory[161][0]~q\)))) # (!\Counter|s_count\(0) & (!\Counter|s_count\(6) & (\RAM|s_memory[160][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[160][0]~q\,
	datad => \RAM|s_memory[161][0]~q\,
	combout => \RAM|Mux7~14_combout\);

-- Location: FF_X62_Y20_N23
\RAM|s_memory[225][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[225][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[225][0]~q\);

-- Location: LCCOMB_X63_Y26_N20
\RAM|s_memory[224][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[224][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[224][0]~feeder_combout\);

-- Location: FF_X63_Y26_N21
\RAM|s_memory[224][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[224][0]~feeder_combout\,
	ena => \RAM|s_memory[224][0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[224][0]~q\);

-- Location: LCCOMB_X62_Y20_N22
\RAM|Mux7~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~15_combout\ = (\RAM|Mux7~14_combout\ & (((\RAM|s_memory[225][0]~q\)) # (!\Counter|s_count\(6)))) # (!\RAM|Mux7~14_combout\ & (\Counter|s_count\(6) & ((\RAM|s_memory[224][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~14_combout\,
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[225][0]~q\,
	datad => \RAM|s_memory[224][0]~q\,
	combout => \RAM|Mux7~15_combout\);

-- Location: LCCOMB_X67_Y27_N22
\RAM|s_memory[232][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[232][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[232][0]~feeder_combout\);

-- Location: FF_X67_Y27_N23
\RAM|s_memory[232][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[232][0]~feeder_combout\,
	ena => \RAM|s_memory[232][0]~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[232][0]~q\);

-- Location: FF_X63_Y27_N1
\RAM|s_memory[168][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[168][1]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[168][0]~q\);

-- Location: LCCOMB_X63_Y27_N0
\RAM|Mux7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~12_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(6) & (\RAM|s_memory[232][0]~q\)) # (!\Counter|s_count\(6) & ((\RAM|s_memory[168][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[232][0]~q\,
	datac => \RAM|s_memory[168][0]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux7~12_combout\);

-- Location: FF_X67_Y23_N25
\RAM|s_memory[233][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[233][0]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[233][0]~q\);

-- Location: LCCOMB_X68_Y23_N26
\RAM|s_memory[169][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[169][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[169][0]~feeder_combout\);

-- Location: FF_X68_Y23_N27
\RAM|s_memory[169][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[169][0]~feeder_combout\,
	ena => \RAM|s_memory[169][1]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[169][0]~q\);

-- Location: LCCOMB_X67_Y23_N24
\RAM|Mux7~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~13_combout\ = (\RAM|Mux7~12_combout\ & (((\RAM|s_memory[233][0]~q\)) # (!\Counter|s_count\(0)))) # (!\RAM|Mux7~12_combout\ & (\Counter|s_count\(0) & ((\RAM|s_memory[169][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~12_combout\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[233][0]~q\,
	datad => \RAM|s_memory[169][0]~q\,
	combout => \RAM|Mux7~13_combout\);

-- Location: LCCOMB_X61_Y20_N14
\RAM|Mux7~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~16_combout\ = (\Counter|s_count\(3) & (((\Counter|s_count\(2)) # (\RAM|Mux7~13_combout\)))) # (!\Counter|s_count\(3) & (\RAM|Mux7~15_combout\ & (!\Counter|s_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|Mux7~15_combout\,
	datac => \Counter|s_count\(2),
	datad => \RAM|Mux7~13_combout\,
	combout => \RAM|Mux7~16_combout\);

-- Location: FF_X67_Y20_N31
\RAM|s_memory[164][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[164][2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[164][0]~q\);

-- Location: LCCOMB_X67_Y20_N16
\RAM|s_memory[165][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[165][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[165][0]~feeder_combout\);

-- Location: FF_X67_Y20_N17
\RAM|s_memory[165][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[165][0]~feeder_combout\,
	ena => \RAM|s_memory[165][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[165][0]~q\);

-- Location: LCCOMB_X67_Y20_N30
\RAM|Mux7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~10_combout\ = (\Counter|s_count\(6) & (\Counter|s_count\(0))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(0) & ((\RAM|s_memory[165][0]~q\))) # (!\Counter|s_count\(0) & (\RAM|s_memory[164][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[164][0]~q\,
	datad => \RAM|s_memory[165][0]~q\,
	combout => \RAM|Mux7~10_combout\);

-- Location: FF_X65_Y19_N5
\RAM|s_memory[229][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[229][6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[229][0]~q\);

-- Location: LCCOMB_X65_Y23_N4
\RAM|s_memory[228][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[228][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[228][0]~feeder_combout\);

-- Location: FF_X65_Y23_N5
\RAM|s_memory[228][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[228][0]~feeder_combout\,
	ena => \RAM|s_memory[228][1]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[228][0]~q\);

-- Location: LCCOMB_X65_Y19_N4
\RAM|Mux7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~11_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux7~10_combout\ & (\RAM|s_memory[229][0]~q\)) # (!\RAM|Mux7~10_combout\ & ((\RAM|s_memory[228][0]~q\))))) # (!\Counter|s_count\(6) & (\RAM|Mux7~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux7~10_combout\,
	datac => \RAM|s_memory[229][0]~q\,
	datad => \RAM|s_memory[228][0]~q\,
	combout => \RAM|Mux7~11_combout\);

-- Location: LCCOMB_X61_Y20_N24
\RAM|Mux7~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~19_combout\ = (\RAM|Mux7~16_combout\ & ((\RAM|Mux7~18_combout\) # ((!\Counter|s_count\(2))))) # (!\RAM|Mux7~16_combout\ & (((\Counter|s_count\(2) & \RAM|Mux7~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~18_combout\,
	datab => \RAM|Mux7~16_combout\,
	datac => \Counter|s_count\(2),
	datad => \RAM|Mux7~11_combout\,
	combout => \RAM|Mux7~19_combout\);

-- Location: LCCOMB_X61_Y30_N14
\RAM|Mux7~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~30_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(4)) # (\RAM|Mux7~19_combout\)))) # (!\Counter|s_count\(5) & (\RAM|Mux7~29_combout\ & (!\Counter|s_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~29_combout\,
	datab => \Counter|s_count\(5),
	datac => \Counter|s_count\(4),
	datad => \RAM|Mux7~19_combout\,
	combout => \RAM|Mux7~30_combout\);

-- Location: LCCOMB_X65_Y30_N14
\RAM|s_memory[216][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[216][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[216][0]~feeder_combout\);

-- Location: FF_X65_Y30_N15
\RAM|s_memory[216][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[216][0]~feeder_combout\,
	ena => \RAM|s_memory[216][2]~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[216][0]~q\);

-- Location: FF_X65_Y29_N17
\RAM|s_memory[208][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[208][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[208][0]~q\);

-- Location: LCCOMB_X65_Y29_N16
\RAM|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~0_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(3) & (\RAM|s_memory[216][0]~q\)) # (!\Counter|s_count\(3) & ((\RAM|s_memory[208][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[216][0]~q\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[208][0]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux7~0_combout\);

-- Location: FF_X59_Y28_N1
\RAM|s_memory[217][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[217][2]~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[217][0]~q\);

-- Location: LCCOMB_X60_Y24_N10
\RAM|s_memory[209][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[209][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[209][0]~feeder_combout\);

-- Location: FF_X60_Y24_N11
\RAM|s_memory[209][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[209][0]~feeder_combout\,
	ena => \RAM|s_memory[209][3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[209][0]~q\);

-- Location: LCCOMB_X59_Y28_N0
\RAM|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~1_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux7~0_combout\ & (\RAM|s_memory[217][0]~q\)) # (!\RAM|Mux7~0_combout\ & ((\RAM|s_memory[209][0]~q\))))) # (!\Counter|s_count\(0) & (\RAM|Mux7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|Mux7~0_combout\,
	datac => \RAM|s_memory[217][0]~q\,
	datad => \RAM|s_memory[209][0]~q\,
	combout => \RAM|Mux7~1_combout\);

-- Location: LCCOMB_X59_Y22_N26
\RAM|s_memory[145][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[145][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[145][0]~feeder_combout\);

-- Location: FF_X59_Y22_N27
\RAM|s_memory[145][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[145][0]~feeder_combout\,
	ena => \RAM|s_memory[145][3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[145][0]~q\);

-- Location: LCCOMB_X63_Y30_N12
\RAM|s_memory[152][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[152][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[152][0]~feeder_combout\);

-- Location: FF_X63_Y30_N13
\RAM|s_memory[152][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[152][0]~feeder_combout\,
	ena => \RAM|s_memory[152][4]~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[152][0]~q\);

-- Location: FF_X58_Y26_N27
\RAM|s_memory[144][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[144][1]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[144][0]~q\);

-- Location: LCCOMB_X58_Y26_N26
\RAM|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~4_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(3) & (\RAM|s_memory[152][0]~q\)) # (!\Counter|s_count\(3) & ((\RAM|s_memory[144][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[152][0]~q\,
	datac => \RAM|s_memory[144][0]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux7~4_combout\);

-- Location: FF_X60_Y26_N9
\RAM|s_memory[153][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[153][7]~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[153][0]~q\);

-- Location: LCCOMB_X60_Y26_N8
\RAM|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~5_combout\ = (\RAM|Mux7~4_combout\ & (((\RAM|s_memory[153][0]~q\) # (!\Counter|s_count\(0))))) # (!\RAM|Mux7~4_combout\ & (\RAM|s_memory[145][0]~q\ & ((\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[145][0]~q\,
	datab => \RAM|Mux7~4_combout\,
	datac => \RAM|s_memory[153][0]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux7~5_combout\);

-- Location: LCCOMB_X61_Y32_N26
\RAM|s_memory[156][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[156][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[156][0]~feeder_combout\);

-- Location: FF_X61_Y32_N27
\RAM|s_memory[156][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[156][0]~feeder_combout\,
	ena => \RAM|s_memory[156][2]~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[156][0]~q\);

-- Location: FF_X65_Y22_N31
\RAM|s_memory[148][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[148][7]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[148][0]~q\);

-- Location: LCCOMB_X65_Y22_N30
\RAM|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~2_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(3) & (\RAM|s_memory[156][0]~q\)) # (!\Counter|s_count\(3) & ((\RAM|s_memory[148][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[156][0]~q\,
	datac => \RAM|s_memory[148][0]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux7~2_combout\);

-- Location: FF_X59_Y25_N19
\RAM|s_memory[157][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[157][2]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[157][0]~q\);

-- Location: LCCOMB_X59_Y22_N12
\RAM|s_memory[149][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[149][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[149][0]~feeder_combout\);

-- Location: FF_X59_Y22_N13
\RAM|s_memory[149][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[149][0]~feeder_combout\,
	ena => \RAM|s_memory[149][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[149][0]~q\);

-- Location: LCCOMB_X59_Y25_N18
\RAM|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~3_combout\ = (\RAM|Mux7~2_combout\ & (((\RAM|s_memory[157][0]~q\)) # (!\Counter|s_count\(0)))) # (!\RAM|Mux7~2_combout\ & (\Counter|s_count\(0) & ((\RAM|s_memory[149][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~2_combout\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[157][0]~q\,
	datad => \RAM|s_memory[149][0]~q\,
	combout => \RAM|Mux7~3_combout\);

-- Location: LCCOMB_X60_Y29_N14
\RAM|Mux7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~6_combout\ = (\Counter|s_count\(2) & ((\Counter|s_count\(6)) # ((\RAM|Mux7~3_combout\)))) # (!\Counter|s_count\(2) & (!\Counter|s_count\(6) & (\RAM|Mux7~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(6),
	datac => \RAM|Mux7~5_combout\,
	datad => \RAM|Mux7~3_combout\,
	combout => \RAM|Mux7~6_combout\);

-- Location: LCCOMB_X66_Y21_N12
\RAM|s_memory[220][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[220][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[220][0]~feeder_combout\);

-- Location: FF_X66_Y21_N13
\RAM|s_memory[220][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[220][0]~feeder_combout\,
	ena => \RAM|s_memory[220][2]~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[220][0]~q\);

-- Location: FF_X65_Y22_N17
\RAM|s_memory[212][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[212][5]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[212][0]~q\);

-- Location: LCCOMB_X65_Y22_N16
\RAM|Mux7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~7_combout\ = (\Counter|s_count\(3) & ((\RAM|s_memory[220][0]~q\) # ((\Counter|s_count\(0))))) # (!\Counter|s_count\(3) & (((\RAM|s_memory[212][0]~q\ & !\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[220][0]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[212][0]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux7~7_combout\);

-- Location: LCCOMB_X67_Y22_N22
\RAM|s_memory[213][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[213][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[213][0]~feeder_combout\);

-- Location: FF_X67_Y22_N23
\RAM|s_memory[213][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[213][0]~feeder_combout\,
	ena => \RAM|s_memory[213][7]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[213][0]~q\);

-- Location: FF_X66_Y28_N3
\RAM|s_memory[221][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[221][5]~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[221][0]~q\);

-- Location: LCCOMB_X66_Y28_N2
\RAM|Mux7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~8_combout\ = (\RAM|Mux7~7_combout\ & (((\RAM|s_memory[221][0]~q\) # (!\Counter|s_count\(0))))) # (!\RAM|Mux7~7_combout\ & (\RAM|s_memory[213][0]~q\ & ((\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~7_combout\,
	datab => \RAM|s_memory[213][0]~q\,
	datac => \RAM|s_memory[221][0]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux7~8_combout\);

-- Location: LCCOMB_X63_Y29_N0
\RAM|Mux7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~9_combout\ = (\RAM|Mux7~6_combout\ & (((\RAM|Mux7~8_combout\) # (!\Counter|s_count\(6))))) # (!\RAM|Mux7~6_combout\ & (\RAM|Mux7~1_combout\ & (\Counter|s_count\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~1_combout\,
	datab => \RAM|Mux7~6_combout\,
	datac => \Counter|s_count\(6),
	datad => \RAM|Mux7~8_combout\,
	combout => \RAM|Mux7~9_combout\);

-- Location: LCCOMB_X61_Y30_N4
\RAM|Mux7~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~41_combout\ = (\RAM|Mux7~30_combout\ & ((\RAM|Mux7~40_combout\) # ((!\Counter|s_count\(4))))) # (!\RAM|Mux7~30_combout\ & (((\Counter|s_count\(4) & \RAM|Mux7~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~40_combout\,
	datab => \RAM|Mux7~30_combout\,
	datac => \Counter|s_count\(4),
	datad => \RAM|Mux7~9_combout\,
	combout => \RAM|Mux7~41_combout\);

-- Location: LCCOMB_X65_Y19_N6
\RAM|s_memory[151][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[151][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[151][0]~feeder_combout\);

-- Location: FF_X65_Y19_N7
\RAM|s_memory[151][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[151][0]~feeder_combout\,
	ena => \RAM|s_memory[151][4]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[151][0]~q\);

-- Location: LCCOMB_X65_Y20_N8
\RAM|s_memory[167][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[167][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[167][0]~feeder_combout\);

-- Location: FF_X65_Y20_N9
\RAM|s_memory[167][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[167][0]~feeder_combout\,
	ena => \RAM|s_memory[167][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[167][0]~q\);

-- Location: FF_X66_Y22_N31
\RAM|s_memory[135][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[135][7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[135][0]~q\);

-- Location: LCCOMB_X66_Y22_N30
\RAM|Mux7~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~127_combout\ = (\Counter|s_count\(4) & (((\Counter|s_count\(5))))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(5) & (\RAM|s_memory[167][0]~q\)) # (!\Counter|s_count\(5) & ((\RAM|s_memory[135][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[167][0]~q\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[135][0]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux7~127_combout\);

-- Location: FF_X68_Y21_N9
\RAM|s_memory[183][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[183][2]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[183][0]~q\);

-- Location: LCCOMB_X68_Y21_N8
\RAM|Mux7~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~128_combout\ = (\RAM|Mux7~127_combout\ & (((\RAM|s_memory[183][0]~q\) # (!\Counter|s_count\(4))))) # (!\RAM|Mux7~127_combout\ & (\RAM|s_memory[151][0]~q\ & ((\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[151][0]~q\,
	datab => \RAM|Mux7~127_combout\,
	datac => \RAM|s_memory[183][0]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux7~128_combout\);

-- Location: LCCOMB_X68_Y20_N8
\RAM|s_memory[166][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[166][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[166][0]~feeder_combout\);

-- Location: FF_X68_Y20_N9
\RAM|s_memory[166][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[166][0]~feeder_combout\,
	ena => \RAM|s_memory[166][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[166][0]~q\);

-- Location: FF_X66_Y22_N25
\RAM|s_memory[134][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[134][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[134][0]~q\);

-- Location: LCCOMB_X66_Y22_N24
\RAM|Mux7~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~131_combout\ = (\Counter|s_count\(4) & (((\Counter|s_count\(5))))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(5) & (\RAM|s_memory[166][0]~q\)) # (!\Counter|s_count\(5) & ((\RAM|s_memory[134][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[166][0]~q\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[134][0]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux7~131_combout\);

-- Location: FF_X65_Y21_N15
\RAM|s_memory[182][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[182][2]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[182][0]~q\);

-- Location: LCCOMB_X68_Y22_N28
\RAM|s_memory[150][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[150][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[150][0]~feeder_combout\);

-- Location: FF_X68_Y22_N29
\RAM|s_memory[150][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[150][0]~feeder_combout\,
	ena => \RAM|s_memory[150][4]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[150][0]~q\);

-- Location: LCCOMB_X65_Y21_N14
\RAM|Mux7~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~132_combout\ = (\RAM|Mux7~131_combout\ & (((\RAM|s_memory[182][0]~q\)) # (!\Counter|s_count\(4)))) # (!\RAM|Mux7~131_combout\ & (\Counter|s_count\(4) & ((\RAM|s_memory[150][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~131_combout\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[182][0]~q\,
	datad => \RAM|s_memory[150][0]~q\,
	combout => \RAM|Mux7~132_combout\);

-- Location: LCCOMB_X62_Y28_N12
\RAM|s_memory[158][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[158][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[158][0]~feeder_combout\);

-- Location: FF_X62_Y28_N13
\RAM|s_memory[158][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[158][0]~feeder_combout\,
	ena => \RAM|s_memory[158][7]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[158][0]~q\);

-- Location: FF_X62_Y28_N11
\RAM|s_memory[142][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[142][6]~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[142][0]~q\);

-- Location: LCCOMB_X62_Y28_N10
\RAM|Mux7~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~129_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(4) & (\RAM|s_memory[158][0]~q\)) # (!\Counter|s_count\(4) & ((\RAM|s_memory[142][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[158][0]~q\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[142][0]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux7~129_combout\);

-- Location: FF_X65_Y24_N19
\RAM|s_memory[190][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[190][3]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[190][0]~q\);

-- Location: LCCOMB_X65_Y24_N0
\RAM|s_memory[174][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[174][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[174][0]~feeder_combout\);

-- Location: FF_X65_Y24_N1
\RAM|s_memory[174][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[174][0]~feeder_combout\,
	ena => \RAM|s_memory[174][1]~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[174][0]~q\);

-- Location: LCCOMB_X65_Y24_N18
\RAM|Mux7~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~130_combout\ = (\RAM|Mux7~129_combout\ & (((\RAM|s_memory[190][0]~q\)) # (!\Counter|s_count\(5)))) # (!\RAM|Mux7~129_combout\ & (\Counter|s_count\(5) & ((\RAM|s_memory[174][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~129_combout\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[190][0]~q\,
	datad => \RAM|s_memory[174][0]~q\,
	combout => \RAM|Mux7~130_combout\);

-- Location: LCCOMB_X65_Y21_N16
\RAM|Mux7~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~133_combout\ = (\Counter|s_count\(3) & ((\Counter|s_count\(0)) # ((\RAM|Mux7~130_combout\)))) # (!\Counter|s_count\(3) & (!\Counter|s_count\(0) & (\RAM|Mux7~132_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(0),
	datac => \RAM|Mux7~132_combout\,
	datad => \RAM|Mux7~130_combout\,
	combout => \RAM|Mux7~133_combout\);

-- Location: LCCOMB_X61_Y26_N14
\RAM|s_memory[175][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[175][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[175][0]~feeder_combout\);

-- Location: FF_X61_Y26_N15
\RAM|s_memory[175][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[175][0]~feeder_combout\,
	ena => \RAM|s_memory[175][7]~251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[175][0]~q\);

-- Location: FF_X59_Y26_N23
\RAM|s_memory[191][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[191][4]~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[191][0]~q\);

-- Location: LCCOMB_X59_Y26_N8
\RAM|s_memory[159][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[159][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[159][0]~feeder_combout\);

-- Location: FF_X59_Y26_N9
\RAM|s_memory[159][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[159][0]~feeder_combout\,
	ena => \RAM|s_memory[159][3]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[159][0]~q\);

-- Location: FF_X61_Y26_N1
\RAM|s_memory[143][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[143][5]~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[143][0]~q\);

-- Location: LCCOMB_X61_Y26_N0
\RAM|Mux7~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~134_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(4) & (\RAM|s_memory[159][0]~q\)) # (!\Counter|s_count\(4) & ((\RAM|s_memory[143][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|s_memory[159][0]~q\,
	datac => \RAM|s_memory[143][0]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux7~134_combout\);

-- Location: LCCOMB_X59_Y26_N22
\RAM|Mux7~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~135_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux7~134_combout\ & ((\RAM|s_memory[191][0]~q\))) # (!\RAM|Mux7~134_combout\ & (\RAM|s_memory[175][0]~q\)))) # (!\Counter|s_count\(5) & (((\RAM|Mux7~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|s_memory[175][0]~q\,
	datac => \RAM|s_memory[191][0]~q\,
	datad => \RAM|Mux7~134_combout\,
	combout => \RAM|Mux7~135_combout\);

-- Location: LCCOMB_X70_Y21_N22
\RAM|Mux7~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~136_combout\ = (\RAM|Mux7~133_combout\ & (((\RAM|Mux7~135_combout\) # (!\Counter|s_count\(0))))) # (!\RAM|Mux7~133_combout\ & (\RAM|Mux7~128_combout\ & ((\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~128_combout\,
	datab => \RAM|Mux7~133_combout\,
	datac => \RAM|Mux7~135_combout\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux7~136_combout\);

-- Location: LCCOMB_X61_Y27_N8
\RAM|s_memory[238][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[238][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[238][0]~feeder_combout\);

-- Location: FF_X61_Y27_N9
\RAM|s_memory[238][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[238][0]~feeder_combout\,
	ena => \RAM|s_memory[238][4]~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[238][0]~q\);

-- Location: FF_X61_Y27_N27
\RAM|s_memory[254][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[254][6]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[254][0]~q\);

-- Location: LCCOMB_X61_Y30_N18
\RAM|s_memory[222][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[222][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[222][0]~feeder_combout\);

-- Location: FF_X61_Y30_N19
\RAM|s_memory[222][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[222][0]~feeder_combout\,
	ena => \RAM|s_memory[222][0]~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[222][0]~q\);

-- Location: FF_X61_Y28_N25
\RAM|s_memory[206][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[206][0]~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[206][0]~q\);

-- Location: LCCOMB_X61_Y28_N24
\RAM|Mux7~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~158_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(4) & (\RAM|s_memory[222][0]~q\)) # (!\Counter|s_count\(4) & ((\RAM|s_memory[206][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|s_memory[222][0]~q\,
	datac => \RAM|s_memory[206][0]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux7~158_combout\);

-- Location: LCCOMB_X61_Y27_N26
\RAM|Mux7~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~159_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux7~158_combout\ & ((\RAM|s_memory[254][0]~q\))) # (!\RAM|Mux7~158_combout\ & (\RAM|s_memory[238][0]~q\)))) # (!\Counter|s_count\(5) & (((\RAM|Mux7~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|s_memory[238][0]~q\,
	datac => \RAM|s_memory[254][0]~q\,
	datad => \RAM|Mux7~158_combout\,
	combout => \RAM|Mux7~159_combout\);

-- Location: LCCOMB_X67_Y19_N4
\RAM|s_memory[215][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[215][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[215][0]~feeder_combout\);

-- Location: FF_X67_Y19_N5
\RAM|s_memory[215][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[215][0]~feeder_combout\,
	ena => \RAM|s_memory[215][2]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[215][0]~q\);

-- Location: FF_X70_Y21_N5
\RAM|s_memory[247][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[247][2]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[247][0]~q\);

-- Location: FF_X70_Y20_N3
\RAM|s_memory[199][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[199][5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[199][0]~q\);

-- Location: LCCOMB_X62_Y20_N12
\RAM|s_memory[231][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[231][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[231][0]~feeder_combout\);

-- Location: FF_X62_Y20_N13
\RAM|s_memory[231][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[231][0]~feeder_combout\,
	ena => \RAM|s_memory[231][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[231][0]~q\);

-- Location: LCCOMB_X70_Y20_N2
\RAM|Mux7~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~160_combout\ = (\Counter|s_count\(5) & ((\Counter|s_count\(4)) # ((\RAM|s_memory[231][0]~q\)))) # (!\Counter|s_count\(5) & (!\Counter|s_count\(4) & (\RAM|s_memory[199][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[199][0]~q\,
	datad => \RAM|s_memory[231][0]~q\,
	combout => \RAM|Mux7~160_combout\);

-- Location: LCCOMB_X70_Y21_N4
\RAM|Mux7~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~161_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux7~160_combout\ & ((\RAM|s_memory[247][0]~q\))) # (!\RAM|Mux7~160_combout\ & (\RAM|s_memory[215][0]~q\)))) # (!\Counter|s_count\(4) & (((\RAM|Mux7~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[215][0]~q\,
	datac => \RAM|s_memory[247][0]~q\,
	datad => \RAM|Mux7~160_combout\,
	combout => \RAM|Mux7~161_combout\);

-- Location: LCCOMB_X72_Y21_N0
\RAM|s_memory[214][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[214][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[214][0]~feeder_combout\);

-- Location: FF_X72_Y21_N1
\RAM|s_memory[214][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[214][0]~feeder_combout\,
	ena => \RAM|s_memory[214][4]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[214][0]~q\);

-- Location: FF_X70_Y21_N7
\RAM|s_memory[246][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[246][7]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[246][0]~q\);

-- Location: FF_X67_Y24_N9
\RAM|s_memory[198][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[198][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[198][0]~q\);

-- Location: LCCOMB_X66_Y20_N2
\RAM|s_memory[230][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[230][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[230][0]~feeder_combout\);

-- Location: FF_X66_Y20_N3
\RAM|s_memory[230][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[230][0]~feeder_combout\,
	ena => \RAM|s_memory[230][2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[230][0]~q\);

-- Location: LCCOMB_X67_Y24_N8
\RAM|Mux7~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~162_combout\ = (\Counter|s_count\(5) & ((\Counter|s_count\(4)) # ((\RAM|s_memory[230][0]~q\)))) # (!\Counter|s_count\(5) & (!\Counter|s_count\(4) & (\RAM|s_memory[198][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[198][0]~q\,
	datad => \RAM|s_memory[230][0]~q\,
	combout => \RAM|Mux7~162_combout\);

-- Location: LCCOMB_X70_Y21_N6
\RAM|Mux7~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~163_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux7~162_combout\ & ((\RAM|s_memory[246][0]~q\))) # (!\RAM|Mux7~162_combout\ & (\RAM|s_memory[214][0]~q\)))) # (!\Counter|s_count\(4) & (((\RAM|Mux7~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[214][0]~q\,
	datac => \RAM|s_memory[246][0]~q\,
	datad => \RAM|Mux7~162_combout\,
	combout => \RAM|Mux7~163_combout\);

-- Location: LCCOMB_X70_Y21_N0
\RAM|Mux7~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~164_combout\ = (\Counter|s_count\(0) & ((\Counter|s_count\(3)) # ((\RAM|Mux7~161_combout\)))) # (!\Counter|s_count\(0) & (!\Counter|s_count\(3) & ((\RAM|Mux7~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \Counter|s_count\(3),
	datac => \RAM|Mux7~161_combout\,
	datad => \RAM|Mux7~163_combout\,
	combout => \RAM|Mux7~164_combout\);

-- Location: FF_X61_Y24_N15
\RAM|s_memory[207][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[207][0]~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[207][0]~q\);

-- Location: LCCOMB_X63_Y28_N2
\RAM|s_memory[223][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[223][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[223][0]~feeder_combout\);

-- Location: FF_X63_Y28_N3
\RAM|s_memory[223][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[223][0]~feeder_combout\,
	ena => \RAM|s_memory[223][0]~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[223][0]~q\);

-- Location: LCCOMB_X61_Y24_N14
\RAM|Mux7~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~165_combout\ = (\Counter|s_count\(5) & (\Counter|s_count\(4))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(4) & ((\RAM|s_memory[223][0]~q\))) # (!\Counter|s_count\(4) & (\RAM|s_memory[207][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[207][0]~q\,
	datad => \RAM|s_memory[223][0]~q\,
	combout => \RAM|Mux7~165_combout\);

-- Location: FF_X66_Y26_N13
\RAM|s_memory[255][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ArithmeticUnit|Add1~22_combout\,
	ena => \RAM|s_memory[255][4]~255_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[255][0]~q\);

-- Location: FF_X63_Y24_N7
\RAM|s_memory[239][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[239][6]~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[239][0]~q\);

-- Location: LCCOMB_X63_Y24_N6
\RAM|Mux7~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~166_combout\ = (\RAM|Mux7~165_combout\ & ((\RAM|s_memory[255][0]~q\) # ((!\Counter|s_count\(5))))) # (!\RAM|Mux7~165_combout\ & (((\RAM|s_memory[239][0]~q\ & \Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~165_combout\,
	datab => \RAM|s_memory[255][0]~q\,
	datac => \RAM|s_memory[239][0]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux7~166_combout\);

-- Location: LCCOMB_X69_Y22_N10
\RAM|Mux7~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~167_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux7~164_combout\ & ((\RAM|Mux7~166_combout\))) # (!\RAM|Mux7~164_combout\ & (\RAM|Mux7~159_combout\)))) # (!\Counter|s_count\(3) & (((\RAM|Mux7~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~159_combout\,
	datab => \Counter|s_count\(3),
	datac => \RAM|Mux7~164_combout\,
	datad => \RAM|Mux7~166_combout\,
	combout => \RAM|Mux7~167_combout\);

-- Location: LCCOMB_X60_Y25_N22
\RAM|s_memory[171][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[171][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[171][0]~feeder_combout\);

-- Location: FF_X60_Y25_N23
\RAM|s_memory[171][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[171][0]~feeder_combout\,
	ena => \RAM|s_memory[171][4]~249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[171][0]~q\);

-- Location: FF_X58_Y24_N5
\RAM|s_memory[139][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[139][3]~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[139][0]~q\);

-- Location: LCCOMB_X59_Y24_N2
\RAM|s_memory[155][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[155][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[155][0]~feeder_combout\);

-- Location: FF_X59_Y24_N3
\RAM|s_memory[155][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[155][0]~feeder_combout\,
	ena => \RAM|s_memory[155][2]~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[155][0]~q\);

-- Location: LCCOMB_X58_Y24_N4
\RAM|Mux7~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~154_combout\ = (\Counter|s_count\(5) & (\Counter|s_count\(4))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(4) & ((\RAM|s_memory[155][0]~q\))) # (!\Counter|s_count\(4) & (\RAM|s_memory[139][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[139][0]~q\,
	datad => \RAM|s_memory[155][0]~q\,
	combout => \RAM|Mux7~154_combout\);

-- Location: FF_X59_Y24_N5
\RAM|s_memory[187][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[187][2]~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[187][0]~q\);

-- Location: LCCOMB_X59_Y24_N4
\RAM|Mux7~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~155_combout\ = (\RAM|Mux7~154_combout\ & (((\RAM|s_memory[187][0]~q\) # (!\Counter|s_count\(5))))) # (!\RAM|Mux7~154_combout\ & (\RAM|s_memory[171][0]~q\ & ((\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[171][0]~q\,
	datab => \RAM|Mux7~154_combout\,
	datac => \RAM|s_memory[187][0]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux7~155_combout\);

-- Location: FF_X62_Y29_N29
\RAM|s_memory[131][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[131][4]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[131][0]~q\);

-- Location: LCCOMB_X59_Y29_N24
\RAM|s_memory[147][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[147][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[147][0]~feeder_combout\);

-- Location: FF_X59_Y29_N25
\RAM|s_memory[147][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[147][0]~feeder_combout\,
	ena => \RAM|s_memory[147][3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[147][0]~q\);

-- Location: LCCOMB_X62_Y29_N28
\RAM|Mux7~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~147_combout\ = (\Counter|s_count\(4) & ((\Counter|s_count\(5)) # ((\RAM|s_memory[147][0]~q\)))) # (!\Counter|s_count\(4) & (!\Counter|s_count\(5) & (\RAM|s_memory[131][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[131][0]~q\,
	datad => \RAM|s_memory[147][0]~q\,
	combout => \RAM|Mux7~147_combout\);

-- Location: FF_X61_Y25_N1
\RAM|s_memory[179][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[179][2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[179][0]~q\);

-- Location: LCCOMB_X62_Y25_N24
\RAM|s_memory[163][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[163][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[163][0]~feeder_combout\);

-- Location: FF_X62_Y25_N25
\RAM|s_memory[163][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[163][0]~feeder_combout\,
	ena => \RAM|s_memory[163][2]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[163][0]~q\);

-- Location: LCCOMB_X61_Y25_N0
\RAM|Mux7~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~148_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux7~147_combout\ & (\RAM|s_memory[179][0]~q\)) # (!\RAM|Mux7~147_combout\ & ((\RAM|s_memory[163][0]~q\))))) # (!\Counter|s_count\(5) & (\RAM|Mux7~147_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux7~147_combout\,
	datac => \RAM|s_memory[179][0]~q\,
	datad => \RAM|s_memory[163][0]~q\,
	combout => \RAM|Mux7~148_combout\);

-- Location: LCCOMB_X62_Y30_N30
\RAM|s_memory[154][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[154][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[154][0]~feeder_combout\);

-- Location: FF_X62_Y30_N31
\RAM|s_memory[154][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[154][0]~feeder_combout\,
	ena => \RAM|s_memory[154][3]~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[154][0]~q\);

-- Location: FF_X62_Y30_N9
\RAM|s_memory[138][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[138][0]~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[138][0]~q\);

-- Location: LCCOMB_X62_Y30_N8
\RAM|Mux7~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~149_combout\ = (\Counter|s_count\(4) & ((\RAM|s_memory[154][0]~q\) # ((\Counter|s_count\(5))))) # (!\Counter|s_count\(4) & (((\RAM|s_memory[138][0]~q\ & !\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[154][0]~q\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[138][0]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux7~149_combout\);

-- Location: FF_X60_Y27_N31
\RAM|s_memory[186][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[186][2]~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[186][0]~q\);

-- Location: LCCOMB_X60_Y27_N0
\RAM|s_memory[170][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[170][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[170][0]~feeder_combout\);

-- Location: FF_X60_Y27_N1
\RAM|s_memory[170][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[170][0]~feeder_combout\,
	ena => \RAM|s_memory[170][0]~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[170][0]~q\);

-- Location: LCCOMB_X60_Y27_N30
\RAM|Mux7~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~150_combout\ = (\RAM|Mux7~149_combout\ & (((\RAM|s_memory[186][0]~q\)) # (!\Counter|s_count\(5)))) # (!\RAM|Mux7~149_combout\ & (\Counter|s_count\(5) & ((\RAM|s_memory[170][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~149_combout\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[186][0]~q\,
	datad => \RAM|s_memory[170][0]~q\,
	combout => \RAM|Mux7~150_combout\);

-- Location: FF_X63_Y29_N3
\RAM|s_memory[130][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[130][4]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[130][0]~q\);

-- Location: LCCOMB_X62_Y26_N14
\RAM|s_memory[146][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[146][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[146][0]~feeder_combout\);

-- Location: FF_X62_Y26_N15
\RAM|s_memory[146][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[146][0]~feeder_combout\,
	ena => \RAM|s_memory[146][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[146][0]~q\);

-- Location: LCCOMB_X63_Y29_N2
\RAM|Mux7~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~151_combout\ = (\Counter|s_count\(5) & (\Counter|s_count\(4))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(4) & ((\RAM|s_memory[146][0]~q\))) # (!\Counter|s_count\(4) & (\RAM|s_memory[130][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[130][0]~q\,
	datad => \RAM|s_memory[146][0]~q\,
	combout => \RAM|Mux7~151_combout\);

-- Location: LCCOMB_X63_Y25_N8
\RAM|s_memory[162][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[162][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[162][0]~feeder_combout\);

-- Location: FF_X63_Y25_N9
\RAM|s_memory[162][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[162][0]~feeder_combout\,
	ena => \RAM|s_memory[162][2]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[162][0]~q\);

-- Location: FF_X62_Y26_N25
\RAM|s_memory[178][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[178][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[178][0]~q\);

-- Location: LCCOMB_X62_Y26_N24
\RAM|Mux7~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~152_combout\ = (\RAM|Mux7~151_combout\ & (((\RAM|s_memory[178][0]~q\) # (!\Counter|s_count\(5))))) # (!\RAM|Mux7~151_combout\ & (\RAM|s_memory[162][0]~q\ & ((\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~151_combout\,
	datab => \RAM|s_memory[162][0]~q\,
	datac => \RAM|s_memory[178][0]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux7~152_combout\);

-- Location: LCCOMB_X59_Y24_N28
\RAM|Mux7~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~153_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(3) & (\RAM|Mux7~150_combout\)) # (!\Counter|s_count\(3) & ((\RAM|Mux7~152_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|Mux7~150_combout\,
	datac => \Counter|s_count\(3),
	datad => \RAM|Mux7~152_combout\,
	combout => \RAM|Mux7~153_combout\);

-- Location: LCCOMB_X59_Y24_N18
\RAM|Mux7~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~156_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux7~153_combout\ & (\RAM|Mux7~155_combout\)) # (!\RAM|Mux7~153_combout\ & ((\RAM|Mux7~148_combout\))))) # (!\Counter|s_count\(0) & (((\RAM|Mux7~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|Mux7~155_combout\,
	datac => \RAM|Mux7~148_combout\,
	datad => \RAM|Mux7~153_combout\,
	combout => \RAM|Mux7~156_combout\);

-- Location: LCCOMB_X63_Y24_N16
\RAM|s_memory[235][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[235][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[235][0]~feeder_combout\);

-- Location: FF_X63_Y24_N17
\RAM|s_memory[235][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[235][0]~feeder_combout\,
	ena => \RAM|s_memory[235][0]~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[235][0]~q\);

-- Location: FF_X65_Y28_N19
\RAM|s_memory[203][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[203][4]~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[203][0]~q\);

-- Location: LCCOMB_X65_Y28_N4
\RAM|s_memory[219][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[219][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[219][0]~feeder_combout\);

-- Location: FF_X65_Y28_N5
\RAM|s_memory[219][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[219][0]~feeder_combout\,
	ena => \RAM|s_memory[219][2]~254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[219][0]~q\);

-- Location: LCCOMB_X65_Y28_N18
\RAM|Mux7~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~144_combout\ = (\Counter|s_count\(4) & ((\Counter|s_count\(5)) # ((\RAM|s_memory[219][0]~q\)))) # (!\Counter|s_count\(4) & (!\Counter|s_count\(5) & (\RAM|s_memory[203][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[203][0]~q\,
	datad => \RAM|s_memory[219][0]~q\,
	combout => \RAM|Mux7~144_combout\);

-- Location: FF_X66_Y26_N15
\RAM|s_memory[251][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[251][1]~253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[251][0]~q\);

-- Location: LCCOMB_X65_Y26_N6
\RAM|Mux7~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~145_combout\ = (\RAM|Mux7~144_combout\ & (((\RAM|s_memory[251][0]~q\) # (!\Counter|s_count\(5))))) # (!\RAM|Mux7~144_combout\ & (\RAM|s_memory[235][0]~q\ & ((\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[235][0]~q\,
	datab => \RAM|Mux7~144_combout\,
	datac => \RAM|s_memory[251][0]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux7~145_combout\);

-- Location: FF_X66_Y30_N9
\RAM|s_memory[202][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[202][2]~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[202][0]~q\);

-- Location: LCCOMB_X66_Y30_N6
\RAM|s_memory[218][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[218][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[218][0]~feeder_combout\);

-- Location: FF_X66_Y30_N7
\RAM|s_memory[218][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[218][0]~feeder_combout\,
	ena => \RAM|s_memory[218][2]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[218][0]~q\);

-- Location: LCCOMB_X66_Y30_N8
\RAM|Mux7~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~137_combout\ = (\Counter|s_count\(4) & ((\Counter|s_count\(5)) # ((\RAM|s_memory[218][0]~q\)))) # (!\Counter|s_count\(4) & (!\Counter|s_count\(5) & (\RAM|s_memory[202][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[202][0]~q\,
	datad => \RAM|s_memory[218][0]~q\,
	combout => \RAM|Mux7~137_combout\);

-- Location: LCCOMB_X68_Y27_N12
\RAM|s_memory[234][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[234][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[234][0]~feeder_combout\);

-- Location: FF_X68_Y27_N13
\RAM|s_memory[234][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[234][0]~feeder_combout\,
	ena => \RAM|s_memory[234][1]~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[234][0]~q\);

-- Location: FF_X66_Y31_N19
\RAM|s_memory[250][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[250][1]~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[250][0]~q\);

-- Location: LCCOMB_X66_Y31_N18
\RAM|Mux7~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~138_combout\ = (\RAM|Mux7~137_combout\ & (((\RAM|s_memory[250][0]~q\) # (!\Counter|s_count\(5))))) # (!\RAM|Mux7~137_combout\ & (\RAM|s_memory[234][0]~q\ & ((\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~137_combout\,
	datab => \RAM|s_memory[234][0]~q\,
	datac => \RAM|s_memory[250][0]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux7~138_combout\);

-- Location: LCCOMB_X66_Y25_N6
\RAM|s_memory[226][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[226][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[226][0]~feeder_combout\);

-- Location: FF_X66_Y25_N7
\RAM|s_memory[226][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[226][0]~feeder_combout\,
	ena => \RAM|s_memory[226][3]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[226][0]~q\);

-- Location: FF_X63_Y32_N9
\RAM|s_memory[194][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[194][3]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[194][0]~q\);

-- Location: LCCOMB_X65_Y31_N0
\RAM|s_memory[210][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[210][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[210][0]~feeder_combout\);

-- Location: FF_X65_Y31_N1
\RAM|s_memory[210][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[210][0]~feeder_combout\,
	ena => \RAM|s_memory[210][1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[210][0]~q\);

-- Location: LCCOMB_X63_Y32_N8
\RAM|Mux7~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~141_combout\ = (\Counter|s_count\(4) & ((\Counter|s_count\(5)) # ((\RAM|s_memory[210][0]~q\)))) # (!\Counter|s_count\(4) & (!\Counter|s_count\(5) & (\RAM|s_memory[194][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[194][0]~q\,
	datad => \RAM|s_memory[210][0]~q\,
	combout => \RAM|Mux7~141_combout\);

-- Location: FF_X66_Y25_N5
\RAM|s_memory[242][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[242][4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[242][0]~q\);

-- Location: LCCOMB_X66_Y25_N4
\RAM|Mux7~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~142_combout\ = (\RAM|Mux7~141_combout\ & (((\RAM|s_memory[242][0]~q\) # (!\Counter|s_count\(5))))) # (!\RAM|Mux7~141_combout\ & (\RAM|s_memory[226][0]~q\ & ((\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[226][0]~q\,
	datab => \RAM|Mux7~141_combout\,
	datac => \RAM|s_memory[242][0]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux7~142_combout\);

-- Location: LCCOMB_X62_Y32_N6
\RAM|s_memory[227][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[227][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[227][0]~feeder_combout\);

-- Location: FF_X62_Y32_N7
\RAM|s_memory[227][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[227][0]~feeder_combout\,
	ena => \RAM|s_memory[227][7]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[227][0]~q\);

-- Location: FF_X62_Y29_N7
\RAM|s_memory[195][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[195][5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[195][0]~q\);

-- Location: LCCOMB_X62_Y29_N6
\RAM|Mux7~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~139_combout\ = (\Counter|s_count\(5) & ((\RAM|s_memory[227][0]~q\) # ((\Counter|s_count\(4))))) # (!\Counter|s_count\(5) & (((\RAM|s_memory[195][0]~q\ & !\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[227][0]~q\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[195][0]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux7~139_combout\);

-- Location: LCCOMB_X62_Y27_N8
\RAM|s_memory[211][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[211][0]~feeder_combout\ = \ArithmeticUnit|Add1~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~22_combout\,
	combout => \RAM|s_memory[211][0]~feeder_combout\);

-- Location: FF_X62_Y27_N9
\RAM|s_memory[211][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[211][0]~feeder_combout\,
	ena => \RAM|s_memory[211][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[211][0]~q\);

-- Location: FF_X62_Y27_N7
\RAM|s_memory[243][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~22_combout\,
	sload => VCC,
	ena => \RAM|s_memory[243][1]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[243][0]~q\);

-- Location: LCCOMB_X62_Y27_N6
\RAM|Mux7~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~140_combout\ = (\RAM|Mux7~139_combout\ & (((\RAM|s_memory[243][0]~q\) # (!\Counter|s_count\(4))))) # (!\RAM|Mux7~139_combout\ & (\RAM|s_memory[211][0]~q\ & ((\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~139_combout\,
	datab => \RAM|s_memory[211][0]~q\,
	datac => \RAM|s_memory[243][0]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux7~140_combout\);

-- Location: LCCOMB_X66_Y25_N18
\RAM|Mux7~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~143_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(0))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(0) & ((\RAM|Mux7~140_combout\))) # (!\Counter|s_count\(0) & (\RAM|Mux7~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(0),
	datac => \RAM|Mux7~142_combout\,
	datad => \RAM|Mux7~140_combout\,
	combout => \RAM|Mux7~143_combout\);

-- Location: LCCOMB_X66_Y25_N20
\RAM|Mux7~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~146_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux7~143_combout\ & (\RAM|Mux7~145_combout\)) # (!\RAM|Mux7~143_combout\ & ((\RAM|Mux7~138_combout\))))) # (!\Counter|s_count\(3) & (((\RAM|Mux7~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|Mux7~145_combout\,
	datac => \RAM|Mux7~138_combout\,
	datad => \RAM|Mux7~143_combout\,
	combout => \RAM|Mux7~146_combout\);

-- Location: LCCOMB_X59_Y24_N20
\RAM|Mux7~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~157_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(6) & ((\RAM|Mux7~146_combout\))) # (!\Counter|s_count\(6) & (\RAM|Mux7~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|Mux7~156_combout\,
	datac => \RAM|Mux7~146_combout\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux7~157_combout\);

-- Location: LCCOMB_X67_Y21_N18
\RAM|Mux7~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~168_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux7~157_combout\ & ((\RAM|Mux7~167_combout\))) # (!\RAM|Mux7~157_combout\ & (\RAM|Mux7~136_combout\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux7~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~136_combout\,
	datab => \RAM|Mux7~167_combout\,
	datac => \Counter|s_count\(2),
	datad => \RAM|Mux7~157_combout\,
	combout => \RAM|Mux7~168_combout\);

-- Location: LCCOMB_X67_Y21_N8
\RAM|Mux7~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux7~169_combout\ = (\RAM|Mux7~126_combout\ & (((\RAM|Mux7~168_combout\) # (!\Counter|s_count\(7))))) # (!\RAM|Mux7~126_combout\ & (\RAM|Mux7~41_combout\ & (\Counter|s_count\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~126_combout\,
	datab => \RAM|Mux7~41_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Mux7~168_combout\,
	combout => \RAM|Mux7~169_combout\);

-- Location: LCCOMB_X68_Y26_N24
\ArithmeticUnit|Add1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ArithmeticUnit|Add1~21_combout\ = (\KEY[1]~input_o\ & \ArithmeticUnit|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[1]~input_o\,
	datad => \ArithmeticUnit|Add1~2_combout\,
	combout => \ArithmeticUnit|Add1~21_combout\);

-- Location: LCCOMB_X62_Y20_N20
\RAM|s_memory[231][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[231][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[231][1]~feeder_combout\);

-- Location: FF_X62_Y20_N21
\RAM|s_memory[231][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[231][1]~feeder_combout\,
	ena => \RAM|s_memory[231][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[231][1]~q\);

-- Location: FF_X66_Y20_N23
\RAM|s_memory[230][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[230][2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[230][1]~q\);

-- Location: FF_X67_Y24_N19
\RAM|s_memory[198][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[198][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[198][1]~q\);

-- Location: LCCOMB_X67_Y24_N24
\RAM|s_memory[199][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[199][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[199][1]~feeder_combout\);

-- Location: FF_X67_Y24_N25
\RAM|s_memory[199][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[199][1]~feeder_combout\,
	ena => \RAM|s_memory[199][5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[199][1]~q\);

-- Location: LCCOMB_X67_Y24_N18
\RAM|Mux6~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~33_combout\ = (\Counter|s_count\(5) & (\Counter|s_count\(0))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(0) & ((\RAM|s_memory[199][1]~q\))) # (!\Counter|s_count\(0) & (\RAM|s_memory[198][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[198][1]~q\,
	datad => \RAM|s_memory[199][1]~q\,
	combout => \RAM|Mux6~33_combout\);

-- Location: LCCOMB_X66_Y20_N22
\RAM|Mux6~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~34_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux6~33_combout\ & (\RAM|s_memory[231][1]~q\)) # (!\RAM|Mux6~33_combout\ & ((\RAM|s_memory[230][1]~q\))))) # (!\Counter|s_count\(5) & (((\RAM|Mux6~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|s_memory[231][1]~q\,
	datac => \RAM|s_memory[230][1]~q\,
	datad => \RAM|Mux6~33_combout\,
	combout => \RAM|Mux6~34_combout\);

-- Location: LCCOMB_X63_Y22_N4
\RAM|s_memory[197][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[197][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[197][1]~feeder_combout\);

-- Location: FF_X63_Y22_N5
\RAM|s_memory[197][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[197][1]~feeder_combout\,
	ena => \RAM|s_memory[197][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[197][1]~q\);

-- Location: FF_X63_Y22_N7
\RAM|s_memory[196][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[196][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[196][1]~q\);

-- Location: LCCOMB_X63_Y22_N6
\RAM|Mux6~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~35_combout\ = (\Counter|s_count\(0) & ((\RAM|s_memory[197][1]~q\) # ((\Counter|s_count\(5))))) # (!\Counter|s_count\(0) & (((\RAM|s_memory[196][1]~q\ & !\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[197][1]~q\,
	datac => \RAM|s_memory[196][1]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux6~35_combout\);

-- Location: FF_X65_Y23_N7
\RAM|s_memory[229][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[229][6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[229][1]~q\);

-- Location: LCCOMB_X65_Y23_N20
\RAM|s_memory[228][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[228][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[228][1]~feeder_combout\);

-- Location: FF_X65_Y23_N21
\RAM|s_memory[228][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[228][1]~feeder_combout\,
	ena => \RAM|s_memory[228][1]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[228][1]~q\);

-- Location: LCCOMB_X65_Y23_N6
\RAM|Mux6~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~36_combout\ = (\RAM|Mux6~35_combout\ & (((\RAM|s_memory[229][1]~q\)) # (!\Counter|s_count\(5)))) # (!\RAM|Mux6~35_combout\ & (\Counter|s_count\(5) & ((\RAM|s_memory[228][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~35_combout\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[229][1]~q\,
	datad => \RAM|s_memory[228][1]~q\,
	combout => \RAM|Mux6~36_combout\);

-- Location: LCCOMB_X66_Y20_N4
\RAM|Mux6~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~37_combout\ = (\Counter|s_count\(1) & ((\Counter|s_count\(4)) # ((\RAM|Mux6~34_combout\)))) # (!\Counter|s_count\(1) & (!\Counter|s_count\(4) & ((\RAM|Mux6~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(4),
	datac => \RAM|Mux6~34_combout\,
	datad => \RAM|Mux6~36_combout\,
	combout => \RAM|Mux6~37_combout\);

-- Location: LCCOMB_X65_Y25_N30
\RAM|s_memory[244][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[244][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[244][1]~feeder_combout\);

-- Location: FF_X65_Y25_N31
\RAM|s_memory[244][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[244][1]~feeder_combout\,
	ena => \RAM|s_memory[244][3]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[244][1]~q\);

-- Location: FF_X67_Y21_N5
\RAM|s_memory[245][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[245][5]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[245][1]~q\);

-- Location: LCCOMB_X67_Y22_N8
\RAM|s_memory[213][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[213][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[213][1]~feeder_combout\);

-- Location: FF_X67_Y22_N9
\RAM|s_memory[213][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[213][1]~feeder_combout\,
	ena => \RAM|s_memory[213][7]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[213][1]~q\);

-- Location: FF_X65_Y22_N1
\RAM|s_memory[212][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[212][5]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[212][1]~q\);

-- Location: LCCOMB_X65_Y22_N0
\RAM|Mux6~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~31_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(0))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(0) & (\RAM|s_memory[213][1]~q\)) # (!\Counter|s_count\(0) & ((\RAM|s_memory[212][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[213][1]~q\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[212][1]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux6~31_combout\);

-- Location: LCCOMB_X67_Y21_N4
\RAM|Mux6~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~32_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux6~31_combout\ & ((\RAM|s_memory[245][1]~q\))) # (!\RAM|Mux6~31_combout\ & (\RAM|s_memory[244][1]~q\)))) # (!\Counter|s_count\(5) & (((\RAM|Mux6~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[244][1]~q\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[245][1]~q\,
	datad => \RAM|Mux6~31_combout\,
	combout => \RAM|Mux6~32_combout\);

-- Location: LCCOMB_X67_Y19_N10
\RAM|s_memory[215][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[215][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[215][1]~feeder_combout\);

-- Location: FF_X67_Y19_N11
\RAM|s_memory[215][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[215][1]~feeder_combout\,
	ena => \RAM|s_memory[215][2]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[215][1]~q\);

-- Location: FF_X68_Y22_N31
\RAM|s_memory[214][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[214][4]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[214][1]~q\);

-- Location: LCCOMB_X68_Y22_N30
\RAM|Mux6~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~38_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(0))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(0) & (\RAM|s_memory[215][1]~q\)) # (!\Counter|s_count\(0) & ((\RAM|s_memory[214][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[215][1]~q\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[214][1]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux6~38_combout\);

-- Location: FF_X70_Y21_N11
\RAM|s_memory[247][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[247][2]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[247][1]~q\);

-- Location: LCCOMB_X70_Y21_N24
\RAM|s_memory[246][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[246][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[246][1]~feeder_combout\);

-- Location: FF_X70_Y21_N25
\RAM|s_memory[246][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[246][1]~feeder_combout\,
	ena => \RAM|s_memory[246][7]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[246][1]~q\);

-- Location: LCCOMB_X70_Y21_N10
\RAM|Mux6~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~39_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux6~38_combout\ & (\RAM|s_memory[247][1]~q\)) # (!\RAM|Mux6~38_combout\ & ((\RAM|s_memory[246][1]~q\))))) # (!\Counter|s_count\(5) & (\RAM|Mux6~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux6~38_combout\,
	datac => \RAM|s_memory[247][1]~q\,
	datad => \RAM|s_memory[246][1]~q\,
	combout => \RAM|Mux6~39_combout\);

-- Location: LCCOMB_X70_Y21_N8
\RAM|Mux6~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~40_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux6~37_combout\ & ((\RAM|Mux6~39_combout\))) # (!\RAM|Mux6~37_combout\ & (\RAM|Mux6~32_combout\)))) # (!\Counter|s_count\(4) & (\RAM|Mux6~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|Mux6~37_combout\,
	datac => \RAM|Mux6~32_combout\,
	datad => \RAM|Mux6~39_combout\,
	combout => \RAM|Mux6~40_combout\);

-- Location: FF_X62_Y22_N7
\RAM|s_memory[133][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[133][1]~q\);

-- Location: LCCOMB_X66_Y22_N14
\RAM|s_memory[135][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[135][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[135][1]~feeder_combout\);

-- Location: FF_X66_Y22_N15
\RAM|s_memory[135][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[135][1]~feeder_combout\,
	ena => \RAM|s_memory[135][7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[135][1]~q\);

-- Location: LCCOMB_X62_Y22_N6
\RAM|Mux6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~12_combout\ = (\Counter|s_count\(1) & ((\Counter|s_count\(4)) # ((\RAM|s_memory[135][1]~q\)))) # (!\Counter|s_count\(1) & (!\Counter|s_count\(4) & (\RAM|s_memory[133][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[133][1]~q\,
	datad => \RAM|s_memory[135][1]~q\,
	combout => \RAM|Mux6~12_combout\);

-- Location: LCCOMB_X59_Y22_N24
\RAM|s_memory[149][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[149][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[149][1]~feeder_combout\);

-- Location: FF_X59_Y22_N25
\RAM|s_memory[149][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[149][1]~feeder_combout\,
	ena => \RAM|s_memory[149][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[149][1]~q\);

-- Location: FF_X60_Y22_N11
\RAM|s_memory[151][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[151][4]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[151][1]~q\);

-- Location: LCCOMB_X60_Y22_N10
\RAM|Mux6~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~13_combout\ = (\RAM|Mux6~12_combout\ & (((\RAM|s_memory[151][1]~q\) # (!\Counter|s_count\(4))))) # (!\RAM|Mux6~12_combout\ & (\RAM|s_memory[149][1]~q\ & ((\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~12_combout\,
	datab => \RAM|s_memory[149][1]~q\,
	datac => \RAM|s_memory[151][1]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux6~13_combout\);

-- Location: FF_X62_Y22_N17
\RAM|s_memory[132][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[132][2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[132][1]~q\);

-- Location: LCCOMB_X66_Y22_N20
\RAM|s_memory[134][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[134][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[134][1]~feeder_combout\);

-- Location: FF_X66_Y22_N21
\RAM|s_memory[134][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[134][1]~feeder_combout\,
	ena => \RAM|s_memory[134][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[134][1]~q\);

-- Location: LCCOMB_X62_Y22_N16
\RAM|Mux6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~14_combout\ = (\Counter|s_count\(1) & ((\Counter|s_count\(4)) # ((\RAM|s_memory[134][1]~q\)))) # (!\Counter|s_count\(1) & (!\Counter|s_count\(4) & (\RAM|s_memory[132][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[132][1]~q\,
	datad => \RAM|s_memory[134][1]~q\,
	combout => \RAM|Mux6~14_combout\);

-- Location: LCCOMB_X69_Y22_N28
\RAM|s_memory[148][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[148][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[148][1]~feeder_combout\);

-- Location: FF_X69_Y22_N29
\RAM|s_memory[148][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[148][1]~feeder_combout\,
	ena => \RAM|s_memory[148][7]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[148][1]~q\);

-- Location: FF_X68_Y22_N5
\RAM|s_memory[150][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[150][4]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[150][1]~q\);

-- Location: LCCOMB_X68_Y22_N4
\RAM|Mux6~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~15_combout\ = (\RAM|Mux6~14_combout\ & (((\RAM|s_memory[150][1]~q\) # (!\Counter|s_count\(4))))) # (!\RAM|Mux6~14_combout\ & (\RAM|s_memory[148][1]~q\ & ((\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~14_combout\,
	datab => \RAM|s_memory[148][1]~q\,
	datac => \RAM|s_memory[150][1]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux6~15_combout\);

-- Location: LCCOMB_X61_Y22_N12
\RAM|Mux6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~16_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux6~13_combout\) # ((\Counter|s_count\(5))))) # (!\Counter|s_count\(0) & (((\RAM|Mux6~15_combout\ & !\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~13_combout\,
	datab => \RAM|Mux6~15_combout\,
	datac => \Counter|s_count\(0),
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux6~16_combout\);

-- Location: LCCOMB_X58_Y28_N4
\RAM|s_memory[180][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[180][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[180][1]~feeder_combout\);

-- Location: FF_X58_Y28_N5
\RAM|s_memory[180][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[180][1]~feeder_combout\,
	ena => \RAM|s_memory[180][2]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[180][1]~q\);

-- Location: FF_X65_Y21_N13
\RAM|s_memory[182][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[182][2]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[182][1]~q\);

-- Location: FF_X67_Y20_N1
\RAM|s_memory[164][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[164][2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[164][1]~q\);

-- Location: LCCOMB_X68_Y20_N12
\RAM|s_memory[166][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[166][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[166][1]~feeder_combout\);

-- Location: FF_X68_Y20_N13
\RAM|s_memory[166][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[166][1]~feeder_combout\,
	ena => \RAM|s_memory[166][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[166][1]~q\);

-- Location: LCCOMB_X67_Y20_N0
\RAM|Mux6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~10_combout\ = (\Counter|s_count\(4) & (\Counter|s_count\(1))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(1) & ((\RAM|s_memory[166][1]~q\))) # (!\Counter|s_count\(1) & (\RAM|s_memory[164][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[164][1]~q\,
	datad => \RAM|s_memory[166][1]~q\,
	combout => \RAM|Mux6~10_combout\);

-- Location: LCCOMB_X65_Y21_N12
\RAM|Mux6~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~11_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux6~10_combout\ & ((\RAM|s_memory[182][1]~q\))) # (!\RAM|Mux6~10_combout\ & (\RAM|s_memory[180][1]~q\)))) # (!\Counter|s_count\(4) & (((\RAM|Mux6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[180][1]~q\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[182][1]~q\,
	datad => \RAM|Mux6~10_combout\,
	combout => \RAM|Mux6~11_combout\);

-- Location: LCCOMB_X67_Y21_N26
\RAM|s_memory[181][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[181][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[181][1]~feeder_combout\);

-- Location: FF_X67_Y21_N27
\RAM|s_memory[181][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[181][1]~feeder_combout\,
	ena => \RAM|s_memory[181][2]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[181][1]~q\);

-- Location: FF_X67_Y20_N23
\RAM|s_memory[165][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[165][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[165][1]~q\);

-- Location: LCCOMB_X68_Y20_N22
\RAM|s_memory[167][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[167][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[167][1]~feeder_combout\);

-- Location: FF_X68_Y20_N23
\RAM|s_memory[167][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[167][1]~feeder_combout\,
	ena => \RAM|s_memory[167][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[167][1]~q\);

-- Location: LCCOMB_X67_Y20_N22
\RAM|Mux6~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~17_combout\ = (\Counter|s_count\(4) & (\Counter|s_count\(1))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(1) & ((\RAM|s_memory[167][1]~q\))) # (!\Counter|s_count\(1) & (\RAM|s_memory[165][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[165][1]~q\,
	datad => \RAM|s_memory[167][1]~q\,
	combout => \RAM|Mux6~17_combout\);

-- Location: FF_X68_Y21_N19
\RAM|s_memory[183][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[183][2]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[183][1]~q\);

-- Location: LCCOMB_X68_Y21_N18
\RAM|Mux6~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~18_combout\ = (\RAM|Mux6~17_combout\ & (((\RAM|s_memory[183][1]~q\) # (!\Counter|s_count\(4))))) # (!\RAM|Mux6~17_combout\ & (\RAM|s_memory[181][1]~q\ & ((\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[181][1]~q\,
	datab => \RAM|Mux6~17_combout\,
	datac => \RAM|s_memory[183][1]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux6~18_combout\);

-- Location: LCCOMB_X61_Y22_N26
\RAM|Mux6~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~19_combout\ = (\RAM|Mux6~16_combout\ & (((\RAM|Mux6~18_combout\)) # (!\Counter|s_count\(5)))) # (!\RAM|Mux6~16_combout\ & (\Counter|s_count\(5) & (\RAM|Mux6~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~16_combout\,
	datab => \Counter|s_count\(5),
	datac => \RAM|Mux6~11_combout\,
	datad => \RAM|Mux6~18_combout\,
	combout => \RAM|Mux6~19_combout\);

-- Location: LCCOMB_X62_Y25_N10
\RAM|s_memory[163][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[163][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[163][1]~feeder_combout\);

-- Location: FF_X62_Y25_N11
\RAM|s_memory[163][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[163][1]~feeder_combout\,
	ena => \RAM|s_memory[163][2]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[163][1]~q\);

-- Location: FF_X62_Y29_N9
\RAM|s_memory[131][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[131][4]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[131][1]~q\);

-- Location: LCCOMB_X62_Y29_N8
\RAM|Mux6~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~27_combout\ = (\Counter|s_count\(4) & (((\Counter|s_count\(5))))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(5) & (\RAM|s_memory[163][1]~q\)) # (!\Counter|s_count\(5) & ((\RAM|s_memory[131][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[163][1]~q\,
	datac => \RAM|s_memory[131][1]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux6~27_combout\);

-- Location: FF_X63_Y21_N7
\RAM|s_memory[179][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[179][2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[179][1]~q\);

-- Location: LCCOMB_X63_Y21_N16
\RAM|s_memory[147][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[147][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[147][1]~feeder_combout\);

-- Location: FF_X63_Y21_N17
\RAM|s_memory[147][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[147][1]~feeder_combout\,
	ena => \RAM|s_memory[147][3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[147][1]~q\);

-- Location: LCCOMB_X63_Y21_N6
\RAM|Mux6~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~28_combout\ = (\RAM|Mux6~27_combout\ & (((\RAM|s_memory[179][1]~q\)) # (!\Counter|s_count\(4)))) # (!\RAM|Mux6~27_combout\ & (\Counter|s_count\(4) & ((\RAM|s_memory[147][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~27_combout\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[179][1]~q\,
	datad => \RAM|s_memory[147][1]~q\,
	combout => \RAM|Mux6~28_combout\);

-- Location: LCCOMB_X63_Y25_N28
\RAM|s_memory[162][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[162][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[162][1]~feeder_combout\);

-- Location: FF_X63_Y25_N29
\RAM|s_memory[162][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[162][1]~feeder_combout\,
	ena => \RAM|s_memory[162][2]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[162][1]~q\);

-- Location: FF_X63_Y29_N27
\RAM|s_memory[130][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[130][4]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[130][1]~q\);

-- Location: LCCOMB_X62_Y26_N10
\RAM|s_memory[146][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[146][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[146][1]~feeder_combout\);

-- Location: FF_X62_Y26_N11
\RAM|s_memory[146][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[146][1]~feeder_combout\,
	ena => \RAM|s_memory[146][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[146][1]~q\);

-- Location: LCCOMB_X63_Y29_N26
\RAM|Mux6~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~22_combout\ = (\Counter|s_count\(5) & (\Counter|s_count\(4))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(4) & ((\RAM|s_memory[146][1]~q\))) # (!\Counter|s_count\(4) & (\RAM|s_memory[130][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[130][1]~q\,
	datad => \RAM|s_memory[146][1]~q\,
	combout => \RAM|Mux6~22_combout\);

-- Location: FF_X62_Y26_N1
\RAM|s_memory[178][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[178][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[178][1]~q\);

-- Location: LCCOMB_X62_Y26_N0
\RAM|Mux6~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~23_combout\ = (\RAM|Mux6~22_combout\ & (((\RAM|s_memory[178][1]~q\) # (!\Counter|s_count\(5))))) # (!\RAM|Mux6~22_combout\ & (\RAM|s_memory[162][1]~q\ & ((\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[162][1]~q\,
	datab => \RAM|Mux6~22_combout\,
	datac => \RAM|s_memory[178][1]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux6~23_combout\);

-- Location: LCCOMB_X63_Y26_N18
\RAM|s_memory[160][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[160][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[160][1]~feeder_combout\);

-- Location: FF_X63_Y26_N19
\RAM|s_memory[160][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[160][1]~feeder_combout\,
	ena => \RAM|s_memory[160][3]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[160][1]~q\);

-- Location: FF_X58_Y26_N1
\RAM|s_memory[176][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[176][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[176][1]~q\);

-- Location: FF_X58_Y25_N3
\RAM|s_memory[128][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[128][0]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[128][1]~q\);

-- Location: LCCOMB_X59_Y23_N16
\RAM|s_memory[144][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[144][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[144][1]~feeder_combout\);

-- Location: FF_X59_Y23_N17
\RAM|s_memory[144][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[144][1]~feeder_combout\,
	ena => \RAM|s_memory[144][1]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[144][1]~q\);

-- Location: LCCOMB_X58_Y25_N2
\RAM|Mux6~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~24_combout\ = (\Counter|s_count\(4) & ((\Counter|s_count\(5)) # ((\RAM|s_memory[144][1]~q\)))) # (!\Counter|s_count\(4) & (!\Counter|s_count\(5) & (\RAM|s_memory[128][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[128][1]~q\,
	datad => \RAM|s_memory[144][1]~q\,
	combout => \RAM|Mux6~24_combout\);

-- Location: LCCOMB_X58_Y26_N0
\RAM|Mux6~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~25_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux6~24_combout\ & ((\RAM|s_memory[176][1]~q\))) # (!\RAM|Mux6~24_combout\ & (\RAM|s_memory[160][1]~q\)))) # (!\Counter|s_count\(5) & (((\RAM|Mux6~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[160][1]~q\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[176][1]~q\,
	datad => \RAM|Mux6~24_combout\,
	combout => \RAM|Mux6~25_combout\);

-- Location: LCCOMB_X62_Y27_N30
\RAM|Mux6~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~26_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux6~23_combout\) # ((\Counter|s_count\(0))))) # (!\Counter|s_count\(1) & (((!\Counter|s_count\(0) & \RAM|Mux6~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|Mux6~23_combout\,
	datac => \Counter|s_count\(0),
	datad => \RAM|Mux6~25_combout\,
	combout => \RAM|Mux6~26_combout\);

-- Location: FF_X58_Y25_N13
\RAM|s_memory[129][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[129][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[129][1]~q\);

-- Location: LCCOMB_X59_Y22_N18
\RAM|s_memory[145][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[145][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[145][1]~feeder_combout\);

-- Location: FF_X59_Y22_N19
\RAM|s_memory[145][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[145][1]~feeder_combout\,
	ena => \RAM|s_memory[145][3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[145][1]~q\);

-- Location: LCCOMB_X58_Y25_N12
\RAM|Mux6~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~20_combout\ = (\Counter|s_count\(4) & ((\Counter|s_count\(5)) # ((\RAM|s_memory[145][1]~q\)))) # (!\Counter|s_count\(4) & (!\Counter|s_count\(5) & (\RAM|s_memory[129][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[129][1]~q\,
	datad => \RAM|s_memory[145][1]~q\,
	combout => \RAM|Mux6~20_combout\);

-- Location: FF_X61_Y22_N25
\RAM|s_memory[177][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[177][7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[177][1]~q\);

-- Location: LCCOMB_X61_Y20_N8
\RAM|s_memory[161][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[161][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[161][1]~feeder_combout\);

-- Location: FF_X61_Y20_N9
\RAM|s_memory[161][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[161][1]~feeder_combout\,
	ena => \RAM|s_memory[161][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[161][1]~q\);

-- Location: LCCOMB_X61_Y22_N24
\RAM|Mux6~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~21_combout\ = (\RAM|Mux6~20_combout\ & (((\RAM|s_memory[177][1]~q\)) # (!\Counter|s_count\(5)))) # (!\RAM|Mux6~20_combout\ & (\Counter|s_count\(5) & ((\RAM|s_memory[161][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~20_combout\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[177][1]~q\,
	datad => \RAM|s_memory[161][1]~q\,
	combout => \RAM|Mux6~21_combout\);

-- Location: LCCOMB_X61_Y22_N30
\RAM|Mux6~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~29_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux6~26_combout\ & (\RAM|Mux6~28_combout\)) # (!\RAM|Mux6~26_combout\ & ((\RAM|Mux6~21_combout\))))) # (!\Counter|s_count\(0) & (((\RAM|Mux6~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~28_combout\,
	datab => \Counter|s_count\(0),
	datac => \RAM|Mux6~26_combout\,
	datad => \RAM|Mux6~21_combout\,
	combout => \RAM|Mux6~29_combout\);

-- Location: LCCOMB_X61_Y22_N8
\RAM|Mux6~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~30_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(2))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(2) & (\RAM|Mux6~19_combout\)) # (!\Counter|s_count\(2) & ((\RAM|Mux6~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~19_combout\,
	datab => \Counter|s_count\(6),
	datac => \RAM|Mux6~29_combout\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux6~30_combout\);

-- Location: LCCOMB_X62_Y32_N16
\RAM|s_memory[227][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[227][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[227][1]~feeder_combout\);

-- Location: FF_X62_Y32_N17
\RAM|s_memory[227][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[227][1]~feeder_combout\,
	ena => \RAM|s_memory[227][7]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[227][1]~q\);

-- Location: FF_X62_Y29_N23
\RAM|s_memory[195][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[195][5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[195][1]~q\);

-- Location: LCCOMB_X62_Y29_N22
\RAM|Mux6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~7_combout\ = (\Counter|s_count\(5) & ((\RAM|s_memory[227][1]~q\) # ((\Counter|s_count\(4))))) # (!\Counter|s_count\(5) & (((\RAM|s_memory[195][1]~q\ & !\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[227][1]~q\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[195][1]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux6~7_combout\);

-- Location: LCCOMB_X62_Y27_N18
\RAM|s_memory[211][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[211][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[211][1]~feeder_combout\);

-- Location: FF_X62_Y27_N19
\RAM|s_memory[211][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[211][1]~feeder_combout\,
	ena => \RAM|s_memory[211][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[211][1]~q\);

-- Location: FF_X62_Y27_N17
\RAM|s_memory[243][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[243][1]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[243][1]~q\);

-- Location: LCCOMB_X62_Y27_N16
\RAM|Mux6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~8_combout\ = (\RAM|Mux6~7_combout\ & (((\RAM|s_memory[243][1]~q\) # (!\Counter|s_count\(4))))) # (!\RAM|Mux6~7_combout\ & (\RAM|s_memory[211][1]~q\ & ((\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~7_combout\,
	datab => \RAM|s_memory[211][1]~q\,
	datac => \RAM|s_memory[243][1]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux6~8_combout\);

-- Location: LCCOMB_X60_Y24_N24
\RAM|s_memory[209][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[209][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[209][1]~feeder_combout\);

-- Location: FF_X60_Y24_N25
\RAM|s_memory[209][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[209][1]~feeder_combout\,
	ena => \RAM|s_memory[209][3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[209][1]~q\);

-- Location: FF_X58_Y27_N9
\RAM|s_memory[193][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[193][6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[193][1]~q\);

-- Location: LCCOMB_X58_Y27_N8
\RAM|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~0_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(4) & (\RAM|s_memory[209][1]~q\)) # (!\Counter|s_count\(4) & ((\RAM|s_memory[193][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|s_memory[209][1]~q\,
	datac => \RAM|s_memory[193][1]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux6~0_combout\);

-- Location: FF_X60_Y24_N3
\RAM|s_memory[241][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[241][2]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[241][1]~q\);

-- Location: LCCOMB_X61_Y20_N6
\RAM|s_memory[225][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[225][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[225][1]~feeder_combout\);

-- Location: FF_X61_Y20_N7
\RAM|s_memory[225][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[225][1]~feeder_combout\,
	ena => \RAM|s_memory[225][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[225][1]~q\);

-- Location: LCCOMB_X60_Y24_N2
\RAM|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~1_combout\ = (\RAM|Mux6~0_combout\ & (((\RAM|s_memory[241][1]~q\)) # (!\Counter|s_count\(5)))) # (!\RAM|Mux6~0_combout\ & (\Counter|s_count\(5) & ((\RAM|s_memory[225][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~0_combout\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[241][1]~q\,
	datad => \RAM|s_memory[225][1]~q\,
	combout => \RAM|Mux6~1_combout\);

-- Location: LCCOMB_X65_Y29_N20
\RAM|s_memory[208][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[208][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[208][1]~feeder_combout\);

-- Location: FF_X65_Y29_N21
\RAM|s_memory[208][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[208][1]~feeder_combout\,
	ena => \RAM|s_memory[208][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[208][1]~q\);

-- Location: FF_X61_Y29_N17
\RAM|s_memory[192][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[192][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[192][1]~q\);

-- Location: LCCOMB_X61_Y29_N16
\RAM|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~4_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(4) & (\RAM|s_memory[208][1]~q\)) # (!\Counter|s_count\(4) & ((\RAM|s_memory[192][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[208][1]~q\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[192][1]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux6~4_combout\);

-- Location: FF_X65_Y29_N7
\RAM|s_memory[240][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[240][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[240][1]~q\);

-- Location: LCCOMB_X63_Y26_N24
\RAM|s_memory[224][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[224][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[224][1]~feeder_combout\);

-- Location: FF_X63_Y26_N25
\RAM|s_memory[224][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[224][1]~feeder_combout\,
	ena => \RAM|s_memory[224][0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[224][1]~q\);

-- Location: LCCOMB_X65_Y29_N6
\RAM|Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~5_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux6~4_combout\ & (\RAM|s_memory[240][1]~q\)) # (!\RAM|Mux6~4_combout\ & ((\RAM|s_memory[224][1]~q\))))) # (!\Counter|s_count\(5) & (\RAM|Mux6~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux6~4_combout\,
	datac => \RAM|s_memory[240][1]~q\,
	datad => \RAM|s_memory[224][1]~q\,
	combout => \RAM|Mux6~5_combout\);

-- Location: FF_X63_Y29_N9
\RAM|s_memory[194][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[194][3]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[194][1]~q\);

-- Location: LCCOMB_X63_Y25_N2
\RAM|s_memory[226][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[226][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[226][1]~feeder_combout\);

-- Location: FF_X63_Y25_N3
\RAM|s_memory[226][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[226][1]~feeder_combout\,
	ena => \RAM|s_memory[226][3]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[226][1]~q\);

-- Location: LCCOMB_X63_Y29_N8
\RAM|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~2_combout\ = (\Counter|s_count\(5) & ((\Counter|s_count\(4)) # ((\RAM|s_memory[226][1]~q\)))) # (!\Counter|s_count\(5) & (!\Counter|s_count\(4) & (\RAM|s_memory[194][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[194][1]~q\,
	datad => \RAM|s_memory[226][1]~q\,
	combout => \RAM|Mux6~2_combout\);

-- Location: FF_X65_Y31_N21
\RAM|s_memory[242][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[242][4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[242][1]~q\);

-- Location: LCCOMB_X65_Y31_N6
\RAM|s_memory[210][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[210][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[210][1]~feeder_combout\);

-- Location: FF_X65_Y31_N7
\RAM|s_memory[210][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[210][1]~feeder_combout\,
	ena => \RAM|s_memory[210][1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[210][1]~q\);

-- Location: LCCOMB_X65_Y31_N20
\RAM|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~3_combout\ = (\RAM|Mux6~2_combout\ & (((\RAM|s_memory[242][1]~q\)) # (!\Counter|s_count\(4)))) # (!\RAM|Mux6~2_combout\ & (\Counter|s_count\(4) & ((\RAM|s_memory[210][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~2_combout\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[242][1]~q\,
	datad => \RAM|s_memory[210][1]~q\,
	combout => \RAM|Mux6~3_combout\);

-- Location: LCCOMB_X65_Y31_N14
\RAM|Mux6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~6_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(1) & ((\RAM|Mux6~3_combout\))) # (!\Counter|s_count\(1) & (\RAM|Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~5_combout\,
	datab => \Counter|s_count\(0),
	datac => \Counter|s_count\(1),
	datad => \RAM|Mux6~3_combout\,
	combout => \RAM|Mux6~6_combout\);

-- Location: LCCOMB_X60_Y24_N4
\RAM|Mux6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~9_combout\ = (\RAM|Mux6~6_combout\ & ((\RAM|Mux6~8_combout\) # ((!\Counter|s_count\(0))))) # (!\RAM|Mux6~6_combout\ & (((\RAM|Mux6~1_combout\ & \Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~8_combout\,
	datab => \RAM|Mux6~1_combout\,
	datac => \RAM|Mux6~6_combout\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux6~9_combout\);

-- Location: LCCOMB_X61_Y22_N18
\RAM|Mux6~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~41_combout\ = (\RAM|Mux6~30_combout\ & ((\RAM|Mux6~40_combout\) # ((!\Counter|s_count\(6))))) # (!\RAM|Mux6~30_combout\ & (((\Counter|s_count\(6) & \RAM|Mux6~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~40_combout\,
	datab => \RAM|Mux6~30_combout\,
	datac => \Counter|s_count\(6),
	datad => \RAM|Mux6~9_combout\,
	combout => \RAM|Mux6~41_combout\);

-- Location: FF_X66_Y27_N31
\RAM|s_memory[187][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[187][2]~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[187][1]~q\);

-- Location: LCCOMB_X59_Y26_N14
\RAM|s_memory[191][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[191][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[191][1]~feeder_combout\);

-- Location: FF_X59_Y26_N15
\RAM|s_memory[191][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[191][1]~feeder_combout\,
	ena => \RAM|s_memory[191][4]~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[191][1]~q\);

-- Location: LCCOMB_X66_Y27_N30
\RAM|Mux6~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~165_combout\ = (\Counter|s_count\(2) & ((\Counter|s_count\(6)) # ((\RAM|s_memory[191][1]~q\)))) # (!\Counter|s_count\(2) & (!\Counter|s_count\(6) & (\RAM|s_memory[187][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[187][1]~q\,
	datad => \RAM|s_memory[191][1]~q\,
	combout => \RAM|Mux6~165_combout\);

-- Location: FF_X68_Y26_N25
\RAM|s_memory[255][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ArithmeticUnit|Add1~21_combout\,
	ena => \RAM|s_memory[255][4]~255_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[255][1]~q\);

-- Location: FF_X66_Y26_N21
\RAM|s_memory[251][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[251][1]~253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[251][1]~q\);

-- Location: LCCOMB_X66_Y26_N20
\RAM|Mux6~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~166_combout\ = (\RAM|Mux6~165_combout\ & ((\RAM|s_memory[255][1]~q\) # ((!\Counter|s_count\(6))))) # (!\RAM|Mux6~165_combout\ & (((\RAM|s_memory[251][1]~q\ & \Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~165_combout\,
	datab => \RAM|s_memory[255][1]~q\,
	datac => \RAM|s_memory[251][1]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux6~166_combout\);

-- Location: FF_X60_Y23_N25
\RAM|s_memory[185][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[185][2]~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[185][1]~q\);

-- Location: LCCOMB_X61_Y23_N24
\RAM|s_memory[189][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[189][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[189][1]~feeder_combout\);

-- Location: FF_X61_Y23_N25
\RAM|s_memory[189][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[189][1]~feeder_combout\,
	ena => \RAM|s_memory[189][2]~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[189][1]~q\);

-- Location: LCCOMB_X60_Y23_N24
\RAM|Mux6~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~158_combout\ = (\Counter|s_count\(6) & (\Counter|s_count\(2))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(2) & ((\RAM|s_memory[189][1]~q\))) # (!\Counter|s_count\(2) & (\RAM|s_memory[185][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[185][1]~q\,
	datad => \RAM|s_memory[189][1]~q\,
	combout => \RAM|Mux6~158_combout\);

-- Location: FF_X63_Y23_N3
\RAM|s_memory[253][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[253][1]~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[253][1]~q\);

-- Location: LCCOMB_X67_Y23_N16
\RAM|s_memory[249][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[249][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[249][1]~feeder_combout\);

-- Location: FF_X67_Y23_N17
\RAM|s_memory[249][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[249][1]~feeder_combout\,
	ena => \RAM|s_memory[249][3]~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[249][1]~q\);

-- Location: LCCOMB_X63_Y23_N2
\RAM|Mux6~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~159_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux6~158_combout\ & (\RAM|s_memory[253][1]~q\)) # (!\RAM|Mux6~158_combout\ & ((\RAM|s_memory[249][1]~q\))))) # (!\Counter|s_count\(6) & (\RAM|Mux6~158_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux6~158_combout\,
	datac => \RAM|s_memory[253][1]~q\,
	datad => \RAM|s_memory[249][1]~q\,
	combout => \RAM|Mux6~159_combout\);

-- Location: LCCOMB_X61_Y23_N2
\RAM|s_memory[173][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[173][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[173][1]~feeder_combout\);

-- Location: FF_X61_Y23_N3
\RAM|s_memory[173][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[173][1]~feeder_combout\,
	ena => \RAM|s_memory[173][1]~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[173][1]~q\);

-- Location: FF_X68_Y23_N9
\RAM|s_memory[169][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[169][1]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[169][1]~q\);

-- Location: LCCOMB_X68_Y23_N8
\RAM|Mux6~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~162_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(2))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(2) & (\RAM|s_memory[173][1]~q\)) # (!\Counter|s_count\(2) & ((\RAM|s_memory[169][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[173][1]~q\,
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[169][1]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux6~162_combout\);

-- Location: LCCOMB_X67_Y23_N26
\RAM|s_memory[233][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[233][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[233][1]~feeder_combout\);

-- Location: FF_X67_Y23_N27
\RAM|s_memory[233][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[233][1]~feeder_combout\,
	ena => \RAM|s_memory[233][0]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[233][1]~q\);

-- Location: FF_X66_Y23_N19
\RAM|s_memory[237][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[237][3]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[237][1]~q\);

-- Location: LCCOMB_X66_Y23_N18
\RAM|Mux6~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~163_combout\ = (\RAM|Mux6~162_combout\ & (((\RAM|s_memory[237][1]~q\) # (!\Counter|s_count\(6))))) # (!\RAM|Mux6~162_combout\ & (\RAM|s_memory[233][1]~q\ & ((\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~162_combout\,
	datab => \RAM|s_memory[233][1]~q\,
	datac => \RAM|s_memory[237][1]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux6~163_combout\);

-- Location: LCCOMB_X63_Y24_N30
\RAM|s_memory[235][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[235][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[235][1]~feeder_combout\);

-- Location: FF_X63_Y24_N31
\RAM|s_memory[235][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[235][1]~feeder_combout\,
	ena => \RAM|s_memory[235][0]~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[235][1]~q\);

-- Location: LCCOMB_X61_Y26_N20
\RAM|s_memory[175][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[175][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[175][1]~feeder_combout\);

-- Location: FF_X61_Y26_N21
\RAM|s_memory[175][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[175][1]~feeder_combout\,
	ena => \RAM|s_memory[175][7]~251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[175][1]~q\);

-- Location: FF_X60_Y25_N29
\RAM|s_memory[171][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[171][4]~249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[171][1]~q\);

-- Location: LCCOMB_X60_Y25_N28
\RAM|Mux6~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~160_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(2))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(2) & (\RAM|s_memory[175][1]~q\)) # (!\Counter|s_count\(2) & ((\RAM|s_memory[171][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[175][1]~q\,
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[171][1]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux6~160_combout\);

-- Location: FF_X63_Y23_N29
\RAM|s_memory[239][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[239][6]~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[239][1]~q\);

-- Location: LCCOMB_X63_Y23_N28
\RAM|Mux6~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~161_combout\ = (\RAM|Mux6~160_combout\ & (((\RAM|s_memory[239][1]~q\) # (!\Counter|s_count\(6))))) # (!\RAM|Mux6~160_combout\ & (\RAM|s_memory[235][1]~q\ & ((\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[235][1]~q\,
	datab => \RAM|Mux6~160_combout\,
	datac => \RAM|s_memory[239][1]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux6~161_combout\);

-- Location: LCCOMB_X63_Y23_N18
\RAM|Mux6~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~164_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(4)) # (\RAM|Mux6~161_combout\)))) # (!\Counter|s_count\(1) & (\RAM|Mux6~163_combout\ & (!\Counter|s_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|Mux6~163_combout\,
	datac => \Counter|s_count\(4),
	datad => \RAM|Mux6~161_combout\,
	combout => \RAM|Mux6~164_combout\);

-- Location: LCCOMB_X63_Y23_N12
\RAM|Mux6~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~167_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux6~164_combout\ & (\RAM|Mux6~166_combout\)) # (!\RAM|Mux6~164_combout\ & ((\RAM|Mux6~159_combout\))))) # (!\Counter|s_count\(4) & (((\RAM|Mux6~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~166_combout\,
	datab => \RAM|Mux6~159_combout\,
	datac => \Counter|s_count\(4),
	datad => \RAM|Mux6~164_combout\,
	combout => \RAM|Mux6~167_combout\);

-- Location: LCCOMB_X61_Y30_N16
\RAM|s_memory[158][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[158][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[158][1]~feeder_combout\);

-- Location: FF_X61_Y30_N17
\RAM|s_memory[158][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[158][1]~feeder_combout\,
	ena => \RAM|s_memory[158][7]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[158][1]~q\);

-- Location: FF_X61_Y30_N31
\RAM|s_memory[222][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[222][0]~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[222][1]~q\);

-- Location: FF_X62_Y30_N25
\RAM|s_memory[154][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[154][3]~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[154][1]~q\);

-- Location: LCCOMB_X66_Y30_N16
\RAM|s_memory[218][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[218][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[218][1]~feeder_combout\);

-- Location: FF_X66_Y30_N17
\RAM|s_memory[218][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[218][1]~feeder_combout\,
	ena => \RAM|s_memory[218][2]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[218][1]~q\);

-- Location: LCCOMB_X62_Y30_N24
\RAM|Mux6~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~154_combout\ = (\Counter|s_count\(2) & (\Counter|s_count\(6))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(6) & ((\RAM|s_memory[218][1]~q\))) # (!\Counter|s_count\(6) & (\RAM|s_memory[154][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[154][1]~q\,
	datad => \RAM|s_memory[218][1]~q\,
	combout => \RAM|Mux6~154_combout\);

-- Location: LCCOMB_X61_Y30_N30
\RAM|Mux6~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~155_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux6~154_combout\ & ((\RAM|s_memory[222][1]~q\))) # (!\RAM|Mux6~154_combout\ & (\RAM|s_memory[158][1]~q\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux6~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[158][1]~q\,
	datac => \RAM|s_memory[222][1]~q\,
	datad => \RAM|Mux6~154_combout\,
	combout => \RAM|Mux6~155_combout\);

-- Location: LCCOMB_X65_Y30_N16
\RAM|s_memory[200][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[200][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[200][1]~feeder_combout\);

-- Location: FF_X65_Y30_N17
\RAM|s_memory[200][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[200][1]~feeder_combout\,
	ena => \RAM|s_memory[200][1]~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[200][1]~q\);

-- Location: FF_X63_Y30_N15
\RAM|s_memory[136][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[136][7]~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[136][1]~q\);

-- Location: LCCOMB_X63_Y30_N14
\RAM|Mux6~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~151_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(6) & (\RAM|s_memory[200][1]~q\)) # (!\Counter|s_count\(6) & ((\RAM|s_memory[136][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[200][1]~q\,
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[136][1]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux6~151_combout\);

-- Location: LCCOMB_X60_Y29_N30
\RAM|s_memory[140][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[140][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[140][1]~feeder_combout\);

-- Location: FF_X60_Y29_N31
\RAM|s_memory[140][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[140][1]~feeder_combout\,
	ena => \RAM|s_memory[140][6]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[140][1]~q\);

-- Location: FF_X60_Y30_N29
\RAM|s_memory[204][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[204][7]~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[204][1]~q\);

-- Location: LCCOMB_X60_Y30_N28
\RAM|Mux6~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~152_combout\ = (\RAM|Mux6~151_combout\ & (((\RAM|s_memory[204][1]~q\) # (!\Counter|s_count\(2))))) # (!\RAM|Mux6~151_combout\ & (\RAM|s_memory[140][1]~q\ & ((\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~151_combout\,
	datab => \RAM|s_memory[140][1]~q\,
	datac => \RAM|s_memory[204][1]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux6~152_combout\);

-- Location: LCCOMB_X62_Y28_N6
\RAM|s_memory[142][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[142][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[142][1]~feeder_combout\);

-- Location: FF_X62_Y28_N7
\RAM|s_memory[142][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[142][1]~feeder_combout\,
	ena => \RAM|s_memory[142][6]~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[142][1]~q\);

-- Location: FF_X60_Y28_N1
\RAM|s_memory[206][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[206][0]~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[206][1]~q\);

-- Location: LCCOMB_X58_Y28_N26
\RAM|s_memory[202][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[202][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[202][1]~feeder_combout\);

-- Location: FF_X58_Y28_N27
\RAM|s_memory[202][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[202][1]~feeder_combout\,
	ena => \RAM|s_memory[202][2]~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[202][1]~q\);

-- Location: FF_X60_Y28_N7
\RAM|s_memory[138][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[138][0]~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[138][1]~q\);

-- Location: LCCOMB_X60_Y28_N6
\RAM|Mux6~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~149_combout\ = (\Counter|s_count\(6) & ((\RAM|s_memory[202][1]~q\) # ((\Counter|s_count\(2))))) # (!\Counter|s_count\(6) & (((\RAM|s_memory[138][1]~q\ & !\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|s_memory[202][1]~q\,
	datac => \RAM|s_memory[138][1]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux6~149_combout\);

-- Location: LCCOMB_X60_Y28_N0
\RAM|Mux6~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~150_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux6~149_combout\ & ((\RAM|s_memory[206][1]~q\))) # (!\RAM|Mux6~149_combout\ & (\RAM|s_memory[142][1]~q\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux6~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[142][1]~q\,
	datac => \RAM|s_memory[206][1]~q\,
	datad => \RAM|Mux6~149_combout\,
	combout => \RAM|Mux6~150_combout\);

-- Location: LCCOMB_X60_Y29_N28
\RAM|Mux6~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~153_combout\ = (\Counter|s_count\(4) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(1) & ((\RAM|Mux6~150_combout\))) # (!\Counter|s_count\(1) & (\RAM|Mux6~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~152_combout\,
	datab => \RAM|Mux6~150_combout\,
	datac => \Counter|s_count\(4),
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux6~153_combout\);

-- Location: LCCOMB_X61_Y32_N12
\RAM|s_memory[156][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[156][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[156][1]~feeder_combout\);

-- Location: FF_X61_Y32_N13
\RAM|s_memory[156][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[156][1]~feeder_combout\,
	ena => \RAM|s_memory[156][2]~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[156][1]~q\);

-- Location: FF_X63_Y30_N9
\RAM|s_memory[152][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[152][4]~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[152][1]~q\);

-- Location: LCCOMB_X62_Y23_N4
\RAM|s_memory[216][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[216][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[216][1]~feeder_combout\);

-- Location: FF_X62_Y23_N5
\RAM|s_memory[216][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[216][1]~feeder_combout\,
	ena => \RAM|s_memory[216][2]~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[216][1]~q\);

-- Location: LCCOMB_X63_Y30_N8
\RAM|Mux6~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~147_combout\ = (\Counter|s_count\(6) & ((\Counter|s_count\(2)) # ((\RAM|s_memory[216][1]~q\)))) # (!\Counter|s_count\(6) & (!\Counter|s_count\(2) & (\RAM|s_memory[152][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[152][1]~q\,
	datad => \RAM|s_memory[216][1]~q\,
	combout => \RAM|Mux6~147_combout\);

-- Location: FF_X60_Y30_N31
\RAM|s_memory[220][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[220][2]~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[220][1]~q\);

-- Location: LCCOMB_X60_Y30_N30
\RAM|Mux6~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~148_combout\ = (\RAM|Mux6~147_combout\ & (((\RAM|s_memory[220][1]~q\) # (!\Counter|s_count\(2))))) # (!\RAM|Mux6~147_combout\ & (\RAM|s_memory[156][1]~q\ & ((\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[156][1]~q\,
	datab => \RAM|Mux6~147_combout\,
	datac => \RAM|s_memory[220][1]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux6~148_combout\);

-- Location: LCCOMB_X59_Y25_N12
\RAM|Mux6~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~156_combout\ = (\RAM|Mux6~153_combout\ & ((\RAM|Mux6~155_combout\) # ((!\Counter|s_count\(4))))) # (!\RAM|Mux6~153_combout\ & (((\RAM|Mux6~148_combout\ & \Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~155_combout\,
	datab => \RAM|Mux6~153_combout\,
	datac => \RAM|Mux6~148_combout\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux6~156_combout\);

-- Location: LCCOMB_X69_Y23_N0
\RAM|s_memory[190][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[190][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[190][1]~feeder_combout\);

-- Location: FF_X69_Y23_N1
\RAM|s_memory[190][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[190][1]~feeder_combout\,
	ena => \RAM|s_memory[190][3]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[190][1]~q\);

-- Location: FF_X60_Y27_N19
\RAM|s_memory[186][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[186][2]~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[186][1]~q\);

-- Location: LCCOMB_X66_Y31_N4
\RAM|s_memory[250][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[250][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[250][1]~feeder_combout\);

-- Location: FF_X66_Y31_N5
\RAM|s_memory[250][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[250][1]~feeder_combout\,
	ena => \RAM|s_memory[250][1]~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[250][1]~q\);

-- Location: LCCOMB_X60_Y27_N18
\RAM|Mux6~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~144_combout\ = (\Counter|s_count\(2) & (\Counter|s_count\(6))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(6) & ((\RAM|s_memory[250][1]~q\))) # (!\Counter|s_count\(6) & (\RAM|s_memory[186][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[186][1]~q\,
	datad => \RAM|s_memory[250][1]~q\,
	combout => \RAM|Mux6~144_combout\);

-- Location: FF_X61_Y27_N7
\RAM|s_memory[254][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[254][6]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[254][1]~q\);

-- Location: LCCOMB_X61_Y27_N6
\RAM|Mux6~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~145_combout\ = (\RAM|Mux6~144_combout\ & (((\RAM|s_memory[254][1]~q\) # (!\Counter|s_count\(2))))) # (!\RAM|Mux6~144_combout\ & (\RAM|s_memory[190][1]~q\ & ((\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[190][1]~q\,
	datab => \RAM|Mux6~144_combout\,
	datac => \RAM|s_memory[254][1]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux6~145_combout\);

-- Location: LCCOMB_X66_Y24_N8
\RAM|s_memory[172][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[172][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[172][1]~feeder_combout\);

-- Location: FF_X66_Y24_N9
\RAM|s_memory[172][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[172][1]~feeder_combout\,
	ena => \RAM|s_memory[172][7]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[172][1]~q\);

-- Location: FF_X65_Y27_N15
\RAM|s_memory[236][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[236][6]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[236][1]~q\);

-- Location: LCCOMB_X67_Y27_N12
\RAM|s_memory[232][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[232][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[232][1]~feeder_combout\);

-- Location: FF_X67_Y27_N13
\RAM|s_memory[232][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[232][1]~feeder_combout\,
	ena => \RAM|s_memory[232][0]~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[232][1]~q\);

-- Location: FF_X63_Y27_N15
\RAM|s_memory[168][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[168][1]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[168][1]~q\);

-- Location: LCCOMB_X63_Y27_N14
\RAM|Mux6~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~141_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(6) & (\RAM|s_memory[232][1]~q\)) # (!\Counter|s_count\(6) & ((\RAM|s_memory[168][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[232][1]~q\,
	datac => \RAM|s_memory[168][1]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux6~141_combout\);

-- Location: LCCOMB_X65_Y27_N14
\RAM|Mux6~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~142_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux6~141_combout\ & ((\RAM|s_memory[236][1]~q\))) # (!\RAM|Mux6~141_combout\ & (\RAM|s_memory[172][1]~q\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux6~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[172][1]~q\,
	datac => \RAM|s_memory[236][1]~q\,
	datad => \RAM|Mux6~141_combout\,
	combout => \RAM|Mux6~142_combout\);

-- Location: LCCOMB_X68_Y27_N28
\RAM|s_memory[234][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[234][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[234][1]~feeder_combout\);

-- Location: FF_X68_Y27_N29
\RAM|s_memory[234][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[234][1]~feeder_combout\,
	ena => \RAM|s_memory[234][1]~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[234][1]~q\);

-- Location: FF_X68_Y27_N19
\RAM|s_memory[170][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[170][0]~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[170][1]~q\);

-- Location: LCCOMB_X68_Y27_N18
\RAM|Mux6~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~139_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(6) & (\RAM|s_memory[234][1]~q\)) # (!\Counter|s_count\(6) & ((\RAM|s_memory[170][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[234][1]~q\,
	datac => \RAM|s_memory[170][1]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux6~139_combout\);

-- Location: LCCOMB_X65_Y24_N10
\RAM|s_memory[174][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[174][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[174][1]~feeder_combout\);

-- Location: FF_X65_Y24_N11
\RAM|s_memory[174][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[174][1]~feeder_combout\,
	ena => \RAM|s_memory[174][1]~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[174][1]~q\);

-- Location: FF_X61_Y27_N17
\RAM|s_memory[238][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[238][4]~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[238][1]~q\);

-- Location: LCCOMB_X61_Y27_N16
\RAM|Mux6~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~140_combout\ = (\RAM|Mux6~139_combout\ & (((\RAM|s_memory[238][1]~q\) # (!\Counter|s_count\(2))))) # (!\RAM|Mux6~139_combout\ & (\RAM|s_memory[174][1]~q\ & ((\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~139_combout\,
	datab => \RAM|s_memory[174][1]~q\,
	datac => \RAM|s_memory[238][1]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux6~140_combout\);

-- Location: LCCOMB_X69_Y27_N30
\RAM|Mux6~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~143_combout\ = (\Counter|s_count\(4) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(1) & ((\RAM|Mux6~140_combout\))) # (!\Counter|s_count\(1) & (\RAM|Mux6~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|Mux6~142_combout\,
	datac => \RAM|Mux6~140_combout\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux6~143_combout\);

-- Location: LCCOMB_X69_Y27_N6
\RAM|s_memory[188][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[188][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[188][1]~feeder_combout\);

-- Location: FF_X69_Y27_N7
\RAM|s_memory[188][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[188][1]~feeder_combout\,
	ena => \RAM|s_memory[188][2]~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[188][1]~q\);

-- Location: FF_X63_Y27_N5
\RAM|s_memory[184][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[184][2]~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[184][1]~q\);

-- Location: LCCOMB_X67_Y27_N14
\RAM|s_memory[248][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[248][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[248][1]~feeder_combout\);

-- Location: FF_X67_Y27_N15
\RAM|s_memory[248][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[248][1]~feeder_combout\,
	ena => \RAM|s_memory[248][0]~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[248][1]~q\);

-- Location: LCCOMB_X63_Y27_N4
\RAM|Mux6~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~137_combout\ = (\Counter|s_count\(2) & (\Counter|s_count\(6))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(6) & ((\RAM|s_memory[248][1]~q\))) # (!\Counter|s_count\(6) & (\RAM|s_memory[184][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[184][1]~q\,
	datad => \RAM|s_memory[248][1]~q\,
	combout => \RAM|Mux6~137_combout\);

-- Location: FF_X69_Y27_N13
\RAM|s_memory[252][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[252][4]~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[252][1]~q\);

-- Location: LCCOMB_X69_Y27_N12
\RAM|Mux6~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~138_combout\ = (\RAM|Mux6~137_combout\ & (((\RAM|s_memory[252][1]~q\) # (!\Counter|s_count\(2))))) # (!\RAM|Mux6~137_combout\ & (\RAM|s_memory[188][1]~q\ & ((\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[188][1]~q\,
	datab => \RAM|Mux6~137_combout\,
	datac => \RAM|s_memory[252][1]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux6~138_combout\);

-- Location: LCCOMB_X69_Y27_N20
\RAM|Mux6~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~146_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux6~143_combout\ & (\RAM|Mux6~145_combout\)) # (!\RAM|Mux6~143_combout\ & ((\RAM|Mux6~138_combout\))))) # (!\Counter|s_count\(4) & (((\RAM|Mux6~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|Mux6~145_combout\,
	datac => \RAM|Mux6~143_combout\,
	datad => \RAM|Mux6~138_combout\,
	combout => \RAM|Mux6~146_combout\);

-- Location: LCCOMB_X63_Y23_N4
\RAM|Mux6~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~157_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(5))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(5) & ((\RAM|Mux6~146_combout\))) # (!\Counter|s_count\(5) & (\RAM|Mux6~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~156_combout\,
	datab => \Counter|s_count\(0),
	datac => \Counter|s_count\(5),
	datad => \RAM|Mux6~146_combout\,
	combout => \RAM|Mux6~157_combout\);

-- Location: FF_X60_Y26_N23
\RAM|s_memory[137][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[137][5]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[137][1]~q\);

-- Location: LCCOMB_X60_Y25_N6
\RAM|s_memory[139][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[139][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[139][1]~feeder_combout\);

-- Location: FF_X60_Y25_N7
\RAM|s_memory[139][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[139][1]~feeder_combout\,
	ena => \RAM|s_memory[139][3]~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[139][1]~q\);

-- Location: LCCOMB_X60_Y26_N22
\RAM|Mux6~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~131_combout\ = (\Counter|s_count\(1) & ((\Counter|s_count\(2)) # ((\RAM|s_memory[139][1]~q\)))) # (!\Counter|s_count\(1) & (!\Counter|s_count\(2) & (\RAM|s_memory[137][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[137][1]~q\,
	datad => \RAM|s_memory[139][1]~q\,
	combout => \RAM|Mux6~131_combout\);

-- Location: FF_X61_Y26_N31
\RAM|s_memory[143][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[143][5]~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[143][1]~q\);

-- Location: LCCOMB_X62_Y23_N2
\RAM|s_memory[141][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[141][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[141][1]~feeder_combout\);

-- Location: FF_X62_Y23_N3
\RAM|s_memory[141][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[141][1]~feeder_combout\,
	ena => \RAM|s_memory[141][6]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[141][1]~q\);

-- Location: LCCOMB_X61_Y26_N30
\RAM|Mux6~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~132_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux6~131_combout\ & (\RAM|s_memory[143][1]~q\)) # (!\RAM|Mux6~131_combout\ & ((\RAM|s_memory[141][1]~q\))))) # (!\Counter|s_count\(2) & (\RAM|Mux6~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|Mux6~131_combout\,
	datac => \RAM|s_memory[143][1]~q\,
	datad => \RAM|s_memory[141][1]~q\,
	combout => \RAM|Mux6~132_combout\);

-- Location: LCCOMB_X59_Y25_N10
\RAM|s_memory[157][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[157][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[157][1]~feeder_combout\);

-- Location: FF_X59_Y25_N11
\RAM|s_memory[157][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[157][1]~feeder_combout\,
	ena => \RAM|s_memory[157][2]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[157][1]~q\);

-- Location: FF_X59_Y26_N25
\RAM|s_memory[159][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[159][3]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[159][1]~q\);

-- Location: LCCOMB_X66_Y27_N16
\RAM|s_memory[155][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[155][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[155][1]~feeder_combout\);

-- Location: FF_X66_Y27_N17
\RAM|s_memory[155][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[155][1]~feeder_combout\,
	ena => \RAM|s_memory[155][2]~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[155][1]~q\);

-- Location: FF_X60_Y26_N25
\RAM|s_memory[153][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[153][7]~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[153][1]~q\);

-- Location: LCCOMB_X60_Y26_N24
\RAM|Mux6~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~129_combout\ = (\Counter|s_count\(1) & ((\RAM|s_memory[155][1]~q\) # ((\Counter|s_count\(2))))) # (!\Counter|s_count\(1) & (((\RAM|s_memory[153][1]~q\ & !\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[155][1]~q\,
	datac => \RAM|s_memory[153][1]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux6~129_combout\);

-- Location: LCCOMB_X59_Y26_N24
\RAM|Mux6~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~130_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux6~129_combout\ & ((\RAM|s_memory[159][1]~q\))) # (!\RAM|Mux6~129_combout\ & (\RAM|s_memory[157][1]~q\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux6~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[157][1]~q\,
	datac => \RAM|s_memory[159][1]~q\,
	datad => \RAM|Mux6~129_combout\,
	combout => \RAM|Mux6~130_combout\);

-- Location: LCCOMB_X60_Y22_N20
\RAM|Mux6~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~133_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(4) & ((\RAM|Mux6~130_combout\))) # (!\Counter|s_count\(4) & (\RAM|Mux6~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~132_combout\,
	datab => \RAM|Mux6~130_combout\,
	datac => \Counter|s_count\(6),
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux6~133_combout\);

-- Location: LCCOMB_X62_Y24_N28
\RAM|s_memory[205][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[205][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[205][1]~feeder_combout\);

-- Location: FF_X62_Y24_N29
\RAM|s_memory[205][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[205][1]~feeder_combout\,
	ena => \RAM|s_memory[205][5]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[205][1]~q\);

-- Location: LCCOMB_X65_Y28_N6
\RAM|s_memory[203][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[203][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[203][1]~feeder_combout\);

-- Location: FF_X65_Y28_N7
\RAM|s_memory[203][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[203][1]~feeder_combout\,
	ena => \RAM|s_memory[203][4]~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[203][1]~q\);

-- Location: FF_X59_Y28_N17
\RAM|s_memory[201][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[201][2]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[201][1]~q\);

-- Location: LCCOMB_X59_Y28_N16
\RAM|Mux6~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~127_combout\ = (\Counter|s_count\(1) & ((\RAM|s_memory[203][1]~q\) # ((\Counter|s_count\(2))))) # (!\Counter|s_count\(1) & (((\RAM|s_memory[201][1]~q\ & !\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[203][1]~q\,
	datac => \RAM|s_memory[201][1]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux6~127_combout\);

-- Location: FF_X61_Y24_N1
\RAM|s_memory[207][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[207][0]~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[207][1]~q\);

-- Location: LCCOMB_X61_Y24_N0
\RAM|Mux6~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~128_combout\ = (\RAM|Mux6~127_combout\ & (((\RAM|s_memory[207][1]~q\) # (!\Counter|s_count\(2))))) # (!\RAM|Mux6~127_combout\ & (\RAM|s_memory[205][1]~q\ & ((\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[205][1]~q\,
	datab => \RAM|Mux6~127_combout\,
	datac => \RAM|s_memory[207][1]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux6~128_combout\);

-- Location: LCCOMB_X63_Y28_N18
\RAM|s_memory[219][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[219][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[219][1]~feeder_combout\);

-- Location: FF_X63_Y28_N19
\RAM|s_memory[219][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[219][1]~feeder_combout\,
	ena => \RAM|s_memory[219][2]~254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[219][1]~q\);

-- Location: FF_X59_Y28_N7
\RAM|s_memory[217][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[217][2]~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[217][1]~q\);

-- Location: LCCOMB_X59_Y28_N6
\RAM|Mux6~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~134_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(1) & (\RAM|s_memory[219][1]~q\)) # (!\Counter|s_count\(1) & ((\RAM|s_memory[217][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[219][1]~q\,
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[217][1]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux6~134_combout\);

-- Location: LCCOMB_X66_Y28_N0
\RAM|s_memory[221][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[221][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[221][1]~feeder_combout\);

-- Location: FF_X66_Y28_N1
\RAM|s_memory[221][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[221][1]~feeder_combout\,
	ena => \RAM|s_memory[221][5]~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[221][1]~q\);

-- Location: FF_X63_Y28_N1
\RAM|s_memory[223][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[223][0]~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[223][1]~q\);

-- Location: LCCOMB_X63_Y28_N0
\RAM|Mux6~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~135_combout\ = (\RAM|Mux6~134_combout\ & (((\RAM|s_memory[223][1]~q\) # (!\Counter|s_count\(2))))) # (!\RAM|Mux6~134_combout\ & (\RAM|s_memory[221][1]~q\ & ((\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~134_combout\,
	datab => \RAM|s_memory[221][1]~q\,
	datac => \RAM|s_memory[223][1]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux6~135_combout\);

-- Location: LCCOMB_X63_Y25_N14
\RAM|Mux6~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~136_combout\ = (\RAM|Mux6~133_combout\ & (((\RAM|Mux6~135_combout\) # (!\Counter|s_count\(6))))) # (!\RAM|Mux6~133_combout\ & (\RAM|Mux6~128_combout\ & (\Counter|s_count\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~133_combout\,
	datab => \RAM|Mux6~128_combout\,
	datac => \Counter|s_count\(6),
	datad => \RAM|Mux6~135_combout\,
	combout => \RAM|Mux6~136_combout\);

-- Location: LCCOMB_X63_Y23_N22
\RAM|Mux6~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~168_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux6~157_combout\ & (\RAM|Mux6~167_combout\)) # (!\RAM|Mux6~157_combout\ & ((\RAM|Mux6~136_combout\))))) # (!\Counter|s_count\(0) & (((\RAM|Mux6~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~167_combout\,
	datab => \Counter|s_count\(0),
	datac => \RAM|Mux6~157_combout\,
	datad => \RAM|Mux6~136_combout\,
	combout => \RAM|Mux6~168_combout\);

-- Location: LCCOMB_X74_Y32_N0
\RAM|s_memory[116][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[116][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[116][1]~feeder_combout\);

-- Location: FF_X74_Y32_N1
\RAM|s_memory[116][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[116][1]~feeder_combout\,
	ena => \RAM|s_memory[116][1]~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[116][1]~q\);

-- Location: FF_X75_Y25_N25
\RAM|s_memory[118][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[118][3]~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[118][1]~q\);

-- Location: LCCOMB_X70_Y33_N14
\RAM|s_memory[112][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[112][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[112][1]~feeder_combout\);

-- Location: FF_X70_Y33_N15
\RAM|s_memory[112][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[112][1]~feeder_combout\,
	ena => \RAM|s_memory[112][3]~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[112][1]~q\);

-- Location: LCCOMB_X76_Y26_N20
\RAM|s_memory[114][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[114][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[114][1]~feeder_combout\);

-- Location: FF_X76_Y26_N21
\RAM|s_memory[114][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[114][1]~feeder_combout\,
	ena => \RAM|s_memory[114][3]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[114][1]~q\);

-- Location: LCCOMB_X76_Y29_N30
\RAM|Mux6~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~91_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(1) & ((\RAM|s_memory[114][1]~q\))) # (!\Counter|s_count\(1) & (\RAM|s_memory[112][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[112][1]~q\,
	datab => \Counter|s_count\(2),
	datac => \Counter|s_count\(1),
	datad => \RAM|s_memory[114][1]~q\,
	combout => \RAM|Mux6~91_combout\);

-- Location: LCCOMB_X75_Y25_N24
\RAM|Mux6~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~92_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux6~91_combout\ & ((\RAM|s_memory[118][1]~q\))) # (!\RAM|Mux6~91_combout\ & (\RAM|s_memory[116][1]~q\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux6~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[116][1]~q\,
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[118][1]~q\,
	datad => \RAM|Mux6~91_combout\,
	combout => \RAM|Mux6~92_combout\);

-- Location: LCCOMB_X68_Y32_N14
\RAM|s_memory[84][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[84][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[84][1]~feeder_combout\);

-- Location: FF_X68_Y32_N15
\RAM|s_memory[84][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[84][1]~feeder_combout\,
	ena => \RAM|s_memory[84][1]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[84][1]~q\);

-- Location: FF_X68_Y25_N3
\RAM|s_memory[86][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[86][6]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[86][1]~q\);

-- Location: FF_X69_Y30_N9
\RAM|s_memory[80][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[80][0]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[80][1]~q\);

-- Location: LCCOMB_X73_Y26_N18
\RAM|s_memory[82][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[82][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[82][1]~feeder_combout\);

-- Location: FF_X73_Y26_N19
\RAM|s_memory[82][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[82][1]~feeder_combout\,
	ena => \RAM|s_memory[82][0]~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[82][1]~q\);

-- Location: LCCOMB_X69_Y30_N8
\RAM|Mux6~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~84_combout\ = (\Counter|s_count\(1) & ((\Counter|s_count\(2)) # ((\RAM|s_memory[82][1]~q\)))) # (!\Counter|s_count\(1) & (!\Counter|s_count\(2) & (\RAM|s_memory[80][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[80][1]~q\,
	datad => \RAM|s_memory[82][1]~q\,
	combout => \RAM|Mux6~84_combout\);

-- Location: LCCOMB_X68_Y25_N2
\RAM|Mux6~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~85_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux6~84_combout\ & ((\RAM|s_memory[86][1]~q\))) # (!\RAM|Mux6~84_combout\ & (\RAM|s_memory[84][1]~q\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux6~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[84][1]~q\,
	datac => \RAM|s_memory[86][1]~q\,
	datad => \RAM|Mux6~84_combout\,
	combout => \RAM|Mux6~85_combout\);

-- Location: LCCOMB_X75_Y26_N24
\RAM|s_memory[100][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[100][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[100][1]~feeder_combout\);

-- Location: FF_X75_Y26_N25
\RAM|s_memory[100][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[100][1]~feeder_combout\,
	ena => \RAM|s_memory[100][6]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[100][1]~q\);

-- Location: FF_X74_Y25_N11
\RAM|s_memory[102][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[102][1]~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[102][1]~q\);

-- Location: FF_X74_Y30_N23
\RAM|s_memory[96][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[96][1]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[96][1]~q\);

-- Location: LCCOMB_X76_Y26_N6
\RAM|s_memory[98][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[98][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[98][1]~feeder_combout\);

-- Location: FF_X76_Y26_N7
\RAM|s_memory[98][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[98][1]~feeder_combout\,
	ena => \RAM|s_memory[98][6]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[98][1]~q\);

-- Location: LCCOMB_X74_Y30_N22
\RAM|Mux6~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~86_combout\ = (\Counter|s_count\(2) & (\Counter|s_count\(1))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(1) & ((\RAM|s_memory[98][1]~q\))) # (!\Counter|s_count\(1) & (\RAM|s_memory[96][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[96][1]~q\,
	datad => \RAM|s_memory[98][1]~q\,
	combout => \RAM|Mux6~86_combout\);

-- Location: LCCOMB_X74_Y25_N10
\RAM|Mux6~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~87_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux6~86_combout\ & ((\RAM|s_memory[102][1]~q\))) # (!\RAM|Mux6~86_combout\ & (\RAM|s_memory[100][1]~q\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux6~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[100][1]~q\,
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[102][1]~q\,
	datad => \RAM|Mux6~86_combout\,
	combout => \RAM|Mux6~87_combout\);

-- Location: FF_X75_Y30_N15
\RAM|s_memory[64][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[64][1]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[64][1]~q\);

-- Location: LCCOMB_X73_Y31_N6
\RAM|s_memory[66][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[66][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[66][1]~feeder_combout\);

-- Location: FF_X73_Y31_N7
\RAM|s_memory[66][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[66][1]~feeder_combout\,
	ena => \RAM|s_memory[66][4]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[66][1]~q\);

-- Location: LCCOMB_X75_Y30_N14
\RAM|Mux6~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~88_combout\ = (\Counter|s_count\(2) & (\Counter|s_count\(1))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(1) & ((\RAM|s_memory[66][1]~q\))) # (!\Counter|s_count\(1) & (\RAM|s_memory[64][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[64][1]~q\,
	datad => \RAM|s_memory[66][1]~q\,
	combout => \RAM|Mux6~88_combout\);

-- Location: FF_X69_Y25_N25
\RAM|s_memory[70][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[70][5]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[70][1]~q\);

-- Location: LCCOMB_X77_Y25_N14
\RAM|s_memory[68][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[68][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[68][1]~feeder_combout\);

-- Location: FF_X77_Y25_N15
\RAM|s_memory[68][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[68][1]~feeder_combout\,
	ena => \RAM|s_memory[68][6]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[68][1]~q\);

-- Location: LCCOMB_X69_Y25_N24
\RAM|Mux6~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~89_combout\ = (\RAM|Mux6~88_combout\ & (((\RAM|s_memory[70][1]~q\)) # (!\Counter|s_count\(2)))) # (!\RAM|Mux6~88_combout\ & (\Counter|s_count\(2) & ((\RAM|s_memory[68][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~88_combout\,
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[70][1]~q\,
	datad => \RAM|s_memory[68][1]~q\,
	combout => \RAM|Mux6~89_combout\);

-- Location: LCCOMB_X68_Y25_N0
\RAM|Mux6~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~90_combout\ = (\Counter|s_count\(4) & (((\Counter|s_count\(5))))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(5) & (\RAM|Mux6~87_combout\)) # (!\Counter|s_count\(5) & ((\RAM|Mux6~89_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~87_combout\,
	datab => \Counter|s_count\(4),
	datac => \Counter|s_count\(5),
	datad => \RAM|Mux6~89_combout\,
	combout => \RAM|Mux6~90_combout\);

-- Location: LCCOMB_X68_Y25_N26
\RAM|Mux6~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~93_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux6~90_combout\ & (\RAM|Mux6~92_combout\)) # (!\RAM|Mux6~90_combout\ & ((\RAM|Mux6~85_combout\))))) # (!\Counter|s_count\(4) & (((\RAM|Mux6~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~92_combout\,
	datab => \RAM|Mux6~85_combout\,
	datac => \Counter|s_count\(4),
	datad => \RAM|Mux6~90_combout\,
	combout => \RAM|Mux6~93_combout\);

-- Location: FF_X70_Y28_N29
\RAM|s_memory[65][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[65][7]~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[65][1]~q\);

-- Location: LCCOMB_X72_Y28_N2
\RAM|s_memory[67][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[67][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[67][1]~feeder_combout\);

-- Location: FF_X72_Y28_N3
\RAM|s_memory[67][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[67][1]~feeder_combout\,
	ena => \RAM|s_memory[67][6]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[67][1]~q\);

-- Location: LCCOMB_X70_Y28_N28
\RAM|Mux6~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~119_combout\ = (\Counter|s_count\(1) & ((\Counter|s_count\(4)) # ((\RAM|s_memory[67][1]~q\)))) # (!\Counter|s_count\(1) & (!\Counter|s_count\(4) & (\RAM|s_memory[65][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[65][1]~q\,
	datad => \RAM|s_memory[67][1]~q\,
	combout => \RAM|Mux6~119_combout\);

-- Location: FF_X72_Y28_N17
\RAM|s_memory[83][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[83][5]~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[83][1]~q\);

-- Location: LCCOMB_X66_Y32_N20
\RAM|s_memory[81][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[81][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[81][1]~feeder_combout\);

-- Location: FF_X66_Y32_N21
\RAM|s_memory[81][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[81][1]~feeder_combout\,
	ena => \RAM|s_memory[81][5]~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[81][1]~q\);

-- Location: LCCOMB_X72_Y28_N16
\RAM|Mux6~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~120_combout\ = (\RAM|Mux6~119_combout\ & (((\RAM|s_memory[83][1]~q\)) # (!\Counter|s_count\(4)))) # (!\RAM|Mux6~119_combout\ & (\Counter|s_count\(4) & ((\RAM|s_memory[81][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~119_combout\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[83][1]~q\,
	datad => \RAM|s_memory[81][1]~q\,
	combout => \RAM|Mux6~120_combout\);

-- Location: LCCOMB_X66_Y32_N6
\RAM|s_memory[113][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[113][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[113][1]~feeder_combout\);

-- Location: FF_X66_Y32_N7
\RAM|s_memory[113][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[113][1]~feeder_combout\,
	ena => \RAM|s_memory[113][4]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[113][1]~q\);

-- Location: FF_X74_Y28_N29
\RAM|s_memory[115][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[115][4]~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[115][1]~q\);

-- Location: FF_X73_Y28_N15
\RAM|s_memory[97][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[97][0]~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[97][1]~q\);

-- Location: LCCOMB_X74_Y28_N6
\RAM|s_memory[99][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[99][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[99][1]~feeder_combout\);

-- Location: FF_X74_Y28_N7
\RAM|s_memory[99][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[99][1]~feeder_combout\,
	ena => \RAM|s_memory[99][0]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[99][1]~q\);

-- Location: LCCOMB_X73_Y28_N14
\RAM|Mux6~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~117_combout\ = (\Counter|s_count\(4) & (\Counter|s_count\(1))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(1) & ((\RAM|s_memory[99][1]~q\))) # (!\Counter|s_count\(1) & (\RAM|s_memory[97][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[97][1]~q\,
	datad => \RAM|s_memory[99][1]~q\,
	combout => \RAM|Mux6~117_combout\);

-- Location: LCCOMB_X74_Y28_N28
\RAM|Mux6~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~118_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux6~117_combout\ & ((\RAM|s_memory[115][1]~q\))) # (!\RAM|Mux6~117_combout\ & (\RAM|s_memory[113][1]~q\)))) # (!\Counter|s_count\(4) & (((\RAM|Mux6~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[113][1]~q\,
	datac => \RAM|s_memory[115][1]~q\,
	datad => \RAM|Mux6~117_combout\,
	combout => \RAM|Mux6~118_combout\);

-- Location: LCCOMB_X75_Y28_N30
\RAM|Mux6~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~121_combout\ = (\Counter|s_count\(2) & (\Counter|s_count\(5))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(5) & ((\RAM|Mux6~118_combout\))) # (!\Counter|s_count\(5) & (\RAM|Mux6~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(5),
	datac => \RAM|Mux6~120_combout\,
	datad => \RAM|Mux6~118_combout\,
	combout => \RAM|Mux6~121_combout\);

-- Location: LCCOMB_X67_Y29_N30
\RAM|s_memory[85][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[85][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[85][1]~feeder_combout\);

-- Location: FF_X67_Y29_N31
\RAM|s_memory[85][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[85][1]~feeder_combout\,
	ena => \RAM|s_memory[85][1]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[85][1]~q\);

-- Location: FF_X76_Y28_N27
\RAM|s_memory[69][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[69][7]~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[69][1]~q\);

-- Location: LCCOMB_X76_Y28_N26
\RAM|Mux6~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~115_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(4) & (\RAM|s_memory[85][1]~q\)) # (!\Counter|s_count\(4) & ((\RAM|s_memory[69][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[85][1]~q\,
	datac => \RAM|s_memory[69][1]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux6~115_combout\);

-- Location: LCCOMB_X67_Y25_N28
\RAM|s_memory[71][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[71][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[71][1]~feeder_combout\);

-- Location: FF_X67_Y25_N29
\RAM|s_memory[71][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[71][1]~feeder_combout\,
	ena => \RAM|s_memory[71][2]~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[71][1]~q\);

-- Location: FF_X68_Y28_N25
\RAM|s_memory[87][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[87][6]~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[87][1]~q\);

-- Location: LCCOMB_X68_Y28_N24
\RAM|Mux6~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~116_combout\ = (\RAM|Mux6~115_combout\ & (((\RAM|s_memory[87][1]~q\) # (!\Counter|s_count\(1))))) # (!\RAM|Mux6~115_combout\ & (\RAM|s_memory[71][1]~q\ & ((\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~115_combout\,
	datab => \RAM|s_memory[71][1]~q\,
	datac => \RAM|s_memory[87][1]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux6~116_combout\);

-- Location: LCCOMB_X67_Y33_N30
\RAM|s_memory[117][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[117][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[117][1]~feeder_combout\);

-- Location: FF_X67_Y33_N31
\RAM|s_memory[117][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[117][1]~feeder_combout\,
	ena => \RAM|s_memory[117][0]~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[117][1]~q\);

-- Location: FF_X74_Y27_N29
\RAM|s_memory[101][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[101][6]~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[101][1]~q\);

-- Location: LCCOMB_X74_Y27_N28
\RAM|Mux6~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~122_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(4) & (\RAM|s_memory[117][1]~q\)) # (!\Counter|s_count\(4) & ((\RAM|s_memory[101][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[117][1]~q\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[101][1]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux6~122_combout\);

-- Location: LCCOMB_X68_Y25_N24
\RAM|s_memory[103][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[103][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[103][1]~feeder_combout\);

-- Location: FF_X68_Y25_N25
\RAM|s_memory[103][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[103][1]~feeder_combout\,
	ena => \RAM|s_memory[103][1]~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[103][1]~q\);

-- Location: FF_X68_Y28_N23
\RAM|s_memory[119][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[119][6]~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[119][1]~q\);

-- Location: LCCOMB_X68_Y28_N22
\RAM|Mux6~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~123_combout\ = (\RAM|Mux6~122_combout\ & (((\RAM|s_memory[119][1]~q\) # (!\Counter|s_count\(1))))) # (!\RAM|Mux6~122_combout\ & (\RAM|s_memory[103][1]~q\ & ((\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~122_combout\,
	datab => \RAM|s_memory[103][1]~q\,
	datac => \RAM|s_memory[119][1]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux6~123_combout\);

-- Location: LCCOMB_X68_Y28_N16
\RAM|Mux6~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~124_combout\ = (\RAM|Mux6~121_combout\ & (((\RAM|Mux6~123_combout\) # (!\Counter|s_count\(2))))) # (!\RAM|Mux6~121_combout\ & (\RAM|Mux6~116_combout\ & ((\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~121_combout\,
	datab => \RAM|Mux6~116_combout\,
	datac => \RAM|Mux6~123_combout\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux6~124_combout\);

-- Location: LCCOMB_X72_Y22_N16
\RAM|s_memory[7][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[7][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[7][1]~feeder_combout\);

-- Location: FF_X72_Y22_N17
\RAM|s_memory[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[7][1]~feeder_combout\,
	ena => \RAM|s_memory[7][5]~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[7][1]~q\);

-- Location: FF_X72_Y22_N27
\RAM|s_memory[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[23][3]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[23][1]~q\);

-- Location: LCCOMB_X77_Y28_N12
\RAM|s_memory[21][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[21][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[21][1]~feeder_combout\);

-- Location: FF_X77_Y28_N13
\RAM|s_memory[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[21][1]~feeder_combout\,
	ena => \RAM|s_memory[21][0]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[21][1]~q\);

-- Location: FF_X76_Y28_N21
\RAM|s_memory[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[5][5]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[5][1]~q\);

-- Location: LCCOMB_X76_Y28_N20
\RAM|Mux6~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~94_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(4) & (\RAM|s_memory[21][1]~q\)) # (!\Counter|s_count\(4) & ((\RAM|s_memory[5][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[21][1]~q\,
	datac => \RAM|s_memory[5][1]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux6~94_combout\);

-- Location: LCCOMB_X72_Y22_N26
\RAM|Mux6~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~95_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux6~94_combout\ & ((\RAM|s_memory[23][1]~q\))) # (!\RAM|Mux6~94_combout\ & (\RAM|s_memory[7][1]~q\)))) # (!\Counter|s_count\(1) & (((\RAM|Mux6~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[7][1]~q\,
	datac => \RAM|s_memory[23][1]~q\,
	datad => \RAM|Mux6~94_combout\,
	combout => \RAM|Mux6~95_combout\);

-- Location: LCCOMB_X67_Y33_N20
\RAM|s_memory[53][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[53][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[53][1]~feeder_combout\);

-- Location: FF_X67_Y33_N21
\RAM|s_memory[53][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[53][1]~feeder_combout\,
	ena => \RAM|s_memory[53][7]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[53][1]~q\);

-- Location: FF_X74_Y27_N11
\RAM|s_memory[37][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[37][4]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[37][1]~q\);

-- Location: LCCOMB_X74_Y27_N10
\RAM|Mux6~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~101_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(4) & (\RAM|s_memory[53][1]~q\)) # (!\Counter|s_count\(4) & ((\RAM|s_memory[37][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[53][1]~q\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[37][1]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux6~101_combout\);

-- Location: FF_X70_Y22_N5
\RAM|s_memory[55][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[55][7]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[55][1]~q\);

-- Location: LCCOMB_X70_Y22_N6
\RAM|s_memory[39][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[39][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[39][1]~feeder_combout\);

-- Location: FF_X70_Y22_N7
\RAM|s_memory[39][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[39][1]~feeder_combout\,
	ena => \RAM|s_memory[39][2]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[39][1]~q\);

-- Location: LCCOMB_X70_Y22_N4
\RAM|Mux6~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~102_combout\ = (\RAM|Mux6~101_combout\ & (((\RAM|s_memory[55][1]~q\)) # (!\Counter|s_count\(1)))) # (!\RAM|Mux6~101_combout\ & (\Counter|s_count\(1) & ((\RAM|s_memory[39][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~101_combout\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[55][1]~q\,
	datad => \RAM|s_memory[39][1]~q\,
	combout => \RAM|Mux6~102_combout\);

-- Location: LCCOMB_X73_Y24_N6
\RAM|s_memory[3][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[3][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[3][1]~feeder_combout\);

-- Location: FF_X73_Y24_N7
\RAM|s_memory[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[3][1]~feeder_combout\,
	ena => \RAM|s_memory[3][5]~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[3][1]~q\);

-- Location: FF_X70_Y28_N31
\RAM|s_memory[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[1][0]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[1][1]~q\);

-- Location: LCCOMB_X67_Y32_N10
\RAM|s_memory[17][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[17][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[17][1]~feeder_combout\);

-- Location: FF_X67_Y32_N11
\RAM|s_memory[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[17][1]~feeder_combout\,
	ena => \RAM|s_memory[17][7]~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[17][1]~q\);

-- Location: LCCOMB_X70_Y28_N30
\RAM|Mux6~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~98_combout\ = (\Counter|s_count\(1) & (\Counter|s_count\(4))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(4) & ((\RAM|s_memory[17][1]~q\))) # (!\Counter|s_count\(4) & (\RAM|s_memory[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[1][1]~q\,
	datad => \RAM|s_memory[17][1]~q\,
	combout => \RAM|Mux6~98_combout\);

-- Location: FF_X73_Y22_N31
\RAM|s_memory[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[19][7]~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[19][1]~q\);

-- Location: LCCOMB_X73_Y22_N30
\RAM|Mux6~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~99_combout\ = (\RAM|Mux6~98_combout\ & (((\RAM|s_memory[19][1]~q\) # (!\Counter|s_count\(1))))) # (!\RAM|Mux6~98_combout\ & (\RAM|s_memory[3][1]~q\ & ((\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[3][1]~q\,
	datab => \RAM|Mux6~98_combout\,
	datac => \RAM|s_memory[19][1]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux6~99_combout\);

-- Location: FF_X73_Y28_N17
\RAM|s_memory[33][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[33][7]~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[33][1]~q\);

-- Location: LCCOMB_X67_Y32_N16
\RAM|s_memory[49][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[49][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[49][1]~feeder_combout\);

-- Location: FF_X67_Y32_N17
\RAM|s_memory[49][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[49][1]~feeder_combout\,
	ena => \RAM|s_memory[49][0]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[49][1]~q\);

-- Location: LCCOMB_X73_Y28_N16
\RAM|Mux6~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~96_combout\ = (\Counter|s_count\(4) & ((\Counter|s_count\(1)) # ((\RAM|s_memory[49][1]~q\)))) # (!\Counter|s_count\(4) & (!\Counter|s_count\(1) & (\RAM|s_memory[33][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[33][1]~q\,
	datad => \RAM|s_memory[49][1]~q\,
	combout => \RAM|Mux6~96_combout\);

-- Location: FF_X73_Y22_N17
\RAM|s_memory[51][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[51][7]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[51][1]~q\);

-- Location: LCCOMB_X68_Y24_N18
\RAM|s_memory[35][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[35][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[35][1]~feeder_combout\);

-- Location: FF_X68_Y24_N19
\RAM|s_memory[35][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[35][1]~feeder_combout\,
	ena => \RAM|s_memory[35][6]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[35][1]~q\);

-- Location: LCCOMB_X73_Y22_N16
\RAM|Mux6~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~97_combout\ = (\RAM|Mux6~96_combout\ & (((\RAM|s_memory[51][1]~q\)) # (!\Counter|s_count\(1)))) # (!\RAM|Mux6~96_combout\ & (\Counter|s_count\(1) & ((\RAM|s_memory[35][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~96_combout\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[51][1]~q\,
	datad => \RAM|s_memory[35][1]~q\,
	combout => \RAM|Mux6~97_combout\);

-- Location: LCCOMB_X73_Y22_N12
\RAM|Mux6~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~100_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(5))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(5) & ((\RAM|Mux6~97_combout\))) # (!\Counter|s_count\(5) & (\RAM|Mux6~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~99_combout\,
	datab => \Counter|s_count\(2),
	datac => \Counter|s_count\(5),
	datad => \RAM|Mux6~97_combout\,
	combout => \RAM|Mux6~100_combout\);

-- Location: LCCOMB_X73_Y22_N26
\RAM|Mux6~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~103_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux6~100_combout\ & ((\RAM|Mux6~102_combout\))) # (!\RAM|Mux6~100_combout\ & (\RAM|Mux6~95_combout\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux6~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~95_combout\,
	datab => \Counter|s_count\(2),
	datac => \RAM|Mux6~102_combout\,
	datad => \RAM|Mux6~100_combout\,
	combout => \RAM|Mux6~103_combout\);

-- Location: FF_X69_Y33_N17
\RAM|s_memory[48][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[48][5]~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[48][1]~q\);

-- Location: LCCOMB_X68_Y33_N8
\RAM|s_memory[52][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[52][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[52][1]~feeder_combout\);

-- Location: FF_X68_Y33_N9
\RAM|s_memory[52][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[52][1]~feeder_combout\,
	ena => \RAM|s_memory[52][3]~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[52][1]~q\);

-- Location: LCCOMB_X69_Y33_N16
\RAM|Mux6~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~111_combout\ = (\Counter|s_count\(1) & (\Counter|s_count\(2))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(2) & ((\RAM|s_memory[52][1]~q\))) # (!\Counter|s_count\(2) & (\RAM|s_memory[48][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[48][1]~q\,
	datad => \RAM|s_memory[52][1]~q\,
	combout => \RAM|Mux6~111_combout\);

-- Location: FF_X69_Y20_N17
\RAM|s_memory[54][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[54][7]~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[54][1]~q\);

-- Location: LCCOMB_X73_Y20_N8
\RAM|s_memory[50][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[50][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[50][1]~feeder_combout\);

-- Location: FF_X73_Y20_N9
\RAM|s_memory[50][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[50][1]~feeder_combout\,
	ena => \RAM|s_memory[50][2]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[50][1]~q\);

-- Location: LCCOMB_X69_Y20_N16
\RAM|Mux6~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~112_combout\ = (\RAM|Mux6~111_combout\ & (((\RAM|s_memory[54][1]~q\)) # (!\Counter|s_count\(1)))) # (!\RAM|Mux6~111_combout\ & (\Counter|s_count\(1) & ((\RAM|s_memory[50][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~111_combout\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[54][1]~q\,
	datad => \RAM|s_memory[50][1]~q\,
	combout => \RAM|Mux6~112_combout\);

-- Location: LCCOMB_X74_Y29_N0
\RAM|s_memory[4][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[4][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[4][1]~feeder_combout\);

-- Location: FF_X74_Y29_N1
\RAM|s_memory[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[4][1]~feeder_combout\,
	ena => \RAM|s_memory[4][1]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[4][1]~q\);

-- Location: FF_X75_Y30_N1
\RAM|s_memory[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[0][3]~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[0][1]~q\);

-- Location: LCCOMB_X75_Y30_N0
\RAM|Mux6~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~108_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(2))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(2) & (\RAM|s_memory[4][1]~q\)) # (!\Counter|s_count\(2) & ((\RAM|s_memory[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[4][1]~q\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[0][1]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux6~108_combout\);

-- Location: FF_X75_Y22_N11
\RAM|s_memory[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[6][7]~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[6][1]~q\);

-- Location: LCCOMB_X75_Y22_N12
\RAM|s_memory[2][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[2][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[2][1]~feeder_combout\);

-- Location: FF_X75_Y22_N13
\RAM|s_memory[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[2][1]~feeder_combout\,
	ena => \RAM|s_memory[2][7]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[2][1]~q\);

-- Location: LCCOMB_X75_Y22_N10
\RAM|Mux6~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~109_combout\ = (\RAM|Mux6~108_combout\ & (((\RAM|s_memory[6][1]~q\)) # (!\Counter|s_count\(1)))) # (!\RAM|Mux6~108_combout\ & (\Counter|s_count\(1) & ((\RAM|s_memory[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~108_combout\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[6][1]~q\,
	datad => \RAM|s_memory[2][1]~q\,
	combout => \RAM|Mux6~109_combout\);

-- Location: LCCOMB_X74_Y29_N22
\RAM|s_memory[36][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[36][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[36][1]~feeder_combout\);

-- Location: FF_X74_Y29_N23
\RAM|s_memory[36][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[36][1]~feeder_combout\,
	ena => \RAM|s_memory[36][5]~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[36][1]~q\);

-- Location: FF_X74_Y30_N21
\RAM|s_memory[32][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[32][5]~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[32][1]~q\);

-- Location: LCCOMB_X74_Y30_N20
\RAM|Mux6~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~106_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(2))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(2) & (\RAM|s_memory[36][1]~q\)) # (!\Counter|s_count\(2) & ((\RAM|s_memory[32][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[36][1]~q\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[32][1]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux6~106_combout\);

-- Location: FF_X70_Y24_N15
\RAM|s_memory[38][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[38][5]~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[38][1]~q\);

-- Location: LCCOMB_X73_Y20_N26
\RAM|s_memory[34][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[34][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[34][1]~feeder_combout\);

-- Location: FF_X73_Y20_N27
\RAM|s_memory[34][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[34][1]~feeder_combout\,
	ena => \RAM|s_memory[34][6]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[34][1]~q\);

-- Location: LCCOMB_X70_Y24_N14
\RAM|Mux6~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~107_combout\ = (\RAM|Mux6~106_combout\ & (((\RAM|s_memory[38][1]~q\)) # (!\Counter|s_count\(1)))) # (!\RAM|Mux6~106_combout\ & (\Counter|s_count\(1) & ((\RAM|s_memory[34][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~106_combout\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[38][1]~q\,
	datad => \RAM|s_memory[34][1]~q\,
	combout => \RAM|Mux6~107_combout\);

-- Location: LCCOMB_X74_Y22_N20
\RAM|Mux6~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~110_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(4)) # (\RAM|Mux6~107_combout\)))) # (!\Counter|s_count\(5) & (\RAM|Mux6~109_combout\ & (!\Counter|s_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux6~109_combout\,
	datac => \Counter|s_count\(4),
	datad => \RAM|Mux6~107_combout\,
	combout => \RAM|Mux6~110_combout\);

-- Location: LCCOMB_X73_Y23_N6
\RAM|s_memory[18][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[18][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[18][1]~feeder_combout\);

-- Location: FF_X73_Y23_N7
\RAM|s_memory[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[18][1]~feeder_combout\,
	ena => \RAM|s_memory[18][7]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[18][1]~q\);

-- Location: FF_X69_Y30_N19
\RAM|s_memory[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[16][7]~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[16][1]~q\);

-- Location: LCCOMB_X68_Y33_N14
\RAM|s_memory[20][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[20][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[20][1]~feeder_combout\);

-- Location: FF_X68_Y33_N15
\RAM|s_memory[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[20][1]~feeder_combout\,
	ena => \RAM|s_memory[20][5]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[20][1]~q\);

-- Location: LCCOMB_X69_Y30_N18
\RAM|Mux6~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~104_combout\ = (\Counter|s_count\(1) & (\Counter|s_count\(2))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(2) & ((\RAM|s_memory[20][1]~q\))) # (!\Counter|s_count\(2) & (\RAM|s_memory[16][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[16][1]~q\,
	datad => \RAM|s_memory[20][1]~q\,
	combout => \RAM|Mux6~104_combout\);

-- Location: FF_X75_Y23_N27
\RAM|s_memory[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[22][3]~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[22][1]~q\);

-- Location: LCCOMB_X75_Y23_N26
\RAM|Mux6~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~105_combout\ = (\RAM|Mux6~104_combout\ & (((\RAM|s_memory[22][1]~q\) # (!\Counter|s_count\(1))))) # (!\RAM|Mux6~104_combout\ & (\RAM|s_memory[18][1]~q\ & ((\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[18][1]~q\,
	datab => \RAM|Mux6~104_combout\,
	datac => \RAM|s_memory[22][1]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux6~105_combout\);

-- Location: LCCOMB_X74_Y22_N10
\RAM|Mux6~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~113_combout\ = (\RAM|Mux6~110_combout\ & ((\RAM|Mux6~112_combout\) # ((!\Counter|s_count\(4))))) # (!\RAM|Mux6~110_combout\ & (((\Counter|s_count\(4) & \RAM|Mux6~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~112_combout\,
	datab => \RAM|Mux6~110_combout\,
	datac => \Counter|s_count\(4),
	datad => \RAM|Mux6~105_combout\,
	combout => \RAM|Mux6~113_combout\);

-- Location: LCCOMB_X74_Y22_N4
\RAM|Mux6~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~114_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(0))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(0) & (\RAM|Mux6~103_combout\)) # (!\Counter|s_count\(0) & ((\RAM|Mux6~113_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~103_combout\,
	datab => \Counter|s_count\(6),
	datac => \Counter|s_count\(0),
	datad => \RAM|Mux6~113_combout\,
	combout => \RAM|Mux6~114_combout\);

-- Location: LCCOMB_X68_Y25_N10
\RAM|Mux6~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~125_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux6~114_combout\ & ((\RAM|Mux6~124_combout\))) # (!\RAM|Mux6~114_combout\ & (\RAM|Mux6~93_combout\)))) # (!\Counter|s_count\(6) & (((\RAM|Mux6~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~93_combout\,
	datab => \Counter|s_count\(6),
	datac => \RAM|Mux6~124_combout\,
	datad => \RAM|Mux6~114_combout\,
	combout => \RAM|Mux6~125_combout\);

-- Location: LCCOMB_X66_Y29_N10
\RAM|s_memory[78][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[78][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[78][1]~feeder_combout\);

-- Location: FF_X66_Y29_N11
\RAM|s_memory[78][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[78][1]~feeder_combout\,
	ena => \RAM|s_memory[78][4]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[78][1]~q\);

-- Location: FF_X72_Y29_N17
\RAM|s_memory[76][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[76][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[76][1]~q\);

-- Location: LCCOMB_X72_Y29_N16
\RAM|Mux6~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~69_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(1) & (\RAM|s_memory[78][1]~q\)) # (!\Counter|s_count\(1) & ((\RAM|s_memory[76][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[78][1]~q\,
	datac => \RAM|s_memory[76][1]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux6~69_combout\);

-- Location: FF_X66_Y29_N25
\RAM|s_memory[79][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[79][1]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[79][1]~q\);

-- Location: LCCOMB_X75_Y29_N12
\RAM|s_memory[77][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[77][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[77][1]~feeder_combout\);

-- Location: FF_X75_Y29_N13
\RAM|s_memory[77][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[77][1]~feeder_combout\,
	ena => \RAM|s_memory[77][1]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[77][1]~q\);

-- Location: LCCOMB_X66_Y29_N24
\RAM|Mux6~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~70_combout\ = (\RAM|Mux6~69_combout\ & (((\RAM|s_memory[79][1]~q\)) # (!\Counter|s_count\(0)))) # (!\RAM|Mux6~69_combout\ & (\Counter|s_count\(0) & ((\RAM|s_memory[77][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~69_combout\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[79][1]~q\,
	datad => \RAM|s_memory[77][1]~q\,
	combout => \RAM|Mux6~70_combout\);

-- Location: FF_X76_Y30_N9
\RAM|s_memory[72][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[72][6]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[72][1]~q\);

-- Location: LCCOMB_X73_Y31_N20
\RAM|s_memory[74][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[74][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[74][1]~feeder_combout\);

-- Location: FF_X73_Y31_N21
\RAM|s_memory[74][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[74][1]~feeder_combout\,
	ena => \RAM|s_memory[74][1]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[74][1]~q\);

-- Location: LCCOMB_X76_Y30_N8
\RAM|Mux6~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~62_combout\ = (\Counter|s_count\(1) & ((\Counter|s_count\(0)) # ((\RAM|s_memory[74][1]~q\)))) # (!\Counter|s_count\(1) & (!\Counter|s_count\(0) & (\RAM|s_memory[72][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[72][1]~q\,
	datad => \RAM|s_memory[74][1]~q\,
	combout => \RAM|Mux6~62_combout\);

-- Location: FF_X69_Y28_N9
\RAM|s_memory[75][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[75][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[75][1]~q\);

-- Location: LCCOMB_X70_Y30_N16
\RAM|s_memory[73][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[73][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[73][1]~feeder_combout\);

-- Location: FF_X70_Y30_N17
\RAM|s_memory[73][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[73][1]~feeder_combout\,
	ena => \RAM|s_memory[73][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[73][1]~q\);

-- Location: LCCOMB_X69_Y28_N8
\RAM|Mux6~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~63_combout\ = (\RAM|Mux6~62_combout\ & (((\RAM|s_memory[75][1]~q\)) # (!\Counter|s_count\(0)))) # (!\RAM|Mux6~62_combout\ & (\Counter|s_count\(0) & ((\RAM|s_memory[73][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~62_combout\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[75][1]~q\,
	datad => \RAM|s_memory[73][1]~q\,
	combout => \RAM|Mux6~63_combout\);

-- Location: LCCOMB_X70_Y25_N30
\RAM|s_memory[9][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[9][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[9][1]~feeder_combout\);

-- Location: FF_X70_Y25_N31
\RAM|s_memory[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[9][1]~feeder_combout\,
	ena => \RAM|s_memory[9][7]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[9][1]~q\);

-- Location: FF_X77_Y23_N1
\RAM|s_memory[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[8][6]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[8][1]~q\);

-- Location: LCCOMB_X77_Y23_N10
\RAM|s_memory[10][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[10][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[10][1]~feeder_combout\);

-- Location: FF_X77_Y23_N11
\RAM|s_memory[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[10][1]~feeder_combout\,
	ena => \RAM|s_memory[10][3]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[10][1]~q\);

-- Location: LCCOMB_X77_Y23_N0
\RAM|Mux6~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~66_combout\ = (\Counter|s_count\(0) & (\Counter|s_count\(1))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(1) & ((\RAM|s_memory[10][1]~q\))) # (!\Counter|s_count\(1) & (\RAM|s_memory[8][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[8][1]~q\,
	datad => \RAM|s_memory[10][1]~q\,
	combout => \RAM|Mux6~66_combout\);

-- Location: FF_X72_Y24_N25
\RAM|s_memory[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[11][2]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[11][1]~q\);

-- Location: LCCOMB_X72_Y24_N24
\RAM|Mux6~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~67_combout\ = (\RAM|Mux6~66_combout\ & (((\RAM|s_memory[11][1]~q\) # (!\Counter|s_count\(0))))) # (!\RAM|Mux6~66_combout\ & (\RAM|s_memory[9][1]~q\ & ((\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[9][1]~q\,
	datab => \RAM|Mux6~66_combout\,
	datac => \RAM|s_memory[11][1]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux6~67_combout\);

-- Location: LCCOMB_X70_Y25_N0
\RAM|s_memory[13][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[13][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[13][1]~feeder_combout\);

-- Location: FF_X70_Y25_N1
\RAM|s_memory[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[13][1]~feeder_combout\,
	ena => \RAM|s_memory[13][2]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[13][1]~q\);

-- Location: FF_X70_Y26_N19
\RAM|s_memory[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[15][2]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[15][1]~q\);

-- Location: LCCOMB_X73_Y21_N26
\RAM|s_memory[14][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[14][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[14][1]~feeder_combout\);

-- Location: FF_X73_Y21_N27
\RAM|s_memory[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[14][1]~feeder_combout\,
	ena => \RAM|s_memory[14][1]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[14][1]~q\);

-- Location: FF_X76_Y25_N1
\RAM|s_memory[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[12][2]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[12][1]~q\);

-- Location: LCCOMB_X76_Y25_N0
\RAM|Mux6~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~64_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(1) & (\RAM|s_memory[14][1]~q\)) # (!\Counter|s_count\(1) & ((\RAM|s_memory[12][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[14][1]~q\,
	datac => \RAM|s_memory[12][1]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux6~64_combout\);

-- Location: LCCOMB_X70_Y26_N18
\RAM|Mux6~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~65_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux6~64_combout\ & ((\RAM|s_memory[15][1]~q\))) # (!\RAM|Mux6~64_combout\ & (\RAM|s_memory[13][1]~q\)))) # (!\Counter|s_count\(0) & (((\RAM|Mux6~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[13][1]~q\,
	datac => \RAM|s_memory[15][1]~q\,
	datad => \RAM|Mux6~64_combout\,
	combout => \RAM|Mux6~65_combout\);

-- Location: LCCOMB_X72_Y24_N18
\RAM|Mux6~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~68_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(6)) # (\RAM|Mux6~65_combout\)))) # (!\Counter|s_count\(2) & (\RAM|Mux6~67_combout\ & (!\Counter|s_count\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|Mux6~67_combout\,
	datac => \Counter|s_count\(6),
	datad => \RAM|Mux6~65_combout\,
	combout => \RAM|Mux6~68_combout\);

-- Location: LCCOMB_X69_Y28_N2
\RAM|Mux6~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~71_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux6~68_combout\ & (\RAM|Mux6~70_combout\)) # (!\RAM|Mux6~68_combout\ & ((\RAM|Mux6~63_combout\))))) # (!\Counter|s_count\(6) & (((\RAM|Mux6~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~70_combout\,
	datab => \RAM|Mux6~63_combout\,
	datac => \Counter|s_count\(6),
	datad => \RAM|Mux6~68_combout\,
	combout => \RAM|Mux6~71_combout\);

-- Location: FF_X68_Y29_N17
\RAM|s_memory[92][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[92][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[92][1]~q\);

-- Location: LCCOMB_X69_Y29_N18
\RAM|s_memory[94][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[94][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[94][1]~feeder_combout\);

-- Location: FF_X69_Y29_N19
\RAM|s_memory[94][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[94][1]~feeder_combout\,
	ena => \RAM|s_memory[94][3]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[94][1]~q\);

-- Location: LCCOMB_X68_Y29_N16
\RAM|Mux6~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~59_combout\ = (\Counter|s_count\(0) & (\Counter|s_count\(1))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(1) & ((\RAM|s_memory[94][1]~q\))) # (!\Counter|s_count\(1) & (\RAM|s_memory[92][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[92][1]~q\,
	datad => \RAM|s_memory[94][1]~q\,
	combout => \RAM|Mux6~59_combout\);

-- Location: FF_X70_Y32_N5
\RAM|s_memory[95][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[95][5]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[95][1]~q\);

-- Location: LCCOMB_X67_Y30_N16
\RAM|s_memory[93][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[93][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[93][1]~feeder_combout\);

-- Location: FF_X67_Y30_N17
\RAM|s_memory[93][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[93][1]~feeder_combout\,
	ena => \RAM|s_memory[93][0]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[93][1]~q\);

-- Location: LCCOMB_X70_Y32_N4
\RAM|Mux6~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~60_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux6~59_combout\ & (\RAM|s_memory[95][1]~q\)) # (!\RAM|Mux6~59_combout\ & ((\RAM|s_memory[93][1]~q\))))) # (!\Counter|s_count\(0) & (\RAM|Mux6~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|Mux6~59_combout\,
	datac => \RAM|s_memory[95][1]~q\,
	datad => \RAM|s_memory[93][1]~q\,
	combout => \RAM|Mux6~60_combout\);

-- Location: LCCOMB_X77_Y27_N22
\RAM|s_memory[29][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[29][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[29][1]~feeder_combout\);

-- Location: FF_X77_Y27_N23
\RAM|s_memory[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[29][1]~feeder_combout\,
	ena => \RAM|s_memory[29][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[29][1]~q\);

-- Location: FF_X67_Y28_N17
\RAM|s_memory[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[31][5]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[31][1]~q\);

-- Location: LCCOMB_X72_Y26_N24
\RAM|s_memory[30][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[30][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[30][1]~feeder_combout\);

-- Location: FF_X72_Y26_N25
\RAM|s_memory[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[30][1]~feeder_combout\,
	ena => \RAM|s_memory[30][0]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[30][1]~q\);

-- Location: FF_X68_Y31_N27
\RAM|s_memory[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[28][3]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[28][1]~q\);

-- Location: LCCOMB_X68_Y31_N26
\RAM|Mux6~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~52_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(1) & (\RAM|s_memory[30][1]~q\)) # (!\Counter|s_count\(1) & ((\RAM|s_memory[28][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[30][1]~q\,
	datac => \RAM|s_memory[28][1]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux6~52_combout\);

-- Location: LCCOMB_X67_Y28_N16
\RAM|Mux6~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~53_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux6~52_combout\ & ((\RAM|s_memory[31][1]~q\))) # (!\RAM|Mux6~52_combout\ & (\RAM|s_memory[29][1]~q\)))) # (!\Counter|s_count\(0) & (((\RAM|Mux6~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[29][1]~q\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[31][1]~q\,
	datad => \RAM|Mux6~52_combout\,
	combout => \RAM|Mux6~53_combout\);

-- Location: LCCOMB_X73_Y27_N0
\RAM|s_memory[90][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[90][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[90][1]~feeder_combout\);

-- Location: FF_X73_Y27_N1
\RAM|s_memory[90][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[90][1]~feeder_combout\,
	ena => \RAM|s_memory[90][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[90][1]~q\);

-- Location: FF_X72_Y30_N1
\RAM|s_memory[88][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[88][0]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[88][1]~q\);

-- Location: LCCOMB_X72_Y30_N0
\RAM|Mux6~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~54_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(1) & (\RAM|s_memory[90][1]~q\)) # (!\Counter|s_count\(1) & ((\RAM|s_memory[88][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[90][1]~q\,
	datac => \RAM|s_memory[88][1]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux6~54_combout\);

-- Location: FF_X69_Y28_N17
\RAM|s_memory[91][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[91][6]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[91][1]~q\);

-- Location: LCCOMB_X69_Y32_N20
\RAM|s_memory[89][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[89][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[89][1]~feeder_combout\);

-- Location: FF_X69_Y32_N21
\RAM|s_memory[89][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[89][1]~feeder_combout\,
	ena => \RAM|s_memory[89][1]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[89][1]~q\);

-- Location: LCCOMB_X69_Y28_N16
\RAM|Mux6~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~55_combout\ = (\RAM|Mux6~54_combout\ & (((\RAM|s_memory[91][1]~q\)) # (!\Counter|s_count\(0)))) # (!\RAM|Mux6~54_combout\ & (\Counter|s_count\(0) & ((\RAM|s_memory[89][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~54_combout\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[91][1]~q\,
	datad => \RAM|s_memory[89][1]~q\,
	combout => \RAM|Mux6~55_combout\);

-- Location: FF_X72_Y30_N23
\RAM|s_memory[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[24][6]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[24][1]~q\);

-- Location: LCCOMB_X72_Y27_N30
\RAM|s_memory[26][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[26][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[26][1]~feeder_combout\);

-- Location: FF_X72_Y27_N31
\RAM|s_memory[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[26][1]~feeder_combout\,
	ena => \RAM|s_memory[26][6]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[26][1]~q\);

-- Location: LCCOMB_X72_Y30_N22
\RAM|Mux6~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~56_combout\ = (\Counter|s_count\(0) & (\Counter|s_count\(1))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(1) & ((\RAM|s_memory[26][1]~q\))) # (!\Counter|s_count\(1) & (\RAM|s_memory[24][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[24][1]~q\,
	datad => \RAM|s_memory[26][1]~q\,
	combout => \RAM|Mux6~56_combout\);

-- Location: FF_X70_Y27_N3
\RAM|s_memory[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[27][5]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[27][1]~q\);

-- Location: LCCOMB_X69_Y31_N16
\RAM|s_memory[25][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[25][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[25][1]~feeder_combout\);

-- Location: FF_X69_Y31_N17
\RAM|s_memory[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[25][1]~feeder_combout\,
	ena => \RAM|s_memory[25][0]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[25][1]~q\);

-- Location: LCCOMB_X70_Y27_N2
\RAM|Mux6~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~57_combout\ = (\RAM|Mux6~56_combout\ & (((\RAM|s_memory[27][1]~q\)) # (!\Counter|s_count\(0)))) # (!\RAM|Mux6~56_combout\ & (\Counter|s_count\(0) & ((\RAM|s_memory[25][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~56_combout\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[27][1]~q\,
	datad => \RAM|s_memory[25][1]~q\,
	combout => \RAM|Mux6~57_combout\);

-- Location: LCCOMB_X69_Y28_N26
\RAM|Mux6~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~58_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux6~55_combout\) # ((\Counter|s_count\(2))))) # (!\Counter|s_count\(6) & (((!\Counter|s_count\(2) & \RAM|Mux6~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux6~55_combout\,
	datac => \Counter|s_count\(2),
	datad => \RAM|Mux6~57_combout\,
	combout => \RAM|Mux6~58_combout\);

-- Location: LCCOMB_X68_Y28_N30
\RAM|Mux6~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~61_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux6~58_combout\ & (\RAM|Mux6~60_combout\)) # (!\RAM|Mux6~58_combout\ & ((\RAM|Mux6~53_combout\))))) # (!\Counter|s_count\(2) & (((\RAM|Mux6~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~60_combout\,
	datab => \Counter|s_count\(2),
	datac => \RAM|Mux6~53_combout\,
	datad => \RAM|Mux6~58_combout\,
	combout => \RAM|Mux6~61_combout\);

-- Location: LCCOMB_X75_Y28_N20
\RAM|Mux6~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~72_combout\ = (\Counter|s_count\(4) & ((\Counter|s_count\(5)) # ((\RAM|Mux6~61_combout\)))) # (!\Counter|s_count\(4) & (!\Counter|s_count\(5) & (\RAM|Mux6~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(5),
	datac => \RAM|Mux6~71_combout\,
	datad => \RAM|Mux6~61_combout\,
	combout => \RAM|Mux6~72_combout\);

-- Location: LCCOMB_X67_Y31_N26
\RAM|s_memory[125][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[125][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[125][1]~feeder_combout\);

-- Location: FF_X67_Y31_N27
\RAM|s_memory[125][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[125][1]~feeder_combout\,
	ena => \RAM|s_memory[125][1]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[125][1]~q\);

-- Location: FF_X74_Y31_N23
\RAM|s_memory[127][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[127][1]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[127][1]~q\);

-- Location: LCCOMB_X69_Y22_N22
\RAM|s_memory[63][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[63][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[63][1]~feeder_combout\);

-- Location: FF_X69_Y22_N23
\RAM|s_memory[63][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[63][1]~feeder_combout\,
	ena => \RAM|s_memory[63][5]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[63][1]~q\);

-- Location: FF_X67_Y31_N5
\RAM|s_memory[61][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[61][5]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[61][1]~q\);

-- Location: LCCOMB_X67_Y31_N4
\RAM|Mux6~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~80_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(1) & (\RAM|s_memory[63][1]~q\)) # (!\Counter|s_count\(1) & ((\RAM|s_memory[61][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|s_memory[63][1]~q\,
	datac => \RAM|s_memory[61][1]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux6~80_combout\);

-- Location: LCCOMB_X74_Y31_N22
\RAM|Mux6~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~81_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux6~80_combout\ & ((\RAM|s_memory[127][1]~q\))) # (!\RAM|Mux6~80_combout\ & (\RAM|s_memory[125][1]~q\)))) # (!\Counter|s_count\(6) & (((\RAM|Mux6~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|s_memory[125][1]~q\,
	datac => \RAM|s_memory[127][1]~q\,
	datad => \RAM|Mux6~80_combout\,
	combout => \RAM|Mux6~81_combout\);

-- Location: LCCOMB_X72_Y21_N12
\RAM|s_memory[59][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[59][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[59][1]~feeder_combout\);

-- Location: FF_X72_Y21_N13
\RAM|s_memory[59][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[59][1]~feeder_combout\,
	ena => \RAM|s_memory[59][7]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[59][1]~q\);

-- Location: FF_X69_Y31_N27
\RAM|s_memory[57][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[57][7]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[57][1]~q\);

-- Location: LCCOMB_X69_Y31_N26
\RAM|Mux6~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~75_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(1) & (\RAM|s_memory[59][1]~q\)) # (!\Counter|s_count\(1) & ((\RAM|s_memory[57][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|s_memory[59][1]~q\,
	datac => \RAM|s_memory[57][1]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux6~75_combout\);

-- Location: FF_X73_Y32_N31
\RAM|s_memory[123][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[123][1]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[123][1]~q\);

-- Location: LCCOMB_X69_Y32_N30
\RAM|s_memory[121][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[121][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[121][1]~feeder_combout\);

-- Location: FF_X69_Y32_N31
\RAM|s_memory[121][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[121][1]~feeder_combout\,
	ena => \RAM|s_memory[121][6]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[121][1]~q\);

-- Location: LCCOMB_X73_Y32_N30
\RAM|Mux6~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~76_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux6~75_combout\ & (\RAM|s_memory[123][1]~q\)) # (!\RAM|Mux6~75_combout\ & ((\RAM|s_memory[121][1]~q\))))) # (!\Counter|s_count\(6) & (\RAM|Mux6~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux6~75_combout\,
	datac => \RAM|s_memory[123][1]~q\,
	datad => \RAM|s_memory[121][1]~q\,
	combout => \RAM|Mux6~76_combout\);

-- Location: FF_X68_Y30_N23
\RAM|s_memory[56][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[56][7]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[56][1]~q\);

-- Location: LCCOMB_X72_Y23_N0
\RAM|s_memory[58][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[58][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[58][1]~feeder_combout\);

-- Location: FF_X72_Y23_N1
\RAM|s_memory[58][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[58][1]~feeder_combout\,
	ena => \RAM|s_memory[58][7]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[58][1]~q\);

-- Location: LCCOMB_X68_Y30_N22
\RAM|Mux6~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~77_combout\ = (\Counter|s_count\(6) & (\Counter|s_count\(1))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(1) & ((\RAM|s_memory[58][1]~q\))) # (!\Counter|s_count\(1) & (\RAM|s_memory[56][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[56][1]~q\,
	datad => \RAM|s_memory[58][1]~q\,
	combout => \RAM|Mux6~77_combout\);

-- Location: LCCOMB_X68_Y30_N4
\RAM|s_memory[120][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[120][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[120][1]~feeder_combout\);

-- Location: FF_X68_Y30_N5
\RAM|s_memory[120][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[120][1]~feeder_combout\,
	ena => \RAM|s_memory[120][6]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[120][1]~q\);

-- Location: FF_X77_Y30_N31
\RAM|s_memory[122][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[122][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[122][1]~q\);

-- Location: LCCOMB_X77_Y30_N30
\RAM|Mux6~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~78_combout\ = (\RAM|Mux6~77_combout\ & (((\RAM|s_memory[122][1]~q\) # (!\Counter|s_count\(6))))) # (!\RAM|Mux6~77_combout\ & (\RAM|s_memory[120][1]~q\ & ((\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~77_combout\,
	datab => \RAM|s_memory[120][1]~q\,
	datac => \RAM|s_memory[122][1]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux6~78_combout\);

-- Location: LCCOMB_X76_Y27_N0
\RAM|Mux6~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~79_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(0))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(0) & (\RAM|Mux6~76_combout\)) # (!\Counter|s_count\(0) & ((\RAM|Mux6~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~76_combout\,
	datab => \Counter|s_count\(2),
	datac => \RAM|Mux6~78_combout\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux6~79_combout\);

-- Location: FF_X68_Y31_N9
\RAM|s_memory[60][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[60][7]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[60][1]~q\);

-- Location: LCCOMB_X69_Y23_N22
\RAM|s_memory[62][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[62][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[62][1]~feeder_combout\);

-- Location: FF_X69_Y23_N23
\RAM|s_memory[62][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[62][1]~feeder_combout\,
	ena => \RAM|s_memory[62][6]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[62][1]~q\);

-- Location: LCCOMB_X68_Y31_N8
\RAM|Mux6~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~73_combout\ = (\Counter|s_count\(1) & ((\Counter|s_count\(6)) # ((\RAM|s_memory[62][1]~q\)))) # (!\Counter|s_count\(1) & (!\Counter|s_count\(6) & (\RAM|s_memory[60][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[60][1]~q\,
	datad => \RAM|s_memory[62][1]~q\,
	combout => \RAM|Mux6~73_combout\);

-- Location: FF_X73_Y25_N19
\RAM|s_memory[126][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[126][1]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[126][1]~q\);

-- Location: LCCOMB_X73_Y29_N26
\RAM|s_memory[124][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[124][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[124][1]~feeder_combout\);

-- Location: FF_X73_Y29_N27
\RAM|s_memory[124][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[124][1]~feeder_combout\,
	ena => \RAM|s_memory[124][1]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[124][1]~q\);

-- Location: LCCOMB_X73_Y25_N18
\RAM|Mux6~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~74_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux6~73_combout\ & (\RAM|s_memory[126][1]~q\)) # (!\RAM|Mux6~73_combout\ & ((\RAM|s_memory[124][1]~q\))))) # (!\Counter|s_count\(6) & (\RAM|Mux6~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux6~73_combout\,
	datac => \RAM|s_memory[126][1]~q\,
	datad => \RAM|s_memory[124][1]~q\,
	combout => \RAM|Mux6~74_combout\);

-- Location: LCCOMB_X76_Y27_N2
\RAM|Mux6~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~82_combout\ = (\RAM|Mux6~79_combout\ & ((\RAM|Mux6~81_combout\) # ((!\Counter|s_count\(2))))) # (!\RAM|Mux6~79_combout\ & (((\Counter|s_count\(2) & \RAM|Mux6~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~81_combout\,
	datab => \RAM|Mux6~79_combout\,
	datac => \Counter|s_count\(2),
	datad => \RAM|Mux6~74_combout\,
	combout => \RAM|Mux6~82_combout\);

-- Location: LCCOMB_X76_Y23_N30
\RAM|s_memory[42][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[42][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[42][1]~feeder_combout\);

-- Location: FF_X76_Y23_N31
\RAM|s_memory[42][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[42][1]~feeder_combout\,
	ena => \RAM|s_memory[42][2]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[42][1]~q\);

-- Location: FF_X75_Y27_N19
\RAM|s_memory[40][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[40][4]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[40][1]~q\);

-- Location: LCCOMB_X75_Y27_N18
\RAM|Mux6~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~46_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(1) & (\RAM|s_memory[42][1]~q\)) # (!\Counter|s_count\(1) & ((\RAM|s_memory[40][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[42][1]~q\,
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[40][1]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux6~46_combout\);

-- Location: FF_X76_Y27_N11
\RAM|s_memory[106][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[106][1]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[106][1]~q\);

-- Location: LCCOMB_X75_Y27_N28
\RAM|s_memory[104][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[104][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[104][1]~feeder_combout\);

-- Location: FF_X75_Y27_N29
\RAM|s_memory[104][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[104][1]~feeder_combout\,
	ena => \RAM|s_memory[104][6]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[104][1]~q\);

-- Location: LCCOMB_X76_Y27_N10
\RAM|Mux6~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~47_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux6~46_combout\ & (\RAM|s_memory[106][1]~q\)) # (!\RAM|Mux6~46_combout\ & ((\RAM|s_memory[104][1]~q\))))) # (!\Counter|s_count\(6) & (\RAM|Mux6~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux6~46_combout\,
	datac => \RAM|s_memory[106][1]~q\,
	datad => \RAM|s_memory[104][1]~q\,
	combout => \RAM|Mux6~47_combout\);

-- Location: LCCOMB_X75_Y28_N2
\RAM|s_memory[105][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[105][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[105][1]~feeder_combout\);

-- Location: FF_X75_Y28_N3
\RAM|s_memory[105][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[105][1]~feeder_combout\,
	ena => \RAM|s_memory[105][1]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[105][1]~q\);

-- Location: FF_X73_Y30_N15
\RAM|s_memory[41][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[41][2]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[41][1]~q\);

-- Location: LCCOMB_X76_Y23_N24
\RAM|s_memory[43][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[43][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[43][1]~feeder_combout\);

-- Location: FF_X76_Y23_N25
\RAM|s_memory[43][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[43][1]~feeder_combout\,
	ena => \RAM|s_memory[43][2]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[43][1]~q\);

-- Location: LCCOMB_X73_Y30_N14
\RAM|Mux6~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~44_combout\ = (\Counter|s_count\(1) & ((\Counter|s_count\(6)) # ((\RAM|s_memory[43][1]~q\)))) # (!\Counter|s_count\(1) & (!\Counter|s_count\(6) & (\RAM|s_memory[41][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[41][1]~q\,
	datad => \RAM|s_memory[43][1]~q\,
	combout => \RAM|Mux6~44_combout\);

-- Location: FF_X76_Y24_N17
\RAM|s_memory[107][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[107][7]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[107][1]~q\);

-- Location: LCCOMB_X76_Y24_N16
\RAM|Mux6~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~45_combout\ = (\RAM|Mux6~44_combout\ & (((\RAM|s_memory[107][1]~q\) # (!\Counter|s_count\(6))))) # (!\RAM|Mux6~44_combout\ & (\RAM|s_memory[105][1]~q\ & ((\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[105][1]~q\,
	datab => \RAM|Mux6~44_combout\,
	datac => \RAM|s_memory[107][1]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux6~45_combout\);

-- Location: LCCOMB_X76_Y27_N12
\RAM|Mux6~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~48_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(0))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(0) & ((\RAM|Mux6~45_combout\))) # (!\Counter|s_count\(0) & (\RAM|Mux6~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~47_combout\,
	datab => \Counter|s_count\(2),
	datac => \RAM|Mux6~45_combout\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux6~48_combout\);

-- Location: LCCOMB_X74_Y23_N10
\RAM|s_memory[46][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[46][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[46][1]~feeder_combout\);

-- Location: FF_X74_Y23_N11
\RAM|s_memory[46][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[46][1]~feeder_combout\,
	ena => \RAM|s_memory[46][4]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[46][1]~q\);

-- Location: FF_X76_Y25_N11
\RAM|s_memory[44][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[44][2]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[44][1]~q\);

-- Location: LCCOMB_X76_Y25_N10
\RAM|Mux6~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~42_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(1) & (\RAM|s_memory[46][1]~q\)) # (!\Counter|s_count\(1) & ((\RAM|s_memory[44][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|s_memory[46][1]~q\,
	datac => \RAM|s_memory[44][1]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux6~42_combout\);

-- Location: FF_X76_Y27_N17
\RAM|s_memory[110][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[110][3]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[110][1]~q\);

-- Location: LCCOMB_X76_Y29_N4
\RAM|s_memory[108][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[108][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[108][1]~feeder_combout\);

-- Location: FF_X76_Y29_N5
\RAM|s_memory[108][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[108][1]~feeder_combout\,
	ena => \RAM|s_memory[108][1]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[108][1]~q\);

-- Location: LCCOMB_X76_Y27_N16
\RAM|Mux6~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~43_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux6~42_combout\ & (\RAM|s_memory[110][1]~q\)) # (!\RAM|Mux6~42_combout\ & ((\RAM|s_memory[108][1]~q\))))) # (!\Counter|s_count\(6) & (\RAM|Mux6~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux6~42_combout\,
	datac => \RAM|s_memory[110][1]~q\,
	datad => \RAM|s_memory[108][1]~q\,
	combout => \RAM|Mux6~43_combout\);

-- Location: FF_X75_Y24_N7
\RAM|s_memory[45][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[45][2]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[45][1]~q\);

-- Location: LCCOMB_X70_Y24_N12
\RAM|s_memory[47][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[47][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[47][1]~feeder_combout\);

-- Location: FF_X70_Y24_N13
\RAM|s_memory[47][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[47][1]~feeder_combout\,
	ena => \RAM|s_memory[47][3]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[47][1]~q\);

-- Location: LCCOMB_X75_Y24_N6
\RAM|Mux6~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~49_combout\ = (\Counter|s_count\(6) & (\Counter|s_count\(1))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(1) & ((\RAM|s_memory[47][1]~q\))) # (!\Counter|s_count\(1) & (\RAM|s_memory[45][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[45][1]~q\,
	datad => \RAM|s_memory[47][1]~q\,
	combout => \RAM|Mux6~49_combout\);

-- Location: FF_X74_Y24_N11
\RAM|s_memory[111][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~21_combout\,
	sload => VCC,
	ena => \RAM|s_memory[111][5]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[111][1]~q\);

-- Location: LCCOMB_X74_Y26_N14
\RAM|s_memory[109][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[109][1]~feeder_combout\ = \ArithmeticUnit|Add1~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~21_combout\,
	combout => \RAM|s_memory[109][1]~feeder_combout\);

-- Location: FF_X74_Y26_N15
\RAM|s_memory[109][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[109][1]~feeder_combout\,
	ena => \RAM|s_memory[109][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[109][1]~q\);

-- Location: LCCOMB_X74_Y24_N10
\RAM|Mux6~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~50_combout\ = (\RAM|Mux6~49_combout\ & (((\RAM|s_memory[111][1]~q\)) # (!\Counter|s_count\(6)))) # (!\RAM|Mux6~49_combout\ & (\Counter|s_count\(6) & ((\RAM|s_memory[109][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~49_combout\,
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[111][1]~q\,
	datad => \RAM|s_memory[109][1]~q\,
	combout => \RAM|Mux6~50_combout\);

-- Location: LCCOMB_X76_Y27_N18
\RAM|Mux6~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~51_combout\ = (\RAM|Mux6~48_combout\ & (((\RAM|Mux6~50_combout\) # (!\Counter|s_count\(2))))) # (!\RAM|Mux6~48_combout\ & (\RAM|Mux6~43_combout\ & (\Counter|s_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~48_combout\,
	datab => \RAM|Mux6~43_combout\,
	datac => \Counter|s_count\(2),
	datad => \RAM|Mux6~50_combout\,
	combout => \RAM|Mux6~51_combout\);

-- Location: LCCOMB_X76_Y27_N20
\RAM|Mux6~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~83_combout\ = (\RAM|Mux6~72_combout\ & ((\RAM|Mux6~82_combout\) # ((!\Counter|s_count\(5))))) # (!\RAM|Mux6~72_combout\ & (((\Counter|s_count\(5) & \RAM|Mux6~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~72_combout\,
	datab => \RAM|Mux6~82_combout\,
	datac => \Counter|s_count\(5),
	datad => \RAM|Mux6~51_combout\,
	combout => \RAM|Mux6~83_combout\);

-- Location: LCCOMB_X76_Y27_N6
\RAM|Mux6~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~126_combout\ = (\Counter|s_count\(3) & ((\Counter|s_count\(7)) # ((\RAM|Mux6~83_combout\)))) # (!\Counter|s_count\(3) & (!\Counter|s_count\(7) & (\RAM|Mux6~125_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(7),
	datac => \RAM|Mux6~125_combout\,
	datad => \RAM|Mux6~83_combout\,
	combout => \RAM|Mux6~126_combout\);

-- Location: LCCOMB_X74_Y23_N8
\RAM|Mux6~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux6~169_combout\ = (\RAM|Mux6~126_combout\ & (((\RAM|Mux6~168_combout\) # (!\Counter|s_count\(7))))) # (!\RAM|Mux6~126_combout\ & (\RAM|Mux6~41_combout\ & ((\Counter|s_count\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux6~41_combout\,
	datab => \RAM|Mux6~168_combout\,
	datac => \RAM|Mux6~126_combout\,
	datad => \Counter|s_count\(7),
	combout => \RAM|Mux6~169_combout\);

-- Location: LCCOMB_X68_Y26_N2
\ArithmeticUnit|Add1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ArithmeticUnit|Add1~23_combout\ = (\KEY[1]~input_o\ & \ArithmeticUnit|Add1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[1]~input_o\,
	datad => \ArithmeticUnit|Add1~4_combout\,
	combout => \ArithmeticUnit|Add1~23_combout\);

-- Location: FF_X75_Y23_N15
\RAM|s_memory[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[6][7]~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[6][2]~q\);

-- Location: LCCOMB_X75_Y23_N20
\RAM|s_memory[22][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[22][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[22][2]~feeder_combout\);

-- Location: FF_X75_Y23_N21
\RAM|s_memory[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[22][2]~feeder_combout\,
	ena => \RAM|s_memory[22][3]~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[22][2]~q\);

-- Location: LCCOMB_X75_Y23_N14
\RAM|Mux5~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~56_combout\ = (\Counter|s_count\(5) & (\Counter|s_count\(4))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(4) & ((\RAM|s_memory[22][2]~q\))) # (!\Counter|s_count\(4) & (\RAM|s_memory[6][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[6][2]~q\,
	datad => \RAM|s_memory[22][2]~q\,
	combout => \RAM|Mux5~56_combout\);

-- Location: FF_X69_Y20_N21
\RAM|s_memory[54][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[54][7]~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[54][2]~q\);

-- Location: LCCOMB_X69_Y20_N10
\RAM|s_memory[38][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[38][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[38][2]~feeder_combout\);

-- Location: FF_X69_Y20_N11
\RAM|s_memory[38][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[38][2]~feeder_combout\,
	ena => \RAM|s_memory[38][5]~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[38][2]~q\);

-- Location: LCCOMB_X69_Y20_N20
\RAM|Mux5~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~57_combout\ = (\RAM|Mux5~56_combout\ & (((\RAM|s_memory[54][2]~q\)) # (!\Counter|s_count\(5)))) # (!\RAM|Mux5~56_combout\ & (\Counter|s_count\(5) & ((\RAM|s_memory[38][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~56_combout\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[54][2]~q\,
	datad => \RAM|s_memory[38][2]~q\,
	combout => \RAM|Mux5~57_combout\);

-- Location: LCCOMB_X72_Y26_N18
\RAM|s_memory[30][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[30][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[30][2]~feeder_combout\);

-- Location: FF_X72_Y26_N19
\RAM|s_memory[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[30][2]~feeder_combout\,
	ena => \RAM|s_memory[30][0]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[30][2]~q\);

-- Location: FF_X69_Y23_N3
\RAM|s_memory[62][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[62][6]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[62][2]~q\);

-- Location: FF_X73_Y21_N21
\RAM|s_memory[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[14][1]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[14][2]~q\);

-- Location: LCCOMB_X74_Y23_N14
\RAM|s_memory[46][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[46][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[46][2]~feeder_combout\);

-- Location: FF_X74_Y23_N15
\RAM|s_memory[46][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[46][2]~feeder_combout\,
	ena => \RAM|s_memory[46][4]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[46][2]~q\);

-- Location: LCCOMB_X73_Y21_N20
\RAM|Mux5~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~54_combout\ = (\Counter|s_count\(4) & (\Counter|s_count\(5))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(5) & ((\RAM|s_memory[46][2]~q\))) # (!\Counter|s_count\(5) & (\RAM|s_memory[14][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[14][2]~q\,
	datad => \RAM|s_memory[46][2]~q\,
	combout => \RAM|Mux5~54_combout\);

-- Location: LCCOMB_X69_Y23_N2
\RAM|Mux5~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~55_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux5~54_combout\ & ((\RAM|s_memory[62][2]~q\))) # (!\RAM|Mux5~54_combout\ & (\RAM|s_memory[30][2]~q\)))) # (!\Counter|s_count\(4) & (((\RAM|Mux5~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[30][2]~q\,
	datac => \RAM|s_memory[62][2]~q\,
	datad => \RAM|Mux5~54_combout\,
	combout => \RAM|Mux5~55_combout\);

-- Location: LCCOMB_X69_Y20_N6
\RAM|Mux5~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~58_combout\ = (\Counter|s_count\(3) & (((\RAM|Mux5~55_combout\) # (\Counter|s_count\(0))))) # (!\Counter|s_count\(3) & (\RAM|Mux5~57_combout\ & ((!\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|Mux5~57_combout\,
	datac => \RAM|Mux5~55_combout\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux5~58_combout\);

-- Location: FF_X72_Y22_N19
\RAM|s_memory[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[7][5]~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[7][2]~q\);

-- Location: LCCOMB_X72_Y22_N12
\RAM|s_memory[23][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[23][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[23][2]~feeder_combout\);

-- Location: FF_X72_Y22_N13
\RAM|s_memory[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[23][2]~feeder_combout\,
	ena => \RAM|s_memory[23][3]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[23][2]~q\);

-- Location: LCCOMB_X72_Y22_N18
\RAM|Mux5~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~52_combout\ = (\Counter|s_count\(4) & ((\Counter|s_count\(5)) # ((\RAM|s_memory[23][2]~q\)))) # (!\Counter|s_count\(4) & (!\Counter|s_count\(5) & (\RAM|s_memory[7][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[7][2]~q\,
	datad => \RAM|s_memory[23][2]~q\,
	combout => \RAM|Mux5~52_combout\);

-- Location: FF_X70_Y22_N15
\RAM|s_memory[55][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[55][7]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[55][2]~q\);

-- Location: LCCOMB_X70_Y22_N12
\RAM|s_memory[39][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[39][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[39][2]~feeder_combout\);

-- Location: FF_X70_Y22_N13
\RAM|s_memory[39][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[39][2]~feeder_combout\,
	ena => \RAM|s_memory[39][2]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[39][2]~q\);

-- Location: LCCOMB_X70_Y22_N14
\RAM|Mux5~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~53_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux5~52_combout\ & (\RAM|s_memory[55][2]~q\)) # (!\RAM|Mux5~52_combout\ & ((\RAM|s_memory[39][2]~q\))))) # (!\Counter|s_count\(5) & (\RAM|Mux5~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux5~52_combout\,
	datac => \RAM|s_memory[55][2]~q\,
	datad => \RAM|s_memory[39][2]~q\,
	combout => \RAM|Mux5~53_combout\);

-- Location: LCCOMB_X70_Y26_N6
\RAM|s_memory[31][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[31][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[31][2]~feeder_combout\);

-- Location: FF_X70_Y26_N7
\RAM|s_memory[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[31][2]~feeder_combout\,
	ena => \RAM|s_memory[31][5]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[31][2]~q\);

-- Location: FF_X69_Y22_N25
\RAM|s_memory[63][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[63][5]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[63][2]~q\);

-- Location: FF_X70_Y26_N5
\RAM|s_memory[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[15][2]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[15][2]~q\);

-- Location: LCCOMB_X70_Y24_N6
\RAM|s_memory[47][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[47][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[47][2]~feeder_combout\);

-- Location: FF_X70_Y24_N7
\RAM|s_memory[47][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[47][2]~feeder_combout\,
	ena => \RAM|s_memory[47][3]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[47][2]~q\);

-- Location: LCCOMB_X70_Y26_N4
\RAM|Mux5~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~59_combout\ = (\Counter|s_count\(5) & ((\Counter|s_count\(4)) # ((\RAM|s_memory[47][2]~q\)))) # (!\Counter|s_count\(5) & (!\Counter|s_count\(4) & (\RAM|s_memory[15][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[15][2]~q\,
	datad => \RAM|s_memory[47][2]~q\,
	combout => \RAM|Mux5~59_combout\);

-- Location: LCCOMB_X69_Y22_N24
\RAM|Mux5~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~60_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux5~59_combout\ & ((\RAM|s_memory[63][2]~q\))) # (!\RAM|Mux5~59_combout\ & (\RAM|s_memory[31][2]~q\)))) # (!\Counter|s_count\(4) & (((\RAM|Mux5~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[31][2]~q\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[63][2]~q\,
	datad => \RAM|Mux5~59_combout\,
	combout => \RAM|Mux5~60_combout\);

-- Location: LCCOMB_X70_Y22_N0
\RAM|Mux5~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~61_combout\ = (\RAM|Mux5~58_combout\ & (((\RAM|Mux5~60_combout\)) # (!\Counter|s_count\(0)))) # (!\RAM|Mux5~58_combout\ & (\Counter|s_count\(0) & (\RAM|Mux5~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~58_combout\,
	datab => \Counter|s_count\(0),
	datac => \RAM|Mux5~53_combout\,
	datad => \RAM|Mux5~60_combout\,
	combout => \RAM|Mux5~61_combout\);

-- Location: LCCOMB_X73_Y22_N10
\RAM|s_memory[51][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[51][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[51][2]~feeder_combout\);

-- Location: FF_X73_Y22_N11
\RAM|s_memory[51][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[51][2]~feeder_combout\,
	ena => \RAM|s_memory[51][7]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[51][2]~q\);

-- Location: FF_X72_Y23_N27
\RAM|s_memory[59][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[59][7]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[59][2]~q\);

-- Location: FF_X74_Y22_N27
\RAM|s_memory[35][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[35][6]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[35][2]~q\);

-- Location: LCCOMB_X76_Y23_N26
\RAM|s_memory[43][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[43][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[43][2]~feeder_combout\);

-- Location: FF_X76_Y23_N27
\RAM|s_memory[43][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[43][2]~feeder_combout\,
	ena => \RAM|s_memory[43][2]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[43][2]~q\);

-- Location: LCCOMB_X74_Y22_N26
\RAM|Mux5~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~69_combout\ = (\Counter|s_count\(3) & ((\Counter|s_count\(4)) # ((\RAM|s_memory[43][2]~q\)))) # (!\Counter|s_count\(3) & (!\Counter|s_count\(4) & (\RAM|s_memory[35][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[35][2]~q\,
	datad => \RAM|s_memory[43][2]~q\,
	combout => \RAM|Mux5~69_combout\);

-- Location: LCCOMB_X72_Y23_N26
\RAM|Mux5~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~70_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux5~69_combout\ & ((\RAM|s_memory[59][2]~q\))) # (!\RAM|Mux5~69_combout\ & (\RAM|s_memory[51][2]~q\)))) # (!\Counter|s_count\(4) & (((\RAM|Mux5~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[51][2]~q\,
	datac => \RAM|s_memory[59][2]~q\,
	datad => \RAM|Mux5~69_combout\,
	combout => \RAM|Mux5~70_combout\);

-- Location: LCCOMB_X72_Y24_N0
\RAM|s_memory[11][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[11][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[11][2]~feeder_combout\);

-- Location: FF_X72_Y24_N1
\RAM|s_memory[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[11][2]~feeder_combout\,
	ena => \RAM|s_memory[11][2]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[11][2]~q\);

-- Location: FF_X73_Y24_N9
\RAM|s_memory[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[3][5]~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[3][2]~q\);

-- Location: LCCOMB_X73_Y22_N4
\RAM|s_memory[19][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[19][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[19][2]~feeder_combout\);

-- Location: FF_X73_Y22_N5
\RAM|s_memory[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[19][2]~feeder_combout\,
	ena => \RAM|s_memory[19][7]~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[19][2]~q\);

-- Location: LCCOMB_X73_Y24_N8
\RAM|Mux5~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~64_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(4))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(4) & ((\RAM|s_memory[19][2]~q\))) # (!\Counter|s_count\(4) & (\RAM|s_memory[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[3][2]~q\,
	datad => \RAM|s_memory[19][2]~q\,
	combout => \RAM|Mux5~64_combout\);

-- Location: FF_X72_Y27_N1
\RAM|s_memory[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[27][5]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[27][2]~q\);

-- Location: LCCOMB_X72_Y27_N0
\RAM|Mux5~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~65_combout\ = (\RAM|Mux5~64_combout\ & (((\RAM|s_memory[27][2]~q\) # (!\Counter|s_count\(3))))) # (!\RAM|Mux5~64_combout\ & (\RAM|s_memory[11][2]~q\ & ((\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[11][2]~q\,
	datab => \RAM|Mux5~64_combout\,
	datac => \RAM|s_memory[27][2]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux5~65_combout\);

-- Location: FF_X73_Y24_N19
\RAM|s_memory[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[2][7]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[2][2]~q\);

-- Location: LCCOMB_X72_Y24_N30
\RAM|s_memory[10][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[10][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[10][2]~feeder_combout\);

-- Location: FF_X72_Y24_N31
\RAM|s_memory[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[10][2]~feeder_combout\,
	ena => \RAM|s_memory[10][3]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[10][2]~q\);

-- Location: LCCOMB_X73_Y24_N18
\RAM|Mux5~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~66_combout\ = (\Counter|s_count\(3) & ((\Counter|s_count\(4)) # ((\RAM|s_memory[10][2]~q\)))) # (!\Counter|s_count\(3) & (!\Counter|s_count\(4) & (\RAM|s_memory[2][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[2][2]~q\,
	datad => \RAM|s_memory[10][2]~q\,
	combout => \RAM|Mux5~66_combout\);

-- Location: FF_X72_Y27_N3
\RAM|s_memory[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[26][6]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[26][2]~q\);

-- Location: LCCOMB_X73_Y23_N26
\RAM|s_memory[18][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[18][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[18][2]~feeder_combout\);

-- Location: FF_X73_Y23_N27
\RAM|s_memory[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[18][2]~feeder_combout\,
	ena => \RAM|s_memory[18][7]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[18][2]~q\);

-- Location: LCCOMB_X72_Y27_N2
\RAM|Mux5~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~67_combout\ = (\RAM|Mux5~66_combout\ & (((\RAM|s_memory[26][2]~q\)) # (!\Counter|s_count\(4)))) # (!\RAM|Mux5~66_combout\ & (\Counter|s_count\(4) & ((\RAM|s_memory[18][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~66_combout\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[26][2]~q\,
	datad => \RAM|s_memory[18][2]~q\,
	combout => \RAM|Mux5~67_combout\);

-- Location: LCCOMB_X72_Y23_N4
\RAM|Mux5~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~68_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(0))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(0) & (\RAM|Mux5~65_combout\)) # (!\Counter|s_count\(0) & ((\RAM|Mux5~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~65_combout\,
	datab => \Counter|s_count\(5),
	datac => \RAM|Mux5~67_combout\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux5~68_combout\);

-- Location: FF_X73_Y20_N29
\RAM|s_memory[34][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[34][6]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[34][2]~q\);

-- Location: LCCOMB_X74_Y23_N16
\RAM|s_memory[42][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[42][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[42][2]~feeder_combout\);

-- Location: FF_X74_Y23_N17
\RAM|s_memory[42][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[42][2]~feeder_combout\,
	ena => \RAM|s_memory[42][2]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[42][2]~q\);

-- Location: LCCOMB_X73_Y20_N28
\RAM|Mux5~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~62_combout\ = (\Counter|s_count\(4) & (\Counter|s_count\(3))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(3) & ((\RAM|s_memory[42][2]~q\))) # (!\Counter|s_count\(3) & (\RAM|s_memory[34][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[34][2]~q\,
	datad => \RAM|s_memory[42][2]~q\,
	combout => \RAM|Mux5~62_combout\);

-- Location: FF_X72_Y23_N19
\RAM|s_memory[58][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[58][7]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[58][2]~q\);

-- Location: LCCOMB_X73_Y20_N6
\RAM|s_memory[50][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[50][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[50][2]~feeder_combout\);

-- Location: FF_X73_Y20_N7
\RAM|s_memory[50][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[50][2]~feeder_combout\,
	ena => \RAM|s_memory[50][2]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[50][2]~q\);

-- Location: LCCOMB_X72_Y23_N18
\RAM|Mux5~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~63_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux5~62_combout\ & (\RAM|s_memory[58][2]~q\)) # (!\RAM|Mux5~62_combout\ & ((\RAM|s_memory[50][2]~q\))))) # (!\Counter|s_count\(4) & (\RAM|Mux5~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|Mux5~62_combout\,
	datac => \RAM|s_memory[58][2]~q\,
	datad => \RAM|s_memory[50][2]~q\,
	combout => \RAM|Mux5~63_combout\);

-- Location: LCCOMB_X72_Y23_N8
\RAM|Mux5~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~71_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux5~68_combout\ & (\RAM|Mux5~70_combout\)) # (!\RAM|Mux5~68_combout\ & ((\RAM|Mux5~63_combout\))))) # (!\Counter|s_count\(5) & (((\RAM|Mux5~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~70_combout\,
	datab => \Counter|s_count\(5),
	datac => \RAM|Mux5~68_combout\,
	datad => \RAM|Mux5~63_combout\,
	combout => \RAM|Mux5~71_combout\);

-- Location: LCCOMB_X72_Y22_N0
\RAM|Mux5~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~72_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux5~61_combout\) # ((\Counter|s_count\(6))))) # (!\Counter|s_count\(2) & (((!\Counter|s_count\(6) & \RAM|Mux5~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~61_combout\,
	datab => \Counter|s_count\(2),
	datac => \Counter|s_count\(6),
	datad => \RAM|Mux5~71_combout\,
	combout => \RAM|Mux5~72_combout\);

-- Location: FF_X73_Y26_N25
\RAM|s_memory[82][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[82][0]~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[82][2]~q\);

-- Location: LCCOMB_X73_Y27_N6
\RAM|s_memory[90][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[90][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[90][2]~feeder_combout\);

-- Location: FF_X73_Y27_N7
\RAM|s_memory[90][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[90][2]~feeder_combout\,
	ena => \RAM|s_memory[90][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[90][2]~q\);

-- Location: LCCOMB_X73_Y26_N24
\RAM|Mux5~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~44_combout\ = (\Counter|s_count\(5) & (\Counter|s_count\(3))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(3) & ((\RAM|s_memory[90][2]~q\))) # (!\Counter|s_count\(3) & (\RAM|s_memory[82][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[82][2]~q\,
	datad => \RAM|s_memory[90][2]~q\,
	combout => \RAM|Mux5~44_combout\);

-- Location: FF_X77_Y26_N3
\RAM|s_memory[122][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[122][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[122][2]~q\);

-- Location: LCCOMB_X76_Y26_N14
\RAM|s_memory[114][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[114][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[114][2]~feeder_combout\);

-- Location: FF_X76_Y26_N15
\RAM|s_memory[114][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[114][2]~feeder_combout\,
	ena => \RAM|s_memory[114][3]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[114][2]~q\);

-- Location: LCCOMB_X77_Y26_N2
\RAM|Mux5~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~45_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux5~44_combout\ & (\RAM|s_memory[122][2]~q\)) # (!\RAM|Mux5~44_combout\ & ((\RAM|s_memory[114][2]~q\))))) # (!\Counter|s_count\(5) & (\RAM|Mux5~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux5~44_combout\,
	datac => \RAM|s_memory[122][2]~q\,
	datad => \RAM|s_memory[114][2]~q\,
	combout => \RAM|Mux5~45_combout\);

-- Location: FF_X73_Y31_N31
\RAM|s_memory[66][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[66][4]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[66][2]~q\);

-- Location: LCCOMB_X73_Y31_N28
\RAM|s_memory[74][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[74][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[74][2]~feeder_combout\);

-- Location: FF_X73_Y31_N29
\RAM|s_memory[74][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[74][2]~feeder_combout\,
	ena => \RAM|s_memory[74][1]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[74][2]~q\);

-- Location: LCCOMB_X73_Y31_N30
\RAM|Mux5~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~46_combout\ = (\Counter|s_count\(5) & (\Counter|s_count\(3))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(3) & ((\RAM|s_memory[74][2]~q\))) # (!\Counter|s_count\(3) & (\RAM|s_memory[66][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[66][2]~q\,
	datad => \RAM|s_memory[74][2]~q\,
	combout => \RAM|Mux5~46_combout\);

-- Location: FF_X76_Y27_N5
\RAM|s_memory[106][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[106][1]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[106][2]~q\);

-- Location: LCCOMB_X76_Y26_N0
\RAM|s_memory[98][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[98][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[98][2]~feeder_combout\);

-- Location: FF_X76_Y26_N1
\RAM|s_memory[98][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[98][2]~feeder_combout\,
	ena => \RAM|s_memory[98][6]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[98][2]~q\);

-- Location: LCCOMB_X76_Y27_N4
\RAM|Mux5~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~47_combout\ = (\RAM|Mux5~46_combout\ & (((\RAM|s_memory[106][2]~q\)) # (!\Counter|s_count\(5)))) # (!\RAM|Mux5~46_combout\ & (\Counter|s_count\(5) & ((\RAM|s_memory[98][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~46_combout\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[106][2]~q\,
	datad => \RAM|s_memory[98][2]~q\,
	combout => \RAM|Mux5~47_combout\);

-- Location: LCCOMB_X76_Y24_N18
\RAM|Mux5~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~48_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux5~45_combout\) # ((\Counter|s_count\(0))))) # (!\Counter|s_count\(4) & (((\RAM|Mux5~47_combout\ & !\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|Mux5~45_combout\,
	datac => \RAM|Mux5~47_combout\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux5~48_combout\);

-- Location: LCCOMB_X69_Y28_N24
\RAM|s_memory[75][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[75][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[75][2]~feeder_combout\);

-- Location: FF_X69_Y28_N25
\RAM|s_memory[75][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[75][2]~feeder_combout\,
	ena => \RAM|s_memory[75][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[75][2]~q\);

-- Location: FF_X72_Y28_N31
\RAM|s_memory[67][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[67][6]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[67][2]~q\);

-- Location: LCCOMB_X72_Y28_N30
\RAM|Mux5~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~42_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(3) & (\RAM|s_memory[75][2]~q\)) # (!\Counter|s_count\(3) & ((\RAM|s_memory[67][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|s_memory[75][2]~q\,
	datac => \RAM|s_memory[67][2]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux5~42_combout\);

-- Location: LCCOMB_X74_Y28_N14
\RAM|s_memory[99][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[99][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[99][2]~feeder_combout\);

-- Location: FF_X74_Y28_N15
\RAM|s_memory[99][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[99][2]~feeder_combout\,
	ena => \RAM|s_memory[99][0]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[99][2]~q\);

-- Location: FF_X76_Y24_N5
\RAM|s_memory[107][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[107][7]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[107][2]~q\);

-- Location: LCCOMB_X76_Y24_N4
\RAM|Mux5~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~43_combout\ = (\RAM|Mux5~42_combout\ & (((\RAM|s_memory[107][2]~q\) # (!\Counter|s_count\(5))))) # (!\RAM|Mux5~42_combout\ & (\RAM|s_memory[99][2]~q\ & ((\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~42_combout\,
	datab => \RAM|s_memory[99][2]~q\,
	datac => \RAM|s_memory[107][2]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux5~43_combout\);

-- Location: FF_X72_Y28_N13
\RAM|s_memory[83][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[83][5]~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[83][2]~q\);

-- Location: LCCOMB_X67_Y28_N14
\RAM|s_memory[91][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[91][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[91][2]~feeder_combout\);

-- Location: FF_X67_Y28_N15
\RAM|s_memory[91][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[91][2]~feeder_combout\,
	ena => \RAM|s_memory[91][6]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[91][2]~q\);

-- Location: LCCOMB_X72_Y28_N12
\RAM|Mux5~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~49_combout\ = (\Counter|s_count\(5) & (\Counter|s_count\(3))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(3) & ((\RAM|s_memory[91][2]~q\))) # (!\Counter|s_count\(3) & (\RAM|s_memory[83][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[83][2]~q\,
	datad => \RAM|s_memory[91][2]~q\,
	combout => \RAM|Mux5~49_combout\);

-- Location: LCCOMB_X74_Y28_N8
\RAM|s_memory[115][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[115][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[115][2]~feeder_combout\);

-- Location: FF_X74_Y28_N9
\RAM|s_memory[115][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[115][2]~feeder_combout\,
	ena => \RAM|s_memory[115][4]~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[115][2]~q\);

-- Location: FF_X73_Y32_N27
\RAM|s_memory[123][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[123][1]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[123][2]~q\);

-- Location: LCCOMB_X73_Y32_N26
\RAM|Mux5~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~50_combout\ = (\RAM|Mux5~49_combout\ & (((\RAM|s_memory[123][2]~q\) # (!\Counter|s_count\(5))))) # (!\RAM|Mux5~49_combout\ & (\RAM|s_memory[115][2]~q\ & ((\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~49_combout\,
	datab => \RAM|s_memory[115][2]~q\,
	datac => \RAM|s_memory[123][2]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux5~50_combout\);

-- Location: LCCOMB_X76_Y24_N24
\RAM|Mux5~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~51_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux5~48_combout\ & ((\RAM|Mux5~50_combout\))) # (!\RAM|Mux5~48_combout\ & (\RAM|Mux5~43_combout\)))) # (!\Counter|s_count\(0) & (\RAM|Mux5~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|Mux5~48_combout\,
	datac => \RAM|Mux5~43_combout\,
	datad => \RAM|Mux5~50_combout\,
	combout => \RAM|Mux5~51_combout\);

-- Location: LCCOMB_X74_Y24_N28
\RAM|s_memory[110][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[110][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[110][2]~feeder_combout\);

-- Location: FF_X74_Y24_N29
\RAM|s_memory[110][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[110][2]~feeder_combout\,
	ena => \RAM|s_memory[110][3]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[110][2]~q\);

-- Location: FF_X74_Y25_N7
\RAM|s_memory[102][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[102][1]~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[102][2]~q\);

-- Location: LCCOMB_X74_Y25_N6
\RAM|Mux5~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~73_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(3) & (\RAM|s_memory[110][2]~q\)) # (!\Counter|s_count\(3) & ((\RAM|s_memory[102][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[110][2]~q\,
	datac => \RAM|s_memory[102][2]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux5~73_combout\);

-- Location: LCCOMB_X74_Y25_N4
\RAM|s_memory[103][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[103][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[103][2]~feeder_combout\);

-- Location: FF_X74_Y25_N5
\RAM|s_memory[103][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[103][2]~feeder_combout\,
	ena => \RAM|s_memory[103][1]~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[103][2]~q\);

-- Location: FF_X74_Y24_N15
\RAM|s_memory[111][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[111][5]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[111][2]~q\);

-- Location: LCCOMB_X74_Y24_N14
\RAM|Mux5~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~74_combout\ = (\RAM|Mux5~73_combout\ & (((\RAM|s_memory[111][2]~q\) # (!\Counter|s_count\(0))))) # (!\RAM|Mux5~73_combout\ & (\RAM|s_memory[103][2]~q\ & ((\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~73_combout\,
	datab => \RAM|s_memory[103][2]~q\,
	datac => \RAM|s_memory[111][2]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux5~74_combout\);

-- Location: LCCOMB_X75_Y25_N12
\RAM|s_memory[119][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[119][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[119][2]~feeder_combout\);

-- Location: FF_X75_Y25_N13
\RAM|s_memory[119][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[119][2]~feeder_combout\,
	ena => \RAM|s_memory[119][6]~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[119][2]~q\);

-- Location: FF_X75_Y24_N21
\RAM|s_memory[127][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[127][1]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[127][2]~q\);

-- Location: LCCOMB_X73_Y25_N10
\RAM|s_memory[126][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[126][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[126][2]~feeder_combout\);

-- Location: FF_X73_Y25_N11
\RAM|s_memory[126][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[126][2]~feeder_combout\,
	ena => \RAM|s_memory[126][1]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[126][2]~q\);

-- Location: FF_X75_Y25_N15
\RAM|s_memory[118][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[118][3]~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[118][2]~q\);

-- Location: LCCOMB_X75_Y25_N14
\RAM|Mux5~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~80_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(3) & (\RAM|s_memory[126][2]~q\)) # (!\Counter|s_count\(3) & ((\RAM|s_memory[118][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[126][2]~q\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[118][2]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux5~80_combout\);

-- Location: LCCOMB_X75_Y24_N20
\RAM|Mux5~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~81_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux5~80_combout\ & ((\RAM|s_memory[127][2]~q\))) # (!\RAM|Mux5~80_combout\ & (\RAM|s_memory[119][2]~q\)))) # (!\Counter|s_count\(0) & (((\RAM|Mux5~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[119][2]~q\,
	datac => \RAM|s_memory[127][2]~q\,
	datad => \RAM|Mux5~80_combout\,
	combout => \RAM|Mux5~81_combout\);

-- Location: LCCOMB_X69_Y25_N26
\RAM|s_memory[78][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[78][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[78][2]~feeder_combout\);

-- Location: FF_X69_Y25_N27
\RAM|s_memory[78][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[78][2]~feeder_combout\,
	ena => \RAM|s_memory[78][4]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[78][2]~q\);

-- Location: FF_X69_Y25_N13
\RAM|s_memory[70][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[70][5]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[70][2]~q\);

-- Location: LCCOMB_X69_Y25_N12
\RAM|Mux5~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~77_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(3) & (\RAM|s_memory[78][2]~q\)) # (!\Counter|s_count\(3) & ((\RAM|s_memory[70][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[78][2]~q\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[70][2]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux5~77_combout\);

-- Location: FF_X66_Y29_N21
\RAM|s_memory[79][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[79][1]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[79][2]~q\);

-- Location: LCCOMB_X67_Y25_N24
\RAM|s_memory[71][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[71][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[71][2]~feeder_combout\);

-- Location: FF_X67_Y25_N25
\RAM|s_memory[71][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[71][2]~feeder_combout\,
	ena => \RAM|s_memory[71][2]~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[71][2]~q\);

-- Location: LCCOMB_X66_Y29_N20
\RAM|Mux5~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~78_combout\ = (\RAM|Mux5~77_combout\ & (((\RAM|s_memory[79][2]~q\)) # (!\Counter|s_count\(0)))) # (!\RAM|Mux5~77_combout\ & (\Counter|s_count\(0) & ((\RAM|s_memory[71][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~77_combout\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[79][2]~q\,
	datad => \RAM|s_memory[71][2]~q\,
	combout => \RAM|Mux5~78_combout\);

-- Location: LCCOMB_X69_Y29_N2
\RAM|s_memory[94][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[94][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[94][2]~feeder_combout\);

-- Location: FF_X69_Y29_N3
\RAM|s_memory[94][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[94][2]~feeder_combout\,
	ena => \RAM|s_memory[94][3]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[94][2]~q\);

-- Location: FF_X68_Y25_N19
\RAM|s_memory[86][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[86][6]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[86][2]~q\);

-- Location: LCCOMB_X68_Y25_N18
\RAM|Mux5~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~75_combout\ = (\Counter|s_count\(3) & ((\RAM|s_memory[94][2]~q\) # ((\Counter|s_count\(0))))) # (!\Counter|s_count\(3) & (((\RAM|s_memory[86][2]~q\ & !\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[94][2]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[86][2]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux5~75_combout\);

-- Location: FF_X69_Y29_N29
\RAM|s_memory[95][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[95][5]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[95][2]~q\);

-- Location: LCCOMB_X68_Y28_N6
\RAM|s_memory[87][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[87][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[87][2]~feeder_combout\);

-- Location: FF_X68_Y28_N7
\RAM|s_memory[87][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[87][2]~feeder_combout\,
	ena => \RAM|s_memory[87][6]~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[87][2]~q\);

-- Location: LCCOMB_X69_Y29_N28
\RAM|Mux5~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~76_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux5~75_combout\ & (\RAM|s_memory[95][2]~q\)) # (!\RAM|Mux5~75_combout\ & ((\RAM|s_memory[87][2]~q\))))) # (!\Counter|s_count\(0) & (\RAM|Mux5~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|Mux5~75_combout\,
	datac => \RAM|s_memory[95][2]~q\,
	datad => \RAM|s_memory[87][2]~q\,
	combout => \RAM|Mux5~76_combout\);

-- Location: LCCOMB_X70_Y32_N14
\RAM|Mux5~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~79_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(4) & ((\RAM|Mux5~76_combout\))) # (!\Counter|s_count\(4) & (\RAM|Mux5~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux5~78_combout\,
	datac => \Counter|s_count\(4),
	datad => \RAM|Mux5~76_combout\,
	combout => \RAM|Mux5~79_combout\);

-- Location: LCCOMB_X75_Y24_N26
\RAM|Mux5~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~82_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux5~79_combout\ & ((\RAM|Mux5~81_combout\))) # (!\RAM|Mux5~79_combout\ & (\RAM|Mux5~74_combout\)))) # (!\Counter|s_count\(5) & (((\RAM|Mux5~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~74_combout\,
	datab => \RAM|Mux5~81_combout\,
	datac => \Counter|s_count\(5),
	datad => \RAM|Mux5~79_combout\,
	combout => \RAM|Mux5~82_combout\);

-- Location: LCCOMB_X76_Y24_N26
\RAM|Mux5~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~83_combout\ = (\RAM|Mux5~72_combout\ & (((\RAM|Mux5~82_combout\) # (!\Counter|s_count\(6))))) # (!\RAM|Mux5~72_combout\ & (\RAM|Mux5~51_combout\ & ((\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~72_combout\,
	datab => \RAM|Mux5~51_combout\,
	datac => \RAM|Mux5~82_combout\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux5~83_combout\);

-- Location: LCCOMB_X67_Y31_N14
\RAM|s_memory[61][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[61][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[61][2]~feeder_combout\);

-- Location: FF_X67_Y31_N15
\RAM|s_memory[61][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[61][2]~feeder_combout\,
	ena => \RAM|s_memory[61][5]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[61][2]~q\);

-- Location: FF_X67_Y31_N21
\RAM|s_memory[125][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[125][1]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[125][2]~q\);

-- Location: FF_X67_Y33_N23
\RAM|s_memory[53][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[53][7]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[53][2]~q\);

-- Location: LCCOMB_X67_Y33_N0
\RAM|s_memory[117][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[117][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[117][2]~feeder_combout\);

-- Location: FF_X67_Y33_N1
\RAM|s_memory[117][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[117][2]~feeder_combout\,
	ena => \RAM|s_memory[117][0]~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[117][2]~q\);

-- Location: LCCOMB_X67_Y33_N22
\RAM|Mux5~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~122_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(6))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(6) & ((\RAM|s_memory[117][2]~q\))) # (!\Counter|s_count\(6) & (\RAM|s_memory[53][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[53][2]~q\,
	datad => \RAM|s_memory[117][2]~q\,
	combout => \RAM|Mux5~122_combout\);

-- Location: LCCOMB_X67_Y31_N20
\RAM|Mux5~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~123_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux5~122_combout\ & ((\RAM|s_memory[125][2]~q\))) # (!\RAM|Mux5~122_combout\ & (\RAM|s_memory[61][2]~q\)))) # (!\Counter|s_count\(3) & (((\RAM|Mux5~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[61][2]~q\,
	datac => \RAM|s_memory[125][2]~q\,
	datad => \RAM|Mux5~122_combout\,
	combout => \RAM|Mux5~123_combout\);

-- Location: FF_X67_Y32_N27
\RAM|s_memory[49][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[49][0]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[49][2]~q\);

-- Location: LCCOMB_X69_Y31_N2
\RAM|s_memory[57][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[57][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[57][2]~feeder_combout\);

-- Location: FF_X69_Y31_N3
\RAM|s_memory[57][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[57][2]~feeder_combout\,
	ena => \RAM|s_memory[57][7]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[57][2]~q\);

-- Location: LCCOMB_X67_Y32_N26
\RAM|Mux5~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~115_combout\ = (\Counter|s_count\(6) & (\Counter|s_count\(3))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(3) & ((\RAM|s_memory[57][2]~q\))) # (!\Counter|s_count\(3) & (\RAM|s_memory[49][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[49][2]~q\,
	datad => \RAM|s_memory[57][2]~q\,
	combout => \RAM|Mux5~115_combout\);

-- Location: LCCOMB_X66_Y32_N2
\RAM|s_memory[113][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[113][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[113][2]~feeder_combout\);

-- Location: FF_X66_Y32_N3
\RAM|s_memory[113][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[113][2]~feeder_combout\,
	ena => \RAM|s_memory[113][4]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[113][2]~q\);

-- Location: FF_X69_Y32_N11
\RAM|s_memory[121][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[121][6]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[121][2]~q\);

-- Location: LCCOMB_X69_Y32_N10
\RAM|Mux5~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~116_combout\ = (\RAM|Mux5~115_combout\ & (((\RAM|s_memory[121][2]~q\) # (!\Counter|s_count\(6))))) # (!\RAM|Mux5~115_combout\ & (\RAM|s_memory[113][2]~q\ & ((\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~115_combout\,
	datab => \RAM|s_memory[113][2]~q\,
	datac => \RAM|s_memory[121][2]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux5~116_combout\);

-- Location: FF_X68_Y33_N3
\RAM|s_memory[52][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[52][3]~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[52][2]~q\);

-- Location: LCCOMB_X68_Y31_N12
\RAM|s_memory[60][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[60][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[60][2]~feeder_combout\);

-- Location: FF_X68_Y31_N13
\RAM|s_memory[60][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[60][2]~feeder_combout\,
	ena => \RAM|s_memory[60][7]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[60][2]~q\);

-- Location: LCCOMB_X68_Y33_N2
\RAM|Mux5~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~117_combout\ = (\Counter|s_count\(3) & ((\Counter|s_count\(6)) # ((\RAM|s_memory[60][2]~q\)))) # (!\Counter|s_count\(3) & (!\Counter|s_count\(6) & (\RAM|s_memory[52][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[52][2]~q\,
	datad => \RAM|s_memory[60][2]~q\,
	combout => \RAM|Mux5~117_combout\);

-- Location: LCCOMB_X73_Y29_N18
\RAM|s_memory[116][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[116][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[116][2]~feeder_combout\);

-- Location: FF_X73_Y29_N19
\RAM|s_memory[116][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[116][2]~feeder_combout\,
	ena => \RAM|s_memory[116][1]~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[116][2]~q\);

-- Location: FF_X73_Y29_N13
\RAM|s_memory[124][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[124][1]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[124][2]~q\);

-- Location: LCCOMB_X73_Y29_N12
\RAM|Mux5~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~118_combout\ = (\RAM|Mux5~117_combout\ & (((\RAM|s_memory[124][2]~q\) # (!\Counter|s_count\(6))))) # (!\RAM|Mux5~117_combout\ & (\RAM|s_memory[116][2]~q\ & ((\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~117_combout\,
	datab => \RAM|s_memory[116][2]~q\,
	datac => \RAM|s_memory[124][2]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux5~118_combout\);

-- Location: LCCOMB_X69_Y33_N12
\RAM|s_memory[112][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[112][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[112][2]~feeder_combout\);

-- Location: FF_X69_Y33_N13
\RAM|s_memory[112][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[112][2]~feeder_combout\,
	ena => \RAM|s_memory[112][3]~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[112][2]~q\);

-- Location: FF_X66_Y33_N17
\RAM|s_memory[120][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[120][6]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[120][2]~q\);

-- Location: LCCOMB_X68_Y30_N28
\RAM|s_memory[56][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[56][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[56][2]~feeder_combout\);

-- Location: FF_X68_Y30_N29
\RAM|s_memory[56][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[56][2]~feeder_combout\,
	ena => \RAM|s_memory[56][7]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[56][2]~q\);

-- Location: FF_X69_Y33_N15
\RAM|s_memory[48][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[48][5]~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[48][2]~q\);

-- Location: LCCOMB_X69_Y33_N14
\RAM|Mux5~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~119_combout\ = (\Counter|s_count\(3) & ((\RAM|s_memory[56][2]~q\) # ((\Counter|s_count\(6))))) # (!\Counter|s_count\(3) & (((\RAM|s_memory[48][2]~q\ & !\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[56][2]~q\,
	datac => \RAM|s_memory[48][2]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux5~119_combout\);

-- Location: LCCOMB_X66_Y33_N16
\RAM|Mux5~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~120_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux5~119_combout\ & ((\RAM|s_memory[120][2]~q\))) # (!\RAM|Mux5~119_combout\ & (\RAM|s_memory[112][2]~q\)))) # (!\Counter|s_count\(6) & (((\RAM|Mux5~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[112][2]~q\,
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[120][2]~q\,
	datad => \RAM|Mux5~119_combout\,
	combout => \RAM|Mux5~120_combout\);

-- Location: LCCOMB_X73_Y29_N22
\RAM|Mux5~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~121_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux5~118_combout\) # ((\Counter|s_count\(0))))) # (!\Counter|s_count\(2) & (((\RAM|Mux5~120_combout\ & !\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~118_combout\,
	datab => \Counter|s_count\(2),
	datac => \RAM|Mux5~120_combout\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux5~121_combout\);

-- Location: LCCOMB_X73_Y29_N0
\RAM|Mux5~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~124_combout\ = (\RAM|Mux5~121_combout\ & ((\RAM|Mux5~123_combout\) # ((!\Counter|s_count\(0))))) # (!\RAM|Mux5~121_combout\ & (((\RAM|Mux5~116_combout\ & \Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~123_combout\,
	datab => \RAM|Mux5~116_combout\,
	datac => \RAM|Mux5~121_combout\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux5~124_combout\);

-- Location: LCCOMB_X76_Y25_N30
\RAM|s_memory[44][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[44][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[44][2]~feeder_combout\);

-- Location: FF_X76_Y25_N31
\RAM|s_memory[44][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[44][2]~feeder_combout\,
	ena => \RAM|s_memory[44][2]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[44][2]~q\);

-- Location: LCCOMB_X75_Y26_N6
\RAM|s_memory[100][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[100][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[100][2]~feeder_combout\);

-- Location: FF_X75_Y26_N7
\RAM|s_memory[100][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[100][2]~feeder_combout\,
	ena => \RAM|s_memory[100][6]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[100][2]~q\);

-- Location: FF_X74_Y29_N27
\RAM|s_memory[36][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[36][5]~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[36][2]~q\);

-- Location: LCCOMB_X74_Y29_N26
\RAM|Mux5~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~86_combout\ = (\Counter|s_count\(3) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(6) & (\RAM|s_memory[100][2]~q\)) # (!\Counter|s_count\(6) & ((\RAM|s_memory[36][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[100][2]~q\,
	datac => \RAM|s_memory[36][2]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux5~86_combout\);

-- Location: FF_X76_Y29_N21
\RAM|s_memory[108][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[108][1]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[108][2]~q\);

-- Location: LCCOMB_X76_Y29_N20
\RAM|Mux5~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~87_combout\ = (\RAM|Mux5~86_combout\ & (((\RAM|s_memory[108][2]~q\) # (!\Counter|s_count\(3))))) # (!\RAM|Mux5~86_combout\ & (\RAM|s_memory[44][2]~q\ & ((\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[44][2]~q\,
	datab => \RAM|Mux5~86_combout\,
	datac => \RAM|s_memory[108][2]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux5~87_combout\);

-- Location: FF_X74_Y30_N7
\RAM|s_memory[32][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[32][5]~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[32][2]~q\);

-- Location: LCCOMB_X74_Y30_N12
\RAM|s_memory[96][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[96][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[96][2]~feeder_combout\);

-- Location: FF_X74_Y30_N13
\RAM|s_memory[96][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[96][2]~feeder_combout\,
	ena => \RAM|s_memory[96][1]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[96][2]~q\);

-- Location: LCCOMB_X74_Y30_N6
\RAM|Mux5~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~88_combout\ = (\Counter|s_count\(6) & ((\Counter|s_count\(3)) # ((\RAM|s_memory[96][2]~q\)))) # (!\Counter|s_count\(6) & (!\Counter|s_count\(3) & (\RAM|s_memory[32][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[32][2]~q\,
	datad => \RAM|s_memory[96][2]~q\,
	combout => \RAM|Mux5~88_combout\);

-- Location: FF_X75_Y27_N25
\RAM|s_memory[104][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[104][6]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[104][2]~q\);

-- Location: LCCOMB_X75_Y27_N14
\RAM|s_memory[40][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[40][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[40][2]~feeder_combout\);

-- Location: FF_X75_Y27_N15
\RAM|s_memory[40][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[40][2]~feeder_combout\,
	ena => \RAM|s_memory[40][4]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[40][2]~q\);

-- Location: LCCOMB_X75_Y27_N24
\RAM|Mux5~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~89_combout\ = (\RAM|Mux5~88_combout\ & (((\RAM|s_memory[104][2]~q\)) # (!\Counter|s_count\(3)))) # (!\RAM|Mux5~88_combout\ & (\Counter|s_count\(3) & ((\RAM|s_memory[40][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~88_combout\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[104][2]~q\,
	datad => \RAM|s_memory[40][2]~q\,
	combout => \RAM|Mux5~89_combout\);

-- Location: LCCOMB_X73_Y29_N10
\RAM|Mux5~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~90_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(2))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(2) & (\RAM|Mux5~87_combout\)) # (!\Counter|s_count\(2) & ((\RAM|Mux5~89_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~87_combout\,
	datab => \Counter|s_count\(0),
	datac => \Counter|s_count\(2),
	datad => \RAM|Mux5~89_combout\,
	combout => \RAM|Mux5~90_combout\);

-- Location: LCCOMB_X74_Y26_N0
\RAM|s_memory[45][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[45][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[45][2]~feeder_combout\);

-- Location: FF_X74_Y26_N1
\RAM|s_memory[45][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[45][2]~feeder_combout\,
	ena => \RAM|s_memory[45][2]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[45][2]~q\);

-- Location: FF_X74_Y26_N11
\RAM|s_memory[109][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[109][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[109][2]~q\);

-- Location: FF_X74_Y27_N21
\RAM|s_memory[37][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[37][4]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[37][2]~q\);

-- Location: LCCOMB_X74_Y27_N18
\RAM|s_memory[101][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[101][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[101][2]~feeder_combout\);

-- Location: FF_X74_Y27_N19
\RAM|s_memory[101][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[101][2]~feeder_combout\,
	ena => \RAM|s_memory[101][6]~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[101][2]~q\);

-- Location: LCCOMB_X74_Y27_N20
\RAM|Mux5~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~91_combout\ = (\Counter|s_count\(6) & ((\Counter|s_count\(3)) # ((\RAM|s_memory[101][2]~q\)))) # (!\Counter|s_count\(6) & (!\Counter|s_count\(3) & (\RAM|s_memory[37][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[37][2]~q\,
	datad => \RAM|s_memory[101][2]~q\,
	combout => \RAM|Mux5~91_combout\);

-- Location: LCCOMB_X74_Y26_N10
\RAM|Mux5~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~92_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux5~91_combout\ & ((\RAM|s_memory[109][2]~q\))) # (!\RAM|Mux5~91_combout\ & (\RAM|s_memory[45][2]~q\)))) # (!\Counter|s_count\(3) & (((\RAM|Mux5~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[45][2]~q\,
	datac => \RAM|s_memory[109][2]~q\,
	datad => \RAM|Mux5~91_combout\,
	combout => \RAM|Mux5~92_combout\);

-- Location: LCCOMB_X73_Y30_N12
\RAM|s_memory[41][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[41][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[41][2]~feeder_combout\);

-- Location: FF_X73_Y30_N13
\RAM|s_memory[41][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[41][2]~feeder_combout\,
	ena => \RAM|s_memory[41][2]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[41][2]~q\);

-- Location: FF_X75_Y28_N1
\RAM|s_memory[105][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[105][1]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[105][2]~q\);

-- Location: FF_X73_Y28_N13
\RAM|s_memory[33][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[33][7]~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[33][2]~q\);

-- Location: LCCOMB_X73_Y28_N6
\RAM|s_memory[97][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[97][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[97][2]~feeder_combout\);

-- Location: FF_X73_Y28_N7
\RAM|s_memory[97][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[97][2]~feeder_combout\,
	ena => \RAM|s_memory[97][0]~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[97][2]~q\);

-- Location: LCCOMB_X73_Y28_N12
\RAM|Mux5~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~84_combout\ = (\Counter|s_count\(6) & ((\Counter|s_count\(3)) # ((\RAM|s_memory[97][2]~q\)))) # (!\Counter|s_count\(6) & (!\Counter|s_count\(3) & (\RAM|s_memory[33][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[33][2]~q\,
	datad => \RAM|s_memory[97][2]~q\,
	combout => \RAM|Mux5~84_combout\);

-- Location: LCCOMB_X75_Y28_N0
\RAM|Mux5~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~85_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux5~84_combout\ & ((\RAM|s_memory[105][2]~q\))) # (!\RAM|Mux5~84_combout\ & (\RAM|s_memory[41][2]~q\)))) # (!\Counter|s_count\(3) & (((\RAM|Mux5~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[41][2]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[105][2]~q\,
	datad => \RAM|Mux5~84_combout\,
	combout => \RAM|Mux5~85_combout\);

-- Location: LCCOMB_X73_Y29_N8
\RAM|Mux5~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~93_combout\ = (\RAM|Mux5~90_combout\ & ((\RAM|Mux5~92_combout\) # ((!\Counter|s_count\(0))))) # (!\RAM|Mux5~90_combout\ & (((\Counter|s_count\(0) & \RAM|Mux5~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~90_combout\,
	datab => \RAM|Mux5~92_combout\,
	datac => \Counter|s_count\(0),
	datad => \RAM|Mux5~85_combout\,
	combout => \RAM|Mux5~93_combout\);

-- Location: LCCOMB_X68_Y29_N28
\RAM|s_memory[92][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[92][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[92][2]~feeder_combout\);

-- Location: FF_X68_Y29_N29
\RAM|s_memory[92][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[92][2]~feeder_combout\,
	ena => \RAM|s_memory[92][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[92][2]~q\);

-- Location: FF_X68_Y32_N23
\RAM|s_memory[84][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[84][1]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[84][2]~q\);

-- Location: LCCOMB_X68_Y32_N22
\RAM|Mux5~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~101_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(3) & (\RAM|s_memory[92][2]~q\)) # (!\Counter|s_count\(3) & ((\RAM|s_memory[84][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[92][2]~q\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[84][2]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux5~101_combout\);

-- Location: FF_X67_Y30_N29
\RAM|s_memory[93][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[93][0]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[93][2]~q\);

-- Location: LCCOMB_X67_Y29_N0
\RAM|s_memory[85][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[85][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[85][2]~feeder_combout\);

-- Location: FF_X67_Y29_N1
\RAM|s_memory[85][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[85][2]~feeder_combout\,
	ena => \RAM|s_memory[85][1]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[85][2]~q\);

-- Location: LCCOMB_X67_Y30_N28
\RAM|Mux5~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~102_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux5~101_combout\ & (\RAM|s_memory[93][2]~q\)) # (!\RAM|Mux5~101_combout\ & ((\RAM|s_memory[85][2]~q\))))) # (!\Counter|s_count\(0) & (\RAM|Mux5~101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|Mux5~101_combout\,
	datac => \RAM|s_memory[93][2]~q\,
	datad => \RAM|s_memory[85][2]~q\,
	combout => \RAM|Mux5~102_combout\);

-- Location: LCCOMB_X70_Y31_N10
\RAM|s_memory[24][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[24][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[24][2]~feeder_combout\);

-- Location: FF_X70_Y31_N11
\RAM|s_memory[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[24][2]~feeder_combout\,
	ena => \RAM|s_memory[24][6]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[24][2]~q\);

-- Location: FF_X70_Y31_N13
\RAM|s_memory[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[25][0]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[25][2]~q\);

-- Location: FF_X70_Y32_N29
\RAM|s_memory[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[16][7]~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[16][2]~q\);

-- Location: LCCOMB_X67_Y32_N24
\RAM|s_memory[17][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[17][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[17][2]~feeder_combout\);

-- Location: FF_X67_Y32_N25
\RAM|s_memory[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[17][2]~feeder_combout\,
	ena => \RAM|s_memory[17][7]~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[17][2]~q\);

-- Location: LCCOMB_X70_Y32_N28
\RAM|Mux5~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~98_combout\ = (\Counter|s_count\(0) & ((\Counter|s_count\(3)) # ((\RAM|s_memory[17][2]~q\)))) # (!\Counter|s_count\(0) & (!\Counter|s_count\(3) & (\RAM|s_memory[16][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[16][2]~q\,
	datad => \RAM|s_memory[17][2]~q\,
	combout => \RAM|Mux5~98_combout\);

-- Location: LCCOMB_X70_Y31_N12
\RAM|Mux5~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~99_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux5~98_combout\ & ((\RAM|s_memory[25][2]~q\))) # (!\RAM|Mux5~98_combout\ & (\RAM|s_memory[24][2]~q\)))) # (!\Counter|s_count\(3) & (((\RAM|Mux5~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[24][2]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[25][2]~q\,
	datad => \RAM|Mux5~98_combout\,
	combout => \RAM|Mux5~99_combout\);

-- Location: FF_X77_Y27_N19
\RAM|s_memory[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[20][5]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[20][2]~q\);

-- Location: LCCOMB_X77_Y28_N30
\RAM|s_memory[21][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[21][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[21][2]~feeder_combout\);

-- Location: FF_X77_Y28_N31
\RAM|s_memory[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[21][2]~feeder_combout\,
	ena => \RAM|s_memory[21][0]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[21][2]~q\);

-- Location: LCCOMB_X77_Y27_N18
\RAM|Mux5~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~96_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(0))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(0) & ((\RAM|s_memory[21][2]~q\))) # (!\Counter|s_count\(0) & (\RAM|s_memory[20][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[20][2]~q\,
	datad => \RAM|s_memory[21][2]~q\,
	combout => \RAM|Mux5~96_combout\);

-- Location: FF_X77_Y27_N13
\RAM|s_memory[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[29][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[29][2]~q\);

-- Location: LCCOMB_X68_Y31_N6
\RAM|s_memory[28][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[28][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[28][2]~feeder_combout\);

-- Location: FF_X68_Y31_N7
\RAM|s_memory[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[28][2]~feeder_combout\,
	ena => \RAM|s_memory[28][3]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[28][2]~q\);

-- Location: LCCOMB_X77_Y27_N12
\RAM|Mux5~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~97_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux5~96_combout\ & (\RAM|s_memory[29][2]~q\)) # (!\RAM|Mux5~96_combout\ & ((\RAM|s_memory[28][2]~q\))))) # (!\Counter|s_count\(3) & (\RAM|Mux5~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|Mux5~96_combout\,
	datac => \RAM|s_memory[29][2]~q\,
	datad => \RAM|s_memory[28][2]~q\,
	combout => \RAM|Mux5~97_combout\);

-- Location: LCCOMB_X70_Y31_N2
\RAM|Mux5~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~100_combout\ = (\Counter|s_count\(2) & (((\RAM|Mux5~97_combout\) # (\Counter|s_count\(6))))) # (!\Counter|s_count\(2) & (\RAM|Mux5~99_combout\ & ((!\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~99_combout\,
	datab => \RAM|Mux5~97_combout\,
	datac => \Counter|s_count\(2),
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux5~100_combout\);

-- Location: LCCOMB_X66_Y32_N16
\RAM|s_memory[81][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[81][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[81][2]~feeder_combout\);

-- Location: FF_X66_Y32_N17
\RAM|s_memory[81][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[81][2]~feeder_combout\,
	ena => \RAM|s_memory[81][5]~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[81][2]~q\);

-- Location: FF_X69_Y32_N5
\RAM|s_memory[89][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[89][1]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[89][2]~q\);

-- Location: LCCOMB_X72_Y30_N24
\RAM|s_memory[88][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[88][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[88][2]~feeder_combout\);

-- Location: FF_X72_Y30_N25
\RAM|s_memory[88][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[88][2]~feeder_combout\,
	ena => \RAM|s_memory[88][0]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[88][2]~q\);

-- Location: FF_X69_Y30_N5
\RAM|s_memory[80][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[80][0]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[80][2]~q\);

-- Location: LCCOMB_X69_Y30_N4
\RAM|Mux5~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~94_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(3) & (\RAM|s_memory[88][2]~q\)) # (!\Counter|s_count\(3) & ((\RAM|s_memory[80][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[88][2]~q\,
	datac => \RAM|s_memory[80][2]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux5~94_combout\);

-- Location: LCCOMB_X69_Y32_N4
\RAM|Mux5~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~95_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux5~94_combout\ & ((\RAM|s_memory[89][2]~q\))) # (!\RAM|Mux5~94_combout\ & (\RAM|s_memory[81][2]~q\)))) # (!\Counter|s_count\(0) & (((\RAM|Mux5~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[81][2]~q\,
	datac => \RAM|s_memory[89][2]~q\,
	datad => \RAM|Mux5~94_combout\,
	combout => \RAM|Mux5~95_combout\);

-- Location: LCCOMB_X70_Y31_N16
\RAM|Mux5~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~103_combout\ = (\RAM|Mux5~100_combout\ & ((\RAM|Mux5~102_combout\) # ((!\Counter|s_count\(6))))) # (!\RAM|Mux5~100_combout\ & (((\RAM|Mux5~95_combout\ & \Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~102_combout\,
	datab => \RAM|Mux5~100_combout\,
	datac => \RAM|Mux5~95_combout\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux5~103_combout\);

-- Location: LCCOMB_X72_Y29_N8
\RAM|s_memory[76][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[76][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[76][2]~feeder_combout\);

-- Location: FF_X72_Y29_N9
\RAM|s_memory[76][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[76][2]~feeder_combout\,
	ena => \RAM|s_memory[76][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[76][2]~q\);

-- Location: FF_X75_Y29_N11
\RAM|s_memory[77][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[77][1]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[77][2]~q\);

-- Location: LCCOMB_X76_Y28_N6
\RAM|s_memory[69][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[69][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[69][2]~feeder_combout\);

-- Location: FF_X76_Y28_N7
\RAM|s_memory[69][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[69][2]~feeder_combout\,
	ena => \RAM|s_memory[69][7]~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[69][2]~q\);

-- Location: FF_X75_Y26_N1
\RAM|s_memory[68][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[68][6]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[68][2]~q\);

-- Location: LCCOMB_X75_Y26_N0
\RAM|Mux5~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~111_combout\ = (\Counter|s_count\(3) & (((\Counter|s_count\(0))))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(0) & (\RAM|s_memory[69][2]~q\)) # (!\Counter|s_count\(0) & ((\RAM|s_memory[68][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[69][2]~q\,
	datac => \RAM|s_memory[68][2]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux5~111_combout\);

-- Location: LCCOMB_X75_Y29_N10
\RAM|Mux5~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~112_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux5~111_combout\ & ((\RAM|s_memory[77][2]~q\))) # (!\RAM|Mux5~111_combout\ & (\RAM|s_memory[76][2]~q\)))) # (!\Counter|s_count\(3) & (((\RAM|Mux5~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[76][2]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[77][2]~q\,
	datad => \RAM|Mux5~111_combout\,
	combout => \RAM|Mux5~112_combout\);

-- Location: FF_X75_Y30_N23
\RAM|s_memory[64][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[64][1]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[64][2]~q\);

-- Location: LCCOMB_X70_Y28_N6
\RAM|s_memory[65][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[65][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[65][2]~feeder_combout\);

-- Location: FF_X70_Y28_N7
\RAM|s_memory[65][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[65][2]~feeder_combout\,
	ena => \RAM|s_memory[65][7]~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[65][2]~q\);

-- Location: LCCOMB_X75_Y30_N22
\RAM|Mux5~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~104_combout\ = (\Counter|s_count\(0) & ((\Counter|s_count\(3)) # ((\RAM|s_memory[65][2]~q\)))) # (!\Counter|s_count\(0) & (!\Counter|s_count\(3) & (\RAM|s_memory[64][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[64][2]~q\,
	datad => \RAM|s_memory[65][2]~q\,
	combout => \RAM|Mux5~104_combout\);

-- Location: FF_X70_Y30_N31
\RAM|s_memory[73][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[73][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[73][2]~q\);

-- Location: LCCOMB_X76_Y30_N12
\RAM|s_memory[72][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[72][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[72][2]~feeder_combout\);

-- Location: FF_X76_Y30_N13
\RAM|s_memory[72][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[72][2]~feeder_combout\,
	ena => \RAM|s_memory[72][6]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[72][2]~q\);

-- Location: LCCOMB_X70_Y30_N30
\RAM|Mux5~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~105_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux5~104_combout\ & (\RAM|s_memory[73][2]~q\)) # (!\RAM|Mux5~104_combout\ & ((\RAM|s_memory[72][2]~q\))))) # (!\Counter|s_count\(3) & (\RAM|Mux5~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|Mux5~104_combout\,
	datac => \RAM|s_memory[73][2]~q\,
	datad => \RAM|s_memory[72][2]~q\,
	combout => \RAM|Mux5~105_combout\);

-- Location: LCCOMB_X76_Y29_N22
\RAM|s_memory[8][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[8][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[8][2]~feeder_combout\);

-- Location: FF_X76_Y29_N23
\RAM|s_memory[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[8][2]~feeder_combout\,
	ena => \RAM|s_memory[8][6]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[8][2]~q\);

-- Location: FF_X70_Y25_N19
\RAM|s_memory[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[9][7]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[9][2]~q\);

-- Location: FF_X66_Y33_N15
\RAM|s_memory[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[0][3]~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[0][2]~q\);

-- Location: LCCOMB_X65_Y33_N14
\RAM|s_memory[1][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[1][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[1][2]~feeder_combout\);

-- Location: FF_X65_Y33_N15
\RAM|s_memory[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[1][2]~feeder_combout\,
	ena => \RAM|s_memory[1][0]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[1][2]~q\);

-- Location: LCCOMB_X66_Y33_N14
\RAM|Mux5~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~108_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(0))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(0) & ((\RAM|s_memory[1][2]~q\))) # (!\Counter|s_count\(0) & (\RAM|s_memory[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[0][2]~q\,
	datad => \RAM|s_memory[1][2]~q\,
	combout => \RAM|Mux5~108_combout\);

-- Location: LCCOMB_X70_Y25_N18
\RAM|Mux5~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~109_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux5~108_combout\ & ((\RAM|s_memory[9][2]~q\))) # (!\RAM|Mux5~108_combout\ & (\RAM|s_memory[8][2]~q\)))) # (!\Counter|s_count\(3) & (((\RAM|Mux5~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[8][2]~q\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[9][2]~q\,
	datad => \RAM|Mux5~108_combout\,
	combout => \RAM|Mux5~109_combout\);

-- Location: FF_X74_Y29_N21
\RAM|s_memory[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[4][1]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[4][2]~q\);

-- Location: LCCOMB_X76_Y28_N0
\RAM|s_memory[5][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[5][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[5][2]~feeder_combout\);

-- Location: FF_X76_Y28_N1
\RAM|s_memory[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[5][2]~feeder_combout\,
	ena => \RAM|s_memory[5][5]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[5][2]~q\);

-- Location: LCCOMB_X74_Y29_N20
\RAM|Mux5~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~106_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(0))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(0) & ((\RAM|s_memory[5][2]~q\))) # (!\Counter|s_count\(0) & (\RAM|s_memory[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[4][2]~q\,
	datad => \RAM|s_memory[5][2]~q\,
	combout => \RAM|Mux5~106_combout\);

-- Location: FF_X70_Y25_N21
\RAM|s_memory[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[13][2]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[13][2]~q\);

-- Location: LCCOMB_X76_Y25_N16
\RAM|s_memory[12][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[12][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[12][2]~feeder_combout\);

-- Location: FF_X76_Y25_N17
\RAM|s_memory[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[12][2]~feeder_combout\,
	ena => \RAM|s_memory[12][2]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[12][2]~q\);

-- Location: LCCOMB_X70_Y25_N20
\RAM|Mux5~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~107_combout\ = (\RAM|Mux5~106_combout\ & (((\RAM|s_memory[13][2]~q\)) # (!\Counter|s_count\(3)))) # (!\RAM|Mux5~106_combout\ & (\Counter|s_count\(3) & ((\RAM|s_memory[12][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~106_combout\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[13][2]~q\,
	datad => \RAM|s_memory[12][2]~q\,
	combout => \RAM|Mux5~107_combout\);

-- Location: LCCOMB_X70_Y25_N12
\RAM|Mux5~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~110_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(6)) # (\RAM|Mux5~107_combout\)))) # (!\Counter|s_count\(2) & (\RAM|Mux5~109_combout\ & (!\Counter|s_count\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|Mux5~109_combout\,
	datac => \Counter|s_count\(6),
	datad => \RAM|Mux5~107_combout\,
	combout => \RAM|Mux5~110_combout\);

-- Location: LCCOMB_X75_Y29_N24
\RAM|Mux5~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~113_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux5~110_combout\ & (\RAM|Mux5~112_combout\)) # (!\RAM|Mux5~110_combout\ & ((\RAM|Mux5~105_combout\))))) # (!\Counter|s_count\(6) & (((\RAM|Mux5~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~112_combout\,
	datab => \RAM|Mux5~105_combout\,
	datac => \Counter|s_count\(6),
	datad => \RAM|Mux5~110_combout\,
	combout => \RAM|Mux5~113_combout\);

-- Location: LCCOMB_X74_Y29_N2
\RAM|Mux5~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~114_combout\ = (\Counter|s_count\(4) & ((\Counter|s_count\(5)) # ((\RAM|Mux5~103_combout\)))) # (!\Counter|s_count\(4) & (!\Counter|s_count\(5) & ((\RAM|Mux5~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(5),
	datac => \RAM|Mux5~103_combout\,
	datad => \RAM|Mux5~113_combout\,
	combout => \RAM|Mux5~114_combout\);

-- Location: LCCOMB_X73_Y29_N30
\RAM|Mux5~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~125_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux5~114_combout\ & (\RAM|Mux5~124_combout\)) # (!\RAM|Mux5~114_combout\ & ((\RAM|Mux5~93_combout\))))) # (!\Counter|s_count\(5) & (((\RAM|Mux5~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux5~124_combout\,
	datac => \RAM|Mux5~93_combout\,
	datad => \RAM|Mux5~114_combout\,
	combout => \RAM|Mux5~125_combout\);

-- Location: LCCOMB_X67_Y22_N30
\RAM|Mux5~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~126_combout\ = (\Counter|s_count\(7) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(7) & ((\Counter|s_count\(1) & (\RAM|Mux5~83_combout\)) # (!\Counter|s_count\(1) & ((\RAM|Mux5~125_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \RAM|Mux5~83_combout\,
	datac => \Counter|s_count\(1),
	datad => \RAM|Mux5~125_combout\,
	combout => \RAM|Mux5~126_combout\);

-- Location: LCCOMB_X60_Y27_N24
\RAM|s_memory[186][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[186][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[186][2]~feeder_combout\);

-- Location: FF_X60_Y27_N25
\RAM|s_memory[186][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[186][2]~feeder_combout\,
	ena => \RAM|s_memory[186][2]~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[186][2]~q\);

-- Location: LCCOMB_X66_Y27_N8
\RAM|s_memory[155][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[155][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[155][2]~feeder_combout\);

-- Location: FF_X66_Y27_N9
\RAM|s_memory[155][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[155][2]~feeder_combout\,
	ena => \RAM|s_memory[155][2]~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[155][2]~q\);

-- Location: FF_X62_Y30_N23
\RAM|s_memory[154][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[154][3]~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[154][2]~q\);

-- Location: LCCOMB_X62_Y30_N22
\RAM|Mux5~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~139_combout\ = (\Counter|s_count\(0) & ((\RAM|s_memory[155][2]~q\) # ((\Counter|s_count\(5))))) # (!\Counter|s_count\(0) & (((\RAM|s_memory[154][2]~q\ & !\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[155][2]~q\,
	datac => \RAM|s_memory[154][2]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux5~139_combout\);

-- Location: FF_X66_Y27_N7
\RAM|s_memory[187][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[187][2]~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[187][2]~q\);

-- Location: LCCOMB_X66_Y27_N6
\RAM|Mux5~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~140_combout\ = (\RAM|Mux5~139_combout\ & (((\RAM|s_memory[187][2]~q\) # (!\Counter|s_count\(5))))) # (!\RAM|Mux5~139_combout\ & (\RAM|s_memory[186][2]~q\ & ((\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[186][2]~q\,
	datab => \RAM|Mux5~139_combout\,
	datac => \RAM|s_memory[187][2]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux5~140_combout\);

-- Location: LCCOMB_X62_Y26_N26
\RAM|s_memory[178][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[178][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[178][2]~feeder_combout\);

-- Location: FF_X62_Y26_N27
\RAM|s_memory[178][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[178][2]~feeder_combout\,
	ena => \RAM|s_memory[178][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[178][2]~q\);

-- Location: FF_X61_Y25_N19
\RAM|s_memory[179][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[179][2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[179][2]~q\);

-- Location: LCCOMB_X59_Y29_N30
\RAM|s_memory[147][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[147][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[147][2]~feeder_combout\);

-- Location: FF_X59_Y29_N31
\RAM|s_memory[147][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[147][2]~feeder_combout\,
	ena => \RAM|s_memory[147][3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[147][2]~q\);

-- Location: FF_X62_Y26_N13
\RAM|s_memory[146][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[146][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[146][2]~q\);

-- Location: LCCOMB_X62_Y26_N12
\RAM|Mux5~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~141_combout\ = (\Counter|s_count\(0) & ((\RAM|s_memory[147][2]~q\) # ((\Counter|s_count\(5))))) # (!\Counter|s_count\(0) & (((\RAM|s_memory[146][2]~q\ & !\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[147][2]~q\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[146][2]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux5~141_combout\);

-- Location: LCCOMB_X61_Y25_N18
\RAM|Mux5~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~142_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux5~141_combout\ & ((\RAM|s_memory[179][2]~q\))) # (!\RAM|Mux5~141_combout\ & (\RAM|s_memory[178][2]~q\)))) # (!\Counter|s_count\(5) & (((\RAM|Mux5~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[178][2]~q\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[179][2]~q\,
	datad => \RAM|Mux5~141_combout\,
	combout => \RAM|Mux5~142_combout\);

-- Location: LCCOMB_X65_Y27_N28
\RAM|Mux5~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~143_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux5~140_combout\) # ((\Counter|s_count\(6))))) # (!\Counter|s_count\(3) & (((\RAM|Mux5~142_combout\ & !\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~140_combout\,
	datab => \RAM|Mux5~142_combout\,
	datac => \Counter|s_count\(3),
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux5~143_combout\);

-- Location: LCCOMB_X65_Y31_N30
\RAM|s_memory[242][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[242][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[242][2]~feeder_combout\);

-- Location: FF_X65_Y31_N31
\RAM|s_memory[242][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[242][2]~feeder_combout\,
	ena => \RAM|s_memory[242][4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[242][2]~q\);

-- Location: FF_X65_Y31_N5
\RAM|s_memory[210][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[210][1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[210][2]~q\);

-- Location: LCCOMB_X65_Y31_N4
\RAM|Mux5~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~137_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(5))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(5) & (\RAM|s_memory[242][2]~q\)) # (!\Counter|s_count\(5) & ((\RAM|s_memory[210][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[242][2]~q\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[210][2]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux5~137_combout\);

-- Location: FF_X62_Y27_N23
\RAM|s_memory[243][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[243][1]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[243][2]~q\);

-- Location: LCCOMB_X62_Y27_N28
\RAM|s_memory[211][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[211][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[211][2]~feeder_combout\);

-- Location: FF_X62_Y27_N29
\RAM|s_memory[211][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[211][2]~feeder_combout\,
	ena => \RAM|s_memory[211][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[211][2]~q\);

-- Location: LCCOMB_X62_Y27_N22
\RAM|Mux5~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~138_combout\ = (\RAM|Mux5~137_combout\ & (((\RAM|s_memory[243][2]~q\)) # (!\Counter|s_count\(0)))) # (!\RAM|Mux5~137_combout\ & (\Counter|s_count\(0) & ((\RAM|s_memory[211][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~137_combout\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[243][2]~q\,
	datad => \RAM|s_memory[211][2]~q\,
	combout => \RAM|Mux5~138_combout\);

-- Location: LCCOMB_X65_Y28_N20
\RAM|s_memory[219][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[219][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[219][2]~feeder_combout\);

-- Location: FF_X65_Y28_N21
\RAM|s_memory[219][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[219][2]~feeder_combout\,
	ena => \RAM|s_memory[219][2]~254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[219][2]~q\);

-- Location: FF_X66_Y26_N23
\RAM|s_memory[251][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[251][1]~253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[251][2]~q\);

-- Location: FF_X66_Y30_N23
\RAM|s_memory[218][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[218][2]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[218][2]~q\);

-- Location: LCCOMB_X66_Y31_N8
\RAM|s_memory[250][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[250][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[250][2]~feeder_combout\);

-- Location: FF_X66_Y31_N9
\RAM|s_memory[250][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[250][2]~feeder_combout\,
	ena => \RAM|s_memory[250][1]~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[250][2]~q\);

-- Location: LCCOMB_X66_Y30_N22
\RAM|Mux5~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~144_combout\ = (\Counter|s_count\(0) & (\Counter|s_count\(5))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(5) & ((\RAM|s_memory[250][2]~q\))) # (!\Counter|s_count\(5) & (\RAM|s_memory[218][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[218][2]~q\,
	datad => \RAM|s_memory[250][2]~q\,
	combout => \RAM|Mux5~144_combout\);

-- Location: LCCOMB_X66_Y26_N22
\RAM|Mux5~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~145_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux5~144_combout\ & ((\RAM|s_memory[251][2]~q\))) # (!\RAM|Mux5~144_combout\ & (\RAM|s_memory[219][2]~q\)))) # (!\Counter|s_count\(0) & (((\RAM|Mux5~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[219][2]~q\,
	datac => \RAM|s_memory[251][2]~q\,
	datad => \RAM|Mux5~144_combout\,
	combout => \RAM|Mux5~145_combout\);

-- Location: LCCOMB_X65_Y27_N30
\RAM|Mux5~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~146_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux5~143_combout\ & ((\RAM|Mux5~145_combout\))) # (!\RAM|Mux5~143_combout\ & (\RAM|Mux5~138_combout\)))) # (!\Counter|s_count\(6) & (\RAM|Mux5~143_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux5~143_combout\,
	datac => \RAM|Mux5~138_combout\,
	datad => \RAM|Mux5~145_combout\,
	combout => \RAM|Mux5~146_combout\);

-- Location: LCCOMB_X60_Y25_N16
\RAM|s_memory[139][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[139][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[139][2]~feeder_combout\);

-- Location: FF_X60_Y25_N17
\RAM|s_memory[139][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[139][2]~feeder_combout\,
	ena => \RAM|s_memory[139][3]~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[139][2]~q\);

-- Location: FF_X60_Y25_N15
\RAM|s_memory[171][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[171][4]~249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[171][2]~q\);

-- Location: FF_X60_Y28_N27
\RAM|s_memory[138][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[138][0]~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[138][2]~q\);

-- Location: LCCOMB_X60_Y27_N14
\RAM|s_memory[170][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[170][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[170][2]~feeder_combout\);

-- Location: FF_X60_Y27_N15
\RAM|s_memory[170][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[170][2]~feeder_combout\,
	ena => \RAM|s_memory[170][0]~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[170][2]~q\);

-- Location: LCCOMB_X60_Y28_N26
\RAM|Mux5~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~149_combout\ = (\Counter|s_count\(5) & ((\Counter|s_count\(0)) # ((\RAM|s_memory[170][2]~q\)))) # (!\Counter|s_count\(5) & (!\Counter|s_count\(0) & (\RAM|s_memory[138][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[138][2]~q\,
	datad => \RAM|s_memory[170][2]~q\,
	combout => \RAM|Mux5~149_combout\);

-- Location: LCCOMB_X60_Y25_N14
\RAM|Mux5~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~150_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux5~149_combout\ & ((\RAM|s_memory[171][2]~q\))) # (!\RAM|Mux5~149_combout\ & (\RAM|s_memory[139][2]~q\)))) # (!\Counter|s_count\(0) & (((\RAM|Mux5~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[139][2]~q\,
	datac => \RAM|s_memory[171][2]~q\,
	datad => \RAM|Mux5~149_combout\,
	combout => \RAM|Mux5~150_combout\);

-- Location: LCCOMB_X62_Y29_N12
\RAM|s_memory[131][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[131][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[131][2]~feeder_combout\);

-- Location: FF_X62_Y29_N13
\RAM|s_memory[131][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[131][2]~feeder_combout\,
	ena => \RAM|s_memory[131][4]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[131][2]~q\);

-- Location: FF_X63_Y31_N29
\RAM|s_memory[163][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[163][2]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[163][2]~q\);

-- Location: FF_X63_Y29_N13
\RAM|s_memory[130][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[130][4]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[130][2]~q\);

-- Location: LCCOMB_X63_Y25_N22
\RAM|s_memory[162][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[162][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[162][2]~feeder_combout\);

-- Location: FF_X63_Y25_N23
\RAM|s_memory[162][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[162][2]~feeder_combout\,
	ena => \RAM|s_memory[162][2]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[162][2]~q\);

-- Location: LCCOMB_X63_Y29_N12
\RAM|Mux5~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~151_combout\ = (\Counter|s_count\(5) & ((\Counter|s_count\(0)) # ((\RAM|s_memory[162][2]~q\)))) # (!\Counter|s_count\(5) & (!\Counter|s_count\(0) & (\RAM|s_memory[130][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[130][2]~q\,
	datad => \RAM|s_memory[162][2]~q\,
	combout => \RAM|Mux5~151_combout\);

-- Location: LCCOMB_X63_Y31_N28
\RAM|Mux5~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~152_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux5~151_combout\ & ((\RAM|s_memory[163][2]~q\))) # (!\RAM|Mux5~151_combout\ & (\RAM|s_memory[131][2]~q\)))) # (!\Counter|s_count\(0) & (((\RAM|Mux5~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[131][2]~q\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[163][2]~q\,
	datad => \RAM|Mux5~151_combout\,
	combout => \RAM|Mux5~152_combout\);

-- Location: LCCOMB_X63_Y31_N14
\RAM|Mux5~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~153_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(3) & (\RAM|Mux5~150_combout\)) # (!\Counter|s_count\(3) & ((\RAM|Mux5~152_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~150_combout\,
	datab => \Counter|s_count\(6),
	datac => \Counter|s_count\(3),
	datad => \RAM|Mux5~152_combout\,
	combout => \RAM|Mux5~153_combout\);

-- Location: LCCOMB_X65_Y28_N22
\RAM|s_memory[203][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[203][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[203][2]~feeder_combout\);

-- Location: FF_X65_Y28_N23
\RAM|s_memory[203][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[203][2]~feeder_combout\,
	ena => \RAM|s_memory[203][4]~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[203][2]~q\);

-- Location: FF_X62_Y32_N19
\RAM|s_memory[235][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[235][0]~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[235][2]~q\);

-- Location: LCCOMB_X68_Y27_N2
\RAM|s_memory[234][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[234][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[234][2]~feeder_combout\);

-- Location: FF_X68_Y27_N3
\RAM|s_memory[234][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[234][2]~feeder_combout\,
	ena => \RAM|s_memory[234][1]~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[234][2]~q\);

-- Location: FF_X58_Y28_N25
\RAM|s_memory[202][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[202][2]~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[202][2]~q\);

-- Location: LCCOMB_X58_Y28_N24
\RAM|Mux5~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~154_combout\ = (\Counter|s_count\(5) & ((\RAM|s_memory[234][2]~q\) # ((\Counter|s_count\(0))))) # (!\Counter|s_count\(5) & (((\RAM|s_memory[202][2]~q\ & !\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[234][2]~q\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[202][2]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux5~154_combout\);

-- Location: LCCOMB_X62_Y32_N18
\RAM|Mux5~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~155_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux5~154_combout\ & ((\RAM|s_memory[235][2]~q\))) # (!\RAM|Mux5~154_combout\ & (\RAM|s_memory[203][2]~q\)))) # (!\Counter|s_count\(0) & (((\RAM|Mux5~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[203][2]~q\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[235][2]~q\,
	datad => \RAM|Mux5~154_combout\,
	combout => \RAM|Mux5~155_combout\);

-- Location: LCCOMB_X62_Y29_N30
\RAM|s_memory[195][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[195][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[195][2]~feeder_combout\);

-- Location: FF_X62_Y29_N31
\RAM|s_memory[195][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[195][2]~feeder_combout\,
	ena => \RAM|s_memory[195][5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[195][2]~q\);

-- Location: FF_X62_Y32_N29
\RAM|s_memory[227][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[227][7]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[227][2]~q\);

-- Location: LCCOMB_X66_Y25_N28
\RAM|s_memory[226][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[226][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[226][2]~feeder_combout\);

-- Location: FF_X66_Y25_N29
\RAM|s_memory[226][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[226][2]~feeder_combout\,
	ena => \RAM|s_memory[226][3]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[226][2]~q\);

-- Location: FF_X63_Y32_N27
\RAM|s_memory[194][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[194][3]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[194][2]~q\);

-- Location: LCCOMB_X63_Y32_N26
\RAM|Mux5~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~147_combout\ = (\Counter|s_count\(5) & ((\RAM|s_memory[226][2]~q\) # ((\Counter|s_count\(0))))) # (!\Counter|s_count\(5) & (((\RAM|s_memory[194][2]~q\ & !\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[226][2]~q\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[194][2]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux5~147_combout\);

-- Location: LCCOMB_X62_Y32_N28
\RAM|Mux5~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~148_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux5~147_combout\ & ((\RAM|s_memory[227][2]~q\))) # (!\RAM|Mux5~147_combout\ & (\RAM|s_memory[195][2]~q\)))) # (!\Counter|s_count\(0) & (((\RAM|Mux5~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[195][2]~q\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[227][2]~q\,
	datad => \RAM|Mux5~147_combout\,
	combout => \RAM|Mux5~148_combout\);

-- Location: LCCOMB_X62_Y32_N0
\RAM|Mux5~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~156_combout\ = (\RAM|Mux5~153_combout\ & ((\RAM|Mux5~155_combout\) # ((!\Counter|s_count\(6))))) # (!\RAM|Mux5~153_combout\ & (((\Counter|s_count\(6) & \RAM|Mux5~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~153_combout\,
	datab => \RAM|Mux5~155_combout\,
	datac => \Counter|s_count\(6),
	datad => \RAM|Mux5~148_combout\,
	combout => \RAM|Mux5~156_combout\);

-- Location: LCCOMB_X61_Y23_N10
\RAM|Mux5~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~157_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(4) & (\RAM|Mux5~146_combout\)) # (!\Counter|s_count\(4) & ((\RAM|Mux5~156_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|Mux5~146_combout\,
	datac => \Counter|s_count\(4),
	datad => \RAM|Mux5~156_combout\,
	combout => \RAM|Mux5~157_combout\);

-- Location: FF_X68_Y26_N3
\RAM|s_memory[255][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ArithmeticUnit|Add1~23_combout\,
	ena => \RAM|s_memory[255][4]~255_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[255][2]~q\);

-- Location: FF_X68_Y21_N11
\RAM|s_memory[247][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[247][2]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[247][2]~q\);

-- Location: LCCOMB_X59_Y23_N4
\RAM|s_memory[191][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[191][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[191][2]~feeder_combout\);

-- Location: FF_X59_Y23_N5
\RAM|s_memory[191][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[191][2]~feeder_combout\,
	ena => \RAM|s_memory[191][4]~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[191][2]~q\);

-- Location: FF_X68_Y21_N17
\RAM|s_memory[183][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[183][2]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[183][2]~q\);

-- Location: LCCOMB_X68_Y21_N16
\RAM|Mux5~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~165_combout\ = (\Counter|s_count\(3) & ((\RAM|s_memory[191][2]~q\) # ((\Counter|s_count\(6))))) # (!\Counter|s_count\(3) & (((\RAM|s_memory[183][2]~q\ & !\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[191][2]~q\,
	datac => \RAM|s_memory[183][2]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux5~165_combout\);

-- Location: LCCOMB_X68_Y21_N10
\RAM|Mux5~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~166_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux5~165_combout\ & (\RAM|s_memory[255][2]~q\)) # (!\RAM|Mux5~165_combout\ & ((\RAM|s_memory[247][2]~q\))))) # (!\Counter|s_count\(6) & (((\RAM|Mux5~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[255][2]~q\,
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[247][2]~q\,
	datad => \RAM|Mux5~165_combout\,
	combout => \RAM|Mux5~166_combout\);

-- Location: LCCOMB_X70_Y21_N2
\RAM|s_memory[246][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[246][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[246][2]~feeder_combout\);

-- Location: FF_X70_Y21_N3
\RAM|s_memory[246][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[246][2]~feeder_combout\,
	ena => \RAM|s_memory[246][7]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[246][2]~q\);

-- Location: FF_X69_Y21_N29
\RAM|s_memory[254][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[254][6]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[254][2]~q\);

-- Location: LCCOMB_X69_Y23_N20
\RAM|s_memory[190][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[190][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[190][2]~feeder_combout\);

-- Location: FF_X69_Y23_N21
\RAM|s_memory[190][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[190][2]~feeder_combout\,
	ena => \RAM|s_memory[190][3]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[190][2]~q\);

-- Location: FF_X65_Y21_N27
\RAM|s_memory[182][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[182][2]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[182][2]~q\);

-- Location: LCCOMB_X65_Y21_N26
\RAM|Mux5~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~158_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(3) & (\RAM|s_memory[190][2]~q\)) # (!\Counter|s_count\(3) & ((\RAM|s_memory[182][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[190][2]~q\,
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[182][2]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux5~158_combout\);

-- Location: LCCOMB_X69_Y21_N28
\RAM|Mux5~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~159_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux5~158_combout\ & ((\RAM|s_memory[254][2]~q\))) # (!\RAM|Mux5~158_combout\ & (\RAM|s_memory[246][2]~q\)))) # (!\Counter|s_count\(6) & (((\RAM|Mux5~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[246][2]~q\,
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[254][2]~q\,
	datad => \RAM|Mux5~158_combout\,
	combout => \RAM|Mux5~159_combout\);

-- Location: FF_X68_Y22_N3
\RAM|s_memory[150][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[150][4]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[150][2]~q\);

-- Location: LCCOMB_X68_Y22_N16
\RAM|s_memory[214][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[214][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[214][2]~feeder_combout\);

-- Location: FF_X68_Y22_N17
\RAM|s_memory[214][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[214][2]~feeder_combout\,
	ena => \RAM|s_memory[214][4]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[214][2]~q\);

-- Location: LCCOMB_X68_Y22_N2
\RAM|Mux5~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~162_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(6))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(6) & ((\RAM|s_memory[214][2]~q\))) # (!\Counter|s_count\(6) & (\RAM|s_memory[150][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[150][2]~q\,
	datad => \RAM|s_memory[214][2]~q\,
	combout => \RAM|Mux5~162_combout\);

-- Location: FF_X61_Y30_N7
\RAM|s_memory[222][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[222][0]~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[222][2]~q\);

-- Location: LCCOMB_X61_Y30_N24
\RAM|s_memory[158][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[158][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[158][2]~feeder_combout\);

-- Location: FF_X61_Y30_N25
\RAM|s_memory[158][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[158][2]~feeder_combout\,
	ena => \RAM|s_memory[158][7]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[158][2]~q\);

-- Location: LCCOMB_X61_Y30_N6
\RAM|Mux5~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~163_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux5~162_combout\ & (\RAM|s_memory[222][2]~q\)) # (!\RAM|Mux5~162_combout\ & ((\RAM|s_memory[158][2]~q\))))) # (!\Counter|s_count\(3) & (\RAM|Mux5~162_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|Mux5~162_combout\,
	datac => \RAM|s_memory[222][2]~q\,
	datad => \RAM|s_memory[158][2]~q\,
	combout => \RAM|Mux5~163_combout\);

-- Location: LCCOMB_X59_Y26_N12
\RAM|s_memory[159][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[159][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[159][2]~feeder_combout\);

-- Location: FF_X59_Y26_N13
\RAM|s_memory[159][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[159][2]~feeder_combout\,
	ena => \RAM|s_memory[159][3]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[159][2]~q\);

-- Location: FF_X63_Y28_N25
\RAM|s_memory[223][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[223][0]~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[223][2]~q\);

-- Location: FF_X63_Y20_N15
\RAM|s_memory[151][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[151][4]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[151][2]~q\);

-- Location: LCCOMB_X67_Y19_N18
\RAM|s_memory[215][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[215][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[215][2]~feeder_combout\);

-- Location: FF_X67_Y19_N19
\RAM|s_memory[215][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[215][2]~feeder_combout\,
	ena => \RAM|s_memory[215][2]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[215][2]~q\);

-- Location: LCCOMB_X63_Y20_N14
\RAM|Mux5~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~160_combout\ = (\Counter|s_count\(3) & (\Counter|s_count\(6))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(6) & ((\RAM|s_memory[215][2]~q\))) # (!\Counter|s_count\(6) & (\RAM|s_memory[151][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[151][2]~q\,
	datad => \RAM|s_memory[215][2]~q\,
	combout => \RAM|Mux5~160_combout\);

-- Location: LCCOMB_X63_Y28_N24
\RAM|Mux5~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~161_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux5~160_combout\ & ((\RAM|s_memory[223][2]~q\))) # (!\RAM|Mux5~160_combout\ & (\RAM|s_memory[159][2]~q\)))) # (!\Counter|s_count\(3) & (((\RAM|Mux5~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|s_memory[159][2]~q\,
	datac => \RAM|s_memory[223][2]~q\,
	datad => \RAM|Mux5~160_combout\,
	combout => \RAM|Mux5~161_combout\);

-- Location: LCCOMB_X65_Y28_N28
\RAM|Mux5~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~164_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(5)) # (\RAM|Mux5~161_combout\)))) # (!\Counter|s_count\(0) & (\RAM|Mux5~163_combout\ & (!\Counter|s_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~163_combout\,
	datab => \Counter|s_count\(0),
	datac => \Counter|s_count\(5),
	datad => \RAM|Mux5~161_combout\,
	combout => \RAM|Mux5~164_combout\);

-- Location: LCCOMB_X68_Y21_N26
\RAM|Mux5~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~167_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux5~164_combout\ & (\RAM|Mux5~166_combout\)) # (!\RAM|Mux5~164_combout\ & ((\RAM|Mux5~159_combout\))))) # (!\Counter|s_count\(5) & (((\RAM|Mux5~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~166_combout\,
	datab => \RAM|Mux5~159_combout\,
	datac => \Counter|s_count\(5),
	datad => \RAM|Mux5~164_combout\,
	combout => \RAM|Mux5~167_combout\);

-- Location: LCCOMB_X66_Y22_N12
\RAM|s_memory[135][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[135][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[135][2]~feeder_combout\);

-- Location: FF_X66_Y22_N13
\RAM|s_memory[135][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[135][2]~feeder_combout\,
	ena => \RAM|s_memory[135][7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[135][2]~q\);

-- Location: FF_X66_Y22_N19
\RAM|s_memory[134][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[134][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[134][2]~q\);

-- Location: LCCOMB_X66_Y22_N18
\RAM|Mux5~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~131_combout\ = (\Counter|s_count\(0) & ((\RAM|s_memory[135][2]~q\) # ((\Counter|s_count\(5))))) # (!\Counter|s_count\(0) & (((\RAM|s_memory[134][2]~q\ & !\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[135][2]~q\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[134][2]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux5~131_combout\);

-- Location: FF_X68_Y20_N5
\RAM|s_memory[167][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[167][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[167][2]~q\);

-- Location: LCCOMB_X68_Y20_N10
\RAM|s_memory[166][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[166][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[166][2]~feeder_combout\);

-- Location: FF_X68_Y20_N11
\RAM|s_memory[166][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[166][2]~feeder_combout\,
	ena => \RAM|s_memory[166][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[166][2]~q\);

-- Location: LCCOMB_X68_Y20_N4
\RAM|Mux5~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~132_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux5~131_combout\ & (\RAM|s_memory[167][2]~q\)) # (!\RAM|Mux5~131_combout\ & ((\RAM|s_memory[166][2]~q\))))) # (!\Counter|s_count\(5) & (\RAM|Mux5~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux5~131_combout\,
	datac => \RAM|s_memory[167][2]~q\,
	datad => \RAM|s_memory[166][2]~q\,
	combout => \RAM|Mux5~132_combout\);

-- Location: LCCOMB_X61_Y26_N18
\RAM|s_memory[143][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[143][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[143][2]~feeder_combout\);

-- Location: FF_X61_Y26_N19
\RAM|s_memory[143][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[143][2]~feeder_combout\,
	ena => \RAM|s_memory[143][5]~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[143][2]~q\);

-- Location: FF_X62_Y28_N5
\RAM|s_memory[142][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[142][6]~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[142][2]~q\);

-- Location: LCCOMB_X62_Y28_N4
\RAM|Mux5~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~129_combout\ = (\Counter|s_count\(0) & ((\RAM|s_memory[143][2]~q\) # ((\Counter|s_count\(5))))) # (!\Counter|s_count\(0) & (((\RAM|s_memory[142][2]~q\ & !\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[143][2]~q\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[142][2]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux5~129_combout\);

-- Location: FF_X61_Y26_N13
\RAM|s_memory[175][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[175][7]~251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[175][2]~q\);

-- Location: LCCOMB_X65_Y24_N28
\RAM|s_memory[174][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[174][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[174][2]~feeder_combout\);

-- Location: FF_X65_Y24_N29
\RAM|s_memory[174][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[174][2]~feeder_combout\,
	ena => \RAM|s_memory[174][1]~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[174][2]~q\);

-- Location: LCCOMB_X61_Y26_N12
\RAM|Mux5~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~130_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux5~129_combout\ & (\RAM|s_memory[175][2]~q\)) # (!\RAM|Mux5~129_combout\ & ((\RAM|s_memory[174][2]~q\))))) # (!\Counter|s_count\(5) & (\RAM|Mux5~129_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux5~129_combout\,
	datac => \RAM|s_memory[175][2]~q\,
	datad => \RAM|s_memory[174][2]~q\,
	combout => \RAM|Mux5~130_combout\);

-- Location: LCCOMB_X61_Y20_N16
\RAM|Mux5~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~133_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(3) & ((\RAM|Mux5~130_combout\))) # (!\Counter|s_count\(3) & (\RAM|Mux5~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux5~132_combout\,
	datac => \RAM|Mux5~130_combout\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux5~133_combout\);

-- Location: LCCOMB_X61_Y27_N0
\RAM|s_memory[238][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[238][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[238][2]~feeder_combout\);

-- Location: FF_X61_Y27_N1
\RAM|s_memory[238][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[238][2]~feeder_combout\,
	ena => \RAM|s_memory[238][4]~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[238][2]~q\);

-- Location: FF_X61_Y28_N15
\RAM|s_memory[206][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[206][0]~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[206][2]~q\);

-- Location: LCCOMB_X61_Y28_N14
\RAM|Mux5~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~134_combout\ = (\Counter|s_count\(5) & ((\RAM|s_memory[238][2]~q\) # ((\Counter|s_count\(0))))) # (!\Counter|s_count\(5) & (((\RAM|s_memory[206][2]~q\ & !\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|s_memory[238][2]~q\,
	datac => \RAM|s_memory[206][2]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux5~134_combout\);

-- Location: FF_X61_Y24_N11
\RAM|s_memory[239][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[239][6]~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[239][2]~q\);

-- Location: LCCOMB_X61_Y24_N12
\RAM|s_memory[207][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[207][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[207][2]~feeder_combout\);

-- Location: FF_X61_Y24_N13
\RAM|s_memory[207][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[207][2]~feeder_combout\,
	ena => \RAM|s_memory[207][0]~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[207][2]~q\);

-- Location: LCCOMB_X61_Y24_N10
\RAM|Mux5~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~135_combout\ = (\RAM|Mux5~134_combout\ & (((\RAM|s_memory[239][2]~q\)) # (!\Counter|s_count\(0)))) # (!\RAM|Mux5~134_combout\ & (\Counter|s_count\(0) & ((\RAM|s_memory[207][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~134_combout\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[239][2]~q\,
	datad => \RAM|s_memory[207][2]~q\,
	combout => \RAM|Mux5~135_combout\);

-- Location: FF_X67_Y24_N5
\RAM|s_memory[198][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[198][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[198][2]~q\);

-- Location: LCCOMB_X66_Y20_N12
\RAM|s_memory[230][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[230][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[230][2]~feeder_combout\);

-- Location: FF_X66_Y20_N13
\RAM|s_memory[230][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[230][2]~feeder_combout\,
	ena => \RAM|s_memory[230][2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[230][2]~q\);

-- Location: LCCOMB_X67_Y24_N4
\RAM|Mux5~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~127_combout\ = (\Counter|s_count\(5) & ((\Counter|s_count\(0)) # ((\RAM|s_memory[230][2]~q\)))) # (!\Counter|s_count\(5) & (!\Counter|s_count\(0) & (\RAM|s_memory[198][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[198][2]~q\,
	datad => \RAM|s_memory[230][2]~q\,
	combout => \RAM|Mux5~127_combout\);

-- Location: FF_X66_Y20_N31
\RAM|s_memory[231][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[231][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[231][2]~q\);

-- Location: LCCOMB_X67_Y24_N14
\RAM|s_memory[199][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[199][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[199][2]~feeder_combout\);

-- Location: FF_X67_Y24_N15
\RAM|s_memory[199][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[199][2]~feeder_combout\,
	ena => \RAM|s_memory[199][5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[199][2]~q\);

-- Location: LCCOMB_X66_Y20_N30
\RAM|Mux5~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~128_combout\ = (\RAM|Mux5~127_combout\ & (((\RAM|s_memory[231][2]~q\)) # (!\Counter|s_count\(0)))) # (!\RAM|Mux5~127_combout\ & (\Counter|s_count\(0) & ((\RAM|s_memory[199][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~127_combout\,
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[231][2]~q\,
	datad => \RAM|s_memory[199][2]~q\,
	combout => \RAM|Mux5~128_combout\);

-- Location: LCCOMB_X62_Y23_N6
\RAM|Mux5~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~136_combout\ = (\RAM|Mux5~133_combout\ & ((\RAM|Mux5~135_combout\) # ((!\Counter|s_count\(6))))) # (!\RAM|Mux5~133_combout\ & (((\Counter|s_count\(6) & \RAM|Mux5~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~133_combout\,
	datab => \RAM|Mux5~135_combout\,
	datac => \Counter|s_count\(6),
	datad => \RAM|Mux5~128_combout\,
	combout => \RAM|Mux5~136_combout\);

-- Location: LCCOMB_X61_Y23_N28
\RAM|Mux5~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~168_combout\ = (\RAM|Mux5~157_combout\ & ((\RAM|Mux5~167_combout\) # ((!\Counter|s_count\(2))))) # (!\RAM|Mux5~157_combout\ & (((\Counter|s_count\(2) & \RAM|Mux5~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~157_combout\,
	datab => \RAM|Mux5~167_combout\,
	datac => \Counter|s_count\(2),
	datad => \RAM|Mux5~136_combout\,
	combout => \RAM|Mux5~168_combout\);

-- Location: LCCOMB_X66_Y24_N4
\RAM|s_memory[172][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[172][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[172][2]~feeder_combout\);

-- Location: FF_X66_Y24_N5
\RAM|s_memory[172][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[172][2]~feeder_combout\,
	ena => \RAM|s_memory[172][7]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[172][2]~q\);

-- Location: FF_X65_Y27_N17
\RAM|s_memory[236][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[236][6]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[236][2]~q\);

-- Location: FF_X63_Y27_N17
\RAM|s_memory[168][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[168][1]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[168][2]~q\);

-- Location: LCCOMB_X65_Y26_N8
\RAM|s_memory[232][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[232][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[232][2]~feeder_combout\);

-- Location: FF_X65_Y26_N9
\RAM|s_memory[232][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[232][2]~feeder_combout\,
	ena => \RAM|s_memory[232][0]~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[232][2]~q\);

-- Location: LCCOMB_X63_Y27_N16
\RAM|Mux5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~10_combout\ = (\Counter|s_count\(2) & (\Counter|s_count\(6))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(6) & ((\RAM|s_memory[232][2]~q\))) # (!\Counter|s_count\(6) & (\RAM|s_memory[168][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[168][2]~q\,
	datad => \RAM|s_memory[232][2]~q\,
	combout => \RAM|Mux5~10_combout\);

-- Location: LCCOMB_X65_Y27_N16
\RAM|Mux5~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~11_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux5~10_combout\ & ((\RAM|s_memory[236][2]~q\))) # (!\RAM|Mux5~10_combout\ & (\RAM|s_memory[172][2]~q\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[172][2]~q\,
	datac => \RAM|s_memory[236][2]~q\,
	datad => \RAM|Mux5~10_combout\,
	combout => \RAM|Mux5~11_combout\);

-- Location: FF_X63_Y26_N9
\RAM|s_memory[160][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[160][3]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[160][2]~q\);

-- Location: LCCOMB_X63_Y26_N2
\RAM|s_memory[224][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[224][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[224][2]~feeder_combout\);

-- Location: FF_X63_Y26_N3
\RAM|s_memory[224][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[224][2]~feeder_combout\,
	ena => \RAM|s_memory[224][0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[224][2]~q\);

-- Location: LCCOMB_X63_Y26_N8
\RAM|Mux5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~14_combout\ = (\Counter|s_count\(2) & (\Counter|s_count\(6))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(6) & ((\RAM|s_memory[224][2]~q\))) # (!\Counter|s_count\(6) & (\RAM|s_memory[160][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[160][2]~q\,
	datad => \RAM|s_memory[224][2]~q\,
	combout => \RAM|Mux5~14_combout\);

-- Location: FF_X65_Y23_N19
\RAM|s_memory[228][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[228][1]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[228][2]~q\);

-- Location: LCCOMB_X63_Y20_N28
\RAM|s_memory[164][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[164][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[164][2]~feeder_combout\);

-- Location: FF_X63_Y20_N29
\RAM|s_memory[164][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[164][2]~feeder_combout\,
	ena => \RAM|s_memory[164][2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[164][2]~q\);

-- Location: LCCOMB_X65_Y23_N18
\RAM|Mux5~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~15_combout\ = (\RAM|Mux5~14_combout\ & (((\RAM|s_memory[228][2]~q\)) # (!\Counter|s_count\(2)))) # (!\RAM|Mux5~14_combout\ & (\Counter|s_count\(2) & ((\RAM|s_memory[164][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~14_combout\,
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[228][2]~q\,
	datad => \RAM|s_memory[164][2]~q\,
	combout => \RAM|Mux5~15_combout\);

-- Location: FF_X58_Y26_N11
\RAM|s_memory[176][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[176][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[176][2]~q\);

-- Location: LCCOMB_X58_Y28_N18
\RAM|s_memory[180][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[180][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[180][2]~feeder_combout\);

-- Location: FF_X58_Y28_N19
\RAM|s_memory[180][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[180][2]~feeder_combout\,
	ena => \RAM|s_memory[180][2]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[180][2]~q\);

-- Location: LCCOMB_X58_Y26_N10
\RAM|Mux5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~12_combout\ = (\Counter|s_count\(2) & ((\Counter|s_count\(6)) # ((\RAM|s_memory[180][2]~q\)))) # (!\Counter|s_count\(2) & (!\Counter|s_count\(6) & (\RAM|s_memory[176][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[176][2]~q\,
	datad => \RAM|s_memory[180][2]~q\,
	combout => \RAM|Mux5~12_combout\);

-- Location: FF_X65_Y25_N15
\RAM|s_memory[244][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[244][3]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[244][2]~q\);

-- Location: LCCOMB_X65_Y29_N12
\RAM|s_memory[240][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[240][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[240][2]~feeder_combout\);

-- Location: FF_X65_Y29_N13
\RAM|s_memory[240][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[240][2]~feeder_combout\,
	ena => \RAM|s_memory[240][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[240][2]~q\);

-- Location: LCCOMB_X65_Y25_N14
\RAM|Mux5~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~13_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux5~12_combout\ & (\RAM|s_memory[244][2]~q\)) # (!\RAM|Mux5~12_combout\ & ((\RAM|s_memory[240][2]~q\))))) # (!\Counter|s_count\(6) & (\RAM|Mux5~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux5~12_combout\,
	datac => \RAM|s_memory[244][2]~q\,
	datad => \RAM|s_memory[240][2]~q\,
	combout => \RAM|Mux5~13_combout\);

-- Location: LCCOMB_X65_Y25_N4
\RAM|Mux5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~16_combout\ = (\Counter|s_count\(3) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(4) & ((\RAM|Mux5~13_combout\))) # (!\Counter|s_count\(4) & (\RAM|Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|Mux5~15_combout\,
	datac => \RAM|Mux5~13_combout\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux5~16_combout\);

-- Location: FF_X63_Y27_N27
\RAM|s_memory[184][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[184][2]~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[184][2]~q\);

-- Location: LCCOMB_X69_Y27_N0
\RAM|s_memory[188][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[188][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[188][2]~feeder_combout\);

-- Location: FF_X69_Y27_N1
\RAM|s_memory[188][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[188][2]~feeder_combout\,
	ena => \RAM|s_memory[188][2]~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[188][2]~q\);

-- Location: LCCOMB_X63_Y27_N26
\RAM|Mux5~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~17_combout\ = (\Counter|s_count\(2) & ((\Counter|s_count\(6)) # ((\RAM|s_memory[188][2]~q\)))) # (!\Counter|s_count\(2) & (!\Counter|s_count\(6) & (\RAM|s_memory[184][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[184][2]~q\,
	datad => \RAM|s_memory[188][2]~q\,
	combout => \RAM|Mux5~17_combout\);

-- Location: LCCOMB_X67_Y27_N2
\RAM|s_memory[248][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[248][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[248][2]~feeder_combout\);

-- Location: FF_X67_Y27_N3
\RAM|s_memory[248][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[248][2]~feeder_combout\,
	ena => \RAM|s_memory[248][0]~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[248][2]~q\);

-- Location: FF_X65_Y27_N27
\RAM|s_memory[252][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[252][4]~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[252][2]~q\);

-- Location: LCCOMB_X65_Y27_N26
\RAM|Mux5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~18_combout\ = (\RAM|Mux5~17_combout\ & (((\RAM|s_memory[252][2]~q\) # (!\Counter|s_count\(6))))) # (!\RAM|Mux5~17_combout\ & (\RAM|s_memory[248][2]~q\ & ((\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~17_combout\,
	datab => \RAM|s_memory[248][2]~q\,
	datac => \RAM|s_memory[252][2]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux5~18_combout\);

-- Location: LCCOMB_X65_Y25_N6
\RAM|Mux5~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~19_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux5~16_combout\ & ((\RAM|Mux5~18_combout\))) # (!\RAM|Mux5~16_combout\ & (\RAM|Mux5~11_combout\)))) # (!\Counter|s_count\(3) & (((\RAM|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \RAM|Mux5~11_combout\,
	datac => \RAM|Mux5~16_combout\,
	datad => \RAM|Mux5~18_combout\,
	combout => \RAM|Mux5~19_combout\);

-- Location: FF_X69_Y26_N19
\RAM|s_memory[136][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[136][7]~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[136][2]~q\);

-- Location: LCCOMB_X60_Y29_N6
\RAM|s_memory[140][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[140][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[140][2]~feeder_combout\);

-- Location: FF_X60_Y29_N7
\RAM|s_memory[140][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[140][2]~feeder_combout\,
	ena => \RAM|s_memory[140][6]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[140][2]~q\);

-- Location: LCCOMB_X69_Y26_N18
\RAM|Mux5~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~22_combout\ = (\Counter|s_count\(6) & (\Counter|s_count\(2))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(2) & ((\RAM|s_memory[140][2]~q\))) # (!\Counter|s_count\(2) & (\RAM|s_memory[136][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[136][2]~q\,
	datad => \RAM|s_memory[140][2]~q\,
	combout => \RAM|Mux5~22_combout\);

-- Location: FF_X60_Y30_N25
\RAM|s_memory[204][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[204][7]~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[204][2]~q\);

-- Location: LCCOMB_X65_Y30_N22
\RAM|s_memory[200][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[200][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[200][2]~feeder_combout\);

-- Location: FF_X65_Y30_N23
\RAM|s_memory[200][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[200][2]~feeder_combout\,
	ena => \RAM|s_memory[200][1]~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[200][2]~q\);

-- Location: LCCOMB_X60_Y30_N24
\RAM|Mux5~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~23_combout\ = (\RAM|Mux5~22_combout\ & (((\RAM|s_memory[204][2]~q\)) # (!\Counter|s_count\(6)))) # (!\RAM|Mux5~22_combout\ & (\Counter|s_count\(6) & ((\RAM|s_memory[200][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~22_combout\,
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[204][2]~q\,
	datad => \RAM|s_memory[200][2]~q\,
	combout => \RAM|Mux5~23_combout\);

-- Location: LCCOMB_X58_Y29_N6
\RAM|s_memory[132][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[132][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[132][2]~feeder_combout\);

-- Location: FF_X58_Y29_N7
\RAM|s_memory[132][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[132][2]~feeder_combout\,
	ena => \RAM|s_memory[132][2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[132][2]~q\);

-- Location: FF_X58_Y25_N11
\RAM|s_memory[128][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[128][0]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[128][2]~q\);

-- Location: LCCOMB_X58_Y25_N10
\RAM|Mux5~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~24_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(2))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(2) & (\RAM|s_memory[132][2]~q\)) # (!\Counter|s_count\(2) & ((\RAM|s_memory[128][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[132][2]~q\,
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[128][2]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux5~24_combout\);

-- Location: FF_X58_Y22_N25
\RAM|s_memory[196][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[196][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[196][2]~q\);

-- Location: LCCOMB_X61_Y29_N4
\RAM|s_memory[192][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[192][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[192][2]~feeder_combout\);

-- Location: FF_X61_Y29_N5
\RAM|s_memory[192][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[192][2]~feeder_combout\,
	ena => \RAM|s_memory[192][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[192][2]~q\);

-- Location: LCCOMB_X58_Y22_N24
\RAM|Mux5~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~25_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux5~24_combout\ & (\RAM|s_memory[196][2]~q\)) # (!\RAM|Mux5~24_combout\ & ((\RAM|s_memory[192][2]~q\))))) # (!\Counter|s_count\(6) & (\RAM|Mux5~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux5~24_combout\,
	datac => \RAM|s_memory[196][2]~q\,
	datad => \RAM|s_memory[192][2]~q\,
	combout => \RAM|Mux5~25_combout\);

-- Location: LCCOMB_X60_Y22_N12
\RAM|Mux5~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~26_combout\ = (\Counter|s_count\(3) & ((\RAM|Mux5~23_combout\) # ((\Counter|s_count\(4))))) # (!\Counter|s_count\(3) & (((\RAM|Mux5~25_combout\ & !\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~23_combout\,
	datab => \RAM|Mux5~25_combout\,
	datac => \Counter|s_count\(3),
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux5~26_combout\);

-- Location: LCCOMB_X60_Y22_N6
\RAM|s_memory[208][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[208][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[208][2]~feeder_combout\);

-- Location: FF_X60_Y22_N7
\RAM|s_memory[208][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[208][2]~feeder_combout\,
	ena => \RAM|s_memory[208][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[208][2]~q\);

-- Location: FF_X59_Y23_N11
\RAM|s_memory[144][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[144][1]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[144][2]~q\);

-- Location: LCCOMB_X65_Y22_N26
\RAM|s_memory[148][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[148][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[148][2]~feeder_combout\);

-- Location: FF_X65_Y22_N27
\RAM|s_memory[148][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[148][2]~feeder_combout\,
	ena => \RAM|s_memory[148][7]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[148][2]~q\);

-- Location: LCCOMB_X59_Y23_N10
\RAM|Mux5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~20_combout\ = (\Counter|s_count\(6) & (\Counter|s_count\(2))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(2) & ((\RAM|s_memory[148][2]~q\))) # (!\Counter|s_count\(2) & (\RAM|s_memory[144][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[144][2]~q\,
	datad => \RAM|s_memory[148][2]~q\,
	combout => \RAM|Mux5~20_combout\);

-- Location: FF_X65_Y22_N9
\RAM|s_memory[212][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[212][5]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[212][2]~q\);

-- Location: LCCOMB_X65_Y22_N8
\RAM|Mux5~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~21_combout\ = (\RAM|Mux5~20_combout\ & (((\RAM|s_memory[212][2]~q\) # (!\Counter|s_count\(6))))) # (!\RAM|Mux5~20_combout\ & (\RAM|s_memory[208][2]~q\ & ((\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[208][2]~q\,
	datab => \RAM|Mux5~20_combout\,
	datac => \RAM|s_memory[212][2]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux5~21_combout\);

-- Location: LCCOMB_X61_Y32_N4
\RAM|s_memory[156][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[156][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[156][2]~feeder_combout\);

-- Location: FF_X61_Y32_N5
\RAM|s_memory[156][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[156][2]~feeder_combout\,
	ena => \RAM|s_memory[156][2]~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[156][2]~q\);

-- Location: FF_X63_Y30_N5
\RAM|s_memory[152][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[152][4]~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[152][2]~q\);

-- Location: LCCOMB_X63_Y30_N4
\RAM|Mux5~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~27_combout\ = (\Counter|s_count\(2) & ((\RAM|s_memory[156][2]~q\) # ((\Counter|s_count\(6))))) # (!\Counter|s_count\(2) & (((\RAM|s_memory[152][2]~q\ & !\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[156][2]~q\,
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[152][2]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux5~27_combout\);

-- Location: FF_X60_Y30_N23
\RAM|s_memory[220][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[220][2]~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[220][2]~q\);

-- Location: LCCOMB_X65_Y30_N12
\RAM|s_memory[216][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[216][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[216][2]~feeder_combout\);

-- Location: FF_X65_Y30_N13
\RAM|s_memory[216][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[216][2]~feeder_combout\,
	ena => \RAM|s_memory[216][2]~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[216][2]~q\);

-- Location: LCCOMB_X60_Y30_N22
\RAM|Mux5~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~28_combout\ = (\RAM|Mux5~27_combout\ & (((\RAM|s_memory[220][2]~q\)) # (!\Counter|s_count\(6)))) # (!\RAM|Mux5~27_combout\ & (\Counter|s_count\(6) & ((\RAM|s_memory[216][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~27_combout\,
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[220][2]~q\,
	datad => \RAM|s_memory[216][2]~q\,
	combout => \RAM|Mux5~28_combout\);

-- Location: LCCOMB_X65_Y22_N14
\RAM|Mux5~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~29_combout\ = (\RAM|Mux5~26_combout\ & (((\RAM|Mux5~28_combout\)) # (!\Counter|s_count\(4)))) # (!\RAM|Mux5~26_combout\ & (\Counter|s_count\(4) & (\RAM|Mux5~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~26_combout\,
	datab => \Counter|s_count\(4),
	datac => \RAM|Mux5~21_combout\,
	datad => \RAM|Mux5~28_combout\,
	combout => \RAM|Mux5~29_combout\);

-- Location: LCCOMB_X66_Y25_N14
\RAM|Mux5~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~30_combout\ = (\Counter|s_count\(5) & ((\Counter|s_count\(0)) # ((\RAM|Mux5~19_combout\)))) # (!\Counter|s_count\(5) & (!\Counter|s_count\(0) & ((\RAM|Mux5~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(0),
	datac => \RAM|Mux5~19_combout\,
	datad => \RAM|Mux5~29_combout\,
	combout => \RAM|Mux5~30_combout\);

-- Location: LCCOMB_X62_Y22_N14
\RAM|s_memory[133][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[133][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[133][2]~feeder_combout\);

-- Location: FF_X62_Y22_N15
\RAM|s_memory[133][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[133][2]~feeder_combout\,
	ena => \RAM|s_memory[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[133][2]~q\);

-- Location: FF_X63_Y22_N17
\RAM|s_memory[197][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[197][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[197][2]~q\);

-- Location: LCCOMB_X58_Y27_N12
\RAM|s_memory[193][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[193][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[193][2]~feeder_combout\);

-- Location: FF_X58_Y27_N13
\RAM|s_memory[193][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[193][2]~feeder_combout\,
	ena => \RAM|s_memory[193][6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[193][2]~q\);

-- Location: FF_X58_Y27_N27
\RAM|s_memory[129][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[129][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[129][2]~q\);

-- Location: LCCOMB_X58_Y27_N26
\RAM|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~4_combout\ = (\Counter|s_count\(6) & ((\RAM|s_memory[193][2]~q\) # ((\Counter|s_count\(2))))) # (!\Counter|s_count\(6) & (((\RAM|s_memory[129][2]~q\ & !\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[193][2]~q\,
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[129][2]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux5~4_combout\);

-- Location: LCCOMB_X63_Y22_N16
\RAM|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~5_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux5~4_combout\ & ((\RAM|s_memory[197][2]~q\))) # (!\RAM|Mux5~4_combout\ & (\RAM|s_memory[133][2]~q\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[133][2]~q\,
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[197][2]~q\,
	datad => \RAM|Mux5~4_combout\,
	combout => \RAM|Mux5~5_combout\);

-- Location: LCCOMB_X62_Y23_N0
\RAM|s_memory[141][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[141][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[141][2]~feeder_combout\);

-- Location: FF_X62_Y23_N1
\RAM|s_memory[141][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[141][2]~feeder_combout\,
	ena => \RAM|s_memory[141][6]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[141][2]~q\);

-- Location: FF_X62_Y24_N21
\RAM|s_memory[205][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[205][5]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[205][2]~q\);

-- Location: LCCOMB_X59_Y30_N14
\RAM|s_memory[201][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[201][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[201][2]~feeder_combout\);

-- Location: FF_X59_Y30_N15
\RAM|s_memory[201][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[201][2]~feeder_combout\,
	ena => \RAM|s_memory[201][2]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[201][2]~q\);

-- Location: FF_X60_Y26_N27
\RAM|s_memory[137][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[137][5]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[137][2]~q\);

-- Location: LCCOMB_X60_Y26_N26
\RAM|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~2_combout\ = (\Counter|s_count\(6) & ((\RAM|s_memory[201][2]~q\) # ((\Counter|s_count\(2))))) # (!\Counter|s_count\(6) & (((\RAM|s_memory[137][2]~q\ & !\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[201][2]~q\,
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[137][2]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux5~2_combout\);

-- Location: LCCOMB_X62_Y24_N20
\RAM|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~3_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux5~2_combout\ & ((\RAM|s_memory[205][2]~q\))) # (!\RAM|Mux5~2_combout\ & (\RAM|s_memory[141][2]~q\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[141][2]~q\,
	datac => \RAM|s_memory[205][2]~q\,
	datad => \RAM|Mux5~2_combout\,
	combout => \RAM|Mux5~3_combout\);

-- Location: LCCOMB_X66_Y22_N26
\RAM|Mux5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~6_combout\ = (\Counter|s_count\(4) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(3) & ((\RAM|Mux5~3_combout\))) # (!\Counter|s_count\(3) & (\RAM|Mux5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~5_combout\,
	datab => \Counter|s_count\(4),
	datac => \RAM|Mux5~3_combout\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux5~6_combout\);

-- Location: LCCOMB_X60_Y24_N22
\RAM|s_memory[209][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[209][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[209][2]~feeder_combout\);

-- Location: FF_X60_Y24_N23
\RAM|s_memory[209][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[209][2]~feeder_combout\,
	ena => \RAM|s_memory[209][3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[209][2]~q\);

-- Location: FF_X67_Y22_N25
\RAM|s_memory[213][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[213][7]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[213][2]~q\);

-- Location: FF_X59_Y22_N15
\RAM|s_memory[145][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[145][3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[145][2]~q\);

-- Location: LCCOMB_X59_Y22_N20
\RAM|s_memory[149][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[149][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[149][2]~feeder_combout\);

-- Location: FF_X59_Y22_N21
\RAM|s_memory[149][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[149][2]~feeder_combout\,
	ena => \RAM|s_memory[149][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[149][2]~q\);

-- Location: LCCOMB_X59_Y22_N14
\RAM|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~0_combout\ = (\Counter|s_count\(2) & ((\Counter|s_count\(6)) # ((\RAM|s_memory[149][2]~q\)))) # (!\Counter|s_count\(2) & (!\Counter|s_count\(6) & (\RAM|s_memory[145][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[145][2]~q\,
	datad => \RAM|s_memory[149][2]~q\,
	combout => \RAM|Mux5~0_combout\);

-- Location: LCCOMB_X67_Y22_N24
\RAM|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~1_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux5~0_combout\ & ((\RAM|s_memory[213][2]~q\))) # (!\RAM|Mux5~0_combout\ & (\RAM|s_memory[209][2]~q\)))) # (!\Counter|s_count\(6) & (((\RAM|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|s_memory[209][2]~q\,
	datac => \RAM|s_memory[213][2]~q\,
	datad => \RAM|Mux5~0_combout\,
	combout => \RAM|Mux5~1_combout\);

-- Location: LCCOMB_X59_Y28_N2
\RAM|s_memory[217][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[217][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[217][2]~feeder_combout\);

-- Location: FF_X59_Y28_N3
\RAM|s_memory[217][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[217][2]~feeder_combout\,
	ena => \RAM|s_memory[217][2]~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[217][2]~q\);

-- Location: FF_X66_Y28_N5
\RAM|s_memory[221][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[221][5]~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[221][2]~q\);

-- Location: LCCOMB_X59_Y25_N2
\RAM|s_memory[157][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[157][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[157][2]~feeder_combout\);

-- Location: FF_X59_Y25_N3
\RAM|s_memory[157][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[157][2]~feeder_combout\,
	ena => \RAM|s_memory[157][2]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[157][2]~q\);

-- Location: FF_X60_Y26_N5
\RAM|s_memory[153][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[153][7]~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[153][2]~q\);

-- Location: LCCOMB_X60_Y26_N4
\RAM|Mux5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~7_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(2))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(2) & (\RAM|s_memory[157][2]~q\)) # (!\Counter|s_count\(2) & ((\RAM|s_memory[153][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[157][2]~q\,
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[153][2]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux5~7_combout\);

-- Location: LCCOMB_X66_Y28_N4
\RAM|Mux5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~8_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux5~7_combout\ & ((\RAM|s_memory[221][2]~q\))) # (!\RAM|Mux5~7_combout\ & (\RAM|s_memory[217][2]~q\)))) # (!\Counter|s_count\(6) & (((\RAM|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|s_memory[217][2]~q\,
	datac => \RAM|s_memory[221][2]~q\,
	datad => \RAM|Mux5~7_combout\,
	combout => \RAM|Mux5~8_combout\);

-- Location: LCCOMB_X67_Y22_N2
\RAM|Mux5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~9_combout\ = (\RAM|Mux5~6_combout\ & (((\RAM|Mux5~8_combout\) # (!\Counter|s_count\(4))))) # (!\RAM|Mux5~6_combout\ & (\RAM|Mux5~1_combout\ & (\Counter|s_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~6_combout\,
	datab => \RAM|Mux5~1_combout\,
	datac => \Counter|s_count\(4),
	datad => \RAM|Mux5~8_combout\,
	combout => \RAM|Mux5~9_combout\);

-- Location: LCCOMB_X61_Y22_N28
\RAM|s_memory[177][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[177][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[177][2]~feeder_combout\);

-- Location: FF_X61_Y22_N29
\RAM|s_memory[177][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[177][2]~feeder_combout\,
	ena => \RAM|s_memory[177][7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[177][2]~q\);

-- Location: FF_X61_Y20_N19
\RAM|s_memory[161][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[161][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[161][2]~q\);

-- Location: LCCOMB_X61_Y20_N18
\RAM|Mux5~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~35_combout\ = (\Counter|s_count\(4) & ((\RAM|s_memory[177][2]~q\) # ((\Counter|s_count\(3))))) # (!\Counter|s_count\(4) & (((\RAM|s_memory[161][2]~q\ & !\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[177][2]~q\,
	datac => \RAM|s_memory[161][2]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux5~35_combout\);

-- Location: LCCOMB_X60_Y23_N16
\RAM|s_memory[169][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[169][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[169][2]~feeder_combout\);

-- Location: FF_X60_Y23_N17
\RAM|s_memory[169][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[169][2]~feeder_combout\,
	ena => \RAM|s_memory[169][1]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[169][2]~q\);

-- Location: FF_X60_Y23_N7
\RAM|s_memory[185][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[185][2]~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[185][2]~q\);

-- Location: LCCOMB_X60_Y23_N6
\RAM|Mux5~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~36_combout\ = (\RAM|Mux5~35_combout\ & (((\RAM|s_memory[185][2]~q\) # (!\Counter|s_count\(3))))) # (!\RAM|Mux5~35_combout\ & (\RAM|s_memory[169][2]~q\ & ((\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~35_combout\,
	datab => \RAM|s_memory[169][2]~q\,
	datac => \RAM|s_memory[185][2]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux5~36_combout\);

-- Location: LCCOMB_X67_Y21_N6
\RAM|s_memory[181][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[181][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[181][2]~feeder_combout\);

-- Location: FF_X67_Y21_N7
\RAM|s_memory[181][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[181][2]~feeder_combout\,
	ena => \RAM|s_memory[181][2]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[181][2]~q\);

-- Location: FF_X61_Y23_N21
\RAM|s_memory[189][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[189][2]~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[189][2]~q\);

-- Location: FF_X60_Y20_N25
\RAM|s_memory[165][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[165][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[165][2]~q\);

-- Location: LCCOMB_X61_Y23_N18
\RAM|s_memory[173][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[173][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[173][2]~feeder_combout\);

-- Location: FF_X61_Y23_N19
\RAM|s_memory[173][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[173][2]~feeder_combout\,
	ena => \RAM|s_memory[173][1]~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[173][2]~q\);

-- Location: LCCOMB_X60_Y20_N24
\RAM|Mux5~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~33_combout\ = (\Counter|s_count\(3) & ((\Counter|s_count\(4)) # ((\RAM|s_memory[173][2]~q\)))) # (!\Counter|s_count\(3) & (!\Counter|s_count\(4) & (\RAM|s_memory[165][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[165][2]~q\,
	datad => \RAM|s_memory[173][2]~q\,
	combout => \RAM|Mux5~33_combout\);

-- Location: LCCOMB_X61_Y23_N20
\RAM|Mux5~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~34_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux5~33_combout\ & ((\RAM|s_memory[189][2]~q\))) # (!\RAM|Mux5~33_combout\ & (\RAM|s_memory[181][2]~q\)))) # (!\Counter|s_count\(4) & (((\RAM|Mux5~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[181][2]~q\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[189][2]~q\,
	datad => \RAM|Mux5~33_combout\,
	combout => \RAM|Mux5~34_combout\);

-- Location: LCCOMB_X60_Y23_N4
\RAM|Mux5~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~37_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(6)) # (\RAM|Mux5~34_combout\)))) # (!\Counter|s_count\(2) & (\RAM|Mux5~36_combout\ & (!\Counter|s_count\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~36_combout\,
	datab => \Counter|s_count\(2),
	datac => \Counter|s_count\(6),
	datad => \RAM|Mux5~34_combout\,
	combout => \RAM|Mux5~37_combout\);

-- Location: LCCOMB_X66_Y23_N14
\RAM|s_memory[237][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[237][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[237][2]~feeder_combout\);

-- Location: FF_X66_Y23_N15
\RAM|s_memory[237][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[237][2]~feeder_combout\,
	ena => \RAM|s_memory[237][3]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[237][2]~q\);

-- Location: FF_X65_Y23_N9
\RAM|s_memory[229][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[229][6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[229][2]~q\);

-- Location: LCCOMB_X65_Y23_N8
\RAM|Mux5~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~38_combout\ = (\Counter|s_count\(4) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(3) & (\RAM|s_memory[237][2]~q\)) # (!\Counter|s_count\(3) & ((\RAM|s_memory[229][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[237][2]~q\,
	datac => \RAM|s_memory[229][2]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux5~38_combout\);

-- Location: LCCOMB_X67_Y21_N28
\RAM|s_memory[245][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[245][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[245][2]~feeder_combout\);

-- Location: FF_X67_Y21_N29
\RAM|s_memory[245][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[245][2]~feeder_combout\,
	ena => \RAM|s_memory[245][5]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[245][2]~q\);

-- Location: FF_X68_Y23_N31
\RAM|s_memory[253][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[253][1]~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[253][2]~q\);

-- Location: LCCOMB_X68_Y23_N30
\RAM|Mux5~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~39_combout\ = (\RAM|Mux5~38_combout\ & (((\RAM|s_memory[253][2]~q\) # (!\Counter|s_count\(4))))) # (!\RAM|Mux5~38_combout\ & (\RAM|s_memory[245][2]~q\ & ((\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~38_combout\,
	datab => \RAM|s_memory[245][2]~q\,
	datac => \RAM|s_memory[253][2]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux5~39_combout\);

-- Location: LCCOMB_X60_Y24_N20
\RAM|s_memory[241][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[241][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[241][2]~feeder_combout\);

-- Location: FF_X60_Y24_N21
\RAM|s_memory[241][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[241][2]~feeder_combout\,
	ena => \RAM|s_memory[241][2]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[241][2]~q\);

-- Location: FF_X65_Y20_N31
\RAM|s_memory[225][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[225][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[225][2]~q\);

-- Location: LCCOMB_X65_Y20_N30
\RAM|Mux5~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~31_combout\ = (\Counter|s_count\(4) & ((\RAM|s_memory[241][2]~q\) # ((\Counter|s_count\(3))))) # (!\Counter|s_count\(4) & (((\RAM|s_memory[225][2]~q\ & !\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[241][2]~q\,
	datac => \RAM|s_memory[225][2]~q\,
	datad => \Counter|s_count\(3),
	combout => \RAM|Mux5~31_combout\);

-- Location: FF_X67_Y23_N29
\RAM|s_memory[249][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~23_combout\,
	sload => VCC,
	ena => \RAM|s_memory[249][3]~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[249][2]~q\);

-- Location: LCCOMB_X67_Y23_N18
\RAM|s_memory[233][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[233][2]~feeder_combout\ = \ArithmeticUnit|Add1~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~23_combout\,
	combout => \RAM|s_memory[233][2]~feeder_combout\);

-- Location: FF_X67_Y23_N19
\RAM|s_memory[233][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[233][2]~feeder_combout\,
	ena => \RAM|s_memory[233][0]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[233][2]~q\);

-- Location: LCCOMB_X67_Y23_N28
\RAM|Mux5~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~32_combout\ = (\RAM|Mux5~31_combout\ & (((\RAM|s_memory[249][2]~q\)) # (!\Counter|s_count\(3)))) # (!\RAM|Mux5~31_combout\ & (\Counter|s_count\(3) & ((\RAM|s_memory[233][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~31_combout\,
	datab => \Counter|s_count\(3),
	datac => \RAM|s_memory[249][2]~q\,
	datad => \RAM|s_memory[233][2]~q\,
	combout => \RAM|Mux5~32_combout\);

-- Location: LCCOMB_X68_Y22_N10
\RAM|Mux5~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~40_combout\ = (\RAM|Mux5~37_combout\ & (((\RAM|Mux5~39_combout\)) # (!\Counter|s_count\(6)))) # (!\RAM|Mux5~37_combout\ & (\Counter|s_count\(6) & ((\RAM|Mux5~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~37_combout\,
	datab => \Counter|s_count\(6),
	datac => \RAM|Mux5~39_combout\,
	datad => \RAM|Mux5~32_combout\,
	combout => \RAM|Mux5~40_combout\);

-- Location: LCCOMB_X67_Y22_N20
\RAM|Mux5~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~41_combout\ = (\RAM|Mux5~30_combout\ & (((\RAM|Mux5~40_combout\) # (!\Counter|s_count\(0))))) # (!\RAM|Mux5~30_combout\ & (\RAM|Mux5~9_combout\ & ((\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~30_combout\,
	datab => \RAM|Mux5~9_combout\,
	datac => \RAM|Mux5~40_combout\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux5~41_combout\);

-- Location: LCCOMB_X67_Y22_N4
\RAM|Mux5~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux5~169_combout\ = (\RAM|Mux5~126_combout\ & ((\RAM|Mux5~168_combout\) # ((!\Counter|s_count\(7))))) # (!\RAM|Mux5~126_combout\ & (((\Counter|s_count\(7) & \RAM|Mux5~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~126_combout\,
	datab => \RAM|Mux5~168_combout\,
	datac => \Counter|s_count\(7),
	datad => \RAM|Mux5~41_combout\,
	combout => \RAM|Mux5~169_combout\);

-- Location: LCCOMB_X69_Y16_N8
\d2_RAM|decOut_n[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d2_RAM|decOut_n[0]~0_combout\ = (\RAM|Mux5~169_combout\ & ((\RAM|Mux7~169_combout\) # ((\RAM|Mux1~169_combout\) # (\RAM|Mux6~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~169_combout\,
	datab => \RAM|Mux1~169_combout\,
	datac => \RAM|Mux6~169_combout\,
	datad => \RAM|Mux5~169_combout\,
	combout => \d2_RAM|decOut_n[0]~0_combout\);

-- Location: LCCOMB_X66_Y26_N4
\ArithmeticUnit|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ArithmeticUnit|Add1~18_combout\ = (\KEY[1]~input_o\ & \ArithmeticUnit|Add1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[1]~input_o\,
	datad => \ArithmeticUnit|Add1~10_combout\,
	combout => \ArithmeticUnit|Add1~18_combout\);

-- Location: LCCOMB_X79_Y25_N0
\RAM|s_memory[101][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[101][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[101][5]~feeder_combout\);

-- Location: FF_X79_Y25_N1
\RAM|s_memory[101][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[101][5]~feeder_combout\,
	ena => \RAM|s_memory[101][6]~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[101][5]~q\);

-- Location: FF_X75_Y26_N19
\RAM|s_memory[100][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[100][6]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[100][5]~q\);

-- Location: LCCOMB_X75_Y26_N18
\RAM|Mux2~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~91_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(0))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(0) & (\RAM|s_memory[101][5]~q\)) # (!\Counter|s_count\(0) & ((\RAM|s_memory[100][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[101][5]~q\,
	datac => \RAM|s_memory[100][5]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux2~91_combout\);

-- Location: LCCOMB_X74_Y25_N28
\RAM|s_memory[102][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[102][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[102][5]~feeder_combout\);

-- Location: FF_X74_Y25_N29
\RAM|s_memory[102][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[102][5]~feeder_combout\,
	ena => \RAM|s_memory[102][1]~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[102][5]~q\);

-- Location: FF_X74_Y25_N3
\RAM|s_memory[103][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[103][1]~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[103][5]~q\);

-- Location: LCCOMB_X74_Y25_N2
\RAM|Mux2~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~92_combout\ = (\RAM|Mux2~91_combout\ & (((\RAM|s_memory[103][5]~q\) # (!\Counter|s_count\(1))))) # (!\RAM|Mux2~91_combout\ & (\RAM|s_memory[102][5]~q\ & ((\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~91_combout\,
	datab => \RAM|s_memory[102][5]~q\,
	datac => \RAM|s_memory[103][5]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux2~92_combout\);

-- Location: LCCOMB_X76_Y28_N12
\RAM|s_memory[69][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[69][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[69][5]~feeder_combout\);

-- Location: FF_X76_Y28_N13
\RAM|s_memory[69][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[69][5]~feeder_combout\,
	ena => \RAM|s_memory[69][7]~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[69][5]~q\);

-- Location: FF_X75_Y26_N5
\RAM|s_memory[68][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[68][6]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[68][5]~q\);

-- Location: LCCOMB_X75_Y26_N4
\RAM|Mux2~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~84_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(0))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(0) & (\RAM|s_memory[69][5]~q\)) # (!\Counter|s_count\(0) & ((\RAM|s_memory[68][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[69][5]~q\,
	datac => \RAM|s_memory[68][5]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux2~84_combout\);

-- Location: LCCOMB_X67_Y25_N0
\RAM|s_memory[70][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[70][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[70][5]~feeder_combout\);

-- Location: FF_X67_Y25_N1
\RAM|s_memory[70][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[70][5]~feeder_combout\,
	ena => \RAM|s_memory[70][5]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[70][5]~q\);

-- Location: FF_X67_Y25_N7
\RAM|s_memory[71][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[71][2]~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[71][5]~q\);

-- Location: LCCOMB_X67_Y25_N6
\RAM|Mux2~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~85_combout\ = (\RAM|Mux2~84_combout\ & (((\RAM|s_memory[71][5]~q\) # (!\Counter|s_count\(1))))) # (!\RAM|Mux2~84_combout\ & (\RAM|s_memory[70][5]~q\ & ((\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~84_combout\,
	datab => \RAM|s_memory[70][5]~q\,
	datac => \RAM|s_memory[71][5]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux2~85_combout\);

-- Location: LCCOMB_X75_Y22_N24
\RAM|s_memory[6][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[6][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[6][5]~feeder_combout\);

-- Location: FF_X75_Y22_N25
\RAM|s_memory[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[6][5]~feeder_combout\,
	ena => \RAM|s_memory[6][7]~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[6][5]~q\);

-- Location: FF_X72_Y22_N9
\RAM|s_memory[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[7][5]~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[7][5]~q\);

-- Location: LCCOMB_X76_Y28_N18
\RAM|s_memory[5][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[5][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[5][5]~feeder_combout\);

-- Location: FF_X76_Y28_N19
\RAM|s_memory[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[5][5]~feeder_combout\,
	ena => \RAM|s_memory[5][5]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[5][5]~q\);

-- Location: FF_X79_Y28_N29
\RAM|s_memory[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[4][1]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[4][5]~q\);

-- Location: LCCOMB_X79_Y28_N28
\RAM|Mux2~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~88_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(0))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(0) & (\RAM|s_memory[5][5]~q\)) # (!\Counter|s_count\(0) & ((\RAM|s_memory[4][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[5][5]~q\,
	datac => \RAM|s_memory[4][5]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux2~88_combout\);

-- Location: LCCOMB_X72_Y22_N8
\RAM|Mux2~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~89_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux2~88_combout\ & ((\RAM|s_memory[7][5]~q\))) # (!\RAM|Mux2~88_combout\ & (\RAM|s_memory[6][5]~q\)))) # (!\Counter|s_count\(1) & (((\RAM|Mux2~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[6][5]~q\,
	datac => \RAM|s_memory[7][5]~q\,
	datad => \RAM|Mux2~88_combout\,
	combout => \RAM|Mux2~89_combout\);

-- Location: LCCOMB_X69_Y20_N12
\RAM|s_memory[38][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[38][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[38][5]~feeder_combout\);

-- Location: FF_X69_Y20_N13
\RAM|s_memory[38][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[38][5]~feeder_combout\,
	ena => \RAM|s_memory[38][5]~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[38][5]~q\);

-- Location: FF_X70_Y22_N31
\RAM|s_memory[39][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[39][2]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[39][5]~q\);

-- Location: LCCOMB_X74_Y27_N12
\RAM|s_memory[37][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[37][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[37][5]~feeder_combout\);

-- Location: FF_X74_Y27_N13
\RAM|s_memory[37][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[37][5]~feeder_combout\,
	ena => \RAM|s_memory[37][4]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[37][5]~q\);

-- Location: FF_X74_Y29_N25
\RAM|s_memory[36][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[36][5]~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[36][5]~q\);

-- Location: LCCOMB_X74_Y29_N24
\RAM|Mux2~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~86_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(0))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(0) & (\RAM|s_memory[37][5]~q\)) # (!\Counter|s_count\(0) & ((\RAM|s_memory[36][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[37][5]~q\,
	datac => \RAM|s_memory[36][5]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux2~86_combout\);

-- Location: LCCOMB_X70_Y22_N30
\RAM|Mux2~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~87_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux2~86_combout\ & ((\RAM|s_memory[39][5]~q\))) # (!\RAM|Mux2~86_combout\ & (\RAM|s_memory[38][5]~q\)))) # (!\Counter|s_count\(1) & (((\RAM|Mux2~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[38][5]~q\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[39][5]~q\,
	datad => \RAM|Mux2~86_combout\,
	combout => \RAM|Mux2~87_combout\);

-- Location: LCCOMB_X73_Y21_N28
\RAM|Mux2~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~90_combout\ = (\Counter|s_count\(5) & (((\RAM|Mux2~87_combout\) # (\Counter|s_count\(6))))) # (!\Counter|s_count\(5) & (\RAM|Mux2~89_combout\ & ((!\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~89_combout\,
	datab => \RAM|Mux2~87_combout\,
	datac => \Counter|s_count\(5),
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux2~90_combout\);

-- Location: LCCOMB_X73_Y21_N14
\RAM|Mux2~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~93_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux2~90_combout\ & (\RAM|Mux2~92_combout\)) # (!\RAM|Mux2~90_combout\ & ((\RAM|Mux2~85_combout\))))) # (!\Counter|s_count\(6) & (((\RAM|Mux2~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~92_combout\,
	datab => \Counter|s_count\(6),
	datac => \RAM|Mux2~85_combout\,
	datad => \RAM|Mux2~90_combout\,
	combout => \RAM|Mux2~93_combout\);

-- Location: LCCOMB_X72_Y22_N6
\RAM|s_memory[23][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[23][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[23][5]~feeder_combout\);

-- Location: FF_X72_Y22_N7
\RAM|s_memory[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[23][5]~feeder_combout\,
	ena => \RAM|s_memory[23][3]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[23][5]~q\);

-- Location: FF_X70_Y22_N17
\RAM|s_memory[55][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[55][7]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[55][5]~q\);

-- Location: LCCOMB_X67_Y33_N6
\RAM|s_memory[53][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[53][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[53][5]~feeder_combout\);

-- Location: FF_X67_Y33_N7
\RAM|s_memory[53][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[53][5]~feeder_combout\,
	ena => \RAM|s_memory[53][7]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[53][5]~q\);

-- Location: FF_X67_Y29_N25
\RAM|s_memory[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[21][0]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[21][5]~q\);

-- Location: LCCOMB_X67_Y29_N24
\RAM|Mux2~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~115_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(5))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(5) & (\RAM|s_memory[53][5]~q\)) # (!\Counter|s_count\(5) & ((\RAM|s_memory[21][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[53][5]~q\,
	datac => \RAM|s_memory[21][5]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux2~115_combout\);

-- Location: LCCOMB_X70_Y22_N16
\RAM|Mux2~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~116_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux2~115_combout\ & ((\RAM|s_memory[55][5]~q\))) # (!\RAM|Mux2~115_combout\ & (\RAM|s_memory[23][5]~q\)))) # (!\Counter|s_count\(1) & (((\RAM|Mux2~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[23][5]~q\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[55][5]~q\,
	datad => \RAM|Mux2~115_combout\,
	combout => \RAM|Mux2~116_combout\);

-- Location: LCCOMB_X68_Y25_N28
\RAM|s_memory[86][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[86][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[86][5]~feeder_combout\);

-- Location: FF_X68_Y25_N29
\RAM|s_memory[86][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[86][5]~feeder_combout\,
	ena => \RAM|s_memory[86][6]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[86][5]~q\);

-- Location: FF_X75_Y25_N21
\RAM|s_memory[118][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[118][3]~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[118][5]~q\);

-- Location: FF_X72_Y32_N31
\RAM|s_memory[84][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[84][1]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[84][5]~q\);

-- Location: LCCOMB_X72_Y32_N28
\RAM|s_memory[116][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[116][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[116][5]~feeder_combout\);

-- Location: FF_X72_Y32_N29
\RAM|s_memory[116][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[116][5]~feeder_combout\,
	ena => \RAM|s_memory[116][1]~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[116][5]~q\);

-- Location: LCCOMB_X72_Y32_N30
\RAM|Mux2~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~117_combout\ = (\Counter|s_count\(1) & (\Counter|s_count\(5))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(5) & ((\RAM|s_memory[116][5]~q\))) # (!\Counter|s_count\(5) & (\RAM|s_memory[84][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[84][5]~q\,
	datad => \RAM|s_memory[116][5]~q\,
	combout => \RAM|Mux2~117_combout\);

-- Location: LCCOMB_X75_Y25_N20
\RAM|Mux2~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~118_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux2~117_combout\ & ((\RAM|s_memory[118][5]~q\))) # (!\RAM|Mux2~117_combout\ & (\RAM|s_memory[86][5]~q\)))) # (!\Counter|s_count\(1) & (((\RAM|Mux2~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[86][5]~q\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[118][5]~q\,
	datad => \RAM|Mux2~117_combout\,
	combout => \RAM|Mux2~118_combout\);

-- Location: LCCOMB_X75_Y23_N24
\RAM|s_memory[22][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[22][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[22][5]~feeder_combout\);

-- Location: FF_X75_Y23_N25
\RAM|s_memory[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[22][5]~feeder_combout\,
	ena => \RAM|s_memory[22][3]~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[22][5]~q\);

-- Location: FF_X69_Y20_N23
\RAM|s_memory[54][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[54][7]~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[54][5]~q\);

-- Location: FF_X68_Y33_N31
\RAM|s_memory[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[20][5]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[20][5]~q\);

-- Location: LCCOMB_X68_Y33_N16
\RAM|s_memory[52][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[52][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[52][5]~feeder_combout\);

-- Location: FF_X68_Y33_N17
\RAM|s_memory[52][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[52][5]~feeder_combout\,
	ena => \RAM|s_memory[52][3]~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[52][5]~q\);

-- Location: LCCOMB_X68_Y33_N30
\RAM|Mux2~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~119_combout\ = (\Counter|s_count\(5) & ((\Counter|s_count\(1)) # ((\RAM|s_memory[52][5]~q\)))) # (!\Counter|s_count\(5) & (!\Counter|s_count\(1) & (\RAM|s_memory[20][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[20][5]~q\,
	datad => \RAM|s_memory[52][5]~q\,
	combout => \RAM|Mux2~119_combout\);

-- Location: LCCOMB_X69_Y20_N22
\RAM|Mux2~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~120_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux2~119_combout\ & ((\RAM|s_memory[54][5]~q\))) # (!\RAM|Mux2~119_combout\ & (\RAM|s_memory[22][5]~q\)))) # (!\Counter|s_count\(1) & (((\RAM|Mux2~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[22][5]~q\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[54][5]~q\,
	datad => \RAM|Mux2~119_combout\,
	combout => \RAM|Mux2~120_combout\);

-- Location: LCCOMB_X74_Y22_N30
\RAM|Mux2~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~121_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux2~118_combout\) # ((\Counter|s_count\(0))))) # (!\Counter|s_count\(6) & (((!\Counter|s_count\(0) & \RAM|Mux2~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~118_combout\,
	datab => \Counter|s_count\(6),
	datac => \Counter|s_count\(0),
	datad => \RAM|Mux2~120_combout\,
	combout => \RAM|Mux2~121_combout\);

-- Location: LCCOMB_X68_Y28_N26
\RAM|s_memory[87][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[87][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[87][5]~feeder_combout\);

-- Location: FF_X68_Y28_N27
\RAM|s_memory[87][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[87][5]~feeder_combout\,
	ena => \RAM|s_memory[87][6]~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[87][5]~q\);

-- Location: LCCOMB_X65_Y33_N28
\RAM|s_memory[117][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[117][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[117][5]~feeder_combout\);

-- Location: FF_X65_Y33_N29
\RAM|s_memory[117][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[117][5]~feeder_combout\,
	ena => \RAM|s_memory[117][0]~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[117][5]~q\);

-- Location: FF_X67_Y29_N11
\RAM|s_memory[85][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[85][1]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[85][5]~q\);

-- Location: LCCOMB_X67_Y29_N10
\RAM|Mux2~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~122_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(5))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(5) & (\RAM|s_memory[117][5]~q\)) # (!\Counter|s_count\(5) & ((\RAM|s_memory[85][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[117][5]~q\,
	datac => \RAM|s_memory[85][5]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux2~122_combout\);

-- Location: FF_X68_Y28_N21
\RAM|s_memory[119][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[119][6]~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[119][5]~q\);

-- Location: LCCOMB_X68_Y28_N20
\RAM|Mux2~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~123_combout\ = (\RAM|Mux2~122_combout\ & (((\RAM|s_memory[119][5]~q\) # (!\Counter|s_count\(1))))) # (!\RAM|Mux2~122_combout\ & (\RAM|s_memory[87][5]~q\ & ((\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[87][5]~q\,
	datab => \RAM|Mux2~122_combout\,
	datac => \RAM|s_memory[119][5]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux2~123_combout\);

-- Location: LCCOMB_X74_Y22_N8
\RAM|Mux2~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~124_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux2~121_combout\ & ((\RAM|Mux2~123_combout\))) # (!\RAM|Mux2~121_combout\ & (\RAM|Mux2~116_combout\)))) # (!\Counter|s_count\(0) & (((\RAM|Mux2~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~116_combout\,
	datab => \Counter|s_count\(0),
	datac => \RAM|Mux2~121_combout\,
	datad => \RAM|Mux2~123_combout\,
	combout => \RAM|Mux2~124_combout\);

-- Location: LCCOMB_X73_Y26_N28
\RAM|s_memory[66][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[66][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[66][5]~feeder_combout\);

-- Location: FF_X73_Y26_N29
\RAM|s_memory[66][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[66][5]~feeder_combout\,
	ena => \RAM|s_memory[66][4]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[66][5]~q\);

-- Location: FF_X79_Y26_N31
\RAM|s_memory[98][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[98][6]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[98][5]~q\);

-- Location: FF_X75_Y30_N11
\RAM|s_memory[64][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[64][1]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[64][5]~q\);

-- Location: LCCOMB_X74_Y31_N28
\RAM|s_memory[96][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[96][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[96][5]~feeder_combout\);

-- Location: FF_X74_Y31_N29
\RAM|s_memory[96][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[96][5]~feeder_combout\,
	ena => \RAM|s_memory[96][1]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[96][5]~q\);

-- Location: LCCOMB_X75_Y30_N10
\RAM|Mux2~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~106_combout\ = (\Counter|s_count\(5) & ((\Counter|s_count\(1)) # ((\RAM|s_memory[96][5]~q\)))) # (!\Counter|s_count\(5) & (!\Counter|s_count\(1) & (\RAM|s_memory[64][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[64][5]~q\,
	datad => \RAM|s_memory[96][5]~q\,
	combout => \RAM|Mux2~106_combout\);

-- Location: LCCOMB_X79_Y26_N30
\RAM|Mux2~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~107_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux2~106_combout\ & ((\RAM|s_memory[98][5]~q\))) # (!\RAM|Mux2~106_combout\ & (\RAM|s_memory[66][5]~q\)))) # (!\Counter|s_count\(1) & (((\RAM|Mux2~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[66][5]~q\,
	datac => \RAM|s_memory[98][5]~q\,
	datad => \RAM|Mux2~106_combout\,
	combout => \RAM|Mux2~107_combout\);

-- Location: FF_X75_Y30_N21
\RAM|s_memory[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[0][3]~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[0][5]~q\);

-- Location: LCCOMB_X74_Y30_N28
\RAM|s_memory[32][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[32][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[32][5]~feeder_combout\);

-- Location: FF_X74_Y30_N29
\RAM|s_memory[32][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[32][5]~feeder_combout\,
	ena => \RAM|s_memory[32][5]~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[32][5]~q\);

-- Location: LCCOMB_X75_Y30_N20
\RAM|Mux2~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~108_combout\ = (\Counter|s_count\(5) & ((\Counter|s_count\(1)) # ((\RAM|s_memory[32][5]~q\)))) # (!\Counter|s_count\(5) & (!\Counter|s_count\(1) & (\RAM|s_memory[0][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[0][5]~q\,
	datad => \RAM|s_memory[32][5]~q\,
	combout => \RAM|Mux2~108_combout\);

-- Location: FF_X74_Y22_N3
\RAM|s_memory[34][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[34][6]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[34][5]~q\);

-- Location: LCCOMB_X75_Y22_N26
\RAM|s_memory[2][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[2][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[2][5]~feeder_combout\);

-- Location: FF_X75_Y22_N27
\RAM|s_memory[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[2][5]~feeder_combout\,
	ena => \RAM|s_memory[2][7]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[2][5]~q\);

-- Location: LCCOMB_X74_Y22_N2
\RAM|Mux2~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~109_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux2~108_combout\ & (\RAM|s_memory[34][5]~q\)) # (!\RAM|Mux2~108_combout\ & ((\RAM|s_memory[2][5]~q\))))) # (!\Counter|s_count\(1) & (\RAM|Mux2~108_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|Mux2~108_combout\,
	datac => \RAM|s_memory[34][5]~q\,
	datad => \RAM|s_memory[2][5]~q\,
	combout => \RAM|Mux2~109_combout\);

-- Location: LCCOMB_X74_Y22_N0
\RAM|Mux2~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~110_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(6) & (\RAM|Mux2~107_combout\)) # (!\Counter|s_count\(6) & ((\RAM|Mux2~109_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~107_combout\,
	datab => \Counter|s_count\(0),
	datac => \Counter|s_count\(6),
	datad => \RAM|Mux2~109_combout\,
	combout => \RAM|Mux2~110_combout\);

-- Location: LCCOMB_X73_Y28_N26
\RAM|s_memory[97][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[97][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[97][5]~feeder_combout\);

-- Location: FF_X73_Y28_N27
\RAM|s_memory[97][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[97][5]~feeder_combout\,
	ena => \RAM|s_memory[97][0]~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[97][5]~q\);

-- Location: FF_X70_Y28_N21
\RAM|s_memory[65][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[65][7]~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[65][5]~q\);

-- Location: LCCOMB_X70_Y28_N20
\RAM|Mux2~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~111_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(5))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(5) & (\RAM|s_memory[97][5]~q\)) # (!\Counter|s_count\(5) & ((\RAM|s_memory[65][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[97][5]~q\,
	datac => \RAM|s_memory[65][5]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux2~111_combout\);

-- Location: FF_X74_Y28_N11
\RAM|s_memory[99][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[99][0]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[99][5]~q\);

-- Location: LCCOMB_X72_Y28_N20
\RAM|s_memory[67][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[67][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[67][5]~feeder_combout\);

-- Location: FF_X72_Y28_N21
\RAM|s_memory[67][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[67][5]~feeder_combout\,
	ena => \RAM|s_memory[67][6]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[67][5]~q\);

-- Location: LCCOMB_X74_Y28_N10
\RAM|Mux2~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~112_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux2~111_combout\ & (\RAM|s_memory[99][5]~q\)) # (!\RAM|Mux2~111_combout\ & ((\RAM|s_memory[67][5]~q\))))) # (!\Counter|s_count\(1) & (\RAM|Mux2~111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|Mux2~111_combout\,
	datac => \RAM|s_memory[99][5]~q\,
	datad => \RAM|s_memory[67][5]~q\,
	combout => \RAM|Mux2~112_combout\);

-- Location: LCCOMB_X73_Y24_N24
\RAM|s_memory[3][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[3][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[3][5]~feeder_combout\);

-- Location: FF_X73_Y24_N25
\RAM|s_memory[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[3][5]~feeder_combout\,
	ena => \RAM|s_memory[3][5]~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[3][5]~q\);

-- Location: FF_X74_Y22_N29
\RAM|s_memory[35][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[35][6]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[35][5]~q\);

-- Location: LCCOMB_X73_Y28_N4
\RAM|s_memory[33][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[33][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[33][5]~feeder_combout\);

-- Location: FF_X73_Y28_N5
\RAM|s_memory[33][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[33][5]~feeder_combout\,
	ena => \RAM|s_memory[33][7]~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[33][5]~q\);

-- Location: FF_X70_Y28_N27
\RAM|s_memory[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[1][0]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[1][5]~q\);

-- Location: LCCOMB_X70_Y28_N26
\RAM|Mux2~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~104_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(5))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(5) & (\RAM|s_memory[33][5]~q\)) # (!\Counter|s_count\(5) & ((\RAM|s_memory[1][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[33][5]~q\,
	datac => \RAM|s_memory[1][5]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux2~104_combout\);

-- Location: LCCOMB_X74_Y22_N28
\RAM|Mux2~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~105_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux2~104_combout\ & ((\RAM|s_memory[35][5]~q\))) # (!\RAM|Mux2~104_combout\ & (\RAM|s_memory[3][5]~q\)))) # (!\Counter|s_count\(1) & (((\RAM|Mux2~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[3][5]~q\,
	datac => \RAM|s_memory[35][5]~q\,
	datad => \RAM|Mux2~104_combout\,
	combout => \RAM|Mux2~105_combout\);

-- Location: LCCOMB_X74_Y22_N6
\RAM|Mux2~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~113_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux2~110_combout\ & (\RAM|Mux2~112_combout\)) # (!\RAM|Mux2~110_combout\ & ((\RAM|Mux2~105_combout\))))) # (!\Counter|s_count\(0) & (\RAM|Mux2~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|Mux2~110_combout\,
	datac => \RAM|Mux2~112_combout\,
	datad => \RAM|Mux2~105_combout\,
	combout => \RAM|Mux2~113_combout\);

-- Location: LCCOMB_X72_Y25_N24
\RAM|s_memory[51][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[51][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[51][5]~feeder_combout\);

-- Location: FF_X72_Y25_N25
\RAM|s_memory[51][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[51][5]~feeder_combout\,
	ena => \RAM|s_memory[51][7]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[51][5]~q\);

-- Location: FF_X74_Y28_N21
\RAM|s_memory[115][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[115][4]~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[115][5]~q\);

-- Location: FF_X67_Y32_N19
\RAM|s_memory[49][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[49][0]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[49][5]~q\);

-- Location: LCCOMB_X66_Y32_N30
\RAM|s_memory[113][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[113][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[113][5]~feeder_combout\);

-- Location: FF_X66_Y32_N31
\RAM|s_memory[113][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[113][5]~feeder_combout\,
	ena => \RAM|s_memory[113][4]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[113][5]~q\);

-- Location: LCCOMB_X67_Y32_N18
\RAM|Mux2~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~101_combout\ = (\Counter|s_count\(1) & (\Counter|s_count\(6))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(6) & ((\RAM|s_memory[113][5]~q\))) # (!\Counter|s_count\(6) & (\RAM|s_memory[49][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[49][5]~q\,
	datad => \RAM|s_memory[113][5]~q\,
	combout => \RAM|Mux2~101_combout\);

-- Location: LCCOMB_X74_Y28_N20
\RAM|Mux2~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~102_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux2~101_combout\ & ((\RAM|s_memory[115][5]~q\))) # (!\RAM|Mux2~101_combout\ & (\RAM|s_memory[51][5]~q\)))) # (!\Counter|s_count\(1) & (((\RAM|Mux2~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[51][5]~q\,
	datac => \RAM|s_memory[115][5]~q\,
	datad => \RAM|Mux2~101_combout\,
	combout => \RAM|Mux2~102_combout\);

-- Location: FF_X69_Y33_N7
\RAM|s_memory[48][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[48][5]~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[48][5]~q\);

-- Location: LCCOMB_X69_Y33_N0
\RAM|s_memory[112][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[112][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[112][5]~feeder_combout\);

-- Location: FF_X69_Y33_N1
\RAM|s_memory[112][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[112][5]~feeder_combout\,
	ena => \RAM|s_memory[112][3]~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[112][5]~q\);

-- Location: LCCOMB_X69_Y33_N6
\RAM|Mux2~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~94_combout\ = (\Counter|s_count\(1) & (\Counter|s_count\(6))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(6) & ((\RAM|s_memory[112][5]~q\))) # (!\Counter|s_count\(6) & (\RAM|s_memory[48][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[48][5]~q\,
	datad => \RAM|s_memory[112][5]~q\,
	combout => \RAM|Mux2~94_combout\);

-- Location: FF_X76_Y26_N9
\RAM|s_memory[114][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[114][3]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[114][5]~q\);

-- Location: LCCOMB_X73_Y20_N4
\RAM|s_memory[50][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[50][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[50][5]~feeder_combout\);

-- Location: FF_X73_Y20_N5
\RAM|s_memory[50][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[50][5]~feeder_combout\,
	ena => \RAM|s_memory[50][2]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[50][5]~q\);

-- Location: LCCOMB_X76_Y26_N8
\RAM|Mux2~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~95_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux2~94_combout\ & (\RAM|s_memory[114][5]~q\)) # (!\RAM|Mux2~94_combout\ & ((\RAM|s_memory[50][5]~q\))))) # (!\Counter|s_count\(1) & (\RAM|Mux2~94_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|Mux2~94_combout\,
	datac => \RAM|s_memory[114][5]~q\,
	datad => \RAM|s_memory[50][5]~q\,
	combout => \RAM|Mux2~95_combout\);

-- Location: LCCOMB_X69_Y30_N16
\RAM|s_memory[80][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[80][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[80][5]~feeder_combout\);

-- Location: FF_X69_Y30_N17
\RAM|s_memory[80][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[80][5]~feeder_combout\,
	ena => \RAM|s_memory[80][0]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[80][5]~q\);

-- Location: FF_X69_Y30_N31
\RAM|s_memory[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[16][7]~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[16][5]~q\);

-- Location: LCCOMB_X69_Y30_N30
\RAM|Mux2~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~98_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(6) & (\RAM|s_memory[80][5]~q\)) # (!\Counter|s_count\(6) & ((\RAM|s_memory[16][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[80][5]~q\,
	datac => \RAM|s_memory[16][5]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux2~98_combout\);

-- Location: FF_X73_Y26_N27
\RAM|s_memory[82][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[82][0]~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[82][5]~q\);

-- Location: LCCOMB_X73_Y23_N18
\RAM|s_memory[18][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[18][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[18][5]~feeder_combout\);

-- Location: FF_X73_Y23_N19
\RAM|s_memory[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[18][5]~feeder_combout\,
	ena => \RAM|s_memory[18][7]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[18][5]~q\);

-- Location: LCCOMB_X73_Y26_N26
\RAM|Mux2~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~99_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux2~98_combout\ & (\RAM|s_memory[82][5]~q\)) # (!\RAM|Mux2~98_combout\ & ((\RAM|s_memory[18][5]~q\))))) # (!\Counter|s_count\(1) & (\RAM|Mux2~98_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|Mux2~98_combout\,
	datac => \RAM|s_memory[82][5]~q\,
	datad => \RAM|s_memory[18][5]~q\,
	combout => \RAM|Mux2~99_combout\);

-- Location: FF_X67_Y32_N21
\RAM|s_memory[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[17][7]~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[17][5]~q\);

-- Location: LCCOMB_X66_Y32_N24
\RAM|s_memory[81][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[81][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[81][5]~feeder_combout\);

-- Location: FF_X66_Y32_N25
\RAM|s_memory[81][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[81][5]~feeder_combout\,
	ena => \RAM|s_memory[81][5]~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[81][5]~q\);

-- Location: LCCOMB_X67_Y32_N20
\RAM|Mux2~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~96_combout\ = (\Counter|s_count\(1) & (\Counter|s_count\(6))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(6) & ((\RAM|s_memory[81][5]~q\))) # (!\Counter|s_count\(6) & (\RAM|s_memory[17][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[17][5]~q\,
	datad => \RAM|s_memory[81][5]~q\,
	combout => \RAM|Mux2~96_combout\);

-- Location: FF_X79_Y26_N5
\RAM|s_memory[83][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[83][5]~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[83][5]~q\);

-- Location: LCCOMB_X73_Y22_N24
\RAM|s_memory[19][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[19][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[19][5]~feeder_combout\);

-- Location: FF_X73_Y22_N25
\RAM|s_memory[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[19][5]~feeder_combout\,
	ena => \RAM|s_memory[19][7]~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[19][5]~q\);

-- Location: LCCOMB_X79_Y26_N4
\RAM|Mux2~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~97_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux2~96_combout\ & (\RAM|s_memory[83][5]~q\)) # (!\RAM|Mux2~96_combout\ & ((\RAM|s_memory[19][5]~q\))))) # (!\Counter|s_count\(1) & (\RAM|Mux2~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|Mux2~96_combout\,
	datac => \RAM|s_memory[83][5]~q\,
	datad => \RAM|s_memory[19][5]~q\,
	combout => \RAM|Mux2~97_combout\);

-- Location: LCCOMB_X74_Y22_N24
\RAM|Mux2~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~100_combout\ = (\Counter|s_count\(5) & (\Counter|s_count\(0))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(0) & ((\RAM|Mux2~97_combout\))) # (!\Counter|s_count\(0) & (\RAM|Mux2~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(0),
	datac => \RAM|Mux2~99_combout\,
	datad => \RAM|Mux2~97_combout\,
	combout => \RAM|Mux2~100_combout\);

-- Location: LCCOMB_X74_Y22_N14
\RAM|Mux2~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~103_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux2~100_combout\ & (\RAM|Mux2~102_combout\)) # (!\RAM|Mux2~100_combout\ & ((\RAM|Mux2~95_combout\))))) # (!\Counter|s_count\(5) & (((\RAM|Mux2~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux2~102_combout\,
	datac => \RAM|Mux2~95_combout\,
	datad => \RAM|Mux2~100_combout\,
	combout => \RAM|Mux2~103_combout\);

-- Location: LCCOMB_X74_Y22_N16
\RAM|Mux2~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~114_combout\ = (\Counter|s_count\(4) & (((\RAM|Mux2~103_combout\) # (\Counter|s_count\(2))))) # (!\Counter|s_count\(4) & (\RAM|Mux2~113_combout\ & ((!\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~113_combout\,
	datab => \Counter|s_count\(4),
	datac => \RAM|Mux2~103_combout\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux2~114_combout\);

-- Location: LCCOMB_X74_Y21_N24
\RAM|Mux2~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~125_combout\ = (\Counter|s_count\(2) & ((\RAM|Mux2~114_combout\ & ((\RAM|Mux2~124_combout\))) # (!\RAM|Mux2~114_combout\ & (\RAM|Mux2~93_combout\)))) # (!\Counter|s_count\(2) & (((\RAM|Mux2~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~93_combout\,
	datab => \RAM|Mux2~124_combout\,
	datac => \Counter|s_count\(2),
	datad => \RAM|Mux2~114_combout\,
	combout => \RAM|Mux2~125_combout\);

-- Location: LCCOMB_X73_Y27_N24
\RAM|s_memory[74][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[74][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[74][5]~feeder_combout\);

-- Location: FF_X73_Y27_N25
\RAM|s_memory[74][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[74][5]~feeder_combout\,
	ena => \RAM|s_memory[74][1]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[74][5]~q\);

-- Location: FF_X73_Y27_N11
\RAM|s_memory[90][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[90][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[90][5]~q\);

-- Location: FF_X76_Y30_N21
\RAM|s_memory[72][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[72][6]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[72][5]~q\);

-- Location: LCCOMB_X72_Y30_N8
\RAM|s_memory[88][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[88][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[88][5]~feeder_combout\);

-- Location: FF_X72_Y30_N9
\RAM|s_memory[88][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[88][5]~feeder_combout\,
	ena => \RAM|s_memory[88][0]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[88][5]~q\);

-- Location: LCCOMB_X76_Y30_N20
\RAM|Mux2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~46_combout\ = (\Counter|s_count\(1) & (\Counter|s_count\(4))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(4) & ((\RAM|s_memory[88][5]~q\))) # (!\Counter|s_count\(4) & (\RAM|s_memory[72][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[72][5]~q\,
	datad => \RAM|s_memory[88][5]~q\,
	combout => \RAM|Mux2~46_combout\);

-- Location: LCCOMB_X73_Y27_N10
\RAM|Mux2~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~47_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux2~46_combout\ & ((\RAM|s_memory[90][5]~q\))) # (!\RAM|Mux2~46_combout\ & (\RAM|s_memory[74][5]~q\)))) # (!\Counter|s_count\(1) & (((\RAM|Mux2~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[74][5]~q\,
	datac => \RAM|s_memory[90][5]~q\,
	datad => \RAM|Mux2~46_combout\,
	combout => \RAM|Mux2~47_combout\);

-- Location: LCCOMB_X68_Y29_N18
\RAM|s_memory[92][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[92][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[92][5]~feeder_combout\);

-- Location: FF_X68_Y29_N19
\RAM|s_memory[92][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[92][5]~feeder_combout\,
	ena => \RAM|s_memory[92][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[92][5]~q\);

-- Location: FF_X72_Y29_N5
\RAM|s_memory[76][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[76][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[76][5]~q\);

-- Location: LCCOMB_X72_Y29_N4
\RAM|Mux2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~44_combout\ = (\Counter|s_count\(4) & ((\RAM|s_memory[92][5]~q\) # ((\Counter|s_count\(1))))) # (!\Counter|s_count\(4) & (((\RAM|s_memory[76][5]~q\ & !\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[92][5]~q\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[76][5]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux2~44_combout\);

-- Location: FF_X69_Y29_N9
\RAM|s_memory[94][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[94][3]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[94][5]~q\);

-- Location: LCCOMB_X66_Y29_N14
\RAM|s_memory[78][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[78][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[78][5]~feeder_combout\);

-- Location: FF_X66_Y29_N15
\RAM|s_memory[78][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[78][5]~feeder_combout\,
	ena => \RAM|s_memory[78][4]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[78][5]~q\);

-- Location: LCCOMB_X69_Y29_N8
\RAM|Mux2~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~45_combout\ = (\RAM|Mux2~44_combout\ & (((\RAM|s_memory[94][5]~q\)) # (!\Counter|s_count\(1)))) # (!\RAM|Mux2~44_combout\ & (\Counter|s_count\(1) & ((\RAM|s_memory[78][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~44_combout\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[94][5]~q\,
	datad => \RAM|s_memory[78][5]~q\,
	combout => \RAM|Mux2~45_combout\);

-- Location: LCCOMB_X77_Y26_N10
\RAM|Mux2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~48_combout\ = (\Counter|s_count\(5) & (\Counter|s_count\(2))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(2) & ((\RAM|Mux2~45_combout\))) # (!\Counter|s_count\(2) & (\RAM|Mux2~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(2),
	datac => \RAM|Mux2~47_combout\,
	datad => \RAM|Mux2~45_combout\,
	combout => \RAM|Mux2~48_combout\);

-- Location: LCCOMB_X68_Y30_N0
\RAM|s_memory[120][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[120][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[120][5]~feeder_combout\);

-- Location: FF_X68_Y30_N1
\RAM|s_memory[120][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[120][5]~feeder_combout\,
	ena => \RAM|s_memory[120][6]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[120][5]~q\);

-- Location: FF_X75_Y27_N13
\RAM|s_memory[104][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[104][6]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[104][5]~q\);

-- Location: LCCOMB_X75_Y27_N12
\RAM|Mux2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~42_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(4))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(4) & (\RAM|s_memory[120][5]~q\)) # (!\Counter|s_count\(4) & ((\RAM|s_memory[104][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[120][5]~q\,
	datac => \RAM|s_memory[104][5]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux2~42_combout\);

-- Location: FF_X77_Y26_N29
\RAM|s_memory[122][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[122][0]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[122][5]~q\);

-- Location: LCCOMB_X77_Y26_N18
\RAM|s_memory[106][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[106][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[106][5]~feeder_combout\);

-- Location: FF_X77_Y26_N19
\RAM|s_memory[106][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[106][5]~feeder_combout\,
	ena => \RAM|s_memory[106][1]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[106][5]~q\);

-- Location: LCCOMB_X77_Y26_N28
\RAM|Mux2~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~43_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux2~42_combout\ & (\RAM|s_memory[122][5]~q\)) # (!\RAM|Mux2~42_combout\ & ((\RAM|s_memory[106][5]~q\))))) # (!\Counter|s_count\(1) & (\RAM|Mux2~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|Mux2~42_combout\,
	datac => \RAM|s_memory[122][5]~q\,
	datad => \RAM|s_memory[106][5]~q\,
	combout => \RAM|Mux2~43_combout\);

-- Location: LCCOMB_X74_Y24_N22
\RAM|s_memory[110][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[110][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[110][5]~feeder_combout\);

-- Location: FF_X74_Y24_N23
\RAM|s_memory[110][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[110][5]~feeder_combout\,
	ena => \RAM|s_memory[110][3]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[110][5]~q\);

-- Location: FF_X73_Y25_N3
\RAM|s_memory[126][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[126][1]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[126][5]~q\);

-- Location: FF_X72_Y29_N11
\RAM|s_memory[108][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[108][1]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[108][5]~q\);

-- Location: LCCOMB_X73_Y29_N6
\RAM|s_memory[124][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[124][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[124][5]~feeder_combout\);

-- Location: FF_X73_Y29_N7
\RAM|s_memory[124][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[124][5]~feeder_combout\,
	ena => \RAM|s_memory[124][1]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[124][5]~q\);

-- Location: LCCOMB_X72_Y29_N10
\RAM|Mux2~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~49_combout\ = (\Counter|s_count\(1) & (\Counter|s_count\(4))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(4) & ((\RAM|s_memory[124][5]~q\))) # (!\Counter|s_count\(4) & (\RAM|s_memory[108][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[108][5]~q\,
	datad => \RAM|s_memory[124][5]~q\,
	combout => \RAM|Mux2~49_combout\);

-- Location: LCCOMB_X73_Y25_N2
\RAM|Mux2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~50_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux2~49_combout\ & ((\RAM|s_memory[126][5]~q\))) # (!\RAM|Mux2~49_combout\ & (\RAM|s_memory[110][5]~q\)))) # (!\Counter|s_count\(1) & (((\RAM|Mux2~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[110][5]~q\,
	datac => \RAM|s_memory[126][5]~q\,
	datad => \RAM|Mux2~49_combout\,
	combout => \RAM|Mux2~50_combout\);

-- Location: LCCOMB_X77_Y26_N12
\RAM|Mux2~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~51_combout\ = (\RAM|Mux2~48_combout\ & (((\RAM|Mux2~50_combout\) # (!\Counter|s_count\(5))))) # (!\RAM|Mux2~48_combout\ & (\RAM|Mux2~43_combout\ & (\Counter|s_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~48_combout\,
	datab => \RAM|Mux2~43_combout\,
	datac => \Counter|s_count\(5),
	datad => \RAM|Mux2~50_combout\,
	combout => \RAM|Mux2~51_combout\);

-- Location: LCCOMB_X70_Y29_N18
\RAM|s_memory[125][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[125][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[125][5]~feeder_combout\);

-- Location: FF_X70_Y29_N19
\RAM|s_memory[125][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[125][5]~feeder_combout\,
	ena => \RAM|s_memory[125][1]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[125][5]~q\);

-- Location: FF_X70_Y29_N25
\RAM|s_memory[121][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[121][6]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[121][5]~q\);

-- Location: LCCOMB_X70_Y29_N24
\RAM|Mux2~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~80_combout\ = (\Counter|s_count\(2) & ((\RAM|s_memory[125][5]~q\) # ((\Counter|s_count\(1))))) # (!\Counter|s_count\(2) & (((\RAM|s_memory[121][5]~q\ & !\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[125][5]~q\,
	datac => \RAM|s_memory[121][5]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux2~80_combout\);

-- Location: LCCOMB_X73_Y32_N8
\RAM|s_memory[123][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[123][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[123][5]~feeder_combout\);

-- Location: FF_X73_Y32_N9
\RAM|s_memory[123][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[123][5]~feeder_combout\,
	ena => \RAM|s_memory[123][1]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[123][5]~q\);

-- Location: FF_X73_Y32_N15
\RAM|s_memory[127][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[127][1]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[127][5]~q\);

-- Location: LCCOMB_X73_Y32_N14
\RAM|Mux2~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~81_combout\ = (\RAM|Mux2~80_combout\ & (((\RAM|s_memory[127][5]~q\) # (!\Counter|s_count\(1))))) # (!\RAM|Mux2~80_combout\ & (\RAM|s_memory[123][5]~q\ & ((\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~80_combout\,
	datab => \RAM|s_memory[123][5]~q\,
	datac => \RAM|s_memory[127][5]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux2~81_combout\);

-- Location: LCCOMB_X67_Y28_N24
\RAM|s_memory[91][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[91][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[91][5]~feeder_combout\);

-- Location: FF_X67_Y28_N25
\RAM|s_memory[91][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[91][5]~feeder_combout\,
	ena => \RAM|s_memory[91][6]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[91][5]~q\);

-- Location: FF_X70_Y32_N21
\RAM|s_memory[95][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[95][5]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[95][5]~q\);

-- Location: FF_X69_Y32_N19
\RAM|s_memory[89][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[89][1]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[89][5]~q\);

-- Location: LCCOMB_X67_Y30_N10
\RAM|s_memory[93][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[93][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[93][5]~feeder_combout\);

-- Location: FF_X67_Y30_N11
\RAM|s_memory[93][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[93][5]~feeder_combout\,
	ena => \RAM|s_memory[93][0]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[93][5]~q\);

-- Location: LCCOMB_X69_Y32_N18
\RAM|Mux2~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~73_combout\ = (\Counter|s_count\(1) & (\Counter|s_count\(2))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(2) & ((\RAM|s_memory[93][5]~q\))) # (!\Counter|s_count\(2) & (\RAM|s_memory[89][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[89][5]~q\,
	datad => \RAM|s_memory[93][5]~q\,
	combout => \RAM|Mux2~73_combout\);

-- Location: LCCOMB_X70_Y32_N20
\RAM|Mux2~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~74_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux2~73_combout\ & ((\RAM|s_memory[95][5]~q\))) # (!\RAM|Mux2~73_combout\ & (\RAM|s_memory[91][5]~q\)))) # (!\Counter|s_count\(1) & (((\RAM|Mux2~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[91][5]~q\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[95][5]~q\,
	datad => \RAM|Mux2~73_combout\,
	combout => \RAM|Mux2~74_combout\);

-- Location: LCCOMB_X75_Y28_N22
\RAM|s_memory[109][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[109][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[109][5]~feeder_combout\);

-- Location: FF_X75_Y28_N23
\RAM|s_memory[109][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[109][5]~feeder_combout\,
	ena => \RAM|s_memory[109][0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[109][5]~q\);

-- Location: FF_X75_Y28_N13
\RAM|s_memory[105][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[105][1]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[105][5]~q\);

-- Location: LCCOMB_X75_Y28_N12
\RAM|Mux2~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~75_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(2))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(2) & (\RAM|s_memory[109][5]~q\)) # (!\Counter|s_count\(2) & ((\RAM|s_memory[105][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[109][5]~q\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[105][5]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux2~75_combout\);

-- Location: FF_X74_Y24_N21
\RAM|s_memory[111][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[111][5]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[111][5]~q\);

-- Location: LCCOMB_X76_Y24_N10
\RAM|s_memory[107][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[107][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[107][5]~feeder_combout\);

-- Location: FF_X76_Y24_N11
\RAM|s_memory[107][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[107][5]~feeder_combout\,
	ena => \RAM|s_memory[107][7]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[107][5]~q\);

-- Location: LCCOMB_X74_Y24_N20
\RAM|Mux2~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~76_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux2~75_combout\ & (\RAM|s_memory[111][5]~q\)) # (!\RAM|Mux2~75_combout\ & ((\RAM|s_memory[107][5]~q\))))) # (!\Counter|s_count\(1) & (\RAM|Mux2~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|Mux2~75_combout\,
	datac => \RAM|s_memory[111][5]~q\,
	datad => \RAM|s_memory[107][5]~q\,
	combout => \RAM|Mux2~76_combout\);

-- Location: LCCOMB_X69_Y28_N10
\RAM|s_memory[75][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[75][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[75][5]~feeder_combout\);

-- Location: FF_X69_Y28_N11
\RAM|s_memory[75][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[75][5]~feeder_combout\,
	ena => \RAM|s_memory[75][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[75][5]~q\);

-- Location: LCCOMB_X66_Y29_N4
\RAM|s_memory[79][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[79][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[79][5]~feeder_combout\);

-- Location: FF_X66_Y29_N5
\RAM|s_memory[79][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[79][5]~feeder_combout\,
	ena => \RAM|s_memory[79][1]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[79][5]~q\);

-- Location: LCCOMB_X75_Y29_N6
\RAM|s_memory[77][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[77][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[77][5]~feeder_combout\);

-- Location: FF_X75_Y29_N7
\RAM|s_memory[77][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[77][5]~feeder_combout\,
	ena => \RAM|s_memory[77][1]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[77][5]~q\);

-- Location: FF_X70_Y30_N11
\RAM|s_memory[73][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[73][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[73][5]~q\);

-- Location: LCCOMB_X70_Y30_N10
\RAM|Mux2~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~77_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(2))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(2) & (\RAM|s_memory[77][5]~q\)) # (!\Counter|s_count\(2) & ((\RAM|s_memory[73][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[77][5]~q\,
	datac => \RAM|s_memory[73][5]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux2~77_combout\);

-- Location: LCCOMB_X70_Y32_N18
\RAM|Mux2~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~78_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux2~77_combout\ & ((\RAM|s_memory[79][5]~q\))) # (!\RAM|Mux2~77_combout\ & (\RAM|s_memory[75][5]~q\)))) # (!\Counter|s_count\(1) & (((\RAM|Mux2~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[75][5]~q\,
	datab => \RAM|s_memory[79][5]~q\,
	datac => \Counter|s_count\(1),
	datad => \RAM|Mux2~77_combout\,
	combout => \RAM|Mux2~78_combout\);

-- Location: LCCOMB_X70_Y32_N24
\RAM|Mux2~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~79_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux2~76_combout\) # ((\Counter|s_count\(4))))) # (!\Counter|s_count\(5) & (((!\Counter|s_count\(4) & \RAM|Mux2~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~76_combout\,
	datab => \Counter|s_count\(5),
	datac => \Counter|s_count\(4),
	datad => \RAM|Mux2~78_combout\,
	combout => \RAM|Mux2~79_combout\);

-- Location: LCCOMB_X70_Y32_N26
\RAM|Mux2~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~82_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux2~79_combout\ & (\RAM|Mux2~81_combout\)) # (!\RAM|Mux2~79_combout\ & ((\RAM|Mux2~74_combout\))))) # (!\Counter|s_count\(4) & (((\RAM|Mux2~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~81_combout\,
	datab => \RAM|Mux2~74_combout\,
	datac => \Counter|s_count\(4),
	datad => \RAM|Mux2~79_combout\,
	combout => \RAM|Mux2~82_combout\);

-- Location: LCCOMB_X68_Y31_N0
\RAM|s_memory[60][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[60][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[60][5]~feeder_combout\);

-- Location: FF_X68_Y31_N1
\RAM|s_memory[60][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[60][5]~feeder_combout\,
	ena => \RAM|s_memory[60][7]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[60][5]~q\);

-- Location: FF_X68_Y30_N27
\RAM|s_memory[56][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[56][7]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[56][5]~q\);

-- Location: LCCOMB_X68_Y30_N26
\RAM|Mux2~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~69_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(2))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(2) & (\RAM|s_memory[60][5]~q\)) # (!\Counter|s_count\(2) & ((\RAM|s_memory[56][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[60][5]~q\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[56][5]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux2~69_combout\);

-- Location: LCCOMB_X72_Y23_N22
\RAM|s_memory[58][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[58][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[58][5]~feeder_combout\);

-- Location: FF_X72_Y23_N23
\RAM|s_memory[58][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[58][5]~feeder_combout\,
	ena => \RAM|s_memory[58][7]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[58][5]~q\);

-- Location: FF_X69_Y23_N17
\RAM|s_memory[62][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[62][6]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[62][5]~q\);

-- Location: LCCOMB_X69_Y23_N16
\RAM|Mux2~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~70_combout\ = (\RAM|Mux2~69_combout\ & (((\RAM|s_memory[62][5]~q\) # (!\Counter|s_count\(1))))) # (!\RAM|Mux2~69_combout\ & (\RAM|s_memory[58][5]~q\ & ((\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~69_combout\,
	datab => \RAM|s_memory[58][5]~q\,
	datac => \RAM|s_memory[62][5]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux2~70_combout\);

-- Location: LCCOMB_X72_Y27_N20
\RAM|s_memory[26][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[26][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[26][5]~feeder_combout\);

-- Location: FF_X72_Y27_N21
\RAM|s_memory[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[26][5]~feeder_combout\,
	ena => \RAM|s_memory[26][6]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[26][5]~q\);

-- Location: LCCOMB_X77_Y30_N4
\RAM|s_memory[28][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[28][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[28][5]~feeder_combout\);

-- Location: FF_X77_Y30_N5
\RAM|s_memory[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[28][5]~feeder_combout\,
	ena => \RAM|s_memory[28][3]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[28][5]~q\);

-- Location: FF_X72_Y30_N19
\RAM|s_memory[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[24][6]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[24][5]~q\);

-- Location: LCCOMB_X72_Y30_N18
\RAM|Mux2~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~62_combout\ = (\Counter|s_count\(2) & ((\RAM|s_memory[28][5]~q\) # ((\Counter|s_count\(1))))) # (!\Counter|s_count\(2) & (((\RAM|s_memory[24][5]~q\ & !\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[28][5]~q\,
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[24][5]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux2~62_combout\);

-- Location: FF_X72_Y26_N5
\RAM|s_memory[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[30][0]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[30][5]~q\);

-- Location: LCCOMB_X72_Y26_N4
\RAM|Mux2~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~63_combout\ = (\RAM|Mux2~62_combout\ & (((\RAM|s_memory[30][5]~q\) # (!\Counter|s_count\(1))))) # (!\RAM|Mux2~62_combout\ & (\RAM|s_memory[26][5]~q\ & ((\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[26][5]~q\,
	datab => \RAM|Mux2~62_combout\,
	datac => \RAM|s_memory[30][5]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux2~63_combout\);

-- Location: LCCOMB_X74_Y23_N12
\RAM|s_memory[42][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[42][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[42][5]~feeder_combout\);

-- Location: FF_X74_Y23_N13
\RAM|s_memory[42][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[42][5]~feeder_combout\,
	ena => \RAM|s_memory[42][2]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[42][5]~q\);

-- Location: LCCOMB_X76_Y25_N26
\RAM|s_memory[44][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[44][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[44][5]~feeder_combout\);

-- Location: FF_X76_Y25_N27
\RAM|s_memory[44][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[44][5]~feeder_combout\,
	ena => \RAM|s_memory[44][2]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[44][5]~q\);

-- Location: FF_X75_Y27_N23
\RAM|s_memory[40][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[40][4]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[40][5]~q\);

-- Location: LCCOMB_X75_Y27_N22
\RAM|Mux2~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~64_combout\ = (\Counter|s_count\(2) & ((\RAM|s_memory[44][5]~q\) # ((\Counter|s_count\(1))))) # (!\Counter|s_count\(2) & (((\RAM|s_memory[40][5]~q\ & !\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[44][5]~q\,
	datac => \RAM|s_memory[40][5]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux2~64_combout\);

-- Location: FF_X74_Y23_N19
\RAM|s_memory[46][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[46][4]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[46][5]~q\);

-- Location: LCCOMB_X74_Y23_N18
\RAM|Mux2~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~65_combout\ = (\RAM|Mux2~64_combout\ & (((\RAM|s_memory[46][5]~q\) # (!\Counter|s_count\(1))))) # (!\RAM|Mux2~64_combout\ & (\RAM|s_memory[42][5]~q\ & ((\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[42][5]~q\,
	datab => \RAM|Mux2~64_combout\,
	datac => \RAM|s_memory[46][5]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux2~65_combout\);

-- Location: FF_X77_Y23_N23
\RAM|s_memory[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[8][6]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[8][5]~q\);

-- Location: LCCOMB_X76_Y25_N8
\RAM|s_memory[12][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[12][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[12][5]~feeder_combout\);

-- Location: FF_X76_Y25_N9
\RAM|s_memory[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[12][5]~feeder_combout\,
	ena => \RAM|s_memory[12][2]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[12][5]~q\);

-- Location: LCCOMB_X77_Y23_N22
\RAM|Mux2~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~66_combout\ = (\Counter|s_count\(2) & ((\Counter|s_count\(1)) # ((\RAM|s_memory[12][5]~q\)))) # (!\Counter|s_count\(2) & (!\Counter|s_count\(1) & (\RAM|s_memory[8][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[8][5]~q\,
	datad => \RAM|s_memory[12][5]~q\,
	combout => \RAM|Mux2~66_combout\);

-- Location: FF_X72_Y26_N3
\RAM|s_memory[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[14][1]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[14][5]~q\);

-- Location: LCCOMB_X72_Y24_N12
\RAM|s_memory[10][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[10][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[10][5]~feeder_combout\);

-- Location: FF_X72_Y24_N13
\RAM|s_memory[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[10][5]~feeder_combout\,
	ena => \RAM|s_memory[10][3]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[10][5]~q\);

-- Location: LCCOMB_X72_Y26_N2
\RAM|Mux2~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~67_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux2~66_combout\ & (\RAM|s_memory[14][5]~q\)) # (!\RAM|Mux2~66_combout\ & ((\RAM|s_memory[10][5]~q\))))) # (!\Counter|s_count\(1) & (\RAM|Mux2~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|Mux2~66_combout\,
	datac => \RAM|s_memory[14][5]~q\,
	datad => \RAM|s_memory[10][5]~q\,
	combout => \RAM|Mux2~67_combout\);

-- Location: LCCOMB_X72_Y26_N16
\RAM|Mux2~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~68_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux2~65_combout\) # ((\Counter|s_count\(4))))) # (!\Counter|s_count\(5) & (((!\Counter|s_count\(4) & \RAM|Mux2~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~65_combout\,
	datab => \Counter|s_count\(5),
	datac => \Counter|s_count\(4),
	datad => \RAM|Mux2~67_combout\,
	combout => \RAM|Mux2~68_combout\);

-- Location: LCCOMB_X72_Y26_N22
\RAM|Mux2~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~71_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux2~68_combout\ & (\RAM|Mux2~70_combout\)) # (!\RAM|Mux2~68_combout\ & ((\RAM|Mux2~63_combout\))))) # (!\Counter|s_count\(4) & (((\RAM|Mux2~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~70_combout\,
	datab => \Counter|s_count\(4),
	datac => \RAM|Mux2~63_combout\,
	datad => \RAM|Mux2~68_combout\,
	combout => \RAM|Mux2~71_combout\);

-- Location: FF_X69_Y31_N5
\RAM|s_memory[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[25][0]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[25][5]~q\);

-- Location: LCCOMB_X67_Y30_N12
\RAM|s_memory[29][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[29][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[29][5]~feeder_combout\);

-- Location: FF_X67_Y30_N13
\RAM|s_memory[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[29][5]~feeder_combout\,
	ena => \RAM|s_memory[29][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[29][5]~q\);

-- Location: LCCOMB_X69_Y31_N4
\RAM|Mux2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~52_combout\ = (\Counter|s_count\(1) & (\Counter|s_count\(2))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(2) & ((\RAM|s_memory[29][5]~q\))) # (!\Counter|s_count\(2) & (\RAM|s_memory[25][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[25][5]~q\,
	datad => \RAM|s_memory[29][5]~q\,
	combout => \RAM|Mux2~52_combout\);

-- Location: LCCOMB_X70_Y27_N22
\RAM|s_memory[27][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[27][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[27][5]~feeder_combout\);

-- Location: FF_X70_Y27_N23
\RAM|s_memory[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[27][5]~feeder_combout\,
	ena => \RAM|s_memory[27][5]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[27][5]~q\);

-- Location: FF_X70_Y26_N31
\RAM|s_memory[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[31][5]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[31][5]~q\);

-- Location: LCCOMB_X70_Y26_N30
\RAM|Mux2~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~53_combout\ = (\RAM|Mux2~52_combout\ & (((\RAM|s_memory[31][5]~q\) # (!\Counter|s_count\(1))))) # (!\RAM|Mux2~52_combout\ & (\RAM|s_memory[27][5]~q\ & ((\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~52_combout\,
	datab => \RAM|s_memory[27][5]~q\,
	datac => \RAM|s_memory[31][5]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux2~53_combout\);

-- Location: LCCOMB_X72_Y23_N20
\RAM|s_memory[59][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[59][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[59][5]~feeder_combout\);

-- Location: FF_X72_Y23_N21
\RAM|s_memory[59][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[59][5]~feeder_combout\,
	ena => \RAM|s_memory[59][7]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[59][5]~q\);

-- Location: FF_X70_Y23_N15
\RAM|s_memory[63][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[63][5]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[63][5]~q\);

-- Location: LCCOMB_X67_Y31_N2
\RAM|s_memory[61][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[61][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[61][5]~feeder_combout\);

-- Location: FF_X67_Y31_N3
\RAM|s_memory[61][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[61][5]~feeder_combout\,
	ena => \RAM|s_memory[61][5]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[61][5]~q\);

-- Location: FF_X69_Y31_N15
\RAM|s_memory[57][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[57][7]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[57][5]~q\);

-- Location: LCCOMB_X69_Y31_N14
\RAM|Mux2~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~59_combout\ = (\Counter|s_count\(2) & ((\RAM|s_memory[61][5]~q\) # ((\Counter|s_count\(1))))) # (!\Counter|s_count\(2) & (((\RAM|s_memory[57][5]~q\ & !\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[61][5]~q\,
	datab => \Counter|s_count\(2),
	datac => \RAM|s_memory[57][5]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux2~59_combout\);

-- Location: LCCOMB_X70_Y23_N14
\RAM|Mux2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~60_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux2~59_combout\ & ((\RAM|s_memory[63][5]~q\))) # (!\RAM|Mux2~59_combout\ & (\RAM|s_memory[59][5]~q\)))) # (!\Counter|s_count\(1) & (((\RAM|Mux2~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[59][5]~q\,
	datac => \RAM|s_memory[63][5]~q\,
	datad => \RAM|Mux2~59_combout\,
	combout => \RAM|Mux2~60_combout\);

-- Location: LCCOMB_X76_Y23_N10
\RAM|s_memory[43][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[43][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[43][5]~feeder_combout\);

-- Location: FF_X76_Y23_N11
\RAM|s_memory[43][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[43][5]~feeder_combout\,
	ena => \RAM|s_memory[43][2]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[43][5]~q\);

-- Location: FF_X70_Y23_N7
\RAM|s_memory[47][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[47][3]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[47][5]~q\);

-- Location: LCCOMB_X74_Y26_N28
\RAM|s_memory[45][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[45][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[45][5]~feeder_combout\);

-- Location: FF_X74_Y26_N29
\RAM|s_memory[45][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[45][5]~feeder_combout\,
	ena => \RAM|s_memory[45][2]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[45][5]~q\);

-- Location: FF_X73_Y30_N5
\RAM|s_memory[41][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[41][2]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[41][5]~q\);

-- Location: LCCOMB_X73_Y30_N4
\RAM|Mux2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~54_combout\ = (\Counter|s_count\(2) & ((\RAM|s_memory[45][5]~q\) # ((\Counter|s_count\(1))))) # (!\Counter|s_count\(2) & (((\RAM|s_memory[41][5]~q\ & !\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \RAM|s_memory[45][5]~q\,
	datac => \RAM|s_memory[41][5]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux2~54_combout\);

-- Location: LCCOMB_X70_Y23_N6
\RAM|Mux2~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~55_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux2~54_combout\ & ((\RAM|s_memory[47][5]~q\))) # (!\RAM|Mux2~54_combout\ & (\RAM|s_memory[43][5]~q\)))) # (!\Counter|s_count\(1) & (((\RAM|Mux2~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[43][5]~q\,
	datac => \RAM|s_memory[47][5]~q\,
	datad => \RAM|Mux2~54_combout\,
	combout => \RAM|Mux2~55_combout\);

-- Location: LCCOMB_X72_Y24_N22
\RAM|s_memory[11][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[11][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[11][5]~feeder_combout\);

-- Location: FF_X72_Y24_N23
\RAM|s_memory[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[11][5]~feeder_combout\,
	ena => \RAM|s_memory[11][2]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[11][5]~q\);

-- Location: LCCOMB_X70_Y25_N24
\RAM|s_memory[13][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[13][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[13][5]~feeder_combout\);

-- Location: FF_X70_Y25_N25
\RAM|s_memory[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[13][5]~feeder_combout\,
	ena => \RAM|s_memory[13][2]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[13][5]~q\);

-- Location: FF_X70_Y25_N11
\RAM|s_memory[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[9][7]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[9][5]~q\);

-- Location: LCCOMB_X70_Y25_N10
\RAM|Mux2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~56_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(2))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(2) & (\RAM|s_memory[13][5]~q\)) # (!\Counter|s_count\(2) & ((\RAM|s_memory[9][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[13][5]~q\,
	datac => \RAM|s_memory[9][5]~q\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux2~56_combout\);

-- Location: FF_X70_Y26_N25
\RAM|s_memory[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[15][2]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[15][5]~q\);

-- Location: LCCOMB_X70_Y26_N24
\RAM|Mux2~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~57_combout\ = (\RAM|Mux2~56_combout\ & (((\RAM|s_memory[15][5]~q\) # (!\Counter|s_count\(1))))) # (!\RAM|Mux2~56_combout\ & (\RAM|s_memory[11][5]~q\ & ((\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[11][5]~q\,
	datab => \RAM|Mux2~56_combout\,
	datac => \RAM|s_memory[15][5]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux2~57_combout\);

-- Location: LCCOMB_X70_Y23_N12
\RAM|Mux2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~58_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux2~55_combout\) # ((\Counter|s_count\(4))))) # (!\Counter|s_count\(5) & (((!\Counter|s_count\(4) & \RAM|Mux2~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~55_combout\,
	datab => \Counter|s_count\(5),
	datac => \Counter|s_count\(4),
	datad => \RAM|Mux2~57_combout\,
	combout => \RAM|Mux2~58_combout\);

-- Location: LCCOMB_X70_Y23_N4
\RAM|Mux2~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~61_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux2~58_combout\ & ((\RAM|Mux2~60_combout\))) # (!\RAM|Mux2~58_combout\ & (\RAM|Mux2~53_combout\)))) # (!\Counter|s_count\(4) & (((\RAM|Mux2~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~53_combout\,
	datab => \RAM|Mux2~60_combout\,
	datac => \Counter|s_count\(4),
	datad => \RAM|Mux2~58_combout\,
	combout => \RAM|Mux2~61_combout\);

-- Location: LCCOMB_X69_Y26_N20
\RAM|Mux2~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~72_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(0))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(0) & ((\RAM|Mux2~61_combout\))) # (!\Counter|s_count\(0) & (\RAM|Mux2~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux2~71_combout\,
	datac => \Counter|s_count\(0),
	datad => \RAM|Mux2~61_combout\,
	combout => \RAM|Mux2~72_combout\);

-- Location: LCCOMB_X69_Y26_N30
\RAM|Mux2~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~83_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux2~72_combout\ & ((\RAM|Mux2~82_combout\))) # (!\RAM|Mux2~72_combout\ & (\RAM|Mux2~51_combout\)))) # (!\Counter|s_count\(6) & (((\RAM|Mux2~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~51_combout\,
	datab => \RAM|Mux2~82_combout\,
	datac => \Counter|s_count\(6),
	datad => \RAM|Mux2~72_combout\,
	combout => \RAM|Mux2~83_combout\);

-- Location: LCCOMB_X66_Y21_N6
\RAM|Mux2~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~126_combout\ = (\Counter|s_count\(3) & ((\Counter|s_count\(7)) # ((\RAM|Mux2~83_combout\)))) # (!\Counter|s_count\(3) & (!\Counter|s_count\(7) & (\RAM|Mux2~125_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(7),
	datac => \RAM|Mux2~125_combout\,
	datad => \RAM|Mux2~83_combout\,
	combout => \RAM|Mux2~126_combout\);

-- Location: FF_X67_Y21_N3
\RAM|s_memory[181][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[181][2]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[181][5]~q\);

-- Location: LCCOMB_X68_Y21_N6
\RAM|s_memory[183][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[183][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[183][5]~feeder_combout\);

-- Location: FF_X68_Y21_N7
\RAM|s_memory[183][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[183][5]~feeder_combout\,
	ena => \RAM|s_memory[183][2]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[183][5]~q\);

-- Location: LCCOMB_X67_Y21_N2
\RAM|Mux2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~38_combout\ = (\Counter|s_count\(6) & (\Counter|s_count\(1))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(1) & ((\RAM|s_memory[183][5]~q\))) # (!\Counter|s_count\(1) & (\RAM|s_memory[181][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[181][5]~q\,
	datad => \RAM|s_memory[183][5]~q\,
	combout => \RAM|Mux2~38_combout\);

-- Location: FF_X68_Y21_N25
\RAM|s_memory[247][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[247][2]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[247][5]~q\);

-- Location: LCCOMB_X67_Y21_N24
\RAM|s_memory[245][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[245][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[245][5]~feeder_combout\);

-- Location: FF_X67_Y21_N25
\RAM|s_memory[245][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[245][5]~feeder_combout\,
	ena => \RAM|s_memory[245][5]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[245][5]~q\);

-- Location: LCCOMB_X68_Y21_N24
\RAM|Mux2~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~39_combout\ = (\RAM|Mux2~38_combout\ & (((\RAM|s_memory[247][5]~q\)) # (!\Counter|s_count\(6)))) # (!\RAM|Mux2~38_combout\ & (\Counter|s_count\(6) & ((\RAM|s_memory[245][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~38_combout\,
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[247][5]~q\,
	datad => \RAM|s_memory[245][5]~q\,
	combout => \RAM|Mux2~39_combout\);

-- Location: FF_X61_Y22_N15
\RAM|s_memory[177][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[177][7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[177][5]~q\);

-- Location: LCCOMB_X61_Y25_N20
\RAM|s_memory[179][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[179][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[179][5]~feeder_combout\);

-- Location: FF_X61_Y25_N21
\RAM|s_memory[179][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[179][5]~feeder_combout\,
	ena => \RAM|s_memory[179][2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[179][5]~q\);

-- Location: LCCOMB_X61_Y22_N14
\RAM|Mux2~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~31_combout\ = (\Counter|s_count\(1) & ((\Counter|s_count\(6)) # ((\RAM|s_memory[179][5]~q\)))) # (!\Counter|s_count\(1) & (!\Counter|s_count\(6) & (\RAM|s_memory[177][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[177][5]~q\,
	datad => \RAM|s_memory[179][5]~q\,
	combout => \RAM|Mux2~31_combout\);

-- Location: LCCOMB_X60_Y24_N12
\RAM|s_memory[241][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[241][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[241][5]~feeder_combout\);

-- Location: FF_X60_Y24_N13
\RAM|s_memory[241][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[241][5]~feeder_combout\,
	ena => \RAM|s_memory[241][2]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[241][5]~q\);

-- Location: FF_X62_Y21_N17
\RAM|s_memory[243][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[243][1]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[243][5]~q\);

-- Location: LCCOMB_X62_Y21_N16
\RAM|Mux2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~32_combout\ = (\RAM|Mux2~31_combout\ & (((\RAM|s_memory[243][5]~q\) # (!\Counter|s_count\(6))))) # (!\RAM|Mux2~31_combout\ & (\RAM|s_memory[241][5]~q\ & ((\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~31_combout\,
	datab => \RAM|s_memory[241][5]~q\,
	datac => \RAM|s_memory[243][5]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux2~32_combout\);

-- Location: LCCOMB_X65_Y25_N26
\RAM|s_memory[244][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[244][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[244][5]~feeder_combout\);

-- Location: FF_X65_Y25_N27
\RAM|s_memory[244][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[244][5]~feeder_combout\,
	ena => \RAM|s_memory[244][3]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[244][5]~q\);

-- Location: FF_X65_Y25_N25
\RAM|s_memory[180][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[180][2]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[180][5]~q\);

-- Location: LCCOMB_X65_Y25_N24
\RAM|Mux2~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~33_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(6) & (\RAM|s_memory[244][5]~q\)) # (!\Counter|s_count\(6) & ((\RAM|s_memory[180][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[244][5]~q\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[180][5]~q\,
	datad => \Counter|s_count\(6),
	combout => \RAM|Mux2~33_combout\);

-- Location: FF_X65_Y21_N7
\RAM|s_memory[246][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[246][7]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[246][5]~q\);

-- Location: LCCOMB_X65_Y21_N24
\RAM|s_memory[182][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[182][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[182][5]~feeder_combout\);

-- Location: FF_X65_Y21_N25
\RAM|s_memory[182][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[182][5]~feeder_combout\,
	ena => \RAM|s_memory[182][2]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[182][5]~q\);

-- Location: LCCOMB_X65_Y21_N6
\RAM|Mux2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~34_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux2~33_combout\ & (\RAM|s_memory[246][5]~q\)) # (!\RAM|Mux2~33_combout\ & ((\RAM|s_memory[182][5]~q\))))) # (!\Counter|s_count\(1) & (\RAM|Mux2~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|Mux2~33_combout\,
	datac => \RAM|s_memory[246][5]~q\,
	datad => \RAM|s_memory[182][5]~q\,
	combout => \RAM|Mux2~34_combout\);

-- Location: LCCOMB_X65_Y29_N2
\RAM|s_memory[240][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[240][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[240][5]~feeder_combout\);

-- Location: FF_X65_Y29_N3
\RAM|s_memory[240][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[240][5]~feeder_combout\,
	ena => \RAM|s_memory[240][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[240][5]~q\);

-- Location: FF_X66_Y25_N23
\RAM|s_memory[242][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[242][4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[242][5]~q\);

-- Location: FF_X58_Y26_N21
\RAM|s_memory[176][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[176][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[176][5]~q\);

-- Location: LCCOMB_X58_Y24_N16
\RAM|s_memory[178][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[178][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[178][5]~feeder_combout\);

-- Location: FF_X58_Y24_N17
\RAM|s_memory[178][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[178][5]~feeder_combout\,
	ena => \RAM|s_memory[178][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[178][5]~q\);

-- Location: LCCOMB_X58_Y26_N20
\RAM|Mux2~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~35_combout\ = (\Counter|s_count\(1) & ((\Counter|s_count\(6)) # ((\RAM|s_memory[178][5]~q\)))) # (!\Counter|s_count\(1) & (!\Counter|s_count\(6) & (\RAM|s_memory[176][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[176][5]~q\,
	datad => \RAM|s_memory[178][5]~q\,
	combout => \RAM|Mux2~35_combout\);

-- Location: LCCOMB_X66_Y25_N22
\RAM|Mux2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~36_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux2~35_combout\ & ((\RAM|s_memory[242][5]~q\))) # (!\RAM|Mux2~35_combout\ & (\RAM|s_memory[240][5]~q\)))) # (!\Counter|s_count\(6) & (((\RAM|Mux2~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[240][5]~q\,
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[242][5]~q\,
	datad => \RAM|Mux2~35_combout\,
	combout => \RAM|Mux2~36_combout\);

-- Location: LCCOMB_X63_Y21_N18
\RAM|Mux2~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~37_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(2))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(2) & (\RAM|Mux2~34_combout\)) # (!\Counter|s_count\(2) & ((\RAM|Mux2~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~34_combout\,
	datab => \RAM|Mux2~36_combout\,
	datac => \Counter|s_count\(0),
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux2~37_combout\);

-- Location: LCCOMB_X63_Y21_N12
\RAM|Mux2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~40_combout\ = (\Counter|s_count\(0) & ((\RAM|Mux2~37_combout\ & (\RAM|Mux2~39_combout\)) # (!\RAM|Mux2~37_combout\ & ((\RAM|Mux2~32_combout\))))) # (!\Counter|s_count\(0) & (((\RAM|Mux2~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|Mux2~39_combout\,
	datac => \RAM|Mux2~32_combout\,
	datad => \RAM|Mux2~37_combout\,
	combout => \RAM|Mux2~40_combout\);

-- Location: LCCOMB_X68_Y22_N8
\RAM|s_memory[150][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[150][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[150][5]~feeder_combout\);

-- Location: FF_X68_Y22_N9
\RAM|s_memory[150][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[150][5]~feeder_combout\,
	ena => \RAM|s_memory[150][4]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[150][5]~q\);

-- Location: FF_X67_Y19_N27
\RAM|s_memory[151][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[151][4]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[151][5]~q\);

-- Location: LCCOMB_X59_Y22_N16
\RAM|s_memory[149][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[149][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[149][5]~feeder_combout\);

-- Location: FF_X59_Y22_N17
\RAM|s_memory[149][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[149][5]~feeder_combout\,
	ena => \RAM|s_memory[149][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[149][5]~q\);

-- Location: FF_X69_Y22_N21
\RAM|s_memory[148][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[148][7]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[148][5]~q\);

-- Location: LCCOMB_X69_Y22_N20
\RAM|Mux2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~12_combout\ = (\Counter|s_count\(0) & ((\RAM|s_memory[149][5]~q\) # ((\Counter|s_count\(1))))) # (!\Counter|s_count\(0) & (((\RAM|s_memory[148][5]~q\ & !\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|s_memory[149][5]~q\,
	datac => \RAM|s_memory[148][5]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux2~12_combout\);

-- Location: LCCOMB_X67_Y19_N26
\RAM|Mux2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~13_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux2~12_combout\ & ((\RAM|s_memory[151][5]~q\))) # (!\RAM|Mux2~12_combout\ & (\RAM|s_memory[150][5]~q\)))) # (!\Counter|s_count\(1) & (((\RAM|Mux2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[150][5]~q\,
	datac => \RAM|s_memory[151][5]~q\,
	datad => \RAM|Mux2~12_combout\,
	combout => \RAM|Mux2~13_combout\);

-- Location: LCCOMB_X62_Y26_N28
\RAM|s_memory[146][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[146][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[146][5]~feeder_combout\);

-- Location: FF_X62_Y26_N29
\RAM|s_memory[146][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[146][5]~feeder_combout\,
	ena => \RAM|s_memory[146][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[146][5]~q\);

-- Location: FF_X63_Y21_N15
\RAM|s_memory[147][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[147][3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[147][5]~q\);

-- Location: FF_X59_Y23_N13
\RAM|s_memory[144][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[144][1]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[144][5]~q\);

-- Location: LCCOMB_X59_Y22_N2
\RAM|s_memory[145][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[145][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[145][5]~feeder_combout\);

-- Location: FF_X59_Y22_N3
\RAM|s_memory[145][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[145][5]~feeder_combout\,
	ena => \RAM|s_memory[145][3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[145][5]~q\);

-- Location: LCCOMB_X59_Y23_N12
\RAM|Mux2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~14_combout\ = (\Counter|s_count\(1) & (\Counter|s_count\(0))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(0) & ((\RAM|s_memory[145][5]~q\))) # (!\Counter|s_count\(0) & (\RAM|s_memory[144][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[144][5]~q\,
	datad => \RAM|s_memory[145][5]~q\,
	combout => \RAM|Mux2~14_combout\);

-- Location: LCCOMB_X63_Y21_N14
\RAM|Mux2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~15_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux2~14_combout\ & ((\RAM|s_memory[147][5]~q\))) # (!\RAM|Mux2~14_combout\ & (\RAM|s_memory[146][5]~q\)))) # (!\Counter|s_count\(1) & (((\RAM|Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[146][5]~q\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[147][5]~q\,
	datad => \RAM|Mux2~14_combout\,
	combout => \RAM|Mux2~15_combout\);

-- Location: LCCOMB_X63_Y21_N20
\RAM|Mux2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~16_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(2))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(2) & (\RAM|Mux2~13_combout\)) # (!\Counter|s_count\(2) & ((\RAM|Mux2~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux2~13_combout\,
	datac => \RAM|Mux2~15_combout\,
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux2~16_combout\);

-- Location: FF_X65_Y29_N25
\RAM|s_memory[208][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[208][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[208][5]~q\);

-- Location: LCCOMB_X65_Y32_N16
\RAM|s_memory[209][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[209][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[209][5]~feeder_combout\);

-- Location: FF_X65_Y32_N17
\RAM|s_memory[209][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[209][5]~feeder_combout\,
	ena => \RAM|s_memory[209][3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[209][5]~q\);

-- Location: LCCOMB_X65_Y29_N24
\RAM|Mux2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~10_combout\ = (\Counter|s_count\(1) & (\Counter|s_count\(0))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(0) & ((\RAM|s_memory[209][5]~q\))) # (!\Counter|s_count\(0) & (\RAM|s_memory[208][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[208][5]~q\,
	datad => \RAM|s_memory[209][5]~q\,
	combout => \RAM|Mux2~10_combout\);

-- Location: FF_X62_Y27_N25
\RAM|s_memory[211][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[211][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[211][5]~q\);

-- Location: LCCOMB_X65_Y31_N28
\RAM|s_memory[210][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[210][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[210][5]~feeder_combout\);

-- Location: FF_X65_Y31_N29
\RAM|s_memory[210][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[210][5]~feeder_combout\,
	ena => \RAM|s_memory[210][1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[210][5]~q\);

-- Location: LCCOMB_X62_Y27_N24
\RAM|Mux2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~11_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux2~10_combout\ & (\RAM|s_memory[211][5]~q\)) # (!\RAM|Mux2~10_combout\ & ((\RAM|s_memory[210][5]~q\))))) # (!\Counter|s_count\(1) & (\RAM|Mux2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|Mux2~10_combout\,
	datac => \RAM|s_memory[211][5]~q\,
	datad => \RAM|s_memory[210][5]~q\,
	combout => \RAM|Mux2~11_combout\);

-- Location: FF_X65_Y22_N21
\RAM|s_memory[212][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[212][5]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[212][5]~q\);

-- Location: LCCOMB_X67_Y22_N10
\RAM|s_memory[213][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[213][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[213][5]~feeder_combout\);

-- Location: FF_X67_Y22_N11
\RAM|s_memory[213][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[213][5]~feeder_combout\,
	ena => \RAM|s_memory[213][7]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[213][5]~q\);

-- Location: LCCOMB_X65_Y22_N20
\RAM|Mux2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~17_combout\ = (\Counter|s_count\(0) & ((\Counter|s_count\(1)) # ((\RAM|s_memory[213][5]~q\)))) # (!\Counter|s_count\(0) & (!\Counter|s_count\(1) & (\RAM|s_memory[212][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[212][5]~q\,
	datad => \RAM|s_memory[213][5]~q\,
	combout => \RAM|Mux2~17_combout\);

-- Location: FF_X67_Y19_N25
\RAM|s_memory[215][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[215][2]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[215][5]~q\);

-- Location: LCCOMB_X68_Y22_N22
\RAM|s_memory[214][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[214][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[214][5]~feeder_combout\);

-- Location: FF_X68_Y22_N23
\RAM|s_memory[214][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[214][5]~feeder_combout\,
	ena => \RAM|s_memory[214][4]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[214][5]~q\);

-- Location: LCCOMB_X67_Y19_N24
\RAM|Mux2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~18_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux2~17_combout\ & (\RAM|s_memory[215][5]~q\)) # (!\RAM|Mux2~17_combout\ & ((\RAM|s_memory[214][5]~q\))))) # (!\Counter|s_count\(1) & (\RAM|Mux2~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|Mux2~17_combout\,
	datac => \RAM|s_memory[215][5]~q\,
	datad => \RAM|s_memory[214][5]~q\,
	combout => \RAM|Mux2~18_combout\);

-- Location: LCCOMB_X63_Y21_N10
\RAM|Mux2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~19_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux2~16_combout\ & ((\RAM|Mux2~18_combout\))) # (!\RAM|Mux2~16_combout\ & (\RAM|Mux2~11_combout\)))) # (!\Counter|s_count\(6) & (\RAM|Mux2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux2~16_combout\,
	datac => \RAM|Mux2~11_combout\,
	datad => \RAM|Mux2~18_combout\,
	combout => \RAM|Mux2~19_combout\);

-- Location: LCCOMB_X63_Y22_N8
\RAM|s_memory[197][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[197][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[197][5]~feeder_combout\);

-- Location: FF_X63_Y22_N9
\RAM|s_memory[197][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[197][5]~feeder_combout\,
	ena => \RAM|s_memory[197][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[197][5]~q\);

-- Location: FF_X63_Y22_N31
\RAM|s_memory[196][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[196][6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[196][5]~q\);

-- Location: LCCOMB_X63_Y22_N30
\RAM|Mux2~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~27_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(0))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(0) & (\RAM|s_memory[197][5]~q\)) # (!\Counter|s_count\(0) & ((\RAM|s_memory[196][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[197][5]~q\,
	datac => \RAM|s_memory[196][5]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux2~27_combout\);

-- Location: FF_X67_Y24_N23
\RAM|s_memory[199][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[199][5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[199][5]~q\);

-- Location: LCCOMB_X67_Y24_N20
\RAM|s_memory[198][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[198][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[198][5]~feeder_combout\);

-- Location: FF_X67_Y24_N21
\RAM|s_memory[198][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[198][5]~feeder_combout\,
	ena => \RAM|s_memory[198][7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[198][5]~q\);

-- Location: LCCOMB_X67_Y24_N22
\RAM|Mux2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~28_combout\ = (\RAM|Mux2~27_combout\ & (((\RAM|s_memory[199][5]~q\)) # (!\Counter|s_count\(1)))) # (!\RAM|Mux2~27_combout\ & (\Counter|s_count\(1) & ((\RAM|s_memory[198][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~27_combout\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[199][5]~q\,
	datad => \RAM|s_memory[198][5]~q\,
	combout => \RAM|Mux2~28_combout\);

-- Location: FF_X62_Y22_N5
\RAM|s_memory[132][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[132][2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[132][5]~q\);

-- Location: LCCOMB_X62_Y22_N10
\RAM|s_memory[133][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[133][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[133][5]~feeder_combout\);

-- Location: FF_X62_Y22_N11
\RAM|s_memory[133][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[133][5]~feeder_combout\,
	ena => \RAM|s_memory[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[133][5]~q\);

-- Location: LCCOMB_X62_Y22_N4
\RAM|Mux2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~22_combout\ = (\Counter|s_count\(1) & (\Counter|s_count\(0))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(0) & ((\RAM|s_memory[133][5]~q\))) # (!\Counter|s_count\(0) & (\RAM|s_memory[132][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[132][5]~q\,
	datad => \RAM|s_memory[133][5]~q\,
	combout => \RAM|Mux2~22_combout\);

-- Location: LCCOMB_X66_Y22_N2
\RAM|s_memory[134][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[134][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[134][5]~feeder_combout\);

-- Location: FF_X66_Y22_N3
\RAM|s_memory[134][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[134][5]~feeder_combout\,
	ena => \RAM|s_memory[134][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[134][5]~q\);

-- Location: FF_X66_Y22_N9
\RAM|s_memory[135][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[135][7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[135][5]~q\);

-- Location: LCCOMB_X66_Y22_N8
\RAM|Mux2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~23_combout\ = (\RAM|Mux2~22_combout\ & (((\RAM|s_memory[135][5]~q\) # (!\Counter|s_count\(1))))) # (!\RAM|Mux2~22_combout\ & (\RAM|s_memory[134][5]~q\ & ((\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~22_combout\,
	datab => \RAM|s_memory[134][5]~q\,
	datac => \RAM|s_memory[135][5]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux2~23_combout\);

-- Location: LCCOMB_X63_Y29_N30
\RAM|s_memory[130][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[130][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[130][5]~feeder_combout\);

-- Location: FF_X63_Y29_N31
\RAM|s_memory[130][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[130][5]~feeder_combout\,
	ena => \RAM|s_memory[130][4]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[130][5]~q\);

-- Location: LCCOMB_X58_Y25_N24
\RAM|s_memory[129][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[129][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[129][5]~feeder_combout\);

-- Location: FF_X58_Y25_N25
\RAM|s_memory[129][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[129][5]~feeder_combout\,
	ena => \RAM|s_memory[129][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[129][5]~q\);

-- Location: FF_X58_Y25_N7
\RAM|s_memory[128][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[128][0]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[128][5]~q\);

-- Location: LCCOMB_X58_Y25_N6
\RAM|Mux2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~24_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(0))))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(0) & (\RAM|s_memory[129][5]~q\)) # (!\Counter|s_count\(0) & ((\RAM|s_memory[128][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[129][5]~q\,
	datac => \RAM|s_memory[128][5]~q\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux2~24_combout\);

-- Location: FF_X62_Y29_N11
\RAM|s_memory[131][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[131][4]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[131][5]~q\);

-- Location: LCCOMB_X62_Y29_N10
\RAM|Mux2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~25_combout\ = (\RAM|Mux2~24_combout\ & (((\RAM|s_memory[131][5]~q\) # (!\Counter|s_count\(1))))) # (!\RAM|Mux2~24_combout\ & (\RAM|s_memory[130][5]~q\ & ((\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[130][5]~q\,
	datab => \RAM|Mux2~24_combout\,
	datac => \RAM|s_memory[131][5]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux2~25_combout\);

-- Location: LCCOMB_X63_Y21_N24
\RAM|Mux2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~26_combout\ = (\Counter|s_count\(6) & (((\Counter|s_count\(2))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(2) & (\RAM|Mux2~23_combout\)) # (!\Counter|s_count\(2) & ((\RAM|Mux2~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~23_combout\,
	datab => \RAM|Mux2~25_combout\,
	datac => \Counter|s_count\(6),
	datad => \Counter|s_count\(2),
	combout => \RAM|Mux2~26_combout\);

-- Location: FF_X61_Y29_N9
\RAM|s_memory[192][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[192][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[192][5]~q\);

-- Location: LCCOMB_X58_Y27_N24
\RAM|s_memory[193][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[193][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[193][5]~feeder_combout\);

-- Location: FF_X58_Y27_N25
\RAM|s_memory[193][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[193][5]~feeder_combout\,
	ena => \RAM|s_memory[193][6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[193][5]~q\);

-- Location: LCCOMB_X61_Y29_N8
\RAM|Mux2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~20_combout\ = (\Counter|s_count\(1) & (\Counter|s_count\(0))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(0) & ((\RAM|s_memory[193][5]~q\))) # (!\Counter|s_count\(0) & (\RAM|s_memory[192][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(0),
	datac => \RAM|s_memory[192][5]~q\,
	datad => \RAM|s_memory[193][5]~q\,
	combout => \RAM|Mux2~20_combout\);

-- Location: FF_X62_Y29_N1
\RAM|s_memory[195][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[195][5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[195][5]~q\);

-- Location: LCCOMB_X63_Y29_N24
\RAM|s_memory[194][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[194][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[194][5]~feeder_combout\);

-- Location: FF_X63_Y29_N25
\RAM|s_memory[194][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[194][5]~feeder_combout\,
	ena => \RAM|s_memory[194][3]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[194][5]~q\);

-- Location: LCCOMB_X62_Y29_N0
\RAM|Mux2~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~21_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux2~20_combout\ & (\RAM|s_memory[195][5]~q\)) # (!\RAM|Mux2~20_combout\ & ((\RAM|s_memory[194][5]~q\))))) # (!\Counter|s_count\(1) & (\RAM|Mux2~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|Mux2~20_combout\,
	datac => \RAM|s_memory[195][5]~q\,
	datad => \RAM|s_memory[194][5]~q\,
	combout => \RAM|Mux2~21_combout\);

-- Location: LCCOMB_X63_Y21_N26
\RAM|Mux2~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~29_combout\ = (\RAM|Mux2~26_combout\ & ((\RAM|Mux2~28_combout\) # ((!\Counter|s_count\(6))))) # (!\RAM|Mux2~26_combout\ & (((\Counter|s_count\(6) & \RAM|Mux2~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~28_combout\,
	datab => \RAM|Mux2~26_combout\,
	datac => \Counter|s_count\(6),
	datad => \RAM|Mux2~21_combout\,
	combout => \RAM|Mux2~29_combout\);

-- Location: LCCOMB_X63_Y21_N28
\RAM|Mux2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~30_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux2~19_combout\) # ((\Counter|s_count\(5))))) # (!\Counter|s_count\(4) & (((\RAM|Mux2~29_combout\ & !\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~19_combout\,
	datab => \Counter|s_count\(4),
	datac => \RAM|Mux2~29_combout\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux2~30_combout\);

-- Location: LCCOMB_X65_Y20_N24
\RAM|s_memory[167][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[167][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[167][5]~feeder_combout\);

-- Location: FF_X65_Y20_N25
\RAM|s_memory[167][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[167][5]~feeder_combout\,
	ena => \RAM|s_memory[167][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[167][5]~q\);

-- Location: FF_X66_Y20_N11
\RAM|s_memory[231][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[231][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[231][5]~q\);

-- Location: FF_X67_Y20_N7
\RAM|s_memory[165][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[165][6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[165][5]~q\);

-- Location: LCCOMB_X65_Y23_N2
\RAM|s_memory[229][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[229][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[229][5]~feeder_combout\);

-- Location: FF_X65_Y23_N3
\RAM|s_memory[229][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[229][5]~feeder_combout\,
	ena => \RAM|s_memory[229][6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[229][5]~q\);

-- Location: LCCOMB_X67_Y20_N6
\RAM|Mux2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~7_combout\ = (\Counter|s_count\(6) & ((\Counter|s_count\(1)) # ((\RAM|s_memory[229][5]~q\)))) # (!\Counter|s_count\(6) & (!\Counter|s_count\(1) & (\RAM|s_memory[165][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[165][5]~q\,
	datad => \RAM|s_memory[229][5]~q\,
	combout => \RAM|Mux2~7_combout\);

-- Location: LCCOMB_X66_Y20_N10
\RAM|Mux2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~8_combout\ = (\Counter|s_count\(1) & ((\RAM|Mux2~7_combout\ & ((\RAM|s_memory[231][5]~q\))) # (!\RAM|Mux2~7_combout\ & (\RAM|s_memory[167][5]~q\)))) # (!\Counter|s_count\(1) & (((\RAM|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \RAM|s_memory[167][5]~q\,
	datac => \RAM|s_memory[231][5]~q\,
	datad => \RAM|Mux2~7_combout\,
	combout => \RAM|Mux2~8_combout\);

-- Location: FF_X63_Y26_N31
\RAM|s_memory[160][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[160][3]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[160][5]~q\);

-- Location: LCCOMB_X63_Y26_N28
\RAM|s_memory[224][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[224][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[224][5]~feeder_combout\);

-- Location: FF_X63_Y26_N29
\RAM|s_memory[224][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[224][5]~feeder_combout\,
	ena => \RAM|s_memory[224][0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[224][5]~q\);

-- Location: LCCOMB_X63_Y26_N30
\RAM|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~4_combout\ = (\Counter|s_count\(1) & (\Counter|s_count\(6))) # (!\Counter|s_count\(1) & ((\Counter|s_count\(6) & ((\RAM|s_memory[224][5]~q\))) # (!\Counter|s_count\(6) & (\RAM|s_memory[160][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(6),
	datac => \RAM|s_memory[160][5]~q\,
	datad => \RAM|s_memory[224][5]~q\,
	combout => \RAM|Mux2~4_combout\);

-- Location: LCCOMB_X63_Y25_N20
\RAM|s_memory[162][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[162][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[162][5]~feeder_combout\);

-- Location: FF_X63_Y25_N21
\RAM|s_memory[162][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[162][5]~feeder_combout\,
	ena => \RAM|s_memory[162][2]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[162][5]~q\);

-- Location: FF_X63_Y25_N7
\RAM|s_memory[226][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[226][3]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[226][5]~q\);

-- Location: LCCOMB_X63_Y25_N6
\RAM|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~5_combout\ = (\RAM|Mux2~4_combout\ & (((\RAM|s_memory[226][5]~q\) # (!\Counter|s_count\(1))))) # (!\RAM|Mux2~4_combout\ & (\RAM|s_memory[162][5]~q\ & ((\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~4_combout\,
	datab => \RAM|s_memory[162][5]~q\,
	datac => \RAM|s_memory[226][5]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux2~5_combout\);

-- Location: LCCOMB_X68_Y20_N16
\RAM|s_memory[166][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[166][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[166][5]~feeder_combout\);

-- Location: FF_X68_Y20_N17
\RAM|s_memory[166][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[166][5]~feeder_combout\,
	ena => \RAM|s_memory[166][4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[166][5]~q\);

-- Location: FF_X67_Y20_N13
\RAM|s_memory[164][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[164][2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[164][5]~q\);

-- Location: LCCOMB_X65_Y23_N0
\RAM|s_memory[228][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[228][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[228][5]~feeder_combout\);

-- Location: FF_X65_Y23_N1
\RAM|s_memory[228][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[228][5]~feeder_combout\,
	ena => \RAM|s_memory[228][1]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[228][5]~q\);

-- Location: LCCOMB_X67_Y20_N12
\RAM|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~2_combout\ = (\Counter|s_count\(6) & ((\Counter|s_count\(1)) # ((\RAM|s_memory[228][5]~q\)))) # (!\Counter|s_count\(6) & (!\Counter|s_count\(1) & (\RAM|s_memory[164][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[164][5]~q\,
	datad => \RAM|s_memory[228][5]~q\,
	combout => \RAM|Mux2~2_combout\);

-- Location: FF_X66_Y20_N19
\RAM|s_memory[230][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[230][2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[230][5]~q\);

-- Location: LCCOMB_X66_Y20_N18
\RAM|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~3_combout\ = (\RAM|Mux2~2_combout\ & (((\RAM|s_memory[230][5]~q\) # (!\Counter|s_count\(1))))) # (!\RAM|Mux2~2_combout\ & (\RAM|s_memory[166][5]~q\ & ((\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[166][5]~q\,
	datab => \RAM|Mux2~2_combout\,
	datac => \RAM|s_memory[230][5]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux2~3_combout\);

-- Location: LCCOMB_X66_Y20_N24
\RAM|Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~6_combout\ = (\Counter|s_count\(2) & (((\RAM|Mux2~3_combout\) # (\Counter|s_count\(0))))) # (!\Counter|s_count\(2) & (\RAM|Mux2~5_combout\ & ((!\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~5_combout\,
	datab => \RAM|Mux2~3_combout\,
	datac => \Counter|s_count\(2),
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux2~6_combout\);

-- Location: FF_X61_Y20_N29
\RAM|s_memory[161][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[161][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[161][5]~q\);

-- Location: LCCOMB_X61_Y20_N10
\RAM|s_memory[225][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[225][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[225][5]~feeder_combout\);

-- Location: FF_X61_Y20_N11
\RAM|s_memory[225][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[225][5]~feeder_combout\,
	ena => \RAM|s_memory[225][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[225][5]~q\);

-- Location: LCCOMB_X61_Y20_N28
\RAM|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~0_combout\ = (\Counter|s_count\(6) & ((\Counter|s_count\(1)) # ((\RAM|s_memory[225][5]~q\)))) # (!\Counter|s_count\(6) & (!\Counter|s_count\(1) & (\RAM|s_memory[161][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[161][5]~q\,
	datad => \RAM|s_memory[225][5]~q\,
	combout => \RAM|Mux2~0_combout\);

-- Location: FF_X62_Y25_N15
\RAM|s_memory[227][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[227][7]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[227][5]~q\);

-- Location: LCCOMB_X62_Y25_N20
\RAM|s_memory[163][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[163][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[163][5]~feeder_combout\);

-- Location: FF_X62_Y25_N21
\RAM|s_memory[163][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[163][5]~feeder_combout\,
	ena => \RAM|s_memory[163][2]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[163][5]~q\);

-- Location: LCCOMB_X62_Y25_N14
\RAM|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~1_combout\ = (\RAM|Mux2~0_combout\ & (((\RAM|s_memory[227][5]~q\)) # (!\Counter|s_count\(1)))) # (!\RAM|Mux2~0_combout\ & (\Counter|s_count\(1) & ((\RAM|s_memory[163][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~0_combout\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[227][5]~q\,
	datad => \RAM|s_memory[163][5]~q\,
	combout => \RAM|Mux2~1_combout\);

-- Location: LCCOMB_X63_Y21_N4
\RAM|Mux2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~9_combout\ = (\RAM|Mux2~6_combout\ & ((\RAM|Mux2~8_combout\) # ((!\Counter|s_count\(0))))) # (!\RAM|Mux2~6_combout\ & (((\Counter|s_count\(0) & \RAM|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~8_combout\,
	datab => \RAM|Mux2~6_combout\,
	datac => \Counter|s_count\(0),
	datad => \RAM|Mux2~1_combout\,
	combout => \RAM|Mux2~9_combout\);

-- Location: LCCOMB_X63_Y21_N30
\RAM|Mux2~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~41_combout\ = (\RAM|Mux2~30_combout\ & ((\RAM|Mux2~40_combout\) # ((!\Counter|s_count\(5))))) # (!\RAM|Mux2~30_combout\ & (((\RAM|Mux2~9_combout\ & \Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~40_combout\,
	datab => \RAM|Mux2~30_combout\,
	datac => \RAM|Mux2~9_combout\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux2~41_combout\);

-- Location: LCCOMB_X67_Y27_N10
\RAM|s_memory[248][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[248][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[248][5]~feeder_combout\);

-- Location: FF_X67_Y27_N11
\RAM|s_memory[248][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[248][5]~feeder_combout\,
	ena => \RAM|s_memory[248][0]~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[248][5]~q\);

-- Location: FF_X66_Y31_N13
\RAM|s_memory[250][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[250][1]~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[250][5]~q\);

-- Location: FF_X67_Y27_N5
\RAM|s_memory[232][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[232][0]~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[232][5]~q\);

-- Location: LCCOMB_X68_Y27_N24
\RAM|s_memory[234][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[234][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[234][5]~feeder_combout\);

-- Location: FF_X68_Y27_N25
\RAM|s_memory[234][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[234][5]~feeder_combout\,
	ena => \RAM|s_memory[234][1]~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[234][5]~q\);

-- Location: LCCOMB_X67_Y27_N4
\RAM|Mux2~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~127_combout\ = (\Counter|s_count\(1) & ((\Counter|s_count\(4)) # ((\RAM|s_memory[234][5]~q\)))) # (!\Counter|s_count\(1) & (!\Counter|s_count\(4) & (\RAM|s_memory[232][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[232][5]~q\,
	datad => \RAM|s_memory[234][5]~q\,
	combout => \RAM|Mux2~127_combout\);

-- Location: LCCOMB_X66_Y31_N12
\RAM|Mux2~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~128_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux2~127_combout\ & ((\RAM|s_memory[250][5]~q\))) # (!\RAM|Mux2~127_combout\ & (\RAM|s_memory[248][5]~q\)))) # (!\Counter|s_count\(4) & (((\RAM|Mux2~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[248][5]~q\,
	datac => \RAM|s_memory[250][5]~q\,
	datad => \RAM|Mux2~127_combout\,
	combout => \RAM|Mux2~128_combout\);

-- Location: FF_X67_Y23_N15
\RAM|s_memory[233][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[233][0]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[233][5]~q\);

-- Location: LCCOMB_X63_Y24_N8
\RAM|s_memory[235][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[235][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[235][5]~feeder_combout\);

-- Location: FF_X63_Y24_N9
\RAM|s_memory[235][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[235][5]~feeder_combout\,
	ena => \RAM|s_memory[235][0]~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[235][5]~q\);

-- Location: LCCOMB_X67_Y23_N14
\RAM|Mux2~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~134_combout\ = (\Counter|s_count\(4) & (\Counter|s_count\(1))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(1) & ((\RAM|s_memory[235][5]~q\))) # (!\Counter|s_count\(1) & (\RAM|s_memory[233][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[233][5]~q\,
	datad => \RAM|s_memory[235][5]~q\,
	combout => \RAM|Mux2~134_combout\);

-- Location: FF_X66_Y26_N31
\RAM|s_memory[251][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[251][1]~253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[251][5]~q\);

-- Location: LCCOMB_X67_Y23_N0
\RAM|s_memory[249][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[249][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[249][5]~feeder_combout\);

-- Location: FF_X67_Y23_N1
\RAM|s_memory[249][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[249][5]~feeder_combout\,
	ena => \RAM|s_memory[249][3]~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[249][5]~q\);

-- Location: LCCOMB_X66_Y26_N30
\RAM|Mux2~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~135_combout\ = (\RAM|Mux2~134_combout\ & (((\RAM|s_memory[251][5]~q\)) # (!\Counter|s_count\(4)))) # (!\RAM|Mux2~134_combout\ & (\Counter|s_count\(4) & ((\RAM|s_memory[249][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~134_combout\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[251][5]~q\,
	datad => \RAM|s_memory[249][5]~q\,
	combout => \RAM|Mux2~135_combout\);

-- Location: LCCOMB_X59_Y28_N28
\RAM|s_memory[217][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[217][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[217][5]~feeder_combout\);

-- Location: FF_X59_Y28_N29
\RAM|s_memory[217][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[217][5]~feeder_combout\,
	ena => \RAM|s_memory[217][2]~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[217][5]~q\);

-- Location: FF_X63_Y28_N27
\RAM|s_memory[219][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[219][2]~254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[219][5]~q\);

-- Location: FF_X59_Y28_N11
\RAM|s_memory[201][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[201][2]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[201][5]~q\);

-- Location: LCCOMB_X65_Y28_N30
\RAM|s_memory[203][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[203][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[203][5]~feeder_combout\);

-- Location: FF_X65_Y28_N31
\RAM|s_memory[203][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[203][5]~feeder_combout\,
	ena => \RAM|s_memory[203][4]~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[203][5]~q\);

-- Location: LCCOMB_X59_Y28_N10
\RAM|Mux2~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~129_combout\ = (\Counter|s_count\(1) & ((\Counter|s_count\(4)) # ((\RAM|s_memory[203][5]~q\)))) # (!\Counter|s_count\(1) & (!\Counter|s_count\(4) & (\RAM|s_memory[201][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[201][5]~q\,
	datad => \RAM|s_memory[203][5]~q\,
	combout => \RAM|Mux2~129_combout\);

-- Location: LCCOMB_X63_Y28_N26
\RAM|Mux2~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~130_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux2~129_combout\ & ((\RAM|s_memory[219][5]~q\))) # (!\RAM|Mux2~129_combout\ & (\RAM|s_memory[217][5]~q\)))) # (!\Counter|s_count\(4) & (((\RAM|Mux2~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[217][5]~q\,
	datac => \RAM|s_memory[219][5]~q\,
	datad => \RAM|Mux2~129_combout\,
	combout => \RAM|Mux2~130_combout\);

-- Location: FF_X65_Y30_N31
\RAM|s_memory[200][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[200][1]~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[200][5]~q\);

-- Location: LCCOMB_X66_Y30_N28
\RAM|s_memory[202][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[202][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[202][5]~feeder_combout\);

-- Location: FF_X66_Y30_N29
\RAM|s_memory[202][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[202][5]~feeder_combout\,
	ena => \RAM|s_memory[202][2]~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[202][5]~q\);

-- Location: LCCOMB_X65_Y30_N30
\RAM|Mux2~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~131_combout\ = (\Counter|s_count\(4) & (\Counter|s_count\(1))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(1) & ((\RAM|s_memory[202][5]~q\))) # (!\Counter|s_count\(1) & (\RAM|s_memory[200][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[200][5]~q\,
	datad => \RAM|s_memory[202][5]~q\,
	combout => \RAM|Mux2~131_combout\);

-- Location: FF_X66_Y30_N19
\RAM|s_memory[218][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[218][2]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[218][5]~q\);

-- Location: LCCOMB_X65_Y30_N24
\RAM|s_memory[216][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[216][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[216][5]~feeder_combout\);

-- Location: FF_X65_Y30_N25
\RAM|s_memory[216][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[216][5]~feeder_combout\,
	ena => \RAM|s_memory[216][2]~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[216][5]~q\);

-- Location: LCCOMB_X66_Y30_N18
\RAM|Mux2~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~132_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux2~131_combout\ & (\RAM|s_memory[218][5]~q\)) # (!\RAM|Mux2~131_combout\ & ((\RAM|s_memory[216][5]~q\))))) # (!\Counter|s_count\(4) & (\RAM|Mux2~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|Mux2~131_combout\,
	datac => \RAM|s_memory[218][5]~q\,
	datad => \RAM|s_memory[216][5]~q\,
	combout => \RAM|Mux2~132_combout\);

-- Location: LCCOMB_X66_Y30_N0
\RAM|Mux2~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~133_combout\ = (\Counter|s_count\(0) & ((\Counter|s_count\(5)) # ((\RAM|Mux2~130_combout\)))) # (!\Counter|s_count\(0) & (!\Counter|s_count\(5) & ((\RAM|Mux2~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \Counter|s_count\(5),
	datac => \RAM|Mux2~130_combout\,
	datad => \RAM|Mux2~132_combout\,
	combout => \RAM|Mux2~133_combout\);

-- Location: LCCOMB_X66_Y31_N14
\RAM|Mux2~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~136_combout\ = (\RAM|Mux2~133_combout\ & (((\RAM|Mux2~135_combout\) # (!\Counter|s_count\(5))))) # (!\RAM|Mux2~133_combout\ & (\RAM|Mux2~128_combout\ & ((\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~128_combout\,
	datab => \RAM|Mux2~135_combout\,
	datac => \RAM|Mux2~133_combout\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux2~136_combout\);

-- Location: LCCOMB_X63_Y23_N14
\RAM|s_memory[239][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[239][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[239][5]~feeder_combout\);

-- Location: FF_X63_Y23_N15
\RAM|s_memory[239][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[239][5]~feeder_combout\,
	ena => \RAM|s_memory[239][6]~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[239][5]~q\);

-- Location: FF_X66_Y23_N13
\RAM|s_memory[237][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[237][3]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[237][5]~q\);

-- Location: LCCOMB_X66_Y23_N12
\RAM|Mux2~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~165_combout\ = (\Counter|s_count\(1) & ((\RAM|s_memory[239][5]~q\) # ((\Counter|s_count\(4))))) # (!\Counter|s_count\(1) & (((\RAM|s_memory[237][5]~q\ & !\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[239][5]~q\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[237][5]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux2~165_combout\);

-- Location: FF_X66_Y26_N5
\RAM|s_memory[255][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ArithmeticUnit|Add1~18_combout\,
	ena => \RAM|s_memory[255][4]~255_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[255][5]~q\);

-- Location: FF_X66_Y23_N3
\RAM|s_memory[253][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[253][1]~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[253][5]~q\);

-- Location: LCCOMB_X66_Y23_N2
\RAM|Mux2~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~166_combout\ = (\RAM|Mux2~165_combout\ & ((\RAM|s_memory[255][5]~q\) # ((!\Counter|s_count\(4))))) # (!\RAM|Mux2~165_combout\ & (((\RAM|s_memory[253][5]~q\ & \Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~165_combout\,
	datab => \RAM|s_memory[255][5]~q\,
	datac => \RAM|s_memory[253][5]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux2~166_combout\);

-- Location: LCCOMB_X62_Y24_N22
\RAM|s_memory[221][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[221][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[221][5]~feeder_combout\);

-- Location: FF_X62_Y24_N23
\RAM|s_memory[221][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[221][5]~feeder_combout\,
	ena => \RAM|s_memory[221][5]~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[221][5]~q\);

-- Location: FF_X63_Y28_N17
\RAM|s_memory[223][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[223][0]~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[223][5]~q\);

-- Location: LCCOMB_X61_Y24_N20
\RAM|s_memory[207][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[207][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[207][5]~feeder_combout\);

-- Location: FF_X61_Y24_N21
\RAM|s_memory[207][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[207][5]~feeder_combout\,
	ena => \RAM|s_memory[207][0]~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[207][5]~q\);

-- Location: FF_X62_Y24_N5
\RAM|s_memory[205][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[205][5]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[205][5]~q\);

-- Location: LCCOMB_X62_Y24_N4
\RAM|Mux2~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~158_combout\ = (\Counter|s_count\(1) & ((\RAM|s_memory[207][5]~q\) # ((\Counter|s_count\(4))))) # (!\Counter|s_count\(1) & (((\RAM|s_memory[205][5]~q\ & !\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[207][5]~q\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[205][5]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux2~158_combout\);

-- Location: LCCOMB_X63_Y28_N16
\RAM|Mux2~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~159_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux2~158_combout\ & ((\RAM|s_memory[223][5]~q\))) # (!\RAM|Mux2~158_combout\ & (\RAM|s_memory[221][5]~q\)))) # (!\Counter|s_count\(4) & (((\RAM|Mux2~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[221][5]~q\,
	datac => \RAM|s_memory[223][5]~q\,
	datad => \RAM|Mux2~158_combout\,
	combout => \RAM|Mux2~159_combout\);

-- Location: LCCOMB_X65_Y27_N22
\RAM|s_memory[252][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[252][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[252][5]~feeder_combout\);

-- Location: FF_X65_Y27_N23
\RAM|s_memory[252][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[252][5]~feeder_combout\,
	ena => \RAM|s_memory[252][4]~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[252][5]~q\);

-- Location: LCCOMB_X61_Y27_N28
\RAM|s_memory[238][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[238][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[238][5]~feeder_combout\);

-- Location: FF_X61_Y27_N29
\RAM|s_memory[238][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[238][5]~feeder_combout\,
	ena => \RAM|s_memory[238][4]~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[238][5]~q\);

-- Location: FF_X65_Y27_N25
\RAM|s_memory[236][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[236][6]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[236][5]~q\);

-- Location: LCCOMB_X65_Y27_N24
\RAM|Mux2~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~160_combout\ = (\Counter|s_count\(4) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(1) & (\RAM|s_memory[238][5]~q\)) # (!\Counter|s_count\(1) & ((\RAM|s_memory[236][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[238][5]~q\,
	datac => \RAM|s_memory[236][5]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux2~160_combout\);

-- Location: FF_X61_Y27_N3
\RAM|s_memory[254][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[254][6]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[254][5]~q\);

-- Location: LCCOMB_X61_Y27_N2
\RAM|Mux2~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~161_combout\ = (\RAM|Mux2~160_combout\ & (((\RAM|s_memory[254][5]~q\) # (!\Counter|s_count\(4))))) # (!\RAM|Mux2~160_combout\ & (\RAM|s_memory[252][5]~q\ & ((\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[252][5]~q\,
	datab => \RAM|Mux2~160_combout\,
	datac => \RAM|s_memory[254][5]~q\,
	datad => \Counter|s_count\(4),
	combout => \RAM|Mux2~161_combout\);

-- Location: LCCOMB_X60_Y28_N16
\RAM|s_memory[206][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[206][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[206][5]~feeder_combout\);

-- Location: FF_X60_Y28_N17
\RAM|s_memory[206][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[206][5]~feeder_combout\,
	ena => \RAM|s_memory[206][0]~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[206][5]~q\);

-- Location: FF_X60_Y30_N17
\RAM|s_memory[204][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[204][7]~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[204][5]~q\);

-- Location: LCCOMB_X60_Y30_N16
\RAM|Mux2~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~162_combout\ = (\Counter|s_count\(4) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(1) & (\RAM|s_memory[206][5]~q\)) # (!\Counter|s_count\(1) & ((\RAM|s_memory[204][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[206][5]~q\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[204][5]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux2~162_combout\);

-- Location: FF_X61_Y30_N13
\RAM|s_memory[222][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[222][0]~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[222][5]~q\);

-- Location: LCCOMB_X60_Y30_N10
\RAM|s_memory[220][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[220][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[220][5]~feeder_combout\);

-- Location: FF_X60_Y30_N11
\RAM|s_memory[220][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[220][5]~feeder_combout\,
	ena => \RAM|s_memory[220][2]~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[220][5]~q\);

-- Location: LCCOMB_X61_Y30_N12
\RAM|Mux2~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~163_combout\ = (\RAM|Mux2~162_combout\ & (((\RAM|s_memory[222][5]~q\)) # (!\Counter|s_count\(4)))) # (!\RAM|Mux2~162_combout\ & (\Counter|s_count\(4) & ((\RAM|s_memory[220][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~162_combout\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[222][5]~q\,
	datad => \RAM|s_memory[220][5]~q\,
	combout => \RAM|Mux2~163_combout\);

-- Location: LCCOMB_X61_Y30_N22
\RAM|Mux2~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~164_combout\ = (\Counter|s_count\(0) & (((\Counter|s_count\(5))))) # (!\Counter|s_count\(0) & ((\Counter|s_count\(5) & (\RAM|Mux2~161_combout\)) # (!\Counter|s_count\(5) & ((\RAM|Mux2~163_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \RAM|Mux2~161_combout\,
	datac => \Counter|s_count\(5),
	datad => \RAM|Mux2~163_combout\,
	combout => \RAM|Mux2~164_combout\);

-- Location: LCCOMB_X66_Y31_N30
\RAM|Mux2~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~167_combout\ = (\RAM|Mux2~164_combout\ & ((\RAM|Mux2~166_combout\) # ((!\Counter|s_count\(0))))) # (!\RAM|Mux2~164_combout\ & (((\RAM|Mux2~159_combout\ & \Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~166_combout\,
	datab => \RAM|Mux2~159_combout\,
	datac => \RAM|Mux2~164_combout\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux2~167_combout\);

-- Location: LCCOMB_X60_Y25_N0
\RAM|s_memory[139][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[139][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[139][5]~feeder_combout\);

-- Location: FF_X60_Y25_N1
\RAM|s_memory[139][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[139][5]~feeder_combout\,
	ena => \RAM|s_memory[139][3]~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[139][5]~q\);

-- Location: FF_X60_Y26_N3
\RAM|s_memory[137][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[137][5]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[137][5]~q\);

-- Location: LCCOMB_X60_Y26_N2
\RAM|Mux2~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~149_combout\ = (\Counter|s_count\(4) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(1) & (\RAM|s_memory[139][5]~q\)) # (!\Counter|s_count\(1) & ((\RAM|s_memory[137][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[139][5]~q\,
	datac => \RAM|s_memory[137][5]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux2~149_combout\);

-- Location: FF_X66_Y27_N19
\RAM|s_memory[155][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[155][2]~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[155][5]~q\);

-- Location: LCCOMB_X60_Y26_N20
\RAM|s_memory[153][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[153][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[153][5]~feeder_combout\);

-- Location: FF_X60_Y26_N21
\RAM|s_memory[153][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[153][5]~feeder_combout\,
	ena => \RAM|s_memory[153][7]~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[153][5]~q\);

-- Location: LCCOMB_X66_Y27_N18
\RAM|Mux2~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~150_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux2~149_combout\ & (\RAM|s_memory[155][5]~q\)) # (!\RAM|Mux2~149_combout\ & ((\RAM|s_memory[153][5]~q\))))) # (!\Counter|s_count\(4) & (\RAM|Mux2~149_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|Mux2~149_combout\,
	datac => \RAM|s_memory[155][5]~q\,
	datad => \RAM|s_memory[153][5]~q\,
	combout => \RAM|Mux2~150_combout\);

-- Location: FF_X63_Y30_N7
\RAM|s_memory[136][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[136][7]~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[136][5]~q\);

-- Location: LCCOMB_X62_Y30_N20
\RAM|s_memory[138][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[138][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[138][5]~feeder_combout\);

-- Location: FF_X62_Y30_N21
\RAM|s_memory[138][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[138][5]~feeder_combout\,
	ena => \RAM|s_memory[138][0]~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[138][5]~q\);

-- Location: LCCOMB_X63_Y30_N6
\RAM|Mux2~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~151_combout\ = (\Counter|s_count\(4) & (\Counter|s_count\(1))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(1) & ((\RAM|s_memory[138][5]~q\))) # (!\Counter|s_count\(1) & (\RAM|s_memory[136][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[136][5]~q\,
	datad => \RAM|s_memory[138][5]~q\,
	combout => \RAM|Mux2~151_combout\);

-- Location: FF_X62_Y30_N3
\RAM|s_memory[154][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[154][3]~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[154][5]~q\);

-- Location: LCCOMB_X63_Y30_N24
\RAM|s_memory[152][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[152][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[152][5]~feeder_combout\);

-- Location: FF_X63_Y30_N25
\RAM|s_memory[152][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[152][5]~feeder_combout\,
	ena => \RAM|s_memory[152][4]~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[152][5]~q\);

-- Location: LCCOMB_X62_Y30_N2
\RAM|Mux2~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~152_combout\ = (\RAM|Mux2~151_combout\ & (((\RAM|s_memory[154][5]~q\)) # (!\Counter|s_count\(4)))) # (!\RAM|Mux2~151_combout\ & (\Counter|s_count\(4) & ((\RAM|s_memory[152][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~151_combout\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[154][5]~q\,
	datad => \RAM|s_memory[152][5]~q\,
	combout => \RAM|Mux2~152_combout\);

-- Location: LCCOMB_X62_Y30_N0
\RAM|Mux2~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~153_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(0))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(0) & (\RAM|Mux2~150_combout\)) # (!\Counter|s_count\(0) & ((\RAM|Mux2~152_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux2~150_combout\,
	datac => \Counter|s_count\(0),
	datad => \RAM|Mux2~152_combout\,
	combout => \RAM|Mux2~153_combout\);

-- Location: FF_X63_Y27_N7
\RAM|s_memory[168][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[168][1]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[168][5]~q\);

-- Location: LCCOMB_X68_Y27_N10
\RAM|s_memory[170][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[170][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[170][5]~feeder_combout\);

-- Location: FF_X68_Y27_N11
\RAM|s_memory[170][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[170][5]~feeder_combout\,
	ena => \RAM|s_memory[170][0]~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[170][5]~q\);

-- Location: LCCOMB_X63_Y27_N6
\RAM|Mux2~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~147_combout\ = (\Counter|s_count\(4) & (\Counter|s_count\(1))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(1) & ((\RAM|s_memory[170][5]~q\))) # (!\Counter|s_count\(1) & (\RAM|s_memory[168][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[168][5]~q\,
	datad => \RAM|s_memory[170][5]~q\,
	combout => \RAM|Mux2~147_combout\);

-- Location: FF_X60_Y27_N21
\RAM|s_memory[186][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[186][2]~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[186][5]~q\);

-- Location: LCCOMB_X63_Y27_N12
\RAM|s_memory[184][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[184][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[184][5]~feeder_combout\);

-- Location: FF_X63_Y27_N13
\RAM|s_memory[184][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[184][5]~feeder_combout\,
	ena => \RAM|s_memory[184][2]~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[184][5]~q\);

-- Location: LCCOMB_X60_Y27_N20
\RAM|Mux2~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~148_combout\ = (\RAM|Mux2~147_combout\ & (((\RAM|s_memory[186][5]~q\)) # (!\Counter|s_count\(4)))) # (!\RAM|Mux2~147_combout\ & (\Counter|s_count\(4) & ((\RAM|s_memory[184][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~147_combout\,
	datab => \Counter|s_count\(4),
	datac => \RAM|s_memory[186][5]~q\,
	datad => \RAM|s_memory[184][5]~q\,
	combout => \RAM|Mux2~148_combout\);

-- Location: LCCOMB_X60_Y23_N8
\RAM|s_memory[185][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[185][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[185][5]~feeder_combout\);

-- Location: FF_X60_Y23_N9
\RAM|s_memory[185][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[185][5]~feeder_combout\,
	ena => \RAM|s_memory[185][2]~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[185][5]~q\);

-- Location: FF_X66_Y27_N21
\RAM|s_memory[187][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[187][2]~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[187][5]~q\);

-- Location: FF_X60_Y23_N19
\RAM|s_memory[169][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[169][1]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[169][5]~q\);

-- Location: LCCOMB_X60_Y25_N2
\RAM|s_memory[171][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[171][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[171][5]~feeder_combout\);

-- Location: FF_X60_Y25_N3
\RAM|s_memory[171][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[171][5]~feeder_combout\,
	ena => \RAM|s_memory[171][4]~249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[171][5]~q\);

-- Location: LCCOMB_X60_Y23_N18
\RAM|Mux2~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~154_combout\ = (\Counter|s_count\(4) & (\Counter|s_count\(1))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(1) & ((\RAM|s_memory[171][5]~q\))) # (!\Counter|s_count\(1) & (\RAM|s_memory[169][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[169][5]~q\,
	datad => \RAM|s_memory[171][5]~q\,
	combout => \RAM|Mux2~154_combout\);

-- Location: LCCOMB_X66_Y27_N20
\RAM|Mux2~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~155_combout\ = (\Counter|s_count\(4) & ((\RAM|Mux2~154_combout\ & ((\RAM|s_memory[187][5]~q\))) # (!\RAM|Mux2~154_combout\ & (\RAM|s_memory[185][5]~q\)))) # (!\Counter|s_count\(4) & (((\RAM|Mux2~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \RAM|s_memory[185][5]~q\,
	datac => \RAM|s_memory[187][5]~q\,
	datad => \RAM|Mux2~154_combout\,
	combout => \RAM|Mux2~155_combout\);

-- Location: LCCOMB_X66_Y27_N26
\RAM|Mux2~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~156_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux2~153_combout\ & ((\RAM|Mux2~155_combout\))) # (!\RAM|Mux2~153_combout\ & (\RAM|Mux2~148_combout\)))) # (!\Counter|s_count\(5) & (\RAM|Mux2~153_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux2~153_combout\,
	datac => \RAM|Mux2~148_combout\,
	datad => \RAM|Mux2~155_combout\,
	combout => \RAM|Mux2~156_combout\);

-- Location: LCCOMB_X61_Y26_N28
\RAM|s_memory[143][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[143][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[143][5]~feeder_combout\);

-- Location: FF_X61_Y26_N29
\RAM|s_memory[143][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[143][5]~feeder_combout\,
	ena => \RAM|s_memory[143][5]~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[143][5]~q\);

-- Location: FF_X62_Y23_N29
\RAM|s_memory[141][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[141][6]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[141][5]~q\);

-- Location: LCCOMB_X62_Y23_N28
\RAM|Mux2~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~137_combout\ = (\Counter|s_count\(5) & (((\Counter|s_count\(1))))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(1) & (\RAM|s_memory[143][5]~q\)) # (!\Counter|s_count\(1) & ((\RAM|s_memory[141][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[143][5]~q\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[141][5]~q\,
	datad => \Counter|s_count\(1),
	combout => \RAM|Mux2~137_combout\);

-- Location: FF_X61_Y26_N27
\RAM|s_memory[175][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[175][7]~251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[175][5]~q\);

-- Location: LCCOMB_X61_Y23_N12
\RAM|s_memory[173][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[173][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[173][5]~feeder_combout\);

-- Location: FF_X61_Y23_N13
\RAM|s_memory[173][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[173][5]~feeder_combout\,
	ena => \RAM|s_memory[173][1]~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[173][5]~q\);

-- Location: LCCOMB_X61_Y26_N26
\RAM|Mux2~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~138_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux2~137_combout\ & (\RAM|s_memory[175][5]~q\)) # (!\RAM|Mux2~137_combout\ & ((\RAM|s_memory[173][5]~q\))))) # (!\Counter|s_count\(5) & (\RAM|Mux2~137_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux2~137_combout\,
	datac => \RAM|s_memory[175][5]~q\,
	datad => \RAM|s_memory[173][5]~q\,
	combout => \RAM|Mux2~138_combout\);

-- Location: FF_X60_Y29_N5
\RAM|s_memory[140][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[140][6]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[140][5]~q\);

-- Location: LCCOMB_X62_Y28_N0
\RAM|s_memory[142][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[142][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[142][5]~feeder_combout\);

-- Location: FF_X62_Y28_N1
\RAM|s_memory[142][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[142][5]~feeder_combout\,
	ena => \RAM|s_memory[142][6]~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[142][5]~q\);

-- Location: LCCOMB_X60_Y29_N4
\RAM|Mux2~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~141_combout\ = (\Counter|s_count\(1) & ((\Counter|s_count\(5)) # ((\RAM|s_memory[142][5]~q\)))) # (!\Counter|s_count\(1) & (!\Counter|s_count\(5) & (\RAM|s_memory[140][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[140][5]~q\,
	datad => \RAM|s_memory[142][5]~q\,
	combout => \RAM|Mux2~141_combout\);

-- Location: FF_X65_Y24_N31
\RAM|s_memory[174][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[174][1]~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[174][5]~q\);

-- Location: LCCOMB_X66_Y24_N28
\RAM|s_memory[172][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[172][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[172][5]~feeder_combout\);

-- Location: FF_X66_Y24_N29
\RAM|s_memory[172][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[172][5]~feeder_combout\,
	ena => \RAM|s_memory[172][7]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[172][5]~q\);

-- Location: LCCOMB_X65_Y24_N30
\RAM|Mux2~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~142_combout\ = (\RAM|Mux2~141_combout\ & (((\RAM|s_memory[174][5]~q\)) # (!\Counter|s_count\(5)))) # (!\RAM|Mux2~141_combout\ & (\Counter|s_count\(5) & ((\RAM|s_memory[172][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~141_combout\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[174][5]~q\,
	datad => \RAM|s_memory[172][5]~q\,
	combout => \RAM|Mux2~142_combout\);

-- Location: FF_X61_Y32_N7
\RAM|s_memory[156][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[156][2]~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[156][5]~q\);

-- Location: LCCOMB_X62_Y28_N2
\RAM|s_memory[158][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[158][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[158][5]~feeder_combout\);

-- Location: FF_X62_Y28_N3
\RAM|s_memory[158][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[158][5]~feeder_combout\,
	ena => \RAM|s_memory[158][7]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[158][5]~q\);

-- Location: LCCOMB_X61_Y32_N6
\RAM|Mux2~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~139_combout\ = (\Counter|s_count\(5) & (\Counter|s_count\(1))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(1) & ((\RAM|s_memory[158][5]~q\))) # (!\Counter|s_count\(1) & (\RAM|s_memory[156][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[156][5]~q\,
	datad => \RAM|s_memory[158][5]~q\,
	combout => \RAM|Mux2~139_combout\);

-- Location: FF_X65_Y24_N21
\RAM|s_memory[190][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[190][3]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[190][5]~q\);

-- Location: LCCOMB_X66_Y24_N22
\RAM|s_memory[188][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[188][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[188][5]~feeder_combout\);

-- Location: FF_X66_Y24_N23
\RAM|s_memory[188][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[188][5]~feeder_combout\,
	ena => \RAM|s_memory[188][2]~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[188][5]~q\);

-- Location: LCCOMB_X65_Y24_N20
\RAM|Mux2~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~140_combout\ = (\RAM|Mux2~139_combout\ & (((\RAM|s_memory[190][5]~q\)) # (!\Counter|s_count\(5)))) # (!\RAM|Mux2~139_combout\ & (\Counter|s_count\(5) & ((\RAM|s_memory[188][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~139_combout\,
	datab => \Counter|s_count\(5),
	datac => \RAM|s_memory[190][5]~q\,
	datad => \RAM|s_memory[188][5]~q\,
	combout => \RAM|Mux2~140_combout\);

-- Location: LCCOMB_X65_Y24_N24
\RAM|Mux2~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~143_combout\ = (\Counter|s_count\(4) & ((\Counter|s_count\(0)) # ((\RAM|Mux2~140_combout\)))) # (!\Counter|s_count\(4) & (!\Counter|s_count\(0) & (\RAM|Mux2~142_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(0),
	datac => \RAM|Mux2~142_combout\,
	datad => \RAM|Mux2~140_combout\,
	combout => \RAM|Mux2~143_combout\);

-- Location: LCCOMB_X59_Y26_N20
\RAM|s_memory[159][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[159][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[159][5]~feeder_combout\);

-- Location: FF_X59_Y26_N21
\RAM|s_memory[159][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[159][5]~feeder_combout\,
	ena => \RAM|s_memory[159][3]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[159][5]~q\);

-- Location: FF_X59_Y25_N17
\RAM|s_memory[157][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[157][2]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[157][5]~q\);

-- Location: LCCOMB_X59_Y25_N16
\RAM|Mux2~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~144_combout\ = (\Counter|s_count\(1) & ((\RAM|s_memory[159][5]~q\) # ((\Counter|s_count\(5))))) # (!\Counter|s_count\(1) & (((\RAM|s_memory[157][5]~q\ & !\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|s_memory[159][5]~q\,
	datab => \Counter|s_count\(1),
	datac => \RAM|s_memory[157][5]~q\,
	datad => \Counter|s_count\(5),
	combout => \RAM|Mux2~144_combout\);

-- Location: FF_X59_Y26_N11
\RAM|s_memory[191][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ArithmeticUnit|Add1~18_combout\,
	sload => VCC,
	ena => \RAM|s_memory[191][4]~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[191][5]~q\);

-- Location: LCCOMB_X61_Y23_N22
\RAM|s_memory[189][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|s_memory[189][5]~feeder_combout\ = \ArithmeticUnit|Add1~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ArithmeticUnit|Add1~18_combout\,
	combout => \RAM|s_memory[189][5]~feeder_combout\);

-- Location: FF_X61_Y23_N23
\RAM|s_memory[189][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM|s_memory[189][5]~feeder_combout\,
	ena => \RAM|s_memory[189][2]~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|s_memory[189][5]~q\);

-- Location: LCCOMB_X59_Y26_N10
\RAM|Mux2~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~145_combout\ = (\Counter|s_count\(5) & ((\RAM|Mux2~144_combout\ & (\RAM|s_memory[191][5]~q\)) # (!\RAM|Mux2~144_combout\ & ((\RAM|s_memory[189][5]~q\))))) # (!\Counter|s_count\(5) & (\RAM|Mux2~144_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \RAM|Mux2~144_combout\,
	datac => \RAM|s_memory[191][5]~q\,
	datad => \RAM|s_memory[189][5]~q\,
	combout => \RAM|Mux2~145_combout\);

-- Location: LCCOMB_X60_Y28_N10
\RAM|Mux2~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~146_combout\ = (\RAM|Mux2~143_combout\ & (((\RAM|Mux2~145_combout\) # (!\Counter|s_count\(0))))) # (!\RAM|Mux2~143_combout\ & (\RAM|Mux2~138_combout\ & ((\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~138_combout\,
	datab => \RAM|Mux2~143_combout\,
	datac => \RAM|Mux2~145_combout\,
	datad => \Counter|s_count\(0),
	combout => \RAM|Mux2~146_combout\);

-- Location: LCCOMB_X66_Y31_N28
\RAM|Mux2~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~157_combout\ = (\Counter|s_count\(6) & (\Counter|s_count\(2))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(2) & ((\RAM|Mux2~146_combout\))) # (!\Counter|s_count\(2) & (\RAM|Mux2~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(2),
	datac => \RAM|Mux2~156_combout\,
	datad => \RAM|Mux2~146_combout\,
	combout => \RAM|Mux2~157_combout\);

-- Location: LCCOMB_X66_Y31_N20
\RAM|Mux2~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~168_combout\ = (\Counter|s_count\(6) & ((\RAM|Mux2~157_combout\ & ((\RAM|Mux2~167_combout\))) # (!\RAM|Mux2~157_combout\ & (\RAM|Mux2~136_combout\)))) # (!\Counter|s_count\(6) & (((\RAM|Mux2~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \RAM|Mux2~136_combout\,
	datac => \RAM|Mux2~167_combout\,
	datad => \RAM|Mux2~157_combout\,
	combout => \RAM|Mux2~168_combout\);

-- Location: LCCOMB_X66_Y21_N20
\RAM|Mux2~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|Mux2~169_combout\ = (\RAM|Mux2~126_combout\ & (((\RAM|Mux2~168_combout\)) # (!\Counter|s_count\(7)))) # (!\RAM|Mux2~126_combout\ & (\Counter|s_count\(7) & (\RAM|Mux2~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~126_combout\,
	datab => \Counter|s_count\(7),
	datac => \RAM|Mux2~41_combout\,
	datad => \RAM|Mux2~168_combout\,
	combout => \RAM|Mux2~169_combout\);

-- Location: LCCOMB_X69_Y16_N30
\d2_RAM|decOut_n[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d2_RAM|decOut_n[0]~1_combout\ = (\RAM|Mux4~169_combout\ & ((\RAM|Mux2~169_combout\) # ((\RAM|Mux3~169_combout\ & \d2_RAM|decOut_n[0]~0_combout\)))) # (!\RAM|Mux4~169_combout\ & (\RAM|Mux2~169_combout\ & ((\RAM|Mux3~169_combout\) # 
-- (\d2_RAM|decOut_n[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~169_combout\,
	datab => \RAM|Mux3~169_combout\,
	datac => \d2_RAM|decOut_n[0]~0_combout\,
	datad => \RAM|Mux2~169_combout\,
	combout => \d2_RAM|decOut_n[0]~1_combout\);

-- Location: LCCOMB_X69_Y16_N4
\d2_RAM|decOut_n[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d2_RAM|decOut_n[0]~2_combout\ = (\RAM|Mux0~169_combout\ & (!\RAM|Mux1~169_combout\ & (!\d2_RAM|decOut_n[0]~1_combout\ & !\RAM|Mux2~169_combout\))) # (!\RAM|Mux0~169_combout\ & (\RAM|Mux1~169_combout\ & (\d2_RAM|decOut_n[0]~1_combout\ & 
-- \RAM|Mux2~169_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~169_combout\,
	datab => \RAM|Mux1~169_combout\,
	datac => \d2_RAM|decOut_n[0]~1_combout\,
	datad => \RAM|Mux2~169_combout\,
	combout => \d2_RAM|decOut_n[0]~2_combout\);

-- Location: LCCOMB_X69_Y16_N12
\Signed2BCD_RAM|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Add0~1_cout\ = CARRY(!\RAM|Mux7~169_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux7~169_combout\,
	datad => VCC,
	cout => \Signed2BCD_RAM|Add0~1_cout\);

-- Location: LCCOMB_X69_Y16_N14
\Signed2BCD_RAM|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Add0~2_combout\ = (\RAM|Mux6~169_combout\ & ((\Signed2BCD_RAM|Add0~1_cout\) # (GND))) # (!\RAM|Mux6~169_combout\ & (!\Signed2BCD_RAM|Add0~1_cout\))
-- \Signed2BCD_RAM|Add0~3\ = CARRY((\RAM|Mux6~169_combout\) # (!\Signed2BCD_RAM|Add0~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM|Mux6~169_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Add0~1_cout\,
	combout => \Signed2BCD_RAM|Add0~2_combout\,
	cout => \Signed2BCD_RAM|Add0~3\);

-- Location: LCCOMB_X69_Y16_N16
\Signed2BCD_RAM|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Add0~4_combout\ = (\RAM|Mux5~169_combout\ & (!\Signed2BCD_RAM|Add0~3\ & VCC)) # (!\RAM|Mux5~169_combout\ & (\Signed2BCD_RAM|Add0~3\ $ (GND)))
-- \Signed2BCD_RAM|Add0~5\ = CARRY((!\RAM|Mux5~169_combout\ & !\Signed2BCD_RAM|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM|Mux5~169_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Add0~3\,
	combout => \Signed2BCD_RAM|Add0~4_combout\,
	cout => \Signed2BCD_RAM|Add0~5\);

-- Location: LCCOMB_X69_Y16_N18
\Signed2BCD_RAM|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Add0~6_combout\ = (\RAM|Mux4~169_combout\ & ((\Signed2BCD_RAM|Add0~5\) # (GND))) # (!\RAM|Mux4~169_combout\ & (!\Signed2BCD_RAM|Add0~5\))
-- \Signed2BCD_RAM|Add0~7\ = CARRY((\RAM|Mux4~169_combout\) # (!\Signed2BCD_RAM|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~169_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Add0~5\,
	combout => \Signed2BCD_RAM|Add0~6_combout\,
	cout => \Signed2BCD_RAM|Add0~7\);

-- Location: LCCOMB_X69_Y16_N20
\Signed2BCD_RAM|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Add0~8_combout\ = (\RAM|Mux3~169_combout\ & (!\Signed2BCD_RAM|Add0~7\ & VCC)) # (!\RAM|Mux3~169_combout\ & (\Signed2BCD_RAM|Add0~7\ $ (GND)))
-- \Signed2BCD_RAM|Add0~9\ = CARRY((!\RAM|Mux3~169_combout\ & !\Signed2BCD_RAM|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM|Mux3~169_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Add0~7\,
	combout => \Signed2BCD_RAM|Add0~8_combout\,
	cout => \Signed2BCD_RAM|Add0~9\);

-- Location: LCCOMB_X69_Y16_N22
\Signed2BCD_RAM|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Add0~10_combout\ = (\RAM|Mux2~169_combout\ & ((\Signed2BCD_RAM|Add0~9\) # (GND))) # (!\RAM|Mux2~169_combout\ & (!\Signed2BCD_RAM|Add0~9\))
-- \Signed2BCD_RAM|Add0~11\ = CARRY((\RAM|Mux2~169_combout\) # (!\Signed2BCD_RAM|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM|Mux2~169_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Add0~9\,
	combout => \Signed2BCD_RAM|Add0~10_combout\,
	cout => \Signed2BCD_RAM|Add0~11\);

-- Location: LCCOMB_X69_Y16_N24
\Signed2BCD_RAM|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Add0~12_combout\ = (\RAM|Mux1~169_combout\ & (!\Signed2BCD_RAM|Add0~11\ & VCC)) # (!\RAM|Mux1~169_combout\ & (\Signed2BCD_RAM|Add0~11\ $ (GND)))
-- \Signed2BCD_RAM|Add0~13\ = CARRY((!\RAM|Mux1~169_combout\ & !\Signed2BCD_RAM|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RAM|Mux1~169_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Add0~11\,
	combout => \Signed2BCD_RAM|Add0~12_combout\,
	cout => \Signed2BCD_RAM|Add0~13\);

-- Location: LCCOMB_X69_Y16_N26
\Signed2BCD_RAM|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Add0~14_combout\ = \Signed2BCD_RAM|Add0~13\ $ (!\RAM|Mux0~169_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \RAM|Mux0~169_combout\,
	cin => \Signed2BCD_RAM|Add0~13\,
	combout => \Signed2BCD_RAM|Add0~14_combout\);

-- Location: LCCOMB_X70_Y17_N0
\Signed2BCD_RAM|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Add0~16_combout\ = (\RAM|Mux0~169_combout\ & \Signed2BCD_RAM|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~169_combout\,
	datad => \Signed2BCD_RAM|Add0~14_combout\,
	combout => \Signed2BCD_RAM|Add0~16_combout\);

-- Location: LCCOMB_X69_Y16_N10
\Signed2BCD_RAM|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Add0~17_combout\ = (\RAM|Mux0~169_combout\ & ((\Signed2BCD_RAM|Add0~12_combout\))) # (!\RAM|Mux0~169_combout\ & (\RAM|Mux1~169_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~169_combout\,
	datac => \RAM|Mux1~169_combout\,
	datad => \Signed2BCD_RAM|Add0~12_combout\,
	combout => \Signed2BCD_RAM|Add0~17_combout\);

-- Location: LCCOMB_X69_Y17_N4
\Signed2BCD_RAM|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Add0~18_combout\ = (\RAM|Mux0~169_combout\ & ((\Signed2BCD_RAM|Add0~10_combout\))) # (!\RAM|Mux0~169_combout\ & (\RAM|Mux2~169_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~169_combout\,
	datac => \RAM|Mux0~169_combout\,
	datad => \Signed2BCD_RAM|Add0~10_combout\,
	combout => \Signed2BCD_RAM|Add0~18_combout\);

-- Location: LCCOMB_X69_Y17_N6
\Signed2BCD_RAM|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Add0~19_combout\ = (\RAM|Mux0~169_combout\ & (\Signed2BCD_RAM|Add0~8_combout\)) # (!\RAM|Mux0~169_combout\ & ((\RAM|Mux3~169_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Add0~8_combout\,
	datac => \RAM|Mux0~169_combout\,
	datad => \RAM|Mux3~169_combout\,
	combout => \Signed2BCD_RAM|Add0~19_combout\);

-- Location: LCCOMB_X69_Y17_N28
\Signed2BCD_RAM|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Add0~20_combout\ = (\RAM|Mux0~169_combout\ & ((\Signed2BCD_RAM|Add0~6_combout\))) # (!\RAM|Mux0~169_combout\ & (\RAM|Mux4~169_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~169_combout\,
	datab => \RAM|Mux0~169_combout\,
	datac => \Signed2BCD_RAM|Add0~6_combout\,
	combout => \Signed2BCD_RAM|Add0~20_combout\);

-- Location: LCCOMB_X70_Y17_N8
\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \Signed2BCD_RAM|Add0~20_combout\ $ (VCC)
-- \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\Signed2BCD_RAM|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Add0~20_combout\,
	datad => VCC,
	combout => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X70_Y17_N10
\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\Signed2BCD_RAM|Add0~19_combout\ & (\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\Signed2BCD_RAM|Add0~19_combout\ & 
-- (!\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\Signed2BCD_RAM|Add0~19_combout\ & !\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Add0~19_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X70_Y17_N12
\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\Signed2BCD_RAM|Add0~18_combout\ & ((GND) # (!\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\Signed2BCD_RAM|Add0~18_combout\ 
-- & (\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\Signed2BCD_RAM|Add0~18_combout\) # (!\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Add0~18_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X70_Y17_N14
\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\Signed2BCD_RAM|Add0~17_combout\ & (!\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\Signed2BCD_RAM|Add0~17_combout\ & 
-- ((\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\Signed2BCD_RAM|Add0~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Add0~17_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X70_Y17_N16
\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\Signed2BCD_RAM|Add0~16_combout\ & (\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\Signed2BCD_RAM|Add0~16_combout\ & 
-- (!\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\Signed2BCD_RAM|Add0~16_combout\ & !\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Add0~16_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X70_Y17_N18
\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X69_Y17_N26
\Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[54]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[54]~17_combout\ = (\Signed2BCD_RAM|Add0~14_combout\ & (\RAM|Mux0~169_combout\ & \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Add0~14_combout\,
	datac => \RAM|Mux0~169_combout\,
	datad => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[54]~17_combout\);

-- Location: LCCOMB_X69_Y17_N30
\Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[54]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[54]~10_combout\ = (\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ & 
-- !\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[54]~10_combout\);

-- Location: LCCOMB_X69_Y17_N22
\Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[53]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[53]~11_combout\ = (\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & 
-- !\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[53]~11_combout\);

-- Location: LCCOMB_X69_Y16_N0
\Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[53]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[53]~18_combout\ = (\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\RAM|Mux0~169_combout\ & (\Signed2BCD_RAM|Add0~12_combout\)) # 
-- (!\RAM|Mux0~169_combout\ & ((\RAM|Mux1~169_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~169_combout\,
	datab => \Signed2BCD_RAM|Add0~12_combout\,
	datac => \RAM|Mux1~169_combout\,
	datad => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[53]~18_combout\);

-- Location: LCCOMB_X69_Y17_N0
\Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[52]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[52]~19_combout\ = (\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\RAM|Mux0~169_combout\ & ((\Signed2BCD_RAM|Add0~10_combout\))) # 
-- (!\RAM|Mux0~169_combout\ & (\RAM|Mux2~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux2~169_combout\,
	datab => \RAM|Mux0~169_combout\,
	datac => \Signed2BCD_RAM|Add0~10_combout\,
	datad => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[52]~19_combout\);

-- Location: LCCOMB_X69_Y17_N24
\Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[52]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[52]~12_combout\ = (\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & 
-- !\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[52]~12_combout\);

-- Location: LCCOMB_X70_Y17_N6
\Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[51]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[51]~13_combout\ = (\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & 
-- !\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[51]~13_combout\);

-- Location: LCCOMB_X69_Y17_N2
\Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[51]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[51]~20_combout\ = (\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\RAM|Mux0~169_combout\ & (\Signed2BCD_RAM|Add0~8_combout\)) # 
-- (!\RAM|Mux0~169_combout\ & ((\RAM|Mux3~169_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Add0~8_combout\,
	datab => \RAM|Mux3~169_combout\,
	datac => \RAM|Mux0~169_combout\,
	datad => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[51]~20_combout\);

-- Location: LCCOMB_X70_Y17_N4
\Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[50]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[50]~14_combout\ = (\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & 
-- !\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[50]~14_combout\);

-- Location: LCCOMB_X69_Y16_N6
\Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[50]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[50]~21_combout\ = (\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\RAM|Mux0~169_combout\ & ((\Signed2BCD_RAM|Add0~6_combout\))) # 
-- (!\RAM|Mux0~169_combout\ & (\RAM|Mux4~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~169_combout\,
	datab => \Signed2BCD_RAM|Add0~6_combout\,
	datac => \RAM|Mux0~169_combout\,
	datad => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[50]~21_combout\);

-- Location: LCCOMB_X69_Y14_N30
\Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[49]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[49]~15_combout\ = (\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\RAM|Mux0~169_combout\ & ((\Signed2BCD_RAM|Add0~4_combout\))) # 
-- (!\RAM|Mux0~169_combout\ & (\RAM|Mux5~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~169_combout\,
	datab => \RAM|Mux0~169_combout\,
	datac => \Signed2BCD_RAM|Add0~4_combout\,
	datad => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[49]~15_combout\);

-- Location: LCCOMB_X69_Y14_N24
\Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[49]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[49]~16_combout\ = (!\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\RAM|Mux0~169_combout\ & ((\Signed2BCD_RAM|Add0~4_combout\))) # 
-- (!\RAM|Mux0~169_combout\ & (\RAM|Mux5~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux5~169_combout\,
	datab => \RAM|Mux0~169_combout\,
	datac => \Signed2BCD_RAM|Add0~4_combout\,
	datad => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[49]~16_combout\);

-- Location: LCCOMB_X69_Y17_N8
\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\ = CARRY((\Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[49]~15_combout\) # (\Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[49]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[49]~15_combout\,
	datab => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[49]~16_combout\,
	datad => VCC,
	cout => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\);

-- Location: LCCOMB_X69_Y17_N10
\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\ = CARRY((!\Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[50]~14_combout\ & (!\Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[50]~21_combout\ & 
-- !\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[50]~14_combout\,
	datab => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[50]~21_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\,
	cout => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\);

-- Location: LCCOMB_X69_Y17_N12
\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\ = CARRY((\Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[51]~13_combout\) # ((\Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[51]~20_combout\) # 
-- (!\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[51]~13_combout\,
	datab => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[51]~20_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\,
	cout => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\);

-- Location: LCCOMB_X69_Y17_N14
\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\ = CARRY(((!\Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[52]~19_combout\ & !\Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[52]~12_combout\)) # 
-- (!\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[52]~19_combout\,
	datab => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[52]~12_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\,
	cout => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\);

-- Location: LCCOMB_X69_Y17_N16
\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\ = CARRY((!\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\ & 
-- ((\Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[53]~11_combout\) # (\Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[53]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[53]~11_combout\,
	datab => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[53]~18_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\,
	cout => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\);

-- Location: LCCOMB_X69_Y17_N18
\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[54]~17_combout\ & (!\Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[54]~10_combout\ & 
-- !\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[54]~17_combout\,
	datab => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|StageOut[54]~10_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\,
	cout => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X69_Y17_N20
\Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \Signed2BCD_RAM|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X70_Y17_N20
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \Signed2BCD_RAM|Add0~20_combout\ $ (VCC)
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\Signed2BCD_RAM|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Add0~20_combout\,
	datad => VCC,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X70_Y17_N22
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\Signed2BCD_RAM|Add0~19_combout\ & (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\Signed2BCD_RAM|Add0~19_combout\ & 
-- (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\Signed2BCD_RAM|Add0~19_combout\ & !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Add0~19_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X70_Y17_N24
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\Signed2BCD_RAM|Add0~18_combout\ & ((GND) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\Signed2BCD_RAM|Add0~18_combout\ 
-- & (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\Signed2BCD_RAM|Add0~18_combout\) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Add0~18_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X70_Y17_N26
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\Signed2BCD_RAM|Add0~17_combout\ & (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\Signed2BCD_RAM|Add0~17_combout\ & 
-- ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\Signed2BCD_RAM|Add0~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Add0~17_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X70_Y17_N28
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\Signed2BCD_RAM|Add0~16_combout\ & (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\Signed2BCD_RAM|Add0~16_combout\ & 
-- (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\Signed2BCD_RAM|Add0~16_combout\ & !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Add0~16_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X70_Y17_N30
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X70_Y14_N6
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[53]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[53]~30_combout\ = (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[53]~30_combout\);

-- Location: LCCOMB_X69_Y14_N18
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[53]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[53]~53_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\RAM|Mux0~169_combout\ & ((\Signed2BCD_RAM|Add0~12_combout\))) # 
-- (!\RAM|Mux0~169_combout\ & (\RAM|Mux1~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \RAM|Mux1~169_combout\,
	datac => \RAM|Mux0~169_combout\,
	datad => \Signed2BCD_RAM|Add0~12_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[53]~53_combout\);

-- Location: LCCOMB_X69_Y16_N28
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[52]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[52]~49_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\RAM|Mux0~169_combout\ & (\Signed2BCD_RAM|Add0~10_combout\)) # 
-- (!\RAM|Mux0~169_combout\ & ((\RAM|Mux2~169_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~169_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Signed2BCD_RAM|Add0~10_combout\,
	datad => \RAM|Mux2~169_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[52]~49_combout\);

-- Location: LCCOMB_X70_Y14_N0
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[52]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[52]~24_combout\ = (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[52]~24_combout\);

-- Location: LCCOMB_X74_Y13_N0
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[51]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[51]~25_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & 
-- !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[51]~25_combout\);

-- Location: LCCOMB_X69_Y16_N2
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[51]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[51]~50_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\RAM|Mux0~169_combout\ & (\Signed2BCD_RAM|Add0~8_combout\)) # 
-- (!\RAM|Mux0~169_combout\ & ((\RAM|Mux3~169_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux0~169_combout\,
	datab => \Signed2BCD_RAM|Add0~8_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \RAM|Mux3~169_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[51]~50_combout\);

-- Location: LCCOMB_X69_Y14_N2
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[50]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[50]~26_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & 
-- !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[50]~26_combout\);

-- Location: LCCOMB_X69_Y14_N6
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[50]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[50]~51_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\RAM|Mux0~169_combout\ & ((\Signed2BCD_RAM|Add0~6_combout\))) # 
-- (!\RAM|Mux0~169_combout\ & (\RAM|Mux4~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|Mux4~169_combout\,
	datab => \RAM|Mux0~169_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Signed2BCD_RAM|Add0~6_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[50]~51_combout\);

-- Location: LCCOMB_X69_Y14_N16
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[49]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[49]~27_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\RAM|Mux0~169_combout\ & (\Signed2BCD_RAM|Add0~4_combout\)) # 
-- (!\RAM|Mux0~169_combout\ & ((\RAM|Mux5~169_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \RAM|Mux0~169_combout\,
	datac => \Signed2BCD_RAM|Add0~4_combout\,
	datad => \RAM|Mux5~169_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[49]~27_combout\);

-- Location: LCCOMB_X69_Y14_N22
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[49]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[49]~28_combout\ = (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\RAM|Mux0~169_combout\ & (\Signed2BCD_RAM|Add0~4_combout\)) # 
-- (!\RAM|Mux0~169_combout\ & ((\RAM|Mux5~169_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \RAM|Mux0~169_combout\,
	datac => \Signed2BCD_RAM|Add0~4_combout\,
	datad => \RAM|Mux5~169_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[49]~28_combout\);

-- Location: LCCOMB_X70_Y14_N10
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[49]~27_combout\) # (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[49]~28_combout\)))
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[49]~27_combout\) # (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[49]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[49]~27_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[49]~28_combout\,
	datad => VCC,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X70_Y14_N12
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[50]~26_combout\) # 
-- (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[50]~51_combout\)))) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[50]~26_combout\ & 
-- (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[50]~51_combout\)))
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[50]~26_combout\ & (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[50]~51_combout\ & 
-- !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[50]~26_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[50]~51_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X70_Y14_N14
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[51]~25_combout\) # 
-- (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[51]~50_combout\))))) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[51]~25_combout\) # 
-- ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[51]~50_combout\) # (GND))))
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[51]~25_combout\) # ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[51]~50_combout\) # 
-- (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[51]~25_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[51]~50_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X70_Y14_N16
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[52]~49_combout\ & (((!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) 
-- # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[52]~49_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[52]~24_combout\ & (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[52]~24_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[52]~49_combout\ & !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[52]~24_combout\)) # 
-- (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[52]~49_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[52]~24_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X70_Y14_N18
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[53]~30_combout\) # 
-- (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[53]~53_combout\)))) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[53]~30_combout\) # 
-- (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[53]~53_combout\)))))
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[53]~30_combout\) # 
-- (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[53]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[53]~30_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[53]~53_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X69_Y14_N0
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[54]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[54]~29_combout\ = (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[54]~29_combout\);

-- Location: LCCOMB_X69_Y14_N28
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[54]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[54]~52_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\RAM|Mux0~169_combout\ & \Signed2BCD_RAM|Add0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \RAM|Mux0~169_combout\,
	datad => \Signed2BCD_RAM|Add0~14_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[54]~52_combout\);

-- Location: LCCOMB_X70_Y14_N20
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[54]~29_combout\) # 
-- (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[54]~52_combout\)))) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[54]~29_combout\ & 
-- (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[54]~52_combout\)))
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ = CARRY((!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[54]~29_combout\ & (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[54]~52_combout\ & 
-- !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[54]~29_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[54]~52_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	cout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\);

-- Location: LCCOMB_X70_Y14_N22
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X72_Y12_N24
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~41_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & 
-- !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~41_combout\);

-- Location: LCCOMB_X70_Y14_N24
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~58_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[53]~53_combout\) # 
-- ((!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[53]~53_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~58_combout\);

-- Location: LCCOMB_X70_Y14_N26
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~57_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[52]~49_combout\) # 
-- ((!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[52]~49_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~57_combout\);

-- Location: LCCOMB_X72_Y13_N12
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~39_combout\ = (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~39_combout\);

-- Location: LCCOMB_X72_Y12_N6
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~57_combout\) # (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~39_combout\)))
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~57_combout\) # (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~57_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~39_combout\,
	datad => VCC,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X72_Y12_N8
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~41_combout\) # 
-- (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~58_combout\)))) # (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~41_combout\ & 
-- (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~58_combout\)))
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~41_combout\ & (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~58_combout\ & 
-- !\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~41_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~58_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X72_Y12_N0
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~40_combout\ = (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~40_combout\);

-- Location: LCCOMB_X69_Y14_N20
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~56_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[54]~52_combout\) # 
-- ((!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[54]~52_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~56_combout\);

-- Location: LCCOMB_X72_Y12_N10
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~40_combout\) # 
-- (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~56_combout\)))) # (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~40_combout\) # 
-- (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~56_combout\)))))
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~40_combout\) # 
-- (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~40_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~56_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X72_Y12_N12
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X72_Y12_N20
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[17]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[17]~33_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & 
-- !\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[17]~33_combout\);

-- Location: LCCOMB_X72_Y12_N22
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[17]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~58_combout\) # 
-- ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~58_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\);

-- Location: LCCOMB_X72_Y12_N16
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[16]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~57_combout\) # 
-- ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~57_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\);

-- Location: LCCOMB_X72_Y12_N18
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[16]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[16]~34_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & 
-- !\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[16]~34_combout\);

-- Location: LCCOMB_X74_Y13_N24
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~59_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[51]~50_combout\) # 
-- ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[51]~50_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~59_combout\);

-- Location: LCCOMB_X72_Y12_N26
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[15]~51_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~59_combout\) # 
-- ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~59_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[15]~51_combout\);

-- Location: LCCOMB_X74_Y13_N10
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & 
-- !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\);

-- Location: LCCOMB_X74_Y13_N20
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~59_combout\) # (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~59_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X73_Y12_N0
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[15]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[15]~35_combout\ = (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[15]~35_combout\);

-- Location: LCCOMB_X73_Y12_N10
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[15]~51_combout\) # (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[15]~35_combout\)))
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[15]~51_combout\) # (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[15]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[15]~51_combout\,
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[15]~35_combout\,
	datad => VCC,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X73_Y12_N12
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\) # 
-- (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[16]~34_combout\)))) # (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\ & 
-- (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[16]~34_combout\)))
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\ & (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[16]~34_combout\ & 
-- !\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\,
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[16]~34_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X73_Y12_N14
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[17]~33_combout\) # 
-- (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\)))) # (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[17]~33_combout\) # 
-- (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\)))))
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[17]~33_combout\) # 
-- (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[17]~33_combout\,
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X72_Y12_N14
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[18]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[18]~32_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & 
-- !\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[18]~32_combout\);

-- Location: LCCOMB_X72_Y12_N4
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[18]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[18]~48_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~56_combout\) # 
-- ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~56_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[18]~48_combout\);

-- Location: LCCOMB_X73_Y12_N16
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[18]~32_combout\ & (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[18]~48_combout\ & 
-- !\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[18]~32_combout\,
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[18]~48_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X73_Y12_N18
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X73_Y12_N6
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[23]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[23]~36_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & 
-- !\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[23]~36_combout\);

-- Location: LCCOMB_X72_Y12_N28
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[23]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[23]~52_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\) # 
-- ((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\,
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[23]~52_combout\);

-- Location: LCCOMB_X72_Y12_N2
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[22]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[22]~53_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\) # 
-- ((!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\,
	datad => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[22]~53_combout\);

-- Location: LCCOMB_X73_Y12_N20
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[22]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[22]~37_combout\ = (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[22]~37_combout\);

-- Location: LCCOMB_X73_Y12_N2
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[21]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[21]~38_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & 
-- !\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[21]~38_combout\);

-- Location: LCCOMB_X73_Y12_N4
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[21]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[21]~54_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[15]~51_combout\) # 
-- ((!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[15]~51_combout\,
	datad => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[21]~54_combout\);

-- Location: LCCOMB_X69_Y14_N26
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~60_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[50]~51_combout\) # 
-- ((!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[50]~51_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~60_combout\);

-- Location: LCCOMB_X74_Y13_N28
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~43_combout\ = (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~43_combout\);

-- Location: LCCOMB_X74_Y13_N30
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~60_combout\) # (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~43_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~60_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~43_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X74_Y13_N6
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[20]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[20]~39_combout\ = (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[20]~39_combout\);

-- Location: LCCOMB_X74_Y12_N12
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[20]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[20]~55_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~60_combout\) # 
-- ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~60_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[20]~55_combout\);

-- Location: LCCOMB_X73_Y12_N22
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[20]~39_combout\) # (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[20]~55_combout\)))
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[20]~39_combout\) # (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[20]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[20]~39_combout\,
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[20]~55_combout\,
	datad => VCC,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X73_Y12_N24
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[21]~38_combout\) # 
-- (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[21]~54_combout\)))) # (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[21]~38_combout\ & 
-- (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[21]~54_combout\)))
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[21]~38_combout\ & (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[21]~54_combout\ & 
-- !\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[21]~38_combout\,
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[21]~54_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X73_Y12_N26
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[22]~53_combout\) # 
-- (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[22]~37_combout\)))) # (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[22]~53_combout\) # 
-- (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[22]~37_combout\)))))
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[22]~53_combout\) # 
-- (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[22]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[22]~53_combout\,
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[22]~37_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X73_Y12_N28
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[23]~36_combout\ & (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[23]~52_combout\ & 
-- !\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[23]~36_combout\,
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[23]~52_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X73_Y12_N30
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X74_Y12_N0
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[27]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[27]~41_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & 
-- !\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[27]~41_combout\);

-- Location: LCCOMB_X73_Y12_N8
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[27]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[27]~57_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[21]~54_combout\) # 
-- ((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[21]~54_combout\,
	datac => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[27]~57_combout\);

-- Location: LCCOMB_X74_Y12_N16
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[26]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[26]~58_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[20]~55_combout\) # 
-- ((!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datad => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[20]~55_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[26]~58_combout\);

-- Location: LCCOMB_X74_Y12_N30
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[26]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[26]~42_combout\ = (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[26]~42_combout\);

-- Location: LCCOMB_X69_Y14_N10
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~33_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\RAM|Mux0~169_combout\ & (\Signed2BCD_RAM|Add0~4_combout\)) # 
-- (!\RAM|Mux0~169_combout\ & ((\RAM|Mux5~169_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \RAM|Mux0~169_combout\,
	datac => \Signed2BCD_RAM|Add0~4_combout\,
	datad => \RAM|Mux5~169_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~33_combout\);

-- Location: LCCOMB_X74_Y12_N2
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[25]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[25]~59_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~33_combout\) # 
-- ((!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datac => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~33_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[25]~59_combout\);

-- Location: LCCOMB_X73_Y8_N14
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~34_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & 
-- !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~34_combout\);

-- Location: LCCOMB_X74_Y12_N24
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~33_combout\) # (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~33_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~34_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\);

-- Location: LCCOMB_X74_Y12_N20
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[25]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[25]~43_combout\ = (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[25]~43_combout\);

-- Location: LCCOMB_X75_Y12_N20
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[25]~59_combout\) # (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[25]~43_combout\)))
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[25]~59_combout\) # (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[25]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[25]~59_combout\,
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[25]~43_combout\,
	datad => VCC,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X75_Y12_N22
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[26]~58_combout\) # 
-- (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[26]~42_combout\)))) # (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[26]~58_combout\ & 
-- (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[26]~42_combout\)))
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[26]~58_combout\ & (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[26]~42_combout\ & 
-- !\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[26]~58_combout\,
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[26]~42_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X75_Y12_N24
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[27]~41_combout\) # 
-- (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[27]~57_combout\)))) # (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[27]~41_combout\) # 
-- (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[27]~57_combout\)))))
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[27]~41_combout\) # 
-- (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[27]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[27]~41_combout\,
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[27]~57_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X74_Y12_N10
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[28]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[28]~56_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[22]~53_combout\) # 
-- ((!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[22]~53_combout\,
	datad => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[28]~56_combout\);

-- Location: LCCOMB_X74_Y12_N6
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[28]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[28]~40_combout\ = (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[28]~40_combout\);

-- Location: LCCOMB_X75_Y12_N26
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[28]~56_combout\ & (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[28]~40_combout\ & 
-- !\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[28]~56_combout\,
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[28]~40_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X75_Y12_N28
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X75_Y12_N10
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[33]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[33]~44_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & 
-- !\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[33]~44_combout\);

-- Location: LCCOMB_X74_Y12_N8
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[33]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[33]~60_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[27]~57_combout\) # 
-- ((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[27]~57_combout\,
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[33]~60_combout\);

-- Location: LCCOMB_X75_Y12_N12
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[32]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[32]~45_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & 
-- !\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[32]~45_combout\);

-- Location: LCCOMB_X74_Y12_N22
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[32]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[32]~61_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[26]~58_combout\) # 
-- ((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[26]~58_combout\,
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[32]~61_combout\);

-- Location: LCCOMB_X75_Y12_N30
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[31]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[31]~46_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & 
-- !\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[31]~46_combout\);

-- Location: LCCOMB_X75_Y12_N18
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[31]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[31]~62_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[25]~59_combout\) # 
-- ((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ & !\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[25]~59_combout\,
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	datac => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[31]~62_combout\);

-- Location: LCCOMB_X69_Y14_N8
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~35_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\RAM|Mux0~169_combout\ & ((\Signed2BCD_RAM|Add0~2_combout\))) # 
-- (!\RAM|Mux0~169_combout\ & (\RAM|Mux6~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \RAM|Mux6~169_combout\,
	datac => \RAM|Mux0~169_combout\,
	datad => \Signed2BCD_RAM|Add0~2_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~35_combout\);

-- Location: LCCOMB_X69_Y14_N12
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[48]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[48]~37_combout\ = (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\RAM|Mux0~169_combout\ & ((\Signed2BCD_RAM|Add0~2_combout\))) # 
-- (!\RAM|Mux0~169_combout\ & (\RAM|Mux6~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \RAM|Mux6~169_combout\,
	datac => \RAM|Mux0~169_combout\,
	datad => \Signed2BCD_RAM|Add0~2_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[48]~37_combout\);

-- Location: LCCOMB_X69_Y14_N14
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[48]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[48]~36_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\RAM|Mux0~169_combout\ & ((\Signed2BCD_RAM|Add0~2_combout\))) # 
-- (!\RAM|Mux0~169_combout\ & (\RAM|Mux6~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \RAM|Mux6~169_combout\,
	datac => \RAM|Mux0~169_combout\,
	datad => \Signed2BCD_RAM|Add0~2_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[48]~36_combout\);

-- Location: LCCOMB_X69_Y14_N4
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[48]~37_combout\) # (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[48]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[48]~37_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[48]~36_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X73_Y8_N28
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~38_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ & 
-- !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~38_combout\);

-- Location: LCCOMB_X73_Y8_N12
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~35_combout\) # (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~35_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~38_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\);

-- Location: LCCOMB_X74_Y12_N14
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[30]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[30]~47_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ & 
-- !\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	datad => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[30]~47_combout\);

-- Location: LCCOMB_X74_Y12_N4
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[30]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[30]~63_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~35_combout\) # 
-- ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ & !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~35_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[30]~63_combout\);

-- Location: LCCOMB_X75_Y12_N0
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ = CARRY((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[30]~47_combout\) # (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[30]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[30]~47_combout\,
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[30]~63_combout\,
	datad => VCC,
	cout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\);

-- Location: LCCOMB_X75_Y12_N2
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ = CARRY((!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[31]~46_combout\ & (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[31]~62_combout\ & 
-- !\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[31]~46_combout\,
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[31]~62_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\,
	cout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\);

-- Location: LCCOMB_X75_Y12_N4
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ = CARRY((!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ & 
-- ((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[32]~45_combout\) # (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[32]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[32]~45_combout\,
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[32]~61_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\,
	cout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\);

-- Location: LCCOMB_X75_Y12_N6
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[33]~44_combout\ & (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[33]~60_combout\ & 
-- !\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[33]~44_combout\,
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|StageOut[33]~60_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\,
	cout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X75_Y12_N8
\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X75_Y12_N16
\d1_RAM|decOut_n~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n~3_combout\ = (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \d1_RAM|decOut_n~3_combout\);

-- Location: LCCOMB_X72_Y12_N30
\d1_RAM|decOut_n[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[0]~1_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~57_combout\ & (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~56_combout\ & 
-- (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~40_combout\))) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~57_combout\ & (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~39_combout\ $ 
-- (((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~56_combout\) # (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~57_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~56_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~40_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~39_combout\,
	combout => \d1_RAM|decOut_n[0]~1_combout\);

-- Location: LCCOMB_X73_Y8_N26
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~54_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~33_combout\) # ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & 
-- !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~33_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~54_combout\);

-- Location: LCCOMB_X70_Y14_N30
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[53]~53_combout\) # 
-- (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[53]~30_combout\)))) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[53]~53_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[53]~30_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\);

-- Location: LCCOMB_X70_Y14_N8
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[52]~49_combout\) # 
-- (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[52]~24_combout\)))) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[52]~49_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[52]~24_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\);

-- Location: LCCOMB_X73_Y8_N16
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~35_combout\) # ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ & 
-- !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~35_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55_combout\);

-- Location: LCCOMB_X73_Y9_N28
\d1_RAM|decOut_n[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[0]~0_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\) # 
-- ((!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55_combout\ & !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~54_combout\)))) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\ & 
-- (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\ & (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55_combout\ & !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~54_combout\,
	combout => \d1_RAM|decOut_n[0]~0_combout\);

-- Location: LCCOMB_X73_Y9_N18
\d1_RAM|decOut_n[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[0]~2_combout\ = (\d1_RAM|decOut_n[0]~1_combout\ & (((\d1_RAM|decOut_n[0]~0_combout\)))) # (!\d1_RAM|decOut_n[0]~1_combout\ & (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~54_combout\ & 
-- (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1_RAM|decOut_n[0]~1_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~54_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\,
	datad => \d1_RAM|decOut_n[0]~0_combout\,
	combout => \d1_RAM|decOut_n[0]~2_combout\);

-- Location: LCCOMB_X70_Y14_N4
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[54]~29_combout\) # 
-- ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[54]~52_combout\)))) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[54]~29_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[54]~52_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\);

-- Location: LCCOMB_X74_Y13_N4
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[51]~50_combout\) # 
-- (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[51]~25_combout\)))) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[51]~50_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[51]~25_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\);

-- Location: LCCOMB_X73_Y9_N8
\d1_RAM|decOut_n[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[0]~4_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\ & 
-- (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\ & \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\)) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\ & 
-- (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\ & !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\)))) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\ & 
-- (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\,
	combout => \d1_RAM|decOut_n[0]~4_combout\);

-- Location: LCCOMB_X74_Y13_N26
\d1_RAM|decOut_n[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[6]~5_combout\ = (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~60_combout\ & (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~43_combout\ & 
-- ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\) # (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~59_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~60_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~43_combout\,
	combout => \d1_RAM|decOut_n[6]~5_combout\);

-- Location: LCCOMB_X73_Y9_N6
\d1_RAM|decOut_n[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[0]~6_combout\ = (\d1_RAM|decOut_n~3_combout\ & ((\d1_RAM|decOut_n[0]~4_combout\) # ((\d1_RAM|decOut_n[0]~2_combout\ & \d1_RAM|decOut_n[6]~5_combout\)))) # (!\d1_RAM|decOut_n~3_combout\ & (\d1_RAM|decOut_n[0]~2_combout\ & 
-- ((\d1_RAM|decOut_n[6]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1_RAM|decOut_n~3_combout\,
	datab => \d1_RAM|decOut_n[0]~2_combout\,
	datac => \d1_RAM|decOut_n[0]~4_combout\,
	datad => \d1_RAM|decOut_n[6]~5_combout\,
	combout => \d1_RAM|decOut_n[0]~6_combout\);

-- Location: LCCOMB_X70_Y14_N28
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[50]~26_combout\) # 
-- ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[50]~51_combout\)))) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[50]~26_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[50]~51_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\);

-- Location: LCCOMB_X72_Y13_N14
\d1_RAM|decOut_n[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[0]~10_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~57_combout\ & (((!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~58_combout\ & 
-- !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~41_combout\)))) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~57_combout\ & (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~39_combout\ $ 
-- (((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~58_combout\) # (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~57_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~39_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~58_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~41_combout\,
	combout => \d1_RAM|decOut_n[0]~10_combout\);

-- Location: LCCOMB_X73_Y9_N2
\d1_RAM|decOut_n[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[0]~11_combout\ = (\d1_RAM|decOut_n[0]~10_combout\) # ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\ & (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55_combout\ & 
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\,
	datab => \d1_RAM|decOut_n[0]~10_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~54_combout\,
	combout => \d1_RAM|decOut_n[0]~11_combout\);

-- Location: LCCOMB_X73_Y9_N24
\d1_RAM|decOut_n[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[0]~12_combout\ = (\d1_RAM|decOut_n[0]~1_combout\ & (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\ & \d1_RAM|decOut_n[0]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1_RAM|decOut_n[0]~1_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\,
	datad => \d1_RAM|decOut_n[0]~11_combout\,
	combout => \d1_RAM|decOut_n[0]~12_combout\);

-- Location: LCCOMB_X73_Y8_N10
\d1_RAM|decOut_n[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[0]~8_combout\ = (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~35_combout\ & (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~33_combout\ & 
-- (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~34_combout\ & !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~35_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~33_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~34_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~38_combout\,
	combout => \d1_RAM|decOut_n[0]~8_combout\);

-- Location: LCCOMB_X75_Y9_N24
\d1_RAM|decOut_n[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[0]~7_combout\ = (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\ & (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\ $ 
-- (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\,
	combout => \d1_RAM|decOut_n[0]~7_combout\);

-- Location: LCCOMB_X73_Y9_N4
\d1_RAM|decOut_n[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[0]~9_combout\ = (!\d1_RAM|decOut_n[0]~8_combout\ & (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\ & \d1_RAM|decOut_n[0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1_RAM|decOut_n[0]~8_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\,
	datad => \d1_RAM|decOut_n[0]~7_combout\,
	combout => \d1_RAM|decOut_n[0]~9_combout\);

-- Location: LCCOMB_X73_Y9_N30
\d1_RAM|decOut_n[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[0]~13_combout\ = (\d1_RAM|decOut_n[0]~6_combout\) # ((!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\ & ((\d1_RAM|decOut_n[0]~12_combout\) # (\d1_RAM|decOut_n[0]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1_RAM|decOut_n[0]~6_combout\,
	datab => \d1_RAM|decOut_n[0]~12_combout\,
	datac => \d1_RAM|decOut_n[0]~9_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\,
	combout => \d1_RAM|decOut_n[0]~13_combout\);

-- Location: LCCOMB_X74_Y9_N22
\d1_RAM|decOut_n[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[0]~18_combout\ = (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\ & ((!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~54_combout\) # 
-- (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~54_combout\,
	combout => \d1_RAM|decOut_n[0]~18_combout\);

-- Location: LCCOMB_X75_Y9_N6
\d1_RAM|decOut_n[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[1]~19_combout\ = (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\ & (!\d1_RAM|decOut_n[0]~1_combout\ & (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\ & 
-- \d1_RAM|decOut_n[0]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\,
	datab => \d1_RAM|decOut_n[0]~1_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\,
	datad => \d1_RAM|decOut_n[0]~18_combout\,
	combout => \d1_RAM|decOut_n[1]~19_combout\);

-- Location: LCCOMB_X75_Y9_N10
\d1_RAM|decOut_n[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[0]~15_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\ & (((!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\ & 
-- !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\)))) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\ & (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\ & 
-- (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\ & \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\,
	combout => \d1_RAM|decOut_n[0]~15_combout\);

-- Location: LCCOMB_X74_Y9_N24
\d1_RAM|decOut_n[6]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[6]~16_combout\ = (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\ & (((!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~54_combout\ & 
-- !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55_combout\)) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~54_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55_combout\,
	combout => \d1_RAM|decOut_n[6]~16_combout\);

-- Location: LCCOMB_X75_Y12_N14
\d1_RAM|decOut_n~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n~14_combout\ = (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\) # (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \d1_RAM|decOut_n~14_combout\);

-- Location: LCCOMB_X75_Y9_N4
\d1_RAM|decOut_n[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[1]~17_combout\ = (\d1_RAM|decOut_n~14_combout\ & ((\d1_RAM|decOut_n[0]~15_combout\) # ((\d1_RAM|decOut_n[6]~16_combout\ & \d1_RAM|decOut_n[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1_RAM|decOut_n[0]~15_combout\,
	datab => \d1_RAM|decOut_n[6]~16_combout\,
	datac => \d1_RAM|decOut_n[0]~7_combout\,
	datad => \d1_RAM|decOut_n~14_combout\,
	combout => \d1_RAM|decOut_n[1]~17_combout\);

-- Location: LCCOMB_X73_Y9_N10
\d1_RAM|decOut_n[1]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[1]~21_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\ & (((!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\)))) # 
-- (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\ & (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55_combout\ & (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\ & 
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~54_combout\,
	combout => \d1_RAM|decOut_n[1]~21_combout\);

-- Location: LCCOMB_X73_Y9_N0
\d1_RAM|decOut_n[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[1]~20_combout\ = (\d1_RAM|decOut_n[0]~10_combout\ & (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\) # 
-- (!\d1_RAM|decOut_n[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1_RAM|decOut_n[0]~8_combout\,
	datab => \d1_RAM|decOut_n[0]~10_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\,
	combout => \d1_RAM|decOut_n[1]~20_combout\);

-- Location: LCCOMB_X73_Y9_N16
\d1_RAM|decOut_n[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[1]~22_combout\ = (\d1_RAM|decOut_n[1]~20_combout\) # ((\d1_RAM|decOut_n[1]~21_combout\ & (!\d1_RAM|decOut_n[0]~10_combout\ & \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1_RAM|decOut_n[1]~21_combout\,
	datab => \d1_RAM|decOut_n[1]~20_combout\,
	datac => \d1_RAM|decOut_n[0]~10_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\,
	combout => \d1_RAM|decOut_n[1]~22_combout\);

-- Location: LCCOMB_X75_Y9_N16
\d1_RAM|decOut_n[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[1]~23_combout\ = (\d1_RAM|decOut_n[1]~19_combout\) # ((\d1_RAM|decOut_n[1]~17_combout\) # ((\d1_RAM|decOut_n[0]~1_combout\ & \d1_RAM|decOut_n[1]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1_RAM|decOut_n[1]~19_combout\,
	datab => \d1_RAM|decOut_n[0]~1_combout\,
	datac => \d1_RAM|decOut_n[1]~17_combout\,
	datad => \d1_RAM|decOut_n[1]~22_combout\,
	combout => \d1_RAM|decOut_n[1]~23_combout\);

-- Location: LCCOMB_X74_Y13_N12
\d1_RAM|decOut_n[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[0]~24_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\ & (((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~60_combout\) # 
-- (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~43_combout\)))) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\ & (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~59_combout\ & 
-- ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~60_combout\) # (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~59_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~60_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~43_combout\,
	combout => \d1_RAM|decOut_n[0]~24_combout\);

-- Location: LCCOMB_X75_Y9_N18
\d1_RAM|decOut_n[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[2]~25_combout\ = (\d1_RAM|decOut_n[0]~1_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\ & (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\ & 
-- \d1_RAM|decOut_n[0]~24_combout\)) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\ & (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\,
	datab => \d1_RAM|decOut_n[0]~1_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\,
	datad => \d1_RAM|decOut_n[0]~24_combout\,
	combout => \d1_RAM|decOut_n[2]~25_combout\);

-- Location: LCCOMB_X75_Y9_N12
\d1_RAM|decOut_n[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[2]~26_combout\ = (\d1_RAM|decOut_n[2]~25_combout\) # ((\d1_RAM|decOut_n[0]~7_combout\ & \d1_RAM|decOut_n[6]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \d1_RAM|decOut_n[2]~25_combout\,
	datac => \d1_RAM|decOut_n[0]~7_combout\,
	datad => \d1_RAM|decOut_n[6]~16_combout\,
	combout => \d1_RAM|decOut_n[2]~26_combout\);

-- Location: LCCOMB_X74_Y9_N28
\d1_RAM|decOut_n[2]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[2]~27_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\ & 
-- ((!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55_combout\) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~54_combout\))) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\ & 
-- (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~54_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55_combout\,
	combout => \d1_RAM|decOut_n[2]~27_combout\);

-- Location: LCCOMB_X75_Y9_N2
\d1_RAM|decOut_n[2]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[2]~28_combout\ = (\d1_RAM|decOut_n[2]~26_combout\ & ((\d1_RAM|decOut_n~14_combout\) # ((\d1_RAM|decOut_n[2]~27_combout\ & \d1_RAM|decOut_n[0]~7_combout\)))) # (!\d1_RAM|decOut_n[2]~26_combout\ & (\d1_RAM|decOut_n[2]~27_combout\ & 
-- (\d1_RAM|decOut_n[0]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1_RAM|decOut_n[2]~26_combout\,
	datab => \d1_RAM|decOut_n[2]~27_combout\,
	datac => \d1_RAM|decOut_n[0]~7_combout\,
	datad => \d1_RAM|decOut_n~14_combout\,
	combout => \d1_RAM|decOut_n[2]~28_combout\);

-- Location: LCCOMB_X73_Y9_N22
\d1_RAM|decOut_n[3]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[3]~31_combout\ = (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~33_combout\ & (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55_combout\ & 
-- (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~34_combout\ & !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~33_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~34_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\,
	combout => \d1_RAM|decOut_n[3]~31_combout\);

-- Location: LCCOMB_X73_Y9_N12
\d1_RAM|decOut_n[3]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[3]~32_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\ & (\d1_RAM|decOut_n[3]~31_combout\ & \d1_RAM|decOut_n[6]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\,
	datac => \d1_RAM|decOut_n[3]~31_combout\,
	datad => \d1_RAM|decOut_n[6]~5_combout\,
	combout => \d1_RAM|decOut_n[3]~32_combout\);

-- Location: LCCOMB_X73_Y9_N14
\d1_RAM|decOut_n[3]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[3]~29_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\ & (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\ & 
-- (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55_combout\ & \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\))) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\ & 
-- ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\ & (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55_combout\ & \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\)) # 
-- (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55_combout\) # (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\,
	combout => \d1_RAM|decOut_n[3]~29_combout\);

-- Location: LCCOMB_X73_Y9_N20
\d1_RAM|decOut_n[3]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[3]~30_combout\ = (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\ & (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\ $ 
-- (((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~54_combout\ & \d1_RAM|decOut_n[3]~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~54_combout\,
	datac => \d1_RAM|decOut_n[3]~29_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\,
	combout => \d1_RAM|decOut_n[3]~30_combout\);

-- Location: LCCOMB_X74_Y9_N18
\d1_RAM|decOut_n[6]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[6]~37_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~54_combout\) # 
-- (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\))) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55_combout\ & (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~54_combout\ & 
-- !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~54_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\,
	combout => \d1_RAM|decOut_n[6]~37_combout\);

-- Location: LCCOMB_X75_Y9_N0
\d1_RAM|decOut_n[6]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[6]~38_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\) # ((\d1_RAM|decOut_n[6]~37_combout\ & 
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\)))) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\ & (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\ & 
-- ((\d1_RAM|decOut_n[6]~37_combout\) # (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\,
	datab => \d1_RAM|decOut_n[6]~37_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\,
	combout => \d1_RAM|decOut_n[6]~38_combout\);

-- Location: LCCOMB_X74_Y9_N12
\d1_RAM|decOut_n[6]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[6]~39_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\ & ((\d1_RAM|decOut_n[6]~38_combout\ $ (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\)))) # 
-- (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\ & (\d1_RAM|decOut_n[6]~16_combout\ & ((!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\,
	datab => \d1_RAM|decOut_n[6]~16_combout\,
	datac => \d1_RAM|decOut_n[6]~38_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\,
	combout => \d1_RAM|decOut_n[6]~39_combout\);

-- Location: LCCOMB_X74_Y12_N28
\d1_RAM|decOut_n[3]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[3]~40_combout\ = (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \d1_RAM|decOut_n[3]~40_combout\);

-- Location: LCCOMB_X74_Y9_N10
\d1_RAM|decOut_n[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[3]~35_combout\ = (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\ & (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\ & 
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\,
	combout => \d1_RAM|decOut_n[3]~35_combout\);

-- Location: LCCOMB_X74_Y9_N20
\d1_RAM|decOut_n[3]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[3]~34_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\ & 
-- (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\ & \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55_combout\)) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\ & 
-- ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55_combout\) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\))))) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\ & 
-- (((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55_combout\,
	combout => \d1_RAM|decOut_n[3]~34_combout\);

-- Location: LCCOMB_X74_Y9_N4
\d1_RAM|decOut_n[3]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[3]~36_combout\ = (\d1_RAM|decOut_n[3]~35_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~54_combout\) # ((\d1_RAM|decOut_n[3]~34_combout\)))) # (!\d1_RAM|decOut_n[3]~35_combout\ & 
-- (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~54_combout\ & (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\ & !\d1_RAM|decOut_n[3]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1_RAM|decOut_n[3]~35_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~54_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\,
	datad => \d1_RAM|decOut_n[3]~34_combout\,
	combout => \d1_RAM|decOut_n[3]~36_combout\);

-- Location: LCCOMB_X74_Y9_N6
\d1_RAM|decOut_n[3]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[3]~33_combout\ = (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\ & (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\ & 
-- ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\,
	combout => \d1_RAM|decOut_n[3]~33_combout\);

-- Location: LCCOMB_X74_Y9_N26
\d1_RAM|decOut_n[3]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[3]~41_combout\ = (\d1_RAM|decOut_n[6]~39_combout\ & (\d1_RAM|decOut_n[3]~40_combout\)) # (!\d1_RAM|decOut_n[6]~39_combout\ & (((\d1_RAM|decOut_n[3]~36_combout\) # (\d1_RAM|decOut_n[3]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1_RAM|decOut_n[6]~39_combout\,
	datab => \d1_RAM|decOut_n[3]~40_combout\,
	datac => \d1_RAM|decOut_n[3]~36_combout\,
	datad => \d1_RAM|decOut_n[3]~33_combout\,
	combout => \d1_RAM|decOut_n[3]~41_combout\);

-- Location: LCCOMB_X73_Y9_N26
\d1_RAM|decOut_n[3]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[3]~42_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\ & ((\d1_RAM|decOut_n[3]~32_combout\) # ((\d1_RAM|decOut_n[3]~30_combout\)))) # 
-- (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\ & (((\d1_RAM|decOut_n[3]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1_RAM|decOut_n[3]~32_combout\,
	datab => \d1_RAM|decOut_n[3]~30_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\,
	datad => \d1_RAM|decOut_n[3]~41_combout\,
	combout => \d1_RAM|decOut_n[3]~42_combout\);

-- Location: LCCOMB_X74_Y12_N18
\d1_RAM|decOut_n[4]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[4]~43_combout\ = (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))) # (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- (\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)))) # (!\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (((\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Signed2BCD_RAM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \d1_RAM|decOut_n[4]~43_combout\);

-- Location: LCCOMB_X75_Y9_N30
\d1_RAM|decOut_n[5]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[5]~44_combout\ = (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\ & 
-- (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\ & !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\)) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\ & 
-- (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\ & \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\,
	combout => \d1_RAM|decOut_n[5]~44_combout\);

-- Location: LCCOMB_X75_Y9_N20
\d1_RAM|decOut_n[5]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[5]~45_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\ & (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\ & (!\d1_RAM|decOut_n[0]~18_combout\))) # 
-- (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\ & (((!\d1_RAM|decOut_n[6]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\,
	datab => \d1_RAM|decOut_n[0]~18_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\,
	datad => \d1_RAM|decOut_n[6]~16_combout\,
	combout => \d1_RAM|decOut_n[5]~45_combout\);

-- Location: LCCOMB_X75_Y9_N14
\d1_RAM|decOut_n[5]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[5]~46_combout\ = (\d1_RAM|decOut_n[5]~44_combout\ & (((\d1_RAM|decOut_n[5]~45_combout\ & !\d1_RAM|decOut_n[0]~1_combout\)) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\))) # 
-- (!\d1_RAM|decOut_n[5]~44_combout\ & (\d1_RAM|decOut_n[5]~45_combout\ & ((!\d1_RAM|decOut_n[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1_RAM|decOut_n[5]~44_combout\,
	datab => \d1_RAM|decOut_n[5]~45_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\,
	datad => \d1_RAM|decOut_n[0]~1_combout\,
	combout => \d1_RAM|decOut_n[5]~46_combout\);

-- Location: LCCOMB_X75_Y9_N28
\d1_RAM|decOut_n[5]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[5]~47_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\ & ((\d1_RAM|decOut_n[0]~1_combout\ & (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\ & 
-- \d1_RAM|decOut_n[0]~24_combout\)) # (!\d1_RAM|decOut_n[0]~1_combout\ & (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\)))) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\ & 
-- (((!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\,
	datab => \d1_RAM|decOut_n[0]~1_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\,
	datad => \d1_RAM|decOut_n[0]~24_combout\,
	combout => \d1_RAM|decOut_n[5]~47_combout\);

-- Location: LCCOMB_X75_Y9_N22
\d1_RAM|decOut_n[5]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[5]~48_combout\ = (\d1_RAM|decOut_n[5]~46_combout\) # ((\d1_RAM|decOut_n~3_combout\ & \d1_RAM|decOut_n[5]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \d1_RAM|decOut_n~3_combout\,
	datac => \d1_RAM|decOut_n[5]~46_combout\,
	datad => \d1_RAM|decOut_n[5]~47_combout\,
	combout => \d1_RAM|decOut_n[5]~48_combout\);

-- Location: LCCOMB_X74_Y9_N2
\d1_RAM|decOut_n[6]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[6]~52_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\ & (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\ & 
-- (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\))) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55_combout\ & 
-- (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\)) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55_combout\ & ((!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~55_combout\,
	combout => \d1_RAM|decOut_n[6]~52_combout\);

-- Location: LCCOMB_X74_Y9_N0
\d1_RAM|decOut_n[6]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[6]~53_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~54_combout\ & (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\ & 
-- (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\))) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~54_combout\ & (((\d1_RAM|decOut_n[6]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~54_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\,
	datad => \d1_RAM|decOut_n[6]~52_combout\,
	combout => \d1_RAM|decOut_n[6]~53_combout\);

-- Location: LCCOMB_X74_Y9_N14
\d1_RAM|decOut_n[6]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[6]~54_combout\ = ((!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\ & (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~33_combout\ & 
-- !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~34_combout\))) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~33_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~34_combout\,
	combout => \d1_RAM|decOut_n[6]~54_combout\);

-- Location: LCCOMB_X74_Y9_N8
\d1_RAM|decOut_n[6]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[6]~55_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\ & (\d1_RAM|decOut_n[6]~53_combout\)) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\ & 
-- (((\d1_RAM|decOut_n[6]~54_combout\ & !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\,
	datab => \d1_RAM|decOut_n[6]~53_combout\,
	datac => \d1_RAM|decOut_n[6]~54_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\,
	combout => \d1_RAM|decOut_n[6]~55_combout\);

-- Location: LCCOMB_X75_Y9_N8
\d1_RAM|decOut_n[6]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[6]~49_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\ & (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\ & 
-- (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\ & \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~46_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~45_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\,
	combout => \d1_RAM|decOut_n[6]~49_combout\);

-- Location: LCCOMB_X75_Y9_N26
\d1_RAM|decOut_n[6]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[6]~50_combout\ = (\d1_RAM|decOut_n[6]~49_combout\) # ((!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\ & (!\d1_RAM|decOut_n[0]~18_combout\ & !\d1_RAM|decOut_n[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout\,
	datab => \d1_RAM|decOut_n[0]~18_combout\,
	datac => \d1_RAM|decOut_n[6]~49_combout\,
	datad => \d1_RAM|decOut_n[0]~1_combout\,
	combout => \d1_RAM|decOut_n[6]~50_combout\);

-- Location: LCCOMB_X74_Y9_N16
\d1_RAM|decOut_n[6]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[6]~51_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\ & (((\d1_RAM|decOut_n[6]~50_combout\)))) # (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\ & 
-- (\d1_RAM|decOut_n[6]~39_combout\ & (!\d1_RAM|decOut_n[3]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1_RAM|decOut_n[6]~39_combout\,
	datab => \d1_RAM|decOut_n[3]~40_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\,
	datad => \d1_RAM|decOut_n[6]~50_combout\,
	combout => \d1_RAM|decOut_n[6]~51_combout\);

-- Location: LCCOMB_X74_Y9_N30
\d1_RAM|decOut_n[6]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_RAM|decOut_n[6]~56_combout\ = (\d1_RAM|decOut_n[6]~51_combout\) # ((!\d1_RAM|decOut_n[6]~39_combout\ & (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\ & \d1_RAM|decOut_n[6]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1_RAM|decOut_n[6]~39_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~32_combout\,
	datac => \d1_RAM|decOut_n[6]~55_combout\,
	datad => \d1_RAM|decOut_n[6]~51_combout\,
	combout => \d1_RAM|decOut_n[6]~56_combout\);

-- Location: LCCOMB_X72_Y13_N0
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~57_combout\) # (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~39_combout\)))
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~57_combout\) # (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~57_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~39_combout\,
	datad => VCC,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X72_Y13_N2
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~41_combout\) # 
-- (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~58_combout\)))) # (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~41_combout\ & 
-- (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~58_combout\)))
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~41_combout\ & (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~58_combout\ & 
-- !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~41_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~58_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X72_Y13_N4
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~56_combout\) # 
-- (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~40_combout\)))) # (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~56_combout\) # 
-- (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~40_combout\)))))
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~56_combout\) # 
-- (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~56_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~40_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X72_Y13_N6
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X73_Y13_N10
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[27]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[27]~70_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~56_combout\) # 
-- ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[63]~56_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[27]~70_combout\);

-- Location: LCCOMB_X73_Y13_N8
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[27]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[27]~44_combout\ = (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[27]~44_combout\);

-- Location: LCCOMB_X73_Y13_N6
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[26]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[26]~45_combout\ = (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[26]~45_combout\);

-- Location: LCCOMB_X72_Y13_N24
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[26]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[26]~71_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~58_combout\) # 
-- ((!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[62]~58_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[26]~71_combout\);

-- Location: LCCOMB_X73_Y13_N20
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[25]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[25]~46_combout\ = (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[25]~46_combout\);

-- Location: LCCOMB_X72_Y13_N30
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[25]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[25]~72_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~57_combout\) # 
-- ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[61]~57_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[25]~72_combout\);

-- Location: LCCOMB_X74_Y13_N22
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[24]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[24]~73_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~59_combout\) # 
-- ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~59_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[24]~73_combout\);

-- Location: LCCOMB_X74_Y13_N16
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~59_combout\) # (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~59_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X74_Y13_N18
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[24]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[24]~47_combout\ = (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[24]~47_combout\);

-- Location: LCCOMB_X73_Y13_N22
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[24]~73_combout\) # (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[24]~47_combout\)))
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[24]~73_combout\) # (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[24]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[24]~73_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[24]~47_combout\,
	datad => VCC,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X73_Y13_N24
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[25]~46_combout\) # 
-- (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[25]~72_combout\)))) # (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[25]~46_combout\ & 
-- (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[25]~72_combout\)))
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[25]~46_combout\ & (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[25]~72_combout\ & 
-- !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[25]~46_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[25]~72_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X73_Y13_N26
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[26]~45_combout\) # 
-- (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[26]~71_combout\)))) # (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[26]~45_combout\) # 
-- (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[26]~71_combout\)))))
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[26]~45_combout\) # 
-- (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[26]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[26]~45_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[26]~71_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X73_Y13_N28
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[27]~70_combout\) # 
-- (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[27]~44_combout\)))) # (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[27]~70_combout\ & 
-- (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[27]~44_combout\)))
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[27]~70_combout\ & (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[27]~44_combout\ & 
-- !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[27]~70_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[27]~44_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X73_Y13_N30
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X73_Y13_N12
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[36]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[36]~74_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[27]~70_combout\) # 
-- ((!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[27]~70_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[36]~74_combout\);

-- Location: LCCOMB_X74_Y10_N24
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[36]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[36]~48_combout\ = (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[36]~48_combout\);

-- Location: LCCOMB_X73_Y13_N14
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[35]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[35]~75_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[26]~71_combout\) # 
-- ((!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[26]~71_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[35]~75_combout\);

-- Location: LCCOMB_X74_Y10_N14
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[35]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[35]~49_combout\ = (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[35]~49_combout\);

-- Location: LCCOMB_X73_Y13_N16
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[34]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[34]~76_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[25]~72_combout\) # 
-- ((!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[25]~72_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[34]~76_combout\);

-- Location: LCCOMB_X74_Y10_N20
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[34]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[34]~50_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & 
-- !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[34]~50_combout\);

-- Location: LCCOMB_X74_Y13_N8
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[33]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[33]~77_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[24]~73_combout\) # 
-- ((!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[24]~73_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[33]~77_combout\);

-- Location: LCCOMB_X74_Y10_N18
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[33]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[33]~51_combout\ = (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[33]~51_combout\);

-- Location: LCCOMB_X74_Y13_N2
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~60_combout\) # (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~43_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~60_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~43_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X74_Y10_N12
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[32]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[32]~52_combout\ = (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[32]~52_combout\);

-- Location: LCCOMB_X74_Y13_N14
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[32]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[32]~78_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~60_combout\) # 
-- ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[59]~60_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[32]~78_combout\);

-- Location: LCCOMB_X74_Y10_N0
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[32]~52_combout\) # (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[32]~78_combout\)))
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[32]~52_combout\) # (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[32]~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[32]~52_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[32]~78_combout\,
	datad => VCC,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X74_Y10_N2
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[33]~77_combout\) # 
-- (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[33]~51_combout\)))) # (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[33]~77_combout\ & 
-- (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[33]~51_combout\)))
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[33]~77_combout\ & (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[33]~51_combout\ & 
-- !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[33]~77_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[33]~51_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X74_Y10_N4
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[34]~76_combout\) # 
-- (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[34]~50_combout\)))) # (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[34]~76_combout\) # 
-- (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[34]~50_combout\)))))
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[34]~76_combout\) # 
-- (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[34]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[34]~76_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[34]~50_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X74_Y10_N6
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[35]~75_combout\) # 
-- (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[35]~49_combout\)))) # (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[35]~75_combout\ & 
-- (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[35]~49_combout\)))
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[35]~75_combout\ & (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[35]~49_combout\ & 
-- !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[35]~75_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[35]~49_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X74_Y10_N8
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[36]~74_combout\) # 
-- (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[36]~48_combout\))))) # (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[36]~74_combout\) # 
-- ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[36]~48_combout\) # (GND))))
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[36]~74_combout\) # ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[36]~48_combout\) # 
-- (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[36]~74_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[36]~48_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X74_Y10_N10
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X74_Y7_N4
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[45]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[45]~53_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[45]~53_combout\);

-- Location: LCCOMB_X74_Y10_N30
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[45]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[45]~79_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[36]~74_combout\) # 
-- ((!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[36]~74_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[45]~79_combout\);

-- Location: LCCOMB_X74_Y7_N6
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[44]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[44]~54_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & 
-- !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[44]~54_combout\);

-- Location: LCCOMB_X74_Y10_N16
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[44]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[44]~80_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[35]~75_combout\) # 
-- ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[35]~75_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[44]~80_combout\);

-- Location: LCCOMB_X74_Y7_N12
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[43]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[43]~55_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & 
-- !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[43]~55_combout\);

-- Location: LCCOMB_X74_Y10_N22
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[43]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[43]~81_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[34]~76_combout\) # 
-- ((!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[34]~76_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[43]~81_combout\);

-- Location: LCCOMB_X74_Y10_N28
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[42]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[42]~82_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[33]~77_combout\) # 
-- ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[33]~77_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[42]~82_combout\);

-- Location: LCCOMB_X74_Y7_N2
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[42]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[42]~56_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & 
-- !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[42]~56_combout\);

-- Location: LCCOMB_X73_Y8_N8
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[41]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[41]~57_combout\ = (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[41]~57_combout\);

-- Location: LCCOMB_X74_Y10_N26
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[41]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[41]~83_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[32]~78_combout\) # 
-- ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ & !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[32]~78_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[41]~83_combout\);

-- Location: LCCOMB_X73_Y8_N6
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[40]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[40]~84_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~33_combout\) # 
-- ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~33_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[40]~84_combout\);

-- Location: LCCOMB_X73_Y8_N22
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~34_combout\) # (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~34_combout\,
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[58]~33_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\);

-- Location: LCCOMB_X73_Y8_N30
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[40]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[40]~58_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ & 
-- !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[40]~58_combout\);

-- Location: LCCOMB_X74_Y7_N14
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[40]~84_combout\) # (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[40]~58_combout\)))
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[40]~84_combout\) # (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[40]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[40]~84_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[40]~58_combout\,
	datad => VCC,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X74_Y7_N16
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[41]~57_combout\) # 
-- (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[41]~83_combout\)))) # (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[41]~57_combout\ & 
-- (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[41]~83_combout\)))
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[41]~57_combout\ & (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[41]~83_combout\ & 
-- !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[41]~57_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[41]~83_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X74_Y7_N18
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[42]~82_combout\) # 
-- (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[42]~56_combout\)))) # (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[42]~82_combout\) # 
-- (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[42]~56_combout\)))))
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[42]~82_combout\) # 
-- (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[42]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[42]~82_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[42]~56_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X74_Y7_N20
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[43]~55_combout\) # 
-- (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[43]~81_combout\)))) # (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[43]~55_combout\ & 
-- (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[43]~81_combout\)))
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[43]~55_combout\ & (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[43]~81_combout\ & 
-- !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[43]~55_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[43]~81_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X74_Y7_N22
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[44]~54_combout\) # 
-- (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[44]~80_combout\))))) # (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[44]~54_combout\) # 
-- ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[44]~80_combout\) # (GND))))
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[44]~54_combout\) # ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[44]~80_combout\) # 
-- (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[44]~54_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[44]~80_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X74_Y7_N24
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[45]~53_combout\) # 
-- (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[45]~79_combout\)))) # (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[45]~53_combout\ & 
-- (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[45]~79_combout\)))
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[45]~53_combout\ & (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[45]~79_combout\ & 
-- !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[45]~53_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[45]~79_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X74_Y7_N26
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X73_Y7_N0
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[54]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[54]~62_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & 
-- !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[54]~62_combout\);

-- Location: LCCOMB_X74_Y7_N10
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[54]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[54]~88_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[45]~79_combout\) # 
-- ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[45]~79_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[54]~88_combout\);

-- Location: LCCOMB_X73_Y7_N6
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[53]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[53]~63_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[53]~63_combout\);

-- Location: LCCOMB_X74_Y7_N8
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[53]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[53]~89_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[44]~80_combout\) # 
-- ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[44]~80_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[53]~89_combout\);

-- Location: LCCOMB_X74_Y7_N28
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[52]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[52]~90_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[43]~81_combout\) # 
-- ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[43]~81_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[52]~90_combout\);

-- Location: LCCOMB_X74_Y7_N0
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[52]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[52]~64_combout\ = (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[52]~64_combout\);

-- Location: LCCOMB_X74_Y7_N30
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[51]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[51]~91_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[42]~82_combout\) # 
-- ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[42]~82_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[51]~91_combout\);

-- Location: LCCOMB_X73_Y7_N4
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[51]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[51]~65_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & 
-- !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[51]~65_combout\);

-- Location: LCCOMB_X73_Y8_N0
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[50]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[50]~85_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[41]~83_combout\) # 
-- ((!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[41]~83_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[50]~85_combout\);

-- Location: LCCOMB_X73_Y7_N24
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[50]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[50]~59_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & 
-- !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[50]~59_combout\);

-- Location: LCCOMB_X73_Y7_N26
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[49]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[49]~60_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & 
-- !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[49]~60_combout\);

-- Location: LCCOMB_X73_Y8_N18
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[49]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[49]~86_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[40]~84_combout\) # 
-- ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ & !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[40]~84_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[49]~86_combout\);

-- Location: LCCOMB_X73_Y8_N20
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~35_combout\) # (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~35_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~38_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X73_Y8_N4
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[48]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[48]~61_combout\ = (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[48]~61_combout\);

-- Location: LCCOMB_X73_Y8_N24
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[48]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[48]~87_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~35_combout\) # 
-- ((\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ & !\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[57]~35_combout\,
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[48]~87_combout\);

-- Location: LCCOMB_X73_Y7_N8
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[48]~61_combout\) # (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[48]~87_combout\)))
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[48]~61_combout\) # (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[48]~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[48]~61_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[48]~87_combout\,
	datad => VCC,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X73_Y7_N10
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[49]~60_combout\) # 
-- (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[49]~86_combout\)))) # (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[49]~60_combout\ & 
-- (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[49]~86_combout\)))
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[49]~60_combout\ & (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[49]~86_combout\ & 
-- !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[49]~60_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[49]~86_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X73_Y7_N12
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[50]~85_combout\) # 
-- (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[50]~59_combout\)))) # (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[50]~85_combout\) # 
-- (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[50]~59_combout\)))))
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[50]~85_combout\) # 
-- (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[50]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[50]~85_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[50]~59_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X73_Y7_N14
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[51]~91_combout\ & (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[51]~65_combout\ & 
-- !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[51]~91_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[51]~65_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X73_Y7_N16
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ = CARRY((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[52]~90_combout\) # ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[52]~64_combout\) # 
-- (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[52]~90_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[52]~64_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	cout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\);

-- Location: LCCOMB_X73_Y7_N18
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ = CARRY((!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[53]~63_combout\ & (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[53]~89_combout\ & 
-- !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[53]~63_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[53]~89_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\,
	cout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\);

-- Location: LCCOMB_X73_Y7_N20
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ = CARRY((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[54]~62_combout\) # ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[54]~88_combout\) # 
-- (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[54]~62_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[54]~88_combout\,
	datad => VCC,
	cin => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\,
	cout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\);

-- Location: LCCOMB_X73_Y7_N22
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X73_Y7_N28
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[57]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[48]~61_combout\) # 
-- (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[48]~87_combout\)))) # (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[48]~61_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[48]~87_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\);

-- Location: LCCOMB_X73_Y7_N2
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[59]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[50]~59_combout\) # 
-- ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[50]~85_combout\)))) # (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[50]~59_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[50]~85_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\);

-- Location: LCCOMB_X73_Y7_N30
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[58]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[49]~60_combout\) # 
-- ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[49]~86_combout\)))) # (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[49]~60_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[49]~86_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\);

-- Location: LCCOMB_X73_Y11_N28
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[56]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[56]~48_combout\ = (!\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \RAM|Mux7~169_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \RAM|Mux7~169_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[56]~48_combout\);

-- Location: LCCOMB_X73_Y11_N18
\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[56]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[56]~47_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \RAM|Mux7~169_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \RAM|Mux7~169_combout\,
	combout => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[56]~47_combout\);

-- Location: LCCOMB_X73_Y11_N12
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[56]~48_combout\) # (\Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[56]~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[56]~48_combout\,
	datad => \Signed2BCD_RAM|Mod0|auto_generated|divider|divider|StageOut[56]~47_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X73_Y11_N2
\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[56]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\RAM|Mux7~169_combout\)) # 
-- (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \RAM|Mux7~169_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	combout => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\);

-- Location: LCCOMB_X79_Y4_N12
\d0_RAM|decOut_n[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d0_RAM|decOut_n[0]~0_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\ & (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\ & 
-- (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\ $ (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\)))) # (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\ & 
-- (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\ & (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\ $ (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\,
	combout => \d0_RAM|decOut_n[0]~0_combout\);

-- Location: LCCOMB_X79_Y4_N18
\d0_RAM|decOut_n[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d0_RAM|decOut_n[1]~1_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\ & ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\ & 
-- (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\)) # (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\ & ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\))))) # 
-- (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\ & (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\ & (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\ $ 
-- (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\,
	combout => \d0_RAM|decOut_n[1]~1_combout\);

-- Location: LCCOMB_X79_Y4_N20
\d0_RAM|decOut_n[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d0_RAM|decOut_n[2]~2_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\ & (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\ & 
-- ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\) # (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\)))) # (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\ & 
-- (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\ & (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\ & !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\,
	combout => \d0_RAM|decOut_n[2]~2_combout\);

-- Location: LCCOMB_X79_Y4_N22
\d0_RAM|decOut_n[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d0_RAM|decOut_n[3]~3_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\ & ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\ & 
-- ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\))) # (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\ & (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\ & 
-- !\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\)))) # (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\ & (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\ & 
-- (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\ $ (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\,
	combout => \d0_RAM|decOut_n[3]~3_combout\);

-- Location: LCCOMB_X79_Y4_N24
\d0_RAM|decOut_n[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d0_RAM|decOut_n[4]~4_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\ & (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\ & 
-- ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\)))) # (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\ & ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\ & 
-- (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\)) # (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\ & ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\,
	combout => \d0_RAM|decOut_n[4]~4_combout\);

-- Location: LCCOMB_X79_Y4_N30
\d0_RAM|decOut_n[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d0_RAM|decOut_n[5]~5_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\ & (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\ & 
-- ((\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\) # (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\)))) # (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\ & 
-- (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\ & (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\ $ (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\,
	combout => \d0_RAM|decOut_n[5]~5_combout\);

-- Location: LCCOMB_X79_Y4_N28
\d0_RAM|decOut_n[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \d0_RAM|decOut_n[6]~6_combout\ = (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\ & (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\ & 
-- (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\ $ (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\)))) # (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\ & 
-- (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\ & (\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\ $ (!\Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\,
	datab => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\,
	datac => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\,
	datad => \Signed2BCD_RAM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\,
	combout => \d0_RAM|decOut_n[6]~6_combout\);

-- Location: LCCOMB_X81_Y22_N16
\ROM|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux0~2_combout\ = (\Counter|s_count\(3)) # ((\Counter|s_count\(2)) # ((\Counter|s_count\(1) & \Counter|s_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(1),
	datac => \Counter|s_count\(2),
	datad => \Counter|s_count\(0),
	combout => \ROM|Mux0~2_combout\);

-- Location: LCCOMB_X81_Y22_N18
\ROM|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux0~3_combout\ = (\Counter|s_count\(3) & ((\Counter|s_count\(2)) # ((\Counter|s_count\(1) & \Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(1),
	datac => \Counter|s_count\(2),
	datad => \Counter|s_count\(0),
	combout => \ROM|Mux0~3_combout\);

-- Location: LCCOMB_X81_Y22_N28
\ROM|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux0~4_combout\ = (\Counter|s_count\(4) & ((\Counter|s_count\(7) & (\ROM|Mux0~2_combout\)) # (!\Counter|s_count\(7) & ((\ROM|Mux0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \ROM|Mux0~2_combout\,
	datac => \Counter|s_count\(4),
	datad => \ROM|Mux0~3_combout\,
	combout => \ROM|Mux0~4_combout\);

-- Location: LCCOMB_X81_Y22_N0
\ROM|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux0~0_combout\ = (\Counter|s_count\(3) & ((\Counter|s_count\(7)) # ((\Counter|s_count\(1) & \Counter|s_count\(2))))) # (!\Counter|s_count\(3) & (\Counter|s_count\(1) & (\Counter|s_count\(2) & \Counter|s_count\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(1),
	datac => \Counter|s_count\(2),
	datad => \Counter|s_count\(7),
	combout => \ROM|Mux0~0_combout\);

-- Location: LCCOMB_X81_Y22_N10
\ROM|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux0~1_combout\ = (!\Counter|s_count\(6) & (!\Counter|s_count\(5) & ((!\ROM|Mux0~0_combout\) # (!\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(4),
	datac => \Counter|s_count\(5),
	datad => \ROM|Mux0~0_combout\,
	combout => \ROM|Mux0~1_combout\);

-- Location: LCCOMB_X81_Y22_N2
\ROM|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux0~5_combout\ = (\ROM|Mux0~1_combout\) # ((\Counter|s_count\(6) & ((\ROM|Mux0~4_combout\) # (\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \ROM|Mux0~4_combout\,
	datac => \Counter|s_count\(5),
	datad => \ROM|Mux0~1_combout\,
	combout => \ROM|Mux0~5_combout\);

-- Location: LCCOMB_X79_Y20_N10
\d2_ROM|decOut_n[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d2_ROM|decOut_n[0]~3_combout\ = (\Counter|s_count\(7) & (\Counter|s_count\(3) & ((\Counter|s_count\(6)) # (\Counter|s_count\(2))))) # (!\Counter|s_count\(7) & ((\Counter|s_count\(3)) # ((\Counter|s_count\(6) & \Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \Counter|s_count\(6),
	datac => \Counter|s_count\(3),
	datad => \Counter|s_count\(2),
	combout => \d2_ROM|decOut_n[0]~3_combout\);

-- Location: LCCOMB_X79_Y20_N12
\d2_ROM|decOut_n[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d2_ROM|decOut_n[0]~4_combout\ = (!\d2_ROM|decOut_n[0]~3_combout\ & ((\Counter|s_count\(7) & (\Counter|s_count\(4) & \Counter|s_count\(5))) # (!\Counter|s_count\(7) & ((\Counter|s_count\(4)) # (\Counter|s_count\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \Counter|s_count\(4),
	datac => \Counter|s_count\(5),
	datad => \d2_ROM|decOut_n[0]~3_combout\,
	combout => \d2_ROM|decOut_n[0]~4_combout\);

-- Location: LCCOMB_X79_Y20_N20
\d2_ROM|decOut_n[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d2_ROM|decOut_n[0]~0_combout\ = (\Counter|s_count\(6) & (\Counter|s_count\(2) $ (((!\Counter|s_count\(7) & !\Counter|s_count\(3)))))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(7) & (\Counter|s_count\(3) & !\Counter|s_count\(2))) # 
-- (!\Counter|s_count\(7) & (!\Counter|s_count\(3) & \Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \Counter|s_count\(6),
	datac => \Counter|s_count\(3),
	datad => \Counter|s_count\(2),
	combout => \d2_ROM|decOut_n[0]~0_combout\);

-- Location: LCCOMB_X79_Y20_N4
\d2_ROM|decOut_n[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d2_ROM|decOut_n[0]~2_combout\ = (\Counter|s_count\(1) & \d2_ROM|decOut_n[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datad => \d2_ROM|decOut_n[0]~0_combout\,
	combout => \d2_ROM|decOut_n[0]~2_combout\);

-- Location: LCCOMB_X79_Y20_N22
\d2_ROM|decOut_n[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d2_ROM|decOut_n[0]~5_combout\ = (\d2_ROM|decOut_n[0]~3_combout\ & (((!\Counter|s_count\(4) & \Counter|s_count\(5))) # (!\Counter|s_count\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \Counter|s_count\(4),
	datac => \Counter|s_count\(5),
	datad => \d2_ROM|decOut_n[0]~3_combout\,
	combout => \d2_ROM|decOut_n[0]~5_combout\);

-- Location: LCCOMB_X79_Y20_N2
\d2_ROM|decOut_n[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d2_ROM|decOut_n[0]~1_combout\ = (\Counter|s_count\(1) & ((\Counter|s_count\(0)) # (!\d2_ROM|decOut_n[0]~0_combout\))) # (!\Counter|s_count\(1) & ((\d2_ROM|decOut_n[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(1),
	datab => \Counter|s_count\(0),
	datad => \d2_ROM|decOut_n[0]~0_combout\,
	combout => \d2_ROM|decOut_n[0]~1_combout\);

-- Location: LCCOMB_X79_Y20_N28
\d2_ROM|decOut_n[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \d2_ROM|decOut_n[0]~6_combout\ = (\d2_ROM|decOut_n[0]~4_combout\ & (\d2_ROM|decOut_n[0]~2_combout\ & ((\d2_ROM|decOut_n[0]~1_combout\) # (!\d2_ROM|decOut_n[0]~5_combout\)))) # (!\d2_ROM|decOut_n[0]~4_combout\ & (\d2_ROM|decOut_n[0]~5_combout\ $ 
-- (((\d2_ROM|decOut_n[0]~2_combout\ & \d2_ROM|decOut_n[0]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d2_ROM|decOut_n[0]~4_combout\,
	datab => \d2_ROM|decOut_n[0]~2_combout\,
	datac => \d2_ROM|decOut_n[0]~5_combout\,
	datad => \d2_ROM|decOut_n[0]~1_combout\,
	combout => \d2_ROM|decOut_n[0]~6_combout\);

-- Location: LCCOMB_X80_Y24_N8
\ROM|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux2~0_combout\ = (\Counter|s_count\(4) & \Counter|s_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datac => \Counter|s_count\(5),
	combout => \ROM|Mux2~0_combout\);

-- Location: LCCOMB_X79_Y20_N18
\d2_ROM|decOut_n[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \d2_ROM|decOut_n[0]~7_combout\ = (\d2_ROM|decOut_n[0]~4_combout\ & (!\d2_ROM|decOut_n[0]~5_combout\ & ((!\d2_ROM|decOut_n[0]~1_combout\) # (!\d2_ROM|decOut_n[0]~2_combout\)))) # (!\d2_ROM|decOut_n[0]~4_combout\ & (\d2_ROM|decOut_n[0]~5_combout\ & 
-- ((\d2_ROM|decOut_n[0]~2_combout\) # (\d2_ROM|decOut_n[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d2_ROM|decOut_n[0]~4_combout\,
	datab => \d2_ROM|decOut_n[0]~2_combout\,
	datac => \d2_ROM|decOut_n[0]~5_combout\,
	datad => \d2_ROM|decOut_n[0]~1_combout\,
	combout => \d2_ROM|decOut_n[0]~7_combout\);

-- Location: LCCOMB_X79_Y20_N24
\d2_ROM|decOut_n[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \d2_ROM|decOut_n[0]~8_combout\ = (\Counter|s_count\(7) & (((\d2_ROM|decOut_n[0]~7_combout\)))) # (!\Counter|s_count\(7) & ((\d2_ROM|decOut_n[0]~6_combout\ & (\ROM|Mux2~0_combout\)) # (!\d2_ROM|decOut_n[0]~6_combout\ & 
-- ((!\d2_ROM|decOut_n[0]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \d2_ROM|decOut_n[0]~6_combout\,
	datac => \ROM|Mux2~0_combout\,
	datad => \d2_ROM|decOut_n[0]~7_combout\,
	combout => \d2_ROM|decOut_n[0]~8_combout\);

-- Location: LCCOMB_X80_Y24_N26
\ROM|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux1~3_combout\ = (\Counter|s_count\(2) & ((\Counter|s_count\(5) & ((\Counter|s_count\(1)) # (\Counter|s_count\(0)))) # (!\Counter|s_count\(5) & (\Counter|s_count\(1) & \Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(1),
	datac => \Counter|s_count\(0),
	datad => \Counter|s_count\(2),
	combout => \ROM|Mux1~3_combout\);

-- Location: LCCOMB_X80_Y24_N28
\ROM|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux1~4_combout\ = (\Counter|s_count\(1) & (\Counter|s_count\(2) & ((\Counter|s_count\(5)) # (\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(1),
	datac => \Counter|s_count\(0),
	datad => \Counter|s_count\(2),
	combout => \ROM|Mux1~4_combout\);

-- Location: LCCOMB_X80_Y24_N30
\ROM|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux1~5_combout\ = (\Counter|s_count\(3) & ((\ROM|Mux1~3_combout\) # ((\Counter|s_count\(7))))) # (!\Counter|s_count\(3) & (((\Counter|s_count\(7) & \ROM|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux1~3_combout\,
	datab => \Counter|s_count\(3),
	datac => \Counter|s_count\(7),
	datad => \ROM|Mux1~4_combout\,
	combout => \ROM|Mux1~5_combout\);

-- Location: LCCOMB_X81_Y22_N24
\ROM|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux1~2_combout\ = (\Counter|s_count\(5)) # (!\ROM|Mux0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter|s_count\(5),
	datad => \ROM|Mux0~0_combout\,
	combout => \ROM|Mux1~2_combout\);

-- Location: LCCOMB_X81_Y22_N14
\ROM|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux1~6_combout\ = (\Counter|s_count\(6) & (\Counter|s_count\(4))) # (!\Counter|s_count\(6) & ((\Counter|s_count\(4) & ((\ROM|Mux1~2_combout\))) # (!\Counter|s_count\(4) & (\ROM|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \Counter|s_count\(4),
	datac => \ROM|Mux1~5_combout\,
	datad => \ROM|Mux1~2_combout\,
	combout => \ROM|Mux1~6_combout\);

-- Location: LCCOMB_X81_Y22_N12
\ROM|Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux1~7_combout\ = (!\Counter|s_count\(5) & ((\Counter|s_count\(7) & (\ROM|Mux0~2_combout\)) # (!\Counter|s_count\(7) & ((\ROM|Mux0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \ROM|Mux0~2_combout\,
	datac => \Counter|s_count\(5),
	datad => \ROM|Mux0~3_combout\,
	combout => \ROM|Mux1~7_combout\);

-- Location: LCCOMB_X81_Y22_N26
\ROM|Mux1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux1~8_combout\ = (\Counter|s_count\(5) & (\Counter|s_count\(1) & (\Counter|s_count\(2) & \Counter|s_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(1),
	datac => \Counter|s_count\(2),
	datad => \Counter|s_count\(0),
	combout => \ROM|Mux1~8_combout\);

-- Location: LCCOMB_X81_Y22_N8
\ROM|Mux1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux1~9_combout\ = (\ROM|Mux1~7_combout\) # ((\Counter|s_count\(3) & (\ROM|Mux1~8_combout\ & \Counter|s_count\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \ROM|Mux1~7_combout\,
	datac => \ROM|Mux1~8_combout\,
	datad => \Counter|s_count\(7),
	combout => \ROM|Mux1~9_combout\);

-- Location: LCCOMB_X81_Y22_N20
\ROM|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux1~0_combout\ = (\Counter|s_count\(2)) # ((\Counter|s_count\(5) & \Counter|s_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datac => \Counter|s_count\(2),
	datad => \Counter|s_count\(1),
	combout => \ROM|Mux1~0_combout\);

-- Location: LCCOMB_X81_Y22_N6
\ROM|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux1~1_combout\ = (\Counter|s_count\(7) & ((\ROM|Mux1~0_combout\) # (\Counter|s_count\(3)))) # (!\Counter|s_count\(7) & (\ROM|Mux1~0_combout\ & \Counter|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \ROM|Mux1~0_combout\,
	datad => \Counter|s_count\(3),
	combout => \ROM|Mux1~1_combout\);

-- Location: LCCOMB_X81_Y22_N30
\ROM|Mux1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux1~10_combout\ = (\Counter|s_count\(6) & ((\ROM|Mux1~6_combout\ & (\ROM|Mux1~9_combout\)) # (!\ROM|Mux1~6_combout\ & ((!\ROM|Mux1~1_combout\))))) # (!\Counter|s_count\(6) & (\ROM|Mux1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datab => \ROM|Mux1~6_combout\,
	datac => \ROM|Mux1~9_combout\,
	datad => \ROM|Mux1~1_combout\,
	combout => \ROM|Mux1~10_combout\);

-- Location: LCCOMB_X80_Y24_N4
\ROM|Mux2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux2~14_combout\ = (\Counter|s_count\(1) & ((\Counter|s_count\(4) & (!\Counter|s_count\(5) & \Counter|s_count\(0))) # (!\Counter|s_count\(4) & (\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(1),
	datac => \Counter|s_count\(5),
	datad => \Counter|s_count\(0),
	combout => \ROM|Mux2~14_combout\);

-- Location: LCCOMB_X80_Y24_N22
\ROM|Mux2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux2~13_combout\ = (\Counter|s_count\(5) & (!\Counter|s_count\(4) & ((\Counter|s_count\(1)) # (\Counter|s_count\(0))))) # (!\Counter|s_count\(5) & (\Counter|s_count\(1) & ((\Counter|s_count\(4)) # (\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(1),
	datac => \Counter|s_count\(5),
	datad => \Counter|s_count\(0),
	combout => \ROM|Mux2~13_combout\);

-- Location: LCCOMB_X80_Y24_N14
\ROM|Mux2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux2~15_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(3))))) # (!\Counter|s_count\(2) & ((\Counter|s_count\(3) & ((!\ROM|Mux2~13_combout\))) # (!\Counter|s_count\(3) & (\ROM|Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \ROM|Mux2~14_combout\,
	datac => \ROM|Mux2~13_combout\,
	datad => \Counter|s_count\(3),
	combout => \ROM|Mux2~15_combout\);

-- Location: LCCOMB_X81_Y24_N24
\ROM|Mux2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux2~16_combout\ = (\Counter|s_count\(5) & (\Counter|s_count\(4) & ((!\Counter|s_count\(0)) # (!\Counter|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(4),
	datac => \Counter|s_count\(1),
	datad => \Counter|s_count\(0),
	combout => \ROM|Mux2~16_combout\);

-- Location: LCCOMB_X80_Y24_N16
\ROM|Mux2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux2~17_combout\ = (\Counter|s_count\(2) & ((\ROM|Mux2~15_combout\ & ((\ROM|Mux2~16_combout\))) # (!\ROM|Mux2~15_combout\ & (!\ROM|Mux2~0_combout\)))) # (!\Counter|s_count\(2) & (\ROM|Mux2~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \ROM|Mux2~15_combout\,
	datac => \ROM|Mux2~0_combout\,
	datad => \ROM|Mux2~16_combout\,
	combout => \ROM|Mux2~17_combout\);

-- Location: LCCOMB_X81_Y23_N20
\ROM|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux2~1_combout\ = (\Counter|s_count\(1)) # ((\Counter|s_count\(3) & \Counter|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter|s_count\(1),
	datac => \Counter|s_count\(3),
	datad => \Counter|s_count\(0),
	combout => \ROM|Mux2~1_combout\);

-- Location: LCCOMB_X81_Y23_N30
\ROM|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux2~2_combout\ = (\Counter|s_count\(4) & (((!\Counter|s_count\(2))) # (!\Counter|s_count\(3)))) # (!\Counter|s_count\(4) & (\Counter|s_count\(3) $ (((!\ROM|Mux2~1_combout\) # (!\Counter|s_count\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(4),
	datac => \Counter|s_count\(2),
	datad => \ROM|Mux2~1_combout\,
	combout => \ROM|Mux2~2_combout\);

-- Location: LCCOMB_X81_Y23_N8
\ROM|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux2~3_combout\ = (\Counter|s_count\(1) & (\Counter|s_count\(2) & ((\Counter|s_count\(0)) # (\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \Counter|s_count\(1),
	datac => \Counter|s_count\(2),
	datad => \Counter|s_count\(4),
	combout => \ROM|Mux2~3_combout\);

-- Location: LCCOMB_X81_Y23_N22
\ROM|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux2~4_combout\ = (\Counter|s_count\(5) & (\ROM|Mux2~2_combout\)) # (!\Counter|s_count\(5) & ((\ROM|Mux2~3_combout\ $ (!\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux2~2_combout\,
	datab => \ROM|Mux2~3_combout\,
	datac => \Counter|s_count\(3),
	datad => \Counter|s_count\(5),
	combout => \ROM|Mux2~4_combout\);

-- Location: LCCOMB_X80_Y24_N0
\ROM|Mux2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux2~10_combout\ = (\Counter|s_count\(1) & (\Counter|s_count\(2) & (\Counter|s_count\(5) $ (\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(1),
	datac => \Counter|s_count\(4),
	datad => \Counter|s_count\(2),
	combout => \ROM|Mux2~10_combout\);

-- Location: LCCOMB_X80_Y24_N10
\ROM|Mux2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux2~11_combout\ = (\Counter|s_count\(4) & ((\Counter|s_count\(3) & ((!\ROM|Mux2~10_combout\))) # (!\Counter|s_count\(3) & (\ROM|Mux1~3_combout\)))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(3) & (!\ROM|Mux1~3_combout\)) # (!\Counter|s_count\(3) 
-- & ((\ROM|Mux2~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(3),
	datac => \ROM|Mux1~3_combout\,
	datad => \ROM|Mux2~10_combout\,
	combout => \ROM|Mux2~11_combout\);

-- Location: LCCOMB_X81_Y22_N4
\ROM|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux2~5_combout\ = \Counter|s_count\(3) $ (((\Counter|s_count\(2)) # ((\Counter|s_count\(1) & \Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(1),
	datac => \Counter|s_count\(2),
	datad => \Counter|s_count\(0),
	combout => \ROM|Mux2~5_combout\);

-- Location: LCCOMB_X80_Y24_N20
\ROM|Mux2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux2~8_combout\ = (!\Counter|s_count\(3) & (!\Counter|s_count\(1) & (!\Counter|s_count\(0) & !\Counter|s_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(3),
	datab => \Counter|s_count\(1),
	datac => \Counter|s_count\(0),
	datad => \Counter|s_count\(2),
	combout => \ROM|Mux2~8_combout\);

-- Location: LCCOMB_X80_Y24_N12
\ROM|Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux2~6_combout\ = (\Counter|s_count\(5) & ((\Counter|s_count\(1)) # (\Counter|s_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(1),
	datac => \Counter|s_count\(4),
	combout => \ROM|Mux2~6_combout\);

-- Location: LCCOMB_X80_Y24_N2
\ROM|Mux2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux2~7_combout\ = (\Counter|s_count\(4) & (((\ROM|Mux2~6_combout\)))) # (!\Counter|s_count\(4) & (\Counter|s_count\(3) $ (((!\Counter|s_count\(2) & !\ROM|Mux2~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \Counter|s_count\(3),
	datac => \Counter|s_count\(4),
	datad => \ROM|Mux2~6_combout\,
	combout => \ROM|Mux2~7_combout\);

-- Location: LCCOMB_X80_Y24_N6
\ROM|Mux2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux2~9_combout\ = (\Counter|s_count\(4) & ((\ROM|Mux2~7_combout\ & ((\ROM|Mux2~8_combout\))) # (!\ROM|Mux2~7_combout\ & (!\ROM|Mux2~5_combout\)))) # (!\Counter|s_count\(4) & (((\ROM|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux2~5_combout\,
	datab => \ROM|Mux2~8_combout\,
	datac => \Counter|s_count\(4),
	datad => \ROM|Mux2~7_combout\,
	combout => \ROM|Mux2~9_combout\);

-- Location: LCCOMB_X80_Y24_N24
\ROM|Mux2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux2~12_combout\ = (\Counter|s_count\(7) & (((\Counter|s_count\(6))))) # (!\Counter|s_count\(7) & ((\Counter|s_count\(6) & ((\ROM|Mux2~9_combout\))) # (!\Counter|s_count\(6) & (\ROM|Mux2~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux2~11_combout\,
	datab => \Counter|s_count\(7),
	datac => \Counter|s_count\(6),
	datad => \ROM|Mux2~9_combout\,
	combout => \ROM|Mux2~12_combout\);

-- Location: LCCOMB_X81_Y24_N22
\ROM|Mux2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux2~18_combout\ = (\Counter|s_count\(7) & ((\ROM|Mux2~12_combout\ & (\ROM|Mux2~17_combout\)) # (!\ROM|Mux2~12_combout\ & ((\ROM|Mux2~4_combout\))))) # (!\Counter|s_count\(7) & (((\ROM|Mux2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux2~17_combout\,
	datab => \ROM|Mux2~4_combout\,
	datac => \Counter|s_count\(7),
	datad => \ROM|Mux2~12_combout\,
	combout => \ROM|Mux2~18_combout\);

-- Location: LCCOMB_X81_Y23_N2
\ROM|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux3~1_combout\ = (\Counter|s_count\(0) & (\Counter|s_count\(1) $ (((\Counter|s_count\(5) & \Counter|s_count\(4)))))) # (!\Counter|s_count\(0) & (\Counter|s_count\(5) & (\Counter|s_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \Counter|s_count\(5),
	datac => \Counter|s_count\(1),
	datad => \Counter|s_count\(4),
	combout => \ROM|Mux3~1_combout\);

-- Location: LCCOMB_X81_Y23_N12
\ROM|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux3~2_combout\ = (\Counter|s_count\(1) & ((\Counter|s_count\(5) & ((\Counter|s_count\(0)) # (!\Counter|s_count\(4)))) # (!\Counter|s_count\(5) & ((\Counter|s_count\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \Counter|s_count\(5),
	datac => \Counter|s_count\(1),
	datad => \Counter|s_count\(4),
	combout => \ROM|Mux3~2_combout\);

-- Location: LCCOMB_X81_Y23_N24
\ROM|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux3~4_combout\ = (\Counter|s_count\(7) & ((\ROM|Mux3~2_combout\) # ((\ROM|Mux3~1_combout\ & \Counter|s_count\(3))))) # (!\Counter|s_count\(7) & (\ROM|Mux3~2_combout\ & ((\ROM|Mux3~1_combout\) # (\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \ROM|Mux3~1_combout\,
	datac => \Counter|s_count\(3),
	datad => \ROM|Mux3~2_combout\,
	combout => \ROM|Mux3~4_combout\);

-- Location: LCCOMB_X81_Y23_N10
\ROM|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux3~3_combout\ = (\Counter|s_count\(7) & (!\Counter|s_count\(3) & (\ROM|Mux3~1_combout\ $ (\ROM|Mux3~2_combout\)))) # (!\Counter|s_count\(7) & (\Counter|s_count\(3) & ((!\ROM|Mux3~2_combout\) # (!\ROM|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \ROM|Mux3~1_combout\,
	datac => \Counter|s_count\(3),
	datad => \ROM|Mux3~2_combout\,
	combout => \ROM|Mux3~3_combout\);

-- Location: LCCOMB_X81_Y23_N18
\ROM|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux3~5_combout\ = (\ROM|Mux3~4_combout\ & ((!\ROM|Mux3~3_combout\))) # (!\ROM|Mux3~4_combout\ & (!\Counter|s_count\(6) & \ROM|Mux3~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ROM|Mux3~4_combout\,
	datac => \Counter|s_count\(6),
	datad => \ROM|Mux3~3_combout\,
	combout => \ROM|Mux3~5_combout\);

-- Location: LCCOMB_X81_Y23_N0
\ROM|Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux3~6_combout\ = (\ROM|Mux3~2_combout\ & (!\ROM|Mux3~1_combout\ & (\Counter|s_count\(7) $ (!\Counter|s_count\(3))))) # (!\ROM|Mux3~2_combout\ & (\ROM|Mux3~1_combout\ $ (((\Counter|s_count\(7) & \Counter|s_count\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \ROM|Mux3~1_combout\,
	datac => \Counter|s_count\(3),
	datad => \ROM|Mux3~2_combout\,
	combout => \ROM|Mux3~6_combout\);

-- Location: LCCOMB_X81_Y23_N14
\ROM|Mux3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux3~7_combout\ = (\ROM|Mux3~3_combout\ & (!\Counter|s_count\(6) & (\ROM|Mux3~4_combout\ $ (\ROM|Mux3~6_combout\)))) # (!\ROM|Mux3~3_combout\ & (\ROM|Mux3~6_combout\ & ((\Counter|s_count\(6)) # (!\ROM|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux3~3_combout\,
	datab => \ROM|Mux3~4_combout\,
	datac => \Counter|s_count\(6),
	datad => \ROM|Mux3~6_combout\,
	combout => \ROM|Mux3~7_combout\);

-- Location: LCCOMB_X81_Y23_N28
\ROM|Mux3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux3~8_combout\ = (\ROM|Mux3~3_combout\ & ((\ROM|Mux3~4_combout\ & ((!\ROM|Mux3~6_combout\))) # (!\ROM|Mux3~4_combout\ & (\Counter|s_count\(6) & \ROM|Mux3~6_combout\)))) # (!\ROM|Mux3~3_combout\ & (\ROM|Mux3~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux3~3_combout\,
	datab => \ROM|Mux3~4_combout\,
	datac => \Counter|s_count\(6),
	datad => \ROM|Mux3~6_combout\,
	combout => \ROM|Mux3~8_combout\);

-- Location: LCCOMB_X81_Y23_N26
\ROM|Mux3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux3~9_combout\ = (\Counter|s_count\(2) & ((\ROM|Mux3~5_combout\ & (\ROM|Mux3~7_combout\ $ (\ROM|Mux3~8_combout\))) # (!\ROM|Mux3~5_combout\ & ((\ROM|Mux3~8_combout\) # (!\ROM|Mux3~7_combout\))))) # (!\Counter|s_count\(2) & 
-- (((\ROM|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \ROM|Mux3~5_combout\,
	datac => \ROM|Mux3~7_combout\,
	datad => \ROM|Mux3~8_combout\,
	combout => \ROM|Mux3~9_combout\);

-- Location: LCCOMB_X81_Y23_N16
\ROM|Mux3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux3~10_combout\ = (\ROM|Mux3~5_combout\ & ((\ROM|Mux3~8_combout\ & ((!\ROM|Mux3~7_combout\))) # (!\ROM|Mux3~8_combout\ & (\Counter|s_count\(2))))) # (!\ROM|Mux3~5_combout\ & ((\ROM|Mux3~7_combout\) # ((\Counter|s_count\(2) & \ROM|Mux3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \ROM|Mux3~5_combout\,
	datac => \ROM|Mux3~7_combout\,
	datad => \ROM|Mux3~8_combout\,
	combout => \ROM|Mux3~10_combout\);

-- Location: LCCOMB_X81_Y23_N4
\ROM|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux3~0_combout\ = (\Counter|s_count\(5) & ((\Counter|s_count\(1) & ((\Counter|s_count\(4)))) # (!\Counter|s_count\(1) & (\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(0),
	datab => \Counter|s_count\(5),
	datac => \Counter|s_count\(1),
	datad => \Counter|s_count\(4),
	combout => \ROM|Mux3~0_combout\);

-- Location: LCCOMB_X81_Y23_N6
\ROM|Mux3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux3~11_combout\ = \ROM|Mux3~9_combout\ $ (((\ROM|Mux3~10_combout\ & !\ROM|Mux3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux3~9_combout\,
	datab => \ROM|Mux3~10_combout\,
	datac => \ROM|Mux3~0_combout\,
	combout => \ROM|Mux3~11_combout\);

-- Location: LCCOMB_X81_Y24_N10
\ROM|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux4~2_combout\ = (\Counter|s_count\(5) & ((\Counter|s_count\(3) & (\Counter|s_count\(4))) # (!\Counter|s_count\(3) & ((\Counter|s_count\(7)))))) # (!\Counter|s_count\(5) & (!\Counter|s_count\(4) & (\Counter|s_count\(7) $ (\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(4),
	datac => \Counter|s_count\(7),
	datad => \Counter|s_count\(3),
	combout => \ROM|Mux4~2_combout\);

-- Location: LCCOMB_X81_Y24_N8
\ROM|Mux4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux4~14_combout\ = (\Counter|s_count\(0) & \ROM|Mux4~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter|s_count\(0),
	datad => \ROM|Mux4~2_combout\,
	combout => \ROM|Mux4~14_combout\);

-- Location: LCCOMB_X81_Y27_N12
\ROM|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux4~5_combout\ = (\Counter|s_count\(4) & ((\Counter|s_count\(7)) # (\Counter|s_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \Counter|s_count\(3),
	datac => \Counter|s_count\(4),
	combout => \ROM|Mux4~5_combout\);

-- Location: LCCOMB_X81_Y27_N2
\ROM|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux4~4_combout\ = (\Counter|s_count\(0) & ((\Counter|s_count\(4)) # (\Counter|s_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(3),
	datac => \Counter|s_count\(0),
	combout => \ROM|Mux4~4_combout\);

-- Location: LCCOMB_X81_Y27_N28
\ROM|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux4~3_combout\ = (\Counter|s_count\(4) & ((\Counter|s_count\(3) & ((\Counter|s_count\(7)))) # (!\Counter|s_count\(3) & (\Counter|s_count\(0) & !\Counter|s_count\(7))))) # (!\Counter|s_count\(4) & (((\Counter|s_count\(0) & \Counter|s_count\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(3),
	datac => \Counter|s_count\(0),
	datad => \Counter|s_count\(7),
	combout => \ROM|Mux4~3_combout\);

-- Location: LCCOMB_X81_Y27_N24
\ROM|Mux4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux4~7_combout\ = (\ROM|Mux4~4_combout\ & (\Counter|s_count\(5) & ((\ROM|Mux4~5_combout\) # (!\ROM|Mux4~3_combout\)))) # (!\ROM|Mux4~4_combout\ & (\ROM|Mux4~5_combout\ & (!\Counter|s_count\(5) & !\ROM|Mux4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux4~5_combout\,
	datab => \ROM|Mux4~4_combout\,
	datac => \Counter|s_count\(5),
	datad => \ROM|Mux4~3_combout\,
	combout => \ROM|Mux4~7_combout\);

-- Location: LCCOMB_X81_Y27_N8
\ROM|Mux4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux4~9_combout\ = (\ROM|Mux4~7_combout\ & (\Counter|s_count\(1) $ (((\ROM|Mux4~14_combout\) # (!\Counter|s_count\(6)))))) # (!\ROM|Mux4~7_combout\ & (\ROM|Mux4~14_combout\ & ((!\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux4~14_combout\,
	datab => \Counter|s_count\(1),
	datac => \Counter|s_count\(6),
	datad => \ROM|Mux4~7_combout\,
	combout => \ROM|Mux4~9_combout\);

-- Location: LCCOMB_X81_Y27_N22
\ROM|Mux4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux4~10_combout\ = (\ROM|Mux4~14_combout\ & ((\Counter|s_count\(6) & ((!\ROM|Mux4~7_combout\))) # (!\Counter|s_count\(6) & (\Counter|s_count\(1) & \ROM|Mux4~7_combout\)))) # (!\ROM|Mux4~14_combout\ & (\ROM|Mux4~7_combout\ & ((\Counter|s_count\(1)) # 
-- (!\Counter|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux4~14_combout\,
	datab => \Counter|s_count\(1),
	datac => \Counter|s_count\(6),
	datad => \ROM|Mux4~7_combout\,
	combout => \ROM|Mux4~10_combout\);

-- Location: LCCOMB_X81_Y27_N6
\ROM|Mux4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux4~8_combout\ = (\Counter|s_count\(6) & (\ROM|Mux4~14_combout\ $ (((!\Counter|s_count\(1) & !\ROM|Mux4~7_combout\))))) # (!\Counter|s_count\(6) & (\Counter|s_count\(1) & ((!\ROM|Mux4~7_combout\) # (!\ROM|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux4~14_combout\,
	datab => \Counter|s_count\(1),
	datac => \Counter|s_count\(6),
	datad => \ROM|Mux4~7_combout\,
	combout => \ROM|Mux4~8_combout\);

-- Location: LCCOMB_X81_Y27_N30
\ROM|Mux4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux4~12_combout\ = (\Counter|s_count\(2) & (!\ROM|Mux4~8_combout\ & (\ROM|Mux4~9_combout\ $ (\ROM|Mux4~10_combout\)))) # (!\Counter|s_count\(2) & (\ROM|Mux4~9_combout\ & (!\ROM|Mux4~10_combout\ & \ROM|Mux4~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \ROM|Mux4~9_combout\,
	datac => \ROM|Mux4~10_combout\,
	datad => \ROM|Mux4~8_combout\,
	combout => \ROM|Mux4~12_combout\);

-- Location: LCCOMB_X81_Y27_N0
\ROM|Mux4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux4~11_combout\ = (\Counter|s_count\(2) & (!\ROM|Mux4~9_combout\ & ((\ROM|Mux4~10_combout\) # (\ROM|Mux4~8_combout\)))) # (!\Counter|s_count\(2) & ((\ROM|Mux4~10_combout\ $ (\ROM|Mux4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datab => \ROM|Mux4~9_combout\,
	datac => \ROM|Mux4~10_combout\,
	datad => \ROM|Mux4~8_combout\,
	combout => \ROM|Mux4~11_combout\);

-- Location: LCCOMB_X81_Y27_N14
\ROM|Mux4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux4~6_combout\ = (\Counter|s_count\(5) & (((\ROM|Mux4~5_combout\ & \ROM|Mux4~3_combout\)) # (!\ROM|Mux4~4_combout\))) # (!\Counter|s_count\(5) & ((\ROM|Mux4~5_combout\) # ((\ROM|Mux4~4_combout\ & \ROM|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux4~5_combout\,
	datab => \ROM|Mux4~4_combout\,
	datac => \Counter|s_count\(5),
	datad => \ROM|Mux4~3_combout\,
	combout => \ROM|Mux4~6_combout\);

-- Location: LCCOMB_X81_Y27_N20
\ROM|Mux4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux4~13_combout\ = \ROM|Mux4~11_combout\ $ (((\ROM|Mux4~12_combout\) # (\ROM|Mux4~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux4~12_combout\,
	datab => \ROM|Mux4~11_combout\,
	datac => \ROM|Mux4~6_combout\,
	combout => \ROM|Mux4~13_combout\);

-- Location: LCCOMB_X80_Y27_N22
\ROM|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux5~2_combout\ = (\Counter|s_count\(4) & ((\Counter|s_count\(3) $ (!\Counter|s_count\(7))) # (!\Counter|s_count\(2)))) # (!\Counter|s_count\(4) & (\Counter|s_count\(7) & ((\Counter|s_count\(2)) # (\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(2),
	datac => \Counter|s_count\(3),
	datad => \Counter|s_count\(7),
	combout => \ROM|Mux5~2_combout\);

-- Location: LCCOMB_X80_Y27_N20
\ROM|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux5~1_combout\ = (\Counter|s_count\(4) & ((\Counter|s_count\(2)) # ((!\Counter|s_count\(7)) # (!\Counter|s_count\(3))))) # (!\Counter|s_count\(4) & ((\Counter|s_count\(2) & (\Counter|s_count\(3) & \Counter|s_count\(7))) # (!\Counter|s_count\(2) & 
-- ((\Counter|s_count\(3)) # (\Counter|s_count\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \Counter|s_count\(2),
	datac => \Counter|s_count\(3),
	datad => \Counter|s_count\(7),
	combout => \ROM|Mux5~1_combout\);

-- Location: LCCOMB_X80_Y27_N10
\ROM|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux5~4_combout\ = (\ROM|Mux5~2_combout\ & (((\Counter|s_count\(1)) # (\ROM|Mux5~1_combout\)) # (!\Counter|s_count\(5)))) # (!\ROM|Mux5~2_combout\ & (!\Counter|s_count\(5) & (\Counter|s_count\(1) & \ROM|Mux5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux5~2_combout\,
	datab => \Counter|s_count\(5),
	datac => \Counter|s_count\(1),
	datad => \ROM|Mux5~1_combout\,
	combout => \ROM|Mux5~4_combout\);

-- Location: LCCOMB_X80_Y27_N16
\ROM|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux5~3_combout\ = (\ROM|Mux5~2_combout\ & (((\ROM|Mux5~1_combout\) # (!\Counter|s_count\(1))) # (!\Counter|s_count\(5)))) # (!\ROM|Mux5~2_combout\ & ((\Counter|s_count\(1) & (\Counter|s_count\(5))) # (!\Counter|s_count\(1) & 
-- ((\ROM|Mux5~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux5~2_combout\,
	datab => \Counter|s_count\(5),
	datac => \Counter|s_count\(1),
	datad => \ROM|Mux5~1_combout\,
	combout => \ROM|Mux5~3_combout\);

-- Location: LCCOMB_X81_Y27_N18
\ROM|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux5~0_combout\ = (\Counter|s_count\(7) & (\Counter|s_count\(4) & ((\Counter|s_count\(3)) # (\Counter|s_count\(2))))) # (!\Counter|s_count\(7) & (\Counter|s_count\(3) & ((\Counter|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \Counter|s_count\(3),
	datac => \Counter|s_count\(4),
	datad => \Counter|s_count\(2),
	combout => \ROM|Mux5~0_combout\);

-- Location: LCCOMB_X80_Y27_N14
\ROM|Mux5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux5~6_combout\ = (\ROM|Mux5~3_combout\ & (((\Counter|s_count\(6) & \ROM|Mux5~0_combout\)))) # (!\ROM|Mux5~3_combout\ & (\ROM|Mux5~4_combout\ & ((!\ROM|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux5~4_combout\,
	datab => \ROM|Mux5~3_combout\,
	datac => \Counter|s_count\(6),
	datad => \ROM|Mux5~0_combout\,
	combout => \ROM|Mux5~6_combout\);

-- Location: LCCOMB_X81_Y27_N10
\ROM|Mux5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux5~8_combout\ = (\ROM|Mux5~6_combout\ & (!\Counter|s_count\(5))) # (!\ROM|Mux5~6_combout\ & (\Counter|s_count\(5) & \ROM|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux5~6_combout\,
	datac => \Counter|s_count\(5),
	datad => \ROM|Mux5~0_combout\,
	combout => \ROM|Mux5~8_combout\);

-- Location: LCCOMB_X80_Y27_N24
\ROM|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux5~5_combout\ = (\ROM|Mux5~4_combout\ & ((\ROM|Mux5~3_combout\ & ((\ROM|Mux5~0_combout\) # (!\Counter|s_count\(6)))) # (!\ROM|Mux5~3_combout\ & (\Counter|s_count\(6) $ (\ROM|Mux5~0_combout\))))) # (!\ROM|Mux5~4_combout\ & (\Counter|s_count\(6) $ 
-- (((\ROM|Mux5~3_combout\ & \ROM|Mux5~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux5~4_combout\,
	datab => \ROM|Mux5~3_combout\,
	datac => \Counter|s_count\(6),
	datad => \ROM|Mux5~0_combout\,
	combout => \ROM|Mux5~5_combout\);

-- Location: LCCOMB_X81_Y27_N16
\ROM|Mux5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux5~7_combout\ = (\ROM|Mux5~6_combout\ & (\Counter|s_count\(5) & !\ROM|Mux5~0_combout\)) # (!\ROM|Mux5~6_combout\ & (!\Counter|s_count\(5) & \ROM|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux5~6_combout\,
	datac => \Counter|s_count\(5),
	datad => \ROM|Mux5~0_combout\,
	combout => \ROM|Mux5~7_combout\);

-- Location: LCCOMB_X81_Y27_N4
\ROM|Mux5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux5~9_combout\ = (\ROM|Mux5~8_combout\ & ((\ROM|Mux5~5_combout\ & (!\Counter|s_count\(0))) # (!\ROM|Mux5~5_combout\ & (\Counter|s_count\(0) & \ROM|Mux5~7_combout\)))) # (!\ROM|Mux5~8_combout\ & (\ROM|Mux5~5_combout\ $ (\Counter|s_count\(0) $ 
-- (\ROM|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux5~8_combout\,
	datab => \ROM|Mux5~5_combout\,
	datac => \Counter|s_count\(0),
	datad => \ROM|Mux5~7_combout\,
	combout => \ROM|Mux5~9_combout\);

-- Location: LCCOMB_X81_Y24_N12
\ROM|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux6~0_combout\ = (\Counter|s_count\(7) & (!\Counter|s_count\(3) & ((!\Counter|s_count\(4)) # (!\Counter|s_count\(5))))) # (!\Counter|s_count\(7) & (((\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(4),
	datac => \Counter|s_count\(7),
	datad => \Counter|s_count\(3),
	combout => \ROM|Mux6~0_combout\);

-- Location: LCCOMB_X81_Y24_N30
\ROM|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux6~4_combout\ = (\Counter|s_count\(5) & ((\Counter|s_count\(4) & ((\Counter|s_count\(7)) # (\Counter|s_count\(3)))) # (!\Counter|s_count\(4) & (!\Counter|s_count\(7))))) # (!\Counter|s_count\(5) & (\Counter|s_count\(4) $ (((\Counter|s_count\(7) & 
-- \Counter|s_count\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(4),
	datac => \Counter|s_count\(7),
	datad => \Counter|s_count\(3),
	combout => \ROM|Mux6~4_combout\);

-- Location: LCCOMB_X81_Y24_N20
\ROM|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux6~3_combout\ = (\Counter|s_count\(2) & (((\Counter|s_count\(1)) # (\Counter|s_count\(0))) # (!\Counter|s_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(1),
	datac => \Counter|s_count\(2),
	datad => \Counter|s_count\(0),
	combout => \ROM|Mux6~3_combout\);

-- Location: LCCOMB_X81_Y24_N4
\ROM|Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux6~5_combout\ = (\Counter|s_count\(5) & ((\Counter|s_count\(4)) # ((\Counter|s_count\(7))))) # (!\Counter|s_count\(5) & (\Counter|s_count\(4) & (\Counter|s_count\(7) & \Counter|s_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(4),
	datac => \Counter|s_count\(7),
	datad => \Counter|s_count\(3),
	combout => \ROM|Mux6~5_combout\);

-- Location: LCCOMB_X81_Y24_N18
\ROM|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux6~2_combout\ = (\Counter|s_count\(1) & (((\Counter|s_count\(2)) # (\Counter|s_count\(0))))) # (!\Counter|s_count\(1) & (\Counter|s_count\(2) & (\Counter|s_count\(5) $ (\Counter|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(5),
	datab => \Counter|s_count\(1),
	datac => \Counter|s_count\(2),
	datad => \Counter|s_count\(0),
	combout => \ROM|Mux6~2_combout\);

-- Location: LCCOMB_X81_Y24_N6
\ROM|Mux6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux6~6_combout\ = (\ROM|Mux6~4_combout\ & ((\ROM|Mux6~2_combout\ & ((\ROM|Mux6~5_combout\))) # (!\ROM|Mux6~2_combout\ & (\ROM|Mux6~3_combout\)))) # (!\ROM|Mux6~4_combout\ & (!\ROM|Mux6~3_combout\ & (!\ROM|Mux6~5_combout\ & \ROM|Mux6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux6~4_combout\,
	datab => \ROM|Mux6~3_combout\,
	datac => \ROM|Mux6~5_combout\,
	datad => \ROM|Mux6~2_combout\,
	combout => \ROM|Mux6~6_combout\);

-- Location: LCCOMB_X81_Y24_N0
\ROM|Mux6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux6~7_combout\ = (\ROM|Mux6~5_combout\ & ((\ROM|Mux6~4_combout\) # ((\ROM|Mux6~3_combout\ & !\ROM|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux6~4_combout\,
	datab => \ROM|Mux6~3_combout\,
	datac => \ROM|Mux6~5_combout\,
	datad => \ROM|Mux6~2_combout\,
	combout => \ROM|Mux6~7_combout\);

-- Location: LCCOMB_X81_Y24_N14
\ROM|Mux6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux6~8_combout\ = \Counter|s_count\(6) $ (((!\ROM|Mux6~6_combout\ & (!\ROM|Mux6~7_combout\ & \ROM|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux6~6_combout\,
	datab => \ROM|Mux6~7_combout\,
	datac => \Counter|s_count\(6),
	datad => \ROM|Mux6~3_combout\,
	combout => \ROM|Mux6~8_combout\);

-- Location: LCCOMB_X81_Y24_N28
\ROM|Mux6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux6~9_combout\ = (\ROM|Mux6~7_combout\ & ((\ROM|Mux6~6_combout\) # (!\ROM|Mux6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux6~6_combout\,
	datab => \ROM|Mux6~7_combout\,
	datad => \ROM|Mux6~3_combout\,
	combout => \ROM|Mux6~9_combout\);

-- Location: LCCOMB_X81_Y22_N22
\ROM|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux6~1_combout\ = (\Counter|s_count\(6) & (\ROM|Mux2~5_combout\)) # (!\Counter|s_count\(6) & ((\ROM|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(6),
	datac => \ROM|Mux2~5_combout\,
	datad => \ROM|Mux0~3_combout\,
	combout => \ROM|Mux6~1_combout\);

-- Location: LCCOMB_X81_Y24_N26
\ROM|Mux6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux6~10_combout\ = (\ROM|Mux6~0_combout\ & (\ROM|Mux6~9_combout\ $ (((!\ROM|Mux6~6_combout\))))) # (!\ROM|Mux6~0_combout\ & ((\ROM|Mux6~9_combout\ & (!\ROM|Mux6~1_combout\)) # (!\ROM|Mux6~9_combout\ & ((\ROM|Mux6~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110100100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux6~0_combout\,
	datab => \ROM|Mux6~9_combout\,
	datac => \ROM|Mux6~1_combout\,
	datad => \ROM|Mux6~6_combout\,
	combout => \ROM|Mux6~10_combout\);

-- Location: LCCOMB_X81_Y24_N16
\ROM|Mux6~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux6~11_combout\ = (\ROM|Mux6~0_combout\ & ((\ROM|Mux6~8_combout\ & (\ROM|Mux6~10_combout\ & \ROM|Mux6~9_combout\)) # (!\ROM|Mux6~8_combout\ & ((\ROM|Mux6~10_combout\) # (\ROM|Mux6~9_combout\))))) # (!\ROM|Mux6~0_combout\ & (\ROM|Mux6~8_combout\ $ 
-- ((\ROM|Mux6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux6~0_combout\,
	datab => \ROM|Mux6~8_combout\,
	datac => \ROM|Mux6~10_combout\,
	datad => \ROM|Mux6~9_combout\,
	combout => \ROM|Mux6~11_combout\);

-- Location: LCCOMB_X80_Y27_N26
\ROM|Mux7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux7~7_combout\ = \Counter|s_count\(2) $ (\Counter|s_count\(6) $ (\Counter|s_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datac => \Counter|s_count\(6),
	datad => \Counter|s_count\(5),
	combout => \ROM|Mux7~7_combout\);

-- Location: LCCOMB_X80_Y27_N0
\ROM|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux7~0_combout\ = (\Counter|s_count\(7) & (\Counter|s_count\(4) & (\Counter|s_count\(3) $ (!\Counter|s_count\(0))))) # (!\Counter|s_count\(7) & ((\Counter|s_count\(4) & (\Counter|s_count\(3) & !\Counter|s_count\(0))) # (!\Counter|s_count\(4) & 
-- ((\Counter|s_count\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \Counter|s_count\(3),
	datac => \Counter|s_count\(4),
	datad => \Counter|s_count\(0),
	combout => \ROM|Mux7~0_combout\);

-- Location: LCCOMB_X80_Y27_N2
\ROM|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux7~1_combout\ = (\Counter|s_count\(4) & (\Counter|s_count\(7) & (\Counter|s_count\(3)))) # (!\Counter|s_count\(4) & (\Counter|s_count\(0) & (\Counter|s_count\(7) $ (\Counter|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(7),
	datab => \Counter|s_count\(3),
	datac => \Counter|s_count\(4),
	datad => \Counter|s_count\(0),
	combout => \ROM|Mux7~1_combout\);

-- Location: LCCOMB_X80_Y27_N12
\ROM|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux7~4_combout\ = (\Counter|s_count\(4) & ((\ROM|Mux7~0_combout\ & (\Counter|s_count\(1))) # (!\ROM|Mux7~0_combout\ & (!\Counter|s_count\(1) & \ROM|Mux7~1_combout\)))) # (!\Counter|s_count\(4) & (((\ROM|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \ROM|Mux7~0_combout\,
	datac => \Counter|s_count\(1),
	datad => \ROM|Mux7~1_combout\,
	combout => \ROM|Mux7~4_combout\);

-- Location: LCCOMB_X80_Y27_N4
\ROM|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux7~2_combout\ = (\ROM|Mux7~0_combout\ & ((\Counter|s_count\(1) & ((\ROM|Mux7~1_combout\))) # (!\Counter|s_count\(1) & ((!\ROM|Mux7~1_combout\) # (!\Counter|s_count\(4)))))) # (!\ROM|Mux7~0_combout\ & (\Counter|s_count\(1) & ((!\ROM|Mux7~1_combout\) 
-- # (!\Counter|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \ROM|Mux7~0_combout\,
	datac => \Counter|s_count\(1),
	datad => \ROM|Mux7~1_combout\,
	combout => \ROM|Mux7~2_combout\);

-- Location: LCCOMB_X80_Y27_N30
\ROM|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux7~3_combout\ = (\ROM|Mux7~0_combout\ & (\Counter|s_count\(4) $ (\Counter|s_count\(1) $ (\ROM|Mux7~1_combout\)))) # (!\ROM|Mux7~0_combout\ & (\Counter|s_count\(4) & (!\Counter|s_count\(1) & \ROM|Mux7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(4),
	datab => \ROM|Mux7~0_combout\,
	datac => \Counter|s_count\(1),
	datad => \ROM|Mux7~1_combout\,
	combout => \ROM|Mux7~3_combout\);

-- Location: LCCOMB_X80_Y27_N28
\ROM|Mux7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux7~6_combout\ = (\ROM|Mux7~3_combout\ & (\ROM|Mux7~2_combout\ & (\ROM|Mux7~4_combout\ $ (!\Counter|s_count\(5))))) # (!\ROM|Mux7~3_combout\ & (\ROM|Mux7~4_combout\ & (\ROM|Mux7~2_combout\ $ (\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux7~4_combout\,
	datab => \ROM|Mux7~2_combout\,
	datac => \ROM|Mux7~3_combout\,
	datad => \Counter|s_count\(5),
	combout => \ROM|Mux7~6_combout\);

-- Location: LCCOMB_X80_Y27_N8
\ROM|Mux7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux7~8_combout\ = (\Counter|s_count\(2) & (\Counter|s_count\(6) & !\Counter|s_count\(5))) # (!\Counter|s_count\(2) & (!\Counter|s_count\(6) & \Counter|s_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter|s_count\(2),
	datac => \Counter|s_count\(6),
	datad => \Counter|s_count\(5),
	combout => \ROM|Mux7~8_combout\);

-- Location: LCCOMB_X80_Y27_N18
\ROM|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux7~5_combout\ = (\ROM|Mux7~3_combout\ & (\ROM|Mux7~2_combout\ $ (((!\Counter|s_count\(5)) # (!\ROM|Mux7~4_combout\))))) # (!\ROM|Mux7~3_combout\ & (\ROM|Mux7~2_combout\ & ((\ROM|Mux7~4_combout\) # (\Counter|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux7~4_combout\,
	datab => \ROM|Mux7~2_combout\,
	datac => \ROM|Mux7~3_combout\,
	datad => \Counter|s_count\(5),
	combout => \ROM|Mux7~5_combout\);

-- Location: LCCOMB_X80_Y27_N6
\ROM|Mux7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|Mux7~9_combout\ = (\ROM|Mux7~6_combout\ & (\ROM|Mux7~8_combout\ $ (((!\ROM|Mux7~7_combout\ & !\ROM|Mux7~5_combout\))))) # (!\ROM|Mux7~6_combout\ & (\ROM|Mux7~7_combout\ $ (((!\ROM|Mux7~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux7~7_combout\,
	datab => \ROM|Mux7~6_combout\,
	datac => \ROM|Mux7~8_combout\,
	datad => \ROM|Mux7~5_combout\,
	combout => \ROM|Mux7~9_combout\);

-- Location: LCCOMB_X88_Y25_N4
\Signed2BCD_ROM|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Add0~1_cout\ = CARRY(!\ROM|Mux7~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ROM|Mux7~9_combout\,
	datad => VCC,
	cout => \Signed2BCD_ROM|Add0~1_cout\);

-- Location: LCCOMB_X88_Y25_N6
\Signed2BCD_ROM|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Add0~2_combout\ = (\ROM|Mux6~11_combout\ & ((\Signed2BCD_ROM|Add0~1_cout\) # (GND))) # (!\ROM|Mux6~11_combout\ & (!\Signed2BCD_ROM|Add0~1_cout\))
-- \Signed2BCD_ROM|Add0~3\ = CARRY((\ROM|Mux6~11_combout\) # (!\Signed2BCD_ROM|Add0~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux6~11_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Add0~1_cout\,
	combout => \Signed2BCD_ROM|Add0~2_combout\,
	cout => \Signed2BCD_ROM|Add0~3\);

-- Location: LCCOMB_X88_Y25_N8
\Signed2BCD_ROM|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Add0~4_combout\ = (\ROM|Mux5~9_combout\ & (!\Signed2BCD_ROM|Add0~3\ & VCC)) # (!\ROM|Mux5~9_combout\ & (\Signed2BCD_ROM|Add0~3\ $ (GND)))
-- \Signed2BCD_ROM|Add0~5\ = CARRY((!\ROM|Mux5~9_combout\ & !\Signed2BCD_ROM|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ROM|Mux5~9_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Add0~3\,
	combout => \Signed2BCD_ROM|Add0~4_combout\,
	cout => \Signed2BCD_ROM|Add0~5\);

-- Location: LCCOMB_X88_Y25_N10
\Signed2BCD_ROM|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Add0~6_combout\ = (\ROM|Mux4~13_combout\ & ((\Signed2BCD_ROM|Add0~5\) # (GND))) # (!\ROM|Mux4~13_combout\ & (!\Signed2BCD_ROM|Add0~5\))
-- \Signed2BCD_ROM|Add0~7\ = CARRY((\ROM|Mux4~13_combout\) # (!\Signed2BCD_ROM|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux4~13_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Add0~5\,
	combout => \Signed2BCD_ROM|Add0~6_combout\,
	cout => \Signed2BCD_ROM|Add0~7\);

-- Location: LCCOMB_X88_Y25_N12
\Signed2BCD_ROM|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Add0~8_combout\ = (\ROM|Mux3~11_combout\ & (!\Signed2BCD_ROM|Add0~7\ & VCC)) # (!\ROM|Mux3~11_combout\ & (\Signed2BCD_ROM|Add0~7\ $ (GND)))
-- \Signed2BCD_ROM|Add0~9\ = CARRY((!\ROM|Mux3~11_combout\ & !\Signed2BCD_ROM|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux3~11_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Add0~7\,
	combout => \Signed2BCD_ROM|Add0~8_combout\,
	cout => \Signed2BCD_ROM|Add0~9\);

-- Location: LCCOMB_X88_Y25_N14
\Signed2BCD_ROM|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Add0~10_combout\ = (\ROM|Mux2~18_combout\ & ((\Signed2BCD_ROM|Add0~9\) # (GND))) # (!\ROM|Mux2~18_combout\ & (!\Signed2BCD_ROM|Add0~9\))
-- \Signed2BCD_ROM|Add0~11\ = CARRY((\ROM|Mux2~18_combout\) # (!\Signed2BCD_ROM|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ROM|Mux2~18_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Add0~9\,
	combout => \Signed2BCD_ROM|Add0~10_combout\,
	cout => \Signed2BCD_ROM|Add0~11\);

-- Location: LCCOMB_X88_Y25_N16
\Signed2BCD_ROM|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Add0~12_combout\ = (\ROM|Mux1~10_combout\ & (!\Signed2BCD_ROM|Add0~11\ & VCC)) # (!\ROM|Mux1~10_combout\ & (\Signed2BCD_ROM|Add0~11\ $ (GND)))
-- \Signed2BCD_ROM|Add0~13\ = CARRY((!\ROM|Mux1~10_combout\ & !\Signed2BCD_ROM|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux1~10_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Add0~11\,
	combout => \Signed2BCD_ROM|Add0~12_combout\,
	cout => \Signed2BCD_ROM|Add0~13\);

-- Location: LCCOMB_X88_Y25_N18
\Signed2BCD_ROM|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Add0~14_combout\ = \ROM|Mux0~5_combout\ $ (!\Signed2BCD_ROM|Add0~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux0~5_combout\,
	cin => \Signed2BCD_ROM|Add0~13\,
	combout => \Signed2BCD_ROM|Add0~14_combout\);

-- Location: LCCOMB_X90_Y25_N0
\Signed2BCD_ROM|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Add0~16_combout\ = (\Signed2BCD_ROM|Add0~14_combout\ & \ROM|Mux0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_ROM|Add0~14_combout\,
	datac => \ROM|Mux0~5_combout\,
	combout => \Signed2BCD_ROM|Add0~16_combout\);

-- Location: LCCOMB_X88_Y25_N24
\Signed2BCD_ROM|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Add0~17_combout\ = (\ROM|Mux0~5_combout\ & ((\Signed2BCD_ROM|Add0~12_combout\))) # (!\ROM|Mux0~5_combout\ & (\ROM|Mux1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux1~10_combout\,
	datac => \ROM|Mux0~5_combout\,
	datad => \Signed2BCD_ROM|Add0~12_combout\,
	combout => \Signed2BCD_ROM|Add0~17_combout\);

-- Location: LCCOMB_X88_Y25_N22
\Signed2BCD_ROM|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Add0~18_combout\ = (\ROM|Mux0~5_combout\ & ((\Signed2BCD_ROM|Add0~10_combout\))) # (!\ROM|Mux0~5_combout\ & (\ROM|Mux2~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux0~5_combout\,
	datab => \ROM|Mux2~18_combout\,
	datac => \Signed2BCD_ROM|Add0~10_combout\,
	combout => \Signed2BCD_ROM|Add0~18_combout\);

-- Location: LCCOMB_X89_Y25_N28
\Signed2BCD_ROM|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Add0~19_combout\ = (\ROM|Mux0~5_combout\ & ((\Signed2BCD_ROM|Add0~8_combout\))) # (!\ROM|Mux0~5_combout\ & (\ROM|Mux3~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ROM|Mux3~11_combout\,
	datac => \ROM|Mux0~5_combout\,
	datad => \Signed2BCD_ROM|Add0~8_combout\,
	combout => \Signed2BCD_ROM|Add0~19_combout\);

-- Location: LCCOMB_X89_Y25_N6
\Signed2BCD_ROM|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Add0~20_combout\ = (\ROM|Mux0~5_combout\ & ((\Signed2BCD_ROM|Add0~6_combout\))) # (!\ROM|Mux0~5_combout\ & (\ROM|Mux4~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux4~13_combout\,
	datac => \ROM|Mux0~5_combout\,
	datad => \Signed2BCD_ROM|Add0~6_combout\,
	combout => \Signed2BCD_ROM|Add0~20_combout\);

-- Location: LCCOMB_X90_Y25_N14
\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \Signed2BCD_ROM|Add0~20_combout\ $ (VCC)
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\Signed2BCD_ROM|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_ROM|Add0~20_combout\,
	datad => VCC,
	combout => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X90_Y25_N16
\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\Signed2BCD_ROM|Add0~19_combout\ & (\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\Signed2BCD_ROM|Add0~19_combout\ & 
-- (!\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\Signed2BCD_ROM|Add0~19_combout\ & !\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_ROM|Add0~19_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X90_Y25_N18
\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\Signed2BCD_ROM|Add0~18_combout\ & ((GND) # (!\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\Signed2BCD_ROM|Add0~18_combout\ 
-- & (\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\Signed2BCD_ROM|Add0~18_combout\) # (!\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Add0~18_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X90_Y25_N20
\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\Signed2BCD_ROM|Add0~17_combout\ & (!\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\Signed2BCD_ROM|Add0~17_combout\ & 
-- ((\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\Signed2BCD_ROM|Add0~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Add0~17_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X90_Y25_N22
\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\Signed2BCD_ROM|Add0~16_combout\ & (\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\Signed2BCD_ROM|Add0~16_combout\ & 
-- (!\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\Signed2BCD_ROM|Add0~16_combout\ & !\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_ROM|Add0~16_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X90_Y25_N24
\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X90_Y25_N30
\Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[54]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[54]~17_combout\ = (\Signed2BCD_ROM|Add0~14_combout\ & (\ROM|Mux0~5_combout\ & \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_ROM|Add0~14_combout\,
	datac => \ROM|Mux0~5_combout\,
	datad => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[54]~17_combout\);

-- Location: LCCOMB_X89_Y25_N8
\Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[54]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[54]~10_combout\ = (!\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[54]~10_combout\);

-- Location: LCCOMB_X88_Y25_N0
\Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[53]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[53]~18_combout\ = (\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ROM|Mux0~5_combout\ & ((\Signed2BCD_ROM|Add0~12_combout\))) # 
-- (!\ROM|Mux0~5_combout\ & (\ROM|Mux1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux1~10_combout\,
	datab => \Signed2BCD_ROM|Add0~12_combout\,
	datac => \ROM|Mux0~5_combout\,
	datad => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[53]~18_combout\);

-- Location: LCCOMB_X89_Y25_N2
\Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[53]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[53]~11_combout\ = (!\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[53]~11_combout\);

-- Location: LCCOMB_X88_Y25_N26
\Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[52]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[52]~19_combout\ = (\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ROM|Mux0~5_combout\ & ((\Signed2BCD_ROM|Add0~10_combout\))) # 
-- (!\ROM|Mux0~5_combout\ & (\ROM|Mux2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux0~5_combout\,
	datab => \ROM|Mux2~18_combout\,
	datac => \Signed2BCD_ROM|Add0~10_combout\,
	datad => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[52]~19_combout\);

-- Location: LCCOMB_X90_Y25_N26
\Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[52]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[52]~12_combout\ = (\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & 
-- !\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[52]~12_combout\);

-- Location: LCCOMB_X88_Y25_N20
\Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[51]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[51]~20_combout\ = (\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ROM|Mux0~5_combout\ & ((\Signed2BCD_ROM|Add0~8_combout\))) # 
-- (!\ROM|Mux0~5_combout\ & (\ROM|Mux3~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux3~11_combout\,
	datab => \Signed2BCD_ROM|Add0~8_combout\,
	datac => \ROM|Mux0~5_combout\,
	datad => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[51]~20_combout\);

-- Location: LCCOMB_X89_Y25_N0
\Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[51]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[51]~13_combout\ = (!\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[51]~13_combout\);

-- Location: LCCOMB_X89_Y25_N4
\Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[50]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[50]~21_combout\ = (\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ROM|Mux0~5_combout\ & ((\Signed2BCD_ROM|Add0~6_combout\))) # 
-- (!\ROM|Mux0~5_combout\ & (\ROM|Mux4~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux4~13_combout\,
	datab => \ROM|Mux0~5_combout\,
	datac => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Signed2BCD_ROM|Add0~6_combout\,
	combout => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[50]~21_combout\);

-- Location: LCCOMB_X90_Y25_N28
\Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[50]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[50]~14_combout\ = (\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & 
-- !\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[50]~14_combout\);

-- Location: LCCOMB_X89_Y25_N26
\Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[49]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[49]~15_combout\ = (\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ROM|Mux0~5_combout\ & ((\Signed2BCD_ROM|Add0~4_combout\))) # 
-- (!\ROM|Mux0~5_combout\ & (\ROM|Mux5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux5~9_combout\,
	datab => \ROM|Mux0~5_combout\,
	datac => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Signed2BCD_ROM|Add0~4_combout\,
	combout => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[49]~15_combout\);

-- Location: LCCOMB_X89_Y25_N10
\Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[49]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[49]~16_combout\ = (!\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ROM|Mux0~5_combout\ & ((\Signed2BCD_ROM|Add0~4_combout\))) # 
-- (!\ROM|Mux0~5_combout\ & (\ROM|Mux5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux5~9_combout\,
	datab => \ROM|Mux0~5_combout\,
	datac => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Signed2BCD_ROM|Add0~4_combout\,
	combout => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[49]~16_combout\);

-- Location: LCCOMB_X89_Y25_N12
\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\ = CARRY((\Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[49]~15_combout\) # (\Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[49]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[49]~15_combout\,
	datab => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[49]~16_combout\,
	datad => VCC,
	cout => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\);

-- Location: LCCOMB_X89_Y25_N14
\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\ = CARRY((!\Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[50]~21_combout\ & (!\Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[50]~14_combout\ & 
-- !\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[50]~21_combout\,
	datab => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[50]~14_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\,
	cout => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\);

-- Location: LCCOMB_X89_Y25_N16
\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\ = CARRY((\Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[51]~20_combout\) # ((\Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[51]~13_combout\) # 
-- (!\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[51]~20_combout\,
	datab => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[51]~13_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\,
	cout => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\);

-- Location: LCCOMB_X89_Y25_N18
\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\ = CARRY(((!\Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[52]~19_combout\ & !\Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[52]~12_combout\)) # 
-- (!\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[52]~19_combout\,
	datab => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[52]~12_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\,
	cout => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\);

-- Location: LCCOMB_X89_Y25_N20
\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\ = CARRY((!\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\ & 
-- ((\Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[53]~18_combout\) # (\Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[53]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[53]~18_combout\,
	datab => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[53]~11_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\,
	cout => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\);

-- Location: LCCOMB_X89_Y25_N22
\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[54]~17_combout\ & (!\Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[54]~10_combout\ & 
-- !\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[54]~17_combout\,
	datab => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|StageOut[54]~10_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\,
	cout => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X89_Y25_N24
\Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \Signed2BCD_ROM|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X90_Y25_N2
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \Signed2BCD_ROM|Add0~20_combout\ $ (VCC)
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\Signed2BCD_ROM|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_ROM|Add0~20_combout\,
	datad => VCC,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X90_Y25_N4
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\Signed2BCD_ROM|Add0~19_combout\ & (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\Signed2BCD_ROM|Add0~19_combout\ & 
-- (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\Signed2BCD_ROM|Add0~19_combout\ & !\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_ROM|Add0~19_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X90_Y25_N6
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\Signed2BCD_ROM|Add0~18_combout\ & ((GND) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\Signed2BCD_ROM|Add0~18_combout\ 
-- & (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\Signed2BCD_ROM|Add0~18_combout\) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Add0~18_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X90_Y25_N8
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\Signed2BCD_ROM|Add0~17_combout\ & (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\Signed2BCD_ROM|Add0~17_combout\ & 
-- ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\Signed2BCD_ROM|Add0~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Add0~17_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X90_Y25_N10
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\Signed2BCD_ROM|Add0~16_combout\ & (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\Signed2BCD_ROM|Add0~16_combout\ & 
-- (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\Signed2BCD_ROM|Add0~16_combout\ & !\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_ROM|Add0~16_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X90_Y25_N12
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X92_Y28_N16
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[50]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[50]~26_combout\ = (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[50]~26_combout\);

-- Location: LCCOMB_X89_Y25_N30
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[50]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[50]~51_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ROM|Mux0~5_combout\ & ((\Signed2BCD_ROM|Add0~6_combout\))) # 
-- (!\ROM|Mux0~5_combout\ & (\ROM|Mux4~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux4~13_combout\,
	datab => \ROM|Mux0~5_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Signed2BCD_ROM|Add0~6_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[50]~51_combout\);

-- Location: LCCOMB_X91_Y27_N10
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[54]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[54]~52_combout\ = (\Signed2BCD_ROM|Add0~14_combout\ & (\ROM|Mux0~5_combout\ & \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Add0~14_combout\,
	datac => \ROM|Mux0~5_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[54]~52_combout\);

-- Location: LCCOMB_X91_Y27_N2
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[54]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[54]~29_combout\ = (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[54]~29_combout\);

-- Location: LCCOMB_X88_Y25_N30
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[53]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[53]~53_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ROM|Mux0~5_combout\ & ((\Signed2BCD_ROM|Add0~12_combout\))) # 
-- (!\ROM|Mux0~5_combout\ & (\ROM|Mux1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux1~10_combout\,
	datab => \Signed2BCD_ROM|Add0~12_combout\,
	datac => \ROM|Mux0~5_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[53]~53_combout\);

-- Location: LCCOMB_X92_Y27_N0
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[53]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[53]~30_combout\ = (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[53]~30_combout\);

-- Location: LCCOMB_X92_Y28_N12
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[52]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[52]~24_combout\ = (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[52]~24_combout\);

-- Location: LCCOMB_X88_Y25_N2
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[52]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[52]~49_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ROM|Mux0~5_combout\ & ((\Signed2BCD_ROM|Add0~10_combout\))) # 
-- (!\ROM|Mux0~5_combout\ & (\ROM|Mux2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux0~5_combout\,
	datab => \ROM|Mux2~18_combout\,
	datac => \Signed2BCD_ROM|Add0~10_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[52]~49_combout\);

-- Location: LCCOMB_X88_Y25_N28
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[51]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[51]~50_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ROM|Mux0~5_combout\ & ((\Signed2BCD_ROM|Add0~8_combout\))) # 
-- (!\ROM|Mux0~5_combout\ & (\ROM|Mux3~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux3~11_combout\,
	datab => \Signed2BCD_ROM|Add0~8_combout\,
	datac => \ROM|Mux0~5_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[51]~50_combout\);

-- Location: LCCOMB_X92_Y28_N2
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[51]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[51]~25_combout\ = (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[51]~25_combout\);

-- Location: LCCOMB_X91_Y27_N14
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[49]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[49]~27_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ROM|Mux0~5_combout\ & ((\Signed2BCD_ROM|Add0~4_combout\))) # 
-- (!\ROM|Mux0~5_combout\ & (\ROM|Mux5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux5~9_combout\,
	datab => \Signed2BCD_ROM|Add0~4_combout\,
	datac => \ROM|Mux0~5_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[49]~27_combout\);

-- Location: LCCOMB_X91_Y27_N16
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[49]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[49]~28_combout\ = (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ROM|Mux0~5_combout\ & ((\Signed2BCD_ROM|Add0~4_combout\))) # 
-- (!\ROM|Mux0~5_combout\ & (\ROM|Mux5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux5~9_combout\,
	datab => \Signed2BCD_ROM|Add0~4_combout\,
	datac => \ROM|Mux0~5_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[49]~28_combout\);

-- Location: LCCOMB_X92_Y28_N18
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[49]~27_combout\) # (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[49]~28_combout\)))
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[49]~27_combout\) # (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[49]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[49]~27_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[49]~28_combout\,
	datad => VCC,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X92_Y28_N20
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[50]~26_combout\) # 
-- (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[50]~51_combout\)))) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[50]~26_combout\ & 
-- (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[50]~51_combout\)))
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[50]~26_combout\ & (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[50]~51_combout\ & 
-- !\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[50]~26_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[50]~51_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X92_Y28_N22
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[51]~50_combout\) # 
-- (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[51]~25_combout\))))) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[51]~50_combout\) # 
-- ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[51]~25_combout\) # (GND))))
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[51]~50_combout\) # ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[51]~25_combout\) # 
-- (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[51]~50_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[51]~25_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X92_Y28_N24
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[52]~24_combout\ & (((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) 
-- # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[52]~24_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[52]~49_combout\ & (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[52]~49_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[52]~24_combout\ & !\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[52]~49_combout\)) # 
-- (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[52]~24_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[52]~49_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X92_Y28_N26
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[53]~53_combout\) # 
-- (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[53]~30_combout\)))) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[53]~53_combout\) # 
-- (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[53]~30_combout\)))))
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[53]~53_combout\) # 
-- (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[53]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[53]~53_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[53]~30_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X92_Y28_N28
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[54]~52_combout\) # 
-- (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[54]~29_combout\)))) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[54]~52_combout\ & 
-- (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[54]~29_combout\)))
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ = CARRY((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[54]~52_combout\ & (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[54]~29_combout\ & 
-- !\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[54]~52_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[54]~29_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	cout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\);

-- Location: LCCOMB_X92_Y28_N30
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X92_Y28_N10
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[50]~26_combout\) # 
-- ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[50]~51_combout\)))) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[50]~26_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[50]~51_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\);

-- Location: LCCOMB_X92_Y28_N6
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[51]~50_combout\) # 
-- ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[51]~25_combout\)))) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[51]~50_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[51]~25_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\);

-- Location: LCCOMB_X91_Y27_N12
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~36_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\ROM|Mux0~5_combout\ & ((\Signed2BCD_ROM|Add0~4_combout\))) # 
-- (!\ROM|Mux0~5_combout\ & (\ROM|Mux5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux0~5_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ROM|Mux5~9_combout\,
	datad => \Signed2BCD_ROM|Add0~4_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~36_combout\);

-- Location: LCCOMB_X94_Y28_N0
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~37_combout\ = (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~37_combout\);

-- Location: LCCOMB_X94_Y28_N26
\d1_ROM|decOut_n[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[0]~9_combout\ = (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\ & (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\ & 
-- (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~36_combout\ & !\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~36_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~37_combout\,
	combout => \d1_ROM|decOut_n[0]~9_combout\);

-- Location: LCCOMB_X91_Y27_N24
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~54_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[54]~52_combout\) # 
-- ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ & !\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[54]~52_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~54_combout\);

-- Location: LCCOMB_X92_Y27_N8
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~32_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & 
-- !\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~32_combout\);

-- Location: LCCOMB_X92_Y27_N12
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~56_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[53]~53_combout\) # 
-- ((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[53]~53_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~56_combout\);

-- Location: LCCOMB_X92_Y27_N4
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~33_combout\ = (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~33_combout\);

-- Location: LCCOMB_X92_Y28_N4
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~55_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[52]~49_combout\) # 
-- ((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[52]~49_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~55_combout\);

-- Location: LCCOMB_X92_Y27_N2
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\ = (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\);

-- Location: LCCOMB_X92_Y27_N14
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~55_combout\) # (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\)))
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~55_combout\) # (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~55_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\,
	datad => VCC,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X92_Y27_N16
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~56_combout\) # 
-- (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~33_combout\)))) # (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~56_combout\ & 
-- (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~33_combout\)))
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~56_combout\ & (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~33_combout\ & 
-- !\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~56_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~33_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X92_Y27_N18
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~54_combout\) # 
-- (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~32_combout\)))) # (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~54_combout\) # 
-- (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~32_combout\)))))
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~54_combout\) # 
-- (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~54_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~32_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X92_Y27_N20
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X94_Y27_N22
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[16]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~55_combout\) # 
-- ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~55_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\);

-- Location: LCCOMB_X94_Y27_N8
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[16]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[16]~34_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & 
-- !\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[16]~34_combout\);

-- Location: LCCOMB_X92_Y28_N14
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~57_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[51]~50_combout\) # 
-- ((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[51]~50_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~57_combout\);

-- Location: LCCOMB_X94_Y29_N6
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[15]~51_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~57_combout\) # 
-- ((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~57_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[15]~51_combout\);

-- Location: LCCOMB_X94_Y29_N8
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~34_combout\ = (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~34_combout\);

-- Location: LCCOMB_X94_Y29_N28
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~34_combout\) # (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~34_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~57_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X94_Y29_N30
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[15]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[15]~35_combout\ = (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[15]~35_combout\);

-- Location: LCCOMB_X94_Y27_N12
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[15]~51_combout\) # (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[15]~35_combout\)))
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[15]~51_combout\) # (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[15]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[15]~51_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[15]~35_combout\,
	datad => VCC,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X94_Y27_N14
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\) # 
-- (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[16]~34_combout\)))) # (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\ & 
-- (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[16]~34_combout\)))
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\ & (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[16]~34_combout\ & 
-- !\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[16]~34_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X94_Y27_N4
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[18]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[18]~32_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & 
-- !\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[18]~32_combout\);

-- Location: LCCOMB_X94_Y27_N28
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[18]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[18]~48_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~54_combout\) # 
-- ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & !\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~54_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[18]~48_combout\);

-- Location: LCCOMB_X94_Y27_N10
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[17]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[17]~33_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & 
-- !\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[17]~33_combout\);

-- Location: LCCOMB_X92_Y27_N10
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[17]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~56_combout\) # 
-- ((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~56_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\);

-- Location: LCCOMB_X94_Y27_N16
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[17]~33_combout\) # 
-- (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\)))) # (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[17]~33_combout\) # 
-- (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\)))))
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[17]~33_combout\) # 
-- (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[17]~33_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X94_Y27_N18
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[18]~32_combout\ & (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[18]~48_combout\ & 
-- !\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[18]~32_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[18]~48_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X94_Y27_N20
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X95_Y27_N12
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[22]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[22]~37_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & 
-- !\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[22]~37_combout\);

-- Location: LCCOMB_X94_Y27_N24
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[22]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[22]~53_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\) # 
-- ((!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[16]~50_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[22]~53_combout\);

-- Location: LCCOMB_X94_Y29_N12
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[21]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[21]~54_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[15]~51_combout\) # 
-- ((!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[15]~51_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[21]~54_combout\);

-- Location: LCCOMB_X95_Y27_N2
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[21]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[21]~38_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & 
-- !\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[21]~38_combout\);

-- Location: LCCOMB_X92_Y28_N0
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~58_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[50]~51_combout\) # 
-- ((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[50]~51_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~58_combout\);

-- Location: LCCOMB_X94_Y29_N14
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[20]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[20]~55_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~58_combout\) # 
-- ((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datac => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~58_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[20]~55_combout\);

-- Location: LCCOMB_X94_Y29_N20
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~35_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & 
-- !\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~35_combout\);

-- Location: LCCOMB_X94_Y29_N2
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~58_combout\) # (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~58_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~35_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X95_Y27_N8
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[20]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[20]~39_combout\ = (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[20]~39_combout\);

-- Location: LCCOMB_X95_Y27_N22
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[20]~55_combout\) # (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[20]~39_combout\)))
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[20]~55_combout\) # (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[20]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[20]~55_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[20]~39_combout\,
	datad => VCC,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X95_Y27_N24
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[21]~54_combout\) # 
-- (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[21]~38_combout\)))) # (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[21]~54_combout\ & 
-- (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[21]~38_combout\)))
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[21]~54_combout\ & (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[21]~38_combout\ & 
-- !\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[21]~54_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[21]~38_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X95_Y27_N26
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[22]~37_combout\) # 
-- (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[22]~53_combout\)))) # (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[22]~37_combout\) # 
-- (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[22]~53_combout\)))))
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[22]~37_combout\) # 
-- (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[22]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[22]~37_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[22]~53_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X94_Y27_N26
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[23]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[23]~36_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & 
-- !\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[23]~36_combout\);

-- Location: LCCOMB_X94_Y27_N6
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[23]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[23]~52_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\) # 
-- ((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[17]~49_combout\,
	datad => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[23]~52_combout\);

-- Location: LCCOMB_X95_Y27_N28
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[23]~36_combout\ & (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[23]~52_combout\ & 
-- !\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[23]~36_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[23]~52_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X95_Y27_N30
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X95_Y27_N14
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[28]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[28]~40_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & 
-- !\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[28]~40_combout\);

-- Location: LCCOMB_X95_Y27_N0
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[28]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[28]~56_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[22]~53_combout\) # 
-- ((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[22]~53_combout\,
	datac => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[28]~56_combout\);

-- Location: LCCOMB_X95_Y27_N6
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[27]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[27]~57_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[21]~54_combout\) # 
-- ((!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[21]~54_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[27]~57_combout\);

-- Location: LCCOMB_X95_Y28_N24
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[27]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[27]~41_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & 
-- !\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[27]~41_combout\);

-- Location: LCCOMB_X95_Y27_N4
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[26]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[26]~58_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[20]~55_combout\) # 
-- ((!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[20]~55_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[26]~58_combout\);

-- Location: LCCOMB_X95_Y28_N18
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[26]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[26]~42_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & 
-- !\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[26]~42_combout\);

-- Location: LCCOMB_X94_Y28_N16
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~36_combout\) # (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~36_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~37_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\);

-- Location: LCCOMB_X95_Y28_N4
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[25]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[25]~43_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ & 
-- !\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	datad => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[25]~43_combout\);

-- Location: LCCOMB_X94_Y28_N6
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[25]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[25]~59_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~36_combout\) # 
-- ((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~36_combout\,
	datac => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[25]~59_combout\);

-- Location: LCCOMB_X95_Y28_N8
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[25]~43_combout\) # (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[25]~59_combout\)))
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[25]~43_combout\) # (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[25]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[25]~43_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[25]~59_combout\,
	datad => VCC,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X95_Y28_N10
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[26]~58_combout\) # 
-- (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[26]~42_combout\)))) # (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[26]~58_combout\ & 
-- (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[26]~42_combout\)))
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[26]~58_combout\ & (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[26]~42_combout\ & 
-- !\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[26]~58_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[26]~42_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X95_Y28_N12
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[27]~57_combout\) # 
-- (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[27]~41_combout\)))) # (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[27]~57_combout\) # 
-- (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[27]~41_combout\)))))
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[27]~57_combout\) # 
-- (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[27]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[27]~57_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[27]~41_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X95_Y28_N14
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[28]~40_combout\ & (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[28]~56_combout\ & 
-- !\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[28]~40_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[28]~56_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X95_Y28_N16
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X95_Y28_N2
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[33]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[33]~60_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[27]~57_combout\) # 
-- ((!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[27]~57_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[33]~60_combout\);

-- Location: LCCOMB_X96_Y28_N8
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[33]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[33]~44_combout\ = (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[33]~44_combout\);

-- Location: LCCOMB_X95_Y28_N26
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[32]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[32]~61_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[26]~58_combout\) # 
-- ((!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[26]~58_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[32]~61_combout\);

-- Location: LCCOMB_X96_Y28_N14
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[32]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[32]~45_combout\ = (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[32]~45_combout\);

-- Location: LCCOMB_X95_Y28_N0
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[31]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[31]~62_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[25]~59_combout\) # 
-- ((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ & !\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[25]~59_combout\,
	datad => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[31]~62_combout\);

-- Location: LCCOMB_X96_Y28_N16
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[31]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[31]~46_combout\ = (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[31]~46_combout\);

-- Location: LCCOMB_X91_Y27_N26
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[48]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[48]~40_combout\ = (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ROM|Mux0~5_combout\ & (\Signed2BCD_ROM|Add0~2_combout\)) # (!\ROM|Mux0~5_combout\ 
-- & ((\ROM|Mux6~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Add0~2_combout\,
	datab => \ROM|Mux6~11_combout\,
	datac => \ROM|Mux0~5_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[48]~40_combout\);

-- Location: LCCOMB_X91_Y27_N4
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[48]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[48]~39_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ROM|Mux0~5_combout\ & (\Signed2BCD_ROM|Add0~2_combout\)) # (!\ROM|Mux0~5_combout\ 
-- & ((\ROM|Mux6~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Add0~2_combout\,
	datab => \ROM|Mux6~11_combout\,
	datac => \ROM|Mux0~5_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[48]~39_combout\);

-- Location: LCCOMB_X91_Y27_N0
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[48]~40_combout\) # (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[48]~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[48]~40_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[48]~39_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X91_Y27_N18
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~38_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\ROM|Mux0~5_combout\ & ((\Signed2BCD_ROM|Add0~2_combout\))) # 
-- (!\ROM|Mux0~5_combout\ & (\ROM|Mux6~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|Mux0~5_combout\,
	datab => \ROM|Mux6~11_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_ROM|Add0~2_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~38_combout\);

-- Location: LCCOMB_X96_Y28_N12
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[30]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[30]~63_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~38_combout\) # 
-- ((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datac => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~38_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[30]~63_combout\);

-- Location: LCCOMB_X96_Y28_N10
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\ = (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\);

-- Location: LCCOMB_X96_Y28_N0
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~38_combout\) # (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~38_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\);

-- Location: LCCOMB_X96_Y28_N28
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[30]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[30]~47_combout\ = (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[30]~47_combout\);

-- Location: LCCOMB_X96_Y28_N18
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ = CARRY((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[30]~63_combout\) # (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[30]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[30]~63_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[30]~47_combout\,
	datad => VCC,
	cout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\);

-- Location: LCCOMB_X96_Y28_N20
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ = CARRY((!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[31]~62_combout\ & (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[31]~46_combout\ & 
-- !\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[31]~62_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[31]~46_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\,
	cout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\);

-- Location: LCCOMB_X96_Y28_N22
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ = CARRY((!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ & 
-- ((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[32]~61_combout\) # (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[32]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[32]~61_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[32]~45_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\,
	cout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\);

-- Location: LCCOMB_X96_Y28_N24
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[33]~60_combout\ & (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[33]~44_combout\ & 
-- !\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[33]~60_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|StageOut[33]~44_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\,
	cout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X96_Y28_N26
\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X95_Y27_N16
\d1_ROM|decOut_n~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n~3_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \d1_ROM|decOut_n~3_combout\);

-- Location: LCCOMB_X96_Y28_N4
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~38_combout\) # ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ & 
-- !\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~38_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\);

-- Location: LCCOMB_X94_Y28_N12
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~36_combout\) # ((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~36_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\);

-- Location: LCCOMB_X97_Y27_N20
\d1_ROM|decOut_n[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[0]~10_combout\ = ((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\ & !\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\)) # 
-- (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\,
	combout => \d1_ROM|decOut_n[0]~10_combout\);

-- Location: LCCOMB_X97_Y27_N22
\d1_ROM|decOut_n[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[0]~11_combout\ = (\d1_ROM|decOut_n[0]~9_combout\) # ((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\ & ((\d1_ROM|decOut_n~3_combout\) # (!\d1_ROM|decOut_n[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1_ROM|decOut_n[0]~9_combout\,
	datab => \d1_ROM|decOut_n~3_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\,
	datad => \d1_ROM|decOut_n[0]~10_combout\,
	combout => \d1_ROM|decOut_n[0]~11_combout\);

-- Location: LCCOMB_X92_Y27_N6
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[53]~30_combout\) # 
-- (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[53]~53_combout\)))) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[53]~30_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[53]~53_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\);

-- Location: LCCOMB_X92_Y28_N8
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[52]~24_combout\) # 
-- ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[52]~49_combout\)))) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[52]~24_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[52]~49_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\);

-- Location: LCCOMB_X91_Y27_N28
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~46_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[54]~52_combout\) # 
-- ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[54]~29_combout\)))) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[54]~52_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[54]~29_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~46_combout\);

-- Location: LCCOMB_X97_Y27_N4
\d1_ROM|decOut_n[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[2]~12_combout\ = (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\ & (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\ $ 
-- (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~46_combout\,
	combout => \d1_ROM|decOut_n[2]~12_combout\);

-- Location: LCCOMB_X96_Y27_N24
\d1_ROM|decOut_n[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[0]~6_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\) # 
-- ((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\ & !\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\)))) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\ & 
-- (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\ & (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\ & !\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\,
	combout => \d1_ROM|decOut_n[0]~6_combout\);

-- Location: LCCOMB_X97_Y27_N10
\d1_ROM|decOut_n[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[0]~5_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\ & (((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\ & 
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\)) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\))) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\ & 
-- (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\,
	combout => \d1_ROM|decOut_n[0]~5_combout\);

-- Location: LCCOMB_X97_Y27_N12
\d1_ROM|decOut_n[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[0]~7_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\ & (((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\ & \d1_ROM|decOut_n[0]~5_combout\)))) # 
-- (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\ & (\d1_ROM|decOut_n[0]~6_combout\ & (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\,
	datab => \d1_ROM|decOut_n[0]~6_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\,
	datad => \d1_ROM|decOut_n[0]~5_combout\,
	combout => \d1_ROM|decOut_n[0]~7_combout\);

-- Location: LCCOMB_X92_Y27_N22
\d1_ROM|decOut_n[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[0]~2_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~54_combout\ & (((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~55_combout\ & 
-- !\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\)))) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~54_combout\ & (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~32_combout\ $ 
-- (((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~55_combout\) # (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~54_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~32_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~55_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\,
	combout => \d1_ROM|decOut_n[0]~2_combout\);

-- Location: LCCOMB_X97_Y27_N16
\d1_ROM|decOut_n[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[0]~4_combout\ = (\d1_ROM|decOut_n~3_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\ & (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\ & 
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\)) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\ & (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\,
	datad => \d1_ROM|decOut_n~3_combout\,
	combout => \d1_ROM|decOut_n[0]~4_combout\);

-- Location: LCCOMB_X97_Y27_N26
\d1_ROM|decOut_n[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[0]~8_combout\ = (\d1_ROM|decOut_n[0]~2_combout\ & ((\d1_ROM|decOut_n[0]~7_combout\) # (\d1_ROM|decOut_n[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1_ROM|decOut_n[0]~7_combout\,
	datac => \d1_ROM|decOut_n[0]~2_combout\,
	datad => \d1_ROM|decOut_n[0]~4_combout\,
	combout => \d1_ROM|decOut_n[0]~8_combout\);

-- Location: LCCOMB_X97_Y27_N6
\d1_ROM|decOut_n[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[0]~13_combout\ = (\d1_ROM|decOut_n[0]~8_combout\) # ((\d1_ROM|decOut_n[0]~11_combout\ & \d1_ROM|decOut_n[2]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1_ROM|decOut_n[0]~11_combout\,
	datab => \d1_ROM|decOut_n[2]~12_combout\,
	datac => \d1_ROM|decOut_n[0]~8_combout\,
	combout => \d1_ROM|decOut_n[0]~13_combout\);

-- Location: LCCOMB_X97_Y27_N24
\d1_ROM|decOut_n[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[1]~17_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\) # 
-- ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\) # (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\,
	combout => \d1_ROM|decOut_n[1]~17_combout\);

-- Location: LCCOMB_X95_Y27_N18
\d1_ROM|decOut_n~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n~14_combout\ = (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\) # (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \d1_ROM|decOut_n~14_combout\);

-- Location: LCCOMB_X97_Y27_N0
\d1_ROM|decOut_n[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[1]~15_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\ & (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\ & 
-- (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\ & \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\))) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\ & 
-- (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\,
	combout => \d1_ROM|decOut_n[1]~15_combout\);

-- Location: LCCOMB_X97_Y27_N18
\d1_ROM|decOut_n[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[1]~16_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\ & ((\d1_ROM|decOut_n[1]~15_combout\) # ((\d1_ROM|decOut_n~14_combout\ & 
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\)))) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\ & (\d1_ROM|decOut_n~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1_ROM|decOut_n~14_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\,
	datad => \d1_ROM|decOut_n[1]~15_combout\,
	combout => \d1_ROM|decOut_n[1]~16_combout\);

-- Location: LCCOMB_X97_Y27_N14
\d1_ROM|decOut_n[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[1]~18_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\ & ((\d1_ROM|decOut_n[1]~16_combout\))) # 
-- (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\ & (\d1_ROM|decOut_n[1]~17_combout\)))) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\ & 
-- ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\ & (\d1_ROM|decOut_n[1]~17_combout\)) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\ & ((\d1_ROM|decOut_n[1]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\,
	datab => \d1_ROM|decOut_n[1]~17_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\,
	datad => \d1_ROM|decOut_n[1]~16_combout\,
	combout => \d1_ROM|decOut_n[1]~18_combout\);

-- Location: LCCOMB_X97_Y27_N8
\d1_ROM|decOut_n[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[1]~19_combout\ = (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\ & (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\ & 
-- ((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\,
	combout => \d1_ROM|decOut_n[1]~19_combout\);

-- Location: LCCOMB_X97_Y27_N2
\d1_ROM|decOut_n[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[1]~20_combout\ = (\d1_ROM|decOut_n[1]~19_combout\) # ((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\ & (\d1_ROM|decOut_n[0]~10_combout\ & \d1_ROM|decOut_n~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\,
	datab => \d1_ROM|decOut_n[0]~10_combout\,
	datac => \d1_ROM|decOut_n[1]~19_combout\,
	datad => \d1_ROM|decOut_n~14_combout\,
	combout => \d1_ROM|decOut_n[1]~20_combout\);

-- Location: LCCOMB_X97_Y27_N28
\d1_ROM|decOut_n[1]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[1]~21_combout\ = (\d1_ROM|decOut_n[0]~2_combout\ & (((\d1_ROM|decOut_n[1]~18_combout\)))) # (!\d1_ROM|decOut_n[0]~2_combout\ & (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\ & 
-- ((\d1_ROM|decOut_n[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1_ROM|decOut_n[0]~2_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\,
	datac => \d1_ROM|decOut_n[1]~18_combout\,
	datad => \d1_ROM|decOut_n[1]~20_combout\,
	combout => \d1_ROM|decOut_n[1]~21_combout\);

-- Location: LCCOMB_X98_Y27_N22
\d1_ROM|decOut_n[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[2]~25_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\ & 
-- ((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\))) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\ & 
-- ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\,
	combout => \d1_ROM|decOut_n[2]~25_combout\);

-- Location: LCCOMB_X98_Y27_N4
\d1_ROM|decOut_n[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[2]~22_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\ & (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\ & 
-- (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\ & \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\))) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\ & 
-- (((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\,
	combout => \d1_ROM|decOut_n[2]~22_combout\);

-- Location: LCCOMB_X98_Y27_N10
\d1_ROM|decOut_n[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[6]~23_combout\ = (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\ & (((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\ & 
-- !\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\)) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\,
	combout => \d1_ROM|decOut_n[6]~23_combout\);

-- Location: LCCOMB_X98_Y27_N24
\d1_ROM|decOut_n[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[2]~24_combout\ = (\d1_ROM|decOut_n[0]~2_combout\ & (((\d1_ROM|decOut_n[2]~22_combout\)))) # (!\d1_ROM|decOut_n[0]~2_combout\ & (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\ & 
-- ((\d1_ROM|decOut_n[6]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1_ROM|decOut_n[0]~2_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\,
	datac => \d1_ROM|decOut_n[2]~22_combout\,
	datad => \d1_ROM|decOut_n[6]~23_combout\,
	combout => \d1_ROM|decOut_n[2]~24_combout\);

-- Location: LCCOMB_X97_Y27_N30
\d1_ROM|decOut_n[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[2]~26_combout\ = (\d1_ROM|decOut_n~14_combout\ & ((\d1_ROM|decOut_n[2]~24_combout\) # ((\d1_ROM|decOut_n[2]~25_combout\ & \d1_ROM|decOut_n[2]~12_combout\)))) # (!\d1_ROM|decOut_n~14_combout\ & (\d1_ROM|decOut_n[2]~25_combout\ & 
-- (\d1_ROM|decOut_n[2]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1_ROM|decOut_n~14_combout\,
	datab => \d1_ROM|decOut_n[2]~25_combout\,
	datac => \d1_ROM|decOut_n[2]~12_combout\,
	datad => \d1_ROM|decOut_n[2]~24_combout\,
	combout => \d1_ROM|decOut_n[2]~26_combout\);

-- Location: LCCOMB_X98_Y28_N4
\d1_ROM|decOut_n[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[3]~35_combout\ = (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\ & (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~46_combout\ & 
-- ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~46_combout\,
	combout => \d1_ROM|decOut_n[3]~35_combout\);

-- Location: LCCOMB_X95_Y27_N20
\d1_ROM|decOut_n[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[3]~27_combout\ = (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \d1_ROM|decOut_n[3]~27_combout\);

-- Location: LCCOMB_X98_Y27_N16
\d1_ROM|decOut_n[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[6]~29_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\) # 
-- (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\))) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\ & (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\ & 
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\,
	combout => \d1_ROM|decOut_n[6]~29_combout\);

-- Location: LCCOMB_X98_Y27_N2
\d1_ROM|decOut_n[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[6]~30_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\) # 
-- ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\ & \d1_ROM|decOut_n[6]~29_combout\)))) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\ & 
-- (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\) # (\d1_ROM|decOut_n[6]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\,
	datad => \d1_ROM|decOut_n[6]~29_combout\,
	combout => \d1_ROM|decOut_n[6]~30_combout\);

-- Location: LCCOMB_X98_Y27_N0
\d1_ROM|decOut_n[6]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[6]~31_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~46_combout\ & (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\ $ ((\d1_ROM|decOut_n[6]~30_combout\)))) # 
-- (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~46_combout\ & (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\ & ((\d1_ROM|decOut_n[6]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\,
	datab => \d1_ROM|decOut_n[6]~30_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~46_combout\,
	datad => \d1_ROM|decOut_n[6]~23_combout\,
	combout => \d1_ROM|decOut_n[6]~31_combout\);

-- Location: LCCOMB_X98_Y28_N2
\d1_ROM|decOut_n[6]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[6]~32_combout\ = (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\ & \d1_ROM|decOut_n[6]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\,
	datad => \d1_ROM|decOut_n[6]~31_combout\,
	combout => \d1_ROM|decOut_n[6]~32_combout\);

-- Location: LCCOMB_X98_Y27_N20
\d1_ROM|decOut_n[3]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[3]~57_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\ & (((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~46_combout\) # 
-- (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\)) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\))) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\ & 
-- ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~46_combout\))) # 
-- (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\ & (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~46_combout\ & \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~46_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\,
	combout => \d1_ROM|decOut_n[3]~57_combout\);

-- Location: LCCOMB_X98_Y27_N26
\d1_ROM|decOut_n[3]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[3]~58_combout\ = (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\ & ((\d1_ROM|decOut_n[3]~57_combout\))) # 
-- (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\ & (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\,
	datad => \d1_ROM|decOut_n[3]~57_combout\,
	combout => \d1_ROM|decOut_n[3]~58_combout\);

-- Location: LCCOMB_X98_Y28_N16
\d1_ROM|decOut_n[3]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[3]~28_combout\ = (\d1_ROM|decOut_n[0]~9_combout\ & (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\ & (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\ & 
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1_ROM|decOut_n[0]~9_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~46_combout\,
	combout => \d1_ROM|decOut_n[3]~28_combout\);

-- Location: LCCOMB_X98_Y28_N28
\d1_ROM|decOut_n[3]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[3]~33_combout\ = (\d1_ROM|decOut_n[6]~32_combout\ & (\d1_ROM|decOut_n[3]~27_combout\)) # (!\d1_ROM|decOut_n[6]~32_combout\ & (((\d1_ROM|decOut_n[3]~58_combout\) # (\d1_ROM|decOut_n[3]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1_ROM|decOut_n[3]~27_combout\,
	datab => \d1_ROM|decOut_n[6]~32_combout\,
	datac => \d1_ROM|decOut_n[3]~58_combout\,
	datad => \d1_ROM|decOut_n[3]~28_combout\,
	combout => \d1_ROM|decOut_n[3]~33_combout\);

-- Location: LCCOMB_X98_Y28_N30
\d1_ROM|decOut_n[3]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[3]~34_combout\ = (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\ & !\d1_ROM|decOut_n[6]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\,
	datad => \d1_ROM|decOut_n[6]~31_combout\,
	combout => \d1_ROM|decOut_n[3]~34_combout\);

-- Location: LCCOMB_X98_Y28_N6
\d1_ROM|decOut_n[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[3]~38_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\ & (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\)) # 
-- (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\ & (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\ & ((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\) # 
-- (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\,
	combout => \d1_ROM|decOut_n[3]~38_combout\);

-- Location: LCCOMB_X98_Y28_N10
\d1_ROM|decOut_n[3]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[3]~36_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\ & (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\ & 
-- (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\))) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\ & (((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~46_combout\,
	combout => \d1_ROM|decOut_n[3]~36_combout\);

-- Location: LCCOMB_X98_Y28_N8
\d1_ROM|decOut_n[3]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[3]~37_combout\ = (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\ & (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\ & \d1_ROM|decOut_n[3]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\,
	datad => \d1_ROM|decOut_n[3]~36_combout\,
	combout => \d1_ROM|decOut_n[3]~37_combout\);

-- Location: LCCOMB_X98_Y28_N20
\d1_ROM|decOut_n[3]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[3]~39_combout\ = (\d1_ROM|decOut_n[3]~37_combout\) # ((\d1_ROM|decOut_n[3]~38_combout\ & (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\ & 
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1_ROM|decOut_n[3]~38_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\,
	datac => \d1_ROM|decOut_n[3]~37_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~46_combout\,
	combout => \d1_ROM|decOut_n[3]~39_combout\);

-- Location: LCCOMB_X98_Y28_N14
\d1_ROM|decOut_n[3]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[3]~40_combout\ = (\d1_ROM|decOut_n[3]~34_combout\ & ((\d1_ROM|decOut_n[3]~35_combout\) # ((\d1_ROM|decOut_n[3]~39_combout\)))) # (!\d1_ROM|decOut_n[3]~34_combout\ & (((\d1_ROM|decOut_n[3]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1_ROM|decOut_n[3]~35_combout\,
	datab => \d1_ROM|decOut_n[3]~33_combout\,
	datac => \d1_ROM|decOut_n[3]~34_combout\,
	datad => \d1_ROM|decOut_n[3]~39_combout\,
	combout => \d1_ROM|decOut_n[3]~40_combout\);

-- Location: LCCOMB_X95_Y27_N10
\d1_ROM|decOut_n[4]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[4]~41_combout\ = (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))) # (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)))) # (!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((!\Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Signed2BCD_ROM|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \d1_ROM|decOut_n[4]~41_combout\);

-- Location: LCCOMB_X98_Y27_N6
\d1_ROM|decOut_n[5]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[5]~47_combout\ = (\d1_ROM|decOut_n~3_combout\ & (((!\d1_ROM|decOut_n[0]~2_combout\)) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\))) # (!\d1_ROM|decOut_n~3_combout\ & (((!\d1_ROM|decOut_n[0]~2_combout\ 
-- & !\d1_ROM|decOut_n[6]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\,
	datab => \d1_ROM|decOut_n~3_combout\,
	datac => \d1_ROM|decOut_n[0]~2_combout\,
	datad => \d1_ROM|decOut_n[6]~23_combout\,
	combout => \d1_ROM|decOut_n[5]~47_combout\);

-- Location: LCCOMB_X98_Y27_N30
\d1_ROM|decOut_n[5]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[5]~45_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\ & (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\ & 
-- (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\ & \d1_ROM|decOut_n~3_combout\))) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\ & 
-- (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\ & (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\,
	datad => \d1_ROM|decOut_n~3_combout\,
	combout => \d1_ROM|decOut_n[5]~45_combout\);

-- Location: LCCOMB_X98_Y27_N28
\d1_ROM|decOut_n[5]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[5]~46_combout\ = (\d1_ROM|decOut_n[0]~2_combout\ & (\d1_ROM|decOut_n[5]~45_combout\ & \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1_ROM|decOut_n[0]~2_combout\,
	datac => \d1_ROM|decOut_n[5]~45_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\,
	combout => \d1_ROM|decOut_n[5]~46_combout\);

-- Location: LCCOMB_X94_Y28_N24
\d1_ROM|decOut_n[0]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[0]~42_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~38_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~37_combout\) # 
-- ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~36_combout\)))) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~38_combout\ & (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\ & 
-- ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~37_combout\) # (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~38_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~37_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~36_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\,
	combout => \d1_ROM|decOut_n[0]~42_combout\);

-- Location: LCCOMB_X98_Y27_N18
\d1_ROM|decOut_n[5]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[5]~43_combout\ = (\d1_ROM|decOut_n[0]~2_combout\ & (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\ & (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\))) # 
-- (!\d1_ROM|decOut_n[0]~2_combout\ & (((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\) # (\d1_ROM|decOut_n[0]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\,
	datab => \d1_ROM|decOut_n[0]~2_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\,
	datad => \d1_ROM|decOut_n[0]~42_combout\,
	combout => \d1_ROM|decOut_n[5]~43_combout\);

-- Location: LCCOMB_X98_Y27_N12
\d1_ROM|decOut_n[5]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[5]~44_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\ & (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\ & \d1_ROM|decOut_n[5]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\,
	datad => \d1_ROM|decOut_n[5]~43_combout\,
	combout => \d1_ROM|decOut_n[5]~44_combout\);

-- Location: LCCOMB_X98_Y27_N8
\d1_ROM|decOut_n[5]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[5]~48_combout\ = (\d1_ROM|decOut_n[5]~46_combout\) # ((\d1_ROM|decOut_n[5]~44_combout\) # ((\d1_ROM|decOut_n[5]~47_combout\ & !\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1_ROM|decOut_n[5]~47_combout\,
	datab => \d1_ROM|decOut_n[5]~46_combout\,
	datac => \d1_ROM|decOut_n[5]~44_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\,
	combout => \d1_ROM|decOut_n[5]~48_combout\);

-- Location: LCCOMB_X94_Y28_N18
\d1_ROM|decOut_n[6]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[6]~51_combout\ = ((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\ & (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~36_combout\ & 
-- !\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~37_combout\))) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~36_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~37_combout\,
	combout => \d1_ROM|decOut_n[6]~51_combout\);

-- Location: LCCOMB_X98_Y28_N0
\d1_ROM|decOut_n[6]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[6]~49_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\ & (((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\ & 
-- !\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\)))) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\ & 
-- (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\)) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\ & ((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~60_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\,
	combout => \d1_ROM|decOut_n[6]~49_combout\);

-- Location: LCCOMB_X98_Y28_N18
\d1_ROM|decOut_n[6]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[6]~50_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\ & (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\ & 
-- (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\))) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\ & (((\d1_ROM|decOut_n[6]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~59_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\,
	datad => \d1_ROM|decOut_n[6]~49_combout\,
	combout => \d1_ROM|decOut_n[6]~50_combout\);

-- Location: LCCOMB_X98_Y28_N12
\d1_ROM|decOut_n[6]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[6]~52_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~46_combout\ & (((\d1_ROM|decOut_n[6]~50_combout\)))) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~46_combout\ & 
-- (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\ & (\d1_ROM|decOut_n[6]~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~46_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\,
	datac => \d1_ROM|decOut_n[6]~51_combout\,
	datad => \d1_ROM|decOut_n[6]~50_combout\,
	combout => \d1_ROM|decOut_n[6]~52_combout\);

-- Location: LCCOMB_X98_Y27_N14
\d1_ROM|decOut_n[6]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[6]~53_combout\ = (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\ & (!\d1_ROM|decOut_n[0]~2_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\) # 
-- (\d1_ROM|decOut_n[0]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\,
	datac => \d1_ROM|decOut_n[0]~2_combout\,
	datad => \d1_ROM|decOut_n[0]~42_combout\,
	combout => \d1_ROM|decOut_n[6]~53_combout\);

-- Location: LCCOMB_X98_Y28_N26
\d1_ROM|decOut_n[6]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[6]~54_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\ & (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\ & 
-- (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\ & !\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~45_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~43_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~42_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~46_combout\,
	combout => \d1_ROM|decOut_n[6]~54_combout\);

-- Location: LCCOMB_X98_Y28_N24
\d1_ROM|decOut_n[6]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[6]~55_combout\ = (\d1_ROM|decOut_n[6]~32_combout\ & (((!\d1_ROM|decOut_n[3]~27_combout\)))) # (!\d1_ROM|decOut_n[6]~32_combout\ & ((\d1_ROM|decOut_n[6]~53_combout\) # ((\d1_ROM|decOut_n[6]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1_ROM|decOut_n[6]~53_combout\,
	datab => \d1_ROM|decOut_n[6]~32_combout\,
	datac => \d1_ROM|decOut_n[6]~54_combout\,
	datad => \d1_ROM|decOut_n[3]~27_combout\,
	combout => \d1_ROM|decOut_n[6]~55_combout\);

-- Location: LCCOMB_X98_Y28_N22
\d1_ROM|decOut_n[6]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \d1_ROM|decOut_n[6]~56_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\ & (((\d1_ROM|decOut_n[6]~55_combout\)))) # (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\ & 
-- ((\d1_ROM|decOut_n[6]~31_combout\ & ((\d1_ROM|decOut_n[6]~55_combout\))) # (!\d1_ROM|decOut_n[6]~31_combout\ & (\d1_ROM|decOut_n[6]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d1_ROM|decOut_n[6]~52_combout\,
	datab => \d1_ROM|decOut_n[6]~55_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~44_combout\,
	datad => \d1_ROM|decOut_n[6]~31_combout\,
	combout => \d1_ROM|decOut_n[6]~56_combout\);

-- Location: LCCOMB_X92_Y27_N24
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~55_combout\) # (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\)))
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~55_combout\) # (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~55_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~31_combout\,
	datad => VCC,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X92_Y27_N26
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~56_combout\) # 
-- (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~33_combout\)))) # (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~56_combout\ & 
-- (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~33_combout\)))
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~56_combout\ & (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~33_combout\ & 
-- !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~56_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~33_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X92_Y27_N28
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~54_combout\) # 
-- (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~32_combout\)))) # (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~54_combout\) # 
-- (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~32_combout\)))))
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~54_combout\) # 
-- (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~54_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~32_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X92_Y27_N30
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X94_Y27_N30
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[27]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[27]~70_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~54_combout\) # 
-- ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & !\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[63]~54_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[27]~70_combout\);

-- Location: LCCOMB_X92_Y29_N2
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[27]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[27]~44_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & 
-- !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[27]~44_combout\);

-- Location: LCCOMB_X92_Y29_N30
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[26]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[26]~45_combout\ = (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[26]~45_combout\);

-- Location: LCCOMB_X92_Y29_N20
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[26]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[26]~71_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~56_combout\) # 
-- ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[62]~56_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[26]~71_combout\);

-- Location: LCCOMB_X92_Y29_N22
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[25]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[25]~72_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~55_combout\) # 
-- ((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[61]~55_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[25]~72_combout\);

-- Location: LCCOMB_X92_Y29_N0
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[25]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[25]~46_combout\ = (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[25]~46_combout\);

-- Location: LCCOMB_X92_Y29_N24
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~57_combout\) # (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~57_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~34_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X92_Y29_N26
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[24]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[24]~47_combout\ = (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[24]~47_combout\);

-- Location: LCCOMB_X92_Y29_N28
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[24]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[24]~73_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~57_combout\) # 
-- ((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[60]~57_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[24]~73_combout\);

-- Location: LCCOMB_X92_Y29_N4
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[24]~47_combout\) # (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[24]~73_combout\)))
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[24]~47_combout\) # (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[24]~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[24]~47_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[24]~73_combout\,
	datad => VCC,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X92_Y29_N6
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[25]~72_combout\) # 
-- (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[25]~46_combout\)))) # (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[25]~72_combout\ & 
-- (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[25]~46_combout\)))
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[25]~72_combout\ & (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[25]~46_combout\ & 
-- !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[25]~72_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[25]~46_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X92_Y29_N8
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[26]~45_combout\) # 
-- (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[26]~71_combout\)))) # (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[26]~45_combout\) # 
-- (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[26]~71_combout\)))))
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[26]~45_combout\) # 
-- (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[26]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[26]~45_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[26]~71_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X92_Y29_N10
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[27]~70_combout\) # 
-- (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[27]~44_combout\)))) # (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[27]~70_combout\ & 
-- (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[27]~44_combout\)))
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[27]~70_combout\ & (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[27]~44_combout\ & 
-- !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[27]~70_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[27]~44_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X92_Y29_N12
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X95_Y29_N28
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[36]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[36]~48_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & 
-- !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[36]~48_combout\);

-- Location: LCCOMB_X95_Y29_N8
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[36]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[36]~74_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[27]~70_combout\) # 
-- ((!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[27]~70_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[36]~74_combout\);

-- Location: LCCOMB_X95_Y29_N6
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[35]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[35]~49_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & 
-- !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[35]~49_combout\);

-- Location: LCCOMB_X92_Y29_N14
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[35]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[35]~75_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[26]~71_combout\) # 
-- ((!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[26]~71_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[35]~75_combout\);

-- Location: LCCOMB_X92_Y29_N16
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[34]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[34]~76_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[25]~72_combout\) # 
-- ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[25]~72_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[34]~76_combout\);

-- Location: LCCOMB_X94_Y29_N18
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[34]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[34]~50_combout\ = (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[34]~50_combout\);

-- Location: LCCOMB_X95_Y29_N24
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[33]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[33]~51_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & 
-- !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[33]~51_combout\);

-- Location: LCCOMB_X92_Y29_N18
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[33]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[33]~77_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[24]~73_combout\) # 
-- ((!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[24]~73_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[33]~77_combout\);

-- Location: LCCOMB_X94_Y29_N16
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[32]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[32]~78_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~58_combout\) # 
-- ((!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~58_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[32]~78_combout\);

-- Location: LCCOMB_X94_Y29_N24
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~58_combout\) # (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~58_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[59]~35_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X95_Y29_N2
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[32]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[32]~52_combout\ = (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[32]~52_combout\);

-- Location: LCCOMB_X95_Y29_N12
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[32]~78_combout\) # (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[32]~52_combout\)))
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[32]~78_combout\) # (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[32]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[32]~78_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[32]~52_combout\,
	datad => VCC,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X95_Y29_N14
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[33]~51_combout\) # 
-- (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[33]~77_combout\)))) # (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[33]~51_combout\ & 
-- (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[33]~77_combout\)))
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[33]~51_combout\ & (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[33]~77_combout\ & 
-- !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[33]~51_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[33]~77_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X95_Y29_N16
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[34]~76_combout\) # 
-- (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[34]~50_combout\)))) # (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[34]~76_combout\) # 
-- (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[34]~50_combout\)))))
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[34]~76_combout\) # 
-- (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[34]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[34]~76_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[34]~50_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X95_Y29_N18
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[35]~49_combout\) # 
-- (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[35]~75_combout\)))) # (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[35]~49_combout\ & 
-- (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[35]~75_combout\)))
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[35]~49_combout\ & (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[35]~75_combout\ & 
-- !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[35]~49_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[35]~75_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X95_Y29_N20
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[36]~48_combout\) # 
-- (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[36]~74_combout\))))) # (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[36]~48_combout\) # 
-- ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[36]~74_combout\) # (GND))))
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[36]~48_combout\) # ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[36]~74_combout\) # 
-- (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[36]~48_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[36]~74_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X95_Y29_N22
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X94_Y28_N14
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[40]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[40]~84_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~36_combout\) # 
-- ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~36_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[40]~84_combout\);

-- Location: LCCOMB_X94_Y28_N22
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~36_combout\) # (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~36_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[58]~37_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\);

-- Location: LCCOMB_X94_Y28_N20
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[40]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[40]~58_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ & 
-- !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[40]~58_combout\);

-- Location: LCCOMB_X95_Y31_N16
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[40]~84_combout\) # (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[40]~58_combout\)))
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[40]~84_combout\) # (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[40]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[40]~84_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[40]~58_combout\,
	datad => VCC,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X95_Y31_N8
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[45]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[45]~53_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[45]~53_combout\);

-- Location: LCCOMB_X95_Y29_N26
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[45]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[45]~79_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[36]~74_combout\) # 
-- ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[36]~74_combout\,
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[45]~79_combout\);

-- Location: LCCOMB_X95_Y31_N30
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[44]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[44]~54_combout\ = (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[44]~54_combout\);

-- Location: LCCOMB_X95_Y29_N0
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[44]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[44]~80_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[35]~75_combout\) # 
-- ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[35]~75_combout\,
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[44]~80_combout\);

-- Location: LCCOMB_X94_Y29_N26
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[43]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[43]~81_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[34]~76_combout\) # 
-- ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[34]~76_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[43]~81_combout\);

-- Location: LCCOMB_X95_Y30_N0
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[43]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[43]~55_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & 
-- !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[43]~55_combout\);

-- Location: LCCOMB_X95_Y31_N12
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[42]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[42]~56_combout\ = (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[42]~56_combout\);

-- Location: LCCOMB_X95_Y29_N10
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[42]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[42]~82_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[33]~77_combout\) # 
-- ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[33]~77_combout\,
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[42]~82_combout\);

-- Location: LCCOMB_X95_Y31_N10
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[41]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[41]~57_combout\ = (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[41]~57_combout\);

-- Location: LCCOMB_X95_Y29_N4
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[41]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[41]~83_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[32]~78_combout\) # 
-- ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ & !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[32]~78_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[41]~83_combout\);

-- Location: LCCOMB_X95_Y31_N18
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[41]~57_combout\) # 
-- (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[41]~83_combout\)))) # (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[41]~57_combout\ & 
-- (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[41]~83_combout\)))
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[41]~57_combout\ & (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[41]~83_combout\ & 
-- !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[41]~57_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[41]~83_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X95_Y31_N20
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[42]~56_combout\) # 
-- (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[42]~82_combout\)))) # (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[42]~56_combout\) # 
-- (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[42]~82_combout\)))))
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[42]~56_combout\) # 
-- (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[42]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[42]~56_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[42]~82_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X95_Y31_N22
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[43]~81_combout\) # 
-- (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[43]~55_combout\)))) # (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[43]~81_combout\ & 
-- (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[43]~55_combout\)))
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[43]~81_combout\ & (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[43]~55_combout\ & 
-- !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[43]~81_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[43]~55_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X95_Y31_N24
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[44]~54_combout\) # 
-- (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[44]~80_combout\))))) # (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[44]~54_combout\) # 
-- ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[44]~80_combout\) # (GND))))
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[44]~54_combout\) # ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[44]~80_combout\) # 
-- (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[44]~54_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[44]~80_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X95_Y31_N26
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[45]~53_combout\) # 
-- (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[45]~79_combout\)))) # (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[45]~53_combout\ & 
-- (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[45]~79_combout\)))
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[45]~53_combout\ & (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[45]~79_combout\ & 
-- !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[45]~53_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[45]~79_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X95_Y31_N28
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X96_Y31_N6
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[49]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[49]~60_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & 
-- !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[49]~60_combout\);

-- Location: LCCOMB_X95_Y31_N0
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[54]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[54]~88_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[45]~79_combout\) # 
-- ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[45]~79_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[54]~88_combout\);

-- Location: LCCOMB_X96_Y31_N4
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[54]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[54]~62_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & 
-- !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[54]~62_combout\);

-- Location: LCCOMB_X96_Y31_N26
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[53]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[53]~63_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[53]~63_combout\);

-- Location: LCCOMB_X95_Y31_N6
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[53]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[53]~89_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[44]~80_combout\) # 
-- ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[44]~80_combout\,
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[53]~89_combout\);

-- Location: LCCOMB_X95_Y30_N2
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[52]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[52]~90_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[43]~81_combout\) # 
-- ((!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[43]~81_combout\,
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[52]~90_combout\);

-- Location: LCCOMB_X95_Y31_N4
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[52]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[52]~64_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & 
-- !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[52]~64_combout\);

-- Location: LCCOMB_X95_Y31_N2
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[51]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[51]~91_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[42]~82_combout\) # 
-- ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[42]~82_combout\,
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[51]~91_combout\);

-- Location: LCCOMB_X96_Y31_N0
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[51]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[51]~65_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & 
-- !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[51]~65_combout\);

-- Location: LCCOMB_X95_Y31_N14
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[50]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[50]~85_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[41]~83_combout\) # 
-- ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[41]~83_combout\,
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[50]~85_combout\);

-- Location: LCCOMB_X96_Y31_N28
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[50]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[50]~59_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & 
-- !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[50]~59_combout\);

-- Location: LCCOMB_X94_Y28_N28
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[49]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[49]~86_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[40]~84_combout\) # 
-- ((!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[40]~84_combout\,
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[49]~86_combout\);

-- Location: LCCOMB_X96_Y28_N6
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[48]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[48]~87_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~38_combout\) # 
-- ((\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ & !\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~38_combout\,
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[48]~87_combout\);

-- Location: LCCOMB_X96_Y28_N2
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~38_combout\) # (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~38_combout\,
	datad => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X96_Y28_N30
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[48]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[48]~61_combout\ = (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[48]~61_combout\);

-- Location: LCCOMB_X96_Y31_N10
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[48]~87_combout\) # (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[48]~61_combout\)))
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[48]~87_combout\) # (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[48]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[48]~87_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[48]~61_combout\,
	datad => VCC,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X96_Y31_N12
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[49]~60_combout\) # 
-- (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[49]~86_combout\)))) # (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[49]~60_combout\ & 
-- (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[49]~86_combout\)))
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[49]~60_combout\ & (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[49]~86_combout\ & 
-- !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[49]~60_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[49]~86_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X96_Y31_N14
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[50]~85_combout\) # 
-- (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[50]~59_combout\)))) # (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[50]~85_combout\) # 
-- (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[50]~59_combout\)))))
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[50]~85_combout\) # 
-- (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[50]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[50]~85_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[50]~59_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X96_Y31_N16
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[51]~91_combout\ & (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[51]~65_combout\ & 
-- !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[51]~91_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[51]~65_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X96_Y31_N18
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ = CARRY((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[52]~90_combout\) # ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[52]~64_combout\) # 
-- (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[52]~90_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[52]~64_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	cout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\);

-- Location: LCCOMB_X96_Y31_N20
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ = CARRY((!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[53]~63_combout\ & (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[53]~89_combout\ & 
-- !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[53]~63_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[53]~89_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\,
	cout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\);

-- Location: LCCOMB_X96_Y31_N22
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ = CARRY((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[54]~88_combout\) # ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[54]~62_combout\) # 
-- (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[54]~88_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[54]~62_combout\,
	datad => VCC,
	cin => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\,
	cout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\);

-- Location: LCCOMB_X96_Y31_N24
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X96_Y31_N2
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[58]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[49]~60_combout\) # 
-- ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[49]~86_combout\)))) # (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[49]~60_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[49]~86_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\);

-- Location: LCCOMB_X96_Y31_N8
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[57]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[48]~87_combout\) # 
-- ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[48]~61_combout\)))) # (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[48]~87_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[48]~61_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\);

-- Location: LCCOMB_X96_Y31_N30
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[59]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[50]~85_combout\) # 
-- ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[50]~59_combout\)))) # (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[50]~85_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[50]~59_combout\,
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\);

-- Location: LCCOMB_X94_Y29_N4
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[56]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[56]~47_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \ROM|Mux7~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ROM|Mux7~9_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[56]~47_combout\);

-- Location: LCCOMB_X94_Y29_N22
\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[56]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[56]~48_combout\ = (!\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \ROM|Mux7~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ROM|Mux7~9_combout\,
	combout => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[56]~48_combout\);

-- Location: LCCOMB_X94_Y29_N10
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[56]~47_combout\) # (\Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[56]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[56]~47_combout\,
	datac => \Signed2BCD_ROM|Mod0|auto_generated|divider|divider|StageOut[56]~48_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X94_Y29_N0
\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[56]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\ROM|Mux7~9_combout\))) # 
-- (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datac => \ROM|Mux7~9_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\);

-- Location: LCCOMB_X100_Y54_N24
\d0_ROM|decOut_n[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d0_ROM|decOut_n[0]~0_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\ & (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\ & 
-- (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\ $ (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\)))) # (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\ & 
-- (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\ & (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\ $ (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\,
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\,
	combout => \d0_ROM|decOut_n[0]~0_combout\);

-- Location: LCCOMB_X100_Y54_N22
\d0_ROM|decOut_n[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d0_ROM|decOut_n[1]~1_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\ & ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\ & 
-- ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\))) # (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\ & (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\)))) # 
-- (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\ & (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\ & (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\ $ 
-- (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\,
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\,
	combout => \d0_ROM|decOut_n[1]~1_combout\);

-- Location: LCCOMB_X100_Y54_N12
\d0_ROM|decOut_n[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d0_ROM|decOut_n[2]~2_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\ & (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\ & 
-- ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\) # (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\)))) # (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\ & 
-- (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\ & (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\ & !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\,
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\,
	combout => \d0_ROM|decOut_n[2]~2_combout\);

-- Location: LCCOMB_X100_Y54_N10
\d0_ROM|decOut_n[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d0_ROM|decOut_n[3]~3_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\ & ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\ & 
-- ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\))) # (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\ & (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\ & 
-- !\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\)))) # (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\ & (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\ & 
-- (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\ $ (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\,
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\,
	combout => \d0_ROM|decOut_n[3]~3_combout\);

-- Location: LCCOMB_X100_Y54_N16
\d0_ROM|decOut_n[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d0_ROM|decOut_n[4]~4_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\ & (((!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\ & 
-- \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\)))) # (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\ & ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\ & 
-- (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\)) # (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\ & ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\,
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\,
	combout => \d0_ROM|decOut_n[4]~4_combout\);

-- Location: LCCOMB_X100_Y54_N14
\d0_ROM|decOut_n[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d0_ROM|decOut_n[5]~5_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\ & (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\ & 
-- (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\ $ (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\)))) # (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\ & 
-- (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\ & ((\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\) # (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\,
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\,
	combout => \d0_ROM|decOut_n[5]~5_combout\);

-- Location: LCCOMB_X100_Y54_N4
\d0_ROM|decOut_n[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \d0_ROM|decOut_n[6]~6_combout\ = (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\ & (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\ & 
-- (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\ $ (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\)))) # (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\ & 
-- (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\ & (\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\ $ (!\Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[58]~69_combout\,
	datab => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[57]~68_combout\,
	datac => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[59]~66_combout\,
	datad => \Signed2BCD_ROM|Mod1|auto_generated|divider|divider|StageOut[56]~67_combout\,
	combout => \d0_ROM|decOut_n[6]~6_combout\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

ww_HEX7(0) <= \HEX7[0]~output_o\;

ww_HEX7(1) <= \HEX7[1]~output_o\;

ww_HEX7(2) <= \HEX7[2]~output_o\;

ww_HEX7(3) <= \HEX7[3]~output_o\;

ww_HEX7(4) <= \HEX7[4]~output_o\;

ww_HEX7(5) <= \HEX7[5]~output_o\;

ww_HEX7(6) <= \HEX7[6]~output_o\;

ww_HEX6(0) <= \HEX6[0]~output_o\;

ww_HEX6(1) <= \HEX6[1]~output_o\;

ww_HEX6(2) <= \HEX6[2]~output_o\;

ww_HEX6(3) <= \HEX6[3]~output_o\;

ww_HEX6(4) <= \HEX6[4]~output_o\;

ww_HEX6(5) <= \HEX6[5]~output_o\;

ww_HEX6(6) <= \HEX6[6]~output_o\;

ww_HEX5(0) <= \HEX5[0]~output_o\;

ww_HEX5(1) <= \HEX5[1]~output_o\;

ww_HEX5(2) <= \HEX5[2]~output_o\;

ww_HEX5(3) <= \HEX5[3]~output_o\;

ww_HEX5(4) <= \HEX5[4]~output_o\;

ww_HEX5(5) <= \HEX5[5]~output_o\;

ww_HEX5(6) <= \HEX5[6]~output_o\;

ww_HEX4(0) <= \HEX4[0]~output_o\;

ww_HEX4(1) <= \HEX4[1]~output_o\;

ww_HEX4(2) <= \HEX4[2]~output_o\;

ww_HEX4(3) <= \HEX4[3]~output_o\;

ww_HEX4(4) <= \HEX4[4]~output_o\;

ww_HEX4(5) <= \HEX4[5]~output_o\;

ww_HEX4(6) <= \HEX4[6]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(6) <= \HEX0[6]~output_o\;
END structure;


